{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385404993125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385404993126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 13:43:12 2013 " "Processing started: Mon Nov 25 13:43:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385404993126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385404993126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AVUS -c AVUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off AVUS -c AVUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385404993126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385404993782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404993960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404993960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404993966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404993966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1385404993974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404993976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404993976 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1385404994008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram/command.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "DE270/SEG7_LUT_8.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "DE270/SEG7_LUT.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "DE270/Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "DE270/Line_Buffer1.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_uart_tx " "Found entity 1: DE270_uart_tx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_uart_rx_stimulus_source " "Found entity 2: DE270_uart_rx_stimulus_source" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_uart_rx " "Found entity 3: DE270_uart_rx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_uart_regs " "Found entity 4: DE270_uart_regs" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_uart " "Found entity 5: DE270_uart" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_pin_sharer " "Found entity 1: DE270_tristate_bridge_pinSharer_0_pin_sharer" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_arbiter " "Found entity 1: DE270_tristate_bridge_pinSharer_0_arbiter" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0 " "Found entity 1: DE270_tristate_bridge_pinSharer_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_bridge_0 " "Found entity 1: DE270_tristate_bridge_bridge_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_timer " "Found entity 1: DE270_timer" {  } { { "DE270/synthesis/submodules/DE270_timer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_sysid " "Found entity 1: DE270_sysid" {  } { { "DE270/synthesis/submodules/DE270_sysid.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_ssram.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_ssram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_ssram " "Found entity 1: DE270_ssram" {  } { { "DE270/synthesis/submodules/DE270_ssram.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_ssram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux_001 " "Found entity 1: DE270_rsp_xbar_mux_001" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux " "Found entity 1: DE270_rsp_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux_003 " "Found entity 1: DE270_rsp_xbar_demux_003" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux " "Found entity 1: DE270_rsp_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pll.v 3 3 " "Found 3 design units, including 3 entities, in source file de270/synthesis/submodules/de270_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pll_dffpipe_l2c " "Found entity 1: DE270_pll_dffpipe_l2c" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994206 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_pll_stdsync_sv6 " "Found entity 2: DE270_pll_stdsync_sv6" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994206 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_pll " "Found entity 3: DE270_pll" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pio_led " "Found entity 1: DE270_pio_led" {  } { { "DE270/synthesis/submodules/DE270_pio_led.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_onchip_mem " "Found entity 1: DE270_onchip_mem" {  } { { "DE270/synthesis/submodules/DE270_onchip_mem.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_lcd " "Found entity 1: DE270_lcd" {  } { { "DE270/synthesis/submodules/DE270_lcd.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_jtag_uart_sim_scfifo_w " "Found entity 1: DE270_jtag_uart_sim_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_jtag_uart_scfifo_w " "Found entity 2: DE270_jtag_uart_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_jtag_uart_sim_scfifo_r " "Found entity 3: DE270_jtag_uart_sim_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_jtag_uart_scfifo_r " "Found entity 4: DE270_jtag_uart_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_jtag_uart " "Found entity 5: DE270_jtag_uart" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_irq_mapper " "Found entity 1: DE270_irq_mapper" {  } { { "DE270/synthesis/submodules/DE270_irq_mapper.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router_003.sv(48) " "Verilog HDL Declaration information at DE270_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404994242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router_003.sv(49) " "Verilog HDL Declaration information at DE270_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404994242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_003_default_decode " "Found entity 1: DE270_id_router_003_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994243 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router_003 " "Found entity 2: DE270_id_router_003" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router.sv(48) " "Verilog HDL Declaration information at DE270_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404994248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router.sv(49) " "Verilog HDL Declaration information at DE270_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404994248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_default_decode " "Found entity 1: DE270_id_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994250 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router " "Found entity 2: DE270_id_router" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_test_bench " "Found entity 1: DE270_cpu_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_oci_test_bench " "Found entity 1: DE270_cpu_oci_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_mult_cell " "Found entity 1: DE270_cpu_mult_cell" {  } { { "DE270/synthesis/submodules/DE270_cpu_mult_cell.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_wrapper " "Found entity 1: DE270_cpu_jtag_debug_module_wrapper" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_tck " "Found entity 1: DE270_cpu_jtag_debug_module_tck" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_sysclk " "Found entity 1: DE270_cpu_jtag_debug_module_sysclk" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404994290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404994290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file de270/synthesis/submodules/de270_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_ic_data_module " "Found entity 1: DE270_cpu_ic_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_cpu_ic_tag_module " "Found entity 2: DE270_cpu_ic_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_cpu_bht_module " "Found entity 3: DE270_cpu_bht_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_cpu_register_bank_a_module " "Found entity 4: DE270_cpu_register_bank_a_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_cpu_register_bank_b_module " "Found entity 5: DE270_cpu_register_bank_b_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE270_cpu_dc_tag_module " "Found entity 6: DE270_cpu_dc_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE270_cpu_dc_data_module " "Found entity 7: DE270_cpu_dc_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE270_cpu_dc_victim_module " "Found entity 8: DE270_cpu_dc_victim_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE270_cpu_nios2_oci_debug " "Found entity 9: DE270_cpu_nios2_oci_debug" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE270_cpu_ociram_sp_ram_module " "Found entity 10: DE270_cpu_ociram_sp_ram_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE270_cpu_nios2_ocimem " "Found entity 11: DE270_cpu_nios2_ocimem" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE270_cpu_nios2_avalon_reg " "Found entity 12: DE270_cpu_nios2_avalon_reg" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE270_cpu_nios2_oci_break " "Found entity 13: DE270_cpu_nios2_oci_break" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE270_cpu_nios2_oci_xbrk " "Found entity 14: DE270_cpu_nios2_oci_xbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE270_cpu_nios2_oci_match_single " "Found entity 15: DE270_cpu_nios2_oci_match_single" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE270_cpu_nios2_oci_match_paired " "Found entity 16: DE270_cpu_nios2_oci_match_paired" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE270_cpu_nios2_oci_dbrk " "Found entity 17: DE270_cpu_nios2_oci_dbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE270_cpu_nios2_oci_itrace " "Found entity 18: DE270_cpu_nios2_oci_itrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE270_cpu_nios2_oci_td_mode " "Found entity 19: DE270_cpu_nios2_oci_td_mode" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE270_cpu_nios2_oci_dtrace " "Found entity 20: DE270_cpu_nios2_oci_dtrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE270_cpu_nios2_oci_compute_tm_count " "Found entity 21: DE270_cpu_nios2_oci_compute_tm_count" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE270_cpu_nios2_oci_fifowp_inc " "Found entity 22: DE270_cpu_nios2_oci_fifowp_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE270_cpu_nios2_oci_fifocount_inc " "Found entity 23: DE270_cpu_nios2_oci_fifocount_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE270_cpu_nios2_oci_fifo " "Found entity 24: DE270_cpu_nios2_oci_fifo" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE270_cpu_nios2_oci_pib " "Found entity 25: DE270_cpu_nios2_oci_pib" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE270_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 26: DE270_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE270_cpu_nios2_oci_im " "Found entity 27: DE270_cpu_nios2_oci_im" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE270_cpu_nios2_performance_monitors " "Found entity 28: DE270_cpu_nios2_performance_monitors" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "29 DE270_cpu_nios2_oci " "Found entity 29: DE270_cpu_nios2_oci" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""} { "Info" "ISGN_ENTITY_NAME" "30 DE270_cpu " "Found entity 30: DE270_cpu" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 4339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_mux " "Found entity 1: DE270_cmd_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux_001 " "Found entity 1: DE270_cmd_xbar_demux_001" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux " "Found entity 1: DE270_cmd_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404995667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404995668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_001_default_decode " "Found entity 1: DE270_addr_router_001_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995671 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router_001 " "Found entity 2: DE270_addr_router_001" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router.sv(48) " "Verilog HDL Declaration information at DE270_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404995676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router.sv(49) " "Verilog HDL Declaration information at DE270_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404995676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_default_decode " "Found entity 1: DE270_addr_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995678 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router " "Found entity 2: DE270_addr_router" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Found entity 1: CAMERA_IF" {  } { { "DE270/synthesis/submodules/CAMERA_IF.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/CAMERA_IF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE270/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE270/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995767 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE270/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/de270.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/de270.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270 " "Found entity 1: DE270" {  } { { "DE270/synthesis/DE270.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/DE270.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/de270.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/de270.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270 " "Found entity 1: DE270" {  } { { "DE270/synthesis/DE270.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/DE270.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_irq_mapper " "Found entity 1: DE270_irq_mapper" {  } { { "DE270/synthesis/submodules/DE270_irq_mapper.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995868 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux_001 " "Found entity 1: DE270_rsp_xbar_mux_001" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_mux " "Found entity 1: DE270_rsp_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux_003 " "Found entity 1: DE270_rsp_xbar_demux_003" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_rsp_xbar_demux " "Found entity 1: DE270_rsp_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_mux " "Found entity 1: DE270_cmd_xbar_mux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux_001 " "Found entity 1: DE270_cmd_xbar_demux_001" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cmd_xbar_demux " "Found entity 1: DE270_cmd_xbar_demux" {  } { { "DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404995998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404995998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE270/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE270/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router_003.sv(48) " "Verilog HDL Declaration information at DE270_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router_003.sv(49) " "Verilog HDL Declaration information at DE270_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_003_default_decode " "Found entity 1: DE270_id_router_003_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996020 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router_003 " "Found entity 2: DE270_id_router_003" {  } { { "DE270/synthesis/submodules/DE270_id_router_003.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_id_router.sv(48) " "Verilog HDL Declaration information at DE270_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_id_router.sv(49) " "Verilog HDL Declaration information at DE270_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_id_router_default_decode " "Found entity 1: DE270_id_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996025 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_id_router " "Found entity 2: DE270_id_router" {  } { { "DE270/synthesis/submodules/DE270_id_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE270_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_001_default_decode " "Found entity 1: DE270_addr_router_001_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996032 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router_001 " "Found entity 2: DE270_addr_router_001" {  } { { "DE270/synthesis/submodules/DE270_addr_router_001.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE270_addr_router.sv(48) " "Verilog HDL Declaration information at DE270_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE270_addr_router.sv(49) " "Verilog HDL Declaration information at DE270_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1385404996036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/de270_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_addr_router_default_decode " "Found entity 1: DE270_addr_router_default_decode" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996038 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_addr_router " "Found entity 2: DE270_addr_router" {  } { { "DE270/synthesis/submodules/DE270_addr_router.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE270/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE270/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE270/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_ssram.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_ssram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_ssram " "Found entity 1: DE270_ssram" {  } { { "DE270/synthesis/submodules/DE270_ssram.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_ssram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE270/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0 " "Found entity 1: DE270_tristate_bridge_pinSharer_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996104 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_arbiter " "Found entity 1: DE270_tristate_bridge_pinSharer_0_arbiter" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_pinSharer_0_pin_sharer " "Found entity 1: DE270_tristate_bridge_pinSharer_0_pin_sharer" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_tristate_bridge_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_tristate_bridge_bridge_0 " "Found entity 1: DE270_tristate_bridge_bridge_0" {  } { { "DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_tristate_bridge_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_sysid " "Found entity 1: DE270_sysid" {  } { { "DE270/synthesis/submodules/DE270_sysid.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404996124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404996124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file de270/synthesis/submodules/de270_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_ic_data_module " "Found entity 1: DE270_cpu_ic_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_cpu_ic_tag_module " "Found entity 2: DE270_cpu_ic_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_cpu_bht_module " "Found entity 3: DE270_cpu_bht_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_cpu_register_bank_a_module " "Found entity 4: DE270_cpu_register_bank_a_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_cpu_register_bank_b_module " "Found entity 5: DE270_cpu_register_bank_b_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE270_cpu_dc_tag_module " "Found entity 6: DE270_cpu_dc_tag_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE270_cpu_dc_data_module " "Found entity 7: DE270_cpu_dc_data_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE270_cpu_dc_victim_module " "Found entity 8: DE270_cpu_dc_victim_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE270_cpu_nios2_oci_debug " "Found entity 9: DE270_cpu_nios2_oci_debug" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE270_cpu_ociram_sp_ram_module " "Found entity 10: DE270_cpu_ociram_sp_ram_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE270_cpu_nios2_ocimem " "Found entity 11: DE270_cpu_nios2_ocimem" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE270_cpu_nios2_avalon_reg " "Found entity 12: DE270_cpu_nios2_avalon_reg" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE270_cpu_nios2_oci_break " "Found entity 13: DE270_cpu_nios2_oci_break" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE270_cpu_nios2_oci_xbrk " "Found entity 14: DE270_cpu_nios2_oci_xbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE270_cpu_nios2_oci_match_single " "Found entity 15: DE270_cpu_nios2_oci_match_single" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE270_cpu_nios2_oci_match_paired " "Found entity 16: DE270_cpu_nios2_oci_match_paired" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE270_cpu_nios2_oci_dbrk " "Found entity 17: DE270_cpu_nios2_oci_dbrk" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE270_cpu_nios2_oci_itrace " "Found entity 18: DE270_cpu_nios2_oci_itrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE270_cpu_nios2_oci_td_mode " "Found entity 19: DE270_cpu_nios2_oci_td_mode" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE270_cpu_nios2_oci_dtrace " "Found entity 20: DE270_cpu_nios2_oci_dtrace" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE270_cpu_nios2_oci_compute_tm_count " "Found entity 21: DE270_cpu_nios2_oci_compute_tm_count" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE270_cpu_nios2_oci_fifowp_inc " "Found entity 22: DE270_cpu_nios2_oci_fifowp_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE270_cpu_nios2_oci_fifocount_inc " "Found entity 23: DE270_cpu_nios2_oci_fifocount_inc" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE270_cpu_nios2_oci_fifo " "Found entity 24: DE270_cpu_nios2_oci_fifo" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE270_cpu_nios2_oci_pib " "Found entity 25: DE270_cpu_nios2_oci_pib" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE270_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 26: DE270_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE270_cpu_nios2_oci_im " "Found entity 27: DE270_cpu_nios2_oci_im" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE270_cpu_nios2_performance_monitors " "Found entity 28: DE270_cpu_nios2_performance_monitors" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "29 DE270_cpu_nios2_oci " "Found entity 29: DE270_cpu_nios2_oci" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""} { "Info" "ISGN_ENTITY_NAME" "30 DE270_cpu " "Found entity 30: DE270_cpu" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 4339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_sysclk " "Found entity 1: DE270_cpu_jtag_debug_module_sysclk" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_tck " "Found entity 1: DE270_cpu_jtag_debug_module_tck" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_jtag_debug_module_wrapper " "Found entity 1: DE270_cpu_jtag_debug_module_wrapper" {  } { { "DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_mult_cell " "Found entity 1: DE270_cpu_mult_cell" {  } { { "DE270/synthesis/submodules/DE270_cpu_mult_cell.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_oci_test_bench " "Found entity 1: DE270_cpu_oci_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_cpu_test_bench " "Found entity 1: DE270_cpu_test_bench" {  } { { "DE270/synthesis/submodules/DE270_cpu_test_bench.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pll.v 3 3 " "Found 3 design units, including 3 entities, in source file de270/synthesis/submodules/de270_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pll_dffpipe_l2c " "Found entity 1: DE270_pll_dffpipe_l2c" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997499 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_pll_stdsync_sv6 " "Found entity 2: DE270_pll_stdsync_sv6" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997499 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_pll " "Found entity 3: DE270_pll" {  } { { "DE270/synthesis/submodules/DE270_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_lcd " "Found entity 1: DE270_lcd" {  } { { "DE270/synthesis/submodules/DE270_lcd.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_pio_led " "Found entity 1: DE270_pio_led" {  } { { "DE270/synthesis/submodules/DE270_pio_led.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_timer " "Found entity 1: DE270_timer" {  } { { "DE270/synthesis/submodules/DE270_timer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Found entity 1: CAMERA_IF" {  } { { "DE270/synthesis/submodules/CAMERA_IF.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/CAMERA_IF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_uart_tx " "Found entity 1: DE270_uart_tx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_uart_rx_stimulus_source " "Found entity 2: DE270_uart_rx_stimulus_source" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_uart_rx " "Found entity 3: DE270_uart_rx" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_uart_regs " "Found entity 4: DE270_uart_regs" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_uart " "Found entity 5: DE270_uart" {  } { { "DE270/synthesis/submodules/DE270_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_uart.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de270/synthesis/submodules/de270_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_jtag_uart_sim_scfifo_w " "Found entity 1: DE270_jtag_uart_sim_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE270_jtag_uart_scfifo_w " "Found entity 2: DE270_jtag_uart_scfifo_w" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE270_jtag_uart_sim_scfifo_r " "Found entity 3: DE270_jtag_uart_sim_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE270_jtag_uart_scfifo_r " "Found entity 4: DE270_jtag_uart_scfifo_r" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE270_jtag_uart " "Found entity 5: DE270_jtag_uart" {  } { { "DE270/synthesis/submodules/DE270_jtag_uart.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de270/synthesis/submodules/de270_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de270/synthesis/submodules/de270_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_onchip_mem " "Found entity 1: DE270_onchip_mem" {  } { { "DE270/synthesis/submodules/DE270_onchip_mem.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404997546 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1233) " "Verilog HDL or VHDL warning at DE270_cpu.v(1233): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1233 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997584 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1235) " "Verilog HDL or VHDL warning at DE270_cpu.v(1235): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1235 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997584 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1279) " "Verilog HDL or VHDL warning at DE270_cpu.v(1279): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1279 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1281) " "Verilog HDL or VHDL warning at DE270_cpu.v(1281): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1325) " "Verilog HDL or VHDL warning at DE270_cpu.v(1325): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1325 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1327) " "Verilog HDL or VHDL warning at DE270_cpu.v(1327): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1327 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1371) " "Verilog HDL or VHDL warning at DE270_cpu.v(1371): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1371 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(1373) " "Verilog HDL or VHDL warning at DE270_cpu.v(1373): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 1373 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997586 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2556) " "Verilog HDL or VHDL warning at DE270_cpu.v(2556): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2556 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997590 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2558) " "Verilog HDL or VHDL warning at DE270_cpu.v(2558): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2558 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997590 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(2714) " "Verilog HDL or VHDL warning at DE270_cpu.v(2714): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 2714 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997591 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE270_cpu.v(3631) " "Verilog HDL or VHDL warning at DE270_cpu.v(3631): conditional expression evaluates to a constant" {  } { { "DE270/synthesis/submodules/DE270_cpu.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.v" 3631 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1385404997598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "avus.v 1 1 " "Using design file avus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AVUS " "Found entity 1: AVUS" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404997911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1385404997911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK avus.v(202) " "Verilog HDL Implicit Net warning at avus.v(202): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR avus.v(204) " "Verilog HDL Implicit Net warning at avus.v(204): created implicit net for \"LEDR\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG avus.v(205) " "Verilog HDL Implicit Net warning at avus.v(205): created implicit net for \"LEDG\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_PIXLCLK avus.v(243) " "Verilog HDL Implicit Net warning at avus.v(243): created implicit net for \"D5M_PIXLCLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 avus.v(274) " "Verilog HDL Implicit Net warning at avus.v(274): created implicit net for \"HEX0\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 avus.v(274) " "Verilog HDL Implicit Net warning at avus.v(274): created implicit net for \"HEX1\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 avus.v(275) " "Verilog HDL Implicit Net warning at avus.v(275): created implicit net for \"HEX2\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 avus.v(275) " "Verilog HDL Implicit Net warning at avus.v(275): created implicit net for \"HEX3\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 avus.v(276) " "Verilog HDL Implicit Net warning at avus.v(276): created implicit net for \"HEX4\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 avus.v(276) " "Verilog HDL Implicit Net warning at avus.v(276): created implicit net for \"HEX5\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 avus.v(277) " "Verilog HDL Implicit Net warning at avus.v(277): created implicit net for \"HEX6\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 avus.v(277) " "Verilog HDL Implicit Net warning at avus.v(277): created implicit net for \"HEX7\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404997923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVUS " "Elaborating entity \"AVUS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385404997931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR avus.v(204) " "Verilog HDL or VHDL warning at avus.v(204): object \"LEDR\" assigned a value but never read" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385404997943 "|AVUS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG avus.v(205) " "Verilog HDL or VHDL warning at avus.v(205): object \"LEDG\" assigned a value but never read" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385404997943 "|AVUS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 avus.v(204) " "Verilog HDL assignment warning at avus.v(204): truncated value with size 18 to match size of target (1)" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404997943 "|AVUS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 avus.v(205) " "Verilog HDL assignment warning at avus.v(205): truncated value with size 16 to match size of target (1)" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404997943 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR avus.v(128) " "Output port \"SRAM_ADDR\" at avus.v(128) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997943 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR avus.v(137) " "Output port \"FL_ADDR\" at avus.v(137) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS avus.v(100) " "Output port \"UART_CTS\" at avus.v(100) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N avus.v(129) " "Output port \"SRAM_CE_N\" at avus.v(129) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N avus.v(131) " "Output port \"SRAM_LB_N\" at avus.v(131) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N avus.v(132) " "Output port \"SRAM_OE_N\" at avus.v(132) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N avus.v(133) " "Output port \"SRAM_UB_N\" at avus.v(133) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N avus.v(134) " "Output port \"SRAM_WE_N\" at avus.v(134) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N avus.v(138) " "Output port \"FL_CE_N\" at avus.v(138) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N avus.v(140) " "Output port \"FL_OE_N\" at avus.v(140) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997944 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N avus.v(141) " "Output port \"FL_RST_N\" at avus.v(141) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997945 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N avus.v(143) " "Output port \"FL_WE_N\" at avus.v(143) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997945 "|AVUS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N avus.v(144) " "Output port \"FL_WP_N\" at avus.v(144) has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385404997945 "|AVUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "avus.v" "u2" { Text "C:/Users/Student/Desktop/Project/avus.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404997950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "avus.v" "u3" { Text "C:/Users/Student/Desktop/Project/avus.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404997957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(166) " "Verilog HDL or VHDL warning at CCD_Capture.v(166): object \"ifval_fedge\" assigned a value but never read" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385404997959 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(167) " "Verilog HDL or VHDL warning at CCD_Capture.v(167): object \"y_cnt_d\" assigned a value but never read" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385404997959 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404997959 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(131) " "Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404997960 "|AVUS|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(187) " "Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)" {  } { { "DE270/CCD_Capture.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/CCD_Capture.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404997960 "|AVUS|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "avus.v" "u4" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404997964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\"" {  } { { "DE270/RAW2RGB.v" "L1" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404997974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "DE270/Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998030 ""}  } { { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385404998030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4cs " "Found entity 1: shift_taps_4cs" {  } { { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404998128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404998128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4cs RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated " "Elaborating entity \"shift_taps_4cs\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bka1 " "Found entity 1: altsyncram_bka1" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404998236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404998236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bka1 RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2 " "Elaborating entity \"altsyncram_bka1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\"" {  } { { "db/shift_taps_4cs.tdf" "altsyncram2" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404998329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404998329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_4cs.tdf" "cntr1" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404998426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404998426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/Users/Student/Desktop/Project/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "avus.v" "u5" { Text "C:/Users/Student/Desktop/Project/avus.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "DE270/SEG7_LUT_8.v" "u0" { Text "C:/Users/Student/Desktop/Project/DE270/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "avus.v" "u6" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "DE270/sdram_pll.v" "altpll_component" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998529 ""}  } { { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385404998529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_f423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_f423 " "Found entity 1: altpll_f423" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404998632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404998632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_f423 sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated " "Elaborating entity \"altpll_f423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "avus.v" "u7" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404998654 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998658 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998659 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998659 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998659 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998659 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998660 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998660 "|AVUS|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998660 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998674 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998674 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998674 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998675 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998676 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998677 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998678 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998679 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998680 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998681 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998682 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998683 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998683 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998683 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998683 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998684 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998685 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998686 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998687 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998688 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998689 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998690 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998691 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998692 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998693 "|AVUS|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1385404998693 "|AVUS|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404998755 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404998756 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "DE270/SDRAM/control_interface.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404998757 "|AVUS|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_command" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998779 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998786 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998787 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "DE270/SDRAM/command.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1385404998787 "|AVUS|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "DE270/SDRAM/sdr_data_path.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385404998899 "|AVUS|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404998924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999622 ""}  } { { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385404999622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404999770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404999770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Elaborating entity \"dcfifo_lhh1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404999816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404999816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385404999958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385404999958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385404999962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405000651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405000651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "DE270/SDRAM/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405000989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405001002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001003 ""}  } { { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385405001003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Elaborating entity \"dcfifo_dih1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385405001628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385405001628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/Users/Student/Desktop/Project/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "avus.v" "u8" { Text "C:/Users/Student/Desktop/Project/avus.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001828 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001828 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001828 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001828 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001829 "|AVUS|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001829 "|AVUS|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "DE270/I2C_CCD_Config.v" "u0" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001835 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001835 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001835 "|AVUS|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "avus.v" "u1" { Text "C:/Users/Student/Desktop/Project/avus.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385405001840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(138) " "Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001842 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(141) " "Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001842 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(144) " "Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001842 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(201) " "Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001842 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(227) " "Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)" {  } { { "DE270/VGA_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/VGA_Controller.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385405001842 "|AVUS|VGA_Controller:u1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002141 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002141 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_ " "Net \"_\" is missing source, defaulting to GND" {  } {  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002142 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002142 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002142 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_ " "Net \"_\" is missing source, defaulting to GND" {  } {  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D5M_PIXLCLK " "Net \"D5M_PIXLCLK\" is missing source, defaulting to GND" {  } { { "avus.v" "D5M_PIXLCLK" { Text "C:/Users/Student/Desktop/Project/avus.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002143 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1385405002143 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 381 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 415 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 312 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_dih1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "DE270/SDRAM/Sdram_RD_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_RD_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 302 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[0\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 38 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[1\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 68 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[2\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 98 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[3\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 128 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[4\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 158 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[5\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 188 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[6\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 218 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[7\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 248 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[8\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 278 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[9\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 308 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[10\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 338 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[11\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 368 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[12\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 398 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[13\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 428 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[14\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 458 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[15\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 488 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[16\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 518 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[17\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 548 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[18\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 578 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[19\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 608 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[20\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 638 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[21\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 668 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[22\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 698 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[23\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 728 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[24\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[24\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 758 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[25\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[25\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 788 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[26\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[26\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 818 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[27\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[27\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 848 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[28\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[28\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 878 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[29\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[29\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 908 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[30\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[30\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 938 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[31\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[31\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 968 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[32\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 998 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[33\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1028 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[34\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[34\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1058 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[35\] " "Synthesized away node \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\|q_b\[35\]\"" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_bka1.tdf" 1088 2 0 } } { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/shift_taps_4cs.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE270/Line_Buffer.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Line_Buffer.v" 84 0 0 } } { "DE270/RAW2RGB.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/RAW2RGB.v" 185 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405002782 "|AVUS|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1385405002782 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1385405002782 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1385405006030 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1385405006030 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1385405006030 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1385405006141 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385405006399 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1385405006399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 65 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 80 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 61 -1 0 } } { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 64 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_s57.tdf" 37 2 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 443 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/a_graycounter_t57.tdf" 44 2 0 } } { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 134 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1385405006449 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1385405006450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385405007281 "|AVUS|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1385405007281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1385405007646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1385405009443 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270 " "Ignored assignments for entity \"DE270\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009618 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router " "Ignored assignments for entity \"DE270_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009619 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router_001 " "Ignored assignments for entity \"DE270_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009619 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux " "Ignored assignments for entity \"DE270_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009619 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009619 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux_001 " "Ignored assignments for entity \"DE270_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009620 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009620 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_mux " "Ignored assignments for entity \"DE270_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009621 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cpu " "Ignored assignments for entity \"DE270_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009621 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009621 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router " "Ignored assignments for entity \"DE270_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009622 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009622 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router_003 " "Ignored assignments for entity \"DE270_id_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009623 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_irq_mapper " "Ignored assignments for entity \"DE270_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009623 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009623 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_jtag_uart " "Ignored assignments for entity \"DE270_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_lcd " "Ignored assignments for entity \"DE270_lcd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009624 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_onchip_mem " "Ignored assignments for entity \"DE270_onchip_mem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009625 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pio_led " "Ignored assignments for entity \"DE270_pio_led\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009625 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pll " "Ignored assignments for entity \"DE270_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009625 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009625 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux " "Ignored assignments for entity \"DE270_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux_003 " "Ignored assignments for entity \"DE270_rsp_xbar_demux_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009626 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux " "Ignored assignments for entity \"DE270_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009627 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux_001 " "Ignored assignments for entity \"DE270_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009627 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009627 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_ssram " "Ignored assignments for entity \"DE270_ssram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_sysid " "Ignored assignments for entity \"DE270_sysid\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_timer " "Ignored assignments for entity \"DE270_timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009628 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_bridge_0 " "Ignored assignments for entity \"DE270_tristate_bridge_bridge_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009629 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0 " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009629 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009629 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_arbiter " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_arbiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_pin_sharer " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_pin_sharer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_uart " "Ignored assignments for entity \"DE270_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009630 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009631 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009631 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser " "Ignored assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009632 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009632 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009632 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009633 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009633 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009633 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009634 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009634 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009634 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009634 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_aggregator " "Ignored assignments for entity \"altera_tristate_controller_aggregator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009635 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_translator " "Ignored assignments for entity \"altera_tristate_controller_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405009635 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405009635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Project/AVUS.map.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/Project/AVUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385405010070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385405011006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405011006 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1385405013003 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013099 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013099 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013100 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013100 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013100 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013101 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013101 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013102 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013103 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013103 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013104 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013104 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013104 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013105 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013105 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013106 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013106 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013106 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013107 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013107 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013108 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013108 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013108 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013109 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013109 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013109 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013110 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013110 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013111 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013111 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013111 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1385405013112 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[0\] " "No output dependent on input pin \"D5M_D\[0\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[1\] " "No output dependent on input pin \"D5M_D\[1\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[2\] " "No output dependent on input pin \"D5M_D\[2\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[3\] " "No output dependent on input pin \"D5M_D\[3\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[4\] " "No output dependent on input pin \"D5M_D\[4\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[5\] " "No output dependent on input pin \"D5M_D\[5\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[6\] " "No output dependent on input pin \"D5M_D\[6\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[7\] " "No output dependent on input pin \"D5M_D\[7\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[8\] " "No output dependent on input pin \"D5M_D\[8\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[9\] " "No output dependent on input pin \"D5M_D\[9\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[10\] " "No output dependent on input pin \"D5M_D\[10\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[11\] " "No output dependent on input pin \"D5M_D\[11\]\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_FVAL " "No output dependent on input pin \"D5M_FVAL\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_FVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_LVAL " "No output dependent on input pin \"D5M_LVAL\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_LVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_PIXCLK " "No output dependent on input pin \"D5M_PIXCLK\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_PIXCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405013390 "|AVUS|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1385405013390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1538 " "Implemented 1538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385405013395 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385405013395 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1385405013395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1267 " "Implemented 1267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385405013395 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1385405013395 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1385405013395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385405013395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 429 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 429 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385405013666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 13:43:33 2013 " "Processing ended: Mon Nov 25 13:43:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385405013666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385405013666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385405013666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385405013666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385405015618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385405015620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 13:43:34 2013 " "Processing started: Mon Nov 25 13:43:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385405015620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1385405015620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AVUS -c AVUS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AVUS -c AVUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1385405015620 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1385405016659 ""}
{ "Info" "0" "" "Project  = AVUS" {  } {  } 0 0 "Project  = AVUS" 0 0 "Fitter" 0 0 1385405016660 ""}
{ "Info" "0" "" "Revision = AVUS" {  } {  } 0 0 "Revision = AVUS" 0 0 "Fitter" 0 0 1385405016661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1385405017206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AVUS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"AVUS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1385405017314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385405017410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1385405017410 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1385405017980 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1385405017980 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1385405017980 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1385405017980 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1311 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1385405017980 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1385405017980 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 " "Atom \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1385405017988 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1385405017988 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020799 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020801 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020801 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020802 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020802 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020802 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020803 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020803 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020803 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020804 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020804 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020804 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020805 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020805 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020805 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020806 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020806 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020806 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020807 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020807 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020808 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020808 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020808 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020809 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020809 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020809 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020810 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020810 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020810 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020811 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 282 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020811 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altsyncram_rj31.tdf" 37 2 0 } } { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/dcfifo_lhh1.tdf" 58 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 0 0 } } { "DE270/SDRAM/Sdram_WR_FIFO.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_WR_FIFO.v" 87 0 0 } } { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 292 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 364 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1385405020812 "|AVUS|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1385405020855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1385405020889 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1385405022363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1385405022363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385405022461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4479 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385405022461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4481 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385405022461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4483 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385405022461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4485 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1385405022461 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1385405022461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1385405022473 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1385405022508 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1385405028259 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1385405028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028276 ""}  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028278 ""}  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028278 ""}
{ "Info" "ISTA_SDC_FOUND" "DE270/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE270/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1385405028278 ""}
{ "Info" "ISTA_SDC_FOUND" "DE270/synthesis/submodules/DE270_cpu.sdc " "Reading SDC File: 'DE270/synthesis/submodules/DE270_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1385405028283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 53 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at DE270_cpu.sdc(53): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 53 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at DE270_cpu.sdc(53): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028286 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(53): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 54 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at DE270_cpu.sdc(54): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 54 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at DE270_cpu.sdc(54): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE270_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE270_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028288 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(54): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 55 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at DE270_cpu.sdc(55): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 55 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at DE270_cpu.sdc(55): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028289 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(55): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 56 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at DE270_cpu.sdc(56): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 56 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at DE270_cpu.sdc(56): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028291 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(56): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 57 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_ocimem:the_DE270_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at DE270_cpu.sdc(57): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_ocimem:the_DE270_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028291 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(57): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 58 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(58): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 58 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(58): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 58 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(58): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$DE270_cpu_jtag_sr*    -to *\$DE270_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$DE270_cpu_jtag_sr*    -to *\$DE270_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028296 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 58 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(58): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 59 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(59): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 59 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(59): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 59 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(59): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE270_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE270_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028298 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 59 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(59): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 60 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(60): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 60 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(60): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 60 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE270_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE270_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028301 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(60): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 61 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at DE270_cpu.sdc(61): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028303 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(61): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 62 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigbrktype keeper " "Ignored filter at DE270_cpu.sdc(62): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028304 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(62): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 63 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigger_state keeper " "Ignored filter at DE270_cpu.sdc(63): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028306 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(63): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 65 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at DE270_cpu.sdc(65): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*address*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*address*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028307 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(65): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 66 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at DE270_cpu.sdc(66): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028308 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 67 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at DE270_cpu.sdc(67): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028310 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(67): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 68 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at DE270_cpu.sdc(68): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028311 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(68): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 69 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|trc_ctrl_reg* keeper " "Ignored filter at DE270_cpu.sdc(69): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|trc_ctrl_reg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028312 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 70 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at DE270_cpu.sdc(70): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1385405028313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028314 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(70): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1385405028314 ""}
{ "Info" "ISTA_SDC_FOUND" "AVUS.SDC " "Reading SDC File: 'AVUS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1385405028315 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028318 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1385405028318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1385405028319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1385405028328 "|AVUS|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1385405028351 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1385405028354 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1385405028378 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1385405028378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385405028655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385405028655 ""}  } { { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 4465 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028656 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028656 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028656 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "DE270/I2C_Controller.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_Controller.v" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1852 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385405028657 ""}  } { { "DE270/I2C_CCD_Config.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|mLENGTH\[7\]~0 " "Destination node Sdram_Control:u7\|mLENGTH\[7\]~0" {  } { { "DE270/SDRAM/Sdram_Control.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/SDRAM/Sdram_Control.v" 489 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|mLENGTH[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "DE270/Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Reset_Delay.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 2281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1385405028657 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1385405028657 ""}  } { { "DE270/Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/Reset_Delay.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 1362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1385405028657 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1385405030906 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385405030925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1385405030927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385405030938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1385405030950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1385405030960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1385405030960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1385405030966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1385405032221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1385405032227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1385405032227 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 120 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1385405032644 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] D5M_XCLKIN~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"D5M_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 156 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1385405032645 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] VGA_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Student/Desktop/Project/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE270/sdram_pll.v" "" { Text "C:/Users/Student/Desktop/Project/DE270/sdram_pll.v" 106 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 291 0 0 } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 108 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1385405032645 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WE_N " "Ignored I/O standard assignment to node \"OTG_WE_N\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385405032757 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1385405032757 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1385405032762 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1385405032762 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385405032790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1385405043398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385405044870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1385405044979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1385405050652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385405050653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1385405052505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X34_Y37 X45_Y48 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48" {  } { { "loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} 34 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1385405059389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1385405059389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385405063184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1385405063189 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1385405063189 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.76 " "Total time spent on timing analysis during the Fitter is 2.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1385405063568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385405063695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385405064942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1385405065062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1385405066122 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1385405067537 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1385405069761 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "101 Cyclone IV E " "101 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 142 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[0\] 3.3-V LVTTL AF15 " "Pin D5M_D\[0\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[1\] 3.3-V LVTTL AD19 " "Pin D5M_D\[1\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[2\] 3.3-V LVTTL AF16 " "Pin D5M_D\[2\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[3\] 3.3-V LVTTL AC19 " "Pin D5M_D\[3\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[4\] 3.3-V LVTTL AE15 " "Pin D5M_D\[4\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[5\] 3.3-V LVTTL AD15 " "Pin D5M_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[6\] 3.3-V LVTTL AE16 " "Pin D5M_D\[6\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[7\] 3.3-V LVTTL AD21 " "Pin D5M_D\[7\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[8\] 3.3-V LVTTL Y16 " "Pin D5M_D\[8\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[8\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[9\] 3.3-V LVTTL AC21 " "Pin D5M_D\[9\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[9\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[10\] 3.3-V LVTTL Y17 " "Pin D5M_D\[10\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[10\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[11\] 3.3-V LVTTL AC15 " "Pin D5M_D\[11\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[11\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 147 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_FVAL 3.3-V LVTTL AG25 " "Pin D5M_FVAL uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_FVAL } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_FVAL" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_FVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_LVAL 3.3-V LVTTL AD22 " "Pin D5M_LVAL uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_LVAL } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_LVAL" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 149 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_LVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_PIXCLK 3.3-V LVTTL AB22 " "Pin D5M_PIXCLK uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_PIXCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_PIXCLK" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_PIXCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_STROBE 3.3-V LVTTL AF22 " "Pin D5M_STROBE uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_STROBE } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_STROBE" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 154 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_SDATA 3.3-V LVTTL AD25 " "Pin D5M_SDATA uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D5M_SDATA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_SDATA" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 153 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5M_SDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1385405069896 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1385405069896 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "avus.v" "" { Text "C:/Users/Student/Desktop/Project/avus.v" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Project/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1385405069919 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1385405069919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Project/AVUS.fit.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/Project/AVUS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1385405070678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 214 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385405072399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 13:44:32 2013 " "Processing ended: Mon Nov 25 13:44:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385405072399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385405072399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385405072399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1385405072399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1385405076971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385405076974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 13:44:36 2013 " "Processing started: Mon Nov 25 13:44:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385405076974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1385405076974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AVUS -c AVUS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AVUS -c AVUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1385405076975 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1385405083013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1385405083254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385405086010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 13:44:46 2013 " "Processing ended: Mon Nov 25 13:44:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385405086010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385405086010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385405086010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1385405086010 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1385405086807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1385405088108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385405088111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 13:44:47 2013 " "Processing started: Mon Nov 25 13:44:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385405088111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385405088111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AVUS -c AVUS " "Command: quartus_sta AVUS -c AVUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385405088112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1385405088285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270 " "Ignored assignments for entity \"DE270\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088766 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088766 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088766 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME DE270 HAS_SOPCINFO 1 GENERATION_ID 1385403304\" -entity DE270 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088766 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router " "Ignored assignments for entity \"DE270_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_addr_router_001 " "Ignored assignments for entity \"DE270_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_addr_router_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088767 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux " "Ignored assignments for entity \"DE270_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088768 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_demux_001 " "Ignored assignments for entity \"DE270_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_demux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088768 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cmd_xbar_mux " "Ignored assignments for entity \"DE270_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cmd_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088768 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088768 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_cpu " "Ignored assignments for entity \"DE270_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_cpu -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router " "Ignored assignments for entity \"DE270_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088769 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_id_router_003 " "Ignored assignments for entity \"DE270_id_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_id_router_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_irq_mapper " "Ignored assignments for entity \"DE270_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_irq_mapper -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088770 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_jtag_uart " "Ignored assignments for entity \"DE270_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_jtag_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_lcd " "Ignored assignments for entity \"DE270_lcd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_lcd -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088771 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_onchip_mem " "Ignored assignments for entity \"DE270_onchip_mem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_onchip_mem -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pio_led " "Ignored assignments for entity \"DE270_pio_led\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pio_led -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_pll " "Ignored assignments for entity \"DE270_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_pll -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088772 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux " "Ignored assignments for entity \"DE270_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088773 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_demux_003 " "Ignored assignments for entity \"DE270_rsp_xbar_demux_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_demux_003 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088773 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux " "Ignored assignments for entity \"DE270_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088773 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088773 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_rsp_xbar_mux_001 " "Ignored assignments for entity \"DE270_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_rsp_xbar_mux_001 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_ssram " "Ignored assignments for entity \"DE270_ssram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_ssram -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088774 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_sysid " "Ignored assignments for entity \"DE270_sysid\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_sysid -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088775 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_timer " "Ignored assignments for entity \"DE270_timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_timer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088775 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_bridge_0 " "Ignored assignments for entity \"DE270_tristate_bridge_bridge_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_bridge_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088775 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088775 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0 " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0 -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088776 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088776 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_arbiter " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_arbiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_arbiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088777 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_tristate_bridge_pinSharer_0_pin_sharer " "Ignored assignments for entity \"DE270_tristate_bridge_pinSharer_0_pin_sharer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_tristate_bridge_pinSharer_0_pin_sharer -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088777 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088777 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE270_uart " "Ignored assignments for entity \"DE270_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088778 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088778 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE270_uart -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088778 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088778 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088779 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser " "Ignored assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088779 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088779 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088780 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088781 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088781 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088782 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_aggregator " "Ignored assignments for entity \"altera_tristate_controller_aggregator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088783 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_translator " "Ignored assignments for entity \"altera_tristate_controller_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip DE270/synthesis/DE270.qip -library DE270 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1385405088784 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1385405088784 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385405089008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1385405089139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1385405089139 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1385405090124 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1385405090124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090141 ""}  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090142 ""}  } { { "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.0sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090142 ""}
{ "Info" "ISTA_SDC_FOUND" "DE270/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE270/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1385405090143 ""}
{ "Info" "ISTA_SDC_FOUND" "DE270/synthesis/submodules/DE270_cpu.sdc " "Reading SDC File: 'DE270/synthesis/submodules/DE270_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1385405090178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 53 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at DE270_cpu.sdc(53): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 53 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at DE270_cpu.sdc(53): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090182 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(53): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 54 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at DE270_cpu.sdc(54): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 54 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at DE270_cpu.sdc(54): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE270_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE270_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090184 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(54): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 55 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at DE270_cpu.sdc(55): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 55 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at DE270_cpu.sdc(55): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090186 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(55): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 56 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at DE270_cpu.sdc(56): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 56 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at DE270_cpu.sdc(56): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE270_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090188 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(56): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 57 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_ocimem:the_DE270_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at DE270_cpu.sdc(57): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_ocimem:the_DE270_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090189 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(57): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 58 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(58): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_tck:the_DE270_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 58 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(58): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 58 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(58): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$DE270_cpu_jtag_sr*    -to *\$DE270_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$DE270_cpu_jtag_sr*    -to *\$DE270_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090192 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 58 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(58): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 59 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(59): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 59 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(59): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_jtag_debug_module_wrapper:the_DE270_cpu_jtag_debug_module_wrapper\|DE270_cpu_jtag_debug_module_sysclk:the_DE270_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 59 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(59): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE270_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE270_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090194 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 59 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(59): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 60 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(60): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 60 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE270_cpu.sdc(60): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_debug:the_DE270_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 60 Argument <from> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE270_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE270_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at DE270_cpu.sdc(60): Argument <to> is not an object ID" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 61 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at DE270_cpu.sdc(61): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(61): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 62 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigbrktype keeper " "Ignored filter at DE270_cpu.sdc(62): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigbrktype\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090197 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(62): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 63 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigger_state keeper " "Ignored filter at DE270_cpu.sdc(63): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_break:the_DE270_cpu_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_break_path\|trigger_state\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090198 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(63): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 65 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at DE270_cpu.sdc(65): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*address*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*address*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090199 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(65): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 66 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at DE270_cpu.sdc(66): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|DE270_cpu_traceram_lpm_dram_bdp_component_module:DE270_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090200 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 67 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at DE270_cpu.sdc(67): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090201 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(67): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 68 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at DE270_cpu.sdc(68): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_im:the_DE270_cpu_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090202 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(68): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 69 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|trc_ctrl_reg* keeper " "Ignored filter at DE270_cpu.sdc(69): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|trc_ctrl_reg* could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|trc_ctrl_reg*\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090203 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE270_cpu.sdc 70 *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at DE270_cpu.sdc(70): *DE270_cpu:*\|DE270_cpu_nios2_oci:the_DE270_cpu_nios2_oci\|DE270_cpu_nios2_oci_itrace:the_DE270_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1385405090204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE270_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$DE270_cpu_jtag_sr*\]" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090205 ""}  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE270_cpu.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at DE270_cpu.sdc(70): Argument <to> is an empty collection" {  } { { "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" "" { Text "C:/Users/Student/Desktop/Project/DE270/synthesis/submodules/DE270_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1385405090205 ""}
{ "Info" "ISTA_SDC_FOUND" "AVUS.SDC " "Reading SDC File: 'AVUS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1385405090210 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090213 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090213 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090213 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090213 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1385405090215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1385405090276 "|AVUS|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1385405090822 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1385405090825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1385405090889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.156 " "Worst-case setup slack is 1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.156         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.219         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.219         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.416         0.000 CLOCK2_50  " "   13.416         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405091077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.386         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK2_50  " "    0.402         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405091092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1385405091096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1385405091096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.463 " "Worst-case recovery slack is -2.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463      -307.038 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.463      -307.038 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.007         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.007         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.024         0.000 CLOCK2_50  " "   13.024         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405091103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.435 " "Worst-case removal slack is 2.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.435         0.000 CLOCK2_50  " "    2.435         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.188         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.188         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.196         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.196         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405091112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686         0.000 CLOCK2_50  " "    9.686         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.193         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.193         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "   16.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405091118 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.702 ns " "Worst Case Available Settling Time: 14.702 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405091573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1385405091590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1385405091678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1385405093216 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1385405093462 "|AVUS|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.989 " "Worst-case setup slack is 1.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.989         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.575         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.575         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.037         0.000 CLOCK2_50  " "   14.037         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405093526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.338         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 CLOCK2_50  " "    0.353         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405093551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1385405093556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1385405093556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.891 " "Worst-case recovery slack is -1.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891      -196.959 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.891      -196.959 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.781         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.598         0.000 CLOCK2_50  " "   13.598         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405093570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.181 " "Worst-case removal slack is 2.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.181         0.000 CLOCK2_50  " "    2.181         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.548         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.548         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.556         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.556         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405093586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.682 " "Worst-case minimum pulse width slack is 4.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.682         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678         0.000 CLOCK2_50  " "    9.678         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.185         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.185         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "   16.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405093602 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.116 ns " "Worst Case Available Settling Time: 15.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1385405094356 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1385405094822 "|AVUS|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.256 " "Worst-case setup slack is 5.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.256         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.256         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.269         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   10.269         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.621         0.000 CLOCK2_50  " "   16.621         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405094934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.173         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 CLOCK2_50  " "    0.181         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405094969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1385405094974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1385405094974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.142 " "Worst-case recovery slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142        -2.960 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.142        -2.960 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.247         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.247         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.481         0.000 CLOCK2_50  " "   16.481         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405095000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.077 " "Worst-case removal slack is 1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 CLOCK2_50  " "    1.077         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.757         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.765         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405095038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.759 " "Worst-case minimum pulse width slack is 4.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.759         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.759         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.272         0.000 CLOCK2_50  " "    9.272         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.255         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.255         0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK_50  " "   16.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1385405095101 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.422 ns " "Worst Case Available Settling Time: 17.422 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1385405095876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1385405097080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1385405097081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 218 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385405097628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 13:44:57 2013 " "Processing ended: Mon Nov 25 13:44:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385405097628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385405097628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385405097628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385405097628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 861 s " "Quartus II Full Compilation was successful. 0 errors, 861 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385405098757 ""}
