
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.97

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency current_state[0]$_DFF_P_/CLK ^
  -0.23 target latency current_state[1]$_DFF_P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: seq_in (input port clocked by core_clock)
Endpoint: current_state[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    0.00    0.00    0.00    0.40 ^ seq_in (in)
                                         seq_in (net)
                  0.00    0.00    0.40 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.10    0.50 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    0.50 ^ _13_/B (sky130_fd_sc_hd__nor3b_1)
     1    0.00    0.03    0.05    0.55 v _13_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _02_ (net)
                  0.03    0.00    0.55 v current_state[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk_i (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.03    0.12    0.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk_i (net)
                  0.03    0.00    0.23 ^ current_state[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.23   clock reconvergence pessimism
                         -0.05    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: current_state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: detect (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk_i (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.03    0.12    0.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk_i (net)
                  0.03    0.00    0.23 ^ current_state[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.33    0.55 ^ current_state[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net3 (net)
                  0.08    0.00    0.55 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.63 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         detect (net)
                  0.02    0.00    0.63 ^ detect (out)
                                  0.63   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (propagated)
                          0.00    2.00   clock reconvergence pessimism
                         -0.40    1.60   output external delay
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: current_state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: detect (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk_i (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.03    0.12    0.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk_i (net)
                  0.03    0.00    0.23 ^ current_state[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.33    0.55 ^ current_state[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net3 (net)
                  0.08    0.00    0.55 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.63 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         detect (net)
                  0.02    0.00    0.63 ^ detect (out)
                                  0.63   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (propagated)
                          0.00    2.00   clock reconvergence pessimism
                         -0.40    1.60   output external delay
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.3301723003387451

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4866620302200317

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8947

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04506850615143776

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.04853300005197525

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9286

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: current_state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: current_state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    0.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.23 ^ current_state[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.53 v current_state[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.13    0.66 ^ _08_/Y (sky130_fd_sc_hd__nor2_1)
   0.11    0.76 v _11_/Y (sky130_fd_sc_hd__a21boi_0)
   0.00    0.76 v current_state[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.76   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk_i (in)
   0.11    2.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    2.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    2.23 ^ current_state[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.23   clock reconvergence pessimism
  -0.13    2.10   library setup time
           2.10   data required time
---------------------------------------------------------
           2.10   data required time
          -0.76   data arrival time
---------------------------------------------------------
           1.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: current_state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: current_state[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    0.23 ^ clkbuf_1_1__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.23 ^ current_state[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.52 ^ current_state[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.57 v _08_/Y (sky130_fd_sc_hd__nor2_1)
   0.08    0.66 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.66 ^ current_state[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.66   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    0.23 ^ clkbuf_1_0__f_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.23 ^ current_state[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.04    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.66   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2288

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2287

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6277

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.9723

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
154.898837

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.43e-05   1.38e-06   3.29e-11   8.57e-05  45.1%
Combinational          3.89e-06   4.65e-06   1.84e-11   8.54e-06   4.5%
Clock                  6.68e-05   2.87e-05   1.38e-11   9.55e-05  50.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.55e-04   3.48e-05   6.51e-11   1.90e-04 100.0%
                          81.7%      18.3%       0.0%
