Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Dec  2 00:20:29 2019
| Host         : rootieW running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file risc16System_wrapper_control_sets_placed.rpt
| Design       : risc16System_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      3 |            3 |
|      4 |            8 |
|      6 |            1 |
|      7 |            2 |
|      8 |            2 |
|     10 |            2 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            3086 |          896 |
| Yes          | No                    | No                     |             195 |           88 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                             Enable Signal                             |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/alu_op_code_reg[1]_i_1_n_0     |                                                                       |                                                                     |                2 |              2 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_src_reg[1]_i_2_n_0   |                                                                       |                                                                     |                2 |              2 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[2]_i_2_n_0 |                                                                       |                                                                     |                2 |              3 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[2]_i_2_n_0  |                                                                       |                                                                     |                1 |              3 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[2]_i_2_n_0 |                                                                       |                                                                     |                2 |              3 |
| ~extern_rst_IBUF                                                        |                                                                       |                                                                     |                4 |              4 |
|  risc16System_i/Clocks/clk_div_by_5/inst/clk_out                        |                                                                       | risc16System_i/Nexys_Peripherals/nexys_7seg_display/inst/cur_seg[1] |                1 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      |                                                                       |                                                                     |                2 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/p_4_in                                      | risc16System_i/vga_0/inst/ten_px_count                              |                1 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/hcount_ov                                   |                                                                     |                1 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/horz_l_count[3]_i_2_n_0                     | risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0                   |                1 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/p_0_in                                      | risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0                         |                2 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/cur_line[4]_i_2_n_0                         | risc16System_i/vga_0/inst/cur_line[4]_i_1_n_0                       |                1 |              4 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      | risc16System_i/vga_0/inst/hcount_ov                                   | risc16System_i/vga_0/inst/vcount                                    |                2 |              6 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[6]_i_1_n_0             |                                                                       |                                                                     |                3 |              7 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/spi_slave/inst/tx_buff_out[7]_i_1_n_0        |                                                                     |                2 |              7 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/spi_slave/inst/rx_buff[7]_i_1_n_0            |                                                                     |                1 |              8 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/spi_slave/inst/rx_recv_reg0                  |                                                                     |                1 |              8 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[9]_i_2_n_0        |                                                                       |                                                                     |                3 |             10 |
|  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1                      |                                                                       | risc16System_i/vga_0/inst/hcount_ov                                 |                3 |             10 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/CPU_Programmer/inst/packet[39]_i_2_n_0       | risc16System_i/programer/CPU_Programmer/inst/packet[39]_i_1_n_0     |                3 |             14 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/Ctrl_Registers/inst/mem[0][15]_i_1_n_0          |                                                                     |                6 |             15 |
|  risc16System_i/Memory/MCU/inst/addr_out_reg[15]_i_2_n_0                |                                                                       |                                                                     |                4 |             16 |
|  clk_IBUF_BUFG                                                          |                                                                       |                                                                     |                5 |             16 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/Ctrl_Registers/inst/mem                         |                                                                     |                7 |             16 |
|  risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Memory/hlt_cpu_or/c                                    | extern_rst_IBUF                                                     |                6 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/E[0]                          |                                                                     |               11 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[1]_0[0]    |                                                                     |                9 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[0]_1[0]    |                                                                     |                8 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[2]_1[0]    |                                                                     |                6 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[0]_0[0]    |                                                                     |               10 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[2]_0[0]    |                                                                     |                9 |             16 |
| ~risc16System_i/Clocks/Clk_Mux/inst/mux_out                             | risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_addr_reg[1]_1[0]    |                                                                     |                7 |             16 |
|  risc16System_i/Memory/MCU/mem_clk                                      |                                                                       |                                                                     |                4 |             16 |
|  risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_write_data_reg[15]_i_2_n_0 |                                                                       |                                                                     |                7 |             16 |
|  risc16System_i/Clocks/CLK_5MHz/inst/clk_out1                           |                                                                       |                                                                     |                5 |             19 |
|  risc16System_i/Clocks/clk_div_by_5/inst/clk_out                        |                                                                       |                                                                     |                8 |             21 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg[15]_i_1_n_0 |                                                                     |               10 |             25 |
|  clk_IBUF_BUFG                                                          | risc16System_i/programer/CPU_Programmer/inst/packet[39]_i_2_n_0       | risc16System_i/programer/CPU_Programmer/inst/packet[25]_i_1_n_0     |                5 |             26 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_192_255_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_128_191_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_0_63_0_2_i_4_n_0        |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_384_447_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_448_511_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_64_127_0_2_i_1_n_0      |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_256_319_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      | risc16System_i/Memory/SYS_MEM/inst/mem_reg_r1_320_383_0_2_i_1_n_0     |                                                                     |               17 |             66 |
|  risc16System_i/Memory/MCU/mem_clk                                      |                                                                       | risc16System_i/Memory/Ctrl_Registers/inst/Q[0]                      |              892 |           3072 |
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+


