// Seed: 1532109797
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = id_2;
  logic id_3 = id_2;
  assign id_0 = (1);
  logic id_4, id_5;
  logic id_6 = 1;
  logic id_7 = 1;
  assign id_5 = id_4;
endmodule
`timescale 1 ps / 1ps
