/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2024. All rights reserved.
 *
 * Description: file name soc_csi2if_interface.h
 *              Auto gen from file "nManager_CSI2IF.xml"
 * Author     : Generated by tool
 * Create     : 2024-6-11 16:00:30
 */

#ifndef __SOC_CSI2IF_INTERFACE_H__
#define __SOC_CSI2IF_INTERFACE_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/1) reg_define
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: Version of the CSI-2 host controller.
   Bit domain definition UNION:  SOC_CSI2IF_VERSION_UNION */
#define SOC_CSI2IF_VERSION_ADDR(base)                         ((base) + (0x0UL))

/* Register description: Number of active data lanes.
   Bit domain definition UNION:  SOC_CSI2IF_N_LANES_UNION */
#define SOC_CSI2IF_N_LANES_ADDR(base)                         ((base) + (0x4UL))

/* Register description: CSI-2 controller reset.
   Bit domain definition UNION:  SOC_CSI2IF_CSI2_RESETN_UNION */
#define SOC_CSI2IF_CSI2_RESETN_ADDR(base)                     ((base) + (0x8UL))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_MAIN_UNION */
#define SOC_CSI2IF_INT_ST_MAIN_ADDR(base)                     ((base) + (0xCUL))

/* Register description: This bit is to select teh PHY interface to be used
   Bit domain definition UNION:  SOC_CSI2IF_CSI_CFG_UNION */
#define SOC_CSI2IF_CSI_CFG_ADDR(base)                         ((base) + (0x10UL))

/* Register description: D-PHY shutdown control.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_SHUTDOWNZ_UNION */
#define SOC_CSI2IF_PHY_SHUTDOWNZ_ADDR(base)                   ((base) + (0x14UL))

/* Register description: PHY reset control.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_RSTZ_UNION */
#define SOC_CSI2IF_PHY_RSTZ_ADDR(base)                        ((base) + (0x18UL))

/* Register description: General settings for all blocks.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_RX_UNION */
#define SOC_CSI2IF_PHY_RX_ADDR(base)                          ((base) + (0x1CUL))

/* Register description: contains the stopstate signal status from the synopsys D-PHY.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_STOPSTATE_UNION */
#define SOC_CSI2IF_PHY_STOPSTATE_ADDR(base)                   ((base) + (0x20UL))

/* Register description: D-PHY Test interface control 0.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_TEST_CTRL0_UNION */
#define SOC_CSI2IF_PHY_TEST_CTRL0_ADDR(base)                  ((base) + (0x24UL))

/* Register description: D-PHY Test interface control 1.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_TEST_CTRL1_UNION */
#define SOC_CSI2IF_PHY_TEST_CTRL1_ADDR(base)                  ((base) + (0x28UL))

/* Register description: contains the calibration signal status from DPHY.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_CAL_UNION */
#define SOC_CSI2IF_PHY_CAL_ADDR(base)                         ((base) + (0x2CUL))

/* Register description: configures the de-scramber block
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_UNION */
#define SOC_CSI2IF_SCRAMBLING_ADDR(base)                      ((base) + (0x30UL))

/* Register description: configures the seed used by the de-scrambler block for lane 1
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED1_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED1_ADDR(base)                ((base) + (0x34UL))

/* Register description: configures the seed used by the de-scrambler block for lane 2
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED2_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED2_ADDR(base)                ((base) + (0x38UL))

/* Register description: configures the seed used by the de-scrambler block for lane 3
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED3_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED3_ADDR(base)                ((base) + (0x3CUL))

/* Register description: configures the seed used by the de-scrambler block for lane 4
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED4_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED4_ADDR(base)                ((base) + (0x40UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_SKEW_FIFO_CFG_UNION */
#define SOC_CSI2IF_SKEW_FIFO_CFG_ADDR(base)                   ((base) + (0x44UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VCX_OVERRIDE_UNION */
#define SOC_CSI2IF_VCX_OVERRIDE_ADDR(base)                    ((base) + (0x48UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PHY_DEBUG_OUT_UNION */
#define SOC_CSI2IF_PHY_DEBUG_OUT_ADDR(base)                   ((base) + (0x4CUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_UNION */
#define SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_ADDR(base)             ((base) + (0x50UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_UNION */
#define SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_ADDR(base)           ((base) + (0x54UL))

/* Register description: Groups the fatal interruptions caused by PHY Packet discarded.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_ST_PHY_FATAL_ADDR(base)                ((base) + (0x58UL))

/* Register description: Interrupt Mask for INT_ST_PHY_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_ADDR(base)               ((base) + (0x5CUL))

/* Register description: Interrupt Set for INT_ST_PHY_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_ADDR(base)             ((base) + (0x60UL))

/* Register description: groups interrupt related with frame construction.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_ADDR(base)              ((base) + (0x64UL))

/* Register description: groups interrupt related with frame construction.
   Bit domain definition UNION:  SOC_CSI2IF_FRAME_FATAL_TYPE_UNION */
#define SOC_CSI2IF_FRAME_FATAL_TYPE_ADDR(base)                ((base) + (0x68UL))

/* Register description: interrupt mask for INT_ST_FRAME_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_ADDR(base)             ((base) + (0x6CUL))

/* Register description: interrupt set for INT_ST_FRAME_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_ADDR(base)           ((base) + (0x70UL))

/* Register description: groups and notifies which interruption bits caused the interruption.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PHY_UNION */
#define SOC_CSI2IF_INT_ST_PHY_ADDR(base)                      ((base) + (0x74UL))

/* Register description: interrupt mask for INT_ST_PHY.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_PHY_UNION */
#define SOC_CSI2IF_INT_MSK_PHY_ADDR(base)                     ((base) + (0x78UL))

/* Register description: interrupt set for INT_ST_PHY.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_PHY_UNION */
#define SOC_CSI2IF_INT_FORCE_PHY_ADDR(base)                   ((base) + (0x7CUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_ADDR(base)                   ((base) + (0x80UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_MASK_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_ADDR(base)              ((base) + (0x84UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_FORCE_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_ADDR(base)             ((base) + (0x88UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_UNION */
#define SOC_CSI2IF_INT_ST_PKT_ADDR(base)                      ((base) + (0x8CUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_DT_UNION */
#define SOC_CSI2IF_INT_ST_PKT_DT_ADDR(base)                   ((base) + (0x90UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_MASK_UNION */
#define SOC_CSI2IF_INT_ST_PKT_MASK_ADDR(base)                 ((base) + (0x94UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_FORCE_UNION */
#define SOC_CSI2IF_INT_ST_PKT_FORCE_ADDR(base)                ((base) + (0x98UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_ALP_UNION */
#define SOC_CSI2IF_ALP_ADDR(base)                             ((base) + (0x9CUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_CTRL_UNION */
#define SOC_CSI2IF_PPI_MONITOR_CTRL_ADDR(base)                ((base) + (0xA0UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_0_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_ADDR(base)               ((base) + (0xA4UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_1_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_ADDR(base)               ((base) + (0xA8UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_2_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_ADDR(base)               ((base) + (0xACUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_UNION */
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_ADDR(base)    ((base) + (0xB0UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC0_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC0_MONITOR_INFO_ADDR(base)                ((base) + (0xB4UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC1_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC1_MONITOR_INFO_ADDR(base)                ((base) + (0xB8UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC2_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC2_MONITOR_INFO_ADDR(base)                ((base) + (0xBCUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC3_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC3_MONITOR_INFO_ADDR(base)                ((base) + (0xC0UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC4_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC4_MONITOR_INFO_ADDR(base)                ((base) + (0xC4UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC5_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC5_MONITOR_INFO_ADDR(base)                ((base) + (0xC8UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC6_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC6_MONITOR_INFO_ADDR(base)                ((base) + (0xCCUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC7_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC7_MONITOR_INFO_ADDR(base)                ((base) + (0xD0UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC8_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC8_MONITOR_INFO_ADDR(base)                ((base) + (0xD4UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC9_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC9_MONITOR_INFO_ADDR(base)                ((base) + (0xD8UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC10_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC10_MONITOR_INFO_ADDR(base)               ((base) + (0xDCUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC11_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC11_MONITOR_INFO_ADDR(base)               ((base) + (0xE0UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC12_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC12_MONITOR_INFO_ADDR(base)               ((base) + (0xE4UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC13_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC13_MONITOR_INFO_ADDR(base)               ((base) + (0xE8UL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC14_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC14_MONITOR_INFO_ADDR(base)               ((base) + (0xECUL))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC15_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC15_MONITOR_INFO_ADDR(base)               ((base) + (0xF0UL))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_ADDR(base)         ((base) + (0x100UL))

/* Register description: Interrupt Mask for INT_ST_CRC_OR_ECC_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_ADDR(base)        ((base) + (0x104UL))

/* Register description: Interrupt Set for INT_ST_CRC_OR_ECC_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_ADDR(base)      ((base) + (0x108UL))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_LANE_SKEW_ERROR_ADDR(base)             ((base) + (0x10CUL))

/* Register description: Interrupt Mask for INT_LANE_SKEW_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_ADDR(base)         ((base) + (0x110UL))

/* Register description: Interrupt Set for INT_LANE_SKEW_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_ADDR(base)       ((base) + (0x114UL))


#else


/* Register description: Version of the CSI-2 host controller.
   Bit domain definition UNION:  SOC_CSI2IF_VERSION_UNION */
#define SOC_CSI2IF_VERSION_ADDR(base)                         ((base) + (0x0))

/* Register description: Number of active data lanes.
   Bit domain definition UNION:  SOC_CSI2IF_N_LANES_UNION */
#define SOC_CSI2IF_N_LANES_ADDR(base)                         ((base) + (0x4))

/* Register description: CSI-2 controller reset.
   Bit domain definition UNION:  SOC_CSI2IF_CSI2_RESETN_UNION */
#define SOC_CSI2IF_CSI2_RESETN_ADDR(base)                     ((base) + (0x8))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_MAIN_UNION */
#define SOC_CSI2IF_INT_ST_MAIN_ADDR(base)                     ((base) + (0xC))

/* Register description: This bit is to select teh PHY interface to be used
   Bit domain definition UNION:  SOC_CSI2IF_CSI_CFG_UNION */
#define SOC_CSI2IF_CSI_CFG_ADDR(base)                         ((base) + (0x10))

/* Register description: D-PHY shutdown control.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_SHUTDOWNZ_UNION */
#define SOC_CSI2IF_PHY_SHUTDOWNZ_ADDR(base)                   ((base) + (0x14))

/* Register description: PHY reset control.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_RSTZ_UNION */
#define SOC_CSI2IF_PHY_RSTZ_ADDR(base)                        ((base) + (0x18))

/* Register description: General settings for all blocks.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_RX_UNION */
#define SOC_CSI2IF_PHY_RX_ADDR(base)                          ((base) + (0x1C))

/* Register description: contains the stopstate signal status from the synopsys D-PHY.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_STOPSTATE_UNION */
#define SOC_CSI2IF_PHY_STOPSTATE_ADDR(base)                   ((base) + (0x20))

/* Register description: D-PHY Test interface control 0.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_TEST_CTRL0_UNION */
#define SOC_CSI2IF_PHY_TEST_CTRL0_ADDR(base)                  ((base) + (0x24))

/* Register description: D-PHY Test interface control 1.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_TEST_CTRL1_UNION */
#define SOC_CSI2IF_PHY_TEST_CTRL1_ADDR(base)                  ((base) + (0x28))

/* Register description: contains the calibration signal status from DPHY.
   Bit domain definition UNION:  SOC_CSI2IF_PHY_CAL_UNION */
#define SOC_CSI2IF_PHY_CAL_ADDR(base)                         ((base) + (0x2C))

/* Register description: configures the de-scramber block
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_UNION */
#define SOC_CSI2IF_SCRAMBLING_ADDR(base)                      ((base) + (0x30))

/* Register description: configures the seed used by the de-scrambler block for lane 1
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED1_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED1_ADDR(base)                ((base) + (0x34))

/* Register description: configures the seed used by the de-scrambler block for lane 2
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED2_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED2_ADDR(base)                ((base) + (0x38))

/* Register description: configures the seed used by the de-scrambler block for lane 3
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED3_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED3_ADDR(base)                ((base) + (0x3C))

/* Register description: configures the seed used by the de-scrambler block for lane 4
   Bit domain definition UNION:  SOC_CSI2IF_SCRAMBLING_SEED4_UNION */
#define SOC_CSI2IF_SCRAMBLING_SEED4_ADDR(base)                ((base) + (0x40))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_SKEW_FIFO_CFG_UNION */
#define SOC_CSI2IF_SKEW_FIFO_CFG_ADDR(base)                   ((base) + (0x44))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VCX_OVERRIDE_UNION */
#define SOC_CSI2IF_VCX_OVERRIDE_ADDR(base)                    ((base) + (0x48))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PHY_DEBUG_OUT_UNION */
#define SOC_CSI2IF_PHY_DEBUG_OUT_ADDR(base)                   ((base) + (0x4C))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_UNION */
#define SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_ADDR(base)             ((base) + (0x50))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_UNION */
#define SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_ADDR(base)           ((base) + (0x54))

/* Register description: Groups the fatal interruptions caused by PHY Packet discarded.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_ST_PHY_FATAL_ADDR(base)                ((base) + (0x58))

/* Register description: Interrupt Mask for INT_ST_PHY_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_ADDR(base)               ((base) + (0x5C))

/* Register description: Interrupt Set for INT_ST_PHY_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_PHY_FATAL_UNION */
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_ADDR(base)             ((base) + (0x60))

/* Register description: groups interrupt related with frame construction.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_ADDR(base)              ((base) + (0x64))

/* Register description: groups interrupt related with frame construction.
   Bit domain definition UNION:  SOC_CSI2IF_FRAME_FATAL_TYPE_UNION */
#define SOC_CSI2IF_FRAME_FATAL_TYPE_ADDR(base)                ((base) + (0x68))

/* Register description: interrupt mask for INT_ST_FRAME_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_ADDR(base)             ((base) + (0x6C))

/* Register description: interrupt set for INT_ST_FRAME_FATAL.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_FRAME_FATAL_UNION */
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_ADDR(base)           ((base) + (0x70))

/* Register description: groups and notifies which interruption bits caused the interruption.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PHY_UNION */
#define SOC_CSI2IF_INT_ST_PHY_ADDR(base)                      ((base) + (0x74))

/* Register description: interrupt mask for INT_ST_PHY.
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_PHY_UNION */
#define SOC_CSI2IF_INT_MSK_PHY_ADDR(base)                     ((base) + (0x78))

/* Register description: interrupt set for INT_ST_PHY.
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_PHY_UNION */
#define SOC_CSI2IF_INT_FORCE_PHY_ADDR(base)                   ((base) + (0x7C))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_ADDR(base)                   ((base) + (0x80))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_MASK_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_ADDR(base)              ((base) + (0x84))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_SKEW_FIFO_FORCE_UNION */
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_ADDR(base)             ((base) + (0x88))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_UNION */
#define SOC_CSI2IF_INT_ST_PKT_ADDR(base)                      ((base) + (0x8C))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_DT_UNION */
#define SOC_CSI2IF_INT_ST_PKT_DT_ADDR(base)                   ((base) + (0x90))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_MASK_UNION */
#define SOC_CSI2IF_INT_ST_PKT_MASK_ADDR(base)                 ((base) + (0x94))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_PKT_FORCE_UNION */
#define SOC_CSI2IF_INT_ST_PKT_FORCE_ADDR(base)                ((base) + (0x98))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_ALP_UNION */
#define SOC_CSI2IF_ALP_ADDR(base)                             ((base) + (0x9C))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_CTRL_UNION */
#define SOC_CSI2IF_PPI_MONITOR_CTRL_ADDR(base)                ((base) + (0xA0))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_0_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_ADDR(base)               ((base) + (0xA4))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_1_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_ADDR(base)               ((base) + (0xA8))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_PPI_MONITOR_GRP_2_UNION */
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_ADDR(base)               ((base) + (0xAC))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_UNION */
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_ADDR(base)    ((base) + (0xB0))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC0_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC0_MONITOR_INFO_ADDR(base)                ((base) + (0xB4))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC1_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC1_MONITOR_INFO_ADDR(base)                ((base) + (0xB8))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC2_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC2_MONITOR_INFO_ADDR(base)                ((base) + (0xBC))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC3_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC3_MONITOR_INFO_ADDR(base)                ((base) + (0xC0))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC4_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC4_MONITOR_INFO_ADDR(base)                ((base) + (0xC4))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC5_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC5_MONITOR_INFO_ADDR(base)                ((base) + (0xC8))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC6_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC6_MONITOR_INFO_ADDR(base)                ((base) + (0xCC))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC7_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC7_MONITOR_INFO_ADDR(base)                ((base) + (0xD0))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC8_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC8_MONITOR_INFO_ADDR(base)                ((base) + (0xD4))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC9_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC9_MONITOR_INFO_ADDR(base)                ((base) + (0xD8))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC10_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC10_MONITOR_INFO_ADDR(base)               ((base) + (0xDC))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC11_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC11_MONITOR_INFO_ADDR(base)               ((base) + (0xE0))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC12_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC12_MONITOR_INFO_ADDR(base)               ((base) + (0xE4))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC13_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC13_MONITOR_INFO_ADDR(base)               ((base) + (0xE8))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC14_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC14_MONITOR_INFO_ADDR(base)               ((base) + (0xEC))

/* Register description: 
   Bit domain definition UNION:  SOC_CSI2IF_VC15_MONITOR_INFO_UNION */
#define SOC_CSI2IF_VC15_MONITOR_INFO_ADDR(base)               ((base) + (0xF0))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_ADDR(base)         ((base) + (0x100))

/* Register description: Interrupt Mask for INT_ST_CRC_OR_ECC_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_ADDR(base)        ((base) + (0x104))

/* Register description: Interrupt Set for INT_ST_CRC_OR_ECC_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_UNION */
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_ADDR(base)      ((base) + (0x108))

/* Register description: Clear in read register.
   Bit domain definition UNION:  SOC_CSI2IF_INT_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_LANE_SKEW_ERROR_ADDR(base)             ((base) + (0x10C))

/* Register description: Interrupt Mask for INT_LANE_SKEW_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_ADDR(base)         ((base) + (0x110))

/* Register description: Interrupt Set for INT_LANE_SKEW_ERROR
   Bit domain definition UNION:  SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_UNION */
#define SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_ADDR(base)       ((base) + (0x114))


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/1) reg_define
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_CSI2IF_VERSION_UNION
 struct description   : VERSION Register structure definition
                        Address Offset:0x0 Initial:0x89339201 Width:32
 register description : Version of the CSI-2 host controller.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  version : 32; /* bit[0-31]: Version of the DWC_mipi_csi2_host (Value after Reset: CSI_VERSION_ID).
                                                  //means HICSI201 */
    } reg;
} SOC_CSI2IF_VERSION_UNION;
#endif
#define SOC_CSI2IF_VERSION_version_START  (0)
#define SOC_CSI2IF_VERSION_version_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_N_LANES_UNION
 struct description   : N_LANES Register structure definition
                        Address Offset:0x4 Initial:0x00000000 Width:32
 register description : Number of active data lanes.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  n_lanes  : 2;  /* bit[0-1] : Number of active data lanes (Value after Reset: CSI2_HOST_NUMBER_OF_LANES-1)
                                                   - 00: 1 data lane (lane 0)
                                                   - 01: 2 data lanes (lanes 0 and 1)
                                                   - 10: 3 data lanes (lanes 0, 1, and 2)
                                                   - 11: 4 data lanes (All)
                                                   Can only be updated when the D-PHY lane is in Stop state. */
        unsigned int  reserved : 30; /* bit[2-31]: reserved */
    } reg;
} SOC_CSI2IF_N_LANES_UNION;
#endif
#define SOC_CSI2IF_N_LANES_n_lanes_START   (0)
#define SOC_CSI2IF_N_LANES_n_lanes_END     (1)


/*****************************************************************************
 struct               : SOC_CSI2IF_CSI2_RESETN_UNION
 struct description   : CSI2_RESETN Register structure definition
                        Address Offset:0x8 Initial:0x00000001 Width:32
 register description : CSI-2 controller reset.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  csi2_resetn : 1;  /* bit[0]   : CSI-2 controller reset output. Active Low.reset all csi2 controller logic except registers */
        unsigned int  reserved    : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_CSI2_RESETN_UNION;
#endif
#define SOC_CSI2IF_CSI2_RESETN_csi2_resetn_START  (0)
#define SOC_CSI2IF_CSI2_RESETN_csi2_resetn_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_MAIN_UNION
 struct description   : INT_ST_MAIN Register structure definition
                        Address Offset:0xC Initial:0x00000000 Width:32
 register description : Clear in read register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  status_int_phy_fatal   : 1;  /* bit[0]    : status of int_st_phy_fatal.
                                                                  Active High */
        unsigned int  status_int_frame_fatal : 1;  /* bit[1]    : status of int_st_frame_fatal
                                                                  Active High */
        unsigned int  reserved_0             : 14; /* bit[2-15] : reserved */
        unsigned int  status_int_phy         : 1;  /* bit[16]   : status of int_st_phy
                                                                  Active High */
        unsigned int  status_int_pkt         : 1;  /* bit[17]   : status of int_st_pkt
                                                                  Active High */
        unsigned int  status_int_skew_fifo   : 1;  /* bit[18]   : status of int_skew_fifo
                                                                  Active High */
        unsigned int  reserved_1             : 13; /* bit[19-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_ST_MAIN_UNION;
#endif
#define SOC_CSI2IF_INT_ST_MAIN_status_int_phy_fatal_START    (0)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_phy_fatal_END      (0)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_frame_fatal_START  (1)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_frame_fatal_END    (1)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_phy_START          (16)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_phy_END            (16)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_pkt_START          (17)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_pkt_END            (17)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_skew_fifo_START    (18)
#define SOC_CSI2IF_INT_ST_MAIN_status_int_skew_fifo_END      (18)


/*****************************************************************************
 struct               : SOC_CSI2IF_CSI_CFG_UNION
 struct description   : CSI_CFG Register structure definition
                        Address Offset:0x10 Initial:0x0000000A Width:32
 register description : This bit is to select teh PHY interface to be used
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_mode                   : 1;  /* bit[0]   : Select the PHY interface
                                                                     0: D-PHY
                                                                     1: C-PHY
                                                                     Value After Reset: 0x0
                                                                     Exists: Always */
        unsigned int  cphy_data_width            : 1;  /* bit[1]   : CPHY PPI data bus width selection
                                                                     1'b1:32-bit
                                                                     1'b0:16-bit */
        unsigned int  debug_cnt_en               : 1;  /* bit[2]   : 0:debug_frame_number/debug_pkt_number rese to 0
                                                                     1: start count frame/pkt number */
        unsigned int  reserved_0                 : 1;  /* bit[3]   : IDI Interface dvalid signal behavior select. In traditionally, each virtual channel has a dvalid. The dvalids HIGH or LOW are independent of each other. In order to improve flexibility, dvalid can be setting to only one can be asserted at one time.
                                                                     1: only one dvalid asserted at one time
                                                                     0: dvalid independent */
        unsigned int  auto_gt_idi_clk            : 1;  /* bit[4]   : idi clock auto gate enable.
                                                                     0: disable
                                                                     1: enable */
        unsigned int  legacy_yuv_8b_swap_disable : 1;  /* bit[5]   : Legacy YUV420 8-bit and YUV422 8-bit should Byte swap when store in memory as specification recommended.
                                                                     0: swap as specification recommended
                                                                     1: don't swap  */
        unsigned int  reserved_1                 : 26; /* bit[6-31]:  */
    } reg;
} SOC_CSI2IF_CSI_CFG_UNION;
#endif
#define SOC_CSI2IF_CSI_CFG_phy_mode_START                    (0)
#define SOC_CSI2IF_CSI_CFG_phy_mode_END                      (0)
#define SOC_CSI2IF_CSI_CFG_cphy_data_width_START             (1)
#define SOC_CSI2IF_CSI_CFG_cphy_data_width_END               (1)
#define SOC_CSI2IF_CSI_CFG_debug_cnt_en_START                (2)
#define SOC_CSI2IF_CSI_CFG_debug_cnt_en_END                  (2)
#define SOC_CSI2IF_CSI_CFG_auto_gt_idi_clk_START             (4)
#define SOC_CSI2IF_CSI_CFG_auto_gt_idi_clk_END               (4)
#define SOC_CSI2IF_CSI_CFG_legacy_yuv_8b_swap_disable_START  (5)
#define SOC_CSI2IF_CSI_CFG_legacy_yuv_8b_swap_disable_END    (5)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_SHUTDOWNZ_UNION
 struct description   : PHY_SHUTDOWNZ Register structure definition
                        Address Offset:0x14 Initial:0x00000000 Width:32
 register description : D-PHY shutdown control.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_shutdownz : 1;  /* bit[0]   : Shutdown input
                                                        This line is used to place the complete macro in power down. All
                                                        analog blocks are in power down mode and digital logic is cleared.
                                                        Active Low. */
        unsigned int  reserved      : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_SHUTDOWNZ_UNION;
#endif
#define SOC_CSI2IF_PHY_SHUTDOWNZ_phy_shutdownz_START  (0)
#define SOC_CSI2IF_PHY_SHUTDOWNZ_phy_shutdownz_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_RSTZ_UNION
 struct description   : PHY_RSTZ Register structure definition
                        Address Offset:0x18 Initial:0x00000000 Width:32
 register description : PHY reset control.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_rstz : 1;  /* bit[0]   : PHY reset output. Active Low. */
        unsigned int  reserved : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_RSTZ_UNION;
#endif
#define SOC_CSI2IF_PHY_RSTZ_phy_rstz_START  (0)
#define SOC_CSI2IF_PHY_RSTZ_phy_rstz_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_RX_UNION
 struct description   : PHY_RX Register structure definition
                        Address Offset:0x1C Initial:0x00010000 Width:32
 register description : General settings for all blocks.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0        : 16; /* bit[0-15] : reserved */
        unsigned int  phy_rxulpsclknot  : 1;  /* bit[16]   : This signal indicates that the Clock Lane module has entered the Ultra Low Power state. Active Low. */
        unsigned int  phy_rxclkactivehs : 1;  /* bit[17]   : Indicates that the clock lane is actively receiving a DDR clock. */
        unsigned int  reserved_1        : 14; /* bit[18-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_RX_UNION;
#endif
#define SOC_CSI2IF_PHY_RX_phy_rxulpsclknot_START   (16)
#define SOC_CSI2IF_PHY_RX_phy_rxulpsclknot_END     (16)
#define SOC_CSI2IF_PHY_RX_phy_rxclkactivehs_START  (17)
#define SOC_CSI2IF_PHY_RX_phy_rxclkactivehs_END    (17)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_STOPSTATE_UNION
 struct description   : PHY_STOPSTATE Register structure definition
                        Address Offset:0x20 Initial:0x00000000 Width:32
 register description : contains the stopstate signal status from the synopsys D-PHY.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_stopstatedata_0 : 1;  /* bit[0]    : Data lane 0 in Stop state. */
        unsigned int  phy_stopstatedata_1 : 1;  /* bit[1]    : Data lane 1 in Stop state. */
        unsigned int  phy_stopstatedata_2 : 1;  /* bit[2]    : Data lane 2 in Stop state. */
        unsigned int  phy_stopstatedata_3 : 1;  /* bit[3]    : Data lane 3 in Stop state. */
        unsigned int  reserved_0          : 1;  /* bit[4]    : reserved */
        unsigned int  reserved_1          : 1;  /* bit[5]    : reserved */
        unsigned int  reserved_2          : 1;  /* bit[6]    : reserved */
        unsigned int  reserved_3          : 1;  /* bit[7]    : reserved */
        unsigned int  reserved_4          : 8;  /* bit[8-15] : reserved */
        unsigned int  phy_stopstateclk    : 1;  /* bit[16]   : Clock lane in Stop state. */
        unsigned int  reserved_5          : 15; /* bit[17-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_STOPSTATE_UNION;
#endif
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_0_START  (0)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_0_END    (0)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_1_START  (1)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_1_END    (1)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_2_START  (2)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_2_END    (2)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_3_START  (3)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstatedata_3_END    (3)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstateclk_START     (16)
#define SOC_CSI2IF_PHY_STOPSTATE_phy_stopstateclk_END       (16)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_TEST_CTRL0_UNION
 struct description   : PHY_TEST_CTRL0 Register structure definition
                        Address Offset:0x24 Initial:0x00000001 Width:32
 register description : D-PHY Test interface control 0.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_testclr : 1;  /* bit[0]   : D-PHY test interface clear
                                                      It is used when active performs vendor specific interface initialization
                                                      (Active High). */
        unsigned int  phy_testclk : 1;  /* bit[1]   : D-PHY test interface strobe signal
                                                      It is used to clock TESTDIN bus into the D-PHY. In conjunction with
                                                      TESTEN signal controls the operation selection. */
        unsigned int  reserved    : 30; /* bit[2-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_TEST_CTRL0_UNION;
#endif
#define SOC_CSI2IF_PHY_TEST_CTRL0_phy_testclr_START  (0)
#define SOC_CSI2IF_PHY_TEST_CTRL0_phy_testclr_END    (0)
#define SOC_CSI2IF_PHY_TEST_CTRL0_phy_testclk_START  (1)
#define SOC_CSI2IF_PHY_TEST_CTRL0_phy_testclk_END    (1)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_TEST_CTRL1_UNION
 struct description   : PHY_TEST_CTRL1 Register structure definition
                        Address Offset:0x28 Initial:0x00000000 Width:32
 register description : D-PHY Test interface control 1.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_testdin  : 8;  /* bit[0-7]  : D-PHY test interface input 8-bit data bus for internal register
                                                        programming and test functionalities access. */
        unsigned int  phy_testdout : 8;  /* bit[8-15] : D-PHY output 8-bit data bus for read-back and internal probing
                                                        functionalities. */
        unsigned int  phy_testen   : 1;  /* bit[16]   : D-PHY test interface operation selector:
                                                        - 1: Configures address write operation on the falling edge of
                                                        TESTCLK
                                                        - 0: Configures a data write operation on the rising edge of TESTCLK. */
        unsigned int  reserved     : 15; /* bit[17-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_TEST_CTRL1_UNION;
#endif
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testdin_START   (0)
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testdin_END     (7)
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testdout_START  (8)
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testdout_END    (15)
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testen_START    (16)
#define SOC_CSI2IF_PHY_TEST_CTRL1_phy_testen_END      (16)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_CAL_UNION
 struct description   : PHY_CAL Register structure definition
                        Address Offset:0x2C Initial:0x00000000 Width:32
 register description : contains the calibration signal status from DPHY.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rxskewcalhs_0 : 1;  /* bit[0]   : rx skew calibration */
        unsigned int  rxskewcalhs_1 : 1;  /* bit[1]   : rx skew calibration */
        unsigned int  rxskewcalhs_2 : 1;  /* bit[2]   : rx skew calibration */
        unsigned int  rxskewcalhs_3 : 1;  /* bit[3]   : rx skew calibration */
        unsigned int  reserved      : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_PHY_CAL_UNION;
#endif
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_0_START  (0)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_0_END    (0)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_1_START  (1)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_1_END    (1)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_2_START  (2)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_2_END    (2)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_3_START  (3)
#define SOC_CSI2IF_PHY_CAL_rxskewcalhs_3_END    (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_SCRAMBLING_UNION
 struct description   : SCRAMBLING Register structure definition
                        Address Offset:0x30 Initial:0x00000000 Width:32
 register description : configures the de-scramber block
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scramble_enable : 1;  /* bit[0]   : Enables data de-scrambling on the controller side.
                                                          0: disabled
                                                          1: enabled */
        unsigned int  syntype_en      : 1;  /* bit[1]   : syntype enable: DPHY check seed value from CSI2 V2 Spec, CPHY use synctype select right seed accordign to CSI2 V2 Spec.
                                                          synctype disable: use register scrambling_seed* */
        unsigned int  reserved        : 30; /* bit[2-31]:  */
    } reg;
} SOC_CSI2IF_SCRAMBLING_UNION;
#endif
#define SOC_CSI2IF_SCRAMBLING_scramble_enable_START  (0)
#define SOC_CSI2IF_SCRAMBLING_scramble_enable_END    (0)
#define SOC_CSI2IF_SCRAMBLING_syntype_en_START       (1)
#define SOC_CSI2IF_SCRAMBLING_syntype_en_END         (1)


/*****************************************************************************
 struct               : SOC_CSI2IF_SCRAMBLING_SEED1_UNION
 struct description   : SCRAMBLING_SEED1 Register structure definition
                        Address Offset:0x34 Initial:0x00001008 Width:32
 register description : configures the seed used by the de-scrambler block for lane 1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scrambling_seed1 : 16; /* bit[0-15] : reset value for seed */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_SCRAMBLING_SEED1_UNION;
#endif
#define SOC_CSI2IF_SCRAMBLING_SEED1_scrambling_seed1_START  (0)
#define SOC_CSI2IF_SCRAMBLING_SEED1_scrambling_seed1_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_SCRAMBLING_SEED2_UNION
 struct description   : SCRAMBLING_SEED2 Register structure definition
                        Address Offset:0x38 Initial:0x00001188 Width:32
 register description : configures the seed used by the de-scrambler block for lane 2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scrambling_seed2 : 16; /* bit[0-15] : reset value for seed */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_SCRAMBLING_SEED2_UNION;
#endif
#define SOC_CSI2IF_SCRAMBLING_SEED2_scrambling_seed2_START  (0)
#define SOC_CSI2IF_SCRAMBLING_SEED2_scrambling_seed2_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_SCRAMBLING_SEED3_UNION
 struct description   : SCRAMBLING_SEED3 Register structure definition
                        Address Offset:0x3C Initial:0x00001248 Width:32
 register description : configures the seed used by the de-scrambler block for lane 3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scrambling_seed3 : 16; /* bit[0-15] : reset value for seed */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_SCRAMBLING_SEED3_UNION;
#endif
#define SOC_CSI2IF_SCRAMBLING_SEED3_scrambling_seed3_START  (0)
#define SOC_CSI2IF_SCRAMBLING_SEED3_scrambling_seed3_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_SCRAMBLING_SEED4_UNION
 struct description   : SCRAMBLING_SEED4 Register structure definition
                        Address Offset:0x40 Initial:0x000013C8 Width:32
 register description : configures the seed used by the de-scrambler block for lane 4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scrambling_seed4 : 16; /* bit[0-15] : reset value for seed */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_SCRAMBLING_SEED4_UNION;
#endif
#define SOC_CSI2IF_SCRAMBLING_SEED4_scrambling_seed4_START  (0)
#define SOC_CSI2IF_SCRAMBLING_SEED4_scrambling_seed4_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_SKEW_FIFO_CFG_UNION
 struct description   : SKEW_FIFO_CFG Register structure definition
                        Address Offset:0x44 Initial:0x00000305 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  skew_threshold   : 8;  /* bit[0-7]  : //when synchs skew more than sync_skew_threshold, trigger sync_skew_err */
        unsigned int  skew_wait_cycles : 8;  /* bit[8-15] : only meanlingful for dphy 3 lanes
                                                            wait skew_wait_cycles to accept new datas when receive first three bytes */
        unsigned int  reserved         : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_SKEW_FIFO_CFG_UNION;
#endif
#define SOC_CSI2IF_SKEW_FIFO_CFG_skew_threshold_START    (0)
#define SOC_CSI2IF_SKEW_FIFO_CFG_skew_threshold_END      (7)
#define SOC_CSI2IF_SKEW_FIFO_CFG_skew_wait_cycles_START  (8)
#define SOC_CSI2IF_SKEW_FIFO_CFG_skew_wait_cycles_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_VCX_OVERRIDE_UNION
 struct description   : VCX_OVERRIDE Register structure definition
                        Address Offset:0x48 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vcx_override : 1;  /* bit[0]   : //replace VCX to 2'b00 for DPHY to conform previous version */
        unsigned int  reserved     : 31; /* bit[1-31]:  */
    } reg;
} SOC_CSI2IF_VCX_OVERRIDE_UNION;
#endif
#define SOC_CSI2IF_VCX_OVERRIDE_vcx_override_START  (0)
#define SOC_CSI2IF_VCX_OVERRIDE_vcx_override_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_PHY_DEBUG_OUT_UNION
 struct description   : PHY_DEBUG_OUT Register structure definition
                        Address Offset:0x4C Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_debug_out : 32; /* bit[0-31]:  */
    } reg;
} SOC_CSI2IF_PHY_DEBUG_OUT_UNION;
#endif
#define SOC_CSI2IF_PHY_DEBUG_OUT_phy_debug_out_START  (0)
#define SOC_CSI2IF_PHY_DEBUG_OUT_phy_debug_out_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_UNION
 struct description   : DBG_TOTAL_FRAME_NUM Register structure definition
                        Address Offset:0x50 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  debug_total_frame_number : 32; /* bit[0-31]: //add 1 when see frame start
                                                                   //not check different channel */
    } reg;
} SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_UNION;
#endif
#define SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_debug_total_frame_number_START  (0)
#define SOC_CSI2IF_DBG_TOTAL_FRAME_NUM_debug_total_frame_number_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_UNION
 struct description   : DBG_TOTAL_PACKAGE_NUM Register structure definition
                        Address Offset:0x54 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  debug_total_package_number : 32; /* bit[0-31]: //(header CRC/ECC are ok)&&(long package), add 1.
                                                                     //not check whether DATA CRC error
                                                                     //not check different channel */
    } reg;
} SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_UNION;
#endif
#define SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_debug_total_package_number_START  (0)
#define SOC_CSI2IF_DBG_TOTAL_PACKAGE_NUM_debug_total_package_number_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PHY_FATAL_UNION
 struct description   : INT_ST_PHY_FATAL Register structure definition
                        Address Offset:0x58 Initial:0x00000000 Width:32
 register description : Groups the fatal interruptions caused by PHY Packet discarded.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_errsotsynchs_0    : 1;  /* bit[0]    : Start of transmission error on data lane 0 (no synchronization achieved). */
        unsigned int  phy_errsotsynchs_1    : 1;  /* bit[1]    : Start of transmission error on data lane 1 (no synchronization achieved). */
        unsigned int  phy_errsotsynchs_2    : 1;  /* bit[2]    : Start of transmission error on data lane 2 (no synchronization achieved). */
        unsigned int  phy_errsotsynchs_3    : 1;  /* bit[3]    : Start of transmission error on data lane 3 (no synchronization achieved). */
        unsigned int  reserved_0            : 4;  /* bit[4-7]  : reserved */
        unsigned int  phy_rxinvalidcodehs_0 : 2;  /* bit[8-9]  : CPHY : High Speed Invalid Code Word Detection on lane 0 */
        unsigned int  phy_rxinvalidcodehs_1 : 2;  /* bit[10-11]: CPHY : High Speed Invalid Code Word Detection on lane 1 */
        unsigned int  phy_rxinvalidcodehs_2 : 2;  /* bit[12-13]: CPHY : High Speed Invalid Code Word Detection on lane 2 */
        unsigned int  phy_rxinvalidcodehs_3 : 2;  /* bit[14-15]: CPHY : High Speed Invalid Code Word Detection on lane 3 */
        unsigned int  reserved_1            : 16; /* bit[16-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_ST_PHY_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_0_START     (0)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_0_END       (0)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_1_START     (1)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_1_END       (1)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_2_START     (2)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_2_END       (2)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_3_START     (3)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_errsotsynchs_3_END       (3)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_0_START  (8)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_0_END    (9)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_1_START  (10)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_1_END    (11)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_2_START  (12)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_2_END    (13)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_3_START  (14)
#define SOC_CSI2IF_INT_ST_PHY_FATAL_phy_rxinvalidcodehs_3_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_MSK_PHY_FATAL_UNION
 struct description   : INT_MSK_PHY_FATAL Register structure definition
                        Address Offset:0x5C Initial:0x00000000 Width:32
 register description : Interrupt Mask for INT_ST_PHY_FATAL.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_phy_errsotsynchs_0    : 1;  /* bit[0]    : Mask for phy_errsotsynchs_0. */
        unsigned int  mask_phy_errsotsynchs_1    : 1;  /* bit[1]    : Mask for phy_errsotsynchs_1. */
        unsigned int  mask_phy_errsotsynchs_2    : 1;  /* bit[2]    : Mask for phy_errsotsynchs_2. */
        unsigned int  mask_phy_errsotsynchs_3    : 1;  /* bit[3]    : Mask for phy_errsotsynchs_3. */
        unsigned int  reserved_0                 : 12; /* bit[4-15] : reserved */
        unsigned int  mask_phy_rxinvalidcodehs_0 : 2;  /* bit[16-17]: Mask for phy_rxinvalidcodehs_0 */
        unsigned int  mask_phy_rxinvalidcodehs_1 : 2;  /* bit[18-19]: Mask for phy_rxinvalidcodehs_1 */
        unsigned int  mask_phy_rxinvalidcodehs_2 : 2;  /* bit[20-21]: Mask for phy_rxinvalidcodehs_1 */
        unsigned int  mask_phy_rxinvalidcodehs_3 : 2;  /* bit[22-23]: Mask for phy_rxinvalidcodehs_3 */
        unsigned int  reserved_1                 : 8;  /* bit[24-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_MSK_PHY_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_START     (0)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_END       (0)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_START     (1)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_END       (1)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_START     (2)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_END       (2)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_START     (3)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_END       (3)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_0_START  (16)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_0_END    (17)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_1_START  (18)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_1_END    (19)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_2_START  (20)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_2_END    (21)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_3_START  (22)
#define SOC_CSI2IF_INT_MSK_PHY_FATAL_mask_phy_rxinvalidcodehs_3_END    (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_FORCE_PHY_FATAL_UNION
 struct description   : INT_FORCE_PHY_FATAL Register structure definition
                        Address Offset:0x60 Initial:0x00000000 Width:32
 register description : Interrupt Set for INT_ST_PHY_FATAL.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_phy_errsotsynchs_0    : 1;  /* bit[0]    : Force phy_errsotsynchs_0 */
        unsigned int  force_phy_errsotsynchs_1    : 1;  /* bit[1]    : Force phy_errsotsynchs_1 */
        unsigned int  force_phy_errsotsynchs_2    : 1;  /* bit[2]    : Force phy_errsotsynchs_2 */
        unsigned int  force_phy_errsotsynchs_3    : 1;  /* bit[3]    : Force phy_errsotsynchs_3 */
        unsigned int  reserved_0                  : 12; /* bit[4-15] : reserved */
        unsigned int  force_phy_rxinvalidcodehs_0 : 2;  /* bit[16-17]: Force for phy_rxinvalidcodehs_0 */
        unsigned int  force_phy_rxinvalidcodehs_1 : 2;  /* bit[18-19]: Force for phy_rxinvalidcodehs_1 */
        unsigned int  force_phy_rxinvalidcodehs_2 : 2;  /* bit[20-21]: Force for phy_rxinvalidcodehs_2 */
        unsigned int  force_phy_rxinvalidcodehs_3 : 2;  /* bit[22-23]: Force for phy_rxinvalidcodehs_3 */
        unsigned int  reserved_1                  : 8;  /* bit[24-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_FORCE_PHY_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_START     (0)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_END       (0)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_START     (1)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_END       (1)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_START     (2)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_END       (2)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_START     (3)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_END       (3)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_0_START  (16)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_0_END    (17)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_1_START  (18)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_1_END    (19)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_2_START  (20)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_2_END    (21)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_3_START  (22)
#define SOC_CSI2IF_INT_FORCE_PHY_FATAL_force_phy_rxinvalidcodehs_3_END    (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_FRAME_FATAL_UNION
 struct description   : INT_ST_FRAME_FATAL Register structure definition
                        Address Offset:0x64 Initial:0x00000000 Width:32
 register description : groups interrupt related with frame construction.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  err_frame_number_nomatch  : 1;  /* bit[0]   : Error matching Frame Start with Frame End for virtual channel 0. */
        unsigned int  err_two_continuous_fend   : 1;  /* bit[1]   :  */
        unsigned int  err_two_continuous_fstart : 1;  /* bit[2]   :  */
        unsigned int  err_f_seq                 : 1;  /* bit[3]   : Error matching Frame Number between Frame Start and Frame End */
        unsigned int  reserved                  : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_ST_FRAME_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_frame_number_nomatch_START   (0)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_frame_number_nomatch_END     (0)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_two_continuous_fend_START    (1)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_two_continuous_fend_END      (1)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_two_continuous_fstart_START  (2)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_two_continuous_fstart_END    (2)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_f_seq_START                  (3)
#define SOC_CSI2IF_INT_ST_FRAME_FATAL_err_f_seq_END                    (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_FRAME_FATAL_TYPE_UNION
 struct description   : FRAME_FATAL_TYPE Register structure definition
                        Address Offset:0x68 Initial:0x00000000 Width:32
 register description : groups interrupt related with frame construction.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  frame_fatal_sequence_id : 16; /* bit[0-15] : err_f_seq/fram_number_nomatch: 
                                                                   save first frame start sequence ID
                                                                   two_con_fstart: save first frame satrt sequence ID
                                                                   two_con_fend: save first frame end sequence ID */
        unsigned int  frame_fatal_channel_id  : 5;  /* bit[16-20]: err_f_seq/fram_number_nomatch: 
                                                                   save first frame start channel ID
                                                                   two_con_fstart: save first frame satrt channel ID
                                                                   two_con_fend: save first frame end channel ID */
        unsigned int  reserved_0              : 3;  /* bit[21-23]:  */
        unsigned int  frame_fatal_debug_en    : 1;  /* bit[24]   : enable of capture frame fatal vc and sequence number */
        unsigned int  reserved_1              : 7;  /* bit[25-31]: reserved */
    } reg;
} SOC_CSI2IF_FRAME_FATAL_TYPE_UNION;
#endif
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_sequence_id_START  (0)
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_sequence_id_END    (15)
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_channel_id_START   (16)
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_channel_id_END     (20)
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_debug_en_START     (24)
#define SOC_CSI2IF_FRAME_FATAL_TYPE_frame_fatal_debug_en_END       (24)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_MSK_FRAME_FATAL_UNION
 struct description   : INT_MSK_FRAME_FATAL Register structure definition
                        Address Offset:0x6C Initial:0x00000000 Width:32
 register description : interrupt mask for INT_ST_FRAME_FATAL.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_err_frame_number_nomatch : 1;  /* bit[0]   : Mask for err_f_bndry_match_vc0. */
        unsigned int  mask_err_two_con_fend         : 1;  /* bit[1]   :  */
        unsigned int  mask_err_two_con_fstart       : 1;  /* bit[2]   :  */
        unsigned int  mask_err_f_seq                : 1;  /* bit[3]   : Mask for err_f_bndry_match_vc1. */
        unsigned int  reserved                      : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_MSK_FRAME_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_frame_number_nomatch_START  (0)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_frame_number_nomatch_END    (0)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_two_con_fend_START          (1)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_two_con_fend_END            (1)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_two_con_fstart_START        (2)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_two_con_fstart_END          (2)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_f_seq_START                 (3)
#define SOC_CSI2IF_INT_MSK_FRAME_FATAL_mask_err_f_seq_END                   (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_FORCE_FRAME_FATAL_UNION
 struct description   : INT_FORCE_FRAME_FATAL Register structure definition
                        Address Offset:0x70 Initial:0x00000000 Width:32
 register description : interrupt set for INT_ST_FRAME_FATAL.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_err_frame_number_nomatch : 1;  /* bit[0]   : Force err_f_bndry_match_vc0. */
        unsigned int  force_err_two_con_fend         : 1;  /* bit[1]   :  */
        unsigned int  force_err_two_con_fstart       : 1;  /* bit[2]   :  */
        unsigned int  force_err_f_seq                : 1;  /* bit[3]   : Force err_f_bndry_match_vc1. */
        unsigned int  reserved                       : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_FORCE_FRAME_FATAL_UNION;
#endif
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_frame_number_nomatch_START  (0)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_frame_number_nomatch_END    (0)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_two_con_fend_START          (1)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_two_con_fend_END            (1)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_two_con_fstart_START        (2)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_two_con_fstart_END          (2)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_f_seq_START                 (3)
#define SOC_CSI2IF_INT_FORCE_FRAME_FATAL_force_err_f_seq_END                   (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PHY_UNION
 struct description   : INT_ST_PHY Register structure definition
                        Address Offset:0x74 Initial:0x00000000 Width:32
 register description : groups and notifies which interruption bits caused the interruption.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  phy_errsoths_0 : 1;  /* bit[0]   : Start of transmission error on data lane 0 (synchronization can still be achieved). */
        unsigned int  phy_errsoths_1 : 1;  /* bit[1]   : Start of transmission error on data lane 1 (synchronization can still be achieved). */
        unsigned int  phy_errsoths_2 : 1;  /* bit[2]   : Start of transmission error on data lane 2 (synchronization can still be achieved). */
        unsigned int  phy_errsoths_3 : 1;  /* bit[3]   : Start of transmission error on data lane 3 (synchronization can still be achieved). */
        unsigned int  reserved       : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_ST_PHY_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_0_START  (0)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_0_END    (0)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_1_START  (1)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_1_END    (1)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_2_START  (2)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_2_END    (2)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_3_START  (3)
#define SOC_CSI2IF_INT_ST_PHY_phy_errsoths_3_END    (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_MSK_PHY_UNION
 struct description   : INT_MSK_PHY Register structure definition
                        Address Offset:0x78 Initial:0x00000000 Width:32
 register description : interrupt mask for INT_ST_PHY.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_phy_errsoths_0 : 1;  /* bit[0]   : Mask for phy_errsoths_0. */
        unsigned int  mask_phy_errsoths_1 : 1;  /* bit[1]   : Mask for phy_errsoths_1. */
        unsigned int  mask_phy_errsoths_2 : 1;  /* bit[2]   : Mask for phy_errsoths_2. */
        unsigned int  mask_phy_errsoths_3 : 1;  /* bit[3]   : Mask for phy_errsoths_3. */
        unsigned int  reserved            : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_MSK_PHY_UNION;
#endif
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_0_START  (0)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_0_END    (0)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_1_START  (1)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_1_END    (1)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_2_START  (2)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_2_END    (2)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_3_START  (3)
#define SOC_CSI2IF_INT_MSK_PHY_mask_phy_errsoths_3_END    (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_FORCE_PHY_UNION
 struct description   : INT_FORCE_PHY Register structure definition
                        Address Offset:0x7C Initial:0x00000000 Width:32
 register description : interrupt set for INT_ST_PHY.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_phy_errsoths_0 : 1;  /* bit[0]   : Force phy_errsoths_0. */
        unsigned int  force_phy_errsoths_1 : 1;  /* bit[1]   : Force phy_errsoths_1. */
        unsigned int  force_phy_errsoths_2 : 1;  /* bit[2]   : Force phy_errsoths_2. */
        unsigned int  force_phy_errsoths_3 : 1;  /* bit[3]   : Force phy_errsoths_3. */
        unsigned int  reserved             : 28; /* bit[4-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_FORCE_PHY_UNION;
#endif
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_0_START  (0)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_0_END    (0)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_1_START  (1)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_1_END    (1)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_2_START  (2)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_2_END    (2)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_3_START  (3)
#define SOC_CSI2IF_INT_FORCE_PHY_force_phy_errsoths_3_END    (3)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_SKEW_FIFO_UNION
 struct description   : INT_SKEW_FIFO Register structure definition
                        Address Offset:0x80 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fifo_full_push : 4;  /* bit[0-3] :  */
        unsigned int  fifo_empty_pop : 4;  /* bit[4-7] :  */
        unsigned int  skew_err       : 1;  /* bit[8]   : skew_cnt >= skew_threshold will trigge skew_err */
        unsigned int  reserved       : 23; /* bit[9-31]:  */
    } reg;
} SOC_CSI2IF_INT_SKEW_FIFO_UNION;
#endif
#define SOC_CSI2IF_INT_SKEW_FIFO_fifo_full_push_START  (0)
#define SOC_CSI2IF_INT_SKEW_FIFO_fifo_full_push_END    (3)
#define SOC_CSI2IF_INT_SKEW_FIFO_fifo_empty_pop_START  (4)
#define SOC_CSI2IF_INT_SKEW_FIFO_fifo_empty_pop_END    (7)
#define SOC_CSI2IF_INT_SKEW_FIFO_skew_err_START        (8)
#define SOC_CSI2IF_INT_SKEW_FIFO_skew_err_END          (8)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_SKEW_FIFO_MASK_UNION
 struct description   : INT_SKEW_FIFO_MASK Register structure definition
                        Address Offset:0x84 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_fifo_full_push : 4;  /* bit[0-3] :  */
        unsigned int  mask_fifo_empty_pop : 4;  /* bit[4-7] :  */
        unsigned int  mask_skew_err       : 1;  /* bit[8]   : skew_err mask */
        unsigned int  reserved            : 23; /* bit[9-31]:  */
    } reg;
} SOC_CSI2IF_INT_SKEW_FIFO_MASK_UNION;
#endif
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_fifo_full_push_START  (0)
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_fifo_full_push_END    (3)
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_fifo_empty_pop_START  (4)
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_fifo_empty_pop_END    (7)
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_skew_err_START        (8)
#define SOC_CSI2IF_INT_SKEW_FIFO_MASK_mask_skew_err_END          (8)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_SKEW_FIFO_FORCE_UNION
 struct description   : INT_SKEW_FIFO_FORCE Register structure definition
                        Address Offset:0x88 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_fifo_full_push : 4;  /* bit[0-3] :  */
        unsigned int  force_fifo_empty_pop : 4;  /* bit[4-7] :  */
        unsigned int  force_skew_err       : 1;  /* bit[8]   : skew_err force */
        unsigned int  reserved             : 23; /* bit[9-31]:  */
    } reg;
} SOC_CSI2IF_INT_SKEW_FIFO_FORCE_UNION;
#endif
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_fifo_full_push_START  (0)
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_fifo_full_push_END    (3)
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_fifo_empty_pop_START  (4)
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_fifo_empty_pop_END    (7)
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_skew_err_START        (8)
#define SOC_CSI2IF_INT_SKEW_FIFO_FORCE_force_skew_err_END          (8)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PKT_UNION
 struct description   : INT_ST_PKT Register structure definition
                        Address Offset:0x8C Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  err_ecc_double      : 1;  /* bit[0]   :  */
        unsigned int  err_cphy_header_crc : 1;  /* bit[1]   :  */
        unsigned int  err_payload_crc_err : 1;  /* bit[2]   :  */
        unsigned int  err_data_type       : 1;  /* bit[3]   : // error data type  */
        unsigned int  err_ecc_corrected   : 1;  /* bit[4]   :  */
        unsigned int  reserved            : 27; /* bit[5-31]:  */
    } reg;
} SOC_CSI2IF_INT_ST_PKT_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PKT_err_ecc_double_START       (0)
#define SOC_CSI2IF_INT_ST_PKT_err_ecc_double_END         (0)
#define SOC_CSI2IF_INT_ST_PKT_err_cphy_header_crc_START  (1)
#define SOC_CSI2IF_INT_ST_PKT_err_cphy_header_crc_END    (1)
#define SOC_CSI2IF_INT_ST_PKT_err_payload_crc_err_START  (2)
#define SOC_CSI2IF_INT_ST_PKT_err_payload_crc_err_END    (2)
#define SOC_CSI2IF_INT_ST_PKT_err_data_type_START        (3)
#define SOC_CSI2IF_INT_ST_PKT_err_data_type_END          (3)
#define SOC_CSI2IF_INT_ST_PKT_err_ecc_corrected_START    (4)
#define SOC_CSI2IF_INT_ST_PKT_err_ecc_corrected_END      (4)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PKT_DT_UNION
 struct description   : INT_ST_PKT_DT Register structure definition
                        Address Offset:0x90 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  err_pkt_channel_id : 5;  /* bit[0-4]  : header valid, save current header, else previous header */
        unsigned int  reserved_0         : 3;  /* bit[5-7]  :  */
        unsigned int  err_pkt_data_type  : 6;  /* bit[8-13] : header valid, save current header, else previous header */
        unsigned int  reserved_1         : 2;  /* bit[14-15]:  */
        unsigned int  err_pkt_f_seq_numb : 16; /* bit[16-31]: current seq number */
    } reg;
} SOC_CSI2IF_INT_ST_PKT_DT_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_channel_id_START  (0)
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_channel_id_END    (4)
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_data_type_START   (8)
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_data_type_END     (13)
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_f_seq_numb_START  (16)
#define SOC_CSI2IF_INT_ST_PKT_DT_err_pkt_f_seq_numb_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PKT_MASK_UNION
 struct description   : INT_ST_PKT_MASK Register structure definition
                        Address Offset:0x94 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_ecc_double      : 1;  /* bit[0]   :  */
        unsigned int  mask_cphy_header_crc : 1;  /* bit[1]   :  */
        unsigned int  mask_payload_crc_err : 1;  /* bit[2]   :  */
        unsigned int  mask_data_type       : 1;  /* bit[3]   :  */
        unsigned int  mask_ecc_corrected   : 1;  /* bit[4]   :  */
        unsigned int  reserved             : 27; /* bit[5-31]:  */
    } reg;
} SOC_CSI2IF_INT_ST_PKT_MASK_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_ecc_double_START       (0)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_ecc_double_END         (0)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_cphy_header_crc_START  (1)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_cphy_header_crc_END    (1)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_payload_crc_err_START  (2)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_payload_crc_err_END    (2)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_data_type_START        (3)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_data_type_END          (3)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_ecc_corrected_START    (4)
#define SOC_CSI2IF_INT_ST_PKT_MASK_mask_ecc_corrected_END      (4)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_PKT_FORCE_UNION
 struct description   : INT_ST_PKT_FORCE Register structure definition
                        Address Offset:0x98 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_ecc_double      : 1;  /* bit[0]   :  */
        unsigned int  force_cphy_header_crc : 1;  /* bit[1]   :  */
        unsigned int  force_payload_crc_err : 1;  /* bit[2]   :  */
        unsigned int  force_data_type       : 1;  /* bit[3]   :  */
        unsigned int  force_ecc_corrected   : 1;  /* bit[4]   :  */
        unsigned int  reserved              : 27; /* bit[5-31]:  */
    } reg;
} SOC_CSI2IF_INT_ST_PKT_FORCE_UNION;
#endif
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_ecc_double_START       (0)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_ecc_double_END         (0)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_cphy_header_crc_START  (1)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_cphy_header_crc_END    (1)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_payload_crc_err_START  (2)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_payload_crc_err_END    (2)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_data_type_START        (3)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_data_type_END          (3)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_ecc_corrected_START    (4)
#define SOC_CSI2IF_INT_ST_PKT_FORCE_force_ecc_corrected_END      (4)


/*****************************************************************************
 struct               : SOC_CSI2IF_ALP_UNION
 struct description   : ALP Register structure definition
                        Address Offset:0x9C Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rxalpnibble0_0  : 4;  /* bit[0-3]  :  */
        unsigned int  rxalpnibble1_0  : 4;  /* bit[4-7]  :  */
        unsigned int  rxalpcode0_0    : 4;  /* bit[8-11] :  */
        unsigned int  rxalpcode1_0    : 4;  /* bit[12-15]:  */
        unsigned int  rxalpvalidhs_0  : 2;  /* bit[16-17]:  */
        unsigned int  reserved_0      : 2;  /* bit[18-19]:  */
        unsigned int  rxsynctypehs0_0 : 3;  /* bit[20-22]:  */
        unsigned int  reserved_1      : 1;  /* bit[23]   :  */
        unsigned int  rxsynctypehs1_0 : 3;  /* bit[24-26]:  */
        unsigned int  reserved_2      : 1;  /* bit[27]   :  */
        unsigned int  alp_mode_en     : 1;  /* bit[28]   :  */
        unsigned int  reserved_3      : 3;  /* bit[29-31]:  */
    } reg;
} SOC_CSI2IF_ALP_UNION;
#endif
#define SOC_CSI2IF_ALP_rxalpnibble0_0_START   (0)
#define SOC_CSI2IF_ALP_rxalpnibble0_0_END     (3)
#define SOC_CSI2IF_ALP_rxalpnibble1_0_START   (4)
#define SOC_CSI2IF_ALP_rxalpnibble1_0_END     (7)
#define SOC_CSI2IF_ALP_rxalpcode0_0_START     (8)
#define SOC_CSI2IF_ALP_rxalpcode0_0_END       (11)
#define SOC_CSI2IF_ALP_rxalpcode1_0_START     (12)
#define SOC_CSI2IF_ALP_rxalpcode1_0_END       (15)
#define SOC_CSI2IF_ALP_rxalpvalidhs_0_START   (16)
#define SOC_CSI2IF_ALP_rxalpvalidhs_0_END     (17)
#define SOC_CSI2IF_ALP_rxsynctypehs0_0_START  (20)
#define SOC_CSI2IF_ALP_rxsynctypehs0_0_END    (22)
#define SOC_CSI2IF_ALP_rxsynctypehs1_0_START  (24)
#define SOC_CSI2IF_ALP_rxsynctypehs1_0_END    (26)
#define SOC_CSI2IF_ALP_alp_mode_en_START      (28)
#define SOC_CSI2IF_ALP_alp_mode_en_END        (28)


/*****************************************************************************
 struct               : SOC_CSI2IF_PPI_MONITOR_CTRL_UNION
 struct description   : PPI_MONITOR_CTRL Register structure definition
                        Address Offset:0xA0 Initial:0x0000FF00 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ppi_mon_en      : 1;  /* bit[0]    : PPI active lane received packet statistics enable, active HIGH. */
        unsigned int  time_out_mon_en : 1;  /* bit[1]    : PPI active lane timer enable. Time out flag will be asserted when setting period exhausted */
        unsigned int  reserved_0      : 6;  /* bit[2-7]  :  */
        unsigned int  time_out_period : 16; /* bit[8-23] : setting period for time out event monitor */
        unsigned int  reserved_1      : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_PPI_MONITOR_CTRL_UNION;
#endif
#define SOC_CSI2IF_PPI_MONITOR_CTRL_ppi_mon_en_START       (0)
#define SOC_CSI2IF_PPI_MONITOR_CTRL_ppi_mon_en_END         (0)
#define SOC_CSI2IF_PPI_MONITOR_CTRL_time_out_mon_en_START  (1)
#define SOC_CSI2IF_PPI_MONITOR_CTRL_time_out_mon_en_END    (1)
#define SOC_CSI2IF_PPI_MONITOR_CTRL_time_out_period_START  (8)
#define SOC_CSI2IF_PPI_MONITOR_CTRL_time_out_period_END    (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_PPI_MONITOR_GRP_0_UNION
 struct description   : PPI_MONITOR_GRP_0 Register structure definition
                        Address Offset:0xA4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lane0_rcvd_synchs : 16; /* bit[0-15] : lane0 received packet statistics. */
        unsigned int  lane1_rcvd_synchs : 16; /* bit[16-31]: lane1 received packet statistics. */
    } reg;
} SOC_CSI2IF_PPI_MONITOR_GRP_0_UNION;
#endif
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_lane0_rcvd_synchs_START  (0)
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_lane0_rcvd_synchs_END    (15)
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_lane1_rcvd_synchs_START  (16)
#define SOC_CSI2IF_PPI_MONITOR_GRP_0_lane1_rcvd_synchs_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_PPI_MONITOR_GRP_1_UNION
 struct description   : PPI_MONITOR_GRP_1 Register structure definition
                        Address Offset:0xA8 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lane2_rcvd_synchs : 16; /* bit[0-15] : lane2 received packet statistics. */
        unsigned int  lane3_rcvd_synchs : 16; /* bit[16-31]: lane3 received packet statistics. */
    } reg;
} SOC_CSI2IF_PPI_MONITOR_GRP_1_UNION;
#endif
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_lane2_rcvd_synchs_START  (0)
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_lane2_rcvd_synchs_END    (15)
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_lane3_rcvd_synchs_START  (16)
#define SOC_CSI2IF_PPI_MONITOR_GRP_1_lane3_rcvd_synchs_END    (31)


/*****************************************************************************
 struct               : SOC_CSI2IF_PPI_MONITOR_GRP_2_UNION
 struct description   : PPI_MONITOR_GRP_2 Register structure definition
                        Address Offset:0xAC Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lane0_timeout : 1;  /* bit[0]   : lane0 timeout occurred flag. It will be asserted when setting period exhausted whereas new packet not received yet. */
        unsigned int  lane1_timeout : 1;  /* bit[1]   : lane1 timeout occurred flag. It will be asserted when setting period exhausted whereas new packet not received yet. */
        unsigned int  lane2_timeout : 1;  /* bit[2]   : lane2 timeout occurred flag. It will be asserted when setting period exhausted whereas new packet not received yet. */
        unsigned int  lane3_timeout : 1;  /* bit[3]   : lane3 timeout occurred flag. It will be asserted when setting period exhausted whereas new packet not received yet. */
        unsigned int  timeout_clear : 1;  /* bit[4]   : lane3 timeout occurred flag. It will be asserted when setting period exhausted whereas new packet not received yet. */
        unsigned int  reserved      : 27; /* bit[5-31]:  */
    } reg;
} SOC_CSI2IF_PPI_MONITOR_GRP_2_UNION;
#endif
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane0_timeout_START  (0)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane0_timeout_END    (0)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane1_timeout_START  (1)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane1_timeout_END    (1)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane2_timeout_START  (2)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane2_timeout_END    (2)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane3_timeout_START  (3)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_lane3_timeout_END    (3)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_timeout_clear_START  (4)
#define SOC_CSI2IF_PPI_MONITOR_GRP_2_timeout_clear_END    (4)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_UNION
 struct description   : VC_FRAME_PACKET_MONITOR_CTRL Register structure definition
                        Address Offset:0xB0 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc0_mon_en  : 1;  /* bit[0]    : vc0 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc1_mon_en  : 1;  /* bit[1]    : vc1 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc2_mon_en  : 1;  /* bit[2]    : vc2 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc3_mon_en  : 1;  /* bit[3]    : vc3 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc4_mon_en  : 1;  /* bit[4]    : vc4 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc5_mon_en  : 1;  /* bit[5]    : vc5 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc6_mon_en  : 1;  /* bit[6]    : vc6 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc7_mon_en  : 1;  /* bit[7]    : vc7 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc8_mon_en  : 1;  /* bit[8]    : vc8 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc9_mon_en  : 1;  /* bit[9]    : vc9 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc10_mon_en : 1;  /* bit[10]   : vc10 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc11_mon_en : 1;  /* bit[11]   : vc11 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc12_mon_en : 1;  /* bit[12]   : vc12 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc13_mon_en : 1;  /* bit[13]   : vc13 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc14_mon_en : 1;  /* bit[14]   : vc14 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  vc15_mon_en : 1;  /* bit[15]   : vc15 monitor enable, active HIGH. When asserted packet and frame of the vc will be statistics. */
        unsigned int  reserved    : 16; /* bit[16-31]:  */
    } reg;
} SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_UNION;
#endif
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc0_mon_en_START   (0)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc0_mon_en_END     (0)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc1_mon_en_START   (1)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc1_mon_en_END     (1)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc2_mon_en_START   (2)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc2_mon_en_END     (2)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc3_mon_en_START   (3)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc3_mon_en_END     (3)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc4_mon_en_START   (4)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc4_mon_en_END     (4)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc5_mon_en_START   (5)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc5_mon_en_END     (5)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc6_mon_en_START   (6)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc6_mon_en_END     (6)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc7_mon_en_START   (7)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc7_mon_en_END     (7)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc8_mon_en_START   (8)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc8_mon_en_END     (8)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc9_mon_en_START   (9)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc9_mon_en_END     (9)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc10_mon_en_START  (10)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc10_mon_en_END    (10)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc11_mon_en_START  (11)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc11_mon_en_END    (11)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc12_mon_en_START  (12)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc12_mon_en_END    (12)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc13_mon_en_START  (13)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc13_mon_en_END    (13)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc14_mon_en_START  (14)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc14_mon_en_END    (14)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc15_mon_en_START  (15)
#define SOC_CSI2IF_VC_FRAME_PACKET_MONITOR_CTRL_vc15_mon_en_END    (15)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC0_MONITOR_INFO_UNION
 struct description   : VC0_MONITOR_INFO Register structure definition
                        Address Offset:0xB4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc0_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc0_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC0_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC0_MONITOR_INFO_vc0_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC0_MONITOR_INFO_vc0_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC0_MONITOR_INFO_vc0_frame_num_START     (16)
#define SOC_CSI2IF_VC0_MONITOR_INFO_vc0_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC1_MONITOR_INFO_UNION
 struct description   : VC1_MONITOR_INFO Register structure definition
                        Address Offset:0xB8 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc1_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc1_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC1_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC1_MONITOR_INFO_vc1_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC1_MONITOR_INFO_vc1_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC1_MONITOR_INFO_vc1_frame_num_START     (16)
#define SOC_CSI2IF_VC1_MONITOR_INFO_vc1_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC2_MONITOR_INFO_UNION
 struct description   : VC2_MONITOR_INFO Register structure definition
                        Address Offset:0xBC Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc2_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc2_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC2_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC2_MONITOR_INFO_vc2_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC2_MONITOR_INFO_vc2_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC2_MONITOR_INFO_vc2_frame_num_START     (16)
#define SOC_CSI2IF_VC2_MONITOR_INFO_vc2_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC3_MONITOR_INFO_UNION
 struct description   : VC3_MONITOR_INFO Register structure definition
                        Address Offset:0xC0 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc3_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc3_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC3_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC3_MONITOR_INFO_vc3_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC3_MONITOR_INFO_vc3_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC3_MONITOR_INFO_vc3_frame_num_START     (16)
#define SOC_CSI2IF_VC3_MONITOR_INFO_vc3_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC4_MONITOR_INFO_UNION
 struct description   : VC4_MONITOR_INFO Register structure definition
                        Address Offset:0xC4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc4_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc4_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC4_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC4_MONITOR_INFO_vc4_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC4_MONITOR_INFO_vc4_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC4_MONITOR_INFO_vc4_frame_num_START     (16)
#define SOC_CSI2IF_VC4_MONITOR_INFO_vc4_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC5_MONITOR_INFO_UNION
 struct description   : VC5_MONITOR_INFO Register structure definition
                        Address Offset:0xC8 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc5_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc5_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC5_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC5_MONITOR_INFO_vc5_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC5_MONITOR_INFO_vc5_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC5_MONITOR_INFO_vc5_frame_num_START     (16)
#define SOC_CSI2IF_VC5_MONITOR_INFO_vc5_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC6_MONITOR_INFO_UNION
 struct description   : VC6_MONITOR_INFO Register structure definition
                        Address Offset:0xCC Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc6_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc6_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC6_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC6_MONITOR_INFO_vc6_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC6_MONITOR_INFO_vc6_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC6_MONITOR_INFO_vc6_frame_num_START     (16)
#define SOC_CSI2IF_VC6_MONITOR_INFO_vc6_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC7_MONITOR_INFO_UNION
 struct description   : VC7_MONITOR_INFO Register structure definition
                        Address Offset:0xD0 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc7_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc7_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC7_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC7_MONITOR_INFO_vc7_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC7_MONITOR_INFO_vc7_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC7_MONITOR_INFO_vc7_frame_num_START     (16)
#define SOC_CSI2IF_VC7_MONITOR_INFO_vc7_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC8_MONITOR_INFO_UNION
 struct description   : VC8_MONITOR_INFO Register structure definition
                        Address Offset:0xD4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc8_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc8_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC8_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC8_MONITOR_INFO_vc8_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC8_MONITOR_INFO_vc8_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC8_MONITOR_INFO_vc8_frame_num_START     (16)
#define SOC_CSI2IF_VC8_MONITOR_INFO_vc8_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC9_MONITOR_INFO_UNION
 struct description   : VC9_MONITOR_INFO Register structure definition
                        Address Offset:0xD8 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc9_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc9_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved         : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC9_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC9_MONITOR_INFO_vc9_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC9_MONITOR_INFO_vc9_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC9_MONITOR_INFO_vc9_frame_num_START     (16)
#define SOC_CSI2IF_VC9_MONITOR_INFO_vc9_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC10_MONITOR_INFO_UNION
 struct description   : VC10_MONITOR_INFO Register structure definition
                        Address Offset:0xDC Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc10_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc10_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC10_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC10_MONITOR_INFO_vc10_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC10_MONITOR_INFO_vc10_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC10_MONITOR_INFO_vc10_frame_num_START     (16)
#define SOC_CSI2IF_VC10_MONITOR_INFO_vc10_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC11_MONITOR_INFO_UNION
 struct description   : VC11_MONITOR_INFO Register structure definition
                        Address Offset:0xE0 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc11_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc11_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC11_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC11_MONITOR_INFO_vc11_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC11_MONITOR_INFO_vc11_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC11_MONITOR_INFO_vc11_frame_num_START     (16)
#define SOC_CSI2IF_VC11_MONITOR_INFO_vc11_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC12_MONITOR_INFO_UNION
 struct description   : VC12_MONITOR_INFO Register structure definition
                        Address Offset:0xE4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc12_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc12_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC12_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC12_MONITOR_INFO_vc12_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC12_MONITOR_INFO_vc12_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC12_MONITOR_INFO_vc12_frame_num_START     (16)
#define SOC_CSI2IF_VC12_MONITOR_INFO_vc12_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC13_MONITOR_INFO_UNION
 struct description   : VC13_MONITOR_INFO Register structure definition
                        Address Offset:0xE8 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc13_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc13_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC13_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC13_MONITOR_INFO_vc13_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC13_MONITOR_INFO_vc13_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC13_MONITOR_INFO_vc13_frame_num_START     (16)
#define SOC_CSI2IF_VC13_MONITOR_INFO_vc13_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC14_MONITOR_INFO_UNION
 struct description   : VC14_MONITOR_INFO Register structure definition
                        Address Offset:0xEC Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc14_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc14_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC14_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC14_MONITOR_INFO_vc14_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC14_MONITOR_INFO_vc14_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC14_MONITOR_INFO_vc14_frame_num_START     (16)
#define SOC_CSI2IF_VC14_MONITOR_INFO_vc14_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_VC15_MONITOR_INFO_UNION
 struct description   : VC15_MONITOR_INFO Register structure definition
                        Address Offset:0xF0 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vc15_long_pkt_num : 16; /* bit[0-15] : the vc received long packet statistics. */
        unsigned int  vc15_frame_num    : 8;  /* bit[16-23]: the vc received frame statistics. */
        unsigned int  reserved          : 8;  /* bit[24-31]:  */
    } reg;
} SOC_CSI2IF_VC15_MONITOR_INFO_UNION;
#endif
#define SOC_CSI2IF_VC15_MONITOR_INFO_vc15_long_pkt_num_START  (0)
#define SOC_CSI2IF_VC15_MONITOR_INFO_vc15_long_pkt_num_END    (15)
#define SOC_CSI2IF_VC15_MONITOR_INFO_vc15_frame_num_START     (16)
#define SOC_CSI2IF_VC15_MONITOR_INFO_vc15_frame_num_END       (23)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_UNION
 struct description   : INT_ST_CRC_OR_ECC_ERROR Register structure definition
                        Address Offset:0x100 Initial:0x00000000 Width:32
 register description : Clear in read register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  status_ecc_double_error  : 1;  /* bit[0]   :  */
        unsigned int  status_header_crc_error  : 1;  /* bit[1]   :  */
        unsigned int  status_payload_crc_error : 1;  /* bit[2]   :  */
        unsigned int  reserved                 : 29; /* bit[3-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_ecc_double_error_START   (0)
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_ecc_double_error_END     (0)
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_header_crc_error_START   (1)
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_header_crc_error_END     (1)
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_payload_crc_error_START  (2)
#define SOC_CSI2IF_INT_ST_CRC_OR_ECC_ERROR_status_payload_crc_error_END    (2)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_UNION
 struct description   : INT_MSK_CRC_OR_ECC_ERROR Register structure definition
                        Address Offset:0x104 Initial:0x00000000 Width:32
 register description : Interrupt Mask for INT_ST_CRC_OR_ECC_ERROR
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_ecc_double_error  : 1;  /* bit[0]   :  */
        unsigned int  mask_header_crc_error  : 1;  /* bit[1]   :  */
        unsigned int  mask_payload_crc_error : 1;  /* bit[2]   :  */
        unsigned int  reserved               : 29; /* bit[3-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_ecc_double_error_START   (0)
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_ecc_double_error_END     (0)
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_header_crc_error_START   (1)
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_header_crc_error_END     (1)
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_payload_crc_error_START  (2)
#define SOC_CSI2IF_INT_MSK_CRC_OR_ECC_ERROR_mask_payload_crc_error_END    (2)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_UNION
 struct description   : INT_FORCE_CRC_OR_ECC_ERROR Register structure definition
                        Address Offset:0x108 Initial:0x00000000 Width:32
 register description : Interrupt Set for INT_ST_CRC_OR_ECC_ERROR
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_ecc_double_error  : 1;  /* bit[0]   :  */
        unsigned int  force_header_crc_error  : 1;  /* bit[1]   :  */
        unsigned int  force_payload_crc_error : 1;  /* bit[2]   :  */
        unsigned int  reserved                : 29; /* bit[3-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_ecc_double_error_START   (0)
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_ecc_double_error_END     (0)
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_header_crc_error_START   (1)
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_header_crc_error_END     (1)
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_payload_crc_error_START  (2)
#define SOC_CSI2IF_INT_FORCE_CRC_OR_ECC_ERROR_force_payload_crc_error_END    (2)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_LANE_SKEW_ERROR_UNION
 struct description   : INT_LANE_SKEW_ERROR Register structure definition
                        Address Offset:0x10C Initial:0x00000000 Width:32
 register description : Clear in read register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  status_lane_skew_error : 1;  /* bit[0]   :  */
        unsigned int  reserved               : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_LANE_SKEW_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_LANE_SKEW_ERROR_status_lane_skew_error_START  (0)
#define SOC_CSI2IF_INT_LANE_SKEW_ERROR_status_lane_skew_error_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_UNION
 struct description   : INT_MSK_LANE_SKEW_ERROR Register structure definition
                        Address Offset:0x110 Initial:0x00000000 Width:32
 register description : Interrupt Mask for INT_LANE_SKEW_ERROR
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mask_lane_skew_error : 1;  /* bit[0]   :  */
        unsigned int  reserved             : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_mask_lane_skew_error_START  (0)
#define SOC_CSI2IF_INT_MSK_LANE_SKEW_ERROR_mask_lane_skew_error_END    (0)


/*****************************************************************************
 struct               : SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_UNION
 struct description   : INT_FORCE_LANE_SKEW_ERROR Register structure definition
                        Address Offset:0x114 Initial:0x00000000 Width:32
 register description : Interrupt Set for INT_LANE_SKEW_ERROR
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  force_lane_skew_error : 1;  /* bit[0]   :  */
        unsigned int  reserved              : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_UNION;
#endif
#define SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_force_lane_skew_error_START  (0)
#define SOC_CSI2IF_INT_FORCE_LANE_SKEW_ERROR_force_lane_skew_error_END    (0)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of soc_csi2if_interface.h */
