require 'analysis/phase'

module Phases
  class GenVerilog < Phase

    def run s
      raise NotYetImplemented
    end
  end
end
