# JK Flip-Flop – Verilog

This module implements a positive edge–triggered JK Flip-Flop.  
It supports **Set, Reset, Toggle, and Hold** operations.

## Files
- jk_flipflop.v
- jk_flipflop_tb.v

## Simulation Waveform
![JK Flip-Flop Waveform](waveform.png)
