IDLE 0 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
INJECT_T 120 [(0,1)] D [] [] [] [] [] [] none
MERGE 121 [(0,1),(0,0)] D [] [123,124,125,126] [] [] [((0,0),(0,1))] [] none
DISCARD 122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 123 [(0,1),(0,0)] D [121] [] [] [] [((0,0),(0,1))] [123,124,125,126] CONDITIONAL_S
Y_MEAS 124 [(0,1)] HALF_D_PLUS_2 [121] [] [] [] [] [123,124,125,126] CONDITIONAL_S
IDLE 125 [(0,0)] HALF_D_PLUS_2 [121] [] [] [] [] [123,124,125,126] CONDITIONAL_S
DISCARD 126 [(0,1)] 0 [121] [] [] [] [] [123,124,125,126] CONDITIONAL_S
IDLE 127 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 128 [(1,0)] D [] [] [] [] [] [] none
MERGE 129 [(1,0),(0,0)] D [] [131,132,133,134] [] [] [((0,0),(1,0))] [] none
DISCARD 130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 131 [(1,0),(0,0)] D [129] [] [] [] [((0,0),(1,0))] [131,132,133,134] CONDITIONAL_S
Y_MEAS 132 [(1,0)] HALF_D_PLUS_2 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
IDLE 133 [(0,0)] HALF_D_PLUS_2 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
DISCARD 134 [(1,0)] 0 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
IDLE 135 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 136 [(0,1)] D [] [] [] [] [] [] none
MERGE 137 [(0,1),(0,0)] D [] [139,140,141,142] [] [] [((0,0),(0,1))] [] none
DISCARD 138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 139 [(0,1),(0,0)] D [137] [] [] [] [((0,0),(0,1))] [139,140,141,142] CONDITIONAL_S
Y_MEAS 140 [(0,1)] HALF_D_PLUS_2 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
IDLE 141 [(0,0)] HALF_D_PLUS_2 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
DISCARD 142 [(0,1)] 0 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
IDLE 143 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 144 [(1,0)] D [] [] [] [] [] [] none
MERGE 145 [(1,0),(0,0)] D [] [147,148,149,150] [] [] [((0,0),(1,0))] [] none
DISCARD 146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 147 [(1,0),(0,0)] D [145] [] [] [] [((0,0),(1,0))] [147,148,149,150] CONDITIONAL_S
Y_MEAS 148 [(1,0)] HALF_D_PLUS_2 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
IDLE 149 [(0,0)] HALF_D_PLUS_2 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
DISCARD 150 [(1,0)] 0 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
IDLE 151 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 152 [(0,1)] D [] [] [] [] [] [] none
MERGE 153 [(0,1),(0,0)] D [] [155,156,157,158] [] [] [((0,0),(0,1))] [] none
DISCARD 154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 155 [(0,1),(0,0)] D [153] [] [] [] [((0,0),(0,1))] [155,156,157,158] CONDITIONAL_S
Y_MEAS 156 [(0,1)] HALF_D_PLUS_2 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
IDLE 157 [(0,0)] HALF_D_PLUS_2 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
DISCARD 158 [(0,1)] 0 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
IDLE 159 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 160 [(1,0)] D [] [] [] [] [] [] none
MERGE 161 [(1,0),(0,0)] D [] [163,164,165,166] [] [] [((0,0),(1,0))] [] none
DISCARD 162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 163 [(1,0),(0,0)] D [161] [] [] [] [((0,0),(1,0))] [163,164,165,166] CONDITIONAL_S
Y_MEAS 164 [(1,0)] HALF_D_PLUS_2 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
IDLE 165 [(0,0)] HALF_D_PLUS_2 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
DISCARD 166 [(1,0)] 0 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
IDLE 167 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 168 [(0,1)] D [] [] [] [] [] [] none
MERGE 169 [(0,1),(0,0)] D [] [171,172,173,174] [] [] [((0,0),(0,1))] [] none
DISCARD 170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 171 [(0,1),(0,0)] D [169] [] [] [] [((0,0),(0,1))] [171,172,173,174] CONDITIONAL_S
Y_MEAS 172 [(0,1)] HALF_D_PLUS_2 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
IDLE 173 [(0,0)] HALF_D_PLUS_2 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
DISCARD 174 [(0,1)] 0 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
IDLE 175 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 176 [(1,0)] D [] [] [] [] [] [] none
MERGE 177 [(1,0),(0,0)] D [] [179,180,181,182] [] [] [((0,0),(1,0))] [] none
DISCARD 178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 179 [(1,0),(0,0)] D [177] [] [] [] [((0,0),(1,0))] [179,180,181,182] CONDITIONAL_S
Y_MEAS 180 [(1,0)] HALF_D_PLUS_2 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
IDLE 181 [(0,0)] HALF_D_PLUS_2 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
DISCARD 182 [(1,0)] 0 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
IDLE 183 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 184 [(0,1)] D [] [] [] [] [] [] none
MERGE 185 [(0,1),(0,0)] D [] [187,188,189,190] [] [] [((0,0),(0,1))] [] none
DISCARD 186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 187 [(0,1),(0,0)] D [185] [] [] [] [((0,0),(0,1))] [187,188,189,190] CONDITIONAL_S
Y_MEAS 188 [(0,1)] HALF_D_PLUS_2 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
IDLE 189 [(0,0)] HALF_D_PLUS_2 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
DISCARD 190 [(0,1)] 0 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
IDLE 191 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 192 [(1,0)] D [] [] [] [] [] [] none
MERGE 193 [(1,0),(0,0)] D [] [195,196,197,198] [] [] [((0,0),(1,0))] [] none
DISCARD 194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 195 [(1,0),(0,0)] D [193] [] [] [] [((0,0),(1,0))] [195,196,197,198] CONDITIONAL_S
Y_MEAS 196 [(1,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 197 [(0,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
DISCARD 198 [(1,0)] 0 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 199 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 200 [(0,1)] D [] [] [] [] [] [] none
MERGE 201 [(0,1),(0,0)] D [] [203,204,205,206] [] [] [((0,0),(0,1))] [] none
DISCARD 202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 203 [(0,1),(0,0)] D [201] [] [] [] [((0,0),(0,1))] [203,204,205,206] CONDITIONAL_S
Y_MEAS 204 [(0,1)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 205 [(0,0)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
DISCARD 206 [(0,1)] 0 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 207 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 208 [(1,0)] D [] [] [] [] [] [] none
MERGE 209 [(1,0),(0,0)] D [] [211,212,213,214] [] [] [((0,0),(1,0))] [] none
DISCARD 210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 211 [(1,0),(0,0)] D [209] [] [] [] [((0,0),(1,0))] [211,212,213,214] CONDITIONAL_S
Y_MEAS 212 [(1,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 213 [(0,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
DISCARD 214 [(1,0)] 0 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 215 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 216 [(0,1)] D [] [] [] [] [] [] none
MERGE 217 [(0,1),(0,0)] D [] [219,220,221,222] [] [] [((0,0),(0,1))] [] none
DISCARD 218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 219 [(0,1),(0,0)] D [217] [] [] [] [((0,0),(0,1))] [219,220,221,222] CONDITIONAL_S
Y_MEAS 220 [(0,1)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 221 [(0,0)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
DISCARD 222 [(0,1)] 0 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 223 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 224 [(1,0)] D [] [] [] [] [] [] none
MERGE 225 [(1,0),(0,0)] D [] [227,228,229,230] [] [] [((0,0),(1,0))] [] none
DISCARD 226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 227 [(1,0),(0,0)] D [225] [] [] [] [((0,0),(1,0))] [227,228,229,230] CONDITIONAL_S
Y_MEAS 228 [(1,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 229 [(0,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
DISCARD 230 [(1,0)] 0 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 231 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 232 [(0,1)] D [] [] [] [] [] [] none
MERGE 233 [(0,1),(0,0)] D [] [235,236,237,238] [] [] [((0,0),(0,1))] [] none
DISCARD 234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 235 [(0,1),(0,0)] D [233] [] [] [] [((0,0),(0,1))] [235,236,237,238] CONDITIONAL_S
Y_MEAS 236 [(0,1)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 237 [(0,0)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
DISCARD 238 [(0,1)] 0 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 239 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 240 [(1,0)] D [] [] [] [] [] [] none
MERGE 241 [(1,0),(0,0)] D [] [243,244,245,246] [] [] [((0,0),(1,0))] [] none
DISCARD 242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 243 [(1,0),(0,0)] D [241] [] [] [] [((0,0),(1,0))] [243,244,245,246] CONDITIONAL_S
Y_MEAS 244 [(1,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 245 [(0,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
DISCARD 246 [(1,0)] 0 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 247 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 248 [(0,1)] D [] [] [] [] [] [] none
MERGE 249 [(0,1),(0,0)] D [] [251,252,253,254] [] [] [((0,0),(0,1))] [] none
DISCARD 250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 251 [(0,1),(0,0)] D [249] [] [] [] [((0,0),(0,1))] [251,252,253,254] CONDITIONAL_S
Y_MEAS 252 [(0,1)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 253 [(0,0)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
DISCARD 254 [(0,1)] 0 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 255 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 256 [(1,0)] D [] [] [] [] [] [] none
MERGE 257 [(1,0),(0,0)] D [] [259,260,261,262] [] [] [((0,0),(1,0))] [] none
DISCARD 258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 259 [(1,0),(0,0)] D [257] [] [] [] [((0,0),(1,0))] [259,260,261,262] CONDITIONAL_S
Y_MEAS 260 [(1,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 261 [(0,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
DISCARD 262 [(1,0)] 0 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 263 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 264 [(0,1)] D [] [] [] [] [] [] none
MERGE 265 [(0,1),(0,0)] D [] [267,268,269,270] [] [] [((0,0),(0,1))] [] none
DISCARD 266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 267 [(0,1),(0,0)] D [265] [] [] [] [((0,0),(0,1))] [267,268,269,270] CONDITIONAL_S
Y_MEAS 268 [(0,1)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 269 [(0,0)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
DISCARD 270 [(0,1)] 0 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 271 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 272 [(1,0)] D [] [] [] [] [] [] none
MERGE 273 [(1,0),(0,0)] D [] [275,276,277,278] [] [] [((0,0),(1,0))] [] none
DISCARD 274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 275 [(1,0),(0,0)] D [273] [] [] [] [((0,0),(1,0))] [275,276,277,278] CONDITIONAL_S
Y_MEAS 276 [(1,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 277 [(0,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
DISCARD 278 [(1,0)] 0 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 279 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 280 [(0,1)] D [] [] [] [] [] [] none
MERGE 281 [(0,1),(0,0)] D [] [283,284,285,286] [] [] [((0,0),(0,1))] [] none
DISCARD 282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 283 [(0,1),(0,0)] D [281] [] [] [] [((0,0),(0,1))] [283,284,285,286] CONDITIONAL_S
Y_MEAS 284 [(0,1)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 285 [(0,0)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
DISCARD 286 [(0,1)] 0 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 287 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 288 [(1,0)] D [] [] [] [] [] [] none
MERGE 289 [(1,0),(0,0)] D [] [291,292,293,294] [] [] [((0,0),(1,0))] [] none
DISCARD 290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 291 [(1,0),(0,0)] D [289] [] [] [] [((0,0),(1,0))] [291,292,293,294] CONDITIONAL_S
Y_MEAS 292 [(1,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 293 [(0,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
DISCARD 294 [(1,0)] 0 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 295 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 296 [(0,1)] D [] [] [] [] [] [] none
MERGE 297 [(0,1),(0,0)] D [] [299,300,301,302] [] [] [((0,0),(0,1))] [] none
DISCARD 298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 299 [(0,1),(0,0)] D [297] [] [] [] [((0,0),(0,1))] [299,300,301,302] CONDITIONAL_S
Y_MEAS 300 [(0,1)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 301 [(0,0)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
DISCARD 302 [(0,1)] 0 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 303 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 304 [(1,0)] D [] [] [] [] [] [] none
MERGE 305 [(1,0),(0,0)] D [] [307,308,309,310] [] [] [((0,0),(1,0))] [] none
DISCARD 306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 307 [(1,0),(0,0)] D [305] [] [] [] [((0,0),(1,0))] [307,308,309,310] CONDITIONAL_S
Y_MEAS 308 [(1,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 309 [(0,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
DISCARD 310 [(1,0)] 0 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 311 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 312 [(0,1)] D [] [] [] [] [] [] none
MERGE 313 [(0,1),(0,0)] D [] [315,316,317,318] [] [] [((0,0),(0,1))] [] none
DISCARD 314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 315 [(0,1),(0,0)] D [313] [] [] [] [((0,0),(0,1))] [315,316,317,318] CONDITIONAL_S
Y_MEAS 316 [(0,1)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 317 [(0,0)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
DISCARD 318 [(0,1)] 0 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 319 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 320 [(1,0)] D [] [] [] [] [] [] none
MERGE 321 [(1,0),(0,0)] D [] [323,324,325,326] [] [] [((0,0),(1,0))] [] none
DISCARD 322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 323 [(1,0),(0,0)] D [321] [] [] [] [((0,0),(1,0))] [323,324,325,326] CONDITIONAL_S
Y_MEAS 324 [(1,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 325 [(0,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
DISCARD 326 [(1,0)] 0 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 327 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 328 [(0,1)] D [] [] [] [] [] [] none
MERGE 329 [(0,1),(0,0)] D [] [331,332,333,334] [] [] [((0,0),(0,1))] [] none
DISCARD 330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 331 [(0,1),(0,0)] D [329] [] [] [] [((0,0),(0,1))] [331,332,333,334] CONDITIONAL_S
Y_MEAS 332 [(0,1)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 333 [(0,0)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
DISCARD 334 [(0,1)] 0 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 335 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 336 [(1,0)] D [] [] [] [] [] [] none
MERGE 337 [(1,0),(0,0)] D [] [339,340,341,342] [] [] [((0,0),(1,0))] [] none
DISCARD 338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 339 [(1,0),(0,0)] D [337] [] [] [] [((0,0),(1,0))] [339,340,341,342] CONDITIONAL_S
Y_MEAS 340 [(1,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 341 [(0,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
DISCARD 342 [(1,0)] 0 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 343 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 344 [(0,1)] D [] [] [] [] [] [] none
MERGE 345 [(0,1),(0,0)] D [] [347,348,349,350] [] [] [((0,0),(0,1))] [] none
DISCARD 346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 347 [(0,1),(0,0)] D [345] [] [] [] [((0,0),(0,1))] [347,348,349,350] CONDITIONAL_S
Y_MEAS 348 [(0,1)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 349 [(0,0)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
DISCARD 350 [(0,1)] 0 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 351 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 352 [(1,0)] D [] [] [] [] [] [] none
MERGE 353 [(1,0),(0,0)] D [] [355,356,357,358] [] [] [((0,0),(1,0))] [] none
DISCARD 354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 355 [(1,0),(0,0)] D [353] [] [] [] [((0,0),(1,0))] [355,356,357,358] CONDITIONAL_S
Y_MEAS 356 [(1,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 357 [(0,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
DISCARD 358 [(1,0)] 0 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 359 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 360 [(0,1)] D [] [] [] [] [] [] none
MERGE 361 [(0,1),(0,0)] D [] [363,364,365,366] [] [] [((0,0),(0,1))] [] none
DISCARD 362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 363 [(0,1),(0,0)] D [361] [] [] [] [((0,0),(0,1))] [363,364,365,366] CONDITIONAL_S
Y_MEAS 364 [(0,1)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 365 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
DISCARD 366 [(0,1)] 0 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 367 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 368 [(1,0)] D [] [] [] [] [] [] none
MERGE 369 [(1,0),(0,0)] D [] [371,372,373,374] [] [] [((0,0),(1,0))] [] none
DISCARD 370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 371 [(1,0),(0,0)] D [369] [] [] [] [((0,0),(1,0))] [371,372,373,374] CONDITIONAL_S
Y_MEAS 372 [(1,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 373 [(0,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
DISCARD 374 [(1,0)] 0 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 375 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 376 [(0,1)] D [] [] [] [] [] [] none
MERGE 377 [(0,1),(0,0)] D [] [379,380,381,382] [] [] [((0,0),(0,1))] [] none
DISCARD 378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 379 [(0,1),(0,0)] D [377] [] [] [] [((0,0),(0,1))] [379,380,381,382] CONDITIONAL_S
Y_MEAS 380 [(0,1)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 381 [(0,0)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
DISCARD 382 [(0,1)] 0 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 383 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 384 [(1,0)] D [] [] [] [] [] [] none
MERGE 385 [(1,0),(0,0)] D [] [387,388,389,390] [] [] [((0,0),(1,0))] [] none
DISCARD 386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 387 [(1,0),(0,0)] D [385] [] [] [] [((0,0),(1,0))] [387,388,389,390] CONDITIONAL_S
Y_MEAS 388 [(1,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 389 [(0,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
DISCARD 390 [(1,0)] 0 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 391 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 392 [(0,1)] D [] [] [] [] [] [] none
MERGE 393 [(0,1),(0,0)] D [] [395,396,397,398] [] [] [((0,0),(0,1))] [] none
DISCARD 394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 395 [(0,1),(0,0)] D [393] [] [] [] [((0,0),(0,1))] [395,396,397,398] CONDITIONAL_S
Y_MEAS 396 [(0,1)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 397 [(0,0)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
DISCARD 398 [(0,1)] 0 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 399 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 400 [(1,0)] D [] [] [] [] [] [] none
MERGE 401 [(1,0),(0,0)] D [] [403,404,405,406] [] [] [((0,0),(1,0))] [] none
DISCARD 402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 403 [(1,0),(0,0)] D [401] [] [] [] [((0,0),(1,0))] [403,404,405,406] CONDITIONAL_S
Y_MEAS 404 [(1,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 405 [(0,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
DISCARD 406 [(1,0)] 0 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 407 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 408 [(0,1)] D [] [] [] [] [] [] none
MERGE 409 [(0,1),(0,0)] D [] [411,412,413,414] [] [] [((0,0),(0,1))] [] none
DISCARD 410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 411 [(0,1),(0,0)] D [409] [] [] [] [((0,0),(0,1))] [411,412,413,414] CONDITIONAL_S
Y_MEAS 412 [(0,1)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 413 [(0,0)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
DISCARD 414 [(0,1)] 0 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 415 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 416 [(1,0)] D [] [] [] [] [] [] none
MERGE 417 [(1,0),(0,0)] D [] [419,420,421,422] [] [] [((0,0),(1,0))] [] none
DISCARD 418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 419 [(1,0),(0,0)] D [417] [] [] [] [((0,0),(1,0))] [419,420,421,422] CONDITIONAL_S
Y_MEAS 420 [(1,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 421 [(0,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
DISCARD 422 [(1,0)] 0 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 423 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 424 [(0,1)] D [] [] [] [] [] [] none
MERGE 425 [(0,1),(0,0)] D [] [427,428,429,430] [] [] [((0,0),(0,1))] [] none
DISCARD 426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 427 [(0,1),(0,0)] D [425] [] [] [] [((0,0),(0,1))] [427,428,429,430] CONDITIONAL_S
Y_MEAS 428 [(0,1)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 429 [(0,0)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
DISCARD 430 [(0,1)] 0 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 431 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 432 [(1,0)] D [] [] [] [] [] [] none
MERGE 433 [(1,0),(0,0)] D [] [435,436,437,438] [] [] [((0,0),(1,0))] [] none
DISCARD 434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 435 [(1,0),(0,0)] D [433] [] [] [] [((0,0),(1,0))] [435,436,437,438] CONDITIONAL_S
Y_MEAS 436 [(1,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 437 [(0,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
DISCARD 438 [(1,0)] 0 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 439 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 440 [(0,1)] D [] [] [] [] [] [] none
MERGE 441 [(0,1),(0,0)] D [] [443,444,445,446] [] [] [((0,0),(0,1))] [] none
DISCARD 442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 443 [(0,1),(0,0)] D [441] [] [] [] [((0,0),(0,1))] [443,444,445,446] CONDITIONAL_S
Y_MEAS 444 [(0,1)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 445 [(0,0)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
DISCARD 446 [(0,1)] 0 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 447 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 448 [(1,0)] D [] [] [] [] [] [] none
MERGE 449 [(1,0),(0,0)] D [] [451,452,453,454] [] [] [((0,0),(1,0))] [] none
DISCARD 450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 451 [(1,0),(0,0)] D [449] [] [] [] [((0,0),(1,0))] [451,452,453,454] CONDITIONAL_S
Y_MEAS 452 [(1,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 453 [(0,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
DISCARD 454 [(1,0)] 0 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 455 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 456 [(0,1)] D [] [] [] [] [] [] none
MERGE 457 [(0,1),(0,0)] D [] [459,460,461,462] [] [] [((0,0),(0,1))] [] none
DISCARD 458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 459 [(0,1),(0,0)] D [457] [] [] [] [((0,0),(0,1))] [459,460,461,462] CONDITIONAL_S
Y_MEAS 460 [(0,1)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 461 [(0,0)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
DISCARD 462 [(0,1)] 0 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 463 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 464 [(1,0)] D [] [] [] [] [] [] none
MERGE 465 [(1,0),(0,0)] D [] [467,468,469,470] [] [] [((0,0),(1,0))] [] none
DISCARD 466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 467 [(1,0),(0,0)] D [465] [] [] [] [((0,0),(1,0))] [467,468,469,470] CONDITIONAL_S
Y_MEAS 468 [(1,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 469 [(0,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
DISCARD 470 [(1,0)] 0 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 471 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 472 [(0,1)] D [] [] [] [] [] [] none
MERGE 473 [(0,1),(0,0)] D [] [475,476,477,478] [] [] [((0,0),(0,1))] [] none
DISCARD 474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 475 [(0,1),(0,0)] D [473] [] [] [] [((0,0),(0,1))] [475,476,477,478] CONDITIONAL_S
Y_MEAS 476 [(0,1)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 477 [(0,0)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
DISCARD 478 [(0,1)] 0 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 479 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 480 [(1,0)] D [] [] [] [] [] [] none
MERGE 481 [(1,0),(0,0)] D [] [483,484,485,486] [] [] [((0,0),(1,0))] [] none
DISCARD 482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 483 [(1,0),(0,0)] D [481] [] [] [] [((0,0),(1,0))] [483,484,485,486] CONDITIONAL_S
Y_MEAS 484 [(1,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 485 [(0,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
DISCARD 486 [(1,0)] 0 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 487 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 488 [(0,1)] D [] [] [] [] [] [] none
MERGE 489 [(0,1),(0,0)] D [] [491,492,493,494] [] [] [((0,0),(0,1))] [] none
DISCARD 490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 491 [(0,1),(0,0)] D [489] [] [] [] [((0,0),(0,1))] [491,492,493,494] CONDITIONAL_S
Y_MEAS 492 [(0,1)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 493 [(0,0)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
DISCARD 494 [(0,1)] 0 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 495 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 496 [(1,0)] D [] [] [] [] [] [] none
MERGE 497 [(1,0),(0,0)] D [] [499,500,501,502] [] [] [((0,0),(1,0))] [] none
DISCARD 498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 499 [(1,0),(0,0)] D [497] [] [] [] [((0,0),(1,0))] [499,500,501,502] CONDITIONAL_S
Y_MEAS 500 [(1,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 501 [(0,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
DISCARD 502 [(1,0)] 0 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 503 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 504 [(0,1)] D [] [] [] [] [] [] none
MERGE 505 [(0,1),(0,0)] D [] [507,508,509,510] [] [] [((0,0),(0,1))] [] none
DISCARD 506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 507 [(0,1),(0,0)] D [505] [] [] [] [((0,0),(0,1))] [507,508,509,510] CONDITIONAL_S
Y_MEAS 508 [(0,1)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 509 [(0,0)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
DISCARD 510 [(0,1)] 0 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 511 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 512 [(1,0)] D [] [] [] [] [] [] none
MERGE 513 [(1,0),(0,0)] D [] [515,516,517,518] [] [] [((0,0),(1,0))] [] none
DISCARD 514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 515 [(1,0),(0,0)] D [513] [] [] [] [((0,0),(1,0))] [515,516,517,518] CONDITIONAL_S
Y_MEAS 516 [(1,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 517 [(0,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
DISCARD 518 [(1,0)] 0 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 519 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 520 [(0,1)] D [] [] [] [] [] [] none
MERGE 521 [(0,1),(0,0)] D [] [523,524,525,526] [] [] [((0,0),(0,1))] [] none
DISCARD 522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 523 [(0,1),(0,0)] D [521] [] [] [] [((0,0),(0,1))] [523,524,525,526] CONDITIONAL_S
Y_MEAS 524 [(0,1)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 525 [(0,0)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
DISCARD 526 [(0,1)] 0 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 527 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 528 [(1,0)] D [] [] [] [] [] [] none
MERGE 529 [(1,0),(0,0)] D [] [531,532,533,534] [] [] [((0,0),(1,0))] [] none
DISCARD 530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 531 [(1,0),(0,0)] D [529] [] [] [] [((0,0),(1,0))] [531,532,533,534] CONDITIONAL_S
Y_MEAS 532 [(1,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 533 [(0,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
DISCARD 534 [(1,0)] 0 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 535 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 536 [(0,1)] D [] [] [] [] [] [] none
MERGE 537 [(0,1),(0,0)] D [] [539,540,541,542] [] [] [((0,0),(0,1))] [] none
DISCARD 538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 539 [(0,1),(0,0)] D [537] [] [] [] [((0,0),(0,1))] [539,540,541,542] CONDITIONAL_S
Y_MEAS 540 [(0,1)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 541 [(0,0)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
DISCARD 542 [(0,1)] 0 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 543 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 544 [(1,0)] D [] [] [] [] [] [] none
MERGE 545 [(1,0),(0,0)] D [] [547,548,549,550] [] [] [((0,0),(1,0))] [] none
DISCARD 546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 547 [(1,0),(0,0)] D [545] [] [] [] [((0,0),(1,0))] [547,548,549,550] CONDITIONAL_S
Y_MEAS 548 [(1,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 549 [(0,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
DISCARD 550 [(1,0)] 0 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 551 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 552 [(0,1)] D [] [] [] [] [] [] none
MERGE 553 [(0,1),(0,0)] D [] [555,556,557,558] [] [] [((0,0),(0,1))] [] none
DISCARD 554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 555 [(0,1),(0,0)] D [553] [] [] [] [((0,0),(0,1))] [555,556,557,558] CONDITIONAL_S
Y_MEAS 556 [(0,1)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 557 [(0,0)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
DISCARD 558 [(0,1)] 0 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 559 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 560 [(1,0)] D [] [] [] [] [] [] none
MERGE 561 [(1,0),(0,0)] D [] [563,564,565,566] [] [] [((0,0),(1,0))] [] none
DISCARD 562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 563 [(1,0),(0,0)] D [561] [] [] [] [((0,0),(1,0))] [563,564,565,566] CONDITIONAL_S
Y_MEAS 564 [(1,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 565 [(0,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
DISCARD 566 [(1,0)] 0 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 567 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 568 [(0,1)] D [] [] [] [] [] [] none
MERGE 569 [(0,1),(0,0)] D [] [571,572,573,574] [] [] [((0,0),(0,1))] [] none
DISCARD 570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 571 [(0,1),(0,0)] D [569] [] [] [] [((0,0),(0,1))] [571,572,573,574] CONDITIONAL_S
Y_MEAS 572 [(0,1)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 573 [(0,0)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
DISCARD 574 [(0,1)] 0 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 575 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 576 [(1,0)] D [] [] [] [] [] [] none
MERGE 577 [(1,0),(0,0)] D [] [579,580,581,582] [] [] [((0,0),(1,0))] [] none
DISCARD 578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 579 [(1,0),(0,0)] D [577] [] [] [] [((0,0),(1,0))] [579,580,581,582] CONDITIONAL_S
Y_MEAS 580 [(1,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 581 [(0,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
DISCARD 582 [(1,0)] 0 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 583 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 584 [(0,1)] D [] [] [] [] [] [] none
MERGE 585 [(0,1),(0,0)] D [] [587,588,589,590] [] [] [((0,0),(0,1))] [] none
DISCARD 586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 587 [(0,1),(0,0)] D [585] [] [] [] [((0,0),(0,1))] [587,588,589,590] CONDITIONAL_S
Y_MEAS 588 [(0,1)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 589 [(0,0)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
DISCARD 590 [(0,1)] 0 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 591 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 592 [(1,0)] D [] [] [] [] [] [] none
MERGE 593 [(1,0),(0,0)] D [] [595,596,597,598] [] [] [((0,0),(1,0))] [] none
DISCARD 594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 595 [(1,0),(0,0)] D [593] [] [] [] [((0,0),(1,0))] [595,596,597,598] CONDITIONAL_S
Y_MEAS 596 [(1,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 597 [(0,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
DISCARD 598 [(1,0)] 0 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 599 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 600 [(0,1)] D [] [] [] [] [] [] none
MERGE 601 [(0,1),(0,0)] D [] [603,604,605,606] [] [] [((0,0),(0,1))] [] none
DISCARD 602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 603 [(0,1),(0,0)] D [601] [] [] [] [((0,0),(0,1))] [603,604,605,606] CONDITIONAL_S
Y_MEAS 604 [(0,1)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 605 [(0,0)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
DISCARD 606 [(0,1)] 0 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 607 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 608 [(1,0)] D [] [] [] [] [] [] none
MERGE 609 [(1,0),(0,0)] D [] [611,612,613,614] [] [] [((0,0),(1,0))] [] none
DISCARD 610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 611 [(1,0),(0,0)] D [609] [] [] [] [((0,0),(1,0))] [611,612,613,614] CONDITIONAL_S
Y_MEAS 612 [(1,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 613 [(0,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
DISCARD 614 [(1,0)] 0 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 615 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 616 [(0,1)] D [] [] [] [] [] [] none
MERGE 617 [(0,1),(0,0)] D [] [619,620,621,622] [] [] [((0,0),(0,1))] [] none
DISCARD 618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 619 [(0,1),(0,0)] D [617] [] [] [] [((0,0),(0,1))] [619,620,621,622] CONDITIONAL_S
Y_MEAS 620 [(0,1)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 621 [(0,0)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
DISCARD 622 [(0,1)] 0 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 623 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 624 [(1,0)] D [] [] [] [] [] [] none
MERGE 625 [(1,0),(0,0)] D [] [627,628,629,630] [] [] [((0,0),(1,0))] [] none
DISCARD 626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 627 [(1,0),(0,0)] D [625] [] [] [] [((0,0),(1,0))] [627,628,629,630] CONDITIONAL_S
Y_MEAS 628 [(1,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 629 [(0,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
DISCARD 630 [(1,0)] 0 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 631 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 632 [(0,1)] D [] [] [] [] [] [] none
MERGE 633 [(0,1),(0,0)] D [] [635,636,637,638] [] [] [((0,0),(0,1))] [] none
DISCARD 634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 635 [(0,1),(0,0)] D [633] [] [] [] [((0,0),(0,1))] [635,636,637,638] CONDITIONAL_S
Y_MEAS 636 [(0,1)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 637 [(0,0)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
DISCARD 638 [(0,1)] 0 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 639 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 640 [(1,0)] D [] [] [] [] [] [] none
MERGE 641 [(1,0),(0,0)] D [] [643,644,645,646] [] [] [((0,0),(1,0))] [] none
DISCARD 642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 643 [(1,0),(0,0)] D [641] [] [] [] [((0,0),(1,0))] [643,644,645,646] CONDITIONAL_S
Y_MEAS 644 [(1,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 645 [(0,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
DISCARD 646 [(1,0)] 0 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 647 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 648 [(0,1)] D [] [] [] [] [] [] none
MERGE 649 [(0,1),(0,0)] D [] [651,652,653,654] [] [] [((0,0),(0,1))] [] none
DISCARD 650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 651 [(0,1),(0,0)] D [649] [] [] [] [((0,0),(0,1))] [651,652,653,654] CONDITIONAL_S
Y_MEAS 652 [(0,1)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 653 [(0,0)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
DISCARD 654 [(0,1)] 0 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 655 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 656 [(1,0)] D [] [] [] [] [] [] none
MERGE 657 [(1,0),(0,0)] D [] [659,660,661,662] [] [] [((0,0),(1,0))] [] none
DISCARD 658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 659 [(1,0),(0,0)] D [657] [] [] [] [((0,0),(1,0))] [659,660,661,662] CONDITIONAL_S
Y_MEAS 660 [(1,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 661 [(0,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
DISCARD 662 [(1,0)] 0 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 663 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 664 [(0,1)] D [] [] [] [] [] [] none
MERGE 665 [(0,1),(0,0)] D [] [667,668,669,670] [] [] [((0,0),(0,1))] [] none
DISCARD 666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 667 [(0,1),(0,0)] D [665] [] [] [] [((0,0),(0,1))] [667,668,669,670] CONDITIONAL_S
Y_MEAS 668 [(0,1)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
IDLE 669 [(0,0)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
DISCARD 670 [(0,1)] 0 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
IDLE 671 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 672 [(1,0)] D [] [] [] [] [] [] none
MERGE 673 [(1,0),(0,0)] D [] [675,676,677,678] [] [] [((0,0),(1,0))] [] none
DISCARD 674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 675 [(1,0),(0,0)] D [673] [] [] [] [((0,0),(1,0))] [675,676,677,678] CONDITIONAL_S
Y_MEAS 676 [(1,0)] HALF_D_PLUS_2 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
IDLE 677 [(0,0)] HALF_D_PLUS_2 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
DISCARD 678 [(1,0)] 0 [673] [] [] [] [] [675,676,677,678] CONDITIONAL_S
IDLE 679 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 680 [(0,1)] D [] [] [] [] [] [] none
MERGE 681 [(0,1),(0,0)] D [] [683,684,685,686] [] [] [((0,0),(0,1))] [] none
DISCARD 682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 683 [(0,1),(0,0)] D [681] [] [] [] [((0,0),(0,1))] [683,684,685,686] CONDITIONAL_S
Y_MEAS 684 [(0,1)] HALF_D_PLUS_2 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
IDLE 685 [(0,0)] HALF_D_PLUS_2 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
DISCARD 686 [(0,1)] 0 [681] [] [] [] [] [683,684,685,686] CONDITIONAL_S
IDLE 687 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 688 [(1,0)] D [] [] [] [] [] [] none
MERGE 689 [(1,0),(0,0)] D [] [691,692,693,694] [] [] [((0,0),(1,0))] [] none
DISCARD 690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 691 [(1,0),(0,0)] D [689] [] [] [] [((0,0),(1,0))] [691,692,693,694] CONDITIONAL_S
Y_MEAS 692 [(1,0)] HALF_D_PLUS_2 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
IDLE 693 [(0,0)] HALF_D_PLUS_2 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
DISCARD 694 [(1,0)] 0 [689] [] [] [] [] [691,692,693,694] CONDITIONAL_S
IDLE 695 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 696 [(0,1)] D [] [] [] [] [] [] none
MERGE 697 [(0,1),(0,0)] D [] [699,700,701,702] [] [] [((0,0),(0,1))] [] none
DISCARD 698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 699 [(0,1),(0,0)] D [697] [] [] [] [((0,0),(0,1))] [699,700,701,702] CONDITIONAL_S
Y_MEAS 700 [(0,1)] HALF_D_PLUS_2 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
IDLE 701 [(0,0)] HALF_D_PLUS_2 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
DISCARD 702 [(0,1)] 0 [697] [] [] [] [] [699,700,701,702] CONDITIONAL_S
IDLE 703 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 704 [(1,0)] D [] [] [] [] [] [] none
MERGE 705 [(1,0),(0,0)] D [] [707,708,709,710] [] [] [((0,0),(1,0))] [] none
DISCARD 706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 707 [(1,0),(0,0)] D [705] [] [] [] [((0,0),(1,0))] [707,708,709,710] CONDITIONAL_S
Y_MEAS 708 [(1,0)] HALF_D_PLUS_2 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
IDLE 709 [(0,0)] HALF_D_PLUS_2 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
DISCARD 710 [(1,0)] 0 [705] [] [] [] [] [707,708,709,710] CONDITIONAL_S
IDLE 711 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 712 [(0,1)] D [] [] [] [] [] [] none
MERGE 713 [(0,1),(0,0)] D [] [715,716,717,718] [] [] [((0,0),(0,1))] [] none
DISCARD 714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 715 [(0,1),(0,0)] D [713] [] [] [] [((0,0),(0,1))] [715,716,717,718] CONDITIONAL_S
Y_MEAS 716 [(0,1)] HALF_D_PLUS_2 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
IDLE 717 [(0,0)] HALF_D_PLUS_2 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
DISCARD 718 [(0,1)] 0 [713] [] [] [] [] [715,716,717,718] CONDITIONAL_S
IDLE 719 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 720 [(1,0)] D [] [] [] [] [] [] none
MERGE 721 [(1,0),(0,0)] D [] [723,724,725,726] [] [] [((0,0),(1,0))] [] none
DISCARD 722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 723 [(1,0),(0,0)] D [721] [] [] [] [((0,0),(1,0))] [723,724,725,726] CONDITIONAL_S
Y_MEAS 724 [(1,0)] HALF_D_PLUS_2 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
IDLE 725 [(0,0)] HALF_D_PLUS_2 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
DISCARD 726 [(1,0)] 0 [721] [] [] [] [] [723,724,725,726] CONDITIONAL_S
IDLE 727 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 728 [(0,1)] D [] [] [] [] [] [] none
MERGE 729 [(0,1),(0,0)] D [] [731,732,733,734] [] [] [((0,0),(0,1))] [] none
DISCARD 730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 731 [(0,1),(0,0)] D [729] [] [] [] [((0,0),(0,1))] [731,732,733,734] CONDITIONAL_S
Y_MEAS 732 [(0,1)] HALF_D_PLUS_2 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
IDLE 733 [(0,0)] HALF_D_PLUS_2 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
DISCARD 734 [(0,1)] 0 [729] [] [] [] [] [731,732,733,734] CONDITIONAL_S
IDLE 735 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 736 [(1,0)] D [] [] [] [] [] [] none
MERGE 737 [(1,0),(0,0)] D [] [739,740,741,742] [] [] [((0,0),(1,0))] [] none
DISCARD 738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 739 [(1,0),(0,0)] D [737] [] [] [] [((0,0),(1,0))] [739,740,741,742] CONDITIONAL_S
Y_MEAS 740 [(1,0)] HALF_D_PLUS_2 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
IDLE 741 [(0,0)] HALF_D_PLUS_2 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
DISCARD 742 [(1,0)] 0 [737] [] [] [] [] [739,740,741,742] CONDITIONAL_S
IDLE 743 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 744 [(0,1)] D [] [] [] [] [] [] none
MERGE 745 [(0,1),(0,0)] D [] [747,748,749,750] [] [] [((0,0),(0,1))] [] none
DISCARD 746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 747 [(0,1),(0,0)] D [745] [] [] [] [((0,0),(0,1))] [747,748,749,750] CONDITIONAL_S
Y_MEAS 748 [(0,1)] HALF_D_PLUS_2 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
IDLE 749 [(0,0)] HALF_D_PLUS_2 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
DISCARD 750 [(0,1)] 0 [745] [] [] [] [] [747,748,749,750] CONDITIONAL_S
IDLE 751 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 752 [(1,0)] D [] [] [] [] [] [] none
MERGE 753 [(1,0),(0,0)] D [] [755,756,757,758] [] [] [((0,0),(1,0))] [] none
DISCARD 754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 755 [(1,0),(0,0)] D [753] [] [] [] [((0,0),(1,0))] [755,756,757,758] CONDITIONAL_S
Y_MEAS 756 [(1,0)] HALF_D_PLUS_2 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
IDLE 757 [(0,0)] HALF_D_PLUS_2 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
DISCARD 758 [(1,0)] 0 [753] [] [] [] [] [755,756,757,758] CONDITIONAL_S
IDLE 759 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 760 [(0,1)] D [] [] [] [] [] [] none
MERGE 761 [(0,1),(0,0)] D [] [763,764,765,766] [] [] [((0,0),(0,1))] [] none
DISCARD 762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 763 [(0,1),(0,0)] D [761] [] [] [] [((0,0),(0,1))] [763,764,765,766] CONDITIONAL_S
Y_MEAS 764 [(0,1)] HALF_D_PLUS_2 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
IDLE 765 [(0,0)] HALF_D_PLUS_2 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
DISCARD 766 [(0,1)] 0 [761] [] [] [] [] [763,764,765,766] CONDITIONAL_S
IDLE 767 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 768 [(1,0)] D [] [] [] [] [] [] none
MERGE 769 [(1,0),(0,0)] D [] [771,772,773,774] [] [] [((0,0),(1,0))] [] none
DISCARD 770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 771 [(1,0),(0,0)] D [769] [] [] [] [((0,0),(1,0))] [771,772,773,774] CONDITIONAL_S
Y_MEAS 772 [(1,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 773 [(0,0)] HALF_D_PLUS_2 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
DISCARD 774 [(1,0)] 0 [769] [] [] [] [] [771,772,773,774] CONDITIONAL_S
IDLE 775 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 776 [(0,1)] D [] [] [] [] [] [] none
MERGE 777 [(0,1),(0,0)] D [] [779,780,781,782] [] [] [((0,0),(0,1))] [] none
DISCARD 778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 779 [(0,1),(0,0)] D [777] [] [] [] [((0,0),(0,1))] [779,780,781,782] CONDITIONAL_S
Y_MEAS 780 [(0,1)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 781 [(0,0)] HALF_D_PLUS_2 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
DISCARD 782 [(0,1)] 0 [777] [] [] [] [] [779,780,781,782] CONDITIONAL_S
IDLE 783 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 784 [(1,0)] D [] [] [] [] [] [] none
MERGE 785 [(1,0),(0,0)] D [] [787,788,789,790] [] [] [((0,0),(1,0))] [] none
DISCARD 786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 787 [(1,0),(0,0)] D [785] [] [] [] [((0,0),(1,0))] [787,788,789,790] CONDITIONAL_S
Y_MEAS 788 [(1,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 789 [(0,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
DISCARD 790 [(1,0)] 0 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 791 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 792 [(0,1)] D [] [] [] [] [] [] none
MERGE 793 [(0,1),(0,0)] D [] [795,796,797,798] [] [] [((0,0),(0,1))] [] none
DISCARD 794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 795 [(0,1),(0,0)] D [793] [] [] [] [((0,0),(0,1))] [795,796,797,798] CONDITIONAL_S
Y_MEAS 796 [(0,1)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 797 [(0,0)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
DISCARD 798 [(0,1)] 0 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 799 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 800 [(1,0)] D [] [] [] [] [] [] none
MERGE 801 [(1,0),(0,0)] D [] [803,804,805,806] [] [] [((0,0),(1,0))] [] none
DISCARD 802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 803 [(1,0),(0,0)] D [801] [] [] [] [((0,0),(1,0))] [803,804,805,806] CONDITIONAL_S
Y_MEAS 804 [(1,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 805 [(0,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
DISCARD 806 [(1,0)] 0 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 807 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 808 [(0,1)] D [] [] [] [] [] [] none
MERGE 809 [(0,1),(0,0)] D [] [811,812,813,814] [] [] [((0,0),(0,1))] [] none
DISCARD 810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 811 [(0,1),(0,0)] D [809] [] [] [] [((0,0),(0,1))] [811,812,813,814] CONDITIONAL_S
Y_MEAS 812 [(0,1)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 813 [(0,0)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
DISCARD 814 [(0,1)] 0 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 815 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 816 [(1,0)] D [] [] [] [] [] [] none
MERGE 817 [(1,0),(0,0)] D [] [819,820,821,822] [] [] [((0,0),(1,0))] [] none
DISCARD 818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 819 [(1,0),(0,0)] D [817] [] [] [] [((0,0),(1,0))] [819,820,821,822] CONDITIONAL_S
Y_MEAS 820 [(1,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 821 [(0,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
DISCARD 822 [(1,0)] 0 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 823 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 824 [(0,1)] D [] [] [] [] [] [] none
MERGE 825 [(0,1),(0,0)] D [] [827,828,829,830] [] [] [((0,0),(0,1))] [] none
DISCARD 826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 827 [(0,1),(0,0)] D [825] [] [] [] [((0,0),(0,1))] [827,828,829,830] CONDITIONAL_S
Y_MEAS 828 [(0,1)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 829 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
DISCARD 830 [(0,1)] 0 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 831 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 832 [(1,0)] D [] [] [] [] [] [] none
MERGE 833 [(1,0),(0,0)] D [] [835,836,837,838] [] [] [((0,0),(1,0))] [] none
DISCARD 834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 835 [(1,0),(0,0)] D [833] [] [] [] [((0,0),(1,0))] [835,836,837,838] CONDITIONAL_S
Y_MEAS 836 [(1,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 837 [(0,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
DISCARD 838 [(1,0)] 0 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 839 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 840 [(0,1)] D [] [] [] [] [] [] none
MERGE 841 [(0,1),(0,0)] D [] [843,844,845,846] [] [] [((0,0),(0,1))] [] none
DISCARD 842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 843 [(0,1),(0,0)] D [841] [] [] [] [((0,0),(0,1))] [843,844,845,846] CONDITIONAL_S
Y_MEAS 844 [(0,1)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 845 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
DISCARD 846 [(0,1)] 0 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 847 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
INJECT_T 951 [(0,1)] D [] [] [] [] [] [] none
MERGE 952 [(0,1),(0,0)] D [] [954,955,956,957] [] [] [((0,0),(0,1))] [] none
DISCARD 953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [952] [] [] [] [((0,0),(0,1))] [954,955,956,957] CONDITIONAL_S
Y_MEAS 955 [(0,1)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 956 [(0,0)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
DISCARD 957 [(0,1)] 0 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 958 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 959 [(1,0)] D [] [] [] [] [] [] none
MERGE 960 [(1,0),(0,0)] D [] [962,963,964,965] [] [] [((0,0),(1,0))] [] none
DISCARD 961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [960] [] [] [] [((0,0),(1,0))] [962,963,964,965] CONDITIONAL_S
Y_MEAS 963 [(1,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 964 [(0,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
DISCARD 965 [(1,0)] 0 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 966 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 967 [(0,1)] D [] [] [] [] [] [] none
MERGE 968 [(0,1),(0,0)] D [] [970,971,972,973] [] [] [((0,0),(0,1))] [] none
DISCARD 969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [968] [] [] [] [((0,0),(0,1))] [970,971,972,973] CONDITIONAL_S
Y_MEAS 971 [(0,1)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 972 [(0,0)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
DISCARD 973 [(0,1)] 0 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 974 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 975 [(1,0)] D [] [] [] [] [] [] none
MERGE 976 [(1,0),(0,0)] D [] [978,979,980,981] [] [] [((0,0),(1,0))] [] none
DISCARD 977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [976] [] [] [] [((0,0),(1,0))] [978,979,980,981] CONDITIONAL_S
Y_MEAS 979 [(1,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 980 [(0,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
DISCARD 981 [(1,0)] 0 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 982 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 983 [(0,1)] D [] [] [] [] [] [] none
MERGE 984 [(0,1),(0,0)] D [] [986,987,988,989] [] [] [((0,0),(0,1))] [] none
DISCARD 985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [984] [] [] [] [((0,0),(0,1))] [986,987,988,989] CONDITIONAL_S
Y_MEAS 987 [(0,1)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 988 [(0,0)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
DISCARD 989 [(0,1)] 0 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 990 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 991 [(1,0)] D [] [] [] [] [] [] none
MERGE 992 [(1,0),(0,0)] D [] [994,995,996,997] [] [] [((0,0),(1,0))] [] none
DISCARD 993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [992] [] [] [] [((0,0),(1,0))] [994,995,996,997] CONDITIONAL_S
Y_MEAS 995 [(1,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 996 [(0,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
DISCARD 997 [(1,0)] 0 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 998 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 999 [(0,1)] D [] [] [] [] [] [] none
MERGE 1000 [(0,1),(0,0)] D [] [1002,1003,1004,1005] [] [] [((0,0),(0,1))] [] none
DISCARD 1001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [1000] [] [] [] [((0,0),(0,1))] [1002,1003,1004,1005] CONDITIONAL_S
Y_MEAS 1003 [(0,1)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1004 [(0,0)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
DISCARD 1005 [(0,1)] 0 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1006 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1007 [(1,0)] D [] [] [] [] [] [] none
MERGE 1008 [(1,0),(0,0)] D [] [1010,1011,1012,1013] [] [] [((0,0),(1,0))] [] none
DISCARD 1009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [1008] [] [] [] [((0,0),(1,0))] [1010,1011,1012,1013] CONDITIONAL_S
Y_MEAS 1011 [(1,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1012 [(0,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
DISCARD 1013 [(1,0)] 0 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1014 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1015 [(0,1)] D [] [] [] [] [] [] none
MERGE 1016 [(0,1),(0,0)] D [] [1018,1019,1020,1021] [] [] [((0,0),(0,1))] [] none
DISCARD 1017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [1016] [] [] [] [((0,0),(0,1))] [1018,1019,1020,1021] CONDITIONAL_S
Y_MEAS 1019 [(0,1)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1020 [(0,0)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
DISCARD 1021 [(0,1)] 0 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1022 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1023 [(1,0)] D [] [] [] [] [] [] none
MERGE 1024 [(1,0),(0,0)] D [] [1026,1027,1028,1029] [] [] [((0,0),(1,0))] [] none
DISCARD 1025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [1024] [] [] [] [((0,0),(1,0))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(1,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(0,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(1,0)] 0 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1030 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1031 [(0,1)] D [] [] [] [] [] [] none
MERGE 1032 [(0,1),(0,0)] D [] [1034,1035,1036,1037] [] [] [((0,0),(0,1))] [] none
DISCARD 1033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [1032] [] [] [] [((0,0),(0,1))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(0,1)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(0,0)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(0,1)] 0 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1038 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 1039 [(1,0)] D [] [] [] [] [] [] none
MERGE 1040 [(1,0),(0,0)] D [] [1042,1043,1044,1045] [] [] [((0,0),(1,0))] [] none
DISCARD 1041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [1040] [] [] [] [((0,0),(1,0))] [1042,1043,1044,1045] CONDITIONAL_S
Y_MEAS 1043 [(1,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1044 [(0,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
DISCARD 1045 [(1,0)] 0 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1046 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 1047 [(0,1)] D [] [] [] [] [] [] none
MERGE 1048 [(0,1),(0,0)] D [] [1050,1051,1052,1053] [] [] [((0,0),(0,1))] [] none
DISCARD 1049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [1048] [] [] [] [((0,0),(0,1))] [1050,1051,1052,1053] CONDITIONAL_S
Y_MEAS 1051 [(0,1)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1052 [(0,0)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
DISCARD 1053 [(0,1)] 0 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1054 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1055 [(1,0)] D [] [] [] [] [] [] none
MERGE 1056 [(1,0),(0,0)] D [] [1058,1059,1060,1061] [] [] [((0,0),(1,0))] [] none
DISCARD 1057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [1056] [] [] [] [((0,0),(1,0))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(1,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(0,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(1,0)] 0 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1062 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1063 [(0,1)] D [] [] [] [] [] [] none
MERGE 1064 [(0,1),(0,0)] D [] [1066,1067,1068,1069] [] [] [((0,0),(0,1))] [] none
DISCARD 1065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [1064] [] [] [] [((0,0),(0,1))] [1066,1067,1068,1069] CONDITIONAL_S
Y_MEAS 1067 [(0,1)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1068 [(0,0)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
DISCARD 1069 [(0,1)] 0 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1070 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1071 [(1,0)] D [] [] [] [] [] [] none
MERGE 1072 [(1,0),(0,0)] D [] [1074,1075,1076,1077] [] [] [((0,0),(1,0))] [] none
DISCARD 1073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [1072] [] [] [] [((0,0),(1,0))] [1074,1075,1076,1077] CONDITIONAL_S
Y_MEAS 1075 [(1,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1076 [(0,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
DISCARD 1077 [(1,0)] 0 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1078 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1079 [(0,1)] D [] [] [] [] [] [] none
MERGE 1080 [(0,1),(0,0)] D [] [1082,1083,1084,1085] [] [] [((0,0),(0,1))] [] none
DISCARD 1081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [1080] [] [] [] [((0,0),(0,1))] [1082,1083,1084,1085] CONDITIONAL_S
Y_MEAS 1083 [(0,1)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1084 [(0,0)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
DISCARD 1085 [(0,1)] 0 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1086 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1087 [(1,0)] D [] [] [] [] [] [] none
MERGE 1088 [(1,0),(0,0)] D [] [1090,1091,1092,1093] [] [] [((0,0),(1,0))] [] none
DISCARD 1089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [1088] [] [] [] [((0,0),(1,0))] [1090,1091,1092,1093] CONDITIONAL_S
Y_MEAS 1091 [(1,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1092 [(0,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
DISCARD 1093 [(1,0)] 0 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1094 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1095 [(0,1)] D [] [] [] [] [] [] none
MERGE 1096 [(0,1),(0,0)] D [] [1098,1099,1100,1101] [] [] [((0,0),(0,1))] [] none
DISCARD 1097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [1096] [] [] [] [((0,0),(0,1))] [1098,1099,1100,1101] CONDITIONAL_S
Y_MEAS 1099 [(0,1)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1100 [(0,0)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
DISCARD 1101 [(0,1)] 0 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1102 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1103 [(1,0)] D [] [] [] [] [] [] none
MERGE 1104 [(1,0),(0,0)] D [] [1106,1107,1108,1109] [] [] [((0,0),(1,0))] [] none
DISCARD 1105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [1104] [] [] [] [((0,0),(1,0))] [1106,1107,1108,1109] CONDITIONAL_S
Y_MEAS 1107 [(1,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1108 [(0,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
DISCARD 1109 [(1,0)] 0 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1110 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1111 [(0,1)] D [] [] [] [] [] [] none
MERGE 1112 [(0,1),(0,0)] D [] [1114,1115,1116,1117] [] [] [((0,0),(0,1))] [] none
DISCARD 1113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [1112] [] [] [] [((0,0),(0,1))] [1114,1115,1116,1117] CONDITIONAL_S
Y_MEAS 1115 [(0,1)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1116 [(0,0)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
DISCARD 1117 [(0,1)] 0 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1118 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1119 [(1,0)] D [] [] [] [] [] [] none
MERGE 1120 [(1,0),(0,0)] D [] [1122,1123,1124,1125] [] [] [((0,0),(1,0))] [] none
DISCARD 1121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [1120] [] [] [] [((0,0),(1,0))] [1122,1123,1124,1125] CONDITIONAL_S
Y_MEAS 1123 [(1,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1124 [(0,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
DISCARD 1125 [(1,0)] 0 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1126 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1127 [(0,1)] D [] [] [] [] [] [] none
MERGE 1128 [(0,1),(0,0)] D [] [1130,1131,1132,1133] [] [] [((0,0),(0,1))] [] none
DISCARD 1129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [1128] [] [] [] [((0,0),(0,1))] [1130,1131,1132,1133] CONDITIONAL_S
Y_MEAS 1131 [(0,1)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1132 [(0,0)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
DISCARD 1133 [(0,1)] 0 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1134 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1135 [(1,0)] D [] [] [] [] [] [] none
MERGE 1136 [(1,0),(0,0)] D [] [1138,1139,1140,1141] [] [] [((0,0),(1,0))] [] none
DISCARD 1137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [1136] [] [] [] [((0,0),(1,0))] [1138,1139,1140,1141] CONDITIONAL_S
Y_MEAS 1139 [(1,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1140 [(0,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
DISCARD 1141 [(1,0)] 0 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1142 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1143 [(0,1)] D [] [] [] [] [] [] none
MERGE 1144 [(0,1),(0,0)] D [] [1146,1147,1148,1149] [] [] [((0,0),(0,1))] [] none
DISCARD 1145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [1144] [] [] [] [((0,0),(0,1))] [1146,1147,1148,1149] CONDITIONAL_S
Y_MEAS 1147 [(0,1)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1148 [(0,0)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
DISCARD 1149 [(0,1)] 0 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1150 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1151 [(1,0)] D [] [] [] [] [] [] none
MERGE 1152 [(1,0),(0,0)] D [] [1154,1155,1156,1157] [] [] [((0,0),(1,0))] [] none
DISCARD 1153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [1152] [] [] [] [((0,0),(1,0))] [1154,1155,1156,1157] CONDITIONAL_S
Y_MEAS 1155 [(1,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1156 [(0,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
DISCARD 1157 [(1,0)] 0 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1158 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1159 [(0,1)] D [] [] [] [] [] [] none
MERGE 1160 [(0,1),(0,0)] D [] [1162,1163,1164,1165] [] [] [((0,0),(0,1))] [] none
DISCARD 1161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [1160] [] [] [] [((0,0),(0,1))] [1162,1163,1164,1165] CONDITIONAL_S
Y_MEAS 1163 [(0,1)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1164 [(0,0)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
DISCARD 1165 [(0,1)] 0 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1166 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1167 [(1,0)] D [] [] [] [] [] [] none
MERGE 1168 [(1,0),(0,0)] D [] [1170,1171,1172,1173] [] [] [((0,0),(1,0))] [] none
DISCARD 1169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [1168] [] [] [] [((0,0),(1,0))] [1170,1171,1172,1173] CONDITIONAL_S
Y_MEAS 1171 [(1,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1172 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
DISCARD 1173 [(1,0)] 0 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1174 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1175 [(0,1)] D [] [] [] [] [] [] none
MERGE 1176 [(0,1),(0,0)] D [] [1178,1179,1180,1181] [] [] [((0,0),(0,1))] [] none
DISCARD 1177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [1176] [] [] [] [((0,0),(0,1))] [1178,1179,1180,1181] CONDITIONAL_S
Y_MEAS 1179 [(0,1)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1180 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
DISCARD 1181 [(0,1)] 0 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1182 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1183 [(1,0)] D [] [] [] [] [] [] none
MERGE 1184 [(1,0),(0,0)] D [] [1186,1187,1188,1189] [] [] [((0,0),(1,0))] [] none
DISCARD 1185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [1184] [] [] [] [((0,0),(1,0))] [1186,1187,1188,1189] CONDITIONAL_S
Y_MEAS 1187 [(1,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1188 [(0,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
DISCARD 1189 [(1,0)] 0 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1190 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1191 [(0,1)] D [] [] [] [] [] [] none
MERGE 1192 [(0,1),(0,0)] D [] [1194,1195,1196,1197] [] [] [((0,0),(0,1))] [] none
DISCARD 1193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [1192] [] [] [] [((0,0),(0,1))] [1194,1195,1196,1197] CONDITIONAL_S
Y_MEAS 1195 [(0,1)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1196 [(0,0)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
DISCARD 1197 [(0,1)] 0 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1198 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1199 [(1,0)] D [] [] [] [] [] [] none
MERGE 1200 [(1,0),(0,0)] D [] [1202,1203,1204,1205] [] [] [((0,0),(1,0))] [] none
DISCARD 1201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [1200] [] [] [] [((0,0),(1,0))] [1202,1203,1204,1205] CONDITIONAL_S
Y_MEAS 1203 [(1,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1204 [(0,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
DISCARD 1205 [(1,0)] 0 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1206 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1207 [(0,1)] D [] [] [] [] [] [] none
MERGE 1208 [(0,1),(0,0)] D [] [1210,1211,1212,1213] [] [] [((0,0),(0,1))] [] none
DISCARD 1209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [1208] [] [] [] [((0,0),(0,1))] [1210,1211,1212,1213] CONDITIONAL_S
Y_MEAS 1211 [(0,1)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1212 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
DISCARD 1213 [(0,1)] 0 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1214 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1215 [(1,0)] D [] [] [] [] [] [] none
MERGE 1216 [(1,0),(0,0)] D [] [1218,1219,1220,1221] [] [] [((0,0),(1,0))] [] none
DISCARD 1217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [1216] [] [] [] [((0,0),(1,0))] [1218,1219,1220,1221] CONDITIONAL_S
Y_MEAS 1219 [(1,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1220 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
DISCARD 1221 [(1,0)] 0 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1222 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1223 [(0,1)] D [] [] [] [] [] [] none
MERGE 1224 [(0,1),(0,0)] D [] [1226,1227,1228,1229] [] [] [((0,0),(0,1))] [] none
DISCARD 1225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [1224] [] [] [] [((0,0),(0,1))] [1226,1227,1228,1229] CONDITIONAL_S
Y_MEAS 1227 [(0,1)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1228 [(0,0)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
DISCARD 1229 [(0,1)] 0 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1230 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1231 [(1,0)] D [] [] [] [] [] [] none
MERGE 1232 [(1,0),(0,0)] D [] [1234,1235,1236,1237] [] [] [((0,0),(1,0))] [] none
DISCARD 1233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [1232] [] [] [] [((0,0),(1,0))] [1234,1235,1236,1237] CONDITIONAL_S
Y_MEAS 1235 [(1,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1236 [(0,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
DISCARD 1237 [(1,0)] 0 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1238 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 1239 [(0,1)] D [] [] [] [] [] [] none
MERGE 1240 [(0,1),(0,0)] D [] [1242,1243,1244,1245] [] [] [((0,0),(0,1))] [] none
DISCARD 1241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [1240] [] [] [] [((0,0),(0,1))] [1242,1243,1244,1245] CONDITIONAL_S
Y_MEAS 1243 [(0,1)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1244 [(0,0)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
DISCARD 1245 [(0,1)] 0 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1246 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 1247 [(1,0)] D [] [] [] [] [] [] none
MERGE 1248 [(1,0),(0,0)] D [] [1250,1251,1252,1253] [] [] [((0,0),(1,0))] [] none
DISCARD 1249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [1248] [] [] [] [((0,0),(1,0))] [1250,1251,1252,1253] CONDITIONAL_S
Y_MEAS 1251 [(1,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1252 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
DISCARD 1253 [(1,0)] 0 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1254 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 1255 [(0,1)] D [] [] [] [] [] [] none
MERGE 1256 [(0,1),(0,0)] D [] [1258,1259,1260,1261] [] [] [((0,0),(0,1))] [] none
DISCARD 1257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [1256] [] [] [] [((0,0),(0,1))] [1258,1259,1260,1261] CONDITIONAL_S
Y_MEAS 1259 [(0,1)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1260 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
DISCARD 1261 [(0,1)] 0 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1262 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1263 [(1,0)] D [] [] [] [] [] [] none
MERGE 1264 [(1,0),(0,0)] D [] [1266,1267,1268,1269] [] [] [((0,0),(1,0))] [] none
DISCARD 1265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [1264] [] [] [] [((0,0),(1,0))] [1266,1267,1268,1269] CONDITIONAL_S
Y_MEAS 1267 [(1,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1268 [(0,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
DISCARD 1269 [(1,0)] 0 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1270 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1271 [(0,1)] D [] [] [] [] [] [] none
MERGE 1272 [(0,1),(0,0)] D [] [1274,1275,1276,1277] [] [] [((0,0),(0,1))] [] none
DISCARD 1273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [1272] [] [] [] [((0,0),(0,1))] [1274,1275,1276,1277] CONDITIONAL_S
Y_MEAS 1275 [(0,1)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1276 [(0,0)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
DISCARD 1277 [(0,1)] 0 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1278 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1279 [(1,0)] D [] [] [] [] [] [] none
MERGE 1280 [(1,0),(0,0)] D [] [1282,1283,1284,1285] [] [] [((0,0),(1,0))] [] none
DISCARD 1281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [1280] [] [] [] [((0,0),(1,0))] [1282,1283,1284,1285] CONDITIONAL_S
Y_MEAS 1283 [(1,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1284 [(0,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
DISCARD 1285 [(1,0)] 0 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1286 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1287 [(0,1)] D [] [] [] [] [] [] none
MERGE 1288 [(0,1),(0,0)] D [] [1290,1291,1292,1293] [] [] [((0,0),(0,1))] [] none
DISCARD 1289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [1288] [] [] [] [((0,0),(0,1))] [1290,1291,1292,1293] CONDITIONAL_S
Y_MEAS 1291 [(0,1)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1292 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
DISCARD 1293 [(0,1)] 0 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1294 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1295 [(1,0)] D [] [] [] [] [] [] none
MERGE 1296 [(1,0),(0,0)] D [] [1298,1299,1300,1301] [] [] [((0,0),(1,0))] [] none
DISCARD 1297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [1296] [] [] [] [((0,0),(1,0))] [1298,1299,1300,1301] CONDITIONAL_S
Y_MEAS 1299 [(1,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1300 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
DISCARD 1301 [(1,0)] 0 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1302 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1303 [(0,1)] D [] [] [] [] [] [] none
MERGE 1304 [(0,1),(0,0)] D [] [1306,1307,1308,1309] [] [] [((0,0),(0,1))] [] none
DISCARD 1305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [1304] [] [] [] [((0,0),(0,1))] [1306,1307,1308,1309] CONDITIONAL_S
Y_MEAS 1307 [(0,1)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1308 [(0,0)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
DISCARD 1309 [(0,1)] 0 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1310 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1311 [(1,0)] D [] [] [] [] [] [] none
MERGE 1312 [(1,0),(0,0)] D [] [1314,1315,1316,1317] [] [] [((0,0),(1,0))] [] none
DISCARD 1313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [1312] [] [] [] [((0,0),(1,0))] [1314,1315,1316,1317] CONDITIONAL_S
Y_MEAS 1315 [(1,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1316 [(0,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
DISCARD 1317 [(1,0)] 0 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1318 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1319 [(0,1)] D [] [] [] [] [] [] none
MERGE 1320 [(0,1),(0,0)] D [] [1322,1323,1324,1325] [] [] [((0,0),(0,1))] [] none
DISCARD 1321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [1320] [] [] [] [((0,0),(0,1))] [1322,1323,1324,1325] CONDITIONAL_S
Y_MEAS 1323 [(0,1)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1324 [(0,0)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
DISCARD 1325 [(0,1)] 0 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1326 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1327 [(1,0)] D [] [] [] [] [] [] none
MERGE 1328 [(1,0),(0,0)] D [] [1330,1331,1332,1333] [] [] [((0,0),(1,0))] [] none
DISCARD 1329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [1328] [] [] [] [((0,0),(1,0))] [1330,1331,1332,1333] CONDITIONAL_S
Y_MEAS 1331 [(1,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1332 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
DISCARD 1333 [(1,0)] 0 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1334 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1335 [(0,1)] D [] [] [] [] [] [] none
MERGE 1336 [(0,1),(0,0)] D [] [1338,1339,1340,1341] [] [] [((0,0),(0,1))] [] none
DISCARD 1337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [1336] [] [] [] [((0,0),(0,1))] [1338,1339,1340,1341] CONDITIONAL_S
Y_MEAS 1339 [(0,1)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1340 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
DISCARD 1341 [(0,1)] 0 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1342 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1343 [(1,0)] D [] [] [] [] [] [] none
MERGE 1344 [(1,0),(0,0)] D [] [1346,1347,1348,1349] [] [] [((0,0),(1,0))] [] none
DISCARD 1345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [1344] [] [] [] [((0,0),(1,0))] [1346,1347,1348,1349] CONDITIONAL_S
Y_MEAS 1347 [(1,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1348 [(0,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
DISCARD 1349 [(1,0)] 0 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1350 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1351 [(0,1)] D [] [] [] [] [] [] none
MERGE 1352 [(0,1),(0,0)] D [] [1354,1355,1356,1357] [] [] [((0,0),(0,1))] [] none
DISCARD 1353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [1352] [] [] [] [((0,0),(0,1))] [1354,1355,1356,1357] CONDITIONAL_S
Y_MEAS 1355 [(0,1)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1356 [(0,0)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
DISCARD 1357 [(0,1)] 0 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1358 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1359 [(1,0)] D [] [] [] [] [] [] none
MERGE 1360 [(1,0),(0,0)] D [] [1362,1363,1364,1365] [] [] [((0,0),(1,0))] [] none
DISCARD 1361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [1360] [] [] [] [((0,0),(1,0))] [1362,1363,1364,1365] CONDITIONAL_S
Y_MEAS 1363 [(1,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1364 [(0,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
DISCARD 1365 [(1,0)] 0 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1366 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1367 [(0,1)] D [] [] [] [] [] [] none
MERGE 1368 [(0,1),(0,0)] D [] [1370,1371,1372,1373] [] [] [((0,0),(0,1))] [] none
DISCARD 1369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [1368] [] [] [] [((0,0),(0,1))] [1370,1371,1372,1373] CONDITIONAL_S
Y_MEAS 1371 [(0,1)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1372 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
DISCARD 1373 [(0,1)] 0 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
INJECT_T 1374 [(1,0)] D [] [] [] [] [] [] none
MERGE 1375 [(1,0),(0,0)] D [] [1377,1378,1379,1380] [] [] [((0,0),(1,0))] [] none
DISCARD 1376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1377 [(1,0),(0,0)] D [1375] [] [] [] [((0,0),(1,0))] [1377,1378,1379,1380] CONDITIONAL_S
Y_MEAS 1378 [(1,0)] HALF_D_PLUS_2 [1375] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
IDLE 1379 [(0,0)] HALF_D_PLUS_2 [1375] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
DISCARD 1380 [(1,0)] 0 [1375] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
IDLE 1381 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 1382 [(0,1)] D [] [] [] [] [] [] none
MERGE 1383 [(0,1),(0,0)] D [] [1385,1386,1387,1388] [] [] [((0,0),(0,1))] [] none
DISCARD 1384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1385 [(0,1),(0,0)] D [1383] [] [] [] [((0,0),(0,1))] [1385,1386,1387,1388] CONDITIONAL_S
Y_MEAS 1386 [(0,1)] HALF_D_PLUS_2 [1383] [] [] [] [] [1385,1386,1387,1388] CONDITIONAL_S
IDLE 1387 [(0,0)] HALF_D_PLUS_2 [1383] [] [] [] [] [1385,1386,1387,1388] CONDITIONAL_S
DISCARD 1388 [(0,1)] 0 [1383] [] [] [] [] [1385,1386,1387,1388] CONDITIONAL_S
IDLE 1389 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1390 [(1,0)] D [] [] [] [] [] [] none
MERGE 1391 [(1,0),(0,0)] D [] [1393,1394,1395,1396] [] [] [((0,0),(1,0))] [] none
DISCARD 1392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1393 [(1,0),(0,0)] D [1391] [] [] [] [((0,0),(1,0))] [1393,1394,1395,1396] CONDITIONAL_S
Y_MEAS 1394 [(1,0)] HALF_D_PLUS_2 [1391] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
IDLE 1395 [(0,0)] HALF_D_PLUS_2 [1391] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
DISCARD 1396 [(1,0)] 0 [1391] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
IDLE 1397 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 1398 [(0,1)] D [] [] [] [] [] [] none
MERGE 1399 [(0,1),(0,0)] D [] [1401,1402,1403,1404] [] [] [((0,0),(0,1))] [] none
DISCARD 1400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1401 [(0,1),(0,0)] D [1399] [] [] [] [((0,0),(0,1))] [1401,1402,1403,1404] CONDITIONAL_S
Y_MEAS 1402 [(0,1)] HALF_D_PLUS_2 [1399] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
IDLE 1403 [(0,0)] HALF_D_PLUS_2 [1399] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
DISCARD 1404 [(0,1)] 0 [1399] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
IDLE 1405 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1406 [(1,0)] D [] [] [] [] [] [] none
MERGE 1407 [(1,0),(0,0)] D [] [1409,1410,1411,1412] [] [] [((0,0),(1,0))] [] none
DISCARD 1408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1409 [(1,0),(0,0)] D [1407] [] [] [] [((0,0),(1,0))] [1409,1410,1411,1412] CONDITIONAL_S
Y_MEAS 1410 [(1,0)] HALF_D_PLUS_2 [1407] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
IDLE 1411 [(0,0)] HALF_D_PLUS_2 [1407] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
DISCARD 1412 [(1,0)] 0 [1407] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
IDLE 1413 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1414 [(0,1)] D [] [] [] [] [] [] none
MERGE 1415 [(0,1),(0,0)] D [] [1417,1418,1419,1420] [] [] [((0,0),(0,1))] [] none
DISCARD 1416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [1415] [] [] [] [((0,0),(0,1))] [1417,1418,1419,1420] CONDITIONAL_S
Y_MEAS 1418 [(0,1)] HALF_D_PLUS_2 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1419 [(0,0)] HALF_D_PLUS_2 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
DISCARD 1420 [(0,1)] 0 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1421 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1422 [(1,0)] D [] [] [] [] [] [] none
MERGE 1423 [(1,0),(0,0)] D [] [1425,1426,1427,1428] [] [] [((0,0),(1,0))] [] none
DISCARD 1424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [1423] [] [] [] [((0,0),(1,0))] [1425,1426,1427,1428] CONDITIONAL_S
Y_MEAS 1426 [(1,0)] HALF_D_PLUS_2 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1427 [(0,0)] HALF_D_PLUS_2 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
DISCARD 1428 [(1,0)] 0 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1429 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1430 [(0,1)] D [] [] [] [] [] [] none
MERGE 1431 [(0,1),(0,0)] D [] [1433,1434,1435,1436] [] [] [((0,0),(0,1))] [] none
DISCARD 1432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [1431] [] [] [] [((0,0),(0,1))] [1433,1434,1435,1436] CONDITIONAL_S
Y_MEAS 1434 [(0,1)] HALF_D_PLUS_2 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
IDLE 1435 [(0,0)] HALF_D_PLUS_2 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
DISCARD 1436 [(0,1)] 0 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
IDLE 1437 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1438 [(1,0)] D [] [] [] [] [] [] none
MERGE 1439 [(1,0),(0,0)] D [] [1441,1442,1443,1444] [] [] [((0,0),(1,0))] [] none
DISCARD 1440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [1439] [] [] [] [((0,0),(1,0))] [1441,1442,1443,1444] CONDITIONAL_S
Y_MEAS 1442 [(1,0)] HALF_D_PLUS_2 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
IDLE 1443 [(0,0)] HALF_D_PLUS_2 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
DISCARD 1444 [(1,0)] 0 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
IDLE 1445 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1446 [(0,1)] D [] [] [] [] [] [] none
MERGE 1447 [(0,1),(0,0)] D [] [1449,1450,1451,1452] [] [] [((0,0),(0,1))] [] none
DISCARD 1448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [1447] [] [] [] [((0,0),(0,1))] [1449,1450,1451,1452] CONDITIONAL_S
Y_MEAS 1450 [(0,1)] HALF_D_PLUS_2 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
IDLE 1451 [(0,0)] HALF_D_PLUS_2 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
DISCARD 1452 [(0,1)] 0 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
IDLE 1453 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 1454 [(1,0)] D [] [] [] [] [] [] none
MERGE 1455 [(1,0),(0,0)] D [] [1457,1458,1459,1460] [] [] [((0,0),(1,0))] [] none
DISCARD 1456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [1455] [] [] [] [((0,0),(1,0))] [1457,1458,1459,1460] CONDITIONAL_S
Y_MEAS 1458 [(1,0)] HALF_D_PLUS_2 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
IDLE 1459 [(0,0)] HALF_D_PLUS_2 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
DISCARD 1460 [(1,0)] 0 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
IDLE 1461 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1462 [(0,1)] D [] [] [] [] [] [] none
MERGE 1463 [(0,1),(0,0)] D [] [1465,1466,1467,1468] [] [] [((0,0),(0,1))] [] none
DISCARD 1464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [1463] [] [] [] [((0,0),(0,1))] [1465,1466,1467,1468] CONDITIONAL_S
Y_MEAS 1466 [(0,1)] HALF_D_PLUS_2 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
IDLE 1467 [(0,0)] HALF_D_PLUS_2 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
DISCARD 1468 [(0,1)] 0 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
IDLE 1469 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1470 [(1,0)] D [] [] [] [] [] [] none
MERGE 1471 [(1,0),(0,0)] D [] [1473,1474,1475,1476] [] [] [((0,0),(1,0))] [] none
DISCARD 1472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [1471] [] [] [] [((0,0),(1,0))] [1473,1474,1475,1476] CONDITIONAL_S
Y_MEAS 1474 [(1,0)] HALF_D_PLUS_2 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1475 [(0,0)] HALF_D_PLUS_2 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
DISCARD 1476 [(1,0)] 0 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1477 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1478 [(0,1)] D [] [] [] [] [] [] none
MERGE 1479 [(0,1),(0,0)] D [] [1481,1482,1483,1484] [] [] [((0,0),(0,1))] [] none
DISCARD 1480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [1479] [] [] [] [((0,0),(0,1))] [1481,1482,1483,1484] CONDITIONAL_S
Y_MEAS 1482 [(0,1)] HALF_D_PLUS_2 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1483 [(0,0)] HALF_D_PLUS_2 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
DISCARD 1484 [(0,1)] 0 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1485 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1486 [(1,0)] D [] [] [] [] [] [] none
MERGE 1487 [(1,0),(0,0)] D [] [1489,1490,1491,1492] [] [] [((0,0),(1,0))] [] none
DISCARD 1488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [1487] [] [] [] [((0,0),(1,0))] [1489,1490,1491,1492] CONDITIONAL_S
Y_MEAS 1490 [(1,0)] HALF_D_PLUS_2 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
IDLE 1491 [(0,0)] HALF_D_PLUS_2 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
DISCARD 1492 [(1,0)] 0 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
IDLE 1493 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1494 [(0,1)] D [] [] [] [] [] [] none
MERGE 1495 [(0,1),(0,0)] D [] [1497,1498,1499,1500] [] [] [((0,0),(0,1))] [] none
DISCARD 1496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [1495] [] [] [] [((0,0),(0,1))] [1497,1498,1499,1500] CONDITIONAL_S
Y_MEAS 1498 [(0,1)] HALF_D_PLUS_2 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1499 [(0,0)] HALF_D_PLUS_2 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
DISCARD 1500 [(0,1)] 0 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1501 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1502 [(1,0)] D [] [] [] [] [] [] none
MERGE 1503 [(1,0),(0,0)] D [] [1505,1506,1507,1508] [] [] [((0,0),(1,0))] [] none
DISCARD 1504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [1503] [] [] [] [((0,0),(1,0))] [1505,1506,1507,1508] CONDITIONAL_S
Y_MEAS 1506 [(1,0)] HALF_D_PLUS_2 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
IDLE 1507 [(0,0)] HALF_D_PLUS_2 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
DISCARD 1508 [(1,0)] 0 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
IDLE 1509 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1510 [(0,1)] D [] [] [] [] [] [] none
MERGE 1511 [(0,1),(0,0)] D [] [1513,1514,1515,1516] [] [] [((0,0),(0,1))] [] none
DISCARD 1512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [1511] [] [] [] [((0,0),(0,1))] [1513,1514,1515,1516] CONDITIONAL_S
Y_MEAS 1514 [(0,1)] HALF_D_PLUS_2 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
IDLE 1515 [(0,0)] HALF_D_PLUS_2 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
DISCARD 1516 [(0,1)] 0 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
IDLE 1517 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1518 [(1,0)] D [] [] [] [] [] [] none
MERGE 1519 [(1,0),(0,0)] D [] [1521,1522,1523,1524] [] [] [((0,0),(1,0))] [] none
DISCARD 1520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [1519] [] [] [] [((0,0),(1,0))] [1521,1522,1523,1524] CONDITIONAL_S
Y_MEAS 1522 [(1,0)] HALF_D_PLUS_2 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1523 [(0,0)] HALF_D_PLUS_2 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
DISCARD 1524 [(1,0)] 0 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1525 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1526 [(0,1)] D [] [] [] [] [] [] none
MERGE 1527 [(0,1),(0,0)] D [] [1529,1530,1531,1532] [] [] [((0,0),(0,1))] [] none
DISCARD 1528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [1527] [] [] [] [((0,0),(0,1))] [1529,1530,1531,1532] CONDITIONAL_S
Y_MEAS 1530 [(0,1)] HALF_D_PLUS_2 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1531 [(0,0)] HALF_D_PLUS_2 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
DISCARD 1532 [(0,1)] 0 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1533 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1534 [(1,0)] D [] [] [] [] [] [] none
MERGE 1535 [(1,0),(0,0)] D [] [1537,1538,1539,1540] [] [] [((0,0),(1,0))] [] none
DISCARD 1536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [1535] [] [] [] [((0,0),(1,0))] [1537,1538,1539,1540] CONDITIONAL_S
Y_MEAS 1538 [(1,0)] HALF_D_PLUS_2 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
IDLE 1539 [(0,0)] HALF_D_PLUS_2 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
DISCARD 1540 [(1,0)] 0 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
IDLE 1541 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1542 [(0,1)] D [] [] [] [] [] [] none
MERGE 1543 [(0,1),(0,0)] D [] [1545,1546,1547,1548] [] [] [((0,0),(0,1))] [] none
DISCARD 1544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [1543] [] [] [] [((0,0),(0,1))] [1545,1546,1547,1548] CONDITIONAL_S
Y_MEAS 1546 [(0,1)] HALF_D_PLUS_2 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1547 [(0,0)] HALF_D_PLUS_2 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
DISCARD 1548 [(0,1)] 0 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1549 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1550 [(1,0)] D [] [] [] [] [] [] none
MERGE 1551 [(1,0),(0,0)] D [] [1553,1554,1555,1556] [] [] [((0,0),(1,0))] [] none
DISCARD 1552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [1551] [] [] [] [((0,0),(1,0))] [1553,1554,1555,1556] CONDITIONAL_S
Y_MEAS 1554 [(1,0)] HALF_D_PLUS_2 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
IDLE 1555 [(0,0)] HALF_D_PLUS_2 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
DISCARD 1556 [(1,0)] 0 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
IDLE 1557 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1558 [(0,1)] D [] [] [] [] [] [] none
MERGE 1559 [(0,1),(0,0)] D [] [1561,1562,1563,1564] [] [] [((0,0),(0,1))] [] none
DISCARD 1560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [1559] [] [] [] [((0,0),(0,1))] [1561,1562,1563,1564] CONDITIONAL_S
Y_MEAS 1562 [(0,1)] HALF_D_PLUS_2 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
IDLE 1563 [(0,0)] HALF_D_PLUS_2 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
DISCARD 1564 [(0,1)] 0 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
IDLE 1565 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1566 [(1,0)] D [] [] [] [] [] [] none
MERGE 1567 [(1,0),(0,0)] D [] [1569,1570,1571,1572] [] [] [((0,0),(1,0))] [] none
DISCARD 1568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1569 [(1,0),(0,0)] D [1567] [] [] [] [((0,0),(1,0))] [1569,1570,1571,1572] CONDITIONAL_S
Y_MEAS 1570 [(1,0)] HALF_D_PLUS_2 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
IDLE 1571 [(0,0)] HALF_D_PLUS_2 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
DISCARD 1572 [(1,0)] 0 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
IDLE 1573 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1574 [(0,1)] D [] [] [] [] [] [] none
MERGE 1575 [(0,1),(0,0)] D [] [1577,1578,1579,1580] [] [] [((0,0),(0,1))] [] none
DISCARD 1576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1577 [(0,1),(0,0)] D [1575] [] [] [] [((0,0),(0,1))] [1577,1578,1579,1580] CONDITIONAL_S
Y_MEAS 1578 [(0,1)] HALF_D_PLUS_2 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
IDLE 1579 [(0,0)] HALF_D_PLUS_2 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
DISCARD 1580 [(0,1)] 0 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
IDLE 1581 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 1582 [(1,0)] D [] [] [] [] [] [] none
MERGE 1583 [(1,0),(0,0)] D [] [1585,1586,1587,1588] [] [] [((0,0),(1,0))] [] none
DISCARD 1584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1585 [(1,0),(0,0)] D [1583] [] [] [] [((0,0),(1,0))] [1585,1586,1587,1588] CONDITIONAL_S
Y_MEAS 1586 [(1,0)] HALF_D_PLUS_2 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1587 [(0,0)] HALF_D_PLUS_2 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
DISCARD 1588 [(1,0)] 0 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1589 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1590 [(0,1)] D [] [] [] [] [] [] none
MERGE 1591 [(0,1),(0,0)] D [] [1593,1594,1595,1596] [] [] [((0,0),(0,1))] [] none
DISCARD 1592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1593 [(0,1),(0,0)] D [1591] [] [] [] [((0,0),(0,1))] [1593,1594,1595,1596] CONDITIONAL_S
Y_MEAS 1594 [(0,1)] HALF_D_PLUS_2 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
IDLE 1595 [(0,0)] HALF_D_PLUS_2 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
DISCARD 1596 [(0,1)] 0 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
IDLE 1597 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1598 [(1,0)] D [] [] [] [] [] [] none
MERGE 1599 [(1,0),(0,0)] D [] [1601,1602,1603,1604] [] [] [((0,0),(1,0))] [] none
DISCARD 1600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1601 [(1,0),(0,0)] D [1599] [] [] [] [((0,0),(1,0))] [1601,1602,1603,1604] CONDITIONAL_S
Y_MEAS 1602 [(1,0)] HALF_D_PLUS_2 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
IDLE 1603 [(0,0)] HALF_D_PLUS_2 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
DISCARD 1604 [(1,0)] 0 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
IDLE 1605 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1606 [(0,1)] D [] [] [] [] [] [] none
MERGE 1607 [(0,1),(0,0)] D [] [1609,1610,1611,1612] [] [] [((0,0),(0,1))] [] none
DISCARD 1608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1609 [(0,1),(0,0)] D [1607] [] [] [] [((0,0),(0,1))] [1609,1610,1611,1612] CONDITIONAL_S
Y_MEAS 1610 [(0,1)] HALF_D_PLUS_2 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
IDLE 1611 [(0,0)] HALF_D_PLUS_2 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
DISCARD 1612 [(0,1)] 0 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
IDLE 1613 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1614 [(1,0)] D [] [] [] [] [] [] none
MERGE 1615 [(1,0),(0,0)] D [] [1617,1618,1619,1620] [] [] [((0,0),(1,0))] [] none
DISCARD 1616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1617 [(1,0),(0,0)] D [1615] [] [] [] [((0,0),(1,0))] [1617,1618,1619,1620] CONDITIONAL_S
Y_MEAS 1618 [(1,0)] HALF_D_PLUS_2 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
IDLE 1619 [(0,0)] HALF_D_PLUS_2 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
DISCARD 1620 [(1,0)] 0 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
IDLE 1621 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1622 [(0,1)] D [] [] [] [] [] [] none
MERGE 1623 [(0,1),(0,0)] D [] [1625,1626,1627,1628] [] [] [((0,0),(0,1))] [] none
DISCARD 1624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1625 [(0,1),(0,0)] D [1623] [] [] [] [((0,0),(0,1))] [1625,1626,1627,1628] CONDITIONAL_S
Y_MEAS 1626 [(0,1)] HALF_D_PLUS_2 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
IDLE 1627 [(0,0)] HALF_D_PLUS_2 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
DISCARD 1628 [(0,1)] 0 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
IDLE 1629 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1630 [(1,0)] D [] [] [] [] [] [] none
MERGE 1631 [(1,0),(0,0)] D [] [1633,1634,1635,1636] [] [] [((0,0),(1,0))] [] none
DISCARD 1632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [1631] [] [] [] [((0,0),(1,0))] [1633,1634,1635,1636] CONDITIONAL_S
Y_MEAS 1634 [(1,0)] HALF_D_PLUS_2 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
IDLE 1635 [(0,0)] HALF_D_PLUS_2 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
DISCARD 1636 [(1,0)] 0 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
IDLE 1637 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1638 [(0,1)] D [] [] [] [] [] [] none
MERGE 1639 [(0,1),(0,0)] D [] [1641,1642,1643,1644] [] [] [((0,0),(0,1))] [] none
DISCARD 1640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [1639] [] [] [] [((0,0),(0,1))] [1641,1642,1643,1644] CONDITIONAL_S
Y_MEAS 1642 [(0,1)] HALF_D_PLUS_2 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1643 [(0,0)] HALF_D_PLUS_2 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
DISCARD 1644 [(0,1)] 0 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1645 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1646 [(1,0)] D [] [] [] [] [] [] none
MERGE 1647 [(1,0),(0,0)] D [] [1649,1650,1651,1652] [] [] [((0,0),(1,0))] [] none
DISCARD 1648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [1647] [] [] [] [((0,0),(1,0))] [1649,1650,1651,1652] CONDITIONAL_S
Y_MEAS 1650 [(1,0)] HALF_D_PLUS_2 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
IDLE 1651 [(0,0)] HALF_D_PLUS_2 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
DISCARD 1652 [(1,0)] 0 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
IDLE 1653 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1654 [(0,1)] D [] [] [] [] [] [] none
MERGE 1655 [(0,1),(0,0)] D [] [1657,1658,1659,1660] [] [] [((0,0),(0,1))] [] none
DISCARD 1656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [1655] [] [] [] [((0,0),(0,1))] [1657,1658,1659,1660] CONDITIONAL_S
Y_MEAS 1658 [(0,1)] HALF_D_PLUS_2 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
IDLE 1659 [(0,0)] HALF_D_PLUS_2 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
DISCARD 1660 [(0,1)] 0 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
IDLE 1661 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1662 [(1,0)] D [] [] [] [] [] [] none
MERGE 1663 [(1,0),(0,0)] D [] [1665,1666,1667,1668] [] [] [((0,0),(1,0))] [] none
DISCARD 1664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [1663] [] [] [] [((0,0),(1,0))] [1665,1666,1667,1668] CONDITIONAL_S
Y_MEAS 1666 [(1,0)] HALF_D_PLUS_2 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
IDLE 1667 [(0,0)] HALF_D_PLUS_2 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
DISCARD 1668 [(1,0)] 0 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
IDLE 1669 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1670 [(0,1)] D [] [] [] [] [] [] none
MERGE 1671 [(0,1),(0,0)] D [] [1673,1674,1675,1676] [] [] [((0,0),(0,1))] [] none
DISCARD 1672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [1671] [] [] [] [((0,0),(0,1))] [1673,1674,1675,1676] CONDITIONAL_S
Y_MEAS 1674 [(0,1)] HALF_D_PLUS_2 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
IDLE 1675 [(0,0)] HALF_D_PLUS_2 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
DISCARD 1676 [(0,1)] 0 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
IDLE 1677 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1678 [(1,0)] D [] [] [] [] [] [] none
MERGE 1679 [(1,0),(0,0)] D [] [1681,1682,1683,1684] [] [] [((0,0),(1,0))] [] none
DISCARD 1680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [1679] [] [] [] [((0,0),(1,0))] [1681,1682,1683,1684] CONDITIONAL_S
Y_MEAS 1682 [(1,0)] HALF_D_PLUS_2 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
IDLE 1683 [(0,0)] HALF_D_PLUS_2 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
DISCARD 1684 [(1,0)] 0 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
IDLE 1685 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1686 [(0,1)] D [] [] [] [] [] [] none
MERGE 1687 [(0,1),(0,0)] D [] [1689,1690,1691,1692] [] [] [((0,0),(0,1))] [] none
DISCARD 1688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [1687] [] [] [] [((0,0),(0,1))] [1689,1690,1691,1692] CONDITIONAL_S
Y_MEAS 1690 [(0,1)] HALF_D_PLUS_2 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
IDLE 1691 [(0,0)] HALF_D_PLUS_2 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
DISCARD 1692 [(0,1)] 0 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
IDLE 1693 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1694 [(1,0)] D [] [] [] [] [] [] none
MERGE 1695 [(1,0),(0,0)] D [] [1697,1698,1699,1700] [] [] [((0,0),(1,0))] [] none
DISCARD 1696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [1695] [] [] [] [((0,0),(1,0))] [1697,1698,1699,1700] CONDITIONAL_S
Y_MEAS 1698 [(1,0)] HALF_D_PLUS_2 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1699 [(0,0)] HALF_D_PLUS_2 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
DISCARD 1700 [(1,0)] 0 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1701 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1702 [(0,1)] D [] [] [] [] [] [] none
MERGE 1703 [(0,1),(0,0)] D [] [1705,1706,1707,1708] [] [] [((0,0),(0,1))] [] none
DISCARD 1704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [1703] [] [] [] [((0,0),(0,1))] [1705,1706,1707,1708] CONDITIONAL_S
Y_MEAS 1706 [(0,1)] HALF_D_PLUS_2 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1707 [(0,0)] HALF_D_PLUS_2 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
DISCARD 1708 [(0,1)] 0 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1709 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1710 [(1,0)] D [] [] [] [] [] [] none
MERGE 1711 [(1,0),(0,0)] D [] [1713,1714,1715,1716] [] [] [((0,0),(1,0))] [] none
DISCARD 1712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [1711] [] [] [] [((0,0),(1,0))] [1713,1714,1715,1716] CONDITIONAL_S
Y_MEAS 1714 [(1,0)] HALF_D_PLUS_2 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1715 [(0,0)] HALF_D_PLUS_2 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
DISCARD 1716 [(1,0)] 0 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1717 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 1718 [(0,1)] D [] [] [] [] [] [] none
MERGE 1719 [(0,1),(0,0)] D [] [1721,1722,1723,1724] [] [] [((0,0),(0,1))] [] none
DISCARD 1720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [1719] [] [] [] [((0,0),(0,1))] [1721,1722,1723,1724] CONDITIONAL_S
Y_MEAS 1722 [(0,1)] HALF_D_PLUS_2 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
IDLE 1723 [(0,0)] HALF_D_PLUS_2 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
DISCARD 1724 [(0,1)] 0 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
IDLE 1725 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1726 [(1,0)] D [] [] [] [] [] [] none
MERGE 1727 [(1,0),(0,0)] D [] [1729,1730,1731,1732] [] [] [((0,0),(1,0))] [] none
DISCARD 1728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [1727] [] [] [] [((0,0),(1,0))] [1729,1730,1731,1732] CONDITIONAL_S
Y_MEAS 1730 [(1,0)] HALF_D_PLUS_2 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1731 [(0,0)] HALF_D_PLUS_2 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
DISCARD 1732 [(1,0)] 0 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1733 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1734 [(0,1)] D [] [] [] [] [] [] none
MERGE 1735 [(0,1),(0,0)] D [] [1737,1738,1739,1740] [] [] [((0,0),(0,1))] [] none
DISCARD 1736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [1735] [] [] [] [((0,0),(0,1))] [1737,1738,1739,1740] CONDITIONAL_S
Y_MEAS 1738 [(0,1)] HALF_D_PLUS_2 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1739 [(0,0)] HALF_D_PLUS_2 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
DISCARD 1740 [(0,1)] 0 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1741 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 1742 [(1,0)] D [] [] [] [] [] [] none
MERGE 1743 [(1,0),(0,0)] D [] [1745,1746,1747,1748] [] [] [((0,0),(1,0))] [] none
DISCARD 1744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [1743] [] [] [] [((0,0),(1,0))] [1745,1746,1747,1748] CONDITIONAL_S
Y_MEAS 1746 [(1,0)] HALF_D_PLUS_2 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
IDLE 1747 [(0,0)] HALF_D_PLUS_2 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
DISCARD 1748 [(1,0)] 0 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
IDLE 1749 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1750 [(0,1)] D [] [] [] [] [] [] none
MERGE 1751 [(0,1),(0,0)] D [] [1753,1754,1755,1756] [] [] [((0,0),(0,1))] [] none
DISCARD 1752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [1751] [] [] [] [((0,0),(0,1))] [1753,1754,1755,1756] CONDITIONAL_S
Y_MEAS 1754 [(0,1)] HALF_D_PLUS_2 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1755 [(0,0)] HALF_D_PLUS_2 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
DISCARD 1756 [(0,1)] 0 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1757 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1758 [(1,0)] D [] [] [] [] [] [] none
MERGE 1759 [(1,0),(0,0)] D [] [1761,1762,1763,1764] [] [] [((0,0),(1,0))] [] none
DISCARD 1760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [1759] [] [] [] [((0,0),(1,0))] [1761,1762,1763,1764] CONDITIONAL_S
Y_MEAS 1762 [(1,0)] HALF_D_PLUS_2 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
IDLE 1763 [(0,0)] HALF_D_PLUS_2 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
DISCARD 1764 [(1,0)] 0 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
IDLE 1765 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1766 [(0,1)] D [] [] [] [] [] [] none
MERGE 1767 [(0,1),(0,0)] D [] [1769,1770,1771,1772] [] [] [((0,0),(0,1))] [] none
DISCARD 1768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [1767] [] [] [] [((0,0),(0,1))] [1769,1770,1771,1772] CONDITIONAL_S
Y_MEAS 1770 [(0,1)] HALF_D_PLUS_2 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
IDLE 1771 [(0,0)] HALF_D_PLUS_2 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
DISCARD 1772 [(0,1)] 0 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
IDLE 1773 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1774 [(1,0)] D [] [] [] [] [] [] none
MERGE 1775 [(1,0),(0,0)] D [] [1777,1778,1779,1780] [] [] [((0,0),(1,0))] [] none
DISCARD 1776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [1775] [] [] [] [((0,0),(1,0))] [1777,1778,1779,1780] CONDITIONAL_S
Y_MEAS 1778 [(1,0)] HALF_D_PLUS_2 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
IDLE 1779 [(0,0)] HALF_D_PLUS_2 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
DISCARD 1780 [(1,0)] 0 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
IDLE 1781 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1782 [(0,1)] D [] [] [] [] [] [] none
MERGE 1783 [(0,1),(0,0)] D [] [1785,1786,1787,1788] [] [] [((0,0),(0,1))] [] none
DISCARD 1784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [1783] [] [] [] [((0,0),(0,1))] [1785,1786,1787,1788] CONDITIONAL_S
Y_MEAS 1786 [(0,1)] HALF_D_PLUS_2 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
IDLE 1787 [(0,0)] HALF_D_PLUS_2 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
DISCARD 1788 [(0,1)] 0 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
IDLE 1789 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1790 [(1,0)] D [] [] [] [] [] [] none
MERGE 1791 [(1,0),(0,0)] D [] [1793,1794,1795,1796] [] [] [((0,0),(1,0))] [] none
DISCARD 1792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [1791] [] [] [] [((0,0),(1,0))] [1793,1794,1795,1796] CONDITIONAL_S
Y_MEAS 1794 [(1,0)] HALF_D_PLUS_2 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
IDLE 1795 [(0,0)] HALF_D_PLUS_2 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
DISCARD 1796 [(1,0)] 0 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
IDLE 1797 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1798 [(0,1)] D [] [] [] [] [] [] none
MERGE 1799 [(0,1),(0,0)] D [] [1801,1802,1803,1804] [] [] [((0,0),(0,1))] [] none
DISCARD 1800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1801 [(0,1),(0,0)] D [1799] [] [] [] [((0,0),(0,1))] [1801,1802,1803,1804] CONDITIONAL_S
Y_MEAS 1802 [(0,1)] HALF_D_PLUS_2 [1799] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
IDLE 1803 [(0,0)] HALF_D_PLUS_2 [1799] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
DISCARD 1804 [(0,1)] 0 [1799] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
IDLE 1805 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1806 [(1,0)] D [] [] [] [] [] [] none
MERGE 1807 [(1,0),(0,0)] D [] [1809,1810,1811,1812] [] [] [((0,0),(1,0))] [] none
DISCARD 1808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1809 [(1,0),(0,0)] D [1807] [] [] [] [((0,0),(1,0))] [1809,1810,1811,1812] CONDITIONAL_S
Y_MEAS 1810 [(1,0)] HALF_D_PLUS_2 [1807] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
IDLE 1811 [(0,0)] HALF_D_PLUS_2 [1807] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
DISCARD 1812 [(1,0)] 0 [1807] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
IDLE 1813 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1814 [(0,1)] D [] [] [] [] [] [] none
MERGE 1815 [(0,1),(0,0)] D [] [1817,1818,1819,1820] [] [] [((0,0),(0,1))] [] none
DISCARD 1816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1817 [(0,1),(0,0)] D [1815] [] [] [] [((0,0),(0,1))] [1817,1818,1819,1820] CONDITIONAL_S
Y_MEAS 1818 [(0,1)] HALF_D_PLUS_2 [1815] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
IDLE 1819 [(0,0)] HALF_D_PLUS_2 [1815] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
DISCARD 1820 [(0,1)] 0 [1815] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
IDLE 1821 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1822 [(1,0)] D [] [] [] [] [] [] none
MERGE 1823 [(1,0),(0,0)] D [] [1825,1826,1827,1828] [] [] [((0,0),(1,0))] [] none
DISCARD 1824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1825 [(1,0),(0,0)] D [1823] [] [] [] [((0,0),(1,0))] [1825,1826,1827,1828] CONDITIONAL_S
Y_MEAS 1826 [(1,0)] HALF_D_PLUS_2 [1823] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
IDLE 1827 [(0,0)] HALF_D_PLUS_2 [1823] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
DISCARD 1828 [(1,0)] 0 [1823] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
IDLE 1829 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1830 [(0,1)] D [] [] [] [] [] [] none
MERGE 1831 [(0,1),(0,0)] D [] [1833,1834,1835,1836] [] [] [((0,0),(0,1))] [] none
DISCARD 1832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1833 [(0,1),(0,0)] D [1831] [] [] [] [((0,0),(0,1))] [1833,1834,1835,1836] CONDITIONAL_S
Y_MEAS 1834 [(0,1)] HALF_D_PLUS_2 [1831] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
IDLE 1835 [(0,0)] HALF_D_PLUS_2 [1831] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
DISCARD 1836 [(0,1)] 0 [1831] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
IDLE 1837 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 1838 [(1,0)] D [] [] [] [] [] [] none
MERGE 1839 [(1,0),(0,0)] D [] [1841,1842,1843,1844] [] [] [((0,0),(1,0))] [] none
DISCARD 1840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1841 [(1,0),(0,0)] D [1839] [] [] [] [((0,0),(1,0))] [1841,1842,1843,1844] CONDITIONAL_S
Y_MEAS 1842 [(1,0)] HALF_D_PLUS_2 [1839] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
IDLE 1843 [(0,0)] HALF_D_PLUS_2 [1839] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
DISCARD 1844 [(1,0)] 0 [1839] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
IDLE 1845 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1846 [(0,1)] D [] [] [] [] [] [] none
MERGE 1847 [(0,1),(0,0)] D [] [1849,1850,1851,1852] [] [] [((0,0),(0,1))] [] none
DISCARD 1848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1849 [(0,1),(0,0)] D [1847] [] [] [] [((0,0),(0,1))] [1849,1850,1851,1852] CONDITIONAL_S
Y_MEAS 1850 [(0,1)] HALF_D_PLUS_2 [1847] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
IDLE 1851 [(0,0)] HALF_D_PLUS_2 [1847] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
DISCARD 1852 [(0,1)] 0 [1847] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
IDLE 1853 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1854 [(1,0)] D [] [] [] [] [] [] none
MERGE 1855 [(1,0),(0,0)] D [] [1857,1858,1859,1860] [] [] [((0,0),(1,0))] [] none
DISCARD 1856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1857 [(1,0),(0,0)] D [1855] [] [] [] [((0,0),(1,0))] [1857,1858,1859,1860] CONDITIONAL_S
Y_MEAS 1858 [(1,0)] HALF_D_PLUS_2 [1855] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
IDLE 1859 [(0,0)] HALF_D_PLUS_2 [1855] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
DISCARD 1860 [(1,0)] 0 [1855] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
IDLE 1861 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 1862 [(0,1)] D [] [] [] [] [] [] none
MERGE 1863 [(0,1),(0,0)] D [] [1865,1866,1867,1868] [] [] [((0,0),(0,1))] [] none
DISCARD 1864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1865 [(0,1),(0,0)] D [1863] [] [] [] [((0,0),(0,1))] [1865,1866,1867,1868] CONDITIONAL_S
Y_MEAS 1866 [(0,1)] HALF_D_PLUS_2 [1863] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
IDLE 1867 [(0,0)] HALF_D_PLUS_2 [1863] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
DISCARD 1868 [(0,1)] 0 [1863] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
IDLE 1869 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1870 [(1,0)] D [] [] [] [] [] [] none
MERGE 1871 [(1,0),(0,0)] D [] [1873,1874,1875,1876] [] [] [((0,0),(1,0))] [] none
DISCARD 1872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1873 [(1,0),(0,0)] D [1871] [] [] [] [((0,0),(1,0))] [1873,1874,1875,1876] CONDITIONAL_S
Y_MEAS 1874 [(1,0)] HALF_D_PLUS_2 [1871] [] [] [] [] [1873,1874,1875,1876] CONDITIONAL_S
IDLE 1875 [(0,0)] HALF_D_PLUS_2 [1871] [] [] [] [] [1873,1874,1875,1876] CONDITIONAL_S
DISCARD 1876 [(1,0)] 0 [1871] [] [] [] [] [1873,1874,1875,1876] CONDITIONAL_S
IDLE 1877 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1878 [(0,1)] D [] [] [] [] [] [] none
MERGE 1879 [(0,1),(0,0)] D [] [1881,1882,1883,1884] [] [] [((0,0),(0,1))] [] none
DISCARD 1880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1881 [(0,1),(0,0)] D [1879] [] [] [] [((0,0),(0,1))] [1881,1882,1883,1884] CONDITIONAL_S
Y_MEAS 1882 [(0,1)] HALF_D_PLUS_2 [1879] [] [] [] [] [1881,1882,1883,1884] CONDITIONAL_S
IDLE 1883 [(0,0)] HALF_D_PLUS_2 [1879] [] [] [] [] [1881,1882,1883,1884] CONDITIONAL_S
DISCARD 1884 [(0,1)] 0 [1879] [] [] [] [] [1881,1882,1883,1884] CONDITIONAL_S
IDLE 1885 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1886 [(1,0)] D [] [] [] [] [] [] none
MERGE 1887 [(1,0),(0,0)] D [] [1889,1890,1891,1892] [] [] [((0,0),(1,0))] [] none
DISCARD 1888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1889 [(1,0),(0,0)] D [1887] [] [] [] [((0,0),(1,0))] [1889,1890,1891,1892] CONDITIONAL_S
Y_MEAS 1890 [(1,0)] HALF_D_PLUS_2 [1887] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
IDLE 1891 [(0,0)] HALF_D_PLUS_2 [1887] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
DISCARD 1892 [(1,0)] 0 [1887] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
IDLE 1893 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1894 [(0,1)] D [] [] [] [] [] [] none
MERGE 1895 [(0,1),(0,0)] D [] [1897,1898,1899,1900] [] [] [((0,0),(0,1))] [] none
DISCARD 1896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1897 [(0,1),(0,0)] D [1895] [] [] [] [((0,0),(0,1))] [1897,1898,1899,1900] CONDITIONAL_S
Y_MEAS 1898 [(0,1)] HALF_D_PLUS_2 [1895] [] [] [] [] [1897,1898,1899,1900] CONDITIONAL_S
IDLE 1899 [(0,0)] HALF_D_PLUS_2 [1895] [] [] [] [] [1897,1898,1899,1900] CONDITIONAL_S
DISCARD 1900 [(0,1)] 0 [1895] [] [] [] [] [1897,1898,1899,1900] CONDITIONAL_S
IDLE 1901 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1902 [(1,0)] D [] [] [] [] [] [] none
MERGE 1903 [(1,0),(0,0)] D [] [1905,1906,1907,1908] [] [] [((0,0),(1,0))] [] none
DISCARD 1904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1905 [(1,0),(0,0)] D [1903] [] [] [] [((0,0),(1,0))] [1905,1906,1907,1908] CONDITIONAL_S
Y_MEAS 1906 [(1,0)] HALF_D_PLUS_2 [1903] [] [] [] [] [1905,1906,1907,1908] CONDITIONAL_S
IDLE 1907 [(0,0)] HALF_D_PLUS_2 [1903] [] [] [] [] [1905,1906,1907,1908] CONDITIONAL_S
DISCARD 1908 [(1,0)] 0 [1903] [] [] [] [] [1905,1906,1907,1908] CONDITIONAL_S
IDLE 1909 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1910 [(0,1)] D [] [] [] [] [] [] none
MERGE 1911 [(0,1),(0,0)] D [] [1913,1914,1915,1916] [] [] [((0,0),(0,1))] [] none
DISCARD 1912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1913 [(0,1),(0,0)] D [1911] [] [] [] [((0,0),(0,1))] [1913,1914,1915,1916] CONDITIONAL_S
Y_MEAS 1914 [(0,1)] HALF_D_PLUS_2 [1911] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
IDLE 1915 [(0,0)] HALF_D_PLUS_2 [1911] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
DISCARD 1916 [(0,1)] 0 [1911] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
IDLE 1917 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1918 [(1,0)] D [] [] [] [] [] [] none
MERGE 1919 [(1,0),(0,0)] D [] [1921,1922,1923,1924] [] [] [((0,0),(1,0))] [] none
DISCARD 1920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1921 [(1,0),(0,0)] D [1919] [] [] [] [((0,0),(1,0))] [1921,1922,1923,1924] CONDITIONAL_S
Y_MEAS 1922 [(1,0)] HALF_D_PLUS_2 [1919] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
IDLE 1923 [(0,0)] HALF_D_PLUS_2 [1919] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
DISCARD 1924 [(1,0)] 0 [1919] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
IDLE 1925 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1926 [(0,1)] D [] [] [] [] [] [] none
MERGE 1927 [(0,1),(0,0)] D [] [1929,1930,1931,1932] [] [] [((0,0),(0,1))] [] none
DISCARD 1928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1929 [(0,1),(0,0)] D [1927] [] [] [] [((0,0),(0,1))] [1929,1930,1931,1932] CONDITIONAL_S
Y_MEAS 1930 [(0,1)] HALF_D_PLUS_2 [1927] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
IDLE 1931 [(0,0)] HALF_D_PLUS_2 [1927] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
DISCARD 1932 [(0,1)] 0 [1927] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
IDLE 1933 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1934 [(1,0)] D [] [] [] [] [] [] none
MERGE 1935 [(1,0),(0,0)] D [] [1937,1938,1939,1940] [] [] [((0,0),(1,0))] [] none
DISCARD 1936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1937 [(1,0),(0,0)] D [1935] [] [] [] [((0,0),(1,0))] [1937,1938,1939,1940] CONDITIONAL_S
Y_MEAS 1938 [(1,0)] HALF_D_PLUS_2 [1935] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
IDLE 1939 [(0,0)] HALF_D_PLUS_2 [1935] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
DISCARD 1940 [(1,0)] 0 [1935] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
IDLE 1941 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 1942 [(0,1)] D [] [] [] [] [] [] none
MERGE 1943 [(0,1),(0,0)] D [] [1945,1946,1947,1948] [] [] [((0,0),(0,1))] [] none
DISCARD 1944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1945 [(0,1),(0,0)] D [1943] [] [] [] [((0,0),(0,1))] [1945,1946,1947,1948] CONDITIONAL_S
Y_MEAS 1946 [(0,1)] HALF_D_PLUS_2 [1943] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
IDLE 1947 [(0,0)] HALF_D_PLUS_2 [1943] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
DISCARD 1948 [(0,1)] 0 [1943] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
IDLE 1949 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 1950 [(1,0)] D [] [] [] [] [] [] none
MERGE 1951 [(1,0),(0,0)] D [] [1953,1954,1955,1956] [] [] [((0,0),(1,0))] [] none
DISCARD 1952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1953 [(1,0),(0,0)] D [1951] [] [] [] [((0,0),(1,0))] [1953,1954,1955,1956] CONDITIONAL_S
Y_MEAS 1954 [(1,0)] HALF_D_PLUS_2 [1951] [] [] [] [] [1953,1954,1955,1956] CONDITIONAL_S
IDLE 1955 [(0,0)] HALF_D_PLUS_2 [1951] [] [] [] [] [1953,1954,1955,1956] CONDITIONAL_S
DISCARD 1956 [(1,0)] 0 [1951] [] [] [] [] [1953,1954,1955,1956] CONDITIONAL_S
IDLE 1957 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1958 [(0,1)] D [] [] [] [] [] [] none
MERGE 1959 [(0,1),(0,0)] D [] [1961,1962,1963,1964] [] [] [((0,0),(0,1))] [] none
DISCARD 1960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1961 [(0,1),(0,0)] D [1959] [] [] [] [((0,0),(0,1))] [1961,1962,1963,1964] CONDITIONAL_S
Y_MEAS 1962 [(0,1)] HALF_D_PLUS_2 [1959] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
IDLE 1963 [(0,0)] HALF_D_PLUS_2 [1959] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
DISCARD 1964 [(0,1)] 0 [1959] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
IDLE 1965 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 1966 [(1,0)] D [] [] [] [] [] [] none
MERGE 1967 [(1,0),(0,0)] D [] [1969,1970,1971,1972] [] [] [((0,0),(1,0))] [] none
DISCARD 1968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1969 [(1,0),(0,0)] D [1967] [] [] [] [((0,0),(1,0))] [1969,1970,1971,1972] CONDITIONAL_S
Y_MEAS 1970 [(1,0)] HALF_D_PLUS_2 [1967] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
IDLE 1971 [(0,0)] HALF_D_PLUS_2 [1967] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
DISCARD 1972 [(1,0)] 0 [1967] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
IDLE 1973 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1974 [(0,1)] D [] [] [] [] [] [] none
MERGE 1975 [(0,1),(0,0)] D [] [1977,1978,1979,1980] [] [] [((0,0),(0,1))] [] none
DISCARD 1976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1977 [(0,1),(0,0)] D [1975] [] [] [] [((0,0),(0,1))] [1977,1978,1979,1980] CONDITIONAL_S
Y_MEAS 1978 [(0,1)] HALF_D_PLUS_2 [1975] [] [] [] [] [1977,1978,1979,1980] CONDITIONAL_S
IDLE 1979 [(0,0)] HALF_D_PLUS_2 [1975] [] [] [] [] [1977,1978,1979,1980] CONDITIONAL_S
DISCARD 1980 [(0,1)] 0 [1975] [] [] [] [] [1977,1978,1979,1980] CONDITIONAL_S
IDLE 1981 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 1982 [(1,0)] D [] [] [] [] [] [] none
MERGE 1983 [(1,0),(0,0)] D [] [1985,1986,1987,1988] [] [] [((0,0),(1,0))] [] none
DISCARD 1984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1985 [(1,0),(0,0)] D [1983] [] [] [] [((0,0),(1,0))] [1985,1986,1987,1988] CONDITIONAL_S
Y_MEAS 1986 [(1,0)] HALF_D_PLUS_2 [1983] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
IDLE 1987 [(0,0)] HALF_D_PLUS_2 [1983] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
DISCARD 1988 [(1,0)] 0 [1983] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
IDLE 1989 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1990 [(0,1)] D [] [] [] [] [] [] none
MERGE 1991 [(0,1),(0,0)] D [] [1993,1994,1995,1996] [] [] [((0,0),(0,1))] [] none
DISCARD 1992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1993 [(0,1),(0,0)] D [1991] [] [] [] [((0,0),(0,1))] [1993,1994,1995,1996] CONDITIONAL_S
Y_MEAS 1994 [(0,1)] HALF_D_PLUS_2 [1991] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
IDLE 1995 [(0,0)] HALF_D_PLUS_2 [1991] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
DISCARD 1996 [(0,1)] 0 [1991] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
INJECT_T 1997 [(1,0)] D [] [] [] [] [] [] none
MERGE 1998 [(1,0),(0,0)] D [] [2000,2001,2002,2003] [] [] [((0,0),(1,0))] [] none
DISCARD 1999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [1998] [] [] [] [((0,0),(1,0))] [2000,2001,2002,2003] CONDITIONAL_S
Y_MEAS 2001 [(1,0)] HALF_D_PLUS_2 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
IDLE 2002 [(0,0)] HALF_D_PLUS_2 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
DISCARD 2003 [(1,0)] 0 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
IDLE 2004 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2005 [(0,1)] D [] [] [] [] [] [] none
MERGE 2006 [(0,1),(0,0)] D [] [2008,2009,2010,2011] [] [] [((0,0),(0,1))] [] none
DISCARD 2007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [2006] [] [] [] [((0,0),(0,1))] [2008,2009,2010,2011] CONDITIONAL_S
Y_MEAS 2009 [(0,1)] HALF_D_PLUS_2 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
IDLE 2010 [(0,0)] HALF_D_PLUS_2 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
DISCARD 2011 [(0,1)] 0 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
IDLE 2012 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2013 [(1,0)] D [] [] [] [] [] [] none
MERGE 2014 [(1,0),(0,0)] D [] [2016,2017,2018,2019] [] [] [((0,0),(1,0))] [] none
DISCARD 2015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [2014] [] [] [] [((0,0),(1,0))] [2016,2017,2018,2019] CONDITIONAL_S
Y_MEAS 2017 [(1,0)] HALF_D_PLUS_2 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
IDLE 2018 [(0,0)] HALF_D_PLUS_2 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
DISCARD 2019 [(1,0)] 0 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
IDLE 2020 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2021 [(0,1)] D [] [] [] [] [] [] none
MERGE 2022 [(0,1),(0,0)] D [] [2024,2025,2026,2027] [] [] [((0,0),(0,1))] [] none
DISCARD 2023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [2022] [] [] [] [((0,0),(0,1))] [2024,2025,2026,2027] CONDITIONAL_S
Y_MEAS 2025 [(0,1)] HALF_D_PLUS_2 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
IDLE 2026 [(0,0)] HALF_D_PLUS_2 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
DISCARD 2027 [(0,1)] 0 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
IDLE 2028 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2029 [(1,0)] D [] [] [] [] [] [] none
MERGE 2030 [(1,0),(0,0)] D [] [2032,2033,2034,2035] [] [] [((0,0),(1,0))] [] none
DISCARD 2031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [2030] [] [] [] [((0,0),(1,0))] [2032,2033,2034,2035] CONDITIONAL_S
Y_MEAS 2033 [(1,0)] HALF_D_PLUS_2 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
IDLE 2034 [(0,0)] HALF_D_PLUS_2 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
DISCARD 2035 [(1,0)] 0 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
IDLE 2036 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2037 [(0,1)] D [] [] [] [] [] [] none
MERGE 2038 [(0,1),(0,0)] D [] [2040,2041,2042,2043] [] [] [((0,0),(0,1))] [] none
DISCARD 2039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [2038] [] [] [] [((0,0),(0,1))] [2040,2041,2042,2043] CONDITIONAL_S
Y_MEAS 2041 [(0,1)] HALF_D_PLUS_2 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
IDLE 2042 [(0,0)] HALF_D_PLUS_2 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
DISCARD 2043 [(0,1)] 0 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
IDLE 2044 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2045 [(1,0)] D [] [] [] [] [] [] none
MERGE 2046 [(1,0),(0,0)] D [] [2048,2049,2050,2051] [] [] [((0,0),(1,0))] [] none
DISCARD 2047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [2046] [] [] [] [((0,0),(1,0))] [2048,2049,2050,2051] CONDITIONAL_S
Y_MEAS 2049 [(1,0)] HALF_D_PLUS_2 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
IDLE 2050 [(0,0)] HALF_D_PLUS_2 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
DISCARD 2051 [(1,0)] 0 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
IDLE 2052 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2053 [(0,1)] D [] [] [] [] [] [] none
MERGE 2054 [(0,1),(0,0)] D [] [2056,2057,2058,2059] [] [] [((0,0),(0,1))] [] none
DISCARD 2055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [2054] [] [] [] [((0,0),(0,1))] [2056,2057,2058,2059] CONDITIONAL_S
Y_MEAS 2057 [(0,1)] HALF_D_PLUS_2 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
IDLE 2058 [(0,0)] HALF_D_PLUS_2 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
DISCARD 2059 [(0,1)] 0 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
IDLE 2060 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2061 [(1,0)] D [] [] [] [] [] [] none
MERGE 2062 [(1,0),(0,0)] D [] [2064,2065,2066,2067] [] [] [((0,0),(1,0))] [] none
DISCARD 2063 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [2062] [] [] [] [((0,0),(1,0))] [2064,2065,2066,2067] CONDITIONAL_S
Y_MEAS 2065 [(1,0)] HALF_D_PLUS_2 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
IDLE 2066 [(0,0)] HALF_D_PLUS_2 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
DISCARD 2067 [(1,0)] 0 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
IDLE 2068 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2069 [(0,1)] D [] [] [] [] [] [] none
MERGE 2070 [(0,1),(0,0)] D [] [2072,2073,2074,2075] [] [] [((0,0),(0,1))] [] none
DISCARD 2071 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [2070] [] [] [] [((0,0),(0,1))] [2072,2073,2074,2075] CONDITIONAL_S
Y_MEAS 2073 [(0,1)] HALF_D_PLUS_2 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
IDLE 2074 [(0,0)] HALF_D_PLUS_2 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
DISCARD 2075 [(0,1)] 0 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
IDLE 2076 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 2077 [(1,0)] D [] [] [] [] [] [] none
MERGE 2078 [(1,0),(0,0)] D [] [2080,2081,2082,2083] [] [] [((0,0),(1,0))] [] none
DISCARD 2079 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [2078] [] [] [] [((0,0),(1,0))] [2080,2081,2082,2083] CONDITIONAL_S
Y_MEAS 2081 [(1,0)] HALF_D_PLUS_2 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
IDLE 2082 [(0,0)] HALF_D_PLUS_2 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
DISCARD 2083 [(1,0)] 0 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
IDLE 2084 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2085 [(0,1)] D [] [] [] [] [] [] none
MERGE 2086 [(0,1),(0,0)] D [] [2088,2089,2090,2091] [] [] [((0,0),(0,1))] [] none
DISCARD 2087 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [2086] [] [] [] [((0,0),(0,1))] [2088,2089,2090,2091] CONDITIONAL_S
Y_MEAS 2089 [(0,1)] HALF_D_PLUS_2 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
IDLE 2090 [(0,0)] HALF_D_PLUS_2 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
DISCARD 2091 [(0,1)] 0 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
IDLE 2092 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 2093 [(1,0)] D [] [] [] [] [] [] none
MERGE 2094 [(1,0),(0,0)] D [] [2096,2097,2098,2099] [] [] [((0,0),(1,0))] [] none
DISCARD 2095 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [2094] [] [] [] [((0,0),(1,0))] [2096,2097,2098,2099] CONDITIONAL_S
Y_MEAS 2097 [(1,0)] HALF_D_PLUS_2 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
IDLE 2098 [(0,0)] HALF_D_PLUS_2 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
DISCARD 2099 [(1,0)] 0 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
IDLE 2100 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2101 [(0,1)] D [] [] [] [] [] [] none
MERGE 2102 [(0,1),(0,0)] D [] [2104,2105,2106,2107] [] [] [((0,0),(0,1))] [] none
DISCARD 2103 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [2102] [] [] [] [((0,0),(0,1))] [2104,2105,2106,2107] CONDITIONAL_S
Y_MEAS 2105 [(0,1)] HALF_D_PLUS_2 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
IDLE 2106 [(0,0)] HALF_D_PLUS_2 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
DISCARD 2107 [(0,1)] 0 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
IDLE 2108 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2109 [(1,0)] D [] [] [] [] [] [] none
MERGE 2110 [(1,0),(0,0)] D [] [2112,2113,2114,2115] [] [] [((0,0),(1,0))] [] none
DISCARD 2111 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [2110] [] [] [] [((0,0),(1,0))] [2112,2113,2114,2115] CONDITIONAL_S
Y_MEAS 2113 [(1,0)] HALF_D_PLUS_2 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
IDLE 2114 [(0,0)] HALF_D_PLUS_2 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
DISCARD 2115 [(1,0)] 0 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
IDLE 2116 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2117 [(0,1)] D [] [] [] [] [] [] none
MERGE 2118 [(0,1),(0,0)] D [] [2120,2121,2122,2123] [] [] [((0,0),(0,1))] [] none
DISCARD 2119 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [2118] [] [] [] [((0,0),(0,1))] [2120,2121,2122,2123] CONDITIONAL_S
Y_MEAS 2121 [(0,1)] HALF_D_PLUS_2 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
IDLE 2122 [(0,0)] HALF_D_PLUS_2 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
DISCARD 2123 [(0,1)] 0 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
IDLE 2124 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 2125 [(1,0)] D [] [] [] [] [] [] none
MERGE 2126 [(1,0),(0,0)] D [] [2128,2129,2130,2131] [] [] [((0,0),(1,0))] [] none
DISCARD 2127 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [2126] [] [] [] [((0,0),(1,0))] [2128,2129,2130,2131] CONDITIONAL_S
Y_MEAS 2129 [(1,0)] HALF_D_PLUS_2 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
IDLE 2130 [(0,0)] HALF_D_PLUS_2 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
DISCARD 2131 [(1,0)] 0 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
IDLE 2132 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2133 [(0,1)] D [] [] [] [] [] [] none
MERGE 2134 [(0,1),(0,0)] D [] [2136,2137,2138,2139] [] [] [((0,0),(0,1))] [] none
DISCARD 2135 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [2134] [] [] [] [((0,0),(0,1))] [2136,2137,2138,2139] CONDITIONAL_S
Y_MEAS 2137 [(0,1)] HALF_D_PLUS_2 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
IDLE 2138 [(0,0)] HALF_D_PLUS_2 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
DISCARD 2139 [(0,1)] 0 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
IDLE 2140 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2141 [(1,0)] D [] [] [] [] [] [] none
MERGE 2142 [(1,0),(0,0)] D [] [2144,2145,2146,2147] [] [] [((0,0),(1,0))] [] none
DISCARD 2143 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [2142] [] [] [] [((0,0),(1,0))] [2144,2145,2146,2147] CONDITIONAL_S
Y_MEAS 2145 [(1,0)] HALF_D_PLUS_2 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
IDLE 2146 [(0,0)] HALF_D_PLUS_2 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
DISCARD 2147 [(1,0)] 0 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
IDLE 2148 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2149 [(0,1)] D [] [] [] [] [] [] none
MERGE 2150 [(0,1),(0,0)] D [] [2152,2153,2154,2155] [] [] [((0,0),(0,1))] [] none
DISCARD 2151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [2150] [] [] [] [((0,0),(0,1))] [2152,2153,2154,2155] CONDITIONAL_S
Y_MEAS 2153 [(0,1)] HALF_D_PLUS_2 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
IDLE 2154 [(0,0)] HALF_D_PLUS_2 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
DISCARD 2155 [(0,1)] 0 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
IDLE 2156 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2157 [(1,0)] D [] [] [] [] [] [] none
MERGE 2158 [(1,0),(0,0)] D [] [2160,2161,2162,2163] [] [] [((0,0),(1,0))] [] none
DISCARD 2159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [2158] [] [] [] [((0,0),(1,0))] [2160,2161,2162,2163] CONDITIONAL_S
Y_MEAS 2161 [(1,0)] HALF_D_PLUS_2 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
IDLE 2162 [(0,0)] HALF_D_PLUS_2 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
DISCARD 2163 [(1,0)] 0 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
IDLE 2164 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2165 [(0,1)] D [] [] [] [] [] [] none
MERGE 2166 [(0,1),(0,0)] D [] [2168,2169,2170,2171] [] [] [((0,0),(0,1))] [] none
DISCARD 2167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [2166] [] [] [] [((0,0),(0,1))] [2168,2169,2170,2171] CONDITIONAL_S
Y_MEAS 2169 [(0,1)] HALF_D_PLUS_2 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
IDLE 2170 [(0,0)] HALF_D_PLUS_2 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
DISCARD 2171 [(0,1)] 0 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
IDLE 2172 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 2173 [(1,0)] D [] [] [] [] [] [] none
MERGE 2174 [(1,0),(0,0)] D [] [2176,2177,2178,2179] [] [] [((0,0),(1,0))] [] none
DISCARD 2175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [2174] [] [] [] [((0,0),(1,0))] [2176,2177,2178,2179] CONDITIONAL_S
Y_MEAS 2177 [(1,0)] HALF_D_PLUS_2 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
IDLE 2178 [(0,0)] HALF_D_PLUS_2 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
DISCARD 2179 [(1,0)] 0 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
IDLE 2180 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2181 [(0,1)] D [] [] [] [] [] [] none
MERGE 2182 [(0,1),(0,0)] D [] [2184,2185,2186,2187] [] [] [((0,0),(0,1))] [] none
DISCARD 2183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [2182] [] [] [] [((0,0),(0,1))] [2184,2185,2186,2187] CONDITIONAL_S
Y_MEAS 2185 [(0,1)] HALF_D_PLUS_2 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
IDLE 2186 [(0,0)] HALF_D_PLUS_2 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
DISCARD 2187 [(0,1)] 0 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
IDLE 2188 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2189 [(1,0)] D [] [] [] [] [] [] none
MERGE 2190 [(1,0),(0,0)] D [] [2192,2193,2194,2195] [] [] [((0,0),(1,0))] [] none
DISCARD 2191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [2190] [] [] [] [((0,0),(1,0))] [2192,2193,2194,2195] CONDITIONAL_S
Y_MEAS 2193 [(1,0)] HALF_D_PLUS_2 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
IDLE 2194 [(0,0)] HALF_D_PLUS_2 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
DISCARD 2195 [(1,0)] 0 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
IDLE 2196 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2197 [(0,1)] D [] [] [] [] [] [] none
MERGE 2198 [(0,1),(0,0)] D [] [2200,2201,2202,2203] [] [] [((0,0),(0,1))] [] none
DISCARD 2199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [2198] [] [] [] [((0,0),(0,1))] [2200,2201,2202,2203] CONDITIONAL_S
Y_MEAS 2201 [(0,1)] HALF_D_PLUS_2 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
IDLE 2202 [(0,0)] HALF_D_PLUS_2 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
DISCARD 2203 [(0,1)] 0 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
IDLE 2204 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2205 [(1,0)] D [] [] [] [] [] [] none
MERGE 2206 [(1,0),(0,0)] D [] [2208,2209,2210,2211] [] [] [((0,0),(1,0))] [] none
DISCARD 2207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [2206] [] [] [] [((0,0),(1,0))] [2208,2209,2210,2211] CONDITIONAL_S
Y_MEAS 2209 [(1,0)] HALF_D_PLUS_2 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
IDLE 2210 [(0,0)] HALF_D_PLUS_2 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
DISCARD 2211 [(1,0)] 0 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
IDLE 2212 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2213 [(0,1)] D [] [] [] [] [] [] none
MERGE 2214 [(0,1),(0,0)] D [] [2216,2217,2218,2219] [] [] [((0,0),(0,1))] [] none
DISCARD 2215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [2214] [] [] [] [((0,0),(0,1))] [2216,2217,2218,2219] CONDITIONAL_S
Y_MEAS 2217 [(0,1)] HALF_D_PLUS_2 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
IDLE 2218 [(0,0)] HALF_D_PLUS_2 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
DISCARD 2219 [(0,1)] 0 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
IDLE 2220 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2221 [(1,0)] D [] [] [] [] [] [] none
MERGE 2222 [(1,0),(0,0)] D [] [2224,2225,2226,2227] [] [] [((0,0),(1,0))] [] none
DISCARD 2223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [2222] [] [] [] [((0,0),(1,0))] [2224,2225,2226,2227] CONDITIONAL_S
Y_MEAS 2225 [(1,0)] HALF_D_PLUS_2 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
IDLE 2226 [(0,0)] HALF_D_PLUS_2 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
DISCARD 2227 [(1,0)] 0 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
IDLE 2228 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 2229 [(0,1)] D [] [] [] [] [] [] none
MERGE 2230 [(0,1),(0,0)] D [] [2232,2233,2234,2235] [] [] [((0,0),(0,1))] [] none
DISCARD 2231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [2230] [] [] [] [((0,0),(0,1))] [2232,2233,2234,2235] CONDITIONAL_S
Y_MEAS 2233 [(0,1)] HALF_D_PLUS_2 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
IDLE 2234 [(0,0)] HALF_D_PLUS_2 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
DISCARD 2235 [(0,1)] 0 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
IDLE 2236 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2237 [(1,0)] D [] [] [] [] [] [] none
MERGE 2238 [(1,0),(0,0)] D [] [2240,2241,2242,2243] [] [] [((0,0),(1,0))] [] none
DISCARD 2239 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [2238] [] [] [] [((0,0),(1,0))] [2240,2241,2242,2243] CONDITIONAL_S
Y_MEAS 2241 [(1,0)] HALF_D_PLUS_2 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
IDLE 2242 [(0,0)] HALF_D_PLUS_2 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
DISCARD 2243 [(1,0)] 0 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
IDLE 2244 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2245 [(0,1)] D [] [] [] [] [] [] none
MERGE 2246 [(0,1),(0,0)] D [] [2248,2249,2250,2251] [] [] [((0,0),(0,1))] [] none
DISCARD 2247 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [2246] [] [] [] [((0,0),(0,1))] [2248,2249,2250,2251] CONDITIONAL_S
Y_MEAS 2249 [(0,1)] HALF_D_PLUS_2 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
IDLE 2250 [(0,0)] HALF_D_PLUS_2 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
DISCARD 2251 [(0,1)] 0 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
IDLE 2252 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2253 [(1,0)] D [] [] [] [] [] [] none
MERGE 2254 [(1,0),(0,0)] D [] [2256,2257,2258,2259] [] [] [((0,0),(1,0))] [] none
DISCARD 2255 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [2254] [] [] [] [((0,0),(1,0))] [2256,2257,2258,2259] CONDITIONAL_S
Y_MEAS 2257 [(1,0)] HALF_D_PLUS_2 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
IDLE 2258 [(0,0)] HALF_D_PLUS_2 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
DISCARD 2259 [(1,0)] 0 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
IDLE 2260 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2261 [(0,1)] D [] [] [] [] [] [] none
MERGE 2262 [(0,1),(0,0)] D [] [2264,2265,2266,2267] [] [] [((0,0),(0,1))] [] none
DISCARD 2263 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2264 [(0,1),(0,0)] D [2262] [] [] [] [((0,0),(0,1))] [2264,2265,2266,2267] CONDITIONAL_S
Y_MEAS 2265 [(0,1)] HALF_D_PLUS_2 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
IDLE 2266 [(0,0)] HALF_D_PLUS_2 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
DISCARD 2267 [(0,1)] 0 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
IDLE 2268 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 2269 [(1,0)] D [] [] [] [] [] [] none
MERGE 2270 [(1,0),(0,0)] D [] [2272,2273,2274,2275] [] [] [((0,0),(1,0))] [] none
DISCARD 2271 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2272 [(1,0),(0,0)] D [2270] [] [] [] [((0,0),(1,0))] [2272,2273,2274,2275] CONDITIONAL_S
Y_MEAS 2273 [(1,0)] HALF_D_PLUS_2 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
IDLE 2274 [(0,0)] HALF_D_PLUS_2 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
DISCARD 2275 [(1,0)] 0 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
IDLE 2276 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2277 [(0,1)] D [] [] [] [] [] [] none
MERGE 2278 [(0,1),(0,0)] D [] [2280,2281,2282,2283] [] [] [((0,0),(0,1))] [] none
DISCARD 2279 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2280 [(0,1),(0,0)] D [2278] [] [] [] [((0,0),(0,1))] [2280,2281,2282,2283] CONDITIONAL_S
Y_MEAS 2281 [(0,1)] HALF_D_PLUS_2 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
IDLE 2282 [(0,0)] HALF_D_PLUS_2 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
DISCARD 2283 [(0,1)] 0 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
IDLE 2284 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2285 [(1,0)] D [] [] [] [] [] [] none
MERGE 2286 [(1,0),(0,0)] D [] [2288,2289,2290,2291] [] [] [((0,0),(1,0))] [] none
DISCARD 2287 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2288 [(1,0),(0,0)] D [2286] [] [] [] [((0,0),(1,0))] [2288,2289,2290,2291] CONDITIONAL_S
Y_MEAS 2289 [(1,0)] HALF_D_PLUS_2 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
IDLE 2290 [(0,0)] HALF_D_PLUS_2 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
DISCARD 2291 [(1,0)] 0 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
IDLE 2292 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2293 [(0,1)] D [] [] [] [] [] [] none
MERGE 2294 [(0,1),(0,0)] D [] [2296,2297,2298,2299] [] [] [((0,0),(0,1))] [] none
DISCARD 2295 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2296 [(0,1),(0,0)] D [2294] [] [] [] [((0,0),(0,1))] [2296,2297,2298,2299] CONDITIONAL_S
Y_MEAS 2297 [(0,1)] HALF_D_PLUS_2 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
IDLE 2298 [(0,0)] HALF_D_PLUS_2 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
DISCARD 2299 [(0,1)] 0 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
IDLE 2300 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2301 [(1,0)] D [] [] [] [] [] [] none
MERGE 2302 [(1,0),(0,0)] D [] [2304,2305,2306,2307] [] [] [((0,0),(1,0))] [] none
DISCARD 2303 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [2302] [] [] [] [((0,0),(1,0))] [2304,2305,2306,2307] CONDITIONAL_S
Y_MEAS 2305 [(1,0)] HALF_D_PLUS_2 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
IDLE 2306 [(0,0)] HALF_D_PLUS_2 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
DISCARD 2307 [(1,0)] 0 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
IDLE 2308 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2309 [(0,1)] D [] [] [] [] [] [] none
MERGE 2310 [(0,1),(0,0)] D [] [2312,2313,2314,2315] [] [] [((0,0),(0,1))] [] none
DISCARD 2311 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [2310] [] [] [] [((0,0),(0,1))] [2312,2313,2314,2315] CONDITIONAL_S
Y_MEAS 2313 [(0,1)] HALF_D_PLUS_2 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
IDLE 2314 [(0,0)] HALF_D_PLUS_2 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
DISCARD 2315 [(0,1)] 0 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
IDLE 2316 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2317 [(1,0)] D [] [] [] [] [] [] none
MERGE 2318 [(1,0),(0,0)] D [] [2320,2321,2322,2323] [] [] [((0,0),(1,0))] [] none
DISCARD 2319 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [2318] [] [] [] [((0,0),(1,0))] [2320,2321,2322,2323] CONDITIONAL_S
Y_MEAS 2321 [(1,0)] HALF_D_PLUS_2 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
IDLE 2322 [(0,0)] HALF_D_PLUS_2 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
DISCARD 2323 [(1,0)] 0 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
IDLE 2324 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2325 [(0,1)] D [] [] [] [] [] [] none
MERGE 2326 [(0,1),(0,0)] D [] [2328,2329,2330,2331] [] [] [((0,0),(0,1))] [] none
DISCARD 2327 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [2326] [] [] [] [((0,0),(0,1))] [2328,2329,2330,2331] CONDITIONAL_S
Y_MEAS 2329 [(0,1)] HALF_D_PLUS_2 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
IDLE 2330 [(0,0)] HALF_D_PLUS_2 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
DISCARD 2331 [(0,1)] 0 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
IDLE 2332 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2333 [(1,0)] D [] [] [] [] [] [] none
MERGE 2334 [(1,0),(0,0)] D [] [2336,2337,2338,2339] [] [] [((0,0),(1,0))] [] none
DISCARD 2335 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [2334] [] [] [] [((0,0),(1,0))] [2336,2337,2338,2339] CONDITIONAL_S
Y_MEAS 2337 [(1,0)] HALF_D_PLUS_2 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
IDLE 2338 [(0,0)] HALF_D_PLUS_2 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
DISCARD 2339 [(1,0)] 0 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
IDLE 2340 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 2341 [(0,1)] D [] [] [] [] [] [] none
MERGE 2342 [(0,1),(0,0)] D [] [2344,2345,2346,2347] [] [] [((0,0),(0,1))] [] none
DISCARD 2343 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [2342] [] [] [] [((0,0),(0,1))] [2344,2345,2346,2347] CONDITIONAL_S
Y_MEAS 2345 [(0,1)] HALF_D_PLUS_2 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
IDLE 2346 [(0,0)] HALF_D_PLUS_2 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
DISCARD 2347 [(0,1)] 0 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
IDLE 2348 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2349 [(1,0)] D [] [] [] [] [] [] none
MERGE 2350 [(1,0),(0,0)] D [] [2352,2353,2354,2355] [] [] [((0,0),(1,0))] [] none
DISCARD 2351 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [2350] [] [] [] [((0,0),(1,0))] [2352,2353,2354,2355] CONDITIONAL_S
Y_MEAS 2353 [(1,0)] HALF_D_PLUS_2 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
IDLE 2354 [(0,0)] HALF_D_PLUS_2 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
DISCARD 2355 [(1,0)] 0 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
IDLE 2356 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2357 [(0,1)] D [] [] [] [] [] [] none
MERGE 2358 [(0,1),(0,0)] D [] [2360,2361,2362,2363] [] [] [((0,0),(0,1))] [] none
DISCARD 2359 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [2358] [] [] [] [((0,0),(0,1))] [2360,2361,2362,2363] CONDITIONAL_S
Y_MEAS 2361 [(0,1)] HALF_D_PLUS_2 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
IDLE 2362 [(0,0)] HALF_D_PLUS_2 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
DISCARD 2363 [(0,1)] 0 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
IDLE 2364 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2365 [(1,0)] D [] [] [] [] [] [] none
MERGE 2366 [(1,0),(0,0)] D [] [2368,2369,2370,2371] [] [] [((0,0),(1,0))] [] none
DISCARD 2367 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [2366] [] [] [] [((0,0),(1,0))] [2368,2369,2370,2371] CONDITIONAL_S
Y_MEAS 2369 [(1,0)] HALF_D_PLUS_2 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
IDLE 2370 [(0,0)] HALF_D_PLUS_2 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
DISCARD 2371 [(1,0)] 0 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
IDLE 2372 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2373 [(0,1)] D [] [] [] [] [] [] none
MERGE 2374 [(0,1),(0,0)] D [] [2376,2377,2378,2379] [] [] [((0,0),(0,1))] [] none
DISCARD 2375 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [2374] [] [] [] [((0,0),(0,1))] [2376,2377,2378,2379] CONDITIONAL_S
Y_MEAS 2377 [(0,1)] HALF_D_PLUS_2 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
IDLE 2378 [(0,0)] HALF_D_PLUS_2 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
DISCARD 2379 [(0,1)] 0 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
IDLE 2380 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2381 [(1,0)] D [] [] [] [] [] [] none
MERGE 2382 [(1,0),(0,0)] D [] [2384,2385,2386,2387] [] [] [((0,0),(1,0))] [] none
DISCARD 2383 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [2382] [] [] [] [((0,0),(1,0))] [2384,2385,2386,2387] CONDITIONAL_S
Y_MEAS 2385 [(1,0)] HALF_D_PLUS_2 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
IDLE 2386 [(0,0)] HALF_D_PLUS_2 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
DISCARD 2387 [(1,0)] 0 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
IDLE 2388 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 2389 [(0,1)] D [] [] [] [] [] [] none
MERGE 2390 [(0,1),(0,0)] D [] [2392,2393,2394,2395] [] [] [((0,0),(0,1))] [] none
DISCARD 2391 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [2390] [] [] [] [((0,0),(0,1))] [2392,2393,2394,2395] CONDITIONAL_S
Y_MEAS 2393 [(0,1)] HALF_D_PLUS_2 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
IDLE 2394 [(0,0)] HALF_D_PLUS_2 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
DISCARD 2395 [(0,1)] 0 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
IDLE 2396 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2397 [(1,0)] D [] [] [] [] [] [] none
MERGE 2398 [(1,0),(0,0)] D [] [2400,2401,2402,2403] [] [] [((0,0),(1,0))] [] none
DISCARD 2399 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2400 [(1,0),(0,0)] D [2398] [] [] [] [((0,0),(1,0))] [2400,2401,2402,2403] CONDITIONAL_S
Y_MEAS 2401 [(1,0)] HALF_D_PLUS_2 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
IDLE 2402 [(0,0)] HALF_D_PLUS_2 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
DISCARD 2403 [(1,0)] 0 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
IDLE 2404 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2405 [(0,1)] D [] [] [] [] [] [] none
MERGE 2406 [(0,1),(0,0)] D [] [2408,2409,2410,2411] [] [] [((0,0),(0,1))] [] none
DISCARD 2407 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2408 [(0,1),(0,0)] D [2406] [] [] [] [((0,0),(0,1))] [2408,2409,2410,2411] CONDITIONAL_S
Y_MEAS 2409 [(0,1)] HALF_D_PLUS_2 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
IDLE 2410 [(0,0)] HALF_D_PLUS_2 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
DISCARD 2411 [(0,1)] 0 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
IDLE 2412 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2413 [(1,0)] D [] [] [] [] [] [] none
MERGE 2414 [(1,0),(0,0)] D [] [2416,2417,2418,2419] [] [] [((0,0),(1,0))] [] none
DISCARD 2415 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2416 [(1,0),(0,0)] D [2414] [] [] [] [((0,0),(1,0))] [2416,2417,2418,2419] CONDITIONAL_S
Y_MEAS 2417 [(1,0)] HALF_D_PLUS_2 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
IDLE 2418 [(0,0)] HALF_D_PLUS_2 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
DISCARD 2419 [(1,0)] 0 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
IDLE 2420 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2421 [(0,1)] D [] [] [] [] [] [] none
MERGE 2422 [(0,1),(0,0)] D [] [2424,2425,2426,2427] [] [] [((0,0),(0,1))] [] none
DISCARD 2423 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2424 [(0,1),(0,0)] D [2422] [] [] [] [((0,0),(0,1))] [2424,2425,2426,2427] CONDITIONAL_S
Y_MEAS 2425 [(0,1)] HALF_D_PLUS_2 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
IDLE 2426 [(0,0)] HALF_D_PLUS_2 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
DISCARD 2427 [(0,1)] 0 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
IDLE 2428 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2429 [(1,0)] D [] [] [] [] [] [] none
MERGE 2430 [(1,0),(0,0)] D [] [2432,2433,2434,2435] [] [] [((0,0),(1,0))] [] none
DISCARD 2431 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2432 [(1,0),(0,0)] D [2430] [] [] [] [((0,0),(1,0))] [2432,2433,2434,2435] CONDITIONAL_S
Y_MEAS 2433 [(1,0)] HALF_D_PLUS_2 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
IDLE 2434 [(0,0)] HALF_D_PLUS_2 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
DISCARD 2435 [(1,0)] 0 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
IDLE 2436 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2437 [(0,1)] D [] [] [] [] [] [] none
MERGE 2438 [(0,1),(0,0)] D [] [2440,2441,2442,2443] [] [] [((0,0),(0,1))] [] none
DISCARD 2439 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2440 [(0,1),(0,0)] D [2438] [] [] [] [((0,0),(0,1))] [2440,2441,2442,2443] CONDITIONAL_S
Y_MEAS 2441 [(0,1)] HALF_D_PLUS_2 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
IDLE 2442 [(0,0)] HALF_D_PLUS_2 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
DISCARD 2443 [(0,1)] 0 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
IDLE 2444 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2445 [(1,0)] D [] [] [] [] [] [] none
MERGE 2446 [(1,0),(0,0)] D [] [2448,2449,2450,2451] [] [] [((0,0),(1,0))] [] none
DISCARD 2447 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2448 [(1,0),(0,0)] D [2446] [] [] [] [((0,0),(1,0))] [2448,2449,2450,2451] CONDITIONAL_S
Y_MEAS 2449 [(1,0)] HALF_D_PLUS_2 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
IDLE 2450 [(0,0)] HALF_D_PLUS_2 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
DISCARD 2451 [(1,0)] 0 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
IDLE 2452 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 2453 [(0,1)] D [] [] [] [] [] [] none
MERGE 2454 [(0,1),(0,0)] D [] [2456,2457,2458,2459] [] [] [((0,0),(0,1))] [] none
DISCARD 2455 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2456 [(0,1),(0,0)] D [2454] [] [] [] [((0,0),(0,1))] [2456,2457,2458,2459] CONDITIONAL_S
Y_MEAS 2457 [(0,1)] HALF_D_PLUS_2 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
IDLE 2458 [(0,0)] HALF_D_PLUS_2 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
DISCARD 2459 [(0,1)] 0 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
IDLE 2460 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 2461 [(1,0)] D [] [] [] [] [] [] none
MERGE 2462 [(1,0),(0,0)] D [] [2464,2465,2466,2467] [] [] [((0,0),(1,0))] [] none
DISCARD 2463 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2464 [(1,0),(0,0)] D [2462] [] [] [] [((0,0),(1,0))] [2464,2465,2466,2467] CONDITIONAL_S
Y_MEAS 2465 [(1,0)] HALF_D_PLUS_2 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
IDLE 2466 [(0,0)] HALF_D_PLUS_2 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
DISCARD 2467 [(1,0)] 0 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
IDLE 2468 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2469 [(0,1)] D [] [] [] [] [] [] none
MERGE 2470 [(0,1),(0,0)] D [] [2472,2473,2474,2475] [] [] [((0,0),(0,1))] [] none
DISCARD 2471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2472 [(0,1),(0,0)] D [2470] [] [] [] [((0,0),(0,1))] [2472,2473,2474,2475] CONDITIONAL_S
Y_MEAS 2473 [(0,1)] HALF_D_PLUS_2 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
IDLE 2474 [(0,0)] HALF_D_PLUS_2 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
DISCARD 2475 [(0,1)] 0 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
IDLE 2476 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2477 [(1,0)] D [] [] [] [] [] [] none
MERGE 2478 [(1,0),(0,0)] D [] [2480,2481,2482,2483] [] [] [((0,0),(1,0))] [] none
DISCARD 2479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2480 [(1,0),(0,0)] D [2478] [] [] [] [((0,0),(1,0))] [2480,2481,2482,2483] CONDITIONAL_S
Y_MEAS 2481 [(1,0)] HALF_D_PLUS_2 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
IDLE 2482 [(0,0)] HALF_D_PLUS_2 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
DISCARD 2483 [(1,0)] 0 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
IDLE 2484 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 2485 [(0,1)] D [] [] [] [] [] [] none
MERGE 2486 [(0,1),(0,0)] D [] [2488,2489,2490,2491] [] [] [((0,0),(0,1))] [] none
DISCARD 2487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2488 [(0,1),(0,0)] D [2486] [] [] [] [((0,0),(0,1))] [2488,2489,2490,2491] CONDITIONAL_S
Y_MEAS 2489 [(0,1)] HALF_D_PLUS_2 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
IDLE 2490 [(0,0)] HALF_D_PLUS_2 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
DISCARD 2491 [(0,1)] 0 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
IDLE 2492 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2493 [(1,0)] D [] [] [] [] [] [] none
MERGE 2494 [(1,0),(0,0)] D [] [2496,2497,2498,2499] [] [] [((0,0),(1,0))] [] none
DISCARD 2495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2496 [(1,0),(0,0)] D [2494] [] [] [] [((0,0),(1,0))] [2496,2497,2498,2499] CONDITIONAL_S
Y_MEAS 2497 [(1,0)] HALF_D_PLUS_2 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
IDLE 2498 [(0,0)] HALF_D_PLUS_2 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
DISCARD 2499 [(1,0)] 0 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
IDLE 2500 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2501 [(0,1)] D [] [] [] [] [] [] none
MERGE 2502 [(0,1),(0,0)] D [] [2504,2505,2506,2507] [] [] [((0,0),(0,1))] [] none
DISCARD 2503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2504 [(0,1),(0,0)] D [2502] [] [] [] [((0,0),(0,1))] [2504,2505,2506,2507] CONDITIONAL_S
Y_MEAS 2505 [(0,1)] HALF_D_PLUS_2 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
IDLE 2506 [(0,0)] HALF_D_PLUS_2 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
DISCARD 2507 [(0,1)] 0 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
IDLE 2508 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2509 [(1,0)] D [] [] [] [] [] [] none
MERGE 2510 [(1,0),(0,0)] D [] [2512,2513,2514,2515] [] [] [((0,0),(1,0))] [] none
DISCARD 2511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [2510] [] [] [] [((0,0),(1,0))] [2512,2513,2514,2515] CONDITIONAL_S
Y_MEAS 2513 [(1,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2514 [(0,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
DISCARD 2515 [(1,0)] 0 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2516 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2517 [(0,1)] D [] [] [] [] [] [] none
MERGE 2518 [(0,1),(0,0)] D [] [2520,2521,2522,2523] [] [] [((0,0),(0,1))] [] none
DISCARD 2519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [2518] [] [] [] [((0,0),(0,1))] [2520,2521,2522,2523] CONDITIONAL_S
Y_MEAS 2521 [(0,1)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2522 [(0,0)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
DISCARD 2523 [(0,1)] 0 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2524 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2525 [(1,0)] D [] [] [] [] [] [] none
MERGE 2526 [(1,0),(0,0)] D [] [2528,2529,2530,2531] [] [] [((0,0),(1,0))] [] none
DISCARD 2527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [2526] [] [] [] [((0,0),(1,0))] [2528,2529,2530,2531] CONDITIONAL_S
Y_MEAS 2529 [(1,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2530 [(0,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
DISCARD 2531 [(1,0)] 0 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2532 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2533 [(0,1)] D [] [] [] [] [] [] none
MERGE 2534 [(0,1),(0,0)] D [] [2536,2537,2538,2539] [] [] [((0,0),(0,1))] [] none
DISCARD 2535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [2534] [] [] [] [((0,0),(0,1))] [2536,2537,2538,2539] CONDITIONAL_S
Y_MEAS 2537 [(0,1)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2538 [(0,0)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
DISCARD 2539 [(0,1)] 0 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2540 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2541 [(1,0)] D [] [] [] [] [] [] none
MERGE 2542 [(1,0),(0,0)] D [] [2544,2545,2546,2547] [] [] [((0,0),(1,0))] [] none
DISCARD 2543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [2542] [] [] [] [((0,0),(1,0))] [2544,2545,2546,2547] CONDITIONAL_S
Y_MEAS 2545 [(1,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2546 [(0,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
DISCARD 2547 [(1,0)] 0 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2548 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2549 [(0,1)] D [] [] [] [] [] [] none
MERGE 2550 [(0,1),(0,0)] D [] [2552,2553,2554,2555] [] [] [((0,0),(0,1))] [] none
DISCARD 2551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [2550] [] [] [] [((0,0),(0,1))] [2552,2553,2554,2555] CONDITIONAL_S
Y_MEAS 2553 [(0,1)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2554 [(0,0)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
DISCARD 2555 [(0,1)] 0 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2556 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2557 [(1,0)] D [] [] [] [] [] [] none
MERGE 2558 [(1,0),(0,0)] D [] [2560,2561,2562,2563] [] [] [((0,0),(1,0))] [] none
DISCARD 2559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [2558] [] [] [] [((0,0),(1,0))] [2560,2561,2562,2563] CONDITIONAL_S
Y_MEAS 2561 [(1,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2562 [(0,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
DISCARD 2563 [(1,0)] 0 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2564 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 2565 [(0,1)] D [] [] [] [] [] [] none
MERGE 2566 [(0,1),(0,0)] D [] [2568,2569,2570,2571] [] [] [((0,0),(0,1))] [] none
DISCARD 2567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [2566] [] [] [] [((0,0),(0,1))] [2568,2569,2570,2571] CONDITIONAL_S
Y_MEAS 2569 [(0,1)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2570 [(0,0)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
DISCARD 2571 [(0,1)] 0 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2572 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2573 [(1,0)] D [] [] [] [] [] [] none
MERGE 2574 [(1,0),(0,0)] D [] [2576,2577,2578,2579] [] [] [((0,0),(1,0))] [] none
DISCARD 2575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [2574] [] [] [] [((0,0),(1,0))] [2576,2577,2578,2579] CONDITIONAL_S
Y_MEAS 2577 [(1,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2578 [(0,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
DISCARD 2579 [(1,0)] 0 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
INJECT_T 2580 [(0,1)] D [] [] [] [] [] [] none
MERGE 2581 [(0,1),(0,0)] D [] [2584,2585,2586,2583] [] [] [((0,0),(0,1))] [] none
DISCARD 2582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2583 [(0,1),(0,0)] D [2581] [] [] [] [((0,0),(0,1))] [2584,2585,2586,2583] CONDITIONAL_S
Y_MEAS 2584 [(0,1)] HALF_D_PLUS_2 [2581] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
IDLE 2585 [(0,0)] HALF_D_PLUS_2 [2581] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
DISCARD 2586 [(0,1)] 0 [2581] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
IDLE 2587 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2588 [(1,0)] D [] [] [] [] [] [] none
MERGE 2589 [(1,0),(0,0)] D [] [2592,2593,2594,2591] [] [] [((0,0),(1,0))] [] none
DISCARD 2590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2591 [(1,0),(0,0)] D [2589] [] [] [] [((0,0),(1,0))] [2592,2593,2594,2591] CONDITIONAL_S
Y_MEAS 2592 [(1,0)] HALF_D_PLUS_2 [2589] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
IDLE 2593 [(0,0)] HALF_D_PLUS_2 [2589] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
DISCARD 2594 [(1,0)] 0 [2589] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
IDLE 2595 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2596 [(0,1)] D [] [] [] [] [] [] none
MERGE 2597 [(0,1),(0,0)] D [] [2600,2601,2602,2599] [] [] [((0,0),(0,1))] [] none
DISCARD 2598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2599 [(0,1),(0,0)] D [2597] [] [] [] [((0,0),(0,1))] [2600,2601,2602,2599] CONDITIONAL_S
Y_MEAS 2600 [(0,1)] HALF_D_PLUS_2 [2597] [] [] [] [] [2600,2601,2602,2599] CONDITIONAL_S
IDLE 2601 [(0,0)] HALF_D_PLUS_2 [2597] [] [] [] [] [2600,2601,2602,2599] CONDITIONAL_S
DISCARD 2602 [(0,1)] 0 [2597] [] [] [] [] [2600,2601,2602,2599] CONDITIONAL_S
IDLE 2603 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 2604 [(1,0)] D [] [] [] [] [] [] none
MERGE 2605 [(1,0),(0,0)] D [] [2608,2609,2610,2607] [] [] [((0,0),(1,0))] [] none
DISCARD 2606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2607 [(1,0),(0,0)] D [2605] [] [] [] [((0,0),(1,0))] [2608,2609,2610,2607] CONDITIONAL_S
Y_MEAS 2608 [(1,0)] HALF_D_PLUS_2 [2605] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
IDLE 2609 [(0,0)] HALF_D_PLUS_2 [2605] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
DISCARD 2610 [(1,0)] 0 [2605] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
IDLE 2611 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 2612 [(0,1)] D [] [] [] [] [] [] none
MERGE 2613 [(0,1),(0,0)] D [] [2616,2617,2618,2615] [] [] [((0,0),(0,1))] [] none
DISCARD 2614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2615 [(0,1),(0,0)] D [2613] [] [] [] [((0,0),(0,1))] [2616,2617,2618,2615] CONDITIONAL_S
Y_MEAS 2616 [(0,1)] HALF_D_PLUS_2 [2613] [] [] [] [] [2616,2617,2618,2615] CONDITIONAL_S
IDLE 2617 [(0,0)] HALF_D_PLUS_2 [2613] [] [] [] [] [2616,2617,2618,2615] CONDITIONAL_S
DISCARD 2618 [(0,1)] 0 [2613] [] [] [] [] [2616,2617,2618,2615] CONDITIONAL_S
IDLE 2619 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2620 [(1,0)] D [] [] [] [] [] [] none
MERGE 2621 [(1,0),(0,0)] D [] [2624,2625,2626,2623] [] [] [((0,0),(1,0))] [] none
DISCARD 2622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2623 [(1,0),(0,0)] D [2621] [] [] [] [((0,0),(1,0))] [2624,2625,2626,2623] CONDITIONAL_S
Y_MEAS 2624 [(1,0)] HALF_D_PLUS_2 [2621] [] [] [] [] [2624,2625,2626,2623] CONDITIONAL_S
IDLE 2625 [(0,0)] HALF_D_PLUS_2 [2621] [] [] [] [] [2624,2625,2626,2623] CONDITIONAL_S
DISCARD 2626 [(1,0)] 0 [2621] [] [] [] [] [2624,2625,2626,2623] CONDITIONAL_S
IDLE 2627 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2628 [(0,1)] D [] [] [] [] [] [] none
MERGE 2629 [(0,1),(0,0)] D [] [2632,2633,2634,2631] [] [] [((0,0),(0,1))] [] none
DISCARD 2630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2631 [(0,1),(0,0)] D [2629] [] [] [] [((0,0),(0,1))] [2632,2633,2634,2631] CONDITIONAL_S
Y_MEAS 2632 [(0,1)] HALF_D_PLUS_2 [2629] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
IDLE 2633 [(0,0)] HALF_D_PLUS_2 [2629] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
DISCARD 2634 [(0,1)] 0 [2629] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
IDLE 2635 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2636 [(1,0)] D [] [] [] [] [] [] none
MERGE 2637 [(1,0),(0,0)] D [] [2640,2641,2642,2639] [] [] [((0,0),(1,0))] [] none
DISCARD 2638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2639 [(1,0),(0,0)] D [2637] [] [] [] [((0,0),(1,0))] [2640,2641,2642,2639] CONDITIONAL_S
Y_MEAS 2640 [(1,0)] HALF_D_PLUS_2 [2637] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
IDLE 2641 [(0,0)] HALF_D_PLUS_2 [2637] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
DISCARD 2642 [(1,0)] 0 [2637] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
IDLE 2643 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2644 [(0,1)] D [] [] [] [] [] [] none
MERGE 2645 [(0,1),(0,0)] D [] [2648,2649,2650,2647] [] [] [((0,0),(0,1))] [] none
DISCARD 2646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2647 [(0,1),(0,0)] D [2645] [] [] [] [((0,0),(0,1))] [2648,2649,2650,2647] CONDITIONAL_S
Y_MEAS 2648 [(0,1)] HALF_D_PLUS_2 [2645] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
IDLE 2649 [(0,0)] HALF_D_PLUS_2 [2645] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
DISCARD 2650 [(0,1)] 0 [2645] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
IDLE 2651 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2652 [(1,0)] D [] [] [] [] [] [] none
MERGE 2653 [(1,0),(0,0)] D [] [2656,2657,2658,2655] [] [] [((0,0),(1,0))] [] none
DISCARD 2654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2655 [(1,0),(0,0)] D [2653] [] [] [] [((0,0),(1,0))] [2656,2657,2658,2655] CONDITIONAL_S
Y_MEAS 2656 [(1,0)] HALF_D_PLUS_2 [2653] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
IDLE 2657 [(0,0)] HALF_D_PLUS_2 [2653] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
DISCARD 2658 [(1,0)] 0 [2653] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
IDLE 2659 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2660 [(0,1)] D [] [] [] [] [] [] none
MERGE 2661 [(0,1),(0,0)] D [] [2664,2665,2666,2663] [] [] [((0,0),(0,1))] [] none
DISCARD 2662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2663 [(0,1),(0,0)] D [2661] [] [] [] [((0,0),(0,1))] [2664,2665,2666,2663] CONDITIONAL_S
Y_MEAS 2664 [(0,1)] HALF_D_PLUS_2 [2661] [] [] [] [] [2664,2665,2666,2663] CONDITIONAL_S
IDLE 2665 [(0,0)] HALF_D_PLUS_2 [2661] [] [] [] [] [2664,2665,2666,2663] CONDITIONAL_S
DISCARD 2666 [(0,1)] 0 [2661] [] [] [] [] [2664,2665,2666,2663] CONDITIONAL_S
IDLE 2667 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2668 [(1,0)] D [] [] [] [] [] [] none
MERGE 2669 [(1,0),(0,0)] D [] [2672,2673,2674,2671] [] [] [((0,0),(1,0))] [] none
DISCARD 2670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2671 [(1,0),(0,0)] D [2669] [] [] [] [((0,0),(1,0))] [2672,2673,2674,2671] CONDITIONAL_S
Y_MEAS 2672 [(1,0)] HALF_D_PLUS_2 [2669] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
IDLE 2673 [(0,0)] HALF_D_PLUS_2 [2669] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
DISCARD 2674 [(1,0)] 0 [2669] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
IDLE 2675 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2676 [(0,1)] D [] [] [] [] [] [] none
MERGE 2677 [(0,1),(0,0)] D [] [2680,2681,2682,2679] [] [] [((0,0),(0,1))] [] none
DISCARD 2678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2679 [(0,1),(0,0)] D [2677] [] [] [] [((0,0),(0,1))] [2680,2681,2682,2679] CONDITIONAL_S
Y_MEAS 2680 [(0,1)] HALF_D_PLUS_2 [2677] [] [] [] [] [2680,2681,2682,2679] CONDITIONAL_S
IDLE 2681 [(0,0)] HALF_D_PLUS_2 [2677] [] [] [] [] [2680,2681,2682,2679] CONDITIONAL_S
DISCARD 2682 [(0,1)] 0 [2677] [] [] [] [] [2680,2681,2682,2679] CONDITIONAL_S
IDLE 2683 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2684 [(1,0)] D [] [] [] [] [] [] none
MERGE 2685 [(1,0),(0,0)] D [] [2688,2689,2690,2687] [] [] [((0,0),(1,0))] [] none
DISCARD 2686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2687 [(1,0),(0,0)] D [2685] [] [] [] [((0,0),(1,0))] [2688,2689,2690,2687] CONDITIONAL_S
Y_MEAS 2688 [(1,0)] HALF_D_PLUS_2 [2685] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
IDLE 2689 [(0,0)] HALF_D_PLUS_2 [2685] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
DISCARD 2690 [(1,0)] 0 [2685] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
IDLE 2691 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2692 [(0,1)] D [] [] [] [] [] [] none
MERGE 2693 [(0,1),(0,0)] D [] [2696,2697,2698,2695] [] [] [((0,0),(0,1))] [] none
DISCARD 2694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2695 [(0,1),(0,0)] D [2693] [] [] [] [((0,0),(0,1))] [2696,2697,2698,2695] CONDITIONAL_S
Y_MEAS 2696 [(0,1)] HALF_D_PLUS_2 [2693] [] [] [] [] [2696,2697,2698,2695] CONDITIONAL_S
IDLE 2697 [(0,0)] HALF_D_PLUS_2 [2693] [] [] [] [] [2696,2697,2698,2695] CONDITIONAL_S
DISCARD 2698 [(0,1)] 0 [2693] [] [] [] [] [2696,2697,2698,2695] CONDITIONAL_S
IDLE 2699 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2700 [(1,0)] D [] [] [] [] [] [] none
MERGE 2701 [(1,0),(0,0)] D [] [2704,2705,2706,2703] [] [] [((0,0),(1,0))] [] none
DISCARD 2702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2703 [(1,0),(0,0)] D [2701] [] [] [] [((0,0),(1,0))] [2704,2705,2706,2703] CONDITIONAL_S
Y_MEAS 2704 [(1,0)] HALF_D_PLUS_2 [2701] [] [] [] [] [2704,2705,2706,2703] CONDITIONAL_S
IDLE 2705 [(0,0)] HALF_D_PLUS_2 [2701] [] [] [] [] [2704,2705,2706,2703] CONDITIONAL_S
DISCARD 2706 [(1,0)] 0 [2701] [] [] [] [] [2704,2705,2706,2703] CONDITIONAL_S
IDLE 2707 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2708 [(0,1)] D [] [] [] [] [] [] none
MERGE 2709 [(0,1),(0,0)] D [] [2712,2713,2714,2711] [] [] [((0,0),(0,1))] [] none
DISCARD 2710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2711 [(0,1),(0,0)] D [2709] [] [] [] [((0,0),(0,1))] [2712,2713,2714,2711] CONDITIONAL_S
Y_MEAS 2712 [(0,1)] HALF_D_PLUS_2 [2709] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
IDLE 2713 [(0,0)] HALF_D_PLUS_2 [2709] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
DISCARD 2714 [(0,1)] 0 [2709] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
IDLE 2715 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2716 [(1,0)] D [] [] [] [] [] [] none
MERGE 2717 [(1,0),(0,0)] D [] [2720,2721,2722,2719] [] [] [((0,0),(1,0))] [] none
DISCARD 2718 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2719 [(1,0),(0,0)] D [2717] [] [] [] [((0,0),(1,0))] [2720,2721,2722,2719] CONDITIONAL_S
Y_MEAS 2720 [(1,0)] HALF_D_PLUS_2 [2717] [] [] [] [] [2720,2721,2722,2719] CONDITIONAL_S
IDLE 2721 [(0,0)] HALF_D_PLUS_2 [2717] [] [] [] [] [2720,2721,2722,2719] CONDITIONAL_S
DISCARD 2722 [(1,0)] 0 [2717] [] [] [] [] [2720,2721,2722,2719] CONDITIONAL_S
IDLE 2723 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2724 [(0,1)] D [] [] [] [] [] [] none
MERGE 2725 [(0,1),(0,0)] D [] [2728,2729,2730,2727] [] [] [((0,0),(0,1))] [] none
DISCARD 2726 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2727 [(0,1),(0,0)] D [2725] [] [] [] [((0,0),(0,1))] [2728,2729,2730,2727] CONDITIONAL_S
Y_MEAS 2728 [(0,1)] HALF_D_PLUS_2 [2725] [] [] [] [] [2728,2729,2730,2727] CONDITIONAL_S
IDLE 2729 [(0,0)] HALF_D_PLUS_2 [2725] [] [] [] [] [2728,2729,2730,2727] CONDITIONAL_S
DISCARD 2730 [(0,1)] 0 [2725] [] [] [] [] [2728,2729,2730,2727] CONDITIONAL_S
IDLE 2731 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2732 [(1,0)] D [] [] [] [] [] [] none
MERGE 2733 [(1,0),(0,0)] D [] [2736,2737,2738,2735] [] [] [((0,0),(1,0))] [] none
DISCARD 2734 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2735 [(1,0),(0,0)] D [2733] [] [] [] [((0,0),(1,0))] [2736,2737,2738,2735] CONDITIONAL_S
Y_MEAS 2736 [(1,0)] HALF_D_PLUS_2 [2733] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
IDLE 2737 [(0,0)] HALF_D_PLUS_2 [2733] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
DISCARD 2738 [(1,0)] 0 [2733] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
IDLE 2739 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2740 [(0,1)] D [] [] [] [] [] [] none
MERGE 2741 [(0,1),(0,0)] D [] [2744,2745,2746,2743] [] [] [((0,0),(0,1))] [] none
DISCARD 2742 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2743 [(0,1),(0,0)] D [2741] [] [] [] [((0,0),(0,1))] [2744,2745,2746,2743] CONDITIONAL_S
Y_MEAS 2744 [(0,1)] HALF_D_PLUS_2 [2741] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
IDLE 2745 [(0,0)] HALF_D_PLUS_2 [2741] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
DISCARD 2746 [(0,1)] 0 [2741] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
IDLE 2747 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2748 [(1,0)] D [] [] [] [] [] [] none
MERGE 2749 [(1,0),(0,0)] D [] [2752,2753,2754,2751] [] [] [((0,0),(1,0))] [] none
DISCARD 2750 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2751 [(1,0),(0,0)] D [2749] [] [] [] [((0,0),(1,0))] [2752,2753,2754,2751] CONDITIONAL_S
Y_MEAS 2752 [(1,0)] HALF_D_PLUS_2 [2749] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
IDLE 2753 [(0,0)] HALF_D_PLUS_2 [2749] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
DISCARD 2754 [(1,0)] 0 [2749] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
IDLE 2755 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2756 [(0,1)] D [] [] [] [] [] [] none
MERGE 2757 [(0,1),(0,0)] D [] [2760,2761,2762,2759] [] [] [((0,0),(0,1))] [] none
DISCARD 2758 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2759 [(0,1),(0,0)] D [2757] [] [] [] [((0,0),(0,1))] [2760,2761,2762,2759] CONDITIONAL_S
Y_MEAS 2760 [(0,1)] HALF_D_PLUS_2 [2757] [] [] [] [] [2760,2761,2762,2759] CONDITIONAL_S
IDLE 2761 [(0,0)] HALF_D_PLUS_2 [2757] [] [] [] [] [2760,2761,2762,2759] CONDITIONAL_S
DISCARD 2762 [(0,1)] 0 [2757] [] [] [] [] [2760,2761,2762,2759] CONDITIONAL_S
IDLE 2763 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2764 [(1,0)] D [] [] [] [] [] [] none
MERGE 2765 [(1,0),(0,0)] D [] [2768,2769,2770,2767] [] [] [((0,0),(1,0))] [] none
DISCARD 2766 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2767 [(1,0),(0,0)] D [2765] [] [] [] [((0,0),(1,0))] [2768,2769,2770,2767] CONDITIONAL_S
Y_MEAS 2768 [(1,0)] HALF_D_PLUS_2 [2765] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
IDLE 2769 [(0,0)] HALF_D_PLUS_2 [2765] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
DISCARD 2770 [(1,0)] 0 [2765] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
IDLE 2771 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2772 [(0,1)] D [] [] [] [] [] [] none
MERGE 2773 [(0,1),(0,0)] D [] [2776,2777,2778,2775] [] [] [((0,0),(0,1))] [] none
DISCARD 2774 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2775 [(0,1),(0,0)] D [2773] [] [] [] [((0,0),(0,1))] [2776,2777,2778,2775] CONDITIONAL_S
Y_MEAS 2776 [(0,1)] HALF_D_PLUS_2 [2773] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
IDLE 2777 [(0,0)] HALF_D_PLUS_2 [2773] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
DISCARD 2778 [(0,1)] 0 [2773] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
IDLE 2779 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2780 [(1,0)] D [] [] [] [] [] [] none
MERGE 2781 [(1,0),(0,0)] D [] [2784,2785,2786,2783] [] [] [((0,0),(1,0))] [] none
DISCARD 2782 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2783 [(1,0),(0,0)] D [2781] [] [] [] [((0,0),(1,0))] [2784,2785,2786,2783] CONDITIONAL_S
Y_MEAS 2784 [(1,0)] HALF_D_PLUS_2 [2781] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
IDLE 2785 [(0,0)] HALF_D_PLUS_2 [2781] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
DISCARD 2786 [(1,0)] 0 [2781] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
IDLE 2787 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2788 [(0,1)] D [] [] [] [] [] [] none
MERGE 2789 [(0,1),(0,0)] D [] [2792,2793,2794,2791] [] [] [((0,0),(0,1))] [] none
DISCARD 2790 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2791 [(0,1),(0,0)] D [2789] [] [] [] [((0,0),(0,1))] [2792,2793,2794,2791] CONDITIONAL_S
Y_MEAS 2792 [(0,1)] HALF_D_PLUS_2 [2789] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
IDLE 2793 [(0,0)] HALF_D_PLUS_2 [2789] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
DISCARD 2794 [(0,1)] 0 [2789] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
IDLE 2795 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2796 [(1,0)] D [] [] [] [] [] [] none
MERGE 2797 [(1,0),(0,0)] D [] [2800,2801,2802,2799] [] [] [((0,0),(1,0))] [] none
DISCARD 2798 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2799 [(1,0),(0,0)] D [2797] [] [] [] [((0,0),(1,0))] [2800,2801,2802,2799] CONDITIONAL_S
Y_MEAS 2800 [(1,0)] HALF_D_PLUS_2 [2797] [] [] [] [] [2800,2801,2802,2799] CONDITIONAL_S
IDLE 2801 [(0,0)] HALF_D_PLUS_2 [2797] [] [] [] [] [2800,2801,2802,2799] CONDITIONAL_S
DISCARD 2802 [(1,0)] 0 [2797] [] [] [] [] [2800,2801,2802,2799] CONDITIONAL_S
IDLE 2803 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2804 [(0,1)] D [] [] [] [] [] [] none
MERGE 2805 [(0,1),(0,0)] D [] [2808,2809,2810,2807] [] [] [((0,0),(0,1))] [] none
DISCARD 2806 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2807 [(0,1),(0,0)] D [2805] [] [] [] [((0,0),(0,1))] [2808,2809,2810,2807] CONDITIONAL_S
Y_MEAS 2808 [(0,1)] HALF_D_PLUS_2 [2805] [] [] [] [] [2808,2809,2810,2807] CONDITIONAL_S
IDLE 2809 [(0,0)] HALF_D_PLUS_2 [2805] [] [] [] [] [2808,2809,2810,2807] CONDITIONAL_S
DISCARD 2810 [(0,1)] 0 [2805] [] [] [] [] [2808,2809,2810,2807] CONDITIONAL_S
IDLE 2811 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2812 [(1,0)] D [] [] [] [] [] [] none
MERGE 2813 [(1,0),(0,0)] D [] [2816,2817,2818,2815] [] [] [((0,0),(1,0))] [] none
DISCARD 2814 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2815 [(1,0),(0,0)] D [2813] [] [] [] [((0,0),(1,0))] [2816,2817,2818,2815] CONDITIONAL_S
Y_MEAS 2816 [(1,0)] HALF_D_PLUS_2 [2813] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
IDLE 2817 [(0,0)] HALF_D_PLUS_2 [2813] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
DISCARD 2818 [(1,0)] 0 [2813] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
IDLE 2819 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2820 [(0,1)] D [] [] [] [] [] [] none
MERGE 2821 [(0,1),(0,0)] D [] [2824,2825,2826,2823] [] [] [((0,0),(0,1))] [] none
DISCARD 2822 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2823 [(0,1),(0,0)] D [2821] [] [] [] [((0,0),(0,1))] [2824,2825,2826,2823] CONDITIONAL_S
Y_MEAS 2824 [(0,1)] HALF_D_PLUS_2 [2821] [] [] [] [] [2824,2825,2826,2823] CONDITIONAL_S
IDLE 2825 [(0,0)] HALF_D_PLUS_2 [2821] [] [] [] [] [2824,2825,2826,2823] CONDITIONAL_S
DISCARD 2826 [(0,1)] 0 [2821] [] [] [] [] [2824,2825,2826,2823] CONDITIONAL_S
IDLE 2827 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2828 [(1,0)] D [] [] [] [] [] [] none
MERGE 2829 [(1,0),(0,0)] D [] [2832,2833,2834,2831] [] [] [((0,0),(1,0))] [] none
DISCARD 2830 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2831 [(1,0),(0,0)] D [2829] [] [] [] [((0,0),(1,0))] [2832,2833,2834,2831] CONDITIONAL_S
Y_MEAS 2832 [(1,0)] HALF_D_PLUS_2 [2829] [] [] [] [] [2832,2833,2834,2831] CONDITIONAL_S
IDLE 2833 [(0,0)] HALF_D_PLUS_2 [2829] [] [] [] [] [2832,2833,2834,2831] CONDITIONAL_S
DISCARD 2834 [(1,0)] 0 [2829] [] [] [] [] [2832,2833,2834,2831] CONDITIONAL_S
IDLE 2835 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2836 [(0,1)] D [] [] [] [] [] [] none
MERGE 2837 [(0,1),(0,0)] D [] [2840,2841,2842,2839] [] [] [((0,0),(0,1))] [] none
DISCARD 2838 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2839 [(0,1),(0,0)] D [2837] [] [] [] [((0,0),(0,1))] [2840,2841,2842,2839] CONDITIONAL_S
Y_MEAS 2840 [(0,1)] HALF_D_PLUS_2 [2837] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
IDLE 2841 [(0,0)] HALF_D_PLUS_2 [2837] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
DISCARD 2842 [(0,1)] 0 [2837] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
IDLE 2843 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2844 [(1,0)] D [] [] [] [] [] [] none
MERGE 2845 [(1,0),(0,0)] D [] [2848,2849,2850,2847] [] [] [((0,0),(1,0))] [] none
DISCARD 2846 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2847 [(1,0),(0,0)] D [2845] [] [] [] [((0,0),(1,0))] [2848,2849,2850,2847] CONDITIONAL_S
Y_MEAS 2848 [(1,0)] HALF_D_PLUS_2 [2845] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
IDLE 2849 [(0,0)] HALF_D_PLUS_2 [2845] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
DISCARD 2850 [(1,0)] 0 [2845] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
IDLE 2851 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2852 [(0,1)] D [] [] [] [] [] [] none
MERGE 2853 [(0,1),(0,0)] D [] [2856,2857,2858,2855] [] [] [((0,0),(0,1))] [] none
DISCARD 2854 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2855 [(0,1),(0,0)] D [2853] [] [] [] [((0,0),(0,1))] [2856,2857,2858,2855] CONDITIONAL_S
Y_MEAS 2856 [(0,1)] HALF_D_PLUS_2 [2853] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
IDLE 2857 [(0,0)] HALF_D_PLUS_2 [2853] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
DISCARD 2858 [(0,1)] 0 [2853] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
IDLE 2859 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 2860 [(1,0)] D [] [] [] [] [] [] none
MERGE 2861 [(1,0),(0,0)] D [] [2864,2865,2866,2863] [] [] [((0,0),(1,0))] [] none
DISCARD 2862 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2863 [(1,0),(0,0)] D [2861] [] [] [] [((0,0),(1,0))] [2864,2865,2866,2863] CONDITIONAL_S
Y_MEAS 2864 [(1,0)] HALF_D_PLUS_2 [2861] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
IDLE 2865 [(0,0)] HALF_D_PLUS_2 [2861] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
DISCARD 2866 [(1,0)] 0 [2861] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
IDLE 2867 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2868 [(0,1)] D [] [] [] [] [] [] none
MERGE 2869 [(0,1),(0,0)] D [] [2872,2873,2874,2871] [] [] [((0,0),(0,1))] [] none
DISCARD 2870 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2871 [(0,1),(0,0)] D [2869] [] [] [] [((0,0),(0,1))] [2872,2873,2874,2871] CONDITIONAL_S
Y_MEAS 2872 [(0,1)] HALF_D_PLUS_2 [2869] [] [] [] [] [2872,2873,2874,2871] CONDITIONAL_S
IDLE 2873 [(0,0)] HALF_D_PLUS_2 [2869] [] [] [] [] [2872,2873,2874,2871] CONDITIONAL_S
DISCARD 2874 [(0,1)] 0 [2869] [] [] [] [] [2872,2873,2874,2871] CONDITIONAL_S
IDLE 2875 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2876 [(1,0)] D [] [] [] [] [] [] none
MERGE 2877 [(1,0),(0,0)] D [] [2880,2881,2882,2879] [] [] [((0,0),(1,0))] [] none
DISCARD 2878 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2879 [(1,0),(0,0)] D [2877] [] [] [] [((0,0),(1,0))] [2880,2881,2882,2879] CONDITIONAL_S
Y_MEAS 2880 [(1,0)] HALF_D_PLUS_2 [2877] [] [] [] [] [2880,2881,2882,2879] CONDITIONAL_S
IDLE 2881 [(0,0)] HALF_D_PLUS_2 [2877] [] [] [] [] [2880,2881,2882,2879] CONDITIONAL_S
DISCARD 2882 [(1,0)] 0 [2877] [] [] [] [] [2880,2881,2882,2879] CONDITIONAL_S
IDLE 2883 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2884 [(0,1)] D [] [] [] [] [] [] none
MERGE 2885 [(0,1),(0,0)] D [] [2888,2889,2890,2887] [] [] [((0,0),(0,1))] [] none
DISCARD 2886 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2887 [(0,1),(0,0)] D [2885] [] [] [] [((0,0),(0,1))] [2888,2889,2890,2887] CONDITIONAL_S
Y_MEAS 2888 [(0,1)] HALF_D_PLUS_2 [2885] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
IDLE 2889 [(0,0)] HALF_D_PLUS_2 [2885] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
DISCARD 2890 [(0,1)] 0 [2885] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
IDLE 2891 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2892 [(1,0)] D [] [] [] [] [] [] none
MERGE 2893 [(1,0),(0,0)] D [] [2896,2897,2898,2895] [] [] [((0,0),(1,0))] [] none
DISCARD 2894 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2895 [(1,0),(0,0)] D [2893] [] [] [] [((0,0),(1,0))] [2896,2897,2898,2895] CONDITIONAL_S
Y_MEAS 2896 [(1,0)] HALF_D_PLUS_2 [2893] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
IDLE 2897 [(0,0)] HALF_D_PLUS_2 [2893] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
DISCARD 2898 [(1,0)] 0 [2893] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
IDLE 2899 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 2900 [(0,1)] D [] [] [] [] [] [] none
MERGE 2901 [(0,1),(0,0)] D [] [2904,2905,2906,2903] [] [] [((0,0),(0,1))] [] none
DISCARD 2902 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2903 [(0,1),(0,0)] D [2901] [] [] [] [((0,0),(0,1))] [2904,2905,2906,2903] CONDITIONAL_S
Y_MEAS 2904 [(0,1)] HALF_D_PLUS_2 [2901] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
IDLE 2905 [(0,0)] HALF_D_PLUS_2 [2901] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
DISCARD 2906 [(0,1)] 0 [2901] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
IDLE 2907 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2908 [(1,0)] D [] [] [] [] [] [] none
MERGE 2909 [(1,0),(0,0)] D [] [2912,2913,2914,2911] [] [] [((0,0),(1,0))] [] none
DISCARD 2910 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2911 [(1,0),(0,0)] D [2909] [] [] [] [((0,0),(1,0))] [2912,2913,2914,2911] CONDITIONAL_S
Y_MEAS 2912 [(1,0)] HALF_D_PLUS_2 [2909] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
IDLE 2913 [(0,0)] HALF_D_PLUS_2 [2909] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
DISCARD 2914 [(1,0)] 0 [2909] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
IDLE 2915 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2916 [(0,1)] D [] [] [] [] [] [] none
MERGE 2917 [(0,1),(0,0)] D [] [2920,2921,2922,2919] [] [] [((0,0),(0,1))] [] none
DISCARD 2918 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2919 [(0,1),(0,0)] D [2917] [] [] [] [((0,0),(0,1))] [2920,2921,2922,2919] CONDITIONAL_S
Y_MEAS 2920 [(0,1)] HALF_D_PLUS_2 [2917] [] [] [] [] [2920,2921,2922,2919] CONDITIONAL_S
IDLE 2921 [(0,0)] HALF_D_PLUS_2 [2917] [] [] [] [] [2920,2921,2922,2919] CONDITIONAL_S
DISCARD 2922 [(0,1)] 0 [2917] [] [] [] [] [2920,2921,2922,2919] CONDITIONAL_S
IDLE 2923 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2924 [(1,0)] D [] [] [] [] [] [] none
MERGE 2925 [(1,0),(0,0)] D [] [2928,2929,2930,2927] [] [] [((0,0),(1,0))] [] none
DISCARD 2926 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2927 [(1,0),(0,0)] D [2925] [] [] [] [((0,0),(1,0))] [2928,2929,2930,2927] CONDITIONAL_S
Y_MEAS 2928 [(1,0)] HALF_D_PLUS_2 [2925] [] [] [] [] [2928,2929,2930,2927] CONDITIONAL_S
IDLE 2929 [(0,0)] HALF_D_PLUS_2 [2925] [] [] [] [] [2928,2929,2930,2927] CONDITIONAL_S
DISCARD 2930 [(1,0)] 0 [2925] [] [] [] [] [2928,2929,2930,2927] CONDITIONAL_S
INJECT_T 2931 [(0,1)] D [] [] [] [] [] [] none
MERGE 2932 [(0,1),(0,0)] D [] [2936,2937,2934,2935] [] [] [((0,0),(0,1))] [] none
DISCARD 2933 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2934 [(0,1),(0,0)] D [2932] [] [] [] [((0,0),(0,1))] [2936,2937,2934,2935] CONDITIONAL_S
Y_MEAS 2935 [(0,1)] HALF_D_PLUS_2 [2932] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
IDLE 2936 [(0,0)] HALF_D_PLUS_2 [2932] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
DISCARD 2937 [(0,1)] 0 [2932] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
IDLE 2938 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2939 [(1,0)] D [] [] [] [] [] [] none
MERGE 2940 [(1,0),(0,0)] D [] [2944,2945,2942,2943] [] [] [((0,0),(1,0))] [] none
DISCARD 2941 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2942 [(1,0),(0,0)] D [2940] [] [] [] [((0,0),(1,0))] [2944,2945,2942,2943] CONDITIONAL_S
Y_MEAS 2943 [(1,0)] HALF_D_PLUS_2 [2940] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
IDLE 2944 [(0,0)] HALF_D_PLUS_2 [2940] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
DISCARD 2945 [(1,0)] 0 [2940] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
IDLE 2946 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2947 [(0,1)] D [] [] [] [] [] [] none
MERGE 2948 [(0,1),(0,0)] D [] [2952,2953,2950,2951] [] [] [((0,0),(0,1))] [] none
DISCARD 2949 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2950 [(0,1),(0,0)] D [2948] [] [] [] [((0,0),(0,1))] [2952,2953,2950,2951] CONDITIONAL_S
Y_MEAS 2951 [(0,1)] HALF_D_PLUS_2 [2948] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
IDLE 2952 [(0,0)] HALF_D_PLUS_2 [2948] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
DISCARD 2953 [(0,1)] 0 [2948] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
IDLE 2954 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2955 [(1,0)] D [] [] [] [] [] [] none
MERGE 2956 [(1,0),(0,0)] D [] [2960,2961,2958,2959] [] [] [((0,0),(1,0))] [] none
DISCARD 2957 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2958 [(1,0),(0,0)] D [2956] [] [] [] [((0,0),(1,0))] [2960,2961,2958,2959] CONDITIONAL_S
Y_MEAS 2959 [(1,0)] HALF_D_PLUS_2 [2956] [] [] [] [] [2960,2961,2958,2959] CONDITIONAL_S
IDLE 2960 [(0,0)] HALF_D_PLUS_2 [2956] [] [] [] [] [2960,2961,2958,2959] CONDITIONAL_S
DISCARD 2961 [(1,0)] 0 [2956] [] [] [] [] [2960,2961,2958,2959] CONDITIONAL_S
IDLE 2962 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2963 [(0,1)] D [] [] [] [] [] [] none
MERGE 2964 [(0,1),(0,0)] D [] [2968,2969,2966,2967] [] [] [((0,0),(0,1))] [] none
DISCARD 2965 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2966 [(0,1),(0,0)] D [2964] [] [] [] [((0,0),(0,1))] [2968,2969,2966,2967] CONDITIONAL_S
Y_MEAS 2967 [(0,1)] HALF_D_PLUS_2 [2964] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
IDLE 2968 [(0,0)] HALF_D_PLUS_2 [2964] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
DISCARD 2969 [(0,1)] 0 [2964] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
IDLE 2970 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2971 [(1,0)] D [] [] [] [] [] [] none
MERGE 2972 [(1,0),(0,0)] D [] [2976,2977,2974,2975] [] [] [((0,0),(1,0))] [] none
DISCARD 2973 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2974 [(1,0),(0,0)] D [2972] [] [] [] [((0,0),(1,0))] [2976,2977,2974,2975] CONDITIONAL_S
Y_MEAS 2975 [(1,0)] HALF_D_PLUS_2 [2972] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
IDLE 2976 [(0,0)] HALF_D_PLUS_2 [2972] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
DISCARD 2977 [(1,0)] 0 [2972] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
IDLE 2978 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2979 [(0,1)] D [] [] [] [] [] [] none
MERGE 2980 [(0,1),(0,0)] D [] [2984,2985,2982,2983] [] [] [((0,0),(0,1))] [] none
DISCARD 2981 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2982 [(0,1),(0,0)] D [2980] [] [] [] [((0,0),(0,1))] [2984,2985,2982,2983] CONDITIONAL_S
Y_MEAS 2983 [(0,1)] HALF_D_PLUS_2 [2980] [] [] [] [] [2984,2985,2982,2983] CONDITIONAL_S
IDLE 2984 [(0,0)] HALF_D_PLUS_2 [2980] [] [] [] [] [2984,2985,2982,2983] CONDITIONAL_S
DISCARD 2985 [(0,1)] 0 [2980] [] [] [] [] [2984,2985,2982,2983] CONDITIONAL_S
IDLE 2986 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 2987 [(1,0)] D [] [] [] [] [] [] none
MERGE 2988 [(1,0),(0,0)] D [] [2992,2993,2990,2991] [] [] [((0,0),(1,0))] [] none
DISCARD 2989 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2990 [(1,0),(0,0)] D [2988] [] [] [] [((0,0),(1,0))] [2992,2993,2990,2991] CONDITIONAL_S
Y_MEAS 2991 [(1,0)] HALF_D_PLUS_2 [2988] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
IDLE 2992 [(0,0)] HALF_D_PLUS_2 [2988] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
DISCARD 2993 [(1,0)] 0 [2988] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
IDLE 2994 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2995 [(0,1)] D [] [] [] [] [] [] none
MERGE 2996 [(0,1),(0,0)] D [] [3000,3001,2998,2999] [] [] [((0,0),(0,1))] [] none
DISCARD 2997 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2998 [(0,1),(0,0)] D [2996] [] [] [] [((0,0),(0,1))] [3000,3001,2998,2999] CONDITIONAL_S
Y_MEAS 2999 [(0,1)] HALF_D_PLUS_2 [2996] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
IDLE 3000 [(0,0)] HALF_D_PLUS_2 [2996] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
DISCARD 3001 [(0,1)] 0 [2996] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
IDLE 3002 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 3003 [(1,0)] D [] [] [] [] [] [] none
MERGE 3004 [(1,0),(0,0)] D [] [3008,3009,3006,3007] [] [] [((0,0),(1,0))] [] none
DISCARD 3005 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3006 [(1,0),(0,0)] D [3004] [] [] [] [((0,0),(1,0))] [3008,3009,3006,3007] CONDITIONAL_S
Y_MEAS 3007 [(1,0)] HALF_D_PLUS_2 [3004] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
IDLE 3008 [(0,0)] HALF_D_PLUS_2 [3004] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
DISCARD 3009 [(1,0)] 0 [3004] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
IDLE 3010 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3011 [(0,1)] D [] [] [] [] [] [] none
MERGE 3012 [(0,1),(0,0)] D [] [3016,3017,3014,3015] [] [] [((0,0),(0,1))] [] none
DISCARD 3013 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3014 [(0,1),(0,0)] D [3012] [] [] [] [((0,0),(0,1))] [3016,3017,3014,3015] CONDITIONAL_S
Y_MEAS 3015 [(0,1)] HALF_D_PLUS_2 [3012] [] [] [] [] [3016,3017,3014,3015] CONDITIONAL_S
IDLE 3016 [(0,0)] HALF_D_PLUS_2 [3012] [] [] [] [] [3016,3017,3014,3015] CONDITIONAL_S
DISCARD 3017 [(0,1)] 0 [3012] [] [] [] [] [3016,3017,3014,3015] CONDITIONAL_S
IDLE 3018 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3019 [(1,0)] D [] [] [] [] [] [] none
MERGE 3020 [(1,0),(0,0)] D [] [3024,3025,3022,3023] [] [] [((0,0),(1,0))] [] none
DISCARD 3021 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3022 [(1,0),(0,0)] D [3020] [] [] [] [((0,0),(1,0))] [3024,3025,3022,3023] CONDITIONAL_S
Y_MEAS 3023 [(1,0)] HALF_D_PLUS_2 [3020] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
IDLE 3024 [(0,0)] HALF_D_PLUS_2 [3020] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
DISCARD 3025 [(1,0)] 0 [3020] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
IDLE 3026 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3027 [(0,1)] D [] [] [] [] [] [] none
MERGE 3028 [(0,1),(0,0)] D [] [3032,3033,3030,3031] [] [] [((0,0),(0,1))] [] none
DISCARD 3029 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3030 [(0,1),(0,0)] D [3028] [] [] [] [((0,0),(0,1))] [3032,3033,3030,3031] CONDITIONAL_S
Y_MEAS 3031 [(0,1)] HALF_D_PLUS_2 [3028] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
IDLE 3032 [(0,0)] HALF_D_PLUS_2 [3028] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
DISCARD 3033 [(0,1)] 0 [3028] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
IDLE 3034 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3035 [(1,0)] D [] [] [] [] [] [] none
MERGE 3036 [(1,0),(0,0)] D [] [3040,3041,3038,3039] [] [] [((0,0),(1,0))] [] none
DISCARD 3037 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3038 [(1,0),(0,0)] D [3036] [] [] [] [((0,0),(1,0))] [3040,3041,3038,3039] CONDITIONAL_S
Y_MEAS 3039 [(1,0)] HALF_D_PLUS_2 [3036] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
IDLE 3040 [(0,0)] HALF_D_PLUS_2 [3036] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
DISCARD 3041 [(1,0)] 0 [3036] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
IDLE 3042 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3043 [(0,1)] D [] [] [] [] [] [] none
MERGE 3044 [(0,1),(0,0)] D [] [3048,3049,3046,3047] [] [] [((0,0),(0,1))] [] none
DISCARD 3045 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3046 [(0,1),(0,0)] D [3044] [] [] [] [((0,0),(0,1))] [3048,3049,3046,3047] CONDITIONAL_S
Y_MEAS 3047 [(0,1)] HALF_D_PLUS_2 [3044] [] [] [] [] [3048,3049,3046,3047] CONDITIONAL_S
IDLE 3048 [(0,0)] HALF_D_PLUS_2 [3044] [] [] [] [] [3048,3049,3046,3047] CONDITIONAL_S
DISCARD 3049 [(0,1)] 0 [3044] [] [] [] [] [3048,3049,3046,3047] CONDITIONAL_S
IDLE 3050 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3051 [(1,0)] D [] [] [] [] [] [] none
MERGE 3052 [(1,0),(0,0)] D [] [3056,3057,3054,3055] [] [] [((0,0),(1,0))] [] none
DISCARD 3053 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3054 [(1,0),(0,0)] D [3052] [] [] [] [((0,0),(1,0))] [3056,3057,3054,3055] CONDITIONAL_S
Y_MEAS 3055 [(1,0)] HALF_D_PLUS_2 [3052] [] [] [] [] [3056,3057,3054,3055] CONDITIONAL_S
IDLE 3056 [(0,0)] HALF_D_PLUS_2 [3052] [] [] [] [] [3056,3057,3054,3055] CONDITIONAL_S
DISCARD 3057 [(1,0)] 0 [3052] [] [] [] [] [3056,3057,3054,3055] CONDITIONAL_S
IDLE 3058 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 3059 [(0,1)] D [] [] [] [] [] [] none
MERGE 3060 [(0,1),(0,0)] D [] [3064,3065,3062,3063] [] [] [((0,0),(0,1))] [] none
DISCARD 3061 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3062 [(0,1),(0,0)] D [3060] [] [] [] [((0,0),(0,1))] [3064,3065,3062,3063] CONDITIONAL_S
Y_MEAS 3063 [(0,1)] HALF_D_PLUS_2 [3060] [] [] [] [] [3064,3065,3062,3063] CONDITIONAL_S
IDLE 3064 [(0,0)] HALF_D_PLUS_2 [3060] [] [] [] [] [3064,3065,3062,3063] CONDITIONAL_S
DISCARD 3065 [(0,1)] 0 [3060] [] [] [] [] [3064,3065,3062,3063] CONDITIONAL_S
IDLE 3066 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3067 [(1,0)] D [] [] [] [] [] [] none
MERGE 3068 [(1,0),(0,0)] D [] [3072,3073,3070,3071] [] [] [((0,0),(1,0))] [] none
DISCARD 3069 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3070 [(1,0),(0,0)] D [3068] [] [] [] [((0,0),(1,0))] [3072,3073,3070,3071] CONDITIONAL_S
Y_MEAS 3071 [(1,0)] HALF_D_PLUS_2 [3068] [] [] [] [] [3072,3073,3070,3071] CONDITIONAL_S
IDLE 3072 [(0,0)] HALF_D_PLUS_2 [3068] [] [] [] [] [3072,3073,3070,3071] CONDITIONAL_S
DISCARD 3073 [(1,0)] 0 [3068] [] [] [] [] [3072,3073,3070,3071] CONDITIONAL_S
IDLE 3074 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3075 [(0,1)] D [] [] [] [] [] [] none
MERGE 3076 [(0,1),(0,0)] D [] [3080,3081,3078,3079] [] [] [((0,0),(0,1))] [] none
DISCARD 3077 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3078 [(0,1),(0,0)] D [3076] [] [] [] [((0,0),(0,1))] [3080,3081,3078,3079] CONDITIONAL_S
Y_MEAS 3079 [(0,1)] HALF_D_PLUS_2 [3076] [] [] [] [] [3080,3081,3078,3079] CONDITIONAL_S
IDLE 3080 [(0,0)] HALF_D_PLUS_2 [3076] [] [] [] [] [3080,3081,3078,3079] CONDITIONAL_S
DISCARD 3081 [(0,1)] 0 [3076] [] [] [] [] [3080,3081,3078,3079] CONDITIONAL_S
IDLE 3082 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3083 [(1,0)] D [] [] [] [] [] [] none
MERGE 3084 [(1,0),(0,0)] D [] [3088,3089,3086,3087] [] [] [((0,0),(1,0))] [] none
DISCARD 3085 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3086 [(1,0),(0,0)] D [3084] [] [] [] [((0,0),(1,0))] [3088,3089,3086,3087] CONDITIONAL_S
Y_MEAS 3087 [(1,0)] HALF_D_PLUS_2 [3084] [] [] [] [] [3088,3089,3086,3087] CONDITIONAL_S
IDLE 3088 [(0,0)] HALF_D_PLUS_2 [3084] [] [] [] [] [3088,3089,3086,3087] CONDITIONAL_S
DISCARD 3089 [(1,0)] 0 [3084] [] [] [] [] [3088,3089,3086,3087] CONDITIONAL_S
IDLE 3090 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3091 [(0,1)] D [] [] [] [] [] [] none
MERGE 3092 [(0,1),(0,0)] D [] [3096,3097,3094,3095] [] [] [((0,0),(0,1))] [] none
DISCARD 3093 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3094 [(0,1),(0,0)] D [3092] [] [] [] [((0,0),(0,1))] [3096,3097,3094,3095] CONDITIONAL_S
Y_MEAS 3095 [(0,1)] HALF_D_PLUS_2 [3092] [] [] [] [] [3096,3097,3094,3095] CONDITIONAL_S
IDLE 3096 [(0,0)] HALF_D_PLUS_2 [3092] [] [] [] [] [3096,3097,3094,3095] CONDITIONAL_S
DISCARD 3097 [(0,1)] 0 [3092] [] [] [] [] [3096,3097,3094,3095] CONDITIONAL_S
IDLE 3098 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3099 [(1,0)] D [] [] [] [] [] [] none
MERGE 3100 [(1,0),(0,0)] D [] [3104,3105,3102,3103] [] [] [((0,0),(1,0))] [] none
DISCARD 3101 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3102 [(1,0),(0,0)] D [3100] [] [] [] [((0,0),(1,0))] [3104,3105,3102,3103] CONDITIONAL_S
Y_MEAS 3103 [(1,0)] HALF_D_PLUS_2 [3100] [] [] [] [] [3104,3105,3102,3103] CONDITIONAL_S
IDLE 3104 [(0,0)] HALF_D_PLUS_2 [3100] [] [] [] [] [3104,3105,3102,3103] CONDITIONAL_S
DISCARD 3105 [(1,0)] 0 [3100] [] [] [] [] [3104,3105,3102,3103] CONDITIONAL_S
IDLE 3106 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3107 [(0,1)] D [] [] [] [] [] [] none
MERGE 3108 [(0,1),(0,0)] D [] [3112,3113,3110,3111] [] [] [((0,0),(0,1))] [] none
DISCARD 3109 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3110 [(0,1),(0,0)] D [3108] [] [] [] [((0,0),(0,1))] [3112,3113,3110,3111] CONDITIONAL_S
Y_MEAS 3111 [(0,1)] HALF_D_PLUS_2 [3108] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
IDLE 3112 [(0,0)] HALF_D_PLUS_2 [3108] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
DISCARD 3113 [(0,1)] 0 [3108] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
IDLE 3114 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 3115 [(1,0)] D [] [] [] [] [] [] none
MERGE 3116 [(1,0),(0,0)] D [] [3120,3121,3118,3119] [] [] [((0,0),(1,0))] [] none
DISCARD 3117 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3118 [(1,0),(0,0)] D [3116] [] [] [] [((0,0),(1,0))] [3120,3121,3118,3119] CONDITIONAL_S
Y_MEAS 3119 [(1,0)] HALF_D_PLUS_2 [3116] [] [] [] [] [3120,3121,3118,3119] CONDITIONAL_S
IDLE 3120 [(0,0)] HALF_D_PLUS_2 [3116] [] [] [] [] [3120,3121,3118,3119] CONDITIONAL_S
DISCARD 3121 [(1,0)] 0 [3116] [] [] [] [] [3120,3121,3118,3119] CONDITIONAL_S
IDLE 3122 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3123 [(0,1)] D [] [] [] [] [] [] none
MERGE 3124 [(0,1),(0,0)] D [] [3128,3129,3126,3127] [] [] [((0,0),(0,1))] [] none
DISCARD 3125 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3126 [(0,1),(0,0)] D [3124] [] [] [] [((0,0),(0,1))] [3128,3129,3126,3127] CONDITIONAL_S
Y_MEAS 3127 [(0,1)] HALF_D_PLUS_2 [3124] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
IDLE 3128 [(0,0)] HALF_D_PLUS_2 [3124] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
DISCARD 3129 [(0,1)] 0 [3124] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
IDLE 3130 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3131 [(1,0)] D [] [] [] [] [] [] none
MERGE 3132 [(1,0),(0,0)] D [] [3136,3137,3134,3135] [] [] [((0,0),(1,0))] [] none
DISCARD 3133 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3134 [(1,0),(0,0)] D [3132] [] [] [] [((0,0),(1,0))] [3136,3137,3134,3135] CONDITIONAL_S
Y_MEAS 3135 [(1,0)] HALF_D_PLUS_2 [3132] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
IDLE 3136 [(0,0)] HALF_D_PLUS_2 [3132] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
DISCARD 3137 [(1,0)] 0 [3132] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
IDLE 3138 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3139 [(0,1)] D [] [] [] [] [] [] none
MERGE 3140 [(0,1),(0,0)] D [] [3144,3145,3142,3143] [] [] [((0,0),(0,1))] [] none
DISCARD 3141 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3142 [(0,1),(0,0)] D [3140] [] [] [] [((0,0),(0,1))] [3144,3145,3142,3143] CONDITIONAL_S
Y_MEAS 3143 [(0,1)] HALF_D_PLUS_2 [3140] [] [] [] [] [3144,3145,3142,3143] CONDITIONAL_S
IDLE 3144 [(0,0)] HALF_D_PLUS_2 [3140] [] [] [] [] [3144,3145,3142,3143] CONDITIONAL_S
DISCARD 3145 [(0,1)] 0 [3140] [] [] [] [] [3144,3145,3142,3143] CONDITIONAL_S
IDLE 3146 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3147 [(1,0)] D [] [] [] [] [] [] none
MERGE 3148 [(1,0),(0,0)] D [] [3152,3153,3150,3151] [] [] [((0,0),(1,0))] [] none
DISCARD 3149 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3150 [(1,0),(0,0)] D [3148] [] [] [] [((0,0),(1,0))] [3152,3153,3150,3151] CONDITIONAL_S
Y_MEAS 3151 [(1,0)] HALF_D_PLUS_2 [3148] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
IDLE 3152 [(0,0)] HALF_D_PLUS_2 [3148] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
DISCARD 3153 [(1,0)] 0 [3148] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
IDLE 3154 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 3155 [(0,1)] D [] [] [] [] [] [] none
MERGE 3156 [(0,1),(0,0)] D [] [3160,3161,3158,3159] [] [] [((0,0),(0,1))] [] none
DISCARD 3157 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3158 [(0,1),(0,0)] D [3156] [] [] [] [((0,0),(0,1))] [3160,3161,3158,3159] CONDITIONAL_S
Y_MEAS 3159 [(0,1)] HALF_D_PLUS_2 [3156] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
IDLE 3160 [(0,0)] HALF_D_PLUS_2 [3156] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
DISCARD 3161 [(0,1)] 0 [3156] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
IDLE 3162 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3163 [(1,0)] D [] [] [] [] [] [] none
MERGE 3164 [(1,0),(0,0)] D [] [3168,3169,3166,3167] [] [] [((0,0),(1,0))] [] none
DISCARD 3165 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3166 [(1,0),(0,0)] D [3164] [] [] [] [((0,0),(1,0))] [3168,3169,3166,3167] CONDITIONAL_S
Y_MEAS 3167 [(1,0)] HALF_D_PLUS_2 [3164] [] [] [] [] [3168,3169,3166,3167] CONDITIONAL_S
IDLE 3168 [(0,0)] HALF_D_PLUS_2 [3164] [] [] [] [] [3168,3169,3166,3167] CONDITIONAL_S
DISCARD 3169 [(1,0)] 0 [3164] [] [] [] [] [3168,3169,3166,3167] CONDITIONAL_S
IDLE 3170 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3171 [(0,1)] D [] [] [] [] [] [] none
MERGE 3172 [(0,1),(0,0)] D [] [3176,3177,3174,3175] [] [] [((0,0),(0,1))] [] none
DISCARD 3173 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3174 [(0,1),(0,0)] D [3172] [] [] [] [((0,0),(0,1))] [3176,3177,3174,3175] CONDITIONAL_S
Y_MEAS 3175 [(0,1)] HALF_D_PLUS_2 [3172] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
IDLE 3176 [(0,0)] HALF_D_PLUS_2 [3172] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
DISCARD 3177 [(0,1)] 0 [3172] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
IDLE 3178 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3179 [(1,0)] D [] [] [] [] [] [] none
MERGE 3180 [(1,0),(0,0)] D [] [3184,3185,3182,3183] [] [] [((0,0),(1,0))] [] none
DISCARD 3181 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3182 [(1,0),(0,0)] D [3180] [] [] [] [((0,0),(1,0))] [3184,3185,3182,3183] CONDITIONAL_S
Y_MEAS 3183 [(1,0)] HALF_D_PLUS_2 [3180] [] [] [] [] [3184,3185,3182,3183] CONDITIONAL_S
IDLE 3184 [(0,0)] HALF_D_PLUS_2 [3180] [] [] [] [] [3184,3185,3182,3183] CONDITIONAL_S
DISCARD 3185 [(1,0)] 0 [3180] [] [] [] [] [3184,3185,3182,3183] CONDITIONAL_S
IDLE 3186 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3187 [(0,1)] D [] [] [] [] [] [] none
MERGE 3188 [(0,1),(0,0)] D [] [3192,3193,3190,3191] [] [] [((0,0),(0,1))] [] none
DISCARD 3189 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3190 [(0,1),(0,0)] D [3188] [] [] [] [((0,0),(0,1))] [3192,3193,3190,3191] CONDITIONAL_S
Y_MEAS 3191 [(0,1)] HALF_D_PLUS_2 [3188] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
IDLE 3192 [(0,0)] HALF_D_PLUS_2 [3188] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
DISCARD 3193 [(0,1)] 0 [3188] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
IDLE 3194 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3195 [(1,0)] D [] [] [] [] [] [] none
MERGE 3196 [(1,0),(0,0)] D [] [3200,3201,3198,3199] [] [] [((0,0),(1,0))] [] none
DISCARD 3197 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3198 [(1,0),(0,0)] D [3196] [] [] [] [((0,0),(1,0))] [3200,3201,3198,3199] CONDITIONAL_S
Y_MEAS 3199 [(1,0)] HALF_D_PLUS_2 [3196] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
IDLE 3200 [(0,0)] HALF_D_PLUS_2 [3196] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
DISCARD 3201 [(1,0)] 0 [3196] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
IDLE 3202 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3203 [(0,1)] D [] [] [] [] [] [] none
MERGE 3204 [(0,1),(0,0)] D [] [3208,3209,3206,3207] [] [] [((0,0),(0,1))] [] none
DISCARD 3205 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3206 [(0,1),(0,0)] D [3204] [] [] [] [((0,0),(0,1))] [3208,3209,3206,3207] CONDITIONAL_S
Y_MEAS 3207 [(0,1)] HALF_D_PLUS_2 [3204] [] [] [] [] [3208,3209,3206,3207] CONDITIONAL_S
IDLE 3208 [(0,0)] HALF_D_PLUS_2 [3204] [] [] [] [] [3208,3209,3206,3207] CONDITIONAL_S
DISCARD 3209 [(0,1)] 0 [3204] [] [] [] [] [3208,3209,3206,3207] CONDITIONAL_S
IDLE 3210 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3211 [(1,0)] D [] [] [] [] [] [] none
MERGE 3212 [(1,0),(0,0)] D [] [3216,3217,3214,3215] [] [] [((0,0),(1,0))] [] none
DISCARD 3213 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3214 [(1,0),(0,0)] D [3212] [] [] [] [((0,0),(1,0))] [3216,3217,3214,3215] CONDITIONAL_S
Y_MEAS 3215 [(1,0)] HALF_D_PLUS_2 [3212] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
IDLE 3216 [(0,0)] HALF_D_PLUS_2 [3212] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
DISCARD 3217 [(1,0)] 0 [3212] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
IDLE 3218 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 3219 [(0,1)] D [] [] [] [] [] [] none
MERGE 3220 [(0,1),(0,0)] D [] [3224,3225,3222,3223] [] [] [((0,0),(0,1))] [] none
DISCARD 3221 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3222 [(0,1),(0,0)] D [3220] [] [] [] [((0,0),(0,1))] [3224,3225,3222,3223] CONDITIONAL_S
Y_MEAS 3223 [(0,1)] HALF_D_PLUS_2 [3220] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
IDLE 3224 [(0,0)] HALF_D_PLUS_2 [3220] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
DISCARD 3225 [(0,1)] 0 [3220] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
IDLE 3226 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3227 [(1,0)] D [] [] [] [] [] [] none
MERGE 3228 [(1,0),(0,0)] D [] [3232,3233,3230,3231] [] [] [((0,0),(1,0))] [] none
DISCARD 3229 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3230 [(1,0),(0,0)] D [3228] [] [] [] [((0,0),(1,0))] [3232,3233,3230,3231] CONDITIONAL_S
Y_MEAS 3231 [(1,0)] HALF_D_PLUS_2 [3228] [] [] [] [] [3232,3233,3230,3231] CONDITIONAL_S
IDLE 3232 [(0,0)] HALF_D_PLUS_2 [3228] [] [] [] [] [3232,3233,3230,3231] CONDITIONAL_S
DISCARD 3233 [(1,0)] 0 [3228] [] [] [] [] [3232,3233,3230,3231] CONDITIONAL_S
IDLE 3234 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3235 [(0,1)] D [] [] [] [] [] [] none
MERGE 3236 [(0,1),(0,0)] D [] [3240,3241,3238,3239] [] [] [((0,0),(0,1))] [] none
DISCARD 3237 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3238 [(0,1),(0,0)] D [3236] [] [] [] [((0,0),(0,1))] [3240,3241,3238,3239] CONDITIONAL_S
Y_MEAS 3239 [(0,1)] HALF_D_PLUS_2 [3236] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
IDLE 3240 [(0,0)] HALF_D_PLUS_2 [3236] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
DISCARD 3241 [(0,1)] 0 [3236] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
IDLE 3242 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3243 [(1,0)] D [] [] [] [] [] [] none
MERGE 3244 [(1,0),(0,0)] D [] [3248,3249,3246,3247] [] [] [((0,0),(1,0))] [] none
DISCARD 3245 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3246 [(1,0),(0,0)] D [3244] [] [] [] [((0,0),(1,0))] [3248,3249,3246,3247] CONDITIONAL_S
Y_MEAS 3247 [(1,0)] HALF_D_PLUS_2 [3244] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
IDLE 3248 [(0,0)] HALF_D_PLUS_2 [3244] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
DISCARD 3249 [(1,0)] 0 [3244] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
IDLE 3250 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3251 [(0,1)] D [] [] [] [] [] [] none
MERGE 3252 [(0,1),(0,0)] D [] [3256,3257,3254,3255] [] [] [((0,0),(0,1))] [] none
DISCARD 3253 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3254 [(0,1),(0,0)] D [3252] [] [] [] [((0,0),(0,1))] [3256,3257,3254,3255] CONDITIONAL_S
Y_MEAS 3255 [(0,1)] HALF_D_PLUS_2 [3252] [] [] [] [] [3256,3257,3254,3255] CONDITIONAL_S
IDLE 3256 [(0,0)] HALF_D_PLUS_2 [3252] [] [] [] [] [3256,3257,3254,3255] CONDITIONAL_S
DISCARD 3257 [(0,1)] 0 [3252] [] [] [] [] [3256,3257,3254,3255] CONDITIONAL_S
IDLE 3258 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3259 [(1,0)] D [] [] [] [] [] [] none
MERGE 3260 [(1,0),(0,0)] D [] [3264,3265,3262,3263] [] [] [((0,0),(1,0))] [] none
DISCARD 3261 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3262 [(1,0),(0,0)] D [3260] [] [] [] [((0,0),(1,0))] [3264,3265,3262,3263] CONDITIONAL_S
Y_MEAS 3263 [(1,0)] HALF_D_PLUS_2 [3260] [] [] [] [] [3264,3265,3262,3263] CONDITIONAL_S
IDLE 3264 [(0,0)] HALF_D_PLUS_2 [3260] [] [] [] [] [3264,3265,3262,3263] CONDITIONAL_S
DISCARD 3265 [(1,0)] 0 [3260] [] [] [] [] [3264,3265,3262,3263] CONDITIONAL_S
IDLE 3266 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3267 [(0,1)] D [] [] [] [] [] [] none
MERGE 3268 [(0,1),(0,0)] D [] [3272,3273,3270,3271] [] [] [((0,0),(0,1))] [] none
DISCARD 3269 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3270 [(0,1),(0,0)] D [3268] [] [] [] [((0,0),(0,1))] [3272,3273,3270,3271] CONDITIONAL_S
Y_MEAS 3271 [(0,1)] HALF_D_PLUS_2 [3268] [] [] [] [] [3272,3273,3270,3271] CONDITIONAL_S
IDLE 3272 [(0,0)] HALF_D_PLUS_2 [3268] [] [] [] [] [3272,3273,3270,3271] CONDITIONAL_S
DISCARD 3273 [(0,1)] 0 [3268] [] [] [] [] [3272,3273,3270,3271] CONDITIONAL_S
IDLE 3274 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3275 [(1,0)] D [] [] [] [] [] [] none
MERGE 3276 [(1,0),(0,0)] D [] [3280,3281,3278,3279] [] [] [((0,0),(1,0))] [] none
DISCARD 3277 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3278 [(1,0),(0,0)] D [3276] [] [] [] [((0,0),(1,0))] [3280,3281,3278,3279] CONDITIONAL_S
Y_MEAS 3279 [(1,0)] HALF_D_PLUS_2 [3276] [] [] [] [] [3280,3281,3278,3279] CONDITIONAL_S
IDLE 3280 [(0,0)] HALF_D_PLUS_2 [3276] [] [] [] [] [3280,3281,3278,3279] CONDITIONAL_S
DISCARD 3281 [(1,0)] 0 [3276] [] [] [] [] [3280,3281,3278,3279] CONDITIONAL_S
IDLE 3282 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3283 [(0,1)] D [] [] [] [] [] [] none
MERGE 3284 [(0,1),(0,0)] D [] [3288,3289,3286,3287] [] [] [((0,0),(0,1))] [] none
DISCARD 3285 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3286 [(0,1),(0,0)] D [3284] [] [] [] [((0,0),(0,1))] [3288,3289,3286,3287] CONDITIONAL_S
Y_MEAS 3287 [(0,1)] HALF_D_PLUS_2 [3284] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
IDLE 3288 [(0,0)] HALF_D_PLUS_2 [3284] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
DISCARD 3289 [(0,1)] 0 [3284] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
IDLE 3290 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3291 [(1,0)] D [] [] [] [] [] [] none
MERGE 3292 [(1,0),(0,0)] D [] [3296,3297,3294,3295] [] [] [((0,0),(1,0))] [] none
DISCARD 3293 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3294 [(1,0),(0,0)] D [3292] [] [] [] [((0,0),(1,0))] [3296,3297,3294,3295] CONDITIONAL_S
Y_MEAS 3295 [(1,0)] HALF_D_PLUS_2 [3292] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
IDLE 3296 [(0,0)] HALF_D_PLUS_2 [3292] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
DISCARD 3297 [(1,0)] 0 [3292] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
IDLE 3298 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 3299 [(0,1)] D [] [] [] [] [] [] none
MERGE 3300 [(0,1),(0,0)] D [] [3304,3305,3302,3303] [] [] [((0,0),(0,1))] [] none
DISCARD 3301 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3302 [(0,1),(0,0)] D [3300] [] [] [] [((0,0),(0,1))] [3304,3305,3302,3303] CONDITIONAL_S
Y_MEAS 3303 [(0,1)] HALF_D_PLUS_2 [3300] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
IDLE 3304 [(0,0)] HALF_D_PLUS_2 [3300] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
DISCARD 3305 [(0,1)] 0 [3300] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
IDLE 3306 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3307 [(1,0)] D [] [] [] [] [] [] none
MERGE 3308 [(1,0),(0,0)] D [] [3312,3313,3310,3311] [] [] [((0,0),(1,0))] [] none
DISCARD 3309 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3310 [(1,0),(0,0)] D [3308] [] [] [] [((0,0),(1,0))] [3312,3313,3310,3311] CONDITIONAL_S
Y_MEAS 3311 [(1,0)] HALF_D_PLUS_2 [3308] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
IDLE 3312 [(0,0)] HALF_D_PLUS_2 [3308] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
DISCARD 3313 [(1,0)] 0 [3308] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
IDLE 3314 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 3315 [(0,1)] D [] [] [] [] [] [] none
MERGE 3316 [(0,1),(0,0)] D [] [3320,3321,3318,3319] [] [] [((0,0),(0,1))] [] none
DISCARD 3317 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3318 [(0,1),(0,0)] D [3316] [] [] [] [((0,0),(0,1))] [3320,3321,3318,3319] CONDITIONAL_S
Y_MEAS 3319 [(0,1)] HALF_D_PLUS_2 [3316] [] [] [] [] [3320,3321,3318,3319] CONDITIONAL_S
IDLE 3320 [(0,0)] HALF_D_PLUS_2 [3316] [] [] [] [] [3320,3321,3318,3319] CONDITIONAL_S
DISCARD 3321 [(0,1)] 0 [3316] [] [] [] [] [3320,3321,3318,3319] CONDITIONAL_S
IDLE 3322 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3323 [(1,0)] D [] [] [] [] [] [] none
MERGE 3324 [(1,0),(0,0)] D [] [3328,3329,3326,3327] [] [] [((0,0),(1,0))] [] none
DISCARD 3325 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3326 [(1,0),(0,0)] D [3324] [] [] [] [((0,0),(1,0))] [3328,3329,3326,3327] CONDITIONAL_S
Y_MEAS 3327 [(1,0)] HALF_D_PLUS_2 [3324] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
IDLE 3328 [(0,0)] HALF_D_PLUS_2 [3324] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
DISCARD 3329 [(1,0)] 0 [3324] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
IDLE 3330 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3331 [(0,1)] D [] [] [] [] [] [] none
MERGE 3332 [(0,1),(0,0)] D [] [3336,3337,3334,3335] [] [] [((0,0),(0,1))] [] none
DISCARD 3333 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3334 [(0,1),(0,0)] D [3332] [] [] [] [((0,0),(0,1))] [3336,3337,3334,3335] CONDITIONAL_S
Y_MEAS 3335 [(0,1)] HALF_D_PLUS_2 [3332] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
IDLE 3336 [(0,0)] HALF_D_PLUS_2 [3332] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
DISCARD 3337 [(0,1)] 0 [3332] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
IDLE 3338 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 3339 [(1,0)] D [] [] [] [] [] [] none
MERGE 3340 [(1,0),(0,0)] D [] [3344,3345,3342,3343] [] [] [((0,0),(1,0))] [] none
DISCARD 3341 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3342 [(1,0),(0,0)] D [3340] [] [] [] [((0,0),(1,0))] [3344,3345,3342,3343] CONDITIONAL_S
Y_MEAS 3343 [(1,0)] HALF_D_PLUS_2 [3340] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
IDLE 3344 [(0,0)] HALF_D_PLUS_2 [3340] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
DISCARD 3345 [(1,0)] 0 [3340] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
IDLE 3346 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3347 [(0,1)] D [] [] [] [] [] [] none
MERGE 3348 [(0,1),(0,0)] D [] [3352,3353,3350,3351] [] [] [((0,0),(0,1))] [] none
DISCARD 3349 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3350 [(0,1),(0,0)] D [3348] [] [] [] [((0,0),(0,1))] [3352,3353,3350,3351] CONDITIONAL_S
Y_MEAS 3351 [(0,1)] HALF_D_PLUS_2 [3348] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
IDLE 3352 [(0,0)] HALF_D_PLUS_2 [3348] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
DISCARD 3353 [(0,1)] 0 [3348] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
IDLE 3354 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 3355 [(1,0)] D [] [] [] [] [] [] none
MERGE 3356 [(1,0),(0,0)] D [] [3360,3361,3358,3359] [] [] [((0,0),(1,0))] [] none
DISCARD 3357 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3358 [(1,0),(0,0)] D [3356] [] [] [] [((0,0),(1,0))] [3360,3361,3358,3359] CONDITIONAL_S
Y_MEAS 3359 [(1,0)] HALF_D_PLUS_2 [3356] [] [] [] [] [3360,3361,3358,3359] CONDITIONAL_S
IDLE 3360 [(0,0)] HALF_D_PLUS_2 [3356] [] [] [] [] [3360,3361,3358,3359] CONDITIONAL_S
DISCARD 3361 [(1,0)] 0 [3356] [] [] [] [] [3360,3361,3358,3359] CONDITIONAL_S
IDLE 3362 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3363 [(0,1)] D [] [] [] [] [] [] none
MERGE 3364 [(0,1),(0,0)] D [] [3368,3369,3366,3367] [] [] [((0,0),(0,1))] [] none
DISCARD 3365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3366 [(0,1),(0,0)] D [3364] [] [] [] [((0,0),(0,1))] [3368,3369,3366,3367] CONDITIONAL_S
Y_MEAS 3367 [(0,1)] HALF_D_PLUS_2 [3364] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
IDLE 3368 [(0,0)] HALF_D_PLUS_2 [3364] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
DISCARD 3369 [(0,1)] 0 [3364] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
IDLE 3370 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3371 [(1,0)] D [] [] [] [] [] [] none
MERGE 3372 [(1,0),(0,0)] D [] [3376,3377,3374,3375] [] [] [((0,0),(1,0))] [] none
DISCARD 3373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3374 [(1,0),(0,0)] D [3372] [] [] [] [((0,0),(1,0))] [3376,3377,3374,3375] CONDITIONAL_S
Y_MEAS 3375 [(1,0)] HALF_D_PLUS_2 [3372] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
IDLE 3376 [(0,0)] HALF_D_PLUS_2 [3372] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
DISCARD 3377 [(1,0)] 0 [3372] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
IDLE 3378 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 3379 [(0,1)] D [] [] [] [] [] [] none
MERGE 3380 [(0,1),(0,0)] D [] [3384,3385,3382,3383] [] [] [((0,0),(0,1))] [] none
DISCARD 3381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3382 [(0,1),(0,0)] D [3380] [] [] [] [((0,0),(0,1))] [3384,3385,3382,3383] CONDITIONAL_S
Y_MEAS 3383 [(0,1)] HALF_D_PLUS_2 [3380] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
IDLE 3384 [(0,0)] HALF_D_PLUS_2 [3380] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
DISCARD 3385 [(0,1)] 0 [3380] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
IDLE 3386 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3387 [(1,0)] D [] [] [] [] [] [] none
MERGE 3388 [(1,0),(0,0)] D [] [3392,3393,3390,3391] [] [] [((0,0),(1,0))] [] none
DISCARD 3389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3390 [(1,0),(0,0)] D [3388] [] [] [] [((0,0),(1,0))] [3392,3393,3390,3391] CONDITIONAL_S
Y_MEAS 3391 [(1,0)] HALF_D_PLUS_2 [3388] [] [] [] [] [3392,3393,3390,3391] CONDITIONAL_S
IDLE 3392 [(0,0)] HALF_D_PLUS_2 [3388] [] [] [] [] [3392,3393,3390,3391] CONDITIONAL_S
DISCARD 3393 [(1,0)] 0 [3388] [] [] [] [] [3392,3393,3390,3391] CONDITIONAL_S
IDLE 3394 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3395 [(0,1)] D [] [] [] [] [] [] none
MERGE 3396 [(0,1),(0,0)] D [] [3400,3401,3398,3399] [] [] [((0,0),(0,1))] [] none
DISCARD 3397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3398 [(0,1),(0,0)] D [3396] [] [] [] [((0,0),(0,1))] [3400,3401,3398,3399] CONDITIONAL_S
Y_MEAS 3399 [(0,1)] HALF_D_PLUS_2 [3396] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
IDLE 3400 [(0,0)] HALF_D_PLUS_2 [3396] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
DISCARD 3401 [(0,1)] 0 [3396] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
IDLE 3402 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3403 [(1,0)] D [] [] [] [] [] [] none
MERGE 3404 [(1,0),(0,0)] D [] [3408,3409,3406,3407] [] [] [((0,0),(1,0))] [] none
DISCARD 3405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3406 [(1,0),(0,0)] D [3404] [] [] [] [((0,0),(1,0))] [3408,3409,3406,3407] CONDITIONAL_S
Y_MEAS 3407 [(1,0)] HALF_D_PLUS_2 [3404] [] [] [] [] [3408,3409,3406,3407] CONDITIONAL_S
IDLE 3408 [(0,0)] HALF_D_PLUS_2 [3404] [] [] [] [] [3408,3409,3406,3407] CONDITIONAL_S
DISCARD 3409 [(1,0)] 0 [3404] [] [] [] [] [3408,3409,3406,3407] CONDITIONAL_S
IDLE 3410 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3411 [(0,1)] D [] [] [] [] [] [] none
MERGE 3412 [(0,1),(0,0)] D [] [3416,3417,3414,3415] [] [] [((0,0),(0,1))] [] none
DISCARD 3413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3414 [(0,1),(0,0)] D [3412] [] [] [] [((0,0),(0,1))] [3416,3417,3414,3415] CONDITIONAL_S
Y_MEAS 3415 [(0,1)] HALF_D_PLUS_2 [3412] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
IDLE 3416 [(0,0)] HALF_D_PLUS_2 [3412] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
DISCARD 3417 [(0,1)] 0 [3412] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
IDLE 3418 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3419 [(1,0)] D [] [] [] [] [] [] none
MERGE 3420 [(1,0),(0,0)] D [] [3424,3425,3422,3423] [] [] [((0,0),(1,0))] [] none
DISCARD 3421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3422 [(1,0),(0,0)] D [3420] [] [] [] [((0,0),(1,0))] [3424,3425,3422,3423] CONDITIONAL_S
Y_MEAS 3423 [(1,0)] HALF_D_PLUS_2 [3420] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
IDLE 3424 [(0,0)] HALF_D_PLUS_2 [3420] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
DISCARD 3425 [(1,0)] 0 [3420] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
IDLE 3426 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3427 [(0,1)] D [] [] [] [] [] [] none
MERGE 3428 [(0,1),(0,0)] D [] [3432,3433,3430,3431] [] [] [((0,0),(0,1))] [] none
DISCARD 3429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3430 [(0,1),(0,0)] D [3428] [] [] [] [((0,0),(0,1))] [3432,3433,3430,3431] CONDITIONAL_S
Y_MEAS 3431 [(0,1)] HALF_D_PLUS_2 [3428] [] [] [] [] [3432,3433,3430,3431] CONDITIONAL_S
IDLE 3432 [(0,0)] HALF_D_PLUS_2 [3428] [] [] [] [] [3432,3433,3430,3431] CONDITIONAL_S
DISCARD 3433 [(0,1)] 0 [3428] [] [] [] [] [3432,3433,3430,3431] CONDITIONAL_S
IDLE 3434 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3435 [(1,0)] D [] [] [] [] [] [] none
MERGE 3436 [(1,0),(0,0)] D [] [3440,3441,3438,3439] [] [] [((0,0),(1,0))] [] none
DISCARD 3437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3438 [(1,0),(0,0)] D [3436] [] [] [] [((0,0),(1,0))] [3440,3441,3438,3439] CONDITIONAL_S
Y_MEAS 3439 [(1,0)] HALF_D_PLUS_2 [3436] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
IDLE 3440 [(0,0)] HALF_D_PLUS_2 [3436] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
DISCARD 3441 [(1,0)] 0 [3436] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
IDLE 3442 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3443 [(0,1)] D [] [] [] [] [] [] none
MERGE 3444 [(0,1),(0,0)] D [] [3448,3449,3446,3447] [] [] [((0,0),(0,1))] [] none
DISCARD 3445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3446 [(0,1),(0,0)] D [3444] [] [] [] [((0,0),(0,1))] [3448,3449,3446,3447] CONDITIONAL_S
Y_MEAS 3447 [(0,1)] HALF_D_PLUS_2 [3444] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
IDLE 3448 [(0,0)] HALF_D_PLUS_2 [3444] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
DISCARD 3449 [(0,1)] 0 [3444] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
IDLE 3450 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3451 [(1,0)] D [] [] [] [] [] [] none
MERGE 3452 [(1,0),(0,0)] D [] [3456,3457,3454,3455] [] [] [((0,0),(1,0))] [] none
DISCARD 3453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3454 [(1,0),(0,0)] D [3452] [] [] [] [((0,0),(1,0))] [3456,3457,3454,3455] CONDITIONAL_S
Y_MEAS 3455 [(1,0)] HALF_D_PLUS_2 [3452] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
IDLE 3456 [(0,0)] HALF_D_PLUS_2 [3452] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
DISCARD 3457 [(1,0)] 0 [3452] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
IDLE 3458 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3459 [(0,1)] D [] [] [] [] [] [] none
MERGE 3460 [(0,1),(0,0)] D [] [3464,3465,3462,3463] [] [] [((0,0),(0,1))] [] none
DISCARD 3461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3462 [(0,1),(0,0)] D [3460] [] [] [] [((0,0),(0,1))] [3464,3465,3462,3463] CONDITIONAL_S
Y_MEAS 3463 [(0,1)] HALF_D_PLUS_2 [3460] [] [] [] [] [3464,3465,3462,3463] CONDITIONAL_S
IDLE 3464 [(0,0)] HALF_D_PLUS_2 [3460] [] [] [] [] [3464,3465,3462,3463] CONDITIONAL_S
DISCARD 3465 [(0,1)] 0 [3460] [] [] [] [] [3464,3465,3462,3463] CONDITIONAL_S
IDLE 3466 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3467 [(1,0)] D [] [] [] [] [] [] none
MERGE 3468 [(1,0),(0,0)] D [] [3472,3473,3470,3471] [] [] [((0,0),(1,0))] [] none
DISCARD 3469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3470 [(1,0),(0,0)] D [3468] [] [] [] [((0,0),(1,0))] [3472,3473,3470,3471] CONDITIONAL_S
Y_MEAS 3471 [(1,0)] HALF_D_PLUS_2 [3468] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
IDLE 3472 [(0,0)] HALF_D_PLUS_2 [3468] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
DISCARD 3473 [(1,0)] 0 [3468] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
IDLE 3474 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3475 [(0,1)] D [] [] [] [] [] [] none
MERGE 3476 [(0,1),(0,0)] D [] [3480,3481,3478,3479] [] [] [((0,0),(0,1))] [] none
DISCARD 3477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3478 [(0,1),(0,0)] D [3476] [] [] [] [((0,0),(0,1))] [3480,3481,3478,3479] CONDITIONAL_S
Y_MEAS 3479 [(0,1)] HALF_D_PLUS_2 [3476] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
IDLE 3480 [(0,0)] HALF_D_PLUS_2 [3476] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
DISCARD 3481 [(0,1)] 0 [3476] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
IDLE 3482 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3483 [(1,0)] D [] [] [] [] [] [] none
MERGE 3484 [(1,0),(0,0)] D [] [3488,3489,3486,3487] [] [] [((0,0),(1,0))] [] none
DISCARD 3485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3486 [(1,0),(0,0)] D [3484] [] [] [] [((0,0),(1,0))] [3488,3489,3486,3487] CONDITIONAL_S
Y_MEAS 3487 [(1,0)] HALF_D_PLUS_2 [3484] [] [] [] [] [3488,3489,3486,3487] CONDITIONAL_S
IDLE 3488 [(0,0)] HALF_D_PLUS_2 [3484] [] [] [] [] [3488,3489,3486,3487] CONDITIONAL_S
DISCARD 3489 [(1,0)] 0 [3484] [] [] [] [] [3488,3489,3486,3487] CONDITIONAL_S
IDLE 3490 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3491 [(0,1)] D [] [] [] [] [] [] none
MERGE 3492 [(0,1),(0,0)] D [] [3496,3497,3494,3495] [] [] [((0,0),(0,1))] [] none
DISCARD 3493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3494 [(0,1),(0,0)] D [3492] [] [] [] [((0,0),(0,1))] [3496,3497,3494,3495] CONDITIONAL_S
Y_MEAS 3495 [(0,1)] HALF_D_PLUS_2 [3492] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
IDLE 3496 [(0,0)] HALF_D_PLUS_2 [3492] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
DISCARD 3497 [(0,1)] 0 [3492] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
IDLE 3498 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3499 [(1,0)] D [] [] [] [] [] [] none
MERGE 3500 [(1,0),(0,0)] D [] [3504,3505,3502,3503] [] [] [((0,0),(1,0))] [] none
DISCARD 3501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3502 [(1,0),(0,0)] D [3500] [] [] [] [((0,0),(1,0))] [3504,3505,3502,3503] CONDITIONAL_S
Y_MEAS 3503 [(1,0)] HALF_D_PLUS_2 [3500] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
IDLE 3504 [(0,0)] HALF_D_PLUS_2 [3500] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
DISCARD 3505 [(1,0)] 0 [3500] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
IDLE 3506 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3507 [(0,1)] D [] [] [] [] [] [] none
MERGE 3508 [(0,1),(0,0)] D [] [3512,3513,3510,3511] [] [] [((0,0),(0,1))] [] none
DISCARD 3509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3510 [(0,1),(0,0)] D [3508] [] [] [] [((0,0),(0,1))] [3512,3513,3510,3511] CONDITIONAL_S
Y_MEAS 3511 [(0,1)] HALF_D_PLUS_2 [3508] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
IDLE 3512 [(0,0)] HALF_D_PLUS_2 [3508] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
DISCARD 3513 [(0,1)] 0 [3508] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
IDLE 3514 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3515 [(1,0)] D [] [] [] [] [] [] none
MERGE 3516 [(1,0),(0,0)] D [] [3520,3521,3518,3519] [] [] [((0,0),(1,0))] [] none
DISCARD 3517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3518 [(1,0),(0,0)] D [3516] [] [] [] [((0,0),(1,0))] [3520,3521,3518,3519] CONDITIONAL_S
Y_MEAS 3519 [(1,0)] HALF_D_PLUS_2 [3516] [] [] [] [] [3520,3521,3518,3519] CONDITIONAL_S
IDLE 3520 [(0,0)] HALF_D_PLUS_2 [3516] [] [] [] [] [3520,3521,3518,3519] CONDITIONAL_S
DISCARD 3521 [(1,0)] 0 [3516] [] [] [] [] [3520,3521,3518,3519] CONDITIONAL_S
IDLE 3522 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3523 [(0,1)] D [] [] [] [] [] [] none
MERGE 3524 [(0,1),(0,0)] D [] [3528,3529,3526,3527] [] [] [((0,0),(0,1))] [] none
DISCARD 3525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3526 [(0,1),(0,0)] D [3524] [] [] [] [((0,0),(0,1))] [3528,3529,3526,3527] CONDITIONAL_S
Y_MEAS 3527 [(0,1)] HALF_D_PLUS_2 [3524] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
IDLE 3528 [(0,0)] HALF_D_PLUS_2 [3524] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
DISCARD 3529 [(0,1)] 0 [3524] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
IDLE 3530 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3531 [(1,0)] D [] [] [] [] [] [] none
MERGE 3532 [(1,0),(0,0)] D [] [3536,3537,3534,3535] [] [] [((0,0),(1,0))] [] none
DISCARD 3533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3534 [(1,0),(0,0)] D [3532] [] [] [] [((0,0),(1,0))] [3536,3537,3534,3535] CONDITIONAL_S
Y_MEAS 3535 [(1,0)] HALF_D_PLUS_2 [3532] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
IDLE 3536 [(0,0)] HALF_D_PLUS_2 [3532] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
DISCARD 3537 [(1,0)] 0 [3532] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
IDLE 3538 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3539 [(0,1)] D [] [] [] [] [] [] none
MERGE 3540 [(0,1),(0,0)] D [] [3544,3545,3542,3543] [] [] [((0,0),(0,1))] [] none
DISCARD 3541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3542 [(0,1),(0,0)] D [3540] [] [] [] [((0,0),(0,1))] [3544,3545,3542,3543] CONDITIONAL_S
Y_MEAS 3543 [(0,1)] HALF_D_PLUS_2 [3540] [] [] [] [] [3544,3545,3542,3543] CONDITIONAL_S
IDLE 3544 [(0,0)] HALF_D_PLUS_2 [3540] [] [] [] [] [3544,3545,3542,3543] CONDITIONAL_S
DISCARD 3545 [(0,1)] 0 [3540] [] [] [] [] [3544,3545,3542,3543] CONDITIONAL_S
IDLE 3546 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3547 [(1,0)] D [] [] [] [] [] [] none
MERGE 3548 [(1,0),(0,0)] D [] [3552,3553,3550,3551] [] [] [((0,0),(1,0))] [] none
DISCARD 3549 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3550 [(1,0),(0,0)] D [3548] [] [] [] [((0,0),(1,0))] [3552,3553,3550,3551] CONDITIONAL_S
Y_MEAS 3551 [(1,0)] HALF_D_PLUS_2 [3548] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
IDLE 3552 [(0,0)] HALF_D_PLUS_2 [3548] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
DISCARD 3553 [(1,0)] 0 [3548] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
IDLE 3554 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3555 [(0,1)] D [] [] [] [] [] [] none
MERGE 3556 [(0,1),(0,0)] D [] [3560,3561,3558,3559] [] [] [((0,0),(0,1))] [] none
DISCARD 3557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3558 [(0,1),(0,0)] D [3556] [] [] [] [((0,0),(0,1))] [3560,3561,3558,3559] CONDITIONAL_S
Y_MEAS 3559 [(0,1)] HALF_D_PLUS_2 [3556] [] [] [] [] [3560,3561,3558,3559] CONDITIONAL_S
IDLE 3560 [(0,0)] HALF_D_PLUS_2 [3556] [] [] [] [] [3560,3561,3558,3559] CONDITIONAL_S
DISCARD 3561 [(0,1)] 0 [3556] [] [] [] [] [3560,3561,3558,3559] CONDITIONAL_S
INJECT_T 3562 [(1,0)] D [] [] [] [] [] [] none
MERGE 3563 [(1,0),(0,0)] D [] [3568,3565,3566,3567] [] [] [((0,0),(1,0))] [] none
DISCARD 3564 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3565 [(1,0),(0,0)] D [3563] [] [] [] [((0,0),(1,0))] [3568,3565,3566,3567] CONDITIONAL_S
Y_MEAS 3566 [(1,0)] HALF_D_PLUS_2 [3563] [] [] [] [] [3568,3565,3566,3567] CONDITIONAL_S
IDLE 3567 [(0,0)] HALF_D_PLUS_2 [3563] [] [] [] [] [3568,3565,3566,3567] CONDITIONAL_S
DISCARD 3568 [(1,0)] 0 [3563] [] [] [] [] [3568,3565,3566,3567] CONDITIONAL_S
IDLE 3569 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3570 [(0,1)] D [] [] [] [] [] [] none
MERGE 3571 [(0,1),(0,0)] D [] [3576,3573,3574,3575] [] [] [((0,0),(0,1))] [] none
DISCARD 3572 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3573 [(0,1),(0,0)] D [3571] [] [] [] [((0,0),(0,1))] [3576,3573,3574,3575] CONDITIONAL_S
Y_MEAS 3574 [(0,1)] HALF_D_PLUS_2 [3571] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
IDLE 3575 [(0,0)] HALF_D_PLUS_2 [3571] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
DISCARD 3576 [(0,1)] 0 [3571] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
IDLE 3577 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3578 [(1,0)] D [] [] [] [] [] [] none
MERGE 3579 [(1,0),(0,0)] D [] [3584,3581,3582,3583] [] [] [((0,0),(1,0))] [] none
DISCARD 3580 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3581 [(1,0),(0,0)] D [3579] [] [] [] [((0,0),(1,0))] [3584,3581,3582,3583] CONDITIONAL_S
Y_MEAS 3582 [(1,0)] HALF_D_PLUS_2 [3579] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
IDLE 3583 [(0,0)] HALF_D_PLUS_2 [3579] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
DISCARD 3584 [(1,0)] 0 [3579] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
IDLE 3585 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 3586 [(0,1)] D [] [] [] [] [] [] none
MERGE 3587 [(0,1),(0,0)] D [] [3592,3589,3590,3591] [] [] [((0,0),(0,1))] [] none
DISCARD 3588 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3589 [(0,1),(0,0)] D [3587] [] [] [] [((0,0),(0,1))] [3592,3589,3590,3591] CONDITIONAL_S
Y_MEAS 3590 [(0,1)] HALF_D_PLUS_2 [3587] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
IDLE 3591 [(0,0)] HALF_D_PLUS_2 [3587] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
DISCARD 3592 [(0,1)] 0 [3587] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
IDLE 3593 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3594 [(1,0)] D [] [] [] [] [] [] none
MERGE 3595 [(1,0),(0,0)] D [] [3600,3597,3598,3599] [] [] [((0,0),(1,0))] [] none
DISCARD 3596 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3597 [(1,0),(0,0)] D [3595] [] [] [] [((0,0),(1,0))] [3600,3597,3598,3599] CONDITIONAL_S
Y_MEAS 3598 [(1,0)] HALF_D_PLUS_2 [3595] [] [] [] [] [3600,3597,3598,3599] CONDITIONAL_S
IDLE 3599 [(0,0)] HALF_D_PLUS_2 [3595] [] [] [] [] [3600,3597,3598,3599] CONDITIONAL_S
DISCARD 3600 [(1,0)] 0 [3595] [] [] [] [] [3600,3597,3598,3599] CONDITIONAL_S
IDLE 3601 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3602 [(0,1)] D [] [] [] [] [] [] none
MERGE 3603 [(0,1),(0,0)] D [] [3608,3605,3606,3607] [] [] [((0,0),(0,1))] [] none
DISCARD 3604 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3605 [(0,1),(0,0)] D [3603] [] [] [] [((0,0),(0,1))] [3608,3605,3606,3607] CONDITIONAL_S
Y_MEAS 3606 [(0,1)] HALF_D_PLUS_2 [3603] [] [] [] [] [3608,3605,3606,3607] CONDITIONAL_S
IDLE 3607 [(0,0)] HALF_D_PLUS_2 [3603] [] [] [] [] [3608,3605,3606,3607] CONDITIONAL_S
DISCARD 3608 [(0,1)] 0 [3603] [] [] [] [] [3608,3605,3606,3607] CONDITIONAL_S
IDLE 3609 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3610 [(1,0)] D [] [] [] [] [] [] none
MERGE 3611 [(1,0),(0,0)] D [] [3616,3613,3614,3615] [] [] [((0,0),(1,0))] [] none
DISCARD 3612 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3613 [(1,0),(0,0)] D [3611] [] [] [] [((0,0),(1,0))] [3616,3613,3614,3615] CONDITIONAL_S
Y_MEAS 3614 [(1,0)] HALF_D_PLUS_2 [3611] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
IDLE 3615 [(0,0)] HALF_D_PLUS_2 [3611] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
DISCARD 3616 [(1,0)] 0 [3611] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
IDLE 3617 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3618 [(0,1)] D [] [] [] [] [] [] none
MERGE 3619 [(0,1),(0,0)] D [] [3624,3621,3622,3623] [] [] [((0,0),(0,1))] [] none
DISCARD 3620 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3621 [(0,1),(0,0)] D [3619] [] [] [] [((0,0),(0,1))] [3624,3621,3622,3623] CONDITIONAL_S
Y_MEAS 3622 [(0,1)] HALF_D_PLUS_2 [3619] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
IDLE 3623 [(0,0)] HALF_D_PLUS_2 [3619] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
DISCARD 3624 [(0,1)] 0 [3619] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
IDLE 3625 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3626 [(1,0)] D [] [] [] [] [] [] none
MERGE 3627 [(1,0),(0,0)] D [] [3632,3629,3630,3631] [] [] [((0,0),(1,0))] [] none
DISCARD 3628 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3629 [(1,0),(0,0)] D [3627] [] [] [] [((0,0),(1,0))] [3632,3629,3630,3631] CONDITIONAL_S
Y_MEAS 3630 [(1,0)] HALF_D_PLUS_2 [3627] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
IDLE 3631 [(0,0)] HALF_D_PLUS_2 [3627] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
DISCARD 3632 [(1,0)] 0 [3627] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
IDLE 3633 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3634 [(0,1)] D [] [] [] [] [] [] none
MERGE 3635 [(0,1),(0,0)] D [] [3640,3637,3638,3639] [] [] [((0,0),(0,1))] [] none
DISCARD 3636 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3637 [(0,1),(0,0)] D [3635] [] [] [] [((0,0),(0,1))] [3640,3637,3638,3639] CONDITIONAL_S
Y_MEAS 3638 [(0,1)] HALF_D_PLUS_2 [3635] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
IDLE 3639 [(0,0)] HALF_D_PLUS_2 [3635] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
DISCARD 3640 [(0,1)] 0 [3635] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
IDLE 3641 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3642 [(1,0)] D [] [] [] [] [] [] none
MERGE 3643 [(1,0),(0,0)] D [] [3648,3645,3646,3647] [] [] [((0,0),(1,0))] [] none
DISCARD 3644 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3645 [(1,0),(0,0)] D [3643] [] [] [] [((0,0),(1,0))] [3648,3645,3646,3647] CONDITIONAL_S
Y_MEAS 3646 [(1,0)] HALF_D_PLUS_2 [3643] [] [] [] [] [3648,3645,3646,3647] CONDITIONAL_S
IDLE 3647 [(0,0)] HALF_D_PLUS_2 [3643] [] [] [] [] [3648,3645,3646,3647] CONDITIONAL_S
DISCARD 3648 [(1,0)] 0 [3643] [] [] [] [] [3648,3645,3646,3647] CONDITIONAL_S
IDLE 3649 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3650 [(0,1)] D [] [] [] [] [] [] none
MERGE 3651 [(0,1),(0,0)] D [] [3656,3653,3654,3655] [] [] [((0,0),(0,1))] [] none
DISCARD 3652 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3653 [(0,1),(0,0)] D [3651] [] [] [] [((0,0),(0,1))] [3656,3653,3654,3655] CONDITIONAL_S
Y_MEAS 3654 [(0,1)] HALF_D_PLUS_2 [3651] [] [] [] [] [3656,3653,3654,3655] CONDITIONAL_S
IDLE 3655 [(0,0)] HALF_D_PLUS_2 [3651] [] [] [] [] [3656,3653,3654,3655] CONDITIONAL_S
DISCARD 3656 [(0,1)] 0 [3651] [] [] [] [] [3656,3653,3654,3655] CONDITIONAL_S
IDLE 3657 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3658 [(1,0)] D [] [] [] [] [] [] none
MERGE 3659 [(1,0),(0,0)] D [] [3664,3661,3662,3663] [] [] [((0,0),(1,0))] [] none
DISCARD 3660 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3661 [(1,0),(0,0)] D [3659] [] [] [] [((0,0),(1,0))] [3664,3661,3662,3663] CONDITIONAL_S
Y_MEAS 3662 [(1,0)] HALF_D_PLUS_2 [3659] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
IDLE 3663 [(0,0)] HALF_D_PLUS_2 [3659] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
DISCARD 3664 [(1,0)] 0 [3659] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
IDLE 3665 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3666 [(0,1)] D [] [] [] [] [] [] none
MERGE 3667 [(0,1),(0,0)] D [] [3672,3669,3670,3671] [] [] [((0,0),(0,1))] [] none
DISCARD 3668 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3669 [(0,1),(0,0)] D [3667] [] [] [] [((0,0),(0,1))] [3672,3669,3670,3671] CONDITIONAL_S
Y_MEAS 3670 [(0,1)] HALF_D_PLUS_2 [3667] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
IDLE 3671 [(0,0)] HALF_D_PLUS_2 [3667] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
DISCARD 3672 [(0,1)] 0 [3667] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
IDLE 3673 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3674 [(1,0)] D [] [] [] [] [] [] none
MERGE 3675 [(1,0),(0,0)] D [] [3680,3677,3678,3679] [] [] [((0,0),(1,0))] [] none
DISCARD 3676 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3677 [(1,0),(0,0)] D [3675] [] [] [] [((0,0),(1,0))] [3680,3677,3678,3679] CONDITIONAL_S
Y_MEAS 3678 [(1,0)] HALF_D_PLUS_2 [3675] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
IDLE 3679 [(0,0)] HALF_D_PLUS_2 [3675] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
DISCARD 3680 [(1,0)] 0 [3675] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
IDLE 3681 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3682 [(0,1)] D [] [] [] [] [] [] none
MERGE 3683 [(0,1),(0,0)] D [] [3688,3685,3686,3687] [] [] [((0,0),(0,1))] [] none
DISCARD 3684 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3685 [(0,1),(0,0)] D [3683] [] [] [] [((0,0),(0,1))] [3688,3685,3686,3687] CONDITIONAL_S
Y_MEAS 3686 [(0,1)] HALF_D_PLUS_2 [3683] [] [] [] [] [3688,3685,3686,3687] CONDITIONAL_S
IDLE 3687 [(0,0)] HALF_D_PLUS_2 [3683] [] [] [] [] [3688,3685,3686,3687] CONDITIONAL_S
DISCARD 3688 [(0,1)] 0 [3683] [] [] [] [] [3688,3685,3686,3687] CONDITIONAL_S
IDLE 3689 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 3690 [(1,0)] D [] [] [] [] [] [] none
MERGE 3691 [(1,0),(0,0)] D [] [3696,3693,3694,3695] [] [] [((0,0),(1,0))] [] none
DISCARD 3692 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3693 [(1,0),(0,0)] D [3691] [] [] [] [((0,0),(1,0))] [3696,3693,3694,3695] CONDITIONAL_S
Y_MEAS 3694 [(1,0)] HALF_D_PLUS_2 [3691] [] [] [] [] [3696,3693,3694,3695] CONDITIONAL_S
IDLE 3695 [(0,0)] HALF_D_PLUS_2 [3691] [] [] [] [] [3696,3693,3694,3695] CONDITIONAL_S
DISCARD 3696 [(1,0)] 0 [3691] [] [] [] [] [3696,3693,3694,3695] CONDITIONAL_S
IDLE 3697 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3698 [(0,1)] D [] [] [] [] [] [] none
MERGE 3699 [(0,1),(0,0)] D [] [3704,3701,3702,3703] [] [] [((0,0),(0,1))] [] none
DISCARD 3700 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3701 [(0,1),(0,0)] D [3699] [] [] [] [((0,0),(0,1))] [3704,3701,3702,3703] CONDITIONAL_S
Y_MEAS 3702 [(0,1)] HALF_D_PLUS_2 [3699] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
IDLE 3703 [(0,0)] HALF_D_PLUS_2 [3699] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
DISCARD 3704 [(0,1)] 0 [3699] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
IDLE 3705 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3706 [(1,0)] D [] [] [] [] [] [] none
MERGE 3707 [(1,0),(0,0)] D [] [3712,3709,3710,3711] [] [] [((0,0),(1,0))] [] none
DISCARD 3708 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3709 [(1,0),(0,0)] D [3707] [] [] [] [((0,0),(1,0))] [3712,3709,3710,3711] CONDITIONAL_S
Y_MEAS 3710 [(1,0)] HALF_D_PLUS_2 [3707] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
IDLE 3711 [(0,0)] HALF_D_PLUS_2 [3707] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
DISCARD 3712 [(1,0)] 0 [3707] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
IDLE 3713 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3714 [(0,1)] D [] [] [] [] [] [] none
MERGE 3715 [(0,1),(0,0)] D [] [3720,3717,3718,3719] [] [] [((0,0),(0,1))] [] none
DISCARD 3716 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3717 [(0,1),(0,0)] D [3715] [] [] [] [((0,0),(0,1))] [3720,3717,3718,3719] CONDITIONAL_S
Y_MEAS 3718 [(0,1)] HALF_D_PLUS_2 [3715] [] [] [] [] [3720,3717,3718,3719] CONDITIONAL_S
IDLE 3719 [(0,0)] HALF_D_PLUS_2 [3715] [] [] [] [] [3720,3717,3718,3719] CONDITIONAL_S
DISCARD 3720 [(0,1)] 0 [3715] [] [] [] [] [3720,3717,3718,3719] CONDITIONAL_S
IDLE 3721 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3722 [(1,0)] D [] [] [] [] [] [] none
MERGE 3723 [(1,0),(0,0)] D [] [3728,3725,3726,3727] [] [] [((0,0),(1,0))] [] none
DISCARD 3724 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3725 [(1,0),(0,0)] D [3723] [] [] [] [((0,0),(1,0))] [3728,3725,3726,3727] CONDITIONAL_S
Y_MEAS 3726 [(1,0)] HALF_D_PLUS_2 [3723] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
IDLE 3727 [(0,0)] HALF_D_PLUS_2 [3723] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
DISCARD 3728 [(1,0)] 0 [3723] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
IDLE 3729 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3730 [(0,1)] D [] [] [] [] [] [] none
MERGE 3731 [(0,1),(0,0)] D [] [3736,3733,3734,3735] [] [] [((0,0),(0,1))] [] none
DISCARD 3732 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3733 [(0,1),(0,0)] D [3731] [] [] [] [((0,0),(0,1))] [3736,3733,3734,3735] CONDITIONAL_S
Y_MEAS 3734 [(0,1)] HALF_D_PLUS_2 [3731] [] [] [] [] [3736,3733,3734,3735] CONDITIONAL_S
IDLE 3735 [(0,0)] HALF_D_PLUS_2 [3731] [] [] [] [] [3736,3733,3734,3735] CONDITIONAL_S
DISCARD 3736 [(0,1)] 0 [3731] [] [] [] [] [3736,3733,3734,3735] CONDITIONAL_S
IDLE 3737 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 3738 [(1,0)] D [] [] [] [] [] [] none
MERGE 3739 [(1,0),(0,0)] D [] [3744,3741,3742,3743] [] [] [((0,0),(1,0))] [] none
DISCARD 3740 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3741 [(1,0),(0,0)] D [3739] [] [] [] [((0,0),(1,0))] [3744,3741,3742,3743] CONDITIONAL_S
Y_MEAS 3742 [(1,0)] HALF_D_PLUS_2 [3739] [] [] [] [] [3744,3741,3742,3743] CONDITIONAL_S
IDLE 3743 [(0,0)] HALF_D_PLUS_2 [3739] [] [] [] [] [3744,3741,3742,3743] CONDITIONAL_S
DISCARD 3744 [(1,0)] 0 [3739] [] [] [] [] [3744,3741,3742,3743] CONDITIONAL_S
IDLE 3745 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3746 [(0,1)] D [] [] [] [] [] [] none
MERGE 3747 [(0,1),(0,0)] D [] [3752,3749,3750,3751] [] [] [((0,0),(0,1))] [] none
DISCARD 3748 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3749 [(0,1),(0,0)] D [3747] [] [] [] [((0,0),(0,1))] [3752,3749,3750,3751] CONDITIONAL_S
Y_MEAS 3750 [(0,1)] HALF_D_PLUS_2 [3747] [] [] [] [] [3752,3749,3750,3751] CONDITIONAL_S
IDLE 3751 [(0,0)] HALF_D_PLUS_2 [3747] [] [] [] [] [3752,3749,3750,3751] CONDITIONAL_S
DISCARD 3752 [(0,1)] 0 [3747] [] [] [] [] [3752,3749,3750,3751] CONDITIONAL_S
IDLE 3753 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3754 [(1,0)] D [] [] [] [] [] [] none
MERGE 3755 [(1,0),(0,0)] D [] [3760,3757,3758,3759] [] [] [((0,0),(1,0))] [] none
DISCARD 3756 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3757 [(1,0),(0,0)] D [3755] [] [] [] [((0,0),(1,0))] [3760,3757,3758,3759] CONDITIONAL_S
Y_MEAS 3758 [(1,0)] HALF_D_PLUS_2 [3755] [] [] [] [] [3760,3757,3758,3759] CONDITIONAL_S
IDLE 3759 [(0,0)] HALF_D_PLUS_2 [3755] [] [] [] [] [3760,3757,3758,3759] CONDITIONAL_S
DISCARD 3760 [(1,0)] 0 [3755] [] [] [] [] [3760,3757,3758,3759] CONDITIONAL_S
IDLE 3761 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3762 [(0,1)] D [] [] [] [] [] [] none
MERGE 3763 [(0,1),(0,0)] D [] [3768,3765,3766,3767] [] [] [((0,0),(0,1))] [] none
DISCARD 3764 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3765 [(0,1),(0,0)] D [3763] [] [] [] [((0,0),(0,1))] [3768,3765,3766,3767] CONDITIONAL_S
Y_MEAS 3766 [(0,1)] HALF_D_PLUS_2 [3763] [] [] [] [] [3768,3765,3766,3767] CONDITIONAL_S
IDLE 3767 [(0,0)] HALF_D_PLUS_2 [3763] [] [] [] [] [3768,3765,3766,3767] CONDITIONAL_S
DISCARD 3768 [(0,1)] 0 [3763] [] [] [] [] [3768,3765,3766,3767] CONDITIONAL_S
IDLE 3769 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3770 [(1,0)] D [] [] [] [] [] [] none
MERGE 3771 [(1,0),(0,0)] D [] [3776,3773,3774,3775] [] [] [((0,0),(1,0))] [] none
DISCARD 3772 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3773 [(1,0),(0,0)] D [3771] [] [] [] [((0,0),(1,0))] [3776,3773,3774,3775] CONDITIONAL_S
Y_MEAS 3774 [(1,0)] HALF_D_PLUS_2 [3771] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
IDLE 3775 [(0,0)] HALF_D_PLUS_2 [3771] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
DISCARD 3776 [(1,0)] 0 [3771] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
IDLE 3777 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3778 [(0,1)] D [] [] [] [] [] [] none
MERGE 3779 [(0,1),(0,0)] D [] [3784,3781,3782,3783] [] [] [((0,0),(0,1))] [] none
DISCARD 3780 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3781 [(0,1),(0,0)] D [3779] [] [] [] [((0,0),(0,1))] [3784,3781,3782,3783] CONDITIONAL_S
Y_MEAS 3782 [(0,1)] HALF_D_PLUS_2 [3779] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
IDLE 3783 [(0,0)] HALF_D_PLUS_2 [3779] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
DISCARD 3784 [(0,1)] 0 [3779] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
IDLE 3785 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 3786 [(1,0)] D [] [] [] [] [] [] none
MERGE 3787 [(1,0),(0,0)] D [] [3792,3789,3790,3791] [] [] [((0,0),(1,0))] [] none
DISCARD 3788 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3789 [(1,0),(0,0)] D [3787] [] [] [] [((0,0),(1,0))] [3792,3789,3790,3791] CONDITIONAL_S
Y_MEAS 3790 [(1,0)] HALF_D_PLUS_2 [3787] [] [] [] [] [3792,3789,3790,3791] CONDITIONAL_S
IDLE 3791 [(0,0)] HALF_D_PLUS_2 [3787] [] [] [] [] [3792,3789,3790,3791] CONDITIONAL_S
DISCARD 3792 [(1,0)] 0 [3787] [] [] [] [] [3792,3789,3790,3791] CONDITIONAL_S
IDLE 3793 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3794 [(0,1)] D [] [] [] [] [] [] none
MERGE 3795 [(0,1),(0,0)] D [] [3800,3797,3798,3799] [] [] [((0,0),(0,1))] [] none
DISCARD 3796 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3797 [(0,1),(0,0)] D [3795] [] [] [] [((0,0),(0,1))] [3800,3797,3798,3799] CONDITIONAL_S
Y_MEAS 3798 [(0,1)] HALF_D_PLUS_2 [3795] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
IDLE 3799 [(0,0)] HALF_D_PLUS_2 [3795] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
DISCARD 3800 [(0,1)] 0 [3795] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
IDLE 3801 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3802 [(1,0)] D [] [] [] [] [] [] none
MERGE 3803 [(1,0),(0,0)] D [] [3808,3805,3806,3807] [] [] [((0,0),(1,0))] [] none
DISCARD 3804 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3805 [(1,0),(0,0)] D [3803] [] [] [] [((0,0),(1,0))] [3808,3805,3806,3807] CONDITIONAL_S
Y_MEAS 3806 [(1,0)] HALF_D_PLUS_2 [3803] [] [] [] [] [3808,3805,3806,3807] CONDITIONAL_S
IDLE 3807 [(0,0)] HALF_D_PLUS_2 [3803] [] [] [] [] [3808,3805,3806,3807] CONDITIONAL_S
DISCARD 3808 [(1,0)] 0 [3803] [] [] [] [] [3808,3805,3806,3807] CONDITIONAL_S
IDLE 3809 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3810 [(0,1)] D [] [] [] [] [] [] none
MERGE 3811 [(0,1),(0,0)] D [] [3816,3813,3814,3815] [] [] [((0,0),(0,1))] [] none
DISCARD 3812 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3813 [(0,1),(0,0)] D [3811] [] [] [] [((0,0),(0,1))] [3816,3813,3814,3815] CONDITIONAL_S
Y_MEAS 3814 [(0,1)] HALF_D_PLUS_2 [3811] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
IDLE 3815 [(0,0)] HALF_D_PLUS_2 [3811] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
DISCARD 3816 [(0,1)] 0 [3811] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
IDLE 3817 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3818 [(1,0)] D [] [] [] [] [] [] none
MERGE 3819 [(1,0),(0,0)] D [] [3824,3821,3822,3823] [] [] [((0,0),(1,0))] [] none
DISCARD 3820 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3821 [(1,0),(0,0)] D [3819] [] [] [] [((0,0),(1,0))] [3824,3821,3822,3823] CONDITIONAL_S
Y_MEAS 3822 [(1,0)] HALF_D_PLUS_2 [3819] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
IDLE 3823 [(0,0)] HALF_D_PLUS_2 [3819] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
DISCARD 3824 [(1,0)] 0 [3819] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
IDLE 3825 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3826 [(0,1)] D [] [] [] [] [] [] none
MERGE 3827 [(0,1),(0,0)] D [] [3832,3829,3830,3831] [] [] [((0,0),(0,1))] [] none
DISCARD 3828 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3829 [(0,1),(0,0)] D [3827] [] [] [] [((0,0),(0,1))] [3832,3829,3830,3831] CONDITIONAL_S
Y_MEAS 3830 [(0,1)] HALF_D_PLUS_2 [3827] [] [] [] [] [3832,3829,3830,3831] CONDITIONAL_S
IDLE 3831 [(0,0)] HALF_D_PLUS_2 [3827] [] [] [] [] [3832,3829,3830,3831] CONDITIONAL_S
DISCARD 3832 [(0,1)] 0 [3827] [] [] [] [] [3832,3829,3830,3831] CONDITIONAL_S
IDLE 3833 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3834 [(1,0)] D [] [] [] [] [] [] none
MERGE 3835 [(1,0),(0,0)] D [] [3840,3837,3838,3839] [] [] [((0,0),(1,0))] [] none
DISCARD 3836 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3837 [(1,0),(0,0)] D [3835] [] [] [] [((0,0),(1,0))] [3840,3837,3838,3839] CONDITIONAL_S
Y_MEAS 3838 [(1,0)] HALF_D_PLUS_2 [3835] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
IDLE 3839 [(0,0)] HALF_D_PLUS_2 [3835] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
DISCARD 3840 [(1,0)] 0 [3835] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
IDLE 3841 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3842 [(0,1)] D [] [] [] [] [] [] none
MERGE 3843 [(0,1),(0,0)] D [] [3848,3845,3846,3847] [] [] [((0,0),(0,1))] [] none
DISCARD 3844 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3845 [(0,1),(0,0)] D [3843] [] [] [] [((0,0),(0,1))] [3848,3845,3846,3847] CONDITIONAL_S
Y_MEAS 3846 [(0,1)] HALF_D_PLUS_2 [3843] [] [] [] [] [3848,3845,3846,3847] CONDITIONAL_S
IDLE 3847 [(0,0)] HALF_D_PLUS_2 [3843] [] [] [] [] [3848,3845,3846,3847] CONDITIONAL_S
DISCARD 3848 [(0,1)] 0 [3843] [] [] [] [] [3848,3845,3846,3847] CONDITIONAL_S
IDLE 3849 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3850 [(1,0)] D [] [] [] [] [] [] none
MERGE 3851 [(1,0),(0,0)] D [] [3856,3853,3854,3855] [] [] [((0,0),(1,0))] [] none
DISCARD 3852 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3853 [(1,0),(0,0)] D [3851] [] [] [] [((0,0),(1,0))] [3856,3853,3854,3855] CONDITIONAL_S
Y_MEAS 3854 [(1,0)] HALF_D_PLUS_2 [3851] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
IDLE 3855 [(0,0)] HALF_D_PLUS_2 [3851] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
DISCARD 3856 [(1,0)] 0 [3851] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
IDLE 3857 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 3858 [(0,1)] D [] [] [] [] [] [] none
MERGE 3859 [(0,1),(0,0)] D [] [3864,3861,3862,3863] [] [] [((0,0),(0,1))] [] none
DISCARD 3860 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3861 [(0,1),(0,0)] D [3859] [] [] [] [((0,0),(0,1))] [3864,3861,3862,3863] CONDITIONAL_S
Y_MEAS 3862 [(0,1)] HALF_D_PLUS_2 [3859] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
IDLE 3863 [(0,0)] HALF_D_PLUS_2 [3859] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
DISCARD 3864 [(0,1)] 0 [3859] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
IDLE 3865 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3866 [(1,0)] D [] [] [] [] [] [] none
MERGE 3867 [(1,0),(0,0)] D [] [3872,3869,3870,3871] [] [] [((0,0),(1,0))] [] none
DISCARD 3868 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3869 [(1,0),(0,0)] D [3867] [] [] [] [((0,0),(1,0))] [3872,3869,3870,3871] CONDITIONAL_S
Y_MEAS 3870 [(1,0)] HALF_D_PLUS_2 [3867] [] [] [] [] [3872,3869,3870,3871] CONDITIONAL_S
IDLE 3871 [(0,0)] HALF_D_PLUS_2 [3867] [] [] [] [] [3872,3869,3870,3871] CONDITIONAL_S
DISCARD 3872 [(1,0)] 0 [3867] [] [] [] [] [3872,3869,3870,3871] CONDITIONAL_S
IDLE 3873 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3874 [(0,1)] D [] [] [] [] [] [] none
MERGE 3875 [(0,1),(0,0)] D [] [3880,3877,3878,3879] [] [] [((0,0),(0,1))] [] none
DISCARD 3876 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3877 [(0,1),(0,0)] D [3875] [] [] [] [((0,0),(0,1))] [3880,3877,3878,3879] CONDITIONAL_S
Y_MEAS 3878 [(0,1)] HALF_D_PLUS_2 [3875] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
IDLE 3879 [(0,0)] HALF_D_PLUS_2 [3875] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
DISCARD 3880 [(0,1)] 0 [3875] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
IDLE 3881 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3882 [(1,0)] D [] [] [] [] [] [] none
MERGE 3883 [(1,0),(0,0)] D [] [3888,3885,3886,3887] [] [] [((0,0),(1,0))] [] none
DISCARD 3884 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3885 [(1,0),(0,0)] D [3883] [] [] [] [((0,0),(1,0))] [3888,3885,3886,3887] CONDITIONAL_S
Y_MEAS 3886 [(1,0)] HALF_D_PLUS_2 [3883] [] [] [] [] [3888,3885,3886,3887] CONDITIONAL_S
IDLE 3887 [(0,0)] HALF_D_PLUS_2 [3883] [] [] [] [] [3888,3885,3886,3887] CONDITIONAL_S
DISCARD 3888 [(1,0)] 0 [3883] [] [] [] [] [3888,3885,3886,3887] CONDITIONAL_S
IDLE 3889 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 3890 [(0,1)] D [] [] [] [] [] [] none
MERGE 3891 [(0,1),(0,0)] D [] [3896,3893,3894,3895] [] [] [((0,0),(0,1))] [] none
DISCARD 3892 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3893 [(0,1),(0,0)] D [3891] [] [] [] [((0,0),(0,1))] [3896,3893,3894,3895] CONDITIONAL_S
Y_MEAS 3894 [(0,1)] HALF_D_PLUS_2 [3891] [] [] [] [] [3896,3893,3894,3895] CONDITIONAL_S
IDLE 3895 [(0,0)] HALF_D_PLUS_2 [3891] [] [] [] [] [3896,3893,3894,3895] CONDITIONAL_S
DISCARD 3896 [(0,1)] 0 [3891] [] [] [] [] [3896,3893,3894,3895] CONDITIONAL_S
IDLE 3897 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3898 [(1,0)] D [] [] [] [] [] [] none
MERGE 3899 [(1,0),(0,0)] D [] [3904,3901,3902,3903] [] [] [((0,0),(1,0))] [] none
DISCARD 3900 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3901 [(1,0),(0,0)] D [3899] [] [] [] [((0,0),(1,0))] [3904,3901,3902,3903] CONDITIONAL_S
Y_MEAS 3902 [(1,0)] HALF_D_PLUS_2 [3899] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
IDLE 3903 [(0,0)] HALF_D_PLUS_2 [3899] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
DISCARD 3904 [(1,0)] 0 [3899] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
IDLE 3905 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3906 [(0,1)] D [] [] [] [] [] [] none
MERGE 3907 [(0,1),(0,0)] D [] [3912,3909,3910,3911] [] [] [((0,0),(0,1))] [] none
DISCARD 3908 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3909 [(0,1),(0,0)] D [3907] [] [] [] [((0,0),(0,1))] [3912,3909,3910,3911] CONDITIONAL_S
Y_MEAS 3910 [(0,1)] HALF_D_PLUS_2 [3907] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
IDLE 3911 [(0,0)] HALF_D_PLUS_2 [3907] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
DISCARD 3912 [(0,1)] 0 [3907] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
IDLE 3913 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 3914 [(1,0)] D [] [] [] [] [] [] none
MERGE 3915 [(1,0),(0,0)] D [] [3920,3917,3918,3919] [] [] [((0,0),(1,0))] [] none
DISCARD 3916 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3917 [(1,0),(0,0)] D [3915] [] [] [] [((0,0),(1,0))] [3920,3917,3918,3919] CONDITIONAL_S
Y_MEAS 3918 [(1,0)] HALF_D_PLUS_2 [3915] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
IDLE 3919 [(0,0)] HALF_D_PLUS_2 [3915] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
DISCARD 3920 [(1,0)] 0 [3915] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
IDLE 3921 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 3922 [(0,1)] D [] [] [] [] [] [] none
MERGE 3923 [(0,1),(0,0)] D [] [3928,3925,3926,3927] [] [] [((0,0),(0,1))] [] none
DISCARD 3924 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3925 [(0,1),(0,0)] D [3923] [] [] [] [((0,0),(0,1))] [3928,3925,3926,3927] CONDITIONAL_S
Y_MEAS 3926 [(0,1)] HALF_D_PLUS_2 [3923] [] [] [] [] [3928,3925,3926,3927] CONDITIONAL_S
IDLE 3927 [(0,0)] HALF_D_PLUS_2 [3923] [] [] [] [] [3928,3925,3926,3927] CONDITIONAL_S
DISCARD 3928 [(0,1)] 0 [3923] [] [] [] [] [3928,3925,3926,3927] CONDITIONAL_S
IDLE 3929 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3930 [(1,0)] D [] [] [] [] [] [] none
MERGE 3931 [(1,0),(0,0)] D [] [3936,3933,3934,3935] [] [] [((0,0),(1,0))] [] none
DISCARD 3932 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3933 [(1,0),(0,0)] D [3931] [] [] [] [((0,0),(1,0))] [3936,3933,3934,3935] CONDITIONAL_S
Y_MEAS 3934 [(1,0)] HALF_D_PLUS_2 [3931] [] [] [] [] [3936,3933,3934,3935] CONDITIONAL_S
IDLE 3935 [(0,0)] HALF_D_PLUS_2 [3931] [] [] [] [] [3936,3933,3934,3935] CONDITIONAL_S
DISCARD 3936 [(1,0)] 0 [3931] [] [] [] [] [3936,3933,3934,3935] CONDITIONAL_S
IDLE 3937 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3938 [(0,1)] D [] [] [] [] [] [] none
MERGE 3939 [(0,1),(0,0)] D [] [3944,3941,3942,3943] [] [] [((0,0),(0,1))] [] none
DISCARD 3940 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3941 [(0,1),(0,0)] D [3939] [] [] [] [((0,0),(0,1))] [3944,3941,3942,3943] CONDITIONAL_S
Y_MEAS 3942 [(0,1)] HALF_D_PLUS_2 [3939] [] [] [] [] [3944,3941,3942,3943] CONDITIONAL_S
IDLE 3943 [(0,0)] HALF_D_PLUS_2 [3939] [] [] [] [] [3944,3941,3942,3943] CONDITIONAL_S
DISCARD 3944 [(0,1)] 0 [3939] [] [] [] [] [3944,3941,3942,3943] CONDITIONAL_S
IDLE 3945 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3946 [(1,0)] D [] [] [] [] [] [] none
MERGE 3947 [(1,0),(0,0)] D [] [3952,3949,3950,3951] [] [] [((0,0),(1,0))] [] none
DISCARD 3948 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3949 [(1,0),(0,0)] D [3947] [] [] [] [((0,0),(1,0))] [3952,3949,3950,3951] CONDITIONAL_S
Y_MEAS 3950 [(1,0)] HALF_D_PLUS_2 [3947] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
IDLE 3951 [(0,0)] HALF_D_PLUS_2 [3947] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
DISCARD 3952 [(1,0)] 0 [3947] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
IDLE 3953 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3954 [(0,1)] D [] [] [] [] [] [] none
MERGE 3955 [(0,1),(0,0)] D [] [3960,3957,3958,3959] [] [] [((0,0),(0,1))] [] none
DISCARD 3956 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3957 [(0,1),(0,0)] D [3955] [] [] [] [((0,0),(0,1))] [3960,3957,3958,3959] CONDITIONAL_S
Y_MEAS 3958 [(0,1)] HALF_D_PLUS_2 [3955] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
IDLE 3959 [(0,0)] HALF_D_PLUS_2 [3955] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
DISCARD 3960 [(0,1)] 0 [3955] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
IDLE 3961 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3962 [(1,0)] D [] [] [] [] [] [] none
MERGE 3963 [(1,0),(0,0)] D [] [3968,3965,3966,3967] [] [] [((0,0),(1,0))] [] none
DISCARD 3964 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3965 [(1,0),(0,0)] D [3963] [] [] [] [((0,0),(1,0))] [3968,3965,3966,3967] CONDITIONAL_S
Y_MEAS 3966 [(1,0)] HALF_D_PLUS_2 [3963] [] [] [] [] [3968,3965,3966,3967] CONDITIONAL_S
IDLE 3967 [(0,0)] HALF_D_PLUS_2 [3963] [] [] [] [] [3968,3965,3966,3967] CONDITIONAL_S
DISCARD 3968 [(1,0)] 0 [3963] [] [] [] [] [3968,3965,3966,3967] CONDITIONAL_S
IDLE 3969 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3970 [(0,1)] D [] [] [] [] [] [] none
MERGE 3971 [(0,1),(0,0)] D [] [3976,3973,3974,3975] [] [] [((0,0),(0,1))] [] none
DISCARD 3972 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3973 [(0,1),(0,0)] D [3971] [] [] [] [((0,0),(0,1))] [3976,3973,3974,3975] CONDITIONAL_S
Y_MEAS 3974 [(0,1)] HALF_D_PLUS_2 [3971] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
IDLE 3975 [(0,0)] HALF_D_PLUS_2 [3971] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
DISCARD 3976 [(0,1)] 0 [3971] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
IDLE 3977 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3978 [(1,0)] D [] [] [] [] [] [] none
MERGE 3979 [(1,0),(0,0)] D [] [3984,3981,3982,3983] [] [] [((0,0),(1,0))] [] none
DISCARD 3980 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3981 [(1,0),(0,0)] D [3979] [] [] [] [((0,0),(1,0))] [3984,3981,3982,3983] CONDITIONAL_S
Y_MEAS 3982 [(1,0)] HALF_D_PLUS_2 [3979] [] [] [] [] [3984,3981,3982,3983] CONDITIONAL_S
IDLE 3983 [(0,0)] HALF_D_PLUS_2 [3979] [] [] [] [] [3984,3981,3982,3983] CONDITIONAL_S
DISCARD 3984 [(1,0)] 0 [3979] [] [] [] [] [3984,3981,3982,3983] CONDITIONAL_S
IDLE 3985 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3986 [(0,1)] D [] [] [] [] [] [] none
MERGE 3987 [(0,1),(0,0)] D [] [3992,3989,3990,3991] [] [] [((0,0),(0,1))] [] none
DISCARD 3988 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3989 [(0,1),(0,0)] D [3987] [] [] [] [((0,0),(0,1))] [3992,3989,3990,3991] CONDITIONAL_S
Y_MEAS 3990 [(0,1)] HALF_D_PLUS_2 [3987] [] [] [] [] [3992,3989,3990,3991] CONDITIONAL_S
IDLE 3991 [(0,0)] HALF_D_PLUS_2 [3987] [] [] [] [] [3992,3989,3990,3991] CONDITIONAL_S
DISCARD 3992 [(0,1)] 0 [3987] [] [] [] [] [3992,3989,3990,3991] CONDITIONAL_S
IDLE 3993 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3994 [(1,0)] D [] [] [] [] [] [] none
MERGE 3995 [(1,0),(0,0)] D [] [4000,3997,3998,3999] [] [] [((0,0),(1,0))] [] none
DISCARD 3996 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3997 [(1,0),(0,0)] D [3995] [] [] [] [((0,0),(1,0))] [4000,3997,3998,3999] CONDITIONAL_S
Y_MEAS 3998 [(1,0)] HALF_D_PLUS_2 [3995] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
IDLE 3999 [(0,0)] HALF_D_PLUS_2 [3995] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
DISCARD 4000 [(1,0)] 0 [3995] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
IDLE 4001 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4002 [(0,1)] D [] [] [] [] [] [] none
MERGE 4003 [(0,1),(0,0)] D [] [4008,4005,4006,4007] [] [] [((0,0),(0,1))] [] none
DISCARD 4004 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4005 [(0,1),(0,0)] D [4003] [] [] [] [((0,0),(0,1))] [4008,4005,4006,4007] CONDITIONAL_S
Y_MEAS 4006 [(0,1)] HALF_D_PLUS_2 [4003] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
IDLE 4007 [(0,0)] HALF_D_PLUS_2 [4003] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
DISCARD 4008 [(0,1)] 0 [4003] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
IDLE 4009 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 4010 [(1,0)] D [] [] [] [] [] [] none
MERGE 4011 [(1,0),(0,0)] D [] [4016,4013,4014,4015] [] [] [((0,0),(1,0))] [] none
DISCARD 4012 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4013 [(1,0),(0,0)] D [4011] [] [] [] [((0,0),(1,0))] [4016,4013,4014,4015] CONDITIONAL_S
Y_MEAS 4014 [(1,0)] HALF_D_PLUS_2 [4011] [] [] [] [] [4016,4013,4014,4015] CONDITIONAL_S
IDLE 4015 [(0,0)] HALF_D_PLUS_2 [4011] [] [] [] [] [4016,4013,4014,4015] CONDITIONAL_S
DISCARD 4016 [(1,0)] 0 [4011] [] [] [] [] [4016,4013,4014,4015] CONDITIONAL_S
IDLE 4017 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4018 [(0,1)] D [] [] [] [] [] [] none
MERGE 4019 [(0,1),(0,0)] D [] [4024,4021,4022,4023] [] [] [((0,0),(0,1))] [] none
DISCARD 4020 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4021 [(0,1),(0,0)] D [4019] [] [] [] [((0,0),(0,1))] [4024,4021,4022,4023] CONDITIONAL_S
Y_MEAS 4022 [(0,1)] HALF_D_PLUS_2 [4019] [] [] [] [] [4024,4021,4022,4023] CONDITIONAL_S
IDLE 4023 [(0,0)] HALF_D_PLUS_2 [4019] [] [] [] [] [4024,4021,4022,4023] CONDITIONAL_S
DISCARD 4024 [(0,1)] 0 [4019] [] [] [] [] [4024,4021,4022,4023] CONDITIONAL_S
IDLE 4025 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4026 [(1,0)] D [] [] [] [] [] [] none
MERGE 4027 [(1,0),(0,0)] D [] [4032,4029,4030,4031] [] [] [((0,0),(1,0))] [] none
DISCARD 4028 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4029 [(1,0),(0,0)] D [4027] [] [] [] [((0,0),(1,0))] [4032,4029,4030,4031] CONDITIONAL_S
Y_MEAS 4030 [(1,0)] HALF_D_PLUS_2 [4027] [] [] [] [] [4032,4029,4030,4031] CONDITIONAL_S
IDLE 4031 [(0,0)] HALF_D_PLUS_2 [4027] [] [] [] [] [4032,4029,4030,4031] CONDITIONAL_S
DISCARD 4032 [(1,0)] 0 [4027] [] [] [] [] [4032,4029,4030,4031] CONDITIONAL_S
IDLE 4033 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 4034 [(0,1)] D [] [] [] [] [] [] none
MERGE 4035 [(0,1),(0,0)] D [] [4040,4037,4038,4039] [] [] [((0,0),(0,1))] [] none
DISCARD 4036 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4037 [(0,1),(0,0)] D [4035] [] [] [] [((0,0),(0,1))] [4040,4037,4038,4039] CONDITIONAL_S
Y_MEAS 4038 [(0,1)] HALF_D_PLUS_2 [4035] [] [] [] [] [4040,4037,4038,4039] CONDITIONAL_S
IDLE 4039 [(0,0)] HALF_D_PLUS_2 [4035] [] [] [] [] [4040,4037,4038,4039] CONDITIONAL_S
DISCARD 4040 [(0,1)] 0 [4035] [] [] [] [] [4040,4037,4038,4039] CONDITIONAL_S
IDLE 4041 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4042 [(1,0)] D [] [] [] [] [] [] none
MERGE 4043 [(1,0),(0,0)] D [] [4048,4045,4046,4047] [] [] [((0,0),(1,0))] [] none
DISCARD 4044 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4045 [(1,0),(0,0)] D [4043] [] [] [] [((0,0),(1,0))] [4048,4045,4046,4047] CONDITIONAL_S
Y_MEAS 4046 [(1,0)] HALF_D_PLUS_2 [4043] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
IDLE 4047 [(0,0)] HALF_D_PLUS_2 [4043] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
DISCARD 4048 [(1,0)] 0 [4043] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
IDLE 4049 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4050 [(0,1)] D [] [] [] [] [] [] none
MERGE 4051 [(0,1),(0,0)] D [] [4056,4053,4054,4055] [] [] [((0,0),(0,1))] [] none
DISCARD 4052 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4053 [(0,1),(0,0)] D [4051] [] [] [] [((0,0),(0,1))] [4056,4053,4054,4055] CONDITIONAL_S
Y_MEAS 4054 [(0,1)] HALF_D_PLUS_2 [4051] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
IDLE 4055 [(0,0)] HALF_D_PLUS_2 [4051] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
DISCARD 4056 [(0,1)] 0 [4051] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
IDLE 4057 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 4058 [(1,0)] D [] [] [] [] [] [] none
MERGE 4059 [(1,0),(0,0)] D [] [4064,4061,4062,4063] [] [] [((0,0),(1,0))] [] none
DISCARD 4060 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4061 [(1,0),(0,0)] D [4059] [] [] [] [((0,0),(1,0))] [4064,4061,4062,4063] CONDITIONAL_S
Y_MEAS 4062 [(1,0)] HALF_D_PLUS_2 [4059] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
IDLE 4063 [(0,0)] HALF_D_PLUS_2 [4059] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
DISCARD 4064 [(1,0)] 0 [4059] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
IDLE 4065 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4066 [(0,1)] D [] [] [] [] [] [] none
MERGE 4067 [(0,1),(0,0)] D [] [4072,4069,4070,4071] [] [] [((0,0),(0,1))] [] none
DISCARD 4068 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4069 [(0,1),(0,0)] D [4067] [] [] [] [((0,0),(0,1))] [4072,4069,4070,4071] CONDITIONAL_S
Y_MEAS 4070 [(0,1)] HALF_D_PLUS_2 [4067] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
IDLE 4071 [(0,0)] HALF_D_PLUS_2 [4067] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
DISCARD 4072 [(0,1)] 0 [4067] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
IDLE 4073 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4074 [(1,0)] D [] [] [] [] [] [] none
MERGE 4075 [(1,0),(0,0)] D [] [4080,4077,4078,4079] [] [] [((0,0),(1,0))] [] none
DISCARD 4076 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4077 [(1,0),(0,0)] D [4075] [] [] [] [((0,0),(1,0))] [4080,4077,4078,4079] CONDITIONAL_S
Y_MEAS 4078 [(1,0)] HALF_D_PLUS_2 [4075] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
IDLE 4079 [(0,0)] HALF_D_PLUS_2 [4075] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
DISCARD 4080 [(1,0)] 0 [4075] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
IDLE 4081 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4082 [(0,1)] D [] [] [] [] [] [] none
MERGE 4083 [(0,1),(0,0)] D [] [4088,4085,4086,4087] [] [] [((0,0),(0,1))] [] none
DISCARD 4084 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4085 [(0,1),(0,0)] D [4083] [] [] [] [((0,0),(0,1))] [4088,4085,4086,4087] CONDITIONAL_S
Y_MEAS 4086 [(0,1)] HALF_D_PLUS_2 [4083] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
IDLE 4087 [(0,0)] HALF_D_PLUS_2 [4083] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
DISCARD 4088 [(0,1)] 0 [4083] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
IDLE 4089 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 4090 [(1,0)] D [] [] [] [] [] [] none
MERGE 4091 [(1,0),(0,0)] D [] [4096,4093,4094,4095] [] [] [((0,0),(1,0))] [] none
DISCARD 4092 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4093 [(1,0),(0,0)] D [4091] [] [] [] [((0,0),(1,0))] [4096,4093,4094,4095] CONDITIONAL_S
Y_MEAS 4094 [(1,0)] HALF_D_PLUS_2 [4091] [] [] [] [] [4096,4093,4094,4095] CONDITIONAL_S
IDLE 4095 [(0,0)] HALF_D_PLUS_2 [4091] [] [] [] [] [4096,4093,4094,4095] CONDITIONAL_S
DISCARD 4096 [(1,0)] 0 [4091] [] [] [] [] [4096,4093,4094,4095] CONDITIONAL_S
IDLE 4097 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4098 [(0,1)] D [] [] [] [] [] [] none
MERGE 4099 [(0,1),(0,0)] D [] [4104,4101,4102,4103] [] [] [((0,0),(0,1))] [] none
DISCARD 4100 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4101 [(0,1),(0,0)] D [4099] [] [] [] [((0,0),(0,1))] [4104,4101,4102,4103] CONDITIONAL_S
Y_MEAS 4102 [(0,1)] HALF_D_PLUS_2 [4099] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
IDLE 4103 [(0,0)] HALF_D_PLUS_2 [4099] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
DISCARD 4104 [(0,1)] 0 [4099] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
IDLE 4105 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4106 [(1,0)] D [] [] [] [] [] [] none
MERGE 4107 [(1,0),(0,0)] D [] [4112,4109,4110,4111] [] [] [((0,0),(1,0))] [] none
DISCARD 4108 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4109 [(1,0),(0,0)] D [4107] [] [] [] [((0,0),(1,0))] [4112,4109,4110,4111] CONDITIONAL_S
Y_MEAS 4110 [(1,0)] HALF_D_PLUS_2 [4107] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
IDLE 4111 [(0,0)] HALF_D_PLUS_2 [4107] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
DISCARD 4112 [(1,0)] 0 [4107] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
IDLE 4113 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 4114 [(0,1)] D [] [] [] [] [] [] none
MERGE 4115 [(0,1),(0,0)] D [] [4120,4117,4118,4119] [] [] [((0,0),(0,1))] [] none
DISCARD 4116 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4117 [(0,1),(0,0)] D [4115] [] [] [] [((0,0),(0,1))] [4120,4117,4118,4119] CONDITIONAL_S
Y_MEAS 4118 [(0,1)] HALF_D_PLUS_2 [4115] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
IDLE 4119 [(0,0)] HALF_D_PLUS_2 [4115] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
DISCARD 4120 [(0,1)] 0 [4115] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
IDLE 4121 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4122 [(1,0)] D [] [] [] [] [] [] none
MERGE 4123 [(1,0),(0,0)] D [] [4128,4125,4126,4127] [] [] [((0,0),(1,0))] [] none
DISCARD 4124 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4125 [(1,0),(0,0)] D [4123] [] [] [] [((0,0),(1,0))] [4128,4125,4126,4127] CONDITIONAL_S
Y_MEAS 4126 [(1,0)] HALF_D_PLUS_2 [4123] [] [] [] [] [4128,4125,4126,4127] CONDITIONAL_S
IDLE 4127 [(0,0)] HALF_D_PLUS_2 [4123] [] [] [] [] [4128,4125,4126,4127] CONDITIONAL_S
DISCARD 4128 [(1,0)] 0 [4123] [] [] [] [] [4128,4125,4126,4127] CONDITIONAL_S
IDLE 4129 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4130 [(0,1)] D [] [] [] [] [] [] none
MERGE 4131 [(0,1),(0,0)] D [] [4136,4133,4134,4135] [] [] [((0,0),(0,1))] [] none
DISCARD 4132 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4133 [(0,1),(0,0)] D [4131] [] [] [] [((0,0),(0,1))] [4136,4133,4134,4135] CONDITIONAL_S
Y_MEAS 4134 [(0,1)] HALF_D_PLUS_2 [4131] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
IDLE 4135 [(0,0)] HALF_D_PLUS_2 [4131] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
DISCARD 4136 [(0,1)] 0 [4131] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
IDLE 4137 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4138 [(1,0)] D [] [] [] [] [] [] none
MERGE 4139 [(1,0),(0,0)] D [] [4144,4141,4142,4143] [] [] [((0,0),(1,0))] [] none
DISCARD 4140 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4141 [(1,0),(0,0)] D [4139] [] [] [] [((0,0),(1,0))] [4144,4141,4142,4143] CONDITIONAL_S
Y_MEAS 4142 [(1,0)] HALF_D_PLUS_2 [4139] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
IDLE 4143 [(0,0)] HALF_D_PLUS_2 [4139] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
DISCARD 4144 [(1,0)] 0 [4139] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
IDLE 4145 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4146 [(0,1)] D [] [] [] [] [] [] none
MERGE 4147 [(0,1),(0,0)] D [] [4152,4149,4150,4151] [] [] [((0,0),(0,1))] [] none
DISCARD 4148 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4149 [(0,1),(0,0)] D [4147] [] [] [] [((0,0),(0,1))] [4152,4149,4150,4151] CONDITIONAL_S
Y_MEAS 4150 [(0,1)] HALF_D_PLUS_2 [4147] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
IDLE 4151 [(0,0)] HALF_D_PLUS_2 [4147] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
DISCARD 4152 [(0,1)] 0 [4147] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
IDLE 4153 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4154 [(1,0)] D [] [] [] [] [] [] none
MERGE 4155 [(1,0),(0,0)] D [] [4160,4157,4158,4159] [] [] [((0,0),(1,0))] [] none
DISCARD 4156 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4157 [(1,0),(0,0)] D [4155] [] [] [] [((0,0),(1,0))] [4160,4157,4158,4159] CONDITIONAL_S
Y_MEAS 4158 [(1,0)] HALF_D_PLUS_2 [4155] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
IDLE 4159 [(0,0)] HALF_D_PLUS_2 [4155] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
DISCARD 4160 [(1,0)] 0 [4155] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
IDLE 4161 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4162 [(0,1)] D [] [] [] [] [] [] none
MERGE 4163 [(0,1),(0,0)] D [] [4168,4165,4166,4167] [] [] [((0,0),(0,1))] [] none
DISCARD 4164 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4165 [(0,1),(0,0)] D [4163] [] [] [] [((0,0),(0,1))] [4168,4165,4166,4167] CONDITIONAL_S
Y_MEAS 4166 [(0,1)] HALF_D_PLUS_2 [4163] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
IDLE 4167 [(0,0)] HALF_D_PLUS_2 [4163] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
DISCARD 4168 [(0,1)] 0 [4163] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
IDLE 4169 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4170 [(1,0)] D [] [] [] [] [] [] none
MERGE 4171 [(1,0),(0,0)] D [] [4176,4173,4174,4175] [] [] [((0,0),(1,0))] [] none
DISCARD 4172 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4173 [(1,0),(0,0)] D [4171] [] [] [] [((0,0),(1,0))] [4176,4173,4174,4175] CONDITIONAL_S
Y_MEAS 4174 [(1,0)] HALF_D_PLUS_2 [4171] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
IDLE 4175 [(0,0)] HALF_D_PLUS_2 [4171] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
DISCARD 4176 [(1,0)] 0 [4171] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
IDLE 4177 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4178 [(0,1)] D [] [] [] [] [] [] none
MERGE 4179 [(0,1),(0,0)] D [] [4184,4181,4182,4183] [] [] [((0,0),(0,1))] [] none
DISCARD 4180 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4181 [(0,1),(0,0)] D [4179] [] [] [] [((0,0),(0,1))] [4184,4181,4182,4183] CONDITIONAL_S
Y_MEAS 4182 [(0,1)] HALF_D_PLUS_2 [4179] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
IDLE 4183 [(0,0)] HALF_D_PLUS_2 [4179] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
DISCARD 4184 [(0,1)] 0 [4179] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
IDLE 4185 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4186 [(1,0)] D [] [] [] [] [] [] none
MERGE 4187 [(1,0),(0,0)] D [] [4192,4189,4190,4191] [] [] [((0,0),(1,0))] [] none
DISCARD 4188 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4189 [(1,0),(0,0)] D [4187] [] [] [] [((0,0),(1,0))] [4192,4189,4190,4191] CONDITIONAL_S
Y_MEAS 4190 [(1,0)] HALF_D_PLUS_2 [4187] [] [] [] [] [4192,4189,4190,4191] CONDITIONAL_S
IDLE 4191 [(0,0)] HALF_D_PLUS_2 [4187] [] [] [] [] [4192,4189,4190,4191] CONDITIONAL_S
DISCARD 4192 [(1,0)] 0 [4187] [] [] [] [] [4192,4189,4190,4191] CONDITIONAL_S
IDLE 4193 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4194 [(0,1)] D [] [] [] [] [] [] none
MERGE 4195 [(0,1),(0,0)] D [] [4200,4197,4198,4199] [] [] [((0,0),(0,1))] [] none
DISCARD 4196 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4197 [(0,1),(0,0)] D [4195] [] [] [] [((0,0),(0,1))] [4200,4197,4198,4199] CONDITIONAL_S
Y_MEAS 4198 [(0,1)] HALF_D_PLUS_2 [4195] [] [] [] [] [4200,4197,4198,4199] CONDITIONAL_S
IDLE 4199 [(0,0)] HALF_D_PLUS_2 [4195] [] [] [] [] [4200,4197,4198,4199] CONDITIONAL_S
DISCARD 4200 [(0,1)] 0 [4195] [] [] [] [] [4200,4197,4198,4199] CONDITIONAL_S
IDLE 4201 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4202 [(1,0)] D [] [] [] [] [] [] none
MERGE 4203 [(1,0),(0,0)] D [] [4208,4205,4206,4207] [] [] [((0,0),(1,0))] [] none
DISCARD 4204 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4205 [(1,0),(0,0)] D [4203] [] [] [] [((0,0),(1,0))] [4208,4205,4206,4207] CONDITIONAL_S
Y_MEAS 4206 [(1,0)] HALF_D_PLUS_2 [4203] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
IDLE 4207 [(0,0)] HALF_D_PLUS_2 [4203] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
DISCARD 4208 [(1,0)] 0 [4203] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
IDLE 4209 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4210 [(0,1)] D [] [] [] [] [] [] none
MERGE 4211 [(0,1),(0,0)] D [] [4216,4213,4214,4215] [] [] [((0,0),(0,1))] [] none
DISCARD 4212 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4213 [(0,1),(0,0)] D [4211] [] [] [] [((0,0),(0,1))] [4216,4213,4214,4215] CONDITIONAL_S
Y_MEAS 4214 [(0,1)] HALF_D_PLUS_2 [4211] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
IDLE 4215 [(0,0)] HALF_D_PLUS_2 [4211] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
DISCARD 4216 [(0,1)] 0 [4211] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
IDLE 4217 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4218 [(1,0)] D [] [] [] [] [] [] none
MERGE 4219 [(1,0),(0,0)] D [] [4224,4221,4222,4223] [] [] [((0,0),(1,0))] [] none
DISCARD 4220 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4221 [(1,0),(0,0)] D [4219] [] [] [] [((0,0),(1,0))] [4224,4221,4222,4223] CONDITIONAL_S
Y_MEAS 4222 [(1,0)] HALF_D_PLUS_2 [4219] [] [] [] [] [4224,4221,4222,4223] CONDITIONAL_S
IDLE 4223 [(0,0)] HALF_D_PLUS_2 [4219] [] [] [] [] [4224,4221,4222,4223] CONDITIONAL_S
DISCARD 4224 [(1,0)] 0 [4219] [] [] [] [] [4224,4221,4222,4223] CONDITIONAL_S
IDLE 4225 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4226 [(0,1)] D [] [] [] [] [] [] none
MERGE 4227 [(0,1),(0,0)] D [] [4232,4229,4230,4231] [] [] [((0,0),(0,1))] [] none
DISCARD 4228 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4229 [(0,1),(0,0)] D [4227] [] [] [] [((0,0),(0,1))] [4232,4229,4230,4231] CONDITIONAL_S
Y_MEAS 4230 [(0,1)] HALF_D_PLUS_2 [4227] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
IDLE 4231 [(0,0)] HALF_D_PLUS_2 [4227] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
DISCARD 4232 [(0,1)] 0 [4227] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
IDLE 4233 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4234 [(1,0)] D [] [] [] [] [] [] none
MERGE 4235 [(1,0),(0,0)] D [] [4240,4237,4238,4239] [] [] [((0,0),(1,0))] [] none
DISCARD 4236 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4237 [(1,0),(0,0)] D [4235] [] [] [] [((0,0),(1,0))] [4240,4237,4238,4239] CONDITIONAL_S
Y_MEAS 4238 [(1,0)] HALF_D_PLUS_2 [4235] [] [] [] [] [4240,4237,4238,4239] CONDITIONAL_S
IDLE 4239 [(0,0)] HALF_D_PLUS_2 [4235] [] [] [] [] [4240,4237,4238,4239] CONDITIONAL_S
DISCARD 4240 [(1,0)] 0 [4235] [] [] [] [] [4240,4237,4238,4239] CONDITIONAL_S
IDLE 4241 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 4242 [(0,1)] D [] [] [] [] [] [] none
MERGE 4243 [(0,1),(0,0)] D [] [4248,4245,4246,4247] [] [] [((0,0),(0,1))] [] none
DISCARD 4244 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4245 [(0,1),(0,0)] D [4243] [] [] [] [((0,0),(0,1))] [4248,4245,4246,4247] CONDITIONAL_S
Y_MEAS 4246 [(0,1)] HALF_D_PLUS_2 [4243] [] [] [] [] [4248,4245,4246,4247] CONDITIONAL_S
IDLE 4247 [(0,0)] HALF_D_PLUS_2 [4243] [] [] [] [] [4248,4245,4246,4247] CONDITIONAL_S
DISCARD 4248 [(0,1)] 0 [4243] [] [] [] [] [4248,4245,4246,4247] CONDITIONAL_S
IDLE 4249 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4250 [(1,0)] D [] [] [] [] [] [] none
MERGE 4251 [(1,0),(0,0)] D [] [4256,4253,4254,4255] [] [] [((0,0),(1,0))] [] none
DISCARD 4252 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4253 [(1,0),(0,0)] D [4251] [] [] [] [((0,0),(1,0))] [4256,4253,4254,4255] CONDITIONAL_S
Y_MEAS 4254 [(1,0)] HALF_D_PLUS_2 [4251] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
IDLE 4255 [(0,0)] HALF_D_PLUS_2 [4251] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
DISCARD 4256 [(1,0)] 0 [4251] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
IDLE 4257 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 4258 [(0,1)] D [] [] [] [] [] [] none
MERGE 4259 [(0,1),(0,0)] D [] [4264,4261,4262,4263] [] [] [((0,0),(0,1))] [] none
DISCARD 4260 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4261 [(0,1),(0,0)] D [4259] [] [] [] [((0,0),(0,1))] [4264,4261,4262,4263] CONDITIONAL_S
Y_MEAS 4262 [(0,1)] HALF_D_PLUS_2 [4259] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
IDLE 4263 [(0,0)] HALF_D_PLUS_2 [4259] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
DISCARD 4264 [(0,1)] 0 [4259] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
IDLE 4265 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4266 [(1,0)] D [] [] [] [] [] [] none
MERGE 4267 [(1,0),(0,0)] D [] [4272,4269,4270,4271] [] [] [((0,0),(1,0))] [] none
DISCARD 4268 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4269 [(1,0),(0,0)] D [4267] [] [] [] [((0,0),(1,0))] [4272,4269,4270,4271] CONDITIONAL_S
Y_MEAS 4270 [(1,0)] HALF_D_PLUS_2 [4267] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
IDLE 4271 [(0,0)] HALF_D_PLUS_2 [4267] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
DISCARD 4272 [(1,0)] 0 [4267] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
IDLE 4273 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4274 [(0,1)] D [] [] [] [] [] [] none
MERGE 4275 [(0,1),(0,0)] D [] [4280,4277,4278,4279] [] [] [((0,0),(0,1))] [] none
DISCARD 4276 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4277 [(0,1),(0,0)] D [4275] [] [] [] [((0,0),(0,1))] [4280,4277,4278,4279] CONDITIONAL_S
Y_MEAS 4278 [(0,1)] HALF_D_PLUS_2 [4275] [] [] [] [] [4280,4277,4278,4279] CONDITIONAL_S
IDLE 4279 [(0,0)] HALF_D_PLUS_2 [4275] [] [] [] [] [4280,4277,4278,4279] CONDITIONAL_S
DISCARD 4280 [(0,1)] 0 [4275] [] [] [] [] [4280,4277,4278,4279] CONDITIONAL_S
IDLE 4281 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4282 [(1,0)] D [] [] [] [] [] [] none
MERGE 4283 [(1,0),(0,0)] D [] [4288,4285,4286,4287] [] [] [((0,0),(1,0))] [] none
DISCARD 4284 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4285 [(1,0),(0,0)] D [4283] [] [] [] [((0,0),(1,0))] [4288,4285,4286,4287] CONDITIONAL_S
Y_MEAS 4286 [(1,0)] HALF_D_PLUS_2 [4283] [] [] [] [] [4288,4285,4286,4287] CONDITIONAL_S
IDLE 4287 [(0,0)] HALF_D_PLUS_2 [4283] [] [] [] [] [4288,4285,4286,4287] CONDITIONAL_S
DISCARD 4288 [(1,0)] 0 [4283] [] [] [] [] [4288,4285,4286,4287] CONDITIONAL_S
IDLE 4289 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 4290 [(0,1)] D [] [] [] [] [] [] none
MERGE 4291 [(0,1),(0,0)] D [] [4296,4293,4294,4295] [] [] [((0,0),(0,1))] [] none
DISCARD 4292 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4293 [(0,1),(0,0)] D [4291] [] [] [] [((0,0),(0,1))] [4296,4293,4294,4295] CONDITIONAL_S
Y_MEAS 4294 [(0,1)] HALF_D_PLUS_2 [4291] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
IDLE 4295 [(0,0)] HALF_D_PLUS_2 [4291] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
DISCARD 4296 [(0,1)] 0 [4291] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
IDLE 4297 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4298 [(1,0)] D [] [] [] [] [] [] none
MERGE 4299 [(1,0),(0,0)] D [] [4304,4301,4302,4303] [] [] [((0,0),(1,0))] [] none
DISCARD 4300 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4301 [(1,0),(0,0)] D [4299] [] [] [] [((0,0),(1,0))] [4304,4301,4302,4303] CONDITIONAL_S
Y_MEAS 4302 [(1,0)] HALF_D_PLUS_2 [4299] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
IDLE 4303 [(0,0)] HALF_D_PLUS_2 [4299] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
DISCARD 4304 [(1,0)] 0 [4299] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
IDLE 4305 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 4306 [(0,1)] D [] [] [] [] [] [] none
MERGE 4307 [(0,1),(0,0)] D [] [4312,4309,4310,4311] [] [] [((0,0),(0,1))] [] none
DISCARD 4308 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4309 [(0,1),(0,0)] D [4307] [] [] [] [((0,0),(0,1))] [4312,4309,4310,4311] CONDITIONAL_S
Y_MEAS 4310 [(0,1)] HALF_D_PLUS_2 [4307] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
IDLE 4311 [(0,0)] HALF_D_PLUS_2 [4307] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
DISCARD 4312 [(0,1)] 0 [4307] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
IDLE 4313 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4314 [(1,0)] D [] [] [] [] [] [] none
MERGE 4315 [(1,0),(0,0)] D [] [4320,4317,4318,4319] [] [] [((0,0),(1,0))] [] none
DISCARD 4316 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4317 [(1,0),(0,0)] D [4315] [] [] [] [((0,0),(1,0))] [4320,4317,4318,4319] CONDITIONAL_S
Y_MEAS 4318 [(1,0)] HALF_D_PLUS_2 [4315] [] [] [] [] [4320,4317,4318,4319] CONDITIONAL_S
IDLE 4319 [(0,0)] HALF_D_PLUS_2 [4315] [] [] [] [] [4320,4317,4318,4319] CONDITIONAL_S
DISCARD 4320 [(1,0)] 0 [4315] [] [] [] [] [4320,4317,4318,4319] CONDITIONAL_S
IDLE 4321 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4322 [(0,1)] D [] [] [] [] [] [] none
MERGE 4323 [(0,1),(0,0)] D [] [4328,4325,4326,4327] [] [] [((0,0),(0,1))] [] none
DISCARD 4324 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4325 [(0,1),(0,0)] D [4323] [] [] [] [((0,0),(0,1))] [4328,4325,4326,4327] CONDITIONAL_S
Y_MEAS 4326 [(0,1)] HALF_D_PLUS_2 [4323] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
IDLE 4327 [(0,0)] HALF_D_PLUS_2 [4323] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
DISCARD 4328 [(0,1)] 0 [4323] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
IDLE 4329 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 4330 [(1,0)] D [] [] [] [] [] [] none
MERGE 4331 [(1,0),(0,0)] D [] [4336,4333,4334,4335] [] [] [((0,0),(1,0))] [] none
DISCARD 4332 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4333 [(1,0),(0,0)] D [4331] [] [] [] [((0,0),(1,0))] [4336,4333,4334,4335] CONDITIONAL_S
Y_MEAS 4334 [(1,0)] HALF_D_PLUS_2 [4331] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
IDLE 4335 [(0,0)] HALF_D_PLUS_2 [4331] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
DISCARD 4336 [(1,0)] 0 [4331] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
IDLE 4337 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4338 [(0,1)] D [] [] [] [] [] [] none
MERGE 4339 [(0,1),(0,0)] D [] [4344,4341,4342,4343] [] [] [((0,0),(0,1))] [] none
DISCARD 4340 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4341 [(0,1),(0,0)] D [4339] [] [] [] [((0,0),(0,1))] [4344,4341,4342,4343] CONDITIONAL_S
Y_MEAS 4342 [(0,1)] HALF_D_PLUS_2 [4339] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
IDLE 4343 [(0,0)] HALF_D_PLUS_2 [4339] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
DISCARD 4344 [(0,1)] 0 [4339] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
IDLE 4345 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4346 [(1,0)] D [] [] [] [] [] [] none
MERGE 4347 [(1,0),(0,0)] D [] [4352,4349,4350,4351] [] [] [((0,0),(1,0))] [] none
DISCARD 4348 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4349 [(1,0),(0,0)] D [4347] [] [] [] [((0,0),(1,0))] [4352,4349,4350,4351] CONDITIONAL_S
Y_MEAS 4350 [(1,0)] HALF_D_PLUS_2 [4347] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
IDLE 4351 [(0,0)] HALF_D_PLUS_2 [4347] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
DISCARD 4352 [(1,0)] 0 [4347] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
IDLE 4353 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4354 [(0,1)] D [] [] [] [] [] [] none
MERGE 4355 [(0,1),(0,0)] D [] [4360,4357,4358,4359] [] [] [((0,0),(0,1))] [] none
DISCARD 4356 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4357 [(0,1),(0,0)] D [4355] [] [] [] [((0,0),(0,1))] [4360,4357,4358,4359] CONDITIONAL_S
Y_MEAS 4358 [(0,1)] HALF_D_PLUS_2 [4355] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
IDLE 4359 [(0,0)] HALF_D_PLUS_2 [4355] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
DISCARD 4360 [(0,1)] 0 [4355] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
IDLE 4361 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4362 [(1,0)] D [] [] [] [] [] [] none
MERGE 4363 [(1,0),(0,0)] D [] [4368,4365,4366,4367] [] [] [((0,0),(1,0))] [] none
DISCARD 4364 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4365 [(1,0),(0,0)] D [4363] [] [] [] [((0,0),(1,0))] [4368,4365,4366,4367] CONDITIONAL_S
Y_MEAS 4366 [(1,0)] HALF_D_PLUS_2 [4363] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
IDLE 4367 [(0,0)] HALF_D_PLUS_2 [4363] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
DISCARD 4368 [(1,0)] 0 [4363] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
IDLE 4369 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4370 [(0,1)] D [] [] [] [] [] [] none
MERGE 4371 [(0,1),(0,0)] D [] [4376,4373,4374,4375] [] [] [((0,0),(0,1))] [] none
DISCARD 4372 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4373 [(0,1),(0,0)] D [4371] [] [] [] [((0,0),(0,1))] [4376,4373,4374,4375] CONDITIONAL_S
Y_MEAS 4374 [(0,1)] HALF_D_PLUS_2 [4371] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
IDLE 4375 [(0,0)] HALF_D_PLUS_2 [4371] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
DISCARD 4376 [(0,1)] 0 [4371] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
INJECT_T 4377 [(1,0)] D [] [] [] [] [] [] none
MERGE 4378 [(1,0),(0,0)] D [] [4380,4381,4382,4383] [] [] [((0,0),(1,0))] [] none
DISCARD 4379 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4380 [(1,0),(0,0)] D [4378] [] [] [] [((0,0),(1,0))] [4380,4381,4382,4383] CONDITIONAL_S
Y_MEAS 4381 [(1,0)] HALF_D_PLUS_2 [4378] [] [] [] [] [4380,4381,4382,4383] CONDITIONAL_S
IDLE 4382 [(0,0)] HALF_D_PLUS_2 [4378] [] [] [] [] [4380,4381,4382,4383] CONDITIONAL_S
DISCARD 4383 [(1,0)] 0 [4378] [] [] [] [] [4380,4381,4382,4383] CONDITIONAL_S
IDLE 4384 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4385 [(0,1)] D [] [] [] [] [] [] none
MERGE 4386 [(0,1),(0,0)] D [] [4388,4389,4390,4391] [] [] [((0,0),(0,1))] [] none
DISCARD 4387 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4388 [(0,1),(0,0)] D [4386] [] [] [] [((0,0),(0,1))] [4388,4389,4390,4391] CONDITIONAL_S
Y_MEAS 4389 [(0,1)] HALF_D_PLUS_2 [4386] [] [] [] [] [4388,4389,4390,4391] CONDITIONAL_S
IDLE 4390 [(0,0)] HALF_D_PLUS_2 [4386] [] [] [] [] [4388,4389,4390,4391] CONDITIONAL_S
DISCARD 4391 [(0,1)] 0 [4386] [] [] [] [] [4388,4389,4390,4391] CONDITIONAL_S
IDLE 4392 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4393 [(1,0)] D [] [] [] [] [] [] none
MERGE 4394 [(1,0),(0,0)] D [] [4396,4397,4398,4399] [] [] [((0,0),(1,0))] [] none
DISCARD 4395 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4396 [(1,0),(0,0)] D [4394] [] [] [] [((0,0),(1,0))] [4396,4397,4398,4399] CONDITIONAL_S
Y_MEAS 4397 [(1,0)] HALF_D_PLUS_2 [4394] [] [] [] [] [4396,4397,4398,4399] CONDITIONAL_S
IDLE 4398 [(0,0)] HALF_D_PLUS_2 [4394] [] [] [] [] [4396,4397,4398,4399] CONDITIONAL_S
DISCARD 4399 [(1,0)] 0 [4394] [] [] [] [] [4396,4397,4398,4399] CONDITIONAL_S
IDLE 4400 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4401 [(0,1)] D [] [] [] [] [] [] none
MERGE 4402 [(0,1),(0,0)] D [] [4404,4405,4406,4407] [] [] [((0,0),(0,1))] [] none
DISCARD 4403 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4404 [(0,1),(0,0)] D [4402] [] [] [] [((0,0),(0,1))] [4404,4405,4406,4407] CONDITIONAL_S
Y_MEAS 4405 [(0,1)] HALF_D_PLUS_2 [4402] [] [] [] [] [4404,4405,4406,4407] CONDITIONAL_S
IDLE 4406 [(0,0)] HALF_D_PLUS_2 [4402] [] [] [] [] [4404,4405,4406,4407] CONDITIONAL_S
DISCARD 4407 [(0,1)] 0 [4402] [] [] [] [] [4404,4405,4406,4407] CONDITIONAL_S
IDLE 4408 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 4409 [(1,0)] D [] [] [] [] [] [] none
MERGE 4410 [(1,0),(0,0)] D [] [4412,4413,4414,4415] [] [] [((0,0),(1,0))] [] none
DISCARD 4411 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4412 [(1,0),(0,0)] D [4410] [] [] [] [((0,0),(1,0))] [4412,4413,4414,4415] CONDITIONAL_S
Y_MEAS 4413 [(1,0)] HALF_D_PLUS_2 [4410] [] [] [] [] [4412,4413,4414,4415] CONDITIONAL_S
IDLE 4414 [(0,0)] HALF_D_PLUS_2 [4410] [] [] [] [] [4412,4413,4414,4415] CONDITIONAL_S
DISCARD 4415 [(1,0)] 0 [4410] [] [] [] [] [4412,4413,4414,4415] CONDITIONAL_S
IDLE 4416 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4417 [(0,1)] D [] [] [] [] [] [] none
MERGE 4418 [(0,1),(0,0)] D [] [4420,4421,4422,4423] [] [] [((0,0),(0,1))] [] none
DISCARD 4419 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4420 [(0,1),(0,0)] D [4418] [] [] [] [((0,0),(0,1))] [4420,4421,4422,4423] CONDITIONAL_S
Y_MEAS 4421 [(0,1)] HALF_D_PLUS_2 [4418] [] [] [] [] [4420,4421,4422,4423] CONDITIONAL_S
IDLE 4422 [(0,0)] HALF_D_PLUS_2 [4418] [] [] [] [] [4420,4421,4422,4423] CONDITIONAL_S
DISCARD 4423 [(0,1)] 0 [4418] [] [] [] [] [4420,4421,4422,4423] CONDITIONAL_S
IDLE 4424 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 4425 [(1,0)] D [] [] [] [] [] [] none
MERGE 4426 [(1,0),(0,0)] D [] [4428,4429,4430,4431] [] [] [((0,0),(1,0))] [] none
DISCARD 4427 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4428 [(1,0),(0,0)] D [4426] [] [] [] [((0,0),(1,0))] [4428,4429,4430,4431] CONDITIONAL_S
Y_MEAS 4429 [(1,0)] HALF_D_PLUS_2 [4426] [] [] [] [] [4428,4429,4430,4431] CONDITIONAL_S
IDLE 4430 [(0,0)] HALF_D_PLUS_2 [4426] [] [] [] [] [4428,4429,4430,4431] CONDITIONAL_S
DISCARD 4431 [(1,0)] 0 [4426] [] [] [] [] [4428,4429,4430,4431] CONDITIONAL_S
IDLE 4432 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 4433 [(0,1)] D [] [] [] [] [] [] none
MERGE 4434 [(0,1),(0,0)] D [] [4436,4437,4438,4439] [] [] [((0,0),(0,1))] [] none
DISCARD 4435 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4436 [(0,1),(0,0)] D [4434] [] [] [] [((0,0),(0,1))] [4436,4437,4438,4439] CONDITIONAL_S
Y_MEAS 4437 [(0,1)] HALF_D_PLUS_2 [4434] [] [] [] [] [4436,4437,4438,4439] CONDITIONAL_S
IDLE 4438 [(0,0)] HALF_D_PLUS_2 [4434] [] [] [] [] [4436,4437,4438,4439] CONDITIONAL_S
DISCARD 4439 [(0,1)] 0 [4434] [] [] [] [] [4436,4437,4438,4439] CONDITIONAL_S
IDLE 4440 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4441 [(1,0)] D [] [] [] [] [] [] none
MERGE 4442 [(1,0),(0,0)] D [] [4444,4445,4446,4447] [] [] [((0,0),(1,0))] [] none
DISCARD 4443 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4444 [(1,0),(0,0)] D [4442] [] [] [] [((0,0),(1,0))] [4444,4445,4446,4447] CONDITIONAL_S
Y_MEAS 4445 [(1,0)] HALF_D_PLUS_2 [4442] [] [] [] [] [4444,4445,4446,4447] CONDITIONAL_S
IDLE 4446 [(0,0)] HALF_D_PLUS_2 [4442] [] [] [] [] [4444,4445,4446,4447] CONDITIONAL_S
DISCARD 4447 [(1,0)] 0 [4442] [] [] [] [] [4444,4445,4446,4447] CONDITIONAL_S
IDLE 4448 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4449 [(0,1)] D [] [] [] [] [] [] none
MERGE 4450 [(0,1),(0,0)] D [] [4452,4453,4454,4455] [] [] [((0,0),(0,1))] [] none
DISCARD 4451 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4452 [(0,1),(0,0)] D [4450] [] [] [] [((0,0),(0,1))] [4452,4453,4454,4455] CONDITIONAL_S
Y_MEAS 4453 [(0,1)] HALF_D_PLUS_2 [4450] [] [] [] [] [4452,4453,4454,4455] CONDITIONAL_S
IDLE 4454 [(0,0)] HALF_D_PLUS_2 [4450] [] [] [] [] [4452,4453,4454,4455] CONDITIONAL_S
DISCARD 4455 [(0,1)] 0 [4450] [] [] [] [] [4452,4453,4454,4455] CONDITIONAL_S
IDLE 4456 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4457 [(1,0)] D [] [] [] [] [] [] none
MERGE 4458 [(1,0),(0,0)] D [] [4460,4461,4462,4463] [] [] [((0,0),(1,0))] [] none
DISCARD 4459 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4460 [(1,0),(0,0)] D [4458] [] [] [] [((0,0),(1,0))] [4460,4461,4462,4463] CONDITIONAL_S
Y_MEAS 4461 [(1,0)] HALF_D_PLUS_2 [4458] [] [] [] [] [4460,4461,4462,4463] CONDITIONAL_S
IDLE 4462 [(0,0)] HALF_D_PLUS_2 [4458] [] [] [] [] [4460,4461,4462,4463] CONDITIONAL_S
DISCARD 4463 [(1,0)] 0 [4458] [] [] [] [] [4460,4461,4462,4463] CONDITIONAL_S
IDLE 4464 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4465 [(0,1)] D [] [] [] [] [] [] none
MERGE 4466 [(0,1),(0,0)] D [] [4468,4469,4470,4471] [] [] [((0,0),(0,1))] [] none
DISCARD 4467 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4468 [(0,1),(0,0)] D [4466] [] [] [] [((0,0),(0,1))] [4468,4469,4470,4471] CONDITIONAL_S
Y_MEAS 4469 [(0,1)] HALF_D_PLUS_2 [4466] [] [] [] [] [4468,4469,4470,4471] CONDITIONAL_S
IDLE 4470 [(0,0)] HALF_D_PLUS_2 [4466] [] [] [] [] [4468,4469,4470,4471] CONDITIONAL_S
DISCARD 4471 [(0,1)] 0 [4466] [] [] [] [] [4468,4469,4470,4471] CONDITIONAL_S
IDLE 4472 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4473 [(1,0)] D [] [] [] [] [] [] none
MERGE 4474 [(1,0),(0,0)] D [] [4476,4477,4478,4479] [] [] [((0,0),(1,0))] [] none
DISCARD 4475 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4476 [(1,0),(0,0)] D [4474] [] [] [] [((0,0),(1,0))] [4476,4477,4478,4479] CONDITIONAL_S
Y_MEAS 4477 [(1,0)] HALF_D_PLUS_2 [4474] [] [] [] [] [4476,4477,4478,4479] CONDITIONAL_S
IDLE 4478 [(0,0)] HALF_D_PLUS_2 [4474] [] [] [] [] [4476,4477,4478,4479] CONDITIONAL_S
DISCARD 4479 [(1,0)] 0 [4474] [] [] [] [] [4476,4477,4478,4479] CONDITIONAL_S
IDLE 4480 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 4481 [(0,1)] D [] [] [] [] [] [] none
MERGE 4482 [(0,1),(0,0)] D [] [4484,4485,4486,4487] [] [] [((0,0),(0,1))] [] none
DISCARD 4483 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4484 [(0,1),(0,0)] D [4482] [] [] [] [((0,0),(0,1))] [4484,4485,4486,4487] CONDITIONAL_S
Y_MEAS 4485 [(0,1)] HALF_D_PLUS_2 [4482] [] [] [] [] [4484,4485,4486,4487] CONDITIONAL_S
IDLE 4486 [(0,0)] HALF_D_PLUS_2 [4482] [] [] [] [] [4484,4485,4486,4487] CONDITIONAL_S
DISCARD 4487 [(0,1)] 0 [4482] [] [] [] [] [4484,4485,4486,4487] CONDITIONAL_S
IDLE 4488 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4489 [(1,0)] D [] [] [] [] [] [] none
MERGE 4490 [(1,0),(0,0)] D [] [4492,4493,4494,4495] [] [] [((0,0),(1,0))] [] none
DISCARD 4491 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4492 [(1,0),(0,0)] D [4490] [] [] [] [((0,0),(1,0))] [4492,4493,4494,4495] CONDITIONAL_S
Y_MEAS 4493 [(1,0)] HALF_D_PLUS_2 [4490] [] [] [] [] [4492,4493,4494,4495] CONDITIONAL_S
IDLE 4494 [(0,0)] HALF_D_PLUS_2 [4490] [] [] [] [] [4492,4493,4494,4495] CONDITIONAL_S
DISCARD 4495 [(1,0)] 0 [4490] [] [] [] [] [4492,4493,4494,4495] CONDITIONAL_S
IDLE 4496 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4497 [(0,1)] D [] [] [] [] [] [] none
MERGE 4498 [(0,1),(0,0)] D [] [4500,4501,4502,4503] [] [] [((0,0),(0,1))] [] none
DISCARD 4499 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4500 [(0,1),(0,0)] D [4498] [] [] [] [((0,0),(0,1))] [4500,4501,4502,4503] CONDITIONAL_S
Y_MEAS 4501 [(0,1)] HALF_D_PLUS_2 [4498] [] [] [] [] [4500,4501,4502,4503] CONDITIONAL_S
IDLE 4502 [(0,0)] HALF_D_PLUS_2 [4498] [] [] [] [] [4500,4501,4502,4503] CONDITIONAL_S
DISCARD 4503 [(0,1)] 0 [4498] [] [] [] [] [4500,4501,4502,4503] CONDITIONAL_S
IDLE 4504 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4505 [(1,0)] D [] [] [] [] [] [] none
MERGE 4506 [(1,0),(0,0)] D [] [4508,4509,4510,4511] [] [] [((0,0),(1,0))] [] none
DISCARD 4507 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4508 [(1,0),(0,0)] D [4506] [] [] [] [((0,0),(1,0))] [4508,4509,4510,4511] CONDITIONAL_S
Y_MEAS 4509 [(1,0)] HALF_D_PLUS_2 [4506] [] [] [] [] [4508,4509,4510,4511] CONDITIONAL_S
IDLE 4510 [(0,0)] HALF_D_PLUS_2 [4506] [] [] [] [] [4508,4509,4510,4511] CONDITIONAL_S
DISCARD 4511 [(1,0)] 0 [4506] [] [] [] [] [4508,4509,4510,4511] CONDITIONAL_S
IDLE 4512 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4513 [(0,1)] D [] [] [] [] [] [] none
MERGE 4514 [(0,1),(0,0)] D [] [4516,4517,4518,4519] [] [] [((0,0),(0,1))] [] none
DISCARD 4515 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4516 [(0,1),(0,0)] D [4514] [] [] [] [((0,0),(0,1))] [4516,4517,4518,4519] CONDITIONAL_S
Y_MEAS 4517 [(0,1)] HALF_D_PLUS_2 [4514] [] [] [] [] [4516,4517,4518,4519] CONDITIONAL_S
IDLE 4518 [(0,0)] HALF_D_PLUS_2 [4514] [] [] [] [] [4516,4517,4518,4519] CONDITIONAL_S
DISCARD 4519 [(0,1)] 0 [4514] [] [] [] [] [4516,4517,4518,4519] CONDITIONAL_S
IDLE 4520 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4521 [(1,0)] D [] [] [] [] [] [] none
MERGE 4522 [(1,0),(0,0)] D [] [4524,4525,4526,4527] [] [] [((0,0),(1,0))] [] none
DISCARD 4523 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4524 [(1,0),(0,0)] D [4522] [] [] [] [((0,0),(1,0))] [4524,4525,4526,4527] CONDITIONAL_S
Y_MEAS 4525 [(1,0)] HALF_D_PLUS_2 [4522] [] [] [] [] [4524,4525,4526,4527] CONDITIONAL_S
IDLE 4526 [(0,0)] HALF_D_PLUS_2 [4522] [] [] [] [] [4524,4525,4526,4527] CONDITIONAL_S
DISCARD 4527 [(1,0)] 0 [4522] [] [] [] [] [4524,4525,4526,4527] CONDITIONAL_S
IDLE 4528 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4529 [(0,1)] D [] [] [] [] [] [] none
MERGE 4530 [(0,1),(0,0)] D [] [4532,4533,4534,4535] [] [] [((0,0),(0,1))] [] none
DISCARD 4531 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4532 [(0,1),(0,0)] D [4530] [] [] [] [((0,0),(0,1))] [4532,4533,4534,4535] CONDITIONAL_S
Y_MEAS 4533 [(0,1)] HALF_D_PLUS_2 [4530] [] [] [] [] [4532,4533,4534,4535] CONDITIONAL_S
IDLE 4534 [(0,0)] HALF_D_PLUS_2 [4530] [] [] [] [] [4532,4533,4534,4535] CONDITIONAL_S
DISCARD 4535 [(0,1)] 0 [4530] [] [] [] [] [4532,4533,4534,4535] CONDITIONAL_S
IDLE 4536 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4537 [(1,0)] D [] [] [] [] [] [] none
MERGE 4538 [(1,0),(0,0)] D [] [4540,4541,4542,4543] [] [] [((0,0),(1,0))] [] none
DISCARD 4539 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4540 [(1,0),(0,0)] D [4538] [] [] [] [((0,0),(1,0))] [4540,4541,4542,4543] CONDITIONAL_S
Y_MEAS 4541 [(1,0)] HALF_D_PLUS_2 [4538] [] [] [] [] [4540,4541,4542,4543] CONDITIONAL_S
IDLE 4542 [(0,0)] HALF_D_PLUS_2 [4538] [] [] [] [] [4540,4541,4542,4543] CONDITIONAL_S
DISCARD 4543 [(1,0)] 0 [4538] [] [] [] [] [4540,4541,4542,4543] CONDITIONAL_S
IDLE 4544 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4545 [(0,1)] D [] [] [] [] [] [] none
MERGE 4546 [(0,1),(0,0)] D [] [4548,4549,4550,4551] [] [] [((0,0),(0,1))] [] none
DISCARD 4547 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4548 [(0,1),(0,0)] D [4546] [] [] [] [((0,0),(0,1))] [4548,4549,4550,4551] CONDITIONAL_S
Y_MEAS 4549 [(0,1)] HALF_D_PLUS_2 [4546] [] [] [] [] [4548,4549,4550,4551] CONDITIONAL_S
IDLE 4550 [(0,0)] HALF_D_PLUS_2 [4546] [] [] [] [] [4548,4549,4550,4551] CONDITIONAL_S
DISCARD 4551 [(0,1)] 0 [4546] [] [] [] [] [4548,4549,4550,4551] CONDITIONAL_S
IDLE 4552 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4553 [(1,0)] D [] [] [] [] [] [] none
MERGE 4554 [(1,0),(0,0)] D [] [4556,4557,4558,4559] [] [] [((0,0),(1,0))] [] none
DISCARD 4555 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4556 [(1,0),(0,0)] D [4554] [] [] [] [((0,0),(1,0))] [4556,4557,4558,4559] CONDITIONAL_S
Y_MEAS 4557 [(1,0)] HALF_D_PLUS_2 [4554] [] [] [] [] [4556,4557,4558,4559] CONDITIONAL_S
IDLE 4558 [(0,0)] HALF_D_PLUS_2 [4554] [] [] [] [] [4556,4557,4558,4559] CONDITIONAL_S
DISCARD 4559 [(1,0)] 0 [4554] [] [] [] [] [4556,4557,4558,4559] CONDITIONAL_S
IDLE 4560 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 4561 [(0,1)] D [] [] [] [] [] [] none
MERGE 4562 [(0,1),(0,0)] D [] [4564,4565,4566,4567] [] [] [((0,0),(0,1))] [] none
DISCARD 4563 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4564 [(0,1),(0,0)] D [4562] [] [] [] [((0,0),(0,1))] [4564,4565,4566,4567] CONDITIONAL_S
Y_MEAS 4565 [(0,1)] HALF_D_PLUS_2 [4562] [] [] [] [] [4564,4565,4566,4567] CONDITIONAL_S
IDLE 4566 [(0,0)] HALF_D_PLUS_2 [4562] [] [] [] [] [4564,4565,4566,4567] CONDITIONAL_S
DISCARD 4567 [(0,1)] 0 [4562] [] [] [] [] [4564,4565,4566,4567] CONDITIONAL_S
IDLE 4568 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4569 [(1,0)] D [] [] [] [] [] [] none
MERGE 4570 [(1,0),(0,0)] D [] [4572,4573,4574,4575] [] [] [((0,0),(1,0))] [] none
DISCARD 4571 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4572 [(1,0),(0,0)] D [4570] [] [] [] [((0,0),(1,0))] [4572,4573,4574,4575] CONDITIONAL_S
Y_MEAS 4573 [(1,0)] HALF_D_PLUS_2 [4570] [] [] [] [] [4572,4573,4574,4575] CONDITIONAL_S
IDLE 4574 [(0,0)] HALF_D_PLUS_2 [4570] [] [] [] [] [4572,4573,4574,4575] CONDITIONAL_S
DISCARD 4575 [(1,0)] 0 [4570] [] [] [] [] [4572,4573,4574,4575] CONDITIONAL_S
IDLE 4576 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4577 [(0,1)] D [] [] [] [] [] [] none
MERGE 4578 [(0,1),(0,0)] D [] [4580,4581,4582,4583] [] [] [((0,0),(0,1))] [] none
DISCARD 4579 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4580 [(0,1),(0,0)] D [4578] [] [] [] [((0,0),(0,1))] [4580,4581,4582,4583] CONDITIONAL_S
Y_MEAS 4581 [(0,1)] HALF_D_PLUS_2 [4578] [] [] [] [] [4580,4581,4582,4583] CONDITIONAL_S
IDLE 4582 [(0,0)] HALF_D_PLUS_2 [4578] [] [] [] [] [4580,4581,4582,4583] CONDITIONAL_S
DISCARD 4583 [(0,1)] 0 [4578] [] [] [] [] [4580,4581,4582,4583] CONDITIONAL_S
IDLE 4584 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4585 [(1,0)] D [] [] [] [] [] [] none
MERGE 4586 [(1,0),(0,0)] D [] [4588,4589,4590,4591] [] [] [((0,0),(1,0))] [] none
DISCARD 4587 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4588 [(1,0),(0,0)] D [4586] [] [] [] [((0,0),(1,0))] [4588,4589,4590,4591] CONDITIONAL_S
Y_MEAS 4589 [(1,0)] HALF_D_PLUS_2 [4586] [] [] [] [] [4588,4589,4590,4591] CONDITIONAL_S
IDLE 4590 [(0,0)] HALF_D_PLUS_2 [4586] [] [] [] [] [4588,4589,4590,4591] CONDITIONAL_S
DISCARD 4591 [(1,0)] 0 [4586] [] [] [] [] [4588,4589,4590,4591] CONDITIONAL_S
IDLE 4592 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4593 [(0,1)] D [] [] [] [] [] [] none
MERGE 4594 [(0,1),(0,0)] D [] [4596,4597,4598,4599] [] [] [((0,0),(0,1))] [] none
DISCARD 4595 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4596 [(0,1),(0,0)] D [4594] [] [] [] [((0,0),(0,1))] [4596,4597,4598,4599] CONDITIONAL_S
Y_MEAS 4597 [(0,1)] HALF_D_PLUS_2 [4594] [] [] [] [] [4596,4597,4598,4599] CONDITIONAL_S
IDLE 4598 [(0,0)] HALF_D_PLUS_2 [4594] [] [] [] [] [4596,4597,4598,4599] CONDITIONAL_S
DISCARD 4599 [(0,1)] 0 [4594] [] [] [] [] [4596,4597,4598,4599] CONDITIONAL_S
IDLE 4600 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 4601 [(1,0)] D [] [] [] [] [] [] none
MERGE 4602 [(1,0),(0,0)] D [] [4604,4605,4606,4607] [] [] [((0,0),(1,0))] [] none
DISCARD 4603 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4604 [(1,0),(0,0)] D [4602] [] [] [] [((0,0),(1,0))] [4604,4605,4606,4607] CONDITIONAL_S
Y_MEAS 4605 [(1,0)] HALF_D_PLUS_2 [4602] [] [] [] [] [4604,4605,4606,4607] CONDITIONAL_S
IDLE 4606 [(0,0)] HALF_D_PLUS_2 [4602] [] [] [] [] [4604,4605,4606,4607] CONDITIONAL_S
DISCARD 4607 [(1,0)] 0 [4602] [] [] [] [] [4604,4605,4606,4607] CONDITIONAL_S
IDLE 4608 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4609 [(0,1)] D [] [] [] [] [] [] none
MERGE 4610 [(0,1),(0,0)] D [] [4612,4613,4614,4615] [] [] [((0,0),(0,1))] [] none
DISCARD 4611 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4612 [(0,1),(0,0)] D [4610] [] [] [] [((0,0),(0,1))] [4612,4613,4614,4615] CONDITIONAL_S
Y_MEAS 4613 [(0,1)] HALF_D_PLUS_2 [4610] [] [] [] [] [4612,4613,4614,4615] CONDITIONAL_S
IDLE 4614 [(0,0)] HALF_D_PLUS_2 [4610] [] [] [] [] [4612,4613,4614,4615] CONDITIONAL_S
DISCARD 4615 [(0,1)] 0 [4610] [] [] [] [] [4612,4613,4614,4615] CONDITIONAL_S
IDLE 4616 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4617 [(1,0)] D [] [] [] [] [] [] none
MERGE 4618 [(1,0),(0,0)] D [] [4620,4621,4622,4623] [] [] [((0,0),(1,0))] [] none
DISCARD 4619 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4620 [(1,0),(0,0)] D [4618] [] [] [] [((0,0),(1,0))] [4620,4621,4622,4623] CONDITIONAL_S
Y_MEAS 4621 [(1,0)] HALF_D_PLUS_2 [4618] [] [] [] [] [4620,4621,4622,4623] CONDITIONAL_S
IDLE 4622 [(0,0)] HALF_D_PLUS_2 [4618] [] [] [] [] [4620,4621,4622,4623] CONDITIONAL_S
DISCARD 4623 [(1,0)] 0 [4618] [] [] [] [] [4620,4621,4622,4623] CONDITIONAL_S
IDLE 4624 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 4625 [(0,1)] D [] [] [] [] [] [] none
MERGE 4626 [(0,1),(0,0)] D [] [4628,4629,4630,4631] [] [] [((0,0),(0,1))] [] none
DISCARD 4627 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4628 [(0,1),(0,0)] D [4626] [] [] [] [((0,0),(0,1))] [4628,4629,4630,4631] CONDITIONAL_S
Y_MEAS 4629 [(0,1)] HALF_D_PLUS_2 [4626] [] [] [] [] [4628,4629,4630,4631] CONDITIONAL_S
IDLE 4630 [(0,0)] HALF_D_PLUS_2 [4626] [] [] [] [] [4628,4629,4630,4631] CONDITIONAL_S
DISCARD 4631 [(0,1)] 0 [4626] [] [] [] [] [4628,4629,4630,4631] CONDITIONAL_S
IDLE 4632 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4633 [(1,0)] D [] [] [] [] [] [] none
MERGE 4634 [(1,0),(0,0)] D [] [4636,4637,4638,4639] [] [] [((0,0),(1,0))] [] none
DISCARD 4635 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4636 [(1,0),(0,0)] D [4634] [] [] [] [((0,0),(1,0))] [4636,4637,4638,4639] CONDITIONAL_S
Y_MEAS 4637 [(1,0)] HALF_D_PLUS_2 [4634] [] [] [] [] [4636,4637,4638,4639] CONDITIONAL_S
IDLE 4638 [(0,0)] HALF_D_PLUS_2 [4634] [] [] [] [] [4636,4637,4638,4639] CONDITIONAL_S
DISCARD 4639 [(1,0)] 0 [4634] [] [] [] [] [4636,4637,4638,4639] CONDITIONAL_S
IDLE 4640 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4641 [(0,1)] D [] [] [] [] [] [] none
MERGE 4642 [(0,1),(0,0)] D [] [4644,4645,4646,4647] [] [] [((0,0),(0,1))] [] none
DISCARD 4643 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4644 [(0,1),(0,0)] D [4642] [] [] [] [((0,0),(0,1))] [4644,4645,4646,4647] CONDITIONAL_S
Y_MEAS 4645 [(0,1)] HALF_D_PLUS_2 [4642] [] [] [] [] [4644,4645,4646,4647] CONDITIONAL_S
IDLE 4646 [(0,0)] HALF_D_PLUS_2 [4642] [] [] [] [] [4644,4645,4646,4647] CONDITIONAL_S
DISCARD 4647 [(0,1)] 0 [4642] [] [] [] [] [4644,4645,4646,4647] CONDITIONAL_S
IDLE 4648 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 4649 [(1,0)] D [] [] [] [] [] [] none
MERGE 4650 [(1,0),(0,0)] D [] [4652,4653,4654,4655] [] [] [((0,0),(1,0))] [] none
DISCARD 4651 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4652 [(1,0),(0,0)] D [4650] [] [] [] [((0,0),(1,0))] [4652,4653,4654,4655] CONDITIONAL_S
Y_MEAS 4653 [(1,0)] HALF_D_PLUS_2 [4650] [] [] [] [] [4652,4653,4654,4655] CONDITIONAL_S
IDLE 4654 [(0,0)] HALF_D_PLUS_2 [4650] [] [] [] [] [4652,4653,4654,4655] CONDITIONAL_S
DISCARD 4655 [(1,0)] 0 [4650] [] [] [] [] [4652,4653,4654,4655] CONDITIONAL_S
IDLE 4656 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4657 [(0,1)] D [] [] [] [] [] [] none
MERGE 4658 [(0,1),(0,0)] D [] [4660,4661,4662,4663] [] [] [((0,0),(0,1))] [] none
DISCARD 4659 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4660 [(0,1),(0,0)] D [4658] [] [] [] [((0,0),(0,1))] [4660,4661,4662,4663] CONDITIONAL_S
Y_MEAS 4661 [(0,1)] HALF_D_PLUS_2 [4658] [] [] [] [] [4660,4661,4662,4663] CONDITIONAL_S
IDLE 4662 [(0,0)] HALF_D_PLUS_2 [4658] [] [] [] [] [4660,4661,4662,4663] CONDITIONAL_S
DISCARD 4663 [(0,1)] 0 [4658] [] [] [] [] [4660,4661,4662,4663] CONDITIONAL_S
IDLE 4664 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4665 [(1,0)] D [] [] [] [] [] [] none
MERGE 4666 [(1,0),(0,0)] D [] [4668,4669,4670,4671] [] [] [((0,0),(1,0))] [] none
DISCARD 4667 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4668 [(1,0),(0,0)] D [4666] [] [] [] [((0,0),(1,0))] [4668,4669,4670,4671] CONDITIONAL_S
Y_MEAS 4669 [(1,0)] HALF_D_PLUS_2 [4666] [] [] [] [] [4668,4669,4670,4671] CONDITIONAL_S
IDLE 4670 [(0,0)] HALF_D_PLUS_2 [4666] [] [] [] [] [4668,4669,4670,4671] CONDITIONAL_S
DISCARD 4671 [(1,0)] 0 [4666] [] [] [] [] [4668,4669,4670,4671] CONDITIONAL_S
IDLE 4672 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 4673 [(0,1)] D [] [] [] [] [] [] none
MERGE 4674 [(0,1),(0,0)] D [] [4676,4677,4678,4679] [] [] [((0,0),(0,1))] [] none
DISCARD 4675 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4676 [(0,1),(0,0)] D [4674] [] [] [] [((0,0),(0,1))] [4676,4677,4678,4679] CONDITIONAL_S
Y_MEAS 4677 [(0,1)] HALF_D_PLUS_2 [4674] [] [] [] [] [4676,4677,4678,4679] CONDITIONAL_S
IDLE 4678 [(0,0)] HALF_D_PLUS_2 [4674] [] [] [] [] [4676,4677,4678,4679] CONDITIONAL_S
DISCARD 4679 [(0,1)] 0 [4674] [] [] [] [] [4676,4677,4678,4679] CONDITIONAL_S
IDLE 4680 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4681 [(1,0)] D [] [] [] [] [] [] none
MERGE 4682 [(1,0),(0,0)] D [] [4684,4685,4686,4687] [] [] [((0,0),(1,0))] [] none
DISCARD 4683 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4684 [(1,0),(0,0)] D [4682] [] [] [] [((0,0),(1,0))] [4684,4685,4686,4687] CONDITIONAL_S
Y_MEAS 4685 [(1,0)] HALF_D_PLUS_2 [4682] [] [] [] [] [4684,4685,4686,4687] CONDITIONAL_S
IDLE 4686 [(0,0)] HALF_D_PLUS_2 [4682] [] [] [] [] [4684,4685,4686,4687] CONDITIONAL_S
DISCARD 4687 [(1,0)] 0 [4682] [] [] [] [] [4684,4685,4686,4687] CONDITIONAL_S
IDLE 4688 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4689 [(0,1)] D [] [] [] [] [] [] none
MERGE 4690 [(0,1),(0,0)] D [] [4692,4693,4694,4695] [] [] [((0,0),(0,1))] [] none
DISCARD 4691 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4692 [(0,1),(0,0)] D [4690] [] [] [] [((0,0),(0,1))] [4692,4693,4694,4695] CONDITIONAL_S
Y_MEAS 4693 [(0,1)] HALF_D_PLUS_2 [4690] [] [] [] [] [4692,4693,4694,4695] CONDITIONAL_S
IDLE 4694 [(0,0)] HALF_D_PLUS_2 [4690] [] [] [] [] [4692,4693,4694,4695] CONDITIONAL_S
DISCARD 4695 [(0,1)] 0 [4690] [] [] [] [] [4692,4693,4694,4695] CONDITIONAL_S
IDLE 4696 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4697 [(1,0)] D [] [] [] [] [] [] none
MERGE 4698 [(1,0),(0,0)] D [] [4700,4701,4702,4703] [] [] [((0,0),(1,0))] [] none
DISCARD 4699 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4700 [(1,0),(0,0)] D [4698] [] [] [] [((0,0),(1,0))] [4700,4701,4702,4703] CONDITIONAL_S
Y_MEAS 4701 [(1,0)] HALF_D_PLUS_2 [4698] [] [] [] [] [4700,4701,4702,4703] CONDITIONAL_S
IDLE 4702 [(0,0)] HALF_D_PLUS_2 [4698] [] [] [] [] [4700,4701,4702,4703] CONDITIONAL_S
DISCARD 4703 [(1,0)] 0 [4698] [] [] [] [] [4700,4701,4702,4703] CONDITIONAL_S
IDLE 4704 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4705 [(0,1)] D [] [] [] [] [] [] none
MERGE 4706 [(0,1),(0,0)] D [] [4708,4709,4710,4711] [] [] [((0,0),(0,1))] [] none
DISCARD 4707 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4708 [(0,1),(0,0)] D [4706] [] [] [] [((0,0),(0,1))] [4708,4709,4710,4711] CONDITIONAL_S
Y_MEAS 4709 [(0,1)] HALF_D_PLUS_2 [4706] [] [] [] [] [4708,4709,4710,4711] CONDITIONAL_S
IDLE 4710 [(0,0)] HALF_D_PLUS_2 [4706] [] [] [] [] [4708,4709,4710,4711] CONDITIONAL_S
DISCARD 4711 [(0,1)] 0 [4706] [] [] [] [] [4708,4709,4710,4711] CONDITIONAL_S
IDLE 4712 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4713 [(1,0)] D [] [] [] [] [] [] none
MERGE 4714 [(1,0),(0,0)] D [] [4716,4717,4718,4719] [] [] [((0,0),(1,0))] [] none
DISCARD 4715 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4716 [(1,0),(0,0)] D [4714] [] [] [] [((0,0),(1,0))] [4716,4717,4718,4719] CONDITIONAL_S
Y_MEAS 4717 [(1,0)] HALF_D_PLUS_2 [4714] [] [] [] [] [4716,4717,4718,4719] CONDITIONAL_S
IDLE 4718 [(0,0)] HALF_D_PLUS_2 [4714] [] [] [] [] [4716,4717,4718,4719] CONDITIONAL_S
DISCARD 4719 [(1,0)] 0 [4714] [] [] [] [] [4716,4717,4718,4719] CONDITIONAL_S
IDLE 4720 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4721 [(0,1)] D [] [] [] [] [] [] none
MERGE 4722 [(0,1),(0,0)] D [] [4724,4725,4726,4727] [] [] [((0,0),(0,1))] [] none
DISCARD 4723 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4724 [(0,1),(0,0)] D [4722] [] [] [] [((0,0),(0,1))] [4724,4725,4726,4727] CONDITIONAL_S
Y_MEAS 4725 [(0,1)] HALF_D_PLUS_2 [4722] [] [] [] [] [4724,4725,4726,4727] CONDITIONAL_S
IDLE 4726 [(0,0)] HALF_D_PLUS_2 [4722] [] [] [] [] [4724,4725,4726,4727] CONDITIONAL_S
DISCARD 4727 [(0,1)] 0 [4722] [] [] [] [] [4724,4725,4726,4727] CONDITIONAL_S
IDLE 4728 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 4729 [(1,0)] D [] [] [] [] [] [] none
MERGE 4730 [(1,0),(0,0)] D [] [4732,4733,4734,4735] [] [] [((0,0),(1,0))] [] none
DISCARD 4731 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4732 [(1,0),(0,0)] D [4730] [] [] [] [((0,0),(1,0))] [4732,4733,4734,4735] CONDITIONAL_S
Y_MEAS 4733 [(1,0)] HALF_D_PLUS_2 [4730] [] [] [] [] [4732,4733,4734,4735] CONDITIONAL_S
IDLE 4734 [(0,0)] HALF_D_PLUS_2 [4730] [] [] [] [] [4732,4733,4734,4735] CONDITIONAL_S
DISCARD 4735 [(1,0)] 0 [4730] [] [] [] [] [4732,4733,4734,4735] CONDITIONAL_S
IDLE 4736 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4737 [(0,1)] D [] [] [] [] [] [] none
MERGE 4738 [(0,1),(0,0)] D [] [4740,4741,4742,4743] [] [] [((0,0),(0,1))] [] none
DISCARD 4739 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4740 [(0,1),(0,0)] D [4738] [] [] [] [((0,0),(0,1))] [4740,4741,4742,4743] CONDITIONAL_S
Y_MEAS 4741 [(0,1)] HALF_D_PLUS_2 [4738] [] [] [] [] [4740,4741,4742,4743] CONDITIONAL_S
IDLE 4742 [(0,0)] HALF_D_PLUS_2 [4738] [] [] [] [] [4740,4741,4742,4743] CONDITIONAL_S
DISCARD 4743 [(0,1)] 0 [4738] [] [] [] [] [4740,4741,4742,4743] CONDITIONAL_S
IDLE 4744 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 4745 [(1,0)] D [] [] [] [] [] [] none
MERGE 4746 [(1,0),(0,0)] D [] [4748,4749,4750,4751] [] [] [((0,0),(1,0))] [] none
DISCARD 4747 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4748 [(1,0),(0,0)] D [4746] [] [] [] [((0,0),(1,0))] [4748,4749,4750,4751] CONDITIONAL_S
Y_MEAS 4749 [(1,0)] HALF_D_PLUS_2 [4746] [] [] [] [] [4748,4749,4750,4751] CONDITIONAL_S
IDLE 4750 [(0,0)] HALF_D_PLUS_2 [4746] [] [] [] [] [4748,4749,4750,4751] CONDITIONAL_S
DISCARD 4751 [(1,0)] 0 [4746] [] [] [] [] [4748,4749,4750,4751] CONDITIONAL_S
IDLE 4752 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4753 [(0,1)] D [] [] [] [] [] [] none
MERGE 4754 [(0,1),(0,0)] D [] [4756,4757,4758,4759] [] [] [((0,0),(0,1))] [] none
DISCARD 4755 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4756 [(0,1),(0,0)] D [4754] [] [] [] [((0,0),(0,1))] [4756,4757,4758,4759] CONDITIONAL_S
Y_MEAS 4757 [(0,1)] HALF_D_PLUS_2 [4754] [] [] [] [] [4756,4757,4758,4759] CONDITIONAL_S
IDLE 4758 [(0,0)] HALF_D_PLUS_2 [4754] [] [] [] [] [4756,4757,4758,4759] CONDITIONAL_S
DISCARD 4759 [(0,1)] 0 [4754] [] [] [] [] [4756,4757,4758,4759] CONDITIONAL_S
IDLE 4760 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4761 [(1,0)] D [] [] [] [] [] [] none
MERGE 4762 [(1,0),(0,0)] D [] [4764,4765,4766,4767] [] [] [((0,0),(1,0))] [] none
DISCARD 4763 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4764 [(1,0),(0,0)] D [4762] [] [] [] [((0,0),(1,0))] [4764,4765,4766,4767] CONDITIONAL_S
Y_MEAS 4765 [(1,0)] HALF_D_PLUS_2 [4762] [] [] [] [] [4764,4765,4766,4767] CONDITIONAL_S
IDLE 4766 [(0,0)] HALF_D_PLUS_2 [4762] [] [] [] [] [4764,4765,4766,4767] CONDITIONAL_S
DISCARD 4767 [(1,0)] 0 [4762] [] [] [] [] [4764,4765,4766,4767] CONDITIONAL_S
IDLE 4768 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4769 [(0,1)] D [] [] [] [] [] [] none
MERGE 4770 [(0,1),(0,0)] D [] [4772,4773,4774,4775] [] [] [((0,0),(0,1))] [] none
DISCARD 4771 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4772 [(0,1),(0,0)] D [4770] [] [] [] [((0,0),(0,1))] [4772,4773,4774,4775] CONDITIONAL_S
Y_MEAS 4773 [(0,1)] HALF_D_PLUS_2 [4770] [] [] [] [] [4772,4773,4774,4775] CONDITIONAL_S
IDLE 4774 [(0,0)] HALF_D_PLUS_2 [4770] [] [] [] [] [4772,4773,4774,4775] CONDITIONAL_S
DISCARD 4775 [(0,1)] 0 [4770] [] [] [] [] [4772,4773,4774,4775] CONDITIONAL_S
IDLE 4776 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 4777 [(1,0)] D [] [] [] [] [] [] none
MERGE 4778 [(1,0),(0,0)] D [] [4780,4781,4782,4783] [] [] [((0,0),(1,0))] [] none
DISCARD 4779 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4780 [(1,0),(0,0)] D [4778] [] [] [] [((0,0),(1,0))] [4780,4781,4782,4783] CONDITIONAL_S
Y_MEAS 4781 [(1,0)] HALF_D_PLUS_2 [4778] [] [] [] [] [4780,4781,4782,4783] CONDITIONAL_S
IDLE 4782 [(0,0)] HALF_D_PLUS_2 [4778] [] [] [] [] [4780,4781,4782,4783] CONDITIONAL_S
DISCARD 4783 [(1,0)] 0 [4778] [] [] [] [] [4780,4781,4782,4783] CONDITIONAL_S
IDLE 4784 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4785 [(0,1)] D [] [] [] [] [] [] none
MERGE 4786 [(0,1),(0,0)] D [] [4788,4789,4790,4791] [] [] [((0,0),(0,1))] [] none
DISCARD 4787 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4788 [(0,1),(0,0)] D [4786] [] [] [] [((0,0),(0,1))] [4788,4789,4790,4791] CONDITIONAL_S
Y_MEAS 4789 [(0,1)] HALF_D_PLUS_2 [4786] [] [] [] [] [4788,4789,4790,4791] CONDITIONAL_S
IDLE 4790 [(0,0)] HALF_D_PLUS_2 [4786] [] [] [] [] [4788,4789,4790,4791] CONDITIONAL_S
DISCARD 4791 [(0,1)] 0 [4786] [] [] [] [] [4788,4789,4790,4791] CONDITIONAL_S
IDLE 4792 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4793 [(1,0)] D [] [] [] [] [] [] none
MERGE 4794 [(1,0),(0,0)] D [] [4796,4797,4798,4799] [] [] [((0,0),(1,0))] [] none
DISCARD 4795 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4796 [(1,0),(0,0)] D [4794] [] [] [] [((0,0),(1,0))] [4796,4797,4798,4799] CONDITIONAL_S
Y_MEAS 4797 [(1,0)] HALF_D_PLUS_2 [4794] [] [] [] [] [4796,4797,4798,4799] CONDITIONAL_S
IDLE 4798 [(0,0)] HALF_D_PLUS_2 [4794] [] [] [] [] [4796,4797,4798,4799] CONDITIONAL_S
DISCARD 4799 [(1,0)] 0 [4794] [] [] [] [] [4796,4797,4798,4799] CONDITIONAL_S
IDLE 4800 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4801 [(0,1)] D [] [] [] [] [] [] none
MERGE 4802 [(0,1),(0,0)] D [] [4804,4805,4806,4807] [] [] [((0,0),(0,1))] [] none
DISCARD 4803 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4804 [(0,1),(0,0)] D [4802] [] [] [] [((0,0),(0,1))] [4804,4805,4806,4807] CONDITIONAL_S
Y_MEAS 4805 [(0,1)] HALF_D_PLUS_2 [4802] [] [] [] [] [4804,4805,4806,4807] CONDITIONAL_S
IDLE 4806 [(0,0)] HALF_D_PLUS_2 [4802] [] [] [] [] [4804,4805,4806,4807] CONDITIONAL_S
DISCARD 4807 [(0,1)] 0 [4802] [] [] [] [] [4804,4805,4806,4807] CONDITIONAL_S
IDLE 4808 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4809 [(1,0)] D [] [] [] [] [] [] none
MERGE 4810 [(1,0),(0,0)] D [] [4812,4813,4814,4815] [] [] [((0,0),(1,0))] [] none
DISCARD 4811 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4812 [(1,0),(0,0)] D [4810] [] [] [] [((0,0),(1,0))] [4812,4813,4814,4815] CONDITIONAL_S
Y_MEAS 4813 [(1,0)] HALF_D_PLUS_2 [4810] [] [] [] [] [4812,4813,4814,4815] CONDITIONAL_S
IDLE 4814 [(0,0)] HALF_D_PLUS_2 [4810] [] [] [] [] [4812,4813,4814,4815] CONDITIONAL_S
DISCARD 4815 [(1,0)] 0 [4810] [] [] [] [] [4812,4813,4814,4815] CONDITIONAL_S
IDLE 4816 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 4817 [(0,1)] D [] [] [] [] [] [] none
MERGE 4818 [(0,1),(0,0)] D [] [4820,4821,4822,4823] [] [] [((0,0),(0,1))] [] none
DISCARD 4819 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4820 [(0,1),(0,0)] D [4818] [] [] [] [((0,0),(0,1))] [4820,4821,4822,4823] CONDITIONAL_S
Y_MEAS 4821 [(0,1)] HALF_D_PLUS_2 [4818] [] [] [] [] [4820,4821,4822,4823] CONDITIONAL_S
IDLE 4822 [(0,0)] HALF_D_PLUS_2 [4818] [] [] [] [] [4820,4821,4822,4823] CONDITIONAL_S
DISCARD 4823 [(0,1)] 0 [4818] [] [] [] [] [4820,4821,4822,4823] CONDITIONAL_S
IDLE 4824 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 4825 [(1,0)] D [] [] [] [] [] [] none
MERGE 4826 [(1,0),(0,0)] D [] [4828,4829,4830,4831] [] [] [((0,0),(1,0))] [] none
DISCARD 4827 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4828 [(1,0),(0,0)] D [4826] [] [] [] [((0,0),(1,0))] [4828,4829,4830,4831] CONDITIONAL_S
Y_MEAS 4829 [(1,0)] HALF_D_PLUS_2 [4826] [] [] [] [] [4828,4829,4830,4831] CONDITIONAL_S
IDLE 4830 [(0,0)] HALF_D_PLUS_2 [4826] [] [] [] [] [4828,4829,4830,4831] CONDITIONAL_S
DISCARD 4831 [(1,0)] 0 [4826] [] [] [] [] [4828,4829,4830,4831] CONDITIONAL_S
IDLE 4832 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 4833 [(0,1)] D [] [] [] [] [] [] none
MERGE 4834 [(0,1),(0,0)] D [] [4836,4837,4838,4839] [] [] [((0,0),(0,1))] [] none
DISCARD 4835 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4836 [(0,1),(0,0)] D [4834] [] [] [] [((0,0),(0,1))] [4836,4837,4838,4839] CONDITIONAL_S
Y_MEAS 4837 [(0,1)] HALF_D_PLUS_2 [4834] [] [] [] [] [4836,4837,4838,4839] CONDITIONAL_S
IDLE 4838 [(0,0)] HALF_D_PLUS_2 [4834] [] [] [] [] [4836,4837,4838,4839] CONDITIONAL_S
DISCARD 4839 [(0,1)] 0 [4834] [] [] [] [] [4836,4837,4838,4839] CONDITIONAL_S
IDLE 4840 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4841 [(1,0)] D [] [] [] [] [] [] none
MERGE 4842 [(1,0),(0,0)] D [] [4844,4845,4846,4847] [] [] [((0,0),(1,0))] [] none
DISCARD 4843 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4844 [(1,0),(0,0)] D [4842] [] [] [] [((0,0),(1,0))] [4844,4845,4846,4847] CONDITIONAL_S
Y_MEAS 4845 [(1,0)] HALF_D_PLUS_2 [4842] [] [] [] [] [4844,4845,4846,4847] CONDITIONAL_S
IDLE 4846 [(0,0)] HALF_D_PLUS_2 [4842] [] [] [] [] [4844,4845,4846,4847] CONDITIONAL_S
DISCARD 4847 [(1,0)] 0 [4842] [] [] [] [] [4844,4845,4846,4847] CONDITIONAL_S
IDLE 4848 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 4849 [(0,1)] D [] [] [] [] [] [] none
MERGE 4850 [(0,1),(0,0)] D [] [4852,4853,4854,4855] [] [] [((0,0),(0,1))] [] none
DISCARD 4851 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4852 [(0,1),(0,0)] D [4850] [] [] [] [((0,0),(0,1))] [4852,4853,4854,4855] CONDITIONAL_S
Y_MEAS 4853 [(0,1)] HALF_D_PLUS_2 [4850] [] [] [] [] [4852,4853,4854,4855] CONDITIONAL_S
IDLE 4854 [(0,0)] HALF_D_PLUS_2 [4850] [] [] [] [] [4852,4853,4854,4855] CONDITIONAL_S
DISCARD 4855 [(0,1)] 0 [4850] [] [] [] [] [4852,4853,4854,4855] CONDITIONAL_S
IDLE 4856 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4857 [(1,0)] D [] [] [] [] [] [] none
MERGE 4858 [(1,0),(0,0)] D [] [4860,4861,4862,4863] [] [] [((0,0),(1,0))] [] none
DISCARD 4859 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4860 [(1,0),(0,0)] D [4858] [] [] [] [((0,0),(1,0))] [4860,4861,4862,4863] CONDITIONAL_S
Y_MEAS 4861 [(1,0)] HALF_D_PLUS_2 [4858] [] [] [] [] [4860,4861,4862,4863] CONDITIONAL_S
IDLE 4862 [(0,0)] HALF_D_PLUS_2 [4858] [] [] [] [] [4860,4861,4862,4863] CONDITIONAL_S
DISCARD 4863 [(1,0)] 0 [4858] [] [] [] [] [4860,4861,4862,4863] CONDITIONAL_S
IDLE 4864 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 4865 [(0,1)] D [] [] [] [] [] [] none
MERGE 4866 [(0,1),(0,0)] D [] [4868,4869,4870,4871] [] [] [((0,0),(0,1))] [] none
DISCARD 4867 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4868 [(0,1),(0,0)] D [4866] [] [] [] [((0,0),(0,1))] [4868,4869,4870,4871] CONDITIONAL_S
Y_MEAS 4869 [(0,1)] HALF_D_PLUS_2 [4866] [] [] [] [] [4868,4869,4870,4871] CONDITIONAL_S
IDLE 4870 [(0,0)] HALF_D_PLUS_2 [4866] [] [] [] [] [4868,4869,4870,4871] CONDITIONAL_S
DISCARD 4871 [(0,1)] 0 [4866] [] [] [] [] [4868,4869,4870,4871] CONDITIONAL_S
IDLE 4872 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4873 [(1,0)] D [] [] [] [] [] [] none
MERGE 4874 [(1,0),(0,0)] D [] [4876,4877,4878,4879] [] [] [((0,0),(1,0))] [] none
DISCARD 4875 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4876 [(1,0),(0,0)] D [4874] [] [] [] [((0,0),(1,0))] [4876,4877,4878,4879] CONDITIONAL_S
Y_MEAS 4877 [(1,0)] HALF_D_PLUS_2 [4874] [] [] [] [] [4876,4877,4878,4879] CONDITIONAL_S
IDLE 4878 [(0,0)] HALF_D_PLUS_2 [4874] [] [] [] [] [4876,4877,4878,4879] CONDITIONAL_S
DISCARD 4879 [(1,0)] 0 [4874] [] [] [] [] [4876,4877,4878,4879] CONDITIONAL_S
IDLE 4880 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4881 [(0,1)] D [] [] [] [] [] [] none
MERGE 4882 [(0,1),(0,0)] D [] [4884,4885,4886,4887] [] [] [((0,0),(0,1))] [] none
DISCARD 4883 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4884 [(0,1),(0,0)] D [4882] [] [] [] [((0,0),(0,1))] [4884,4885,4886,4887] CONDITIONAL_S
Y_MEAS 4885 [(0,1)] HALF_D_PLUS_2 [4882] [] [] [] [] [4884,4885,4886,4887] CONDITIONAL_S
IDLE 4886 [(0,0)] HALF_D_PLUS_2 [4882] [] [] [] [] [4884,4885,4886,4887] CONDITIONAL_S
DISCARD 4887 [(0,1)] 0 [4882] [] [] [] [] [4884,4885,4886,4887] CONDITIONAL_S
IDLE 4888 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4889 [(1,0)] D [] [] [] [] [] [] none
MERGE 4890 [(1,0),(0,0)] D [] [4892,4893,4894,4895] [] [] [((0,0),(1,0))] [] none
DISCARD 4891 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4892 [(1,0),(0,0)] D [4890] [] [] [] [((0,0),(1,0))] [4892,4893,4894,4895] CONDITIONAL_S
Y_MEAS 4893 [(1,0)] HALF_D_PLUS_2 [4890] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
IDLE 4894 [(0,0)] HALF_D_PLUS_2 [4890] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
DISCARD 4895 [(1,0)] 0 [4890] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
IDLE 4896 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4897 [(0,1)] D [] [] [] [] [] [] none
MERGE 4898 [(0,1),(0,0)] D [] [4900,4901,4902,4903] [] [] [((0,0),(0,1))] [] none
DISCARD 4899 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4900 [(0,1),(0,0)] D [4898] [] [] [] [((0,0),(0,1))] [4900,4901,4902,4903] CONDITIONAL_S
Y_MEAS 4901 [(0,1)] HALF_D_PLUS_2 [4898] [] [] [] [] [4900,4901,4902,4903] CONDITIONAL_S
IDLE 4902 [(0,0)] HALF_D_PLUS_2 [4898] [] [] [] [] [4900,4901,4902,4903] CONDITIONAL_S
DISCARD 4903 [(0,1)] 0 [4898] [] [] [] [] [4900,4901,4902,4903] CONDITIONAL_S
IDLE 4904 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4905 [(1,0)] D [] [] [] [] [] [] none
MERGE 4906 [(1,0),(0,0)] D [] [4908,4909,4910,4911] [] [] [((0,0),(1,0))] [] none
DISCARD 4907 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4908 [(1,0),(0,0)] D [4906] [] [] [] [((0,0),(1,0))] [4908,4909,4910,4911] CONDITIONAL_S
Y_MEAS 4909 [(1,0)] HALF_D_PLUS_2 [4906] [] [] [] [] [4908,4909,4910,4911] CONDITIONAL_S
IDLE 4910 [(0,0)] HALF_D_PLUS_2 [4906] [] [] [] [] [4908,4909,4910,4911] CONDITIONAL_S
DISCARD 4911 [(1,0)] 0 [4906] [] [] [] [] [4908,4909,4910,4911] CONDITIONAL_S
IDLE 4912 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4913 [(0,1)] D [] [] [] [] [] [] none
MERGE 4914 [(0,1),(0,0)] D [] [4916,4917,4918,4919] [] [] [((0,0),(0,1))] [] none
DISCARD 4915 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4916 [(0,1),(0,0)] D [4914] [] [] [] [((0,0),(0,1))] [4916,4917,4918,4919] CONDITIONAL_S
Y_MEAS 4917 [(0,1)] HALF_D_PLUS_2 [4914] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
IDLE 4918 [(0,0)] HALF_D_PLUS_2 [4914] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
DISCARD 4919 [(0,1)] 0 [4914] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
IDLE 4920 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4921 [(1,0)] D [] [] [] [] [] [] none
MERGE 4922 [(1,0),(0,0)] D [] [4924,4925,4926,4927] [] [] [((0,0),(1,0))] [] none
DISCARD 4923 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4924 [(1,0),(0,0)] D [4922] [] [] [] [((0,0),(1,0))] [4924,4925,4926,4927] CONDITIONAL_S
Y_MEAS 4925 [(1,0)] HALF_D_PLUS_2 [4922] [] [] [] [] [4924,4925,4926,4927] CONDITIONAL_S
IDLE 4926 [(0,0)] HALF_D_PLUS_2 [4922] [] [] [] [] [4924,4925,4926,4927] CONDITIONAL_S
DISCARD 4927 [(1,0)] 0 [4922] [] [] [] [] [4924,4925,4926,4927] CONDITIONAL_S
IDLE 4928 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 4929 [(0,1)] D [] [] [] [] [] [] none
MERGE 4930 [(0,1),(0,0)] D [] [4932,4933,4934,4935] [] [] [((0,0),(0,1))] [] none
DISCARD 4931 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4932 [(0,1),(0,0)] D [4930] [] [] [] [((0,0),(0,1))] [4932,4933,4934,4935] CONDITIONAL_S
Y_MEAS 4933 [(0,1)] HALF_D_PLUS_2 [4930] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
IDLE 4934 [(0,0)] HALF_D_PLUS_2 [4930] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
DISCARD 4935 [(0,1)] 0 [4930] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
IDLE 4936 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4937 [(1,0)] D [] [] [] [] [] [] none
MERGE 4938 [(1,0),(0,0)] D [] [4940,4941,4942,4943] [] [] [((0,0),(1,0))] [] none
DISCARD 4939 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4940 [(1,0),(0,0)] D [4938] [] [] [] [((0,0),(1,0))] [4940,4941,4942,4943] CONDITIONAL_S
Y_MEAS 4941 [(1,0)] HALF_D_PLUS_2 [4938] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
IDLE 4942 [(0,0)] HALF_D_PLUS_2 [4938] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
DISCARD 4943 [(1,0)] 0 [4938] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
IDLE 4944 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4945 [(0,1)] D [] [] [] [] [] [] none
MERGE 4946 [(0,1),(0,0)] D [] [4948,4949,4950,4951] [] [] [((0,0),(0,1))] [] none
DISCARD 4947 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4948 [(0,1),(0,0)] D [4946] [] [] [] [((0,0),(0,1))] [4948,4949,4950,4951] CONDITIONAL_S
Y_MEAS 4949 [(0,1)] HALF_D_PLUS_2 [4946] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
IDLE 4950 [(0,0)] HALF_D_PLUS_2 [4946] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
DISCARD 4951 [(0,1)] 0 [4946] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
IDLE 4952 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4953 [(1,0)] D [] [] [] [] [] [] none
MERGE 4954 [(1,0),(0,0)] D [] [4956,4957,4958,4959] [] [] [((0,0),(1,0))] [] none
DISCARD 4955 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4956 [(1,0),(0,0)] D [4954] [] [] [] [((0,0),(1,0))] [4956,4957,4958,4959] CONDITIONAL_S
Y_MEAS 4957 [(1,0)] HALF_D_PLUS_2 [4954] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
IDLE 4958 [(0,0)] HALF_D_PLUS_2 [4954] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
DISCARD 4959 [(1,0)] 0 [4954] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
IDLE 4960 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 4961 [(0,1)] D [] [] [] [] [] [] none
MERGE 4962 [(0,1),(0,0)] D [] [4964,4965,4966,4967] [] [] [((0,0),(0,1))] [] none
DISCARD 4963 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4964 [(0,1),(0,0)] D [4962] [] [] [] [((0,0),(0,1))] [4964,4965,4966,4967] CONDITIONAL_S
Y_MEAS 4965 [(0,1)] HALF_D_PLUS_2 [4962] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
IDLE 4966 [(0,0)] HALF_D_PLUS_2 [4962] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
DISCARD 4967 [(0,1)] 0 [4962] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
IDLE 4968 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 4969 [(1,0)] D [] [] [] [] [] [] none
MERGE 4970 [(1,0),(0,0)] D [] [4972,4973,4974,4975] [] [] [((0,0),(1,0))] [] none
DISCARD 4971 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4972 [(1,0),(0,0)] D [4970] [] [] [] [((0,0),(1,0))] [4972,4973,4974,4975] CONDITIONAL_S
Y_MEAS 4973 [(1,0)] HALF_D_PLUS_2 [4970] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
IDLE 4974 [(0,0)] HALF_D_PLUS_2 [4970] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
DISCARD 4975 [(1,0)] 0 [4970] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
IDLE 4976 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4977 [(0,1)] D [] [] [] [] [] [] none
MERGE 4978 [(0,1),(0,0)] D [] [4980,4981,4982,4983] [] [] [((0,0),(0,1))] [] none
DISCARD 4979 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4980 [(0,1),(0,0)] D [4978] [] [] [] [((0,0),(0,1))] [4980,4981,4982,4983] CONDITIONAL_S
Y_MEAS 4981 [(0,1)] HALF_D_PLUS_2 [4978] [] [] [] [] [4980,4981,4982,4983] CONDITIONAL_S
IDLE 4982 [(0,0)] HALF_D_PLUS_2 [4978] [] [] [] [] [4980,4981,4982,4983] CONDITIONAL_S
DISCARD 4983 [(0,1)] 0 [4978] [] [] [] [] [4980,4981,4982,4983] CONDITIONAL_S
IDLE 4984 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4985 [(1,0)] D [] [] [] [] [] [] none
MERGE 4986 [(1,0),(0,0)] D [] [4988,4989,4990,4991] [] [] [((0,0),(1,0))] [] none
DISCARD 4987 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4988 [(1,0),(0,0)] D [4986] [] [] [] [((0,0),(1,0))] [4988,4989,4990,4991] CONDITIONAL_S
Y_MEAS 4989 [(1,0)] HALF_D_PLUS_2 [4986] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
IDLE 4990 [(0,0)] HALF_D_PLUS_2 [4986] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
DISCARD 4991 [(1,0)] 0 [4986] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
IDLE 4992 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 4993 [(0,1)] D [] [] [] [] [] [] none
MERGE 4994 [(0,1),(0,0)] D [] [4996,4997,4998,4999] [] [] [((0,0),(0,1))] [] none
DISCARD 4995 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4996 [(0,1),(0,0)] D [4994] [] [] [] [((0,0),(0,1))] [4996,4997,4998,4999] CONDITIONAL_S
Y_MEAS 4997 [(0,1)] HALF_D_PLUS_2 [4994] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
IDLE 4998 [(0,0)] HALF_D_PLUS_2 [4994] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
DISCARD 4999 [(0,1)] 0 [4994] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
IDLE 5000 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 5001 [(1,0)] D [] [] [] [] [] [] none
MERGE 5002 [(1,0),(0,0)] D [] [5004,5005,5006,5007] [] [] [((0,0),(1,0))] [] none
DISCARD 5003 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5004 [(1,0),(0,0)] D [5002] [] [] [] [((0,0),(1,0))] [5004,5005,5006,5007] CONDITIONAL_S
Y_MEAS 5005 [(1,0)] HALF_D_PLUS_2 [5002] [] [] [] [] [5004,5005,5006,5007] CONDITIONAL_S
IDLE 5006 [(0,0)] HALF_D_PLUS_2 [5002] [] [] [] [] [5004,5005,5006,5007] CONDITIONAL_S
DISCARD 5007 [(1,0)] 0 [5002] [] [] [] [] [5004,5005,5006,5007] CONDITIONAL_S
IDLE 5008 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 5009 [(0,1)] D [] [] [] [] [] [] none
MERGE 5010 [(0,1),(0,0)] D [] [5012,5013,5014,5015] [] [] [((0,0),(0,1))] [] none
DISCARD 5011 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5012 [(0,1),(0,0)] D [5010] [] [] [] [((0,0),(0,1))] [5012,5013,5014,5015] CONDITIONAL_S
Y_MEAS 5013 [(0,1)] HALF_D_PLUS_2 [5010] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
IDLE 5014 [(0,0)] HALF_D_PLUS_2 [5010] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
DISCARD 5015 [(0,1)] 0 [5010] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
IDLE 5016 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5017 [(1,0)] D [] [] [] [] [] [] none
MERGE 5018 [(1,0),(0,0)] D [] [5020,5021,5022,5023] [] [] [((0,0),(1,0))] [] none
DISCARD 5019 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5020 [(1,0),(0,0)] D [5018] [] [] [] [((0,0),(1,0))] [5020,5021,5022,5023] CONDITIONAL_S
Y_MEAS 5021 [(1,0)] HALF_D_PLUS_2 [5018] [] [] [] [] [5020,5021,5022,5023] CONDITIONAL_S
IDLE 5022 [(0,0)] HALF_D_PLUS_2 [5018] [] [] [] [] [5020,5021,5022,5023] CONDITIONAL_S
DISCARD 5023 [(1,0)] 0 [5018] [] [] [] [] [5020,5021,5022,5023] CONDITIONAL_S
IDLE 5024 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5025 [(0,1)] D [] [] [] [] [] [] none
MERGE 5026 [(0,1),(0,0)] D [] [5028,5029,5030,5031] [] [] [((0,0),(0,1))] [] none
DISCARD 5027 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5028 [(0,1),(0,0)] D [5026] [] [] [] [((0,0),(0,1))] [5028,5029,5030,5031] CONDITIONAL_S
Y_MEAS 5029 [(0,1)] HALF_D_PLUS_2 [5026] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
IDLE 5030 [(0,0)] HALF_D_PLUS_2 [5026] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
DISCARD 5031 [(0,1)] 0 [5026] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
INJECT_T 5032 [(1,0)] D [] [] [] [] [] [] none
MERGE 5033 [(1,0),(0,0)] D [] [5035,5036,5037,5038] [] [] [((0,0),(1,0))] [] none
DISCARD 5034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5035 [(1,0),(0,0)] D [5033] [] [] [] [((0,0),(1,0))] [5035,5036,5037,5038] CONDITIONAL_S
Y_MEAS 5036 [(1,0)] HALF_D_PLUS_2 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
IDLE 5037 [(0,0)] HALF_D_PLUS_2 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
DISCARD 5038 [(1,0)] 0 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
IDLE 5039 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 5040 [(0,1)] D [] [] [] [] [] [] none
MERGE 5041 [(0,1),(0,0)] D [] [5043,5044,5045,5046] [] [] [((0,0),(0,1))] [] none
DISCARD 5042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5043 [(0,1),(0,0)] D [5041] [] [] [] [((0,0),(0,1))] [5043,5044,5045,5046] CONDITIONAL_S
Y_MEAS 5044 [(0,1)] HALF_D_PLUS_2 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
IDLE 5045 [(0,0)] HALF_D_PLUS_2 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
DISCARD 5046 [(0,1)] 0 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
IDLE 5047 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5048 [(1,0)] D [] [] [] [] [] [] none
MERGE 5049 [(1,0),(0,0)] D [] [5051,5052,5053,5054] [] [] [((0,0),(1,0))] [] none
DISCARD 5050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5051 [(1,0),(0,0)] D [5049] [] [] [] [((0,0),(1,0))] [5051,5052,5053,5054] CONDITIONAL_S
Y_MEAS 5052 [(1,0)] HALF_D_PLUS_2 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
IDLE 5053 [(0,0)] HALF_D_PLUS_2 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
DISCARD 5054 [(1,0)] 0 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
IDLE 5055 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5056 [(0,1)] D [] [] [] [] [] [] none
MERGE 5057 [(0,1),(0,0)] D [] [5059,5060,5061,5062] [] [] [((0,0),(0,1))] [] none
DISCARD 5058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5059 [(0,1),(0,0)] D [5057] [] [] [] [((0,0),(0,1))] [5059,5060,5061,5062] CONDITIONAL_S
Y_MEAS 5060 [(0,1)] HALF_D_PLUS_2 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
IDLE 5061 [(0,0)] HALF_D_PLUS_2 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
DISCARD 5062 [(0,1)] 0 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
IDLE 5063 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 5064 [(1,0)] D [] [] [] [] [] [] none
MERGE 5065 [(1,0),(0,0)] D [] [5067,5068,5069,5070] [] [] [((0,0),(1,0))] [] none
DISCARD 5066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5067 [(1,0),(0,0)] D [5065] [] [] [] [((0,0),(1,0))] [5067,5068,5069,5070] CONDITIONAL_S
Y_MEAS 5068 [(1,0)] HALF_D_PLUS_2 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
IDLE 5069 [(0,0)] HALF_D_PLUS_2 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
DISCARD 5070 [(1,0)] 0 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
IDLE 5071 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5072 [(0,1)] D [] [] [] [] [] [] none
MERGE 5073 [(0,1),(0,0)] D [] [5075,5076,5077,5078] [] [] [((0,0),(0,1))] [] none
DISCARD 5074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5075 [(0,1),(0,0)] D [5073] [] [] [] [((0,0),(0,1))] [5075,5076,5077,5078] CONDITIONAL_S
Y_MEAS 5076 [(0,1)] HALF_D_PLUS_2 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
IDLE 5077 [(0,0)] HALF_D_PLUS_2 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
DISCARD 5078 [(0,1)] 0 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
IDLE 5079 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5080 [(1,0)] D [] [] [] [] [] [] none
MERGE 5081 [(1,0),(0,0)] D [] [5083,5084,5085,5086] [] [] [((0,0),(1,0))] [] none
DISCARD 5082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5083 [(1,0),(0,0)] D [5081] [] [] [] [((0,0),(1,0))] [5083,5084,5085,5086] CONDITIONAL_S
Y_MEAS 5084 [(1,0)] HALF_D_PLUS_2 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
IDLE 5085 [(0,0)] HALF_D_PLUS_2 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
DISCARD 5086 [(1,0)] 0 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
IDLE 5087 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5088 [(0,1)] D [] [] [] [] [] [] none
MERGE 5089 [(0,1),(0,0)] D [] [5091,5092,5093,5094] [] [] [((0,0),(0,1))] [] none
DISCARD 5090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5091 [(0,1),(0,0)] D [5089] [] [] [] [((0,0),(0,1))] [5091,5092,5093,5094] CONDITIONAL_S
Y_MEAS 5092 [(0,1)] HALF_D_PLUS_2 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
IDLE 5093 [(0,0)] HALF_D_PLUS_2 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
DISCARD 5094 [(0,1)] 0 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
IDLE 5095 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 5096 [(1,0)] D [] [] [] [] [] [] none
MERGE 5097 [(1,0),(0,0)] D [] [5099,5100,5101,5102] [] [] [((0,0),(1,0))] [] none
DISCARD 5098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5099 [(1,0),(0,0)] D [5097] [] [] [] [((0,0),(1,0))] [5099,5100,5101,5102] CONDITIONAL_S
Y_MEAS 5100 [(1,0)] HALF_D_PLUS_2 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
IDLE 5101 [(0,0)] HALF_D_PLUS_2 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
DISCARD 5102 [(1,0)] 0 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
IDLE 5103 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 5104 [(0,1)] D [] [] [] [] [] [] none
MERGE 5105 [(0,1),(0,0)] D [] [5107,5108,5109,5110] [] [] [((0,0),(0,1))] [] none
DISCARD 5106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5107 [(0,1),(0,0)] D [5105] [] [] [] [((0,0),(0,1))] [5107,5108,5109,5110] CONDITIONAL_S
Y_MEAS 5108 [(0,1)] HALF_D_PLUS_2 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
IDLE 5109 [(0,0)] HALF_D_PLUS_2 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
DISCARD 5110 [(0,1)] 0 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
IDLE 5111 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5112 [(1,0)] D [] [] [] [] [] [] none
MERGE 5113 [(1,0),(0,0)] D [] [5115,5116,5117,5118] [] [] [((0,0),(1,0))] [] none
DISCARD 5114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5115 [(1,0),(0,0)] D [5113] [] [] [] [((0,0),(1,0))] [5115,5116,5117,5118] CONDITIONAL_S
Y_MEAS 5116 [(1,0)] HALF_D_PLUS_2 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
IDLE 5117 [(0,0)] HALF_D_PLUS_2 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
DISCARD 5118 [(1,0)] 0 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
IDLE 5119 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5120 [(0,1)] D [] [] [] [] [] [] none
MERGE 5121 [(0,1),(0,0)] D [] [5123,5124,5125,5126] [] [] [((0,0),(0,1))] [] none
DISCARD 5122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5123 [(0,1),(0,0)] D [5121] [] [] [] [((0,0),(0,1))] [5123,5124,5125,5126] CONDITIONAL_S
Y_MEAS 5124 [(0,1)] HALF_D_PLUS_2 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
IDLE 5125 [(0,0)] HALF_D_PLUS_2 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
DISCARD 5126 [(0,1)] 0 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
IDLE 5127 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5128 [(1,0)] D [] [] [] [] [] [] none
MERGE 5129 [(1,0),(0,0)] D [] [5131,5132,5133,5134] [] [] [((0,0),(1,0))] [] none
DISCARD 5130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5131 [(1,0),(0,0)] D [5129] [] [] [] [((0,0),(1,0))] [5131,5132,5133,5134] CONDITIONAL_S
Y_MEAS 5132 [(1,0)] HALF_D_PLUS_2 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
IDLE 5133 [(0,0)] HALF_D_PLUS_2 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
DISCARD 5134 [(1,0)] 0 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
IDLE 5135 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5136 [(0,1)] D [] [] [] [] [] [] none
MERGE 5137 [(0,1),(0,0)] D [] [5139,5140,5141,5142] [] [] [((0,0),(0,1))] [] none
DISCARD 5138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5139 [(0,1),(0,0)] D [5137] [] [] [] [((0,0),(0,1))] [5139,5140,5141,5142] CONDITIONAL_S
Y_MEAS 5140 [(0,1)] HALF_D_PLUS_2 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
IDLE 5141 [(0,0)] HALF_D_PLUS_2 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
DISCARD 5142 [(0,1)] 0 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
IDLE 5143 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5144 [(1,0)] D [] [] [] [] [] [] none
MERGE 5145 [(1,0),(0,0)] D [] [5147,5148,5149,5150] [] [] [((0,0),(1,0))] [] none
DISCARD 5146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5147 [(1,0),(0,0)] D [5145] [] [] [] [((0,0),(1,0))] [5147,5148,5149,5150] CONDITIONAL_S
Y_MEAS 5148 [(1,0)] HALF_D_PLUS_2 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
IDLE 5149 [(0,0)] HALF_D_PLUS_2 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
DISCARD 5150 [(1,0)] 0 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
IDLE 5151 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 5152 [(0,1)] D [] [] [] [] [] [] none
MERGE 5153 [(0,1),(0,0)] D [] [5155,5156,5157,5158] [] [] [((0,0),(0,1))] [] none
DISCARD 5154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5155 [(0,1),(0,0)] D [5153] [] [] [] [((0,0),(0,1))] [5155,5156,5157,5158] CONDITIONAL_S
Y_MEAS 5156 [(0,1)] HALF_D_PLUS_2 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
IDLE 5157 [(0,0)] HALF_D_PLUS_2 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
DISCARD 5158 [(0,1)] 0 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
IDLE 5159 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5160 [(1,0)] D [] [] [] [] [] [] none
MERGE 5161 [(1,0),(0,0)] D [] [5163,5164,5165,5166] [] [] [((0,0),(1,0))] [] none
DISCARD 5162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5163 [(1,0),(0,0)] D [5161] [] [] [] [((0,0),(1,0))] [5163,5164,5165,5166] CONDITIONAL_S
Y_MEAS 5164 [(1,0)] HALF_D_PLUS_2 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
IDLE 5165 [(0,0)] HALF_D_PLUS_2 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
DISCARD 5166 [(1,0)] 0 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
INJECT_T 5167 [(0,1)] D [] [] [] [] [] [] none
MERGE 5168 [(0,1),(0,0)] D [] [5170,5171,5172,5173] [] [] [((0,0),(0,1))] [] none
DISCARD 5169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5170 [(0,1),(0,0)] D [5168] [] [] [] [((0,0),(0,1))] [5170,5171,5172,5173] CONDITIONAL_S
Y_MEAS 5171 [(0,1)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5172 [(0,0)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
DISCARD 5173 [(0,1)] 0 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5174 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 5175 [(1,0)] D [] [] [] [] [] [] none
MERGE 5176 [(1,0),(0,0)] D [] [5178,5179,5180,5181] [] [] [((0,0),(1,0))] [] none
DISCARD 5177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5178 [(1,0),(0,0)] D [5176] [] [] [] [((0,0),(1,0))] [5178,5179,5180,5181] CONDITIONAL_S
Y_MEAS 5179 [(1,0)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
IDLE 5180 [(0,0)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
DISCARD 5181 [(1,0)] 0 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
IDLE 5182 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5183 [(0,1)] D [] [] [] [] [] [] none
MERGE 5184 [(0,1),(0,0)] D [] [5186,5187,5188,5189] [] [] [((0,0),(0,1))] [] none
DISCARD 5185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5186 [(0,1),(0,0)] D [5184] [] [] [] [((0,0),(0,1))] [5186,5187,5188,5189] CONDITIONAL_S
Y_MEAS 5187 [(0,1)] HALF_D_PLUS_2 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
IDLE 5188 [(0,0)] HALF_D_PLUS_2 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
DISCARD 5189 [(0,1)] 0 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
IDLE 5190 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5191 [(1,0)] D [] [] [] [] [] [] none
MERGE 5192 [(1,0),(0,0)] D [] [5194,5195,5196,5197] [] [] [((0,0),(1,0))] [] none
DISCARD 5193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5194 [(1,0),(0,0)] D [5192] [] [] [] [((0,0),(1,0))] [5194,5195,5196,5197] CONDITIONAL_S
Y_MEAS 5195 [(1,0)] HALF_D_PLUS_2 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
IDLE 5196 [(0,0)] HALF_D_PLUS_2 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
DISCARD 5197 [(1,0)] 0 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
IDLE 5198 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5199 [(0,1)] D [] [] [] [] [] [] none
MERGE 5200 [(0,1),(0,0)] D [] [5202,5203,5204,5205] [] [] [((0,0),(0,1))] [] none
DISCARD 5201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5202 [(0,1),(0,0)] D [5200] [] [] [] [((0,0),(0,1))] [5202,5203,5204,5205] CONDITIONAL_S
Y_MEAS 5203 [(0,1)] HALF_D_PLUS_2 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
IDLE 5204 [(0,0)] HALF_D_PLUS_2 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
DISCARD 5205 [(0,1)] 0 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
IDLE 5206 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5207 [(1,0)] D [] [] [] [] [] [] none
MERGE 5208 [(1,0),(0,0)] D [] [5210,5211,5212,5213] [] [] [((0,0),(1,0))] [] none
DISCARD 5209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5210 [(1,0),(0,0)] D [5208] [] [] [] [((0,0),(1,0))] [5210,5211,5212,5213] CONDITIONAL_S
Y_MEAS 5211 [(1,0)] HALF_D_PLUS_2 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
IDLE 5212 [(0,0)] HALF_D_PLUS_2 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
DISCARD 5213 [(1,0)] 0 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
IDLE 5214 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5215 [(0,1)] D [] [] [] [] [] [] none
MERGE 5216 [(0,1),(0,0)] D [] [5218,5219,5220,5221] [] [] [((0,0),(0,1))] [] none
DISCARD 5217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5218 [(0,1),(0,0)] D [5216] [] [] [] [((0,0),(0,1))] [5218,5219,5220,5221] CONDITIONAL_S
Y_MEAS 5219 [(0,1)] HALF_D_PLUS_2 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
IDLE 5220 [(0,0)] HALF_D_PLUS_2 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
DISCARD 5221 [(0,1)] 0 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
IDLE 5222 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5223 [(1,0)] D [] [] [] [] [] [] none
MERGE 5224 [(1,0),(0,0)] D [] [5226,5227,5228,5229] [] [] [((0,0),(1,0))] [] none
DISCARD 5225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5226 [(1,0),(0,0)] D [5224] [] [] [] [((0,0),(1,0))] [5226,5227,5228,5229] CONDITIONAL_S
Y_MEAS 5227 [(1,0)] HALF_D_PLUS_2 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
IDLE 5228 [(0,0)] HALF_D_PLUS_2 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
DISCARD 5229 [(1,0)] 0 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
IDLE 5230 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5231 [(0,1)] D [] [] [] [] [] [] none
MERGE 5232 [(0,1),(0,0)] D [] [5234,5235,5236,5237] [] [] [((0,0),(0,1))] [] none
DISCARD 5233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5234 [(0,1),(0,0)] D [5232] [] [] [] [((0,0),(0,1))] [5234,5235,5236,5237] CONDITIONAL_S
Y_MEAS 5235 [(0,1)] HALF_D_PLUS_2 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
IDLE 5236 [(0,0)] HALF_D_PLUS_2 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
DISCARD 5237 [(0,1)] 0 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
IDLE 5238 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5239 [(1,0)] D [] [] [] [] [] [] none
MERGE 5240 [(1,0),(0,0)] D [] [5242,5243,5244,5245] [] [] [((0,0),(1,0))] [] none
DISCARD 5241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5242 [(1,0),(0,0)] D [5240] [] [] [] [((0,0),(1,0))] [5242,5243,5244,5245] CONDITIONAL_S
Y_MEAS 5243 [(1,0)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5244 [(0,0)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
DISCARD 5245 [(1,0)] 0 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5246 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5247 [(0,1)] D [] [] [] [] [] [] none
MERGE 5248 [(0,1),(0,0)] D [] [5250,5251,5252,5253] [] [] [((0,0),(0,1))] [] none
DISCARD 5249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5250 [(0,1),(0,0)] D [5248] [] [] [] [((0,0),(0,1))] [5250,5251,5252,5253] CONDITIONAL_S
Y_MEAS 5251 [(0,1)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5252 [(0,0)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
DISCARD 5253 [(0,1)] 0 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5254 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 5255 [(1,0)] D [] [] [] [] [] [] none
MERGE 5256 [(1,0),(0,0)] D [] [5258,5259,5260,5261] [] [] [((0,0),(1,0))] [] none
DISCARD 5257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5258 [(1,0),(0,0)] D [5256] [] [] [] [((0,0),(1,0))] [5258,5259,5260,5261] CONDITIONAL_S
Y_MEAS 5259 [(1,0)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5260 [(0,0)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
DISCARD 5261 [(1,0)] 0 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5262 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5263 [(0,1)] D [] [] [] [] [] [] none
MERGE 5264 [(0,1),(0,0)] D [] [5266,5267,5268,5269] [] [] [((0,0),(0,1))] [] none
DISCARD 5265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5266 [(0,1),(0,0)] D [5264] [] [] [] [((0,0),(0,1))] [5266,5267,5268,5269] CONDITIONAL_S
Y_MEAS 5267 [(0,1)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5268 [(0,0)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
DISCARD 5269 [(0,1)] 0 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5270 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5271 [(1,0)] D [] [] [] [] [] [] none
MERGE 5272 [(1,0),(0,0)] D [] [5274,5275,5276,5277] [] [] [((0,0),(1,0))] [] none
DISCARD 5273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5274 [(1,0),(0,0)] D [5272] [] [] [] [((0,0),(1,0))] [5274,5275,5276,5277] CONDITIONAL_S
Y_MEAS 5275 [(1,0)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5276 [(0,0)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
DISCARD 5277 [(1,0)] 0 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5278 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 5279 [(0,1)] D [] [] [] [] [] [] none
MERGE 5280 [(0,1),(0,0)] D [] [5282,5283,5284,5285] [] [] [((0,0),(0,1))] [] none
DISCARD 5281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5282 [(0,1),(0,0)] D [5280] [] [] [] [((0,0),(0,1))] [5282,5283,5284,5285] CONDITIONAL_S
Y_MEAS 5283 [(0,1)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5284 [(0,0)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
DISCARD 5285 [(0,1)] 0 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5286 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 5287 [(1,0)] D [] [] [] [] [] [] none
MERGE 5288 [(1,0),(0,0)] D [] [5290,5291,5292,5293] [] [] [((0,0),(1,0))] [] none
DISCARD 5289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5290 [(1,0),(0,0)] D [5288] [] [] [] [((0,0),(1,0))] [5290,5291,5292,5293] CONDITIONAL_S
Y_MEAS 5291 [(1,0)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5292 [(0,0)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
DISCARD 5293 [(1,0)] 0 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5294 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5295 [(0,1)] D [] [] [] [] [] [] none
MERGE 5296 [(0,1),(0,0)] D [] [5298,5299,5300,5301] [] [] [((0,0),(0,1))] [] none
DISCARD 5297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5298 [(0,1),(0,0)] D [5296] [] [] [] [((0,0),(0,1))] [5298,5299,5300,5301] CONDITIONAL_S
Y_MEAS 5299 [(0,1)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5300 [(0,0)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
DISCARD 5301 [(0,1)] 0 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5302 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5303 [(1,0)] D [] [] [] [] [] [] none
MERGE 5304 [(1,0),(0,0)] D [] [5306,5307,5308,5309] [] [] [((0,0),(1,0))] [] none
DISCARD 5305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5306 [(1,0),(0,0)] D [5304] [] [] [] [((0,0),(1,0))] [5306,5307,5308,5309] CONDITIONAL_S
Y_MEAS 5307 [(1,0)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5308 [(0,0)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
DISCARD 5309 [(1,0)] 0 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5310 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5311 [(0,1)] D [] [] [] [] [] [] none
MERGE 5312 [(0,1),(0,0)] D [] [5314,5315,5316,5317] [] [] [((0,0),(0,1))] [] none
DISCARD 5313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5314 [(0,1),(0,0)] D [5312] [] [] [] [((0,0),(0,1))] [5314,5315,5316,5317] CONDITIONAL_S
Y_MEAS 5315 [(0,1)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5316 [(0,0)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
DISCARD 5317 [(0,1)] 0 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5318 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 5319 [(1,0)] D [] [] [] [] [] [] none
MERGE 5320 [(1,0),(0,0)] D [] [5322,5323,5324,5325] [] [] [((0,0),(1,0))] [] none
DISCARD 5321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5322 [(1,0),(0,0)] D [5320] [] [] [] [((0,0),(1,0))] [5322,5323,5324,5325] CONDITIONAL_S
Y_MEAS 5323 [(1,0)] HALF_D_PLUS_2 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
IDLE 5324 [(0,0)] HALF_D_PLUS_2 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
DISCARD 5325 [(1,0)] 0 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
IDLE 5326 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5327 [(0,1)] D [] [] [] [] [] [] none
MERGE 5328 [(0,1),(0,0)] D [] [5330,5331,5332,5333] [] [] [((0,0),(0,1))] [] none
DISCARD 5329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5330 [(0,1),(0,0)] D [5328] [] [] [] [((0,0),(0,1))] [5330,5331,5332,5333] CONDITIONAL_S
Y_MEAS 5331 [(0,1)] HALF_D_PLUS_2 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
IDLE 5332 [(0,0)] HALF_D_PLUS_2 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
DISCARD 5333 [(0,1)] 0 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
IDLE 5334 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5335 [(1,0)] D [] [] [] [] [] [] none
MERGE 5336 [(1,0),(0,0)] D [] [5338,5339,5340,5341] [] [] [((0,0),(1,0))] [] none
DISCARD 5337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5338 [(1,0),(0,0)] D [5336] [] [] [] [((0,0),(1,0))] [5338,5339,5340,5341] CONDITIONAL_S
Y_MEAS 5339 [(1,0)] HALF_D_PLUS_2 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
IDLE 5340 [(0,0)] HALF_D_PLUS_2 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
DISCARD 5341 [(1,0)] 0 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
IDLE 5342 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5343 [(0,1)] D [] [] [] [] [] [] none
MERGE 5344 [(0,1),(0,0)] D [] [5346,5347,5348,5349] [] [] [((0,0),(0,1))] [] none
DISCARD 5345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5346 [(0,1),(0,0)] D [5344] [] [] [] [((0,0),(0,1))] [5346,5347,5348,5349] CONDITIONAL_S
Y_MEAS 5347 [(0,1)] HALF_D_PLUS_2 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
IDLE 5348 [(0,0)] HALF_D_PLUS_2 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
DISCARD 5349 [(0,1)] 0 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
IDLE 5350 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5351 [(1,0)] D [] [] [] [] [] [] none
MERGE 5352 [(1,0),(0,0)] D [] [5354,5355,5356,5357] [] [] [((0,0),(1,0))] [] none
DISCARD 5353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5354 [(1,0),(0,0)] D [5352] [] [] [] [((0,0),(1,0))] [5354,5355,5356,5357] CONDITIONAL_S
Y_MEAS 5355 [(1,0)] HALF_D_PLUS_2 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
IDLE 5356 [(0,0)] HALF_D_PLUS_2 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
DISCARD 5357 [(1,0)] 0 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
IDLE 5358 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 5359 [(0,1)] D [] [] [] [] [] [] none
MERGE 5360 [(0,1),(0,0)] D [] [5362,5363,5364,5365] [] [] [((0,0),(0,1))] [] none
DISCARD 5361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5362 [(0,1),(0,0)] D [5360] [] [] [] [((0,0),(0,1))] [5362,5363,5364,5365] CONDITIONAL_S
Y_MEAS 5363 [(0,1)] HALF_D_PLUS_2 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
IDLE 5364 [(0,0)] HALF_D_PLUS_2 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
DISCARD 5365 [(0,1)] 0 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
IDLE 5366 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5367 [(1,0)] D [] [] [] [] [] [] none
MERGE 5368 [(1,0),(0,0)] D [] [5370,5371,5372,5373] [] [] [((0,0),(1,0))] [] none
DISCARD 5369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5370 [(1,0),(0,0)] D [5368] [] [] [] [((0,0),(1,0))] [5370,5371,5372,5373] CONDITIONAL_S
Y_MEAS 5371 [(1,0)] HALF_D_PLUS_2 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
IDLE 5372 [(0,0)] HALF_D_PLUS_2 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
DISCARD 5373 [(1,0)] 0 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
IDLE 5374 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5375 [(0,1)] D [] [] [] [] [] [] none
MERGE 5376 [(0,1),(0,0)] D [] [5378,5379,5380,5381] [] [] [((0,0),(0,1))] [] none
DISCARD 5377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5378 [(0,1),(0,0)] D [5376] [] [] [] [((0,0),(0,1))] [5378,5379,5380,5381] CONDITIONAL_S
Y_MEAS 5379 [(0,1)] HALF_D_PLUS_2 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
IDLE 5380 [(0,0)] HALF_D_PLUS_2 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
DISCARD 5381 [(0,1)] 0 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
IDLE 5382 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5383 [(1,0)] D [] [] [] [] [] [] none
MERGE 5384 [(1,0),(0,0)] D [] [5386,5387,5388,5389] [] [] [((0,0),(1,0))] [] none
DISCARD 5385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5386 [(1,0),(0,0)] D [5384] [] [] [] [((0,0),(1,0))] [5386,5387,5388,5389] CONDITIONAL_S
Y_MEAS 5387 [(1,0)] HALF_D_PLUS_2 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
IDLE 5388 [(0,0)] HALF_D_PLUS_2 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
DISCARD 5389 [(1,0)] 0 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
IDLE 5390 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5391 [(0,1)] D [] [] [] [] [] [] none
MERGE 5392 [(0,1),(0,0)] D [] [5394,5395,5396,5397] [] [] [((0,0),(0,1))] [] none
DISCARD 5393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5394 [(0,1),(0,0)] D [5392] [] [] [] [((0,0),(0,1))] [5394,5395,5396,5397] CONDITIONAL_S
Y_MEAS 5395 [(0,1)] HALF_D_PLUS_2 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
IDLE 5396 [(0,0)] HALF_D_PLUS_2 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
DISCARD 5397 [(0,1)] 0 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
IDLE 5398 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5399 [(1,0)] D [] [] [] [] [] [] none
MERGE 5400 [(1,0),(0,0)] D [] [5402,5403,5404,5405] [] [] [((0,0),(1,0))] [] none
DISCARD 5401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5402 [(1,0),(0,0)] D [5400] [] [] [] [((0,0),(1,0))] [5402,5403,5404,5405] CONDITIONAL_S
Y_MEAS 5403 [(1,0)] HALF_D_PLUS_2 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
IDLE 5404 [(0,0)] HALF_D_PLUS_2 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
DISCARD 5405 [(1,0)] 0 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
IDLE 5406 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5407 [(0,1)] D [] [] [] [] [] [] none
MERGE 5408 [(0,1),(0,0)] D [] [5410,5411,5412,5413] [] [] [((0,0),(0,1))] [] none
DISCARD 5409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5410 [(0,1),(0,0)] D [5408] [] [] [] [((0,0),(0,1))] [5410,5411,5412,5413] CONDITIONAL_S
Y_MEAS 5411 [(0,1)] HALF_D_PLUS_2 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
IDLE 5412 [(0,0)] HALF_D_PLUS_2 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
DISCARD 5413 [(0,1)] 0 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
IDLE 5414 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5415 [(1,0)] D [] [] [] [] [] [] none
MERGE 5416 [(1,0),(0,0)] D [] [5418,5419,5420,5421] [] [] [((0,0),(1,0))] [] none
DISCARD 5417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5418 [(1,0),(0,0)] D [5416] [] [] [] [((0,0),(1,0))] [5418,5419,5420,5421] CONDITIONAL_S
Y_MEAS 5419 [(1,0)] HALF_D_PLUS_2 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
IDLE 5420 [(0,0)] HALF_D_PLUS_2 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
DISCARD 5421 [(1,0)] 0 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
IDLE 5422 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5423 [(0,1)] D [] [] [] [] [] [] none
MERGE 5424 [(0,1),(0,0)] D [] [5426,5427,5428,5429] [] [] [((0,0),(0,1))] [] none
DISCARD 5425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5426 [(0,1),(0,0)] D [5424] [] [] [] [((0,0),(0,1))] [5426,5427,5428,5429] CONDITIONAL_S
Y_MEAS 5427 [(0,1)] HALF_D_PLUS_2 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
IDLE 5428 [(0,0)] HALF_D_PLUS_2 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
DISCARD 5429 [(0,1)] 0 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
IDLE 5430 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5431 [(1,0)] D [] [] [] [] [] [] none
MERGE 5432 [(1,0),(0,0)] D [] [5434,5435,5436,5437] [] [] [((0,0),(1,0))] [] none
DISCARD 5433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5434 [(1,0),(0,0)] D [5432] [] [] [] [((0,0),(1,0))] [5434,5435,5436,5437] CONDITIONAL_S
Y_MEAS 5435 [(1,0)] HALF_D_PLUS_2 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
IDLE 5436 [(0,0)] HALF_D_PLUS_2 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
DISCARD 5437 [(1,0)] 0 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
IDLE 5438 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5439 [(0,1)] D [] [] [] [] [] [] none
MERGE 5440 [(0,1),(0,0)] D [] [5442,5443,5444,5445] [] [] [((0,0),(0,1))] [] none
DISCARD 5441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5442 [(0,1),(0,0)] D [5440] [] [] [] [((0,0),(0,1))] [5442,5443,5444,5445] CONDITIONAL_S
Y_MEAS 5443 [(0,1)] HALF_D_PLUS_2 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
IDLE 5444 [(0,0)] HALF_D_PLUS_2 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
DISCARD 5445 [(0,1)] 0 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
IDLE 5446 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5447 [(1,0)] D [] [] [] [] [] [] none
MERGE 5448 [(1,0),(0,0)] D [] [5450,5451,5452,5453] [] [] [((0,0),(1,0))] [] none
DISCARD 5449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5450 [(1,0),(0,0)] D [5448] [] [] [] [((0,0),(1,0))] [5450,5451,5452,5453] CONDITIONAL_S
Y_MEAS 5451 [(1,0)] HALF_D_PLUS_2 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
IDLE 5452 [(0,0)] HALF_D_PLUS_2 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
DISCARD 5453 [(1,0)] 0 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
IDLE 5454 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5455 [(0,1)] D [] [] [] [] [] [] none
MERGE 5456 [(0,1),(0,0)] D [] [5458,5459,5460,5461] [] [] [((0,0),(0,1))] [] none
DISCARD 5457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5458 [(0,1),(0,0)] D [5456] [] [] [] [((0,0),(0,1))] [5458,5459,5460,5461] CONDITIONAL_S
Y_MEAS 5459 [(0,1)] HALF_D_PLUS_2 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
IDLE 5460 [(0,0)] HALF_D_PLUS_2 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
DISCARD 5461 [(0,1)] 0 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
IDLE 5462 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5463 [(1,0)] D [] [] [] [] [] [] none
MERGE 5464 [(1,0),(0,0)] D [] [5466,5467,5468,5469] [] [] [((0,0),(1,0))] [] none
DISCARD 5465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5466 [(1,0),(0,0)] D [5464] [] [] [] [((0,0),(1,0))] [5466,5467,5468,5469] CONDITIONAL_S
Y_MEAS 5467 [(1,0)] HALF_D_PLUS_2 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
IDLE 5468 [(0,0)] HALF_D_PLUS_2 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
DISCARD 5469 [(1,0)] 0 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
IDLE 5470 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5471 [(0,1)] D [] [] [] [] [] [] none
MERGE 5472 [(0,1),(0,0)] D [] [5474,5475,5476,5477] [] [] [((0,0),(0,1))] [] none
DISCARD 5473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5474 [(0,1),(0,0)] D [5472] [] [] [] [((0,0),(0,1))] [5474,5475,5476,5477] CONDITIONAL_S
Y_MEAS 5475 [(0,1)] HALF_D_PLUS_2 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
IDLE 5476 [(0,0)] HALF_D_PLUS_2 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
DISCARD 5477 [(0,1)] 0 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
IDLE 5478 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5479 [(1,0)] D [] [] [] [] [] [] none
MERGE 5480 [(1,0),(0,0)] D [] [5482,5483,5484,5485] [] [] [((0,0),(1,0))] [] none
DISCARD 5481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5482 [(1,0),(0,0)] D [5480] [] [] [] [((0,0),(1,0))] [5482,5483,5484,5485] CONDITIONAL_S
Y_MEAS 5483 [(1,0)] HALF_D_PLUS_2 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
IDLE 5484 [(0,0)] HALF_D_PLUS_2 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
DISCARD 5485 [(1,0)] 0 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
IDLE 5486 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5487 [(0,1)] D [] [] [] [] [] [] none
MERGE 5488 [(0,1),(0,0)] D [] [5490,5491,5492,5493] [] [] [((0,0),(0,1))] [] none
DISCARD 5489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5490 [(0,1),(0,0)] D [5488] [] [] [] [((0,0),(0,1))] [5490,5491,5492,5493] CONDITIONAL_S
Y_MEAS 5491 [(0,1)] HALF_D_PLUS_2 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
IDLE 5492 [(0,0)] HALF_D_PLUS_2 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
DISCARD 5493 [(0,1)] 0 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
IDLE 5494 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5495 [(1,0)] D [] [] [] [] [] [] none
MERGE 5496 [(1,0),(0,0)] D [] [5498,5499,5500,5501] [] [] [((0,0),(1,0))] [] none
DISCARD 5497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5498 [(1,0),(0,0)] D [5496] [] [] [] [((0,0),(1,0))] [5498,5499,5500,5501] CONDITIONAL_S
Y_MEAS 5499 [(1,0)] HALF_D_PLUS_2 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
IDLE 5500 [(0,0)] HALF_D_PLUS_2 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
DISCARD 5501 [(1,0)] 0 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
IDLE 5502 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5503 [(0,1)] D [] [] [] [] [] [] none
MERGE 5504 [(0,1),(0,0)] D [] [5506,5507,5508,5509] [] [] [((0,0),(0,1))] [] none
DISCARD 5505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5506 [(0,1),(0,0)] D [5504] [] [] [] [((0,0),(0,1))] [5506,5507,5508,5509] CONDITIONAL_S
Y_MEAS 5507 [(0,1)] HALF_D_PLUS_2 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
IDLE 5508 [(0,0)] HALF_D_PLUS_2 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
DISCARD 5509 [(0,1)] 0 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
IDLE 5510 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5511 [(1,0)] D [] [] [] [] [] [] none
MERGE 5512 [(1,0),(0,0)] D [] [5514,5515,5516,5517] [] [] [((0,0),(1,0))] [] none
DISCARD 5513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5514 [(1,0),(0,0)] D [5512] [] [] [] [((0,0),(1,0))] [5514,5515,5516,5517] CONDITIONAL_S
Y_MEAS 5515 [(1,0)] HALF_D_PLUS_2 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
IDLE 5516 [(0,0)] HALF_D_PLUS_2 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
DISCARD 5517 [(1,0)] 0 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
IDLE 5518 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 5519 [(0,1)] D [] [] [] [] [] [] none
MERGE 5520 [(0,1),(0,0)] D [] [5522,5523,5524,5525] [] [] [((0,0),(0,1))] [] none
DISCARD 5521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5522 [(0,1),(0,0)] D [5520] [] [] [] [((0,0),(0,1))] [5522,5523,5524,5525] CONDITIONAL_S
Y_MEAS 5523 [(0,1)] HALF_D_PLUS_2 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
IDLE 5524 [(0,0)] HALF_D_PLUS_2 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
DISCARD 5525 [(0,1)] 0 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
IDLE 5526 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5527 [(1,0)] D [] [] [] [] [] [] none
MERGE 5528 [(1,0),(0,0)] D [] [5530,5531,5532,5533] [] [] [((0,0),(1,0))] [] none
DISCARD 5529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5530 [(1,0),(0,0)] D [5528] [] [] [] [((0,0),(1,0))] [5530,5531,5532,5533] CONDITIONAL_S
Y_MEAS 5531 [(1,0)] HALF_D_PLUS_2 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
IDLE 5532 [(0,0)] HALF_D_PLUS_2 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
DISCARD 5533 [(1,0)] 0 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
IDLE 5534 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 5535 [(0,1)] D [] [] [] [] [] [] none
MERGE 5536 [(0,1),(0,0)] D [] [5538,5539,5540,5541] [] [] [((0,0),(0,1))] [] none
DISCARD 5537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5538 [(0,1),(0,0)] D [5536] [] [] [] [((0,0),(0,1))] [5538,5539,5540,5541] CONDITIONAL_S
Y_MEAS 5539 [(0,1)] HALF_D_PLUS_2 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
IDLE 5540 [(0,0)] HALF_D_PLUS_2 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
DISCARD 5541 [(0,1)] 0 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
IDLE 5542 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 5543 [(1,0)] D [] [] [] [] [] [] none
MERGE 5544 [(1,0),(0,0)] D [] [5546,5547,5548,5549] [] [] [((0,0),(1,0))] [] none
DISCARD 5545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5546 [(1,0),(0,0)] D [5544] [] [] [] [((0,0),(1,0))] [5546,5547,5548,5549] CONDITIONAL_S
Y_MEAS 5547 [(1,0)] HALF_D_PLUS_2 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
IDLE 5548 [(0,0)] HALF_D_PLUS_2 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
DISCARD 5549 [(1,0)] 0 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
IDLE 5550 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5551 [(0,1)] D [] [] [] [] [] [] none
MERGE 5552 [(0,1),(0,0)] D [] [5554,5555,5556,5557] [] [] [((0,0),(0,1))] [] none
DISCARD 5553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5554 [(0,1),(0,0)] D [5552] [] [] [] [((0,0),(0,1))] [5554,5555,5556,5557] CONDITIONAL_S
Y_MEAS 5555 [(0,1)] HALF_D_PLUS_2 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
IDLE 5556 [(0,0)] HALF_D_PLUS_2 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
DISCARD 5557 [(0,1)] 0 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
IDLE 5558 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5559 [(1,0)] D [] [] [] [] [] [] none
MERGE 5560 [(1,0),(0,0)] D [] [5562,5563,5564,5565] [] [] [((0,0),(1,0))] [] none
DISCARD 5561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5562 [(1,0),(0,0)] D [5560] [] [] [] [((0,0),(1,0))] [5562,5563,5564,5565] CONDITIONAL_S
Y_MEAS 5563 [(1,0)] HALF_D_PLUS_2 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
IDLE 5564 [(0,0)] HALF_D_PLUS_2 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
DISCARD 5565 [(1,0)] 0 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
IDLE 5566 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5567 [(0,1)] D [] [] [] [] [] [] none
MERGE 5568 [(0,1),(0,0)] D [] [5570,5571,5572,5573] [] [] [((0,0),(0,1))] [] none
DISCARD 5569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5570 [(0,1),(0,0)] D [5568] [] [] [] [((0,0),(0,1))] [5570,5571,5572,5573] CONDITIONAL_S
Y_MEAS 5571 [(0,1)] HALF_D_PLUS_2 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
IDLE 5572 [(0,0)] HALF_D_PLUS_2 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
DISCARD 5573 [(0,1)] 0 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
IDLE 5574 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5575 [(1,0)] D [] [] [] [] [] [] none
MERGE 5576 [(1,0),(0,0)] D [] [5578,5579,5580,5581] [] [] [((0,0),(1,0))] [] none
DISCARD 5577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5578 [(1,0),(0,0)] D [5576] [] [] [] [((0,0),(1,0))] [5578,5579,5580,5581] CONDITIONAL_S
Y_MEAS 5579 [(1,0)] HALF_D_PLUS_2 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
IDLE 5580 [(0,0)] HALF_D_PLUS_2 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
DISCARD 5581 [(1,0)] 0 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
IDLE 5582 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5583 [(0,1)] D [] [] [] [] [] [] none
MERGE 5584 [(0,1),(0,0)] D [] [5586,5587,5588,5589] [] [] [((0,0),(0,1))] [] none
DISCARD 5585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5586 [(0,1),(0,0)] D [5584] [] [] [] [((0,0),(0,1))] [5586,5587,5588,5589] CONDITIONAL_S
Y_MEAS 5587 [(0,1)] HALF_D_PLUS_2 [5584] [] [] [] [] [5586,5587,5588,5589] CONDITIONAL_S
IDLE 5588 [(0,0)] HALF_D_PLUS_2 [5584] [] [] [] [] [5586,5587,5588,5589] CONDITIONAL_S
DISCARD 5589 [(0,1)] 0 [5584] [] [] [] [] [5586,5587,5588,5589] CONDITIONAL_S
IDLE 5590 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5591 [(1,0)] D [] [] [] [] [] [] none
MERGE 5592 [(1,0),(0,0)] D [] [5594,5595,5596,5597] [] [] [((0,0),(1,0))] [] none
DISCARD 5593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5594 [(1,0),(0,0)] D [5592] [] [] [] [((0,0),(1,0))] [5594,5595,5596,5597] CONDITIONAL_S
Y_MEAS 5595 [(1,0)] HALF_D_PLUS_2 [5592] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
IDLE 5596 [(0,0)] HALF_D_PLUS_2 [5592] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
DISCARD 5597 [(1,0)] 0 [5592] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
IDLE 5598 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 5599 [(0,1)] D [] [] [] [] [] [] none
MERGE 5600 [(0,1),(0,0)] D [] [5602,5603,5604,5605] [] [] [((0,0),(0,1))] [] none
DISCARD 5601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5602 [(0,1),(0,0)] D [5600] [] [] [] [((0,0),(0,1))] [5602,5603,5604,5605] CONDITIONAL_S
Y_MEAS 5603 [(0,1)] HALF_D_PLUS_2 [5600] [] [] [] [] [5602,5603,5604,5605] CONDITIONAL_S
IDLE 5604 [(0,0)] HALF_D_PLUS_2 [5600] [] [] [] [] [5602,5603,5604,5605] CONDITIONAL_S
DISCARD 5605 [(0,1)] 0 [5600] [] [] [] [] [5602,5603,5604,5605] CONDITIONAL_S
IDLE 5606 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 5607 [(1,0)] D [] [] [] [] [] [] none
MERGE 5608 [(1,0),(0,0)] D [] [5610,5611,5612,5613] [] [] [((0,0),(1,0))] [] none
DISCARD 5609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5610 [(1,0),(0,0)] D [5608] [] [] [] [((0,0),(1,0))] [5610,5611,5612,5613] CONDITIONAL_S
Y_MEAS 5611 [(1,0)] HALF_D_PLUS_2 [5608] [] [] [] [] [5610,5611,5612,5613] CONDITIONAL_S
IDLE 5612 [(0,0)] HALF_D_PLUS_2 [5608] [] [] [] [] [5610,5611,5612,5613] CONDITIONAL_S
DISCARD 5613 [(1,0)] 0 [5608] [] [] [] [] [5610,5611,5612,5613] CONDITIONAL_S
IDLE 5614 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5615 [(0,1)] D [] [] [] [] [] [] none
MERGE 5616 [(0,1),(0,0)] D [] [5618,5619,5620,5621] [] [] [((0,0),(0,1))] [] none
DISCARD 5617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5618 [(0,1),(0,0)] D [5616] [] [] [] [((0,0),(0,1))] [5618,5619,5620,5621] CONDITIONAL_S
Y_MEAS 5619 [(0,1)] HALF_D_PLUS_2 [5616] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
IDLE 5620 [(0,0)] HALF_D_PLUS_2 [5616] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
DISCARD 5621 [(0,1)] 0 [5616] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
IDLE 5622 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5623 [(1,0)] D [] [] [] [] [] [] none
MERGE 5624 [(1,0),(0,0)] D [] [5626,5627,5628,5629] [] [] [((0,0),(1,0))] [] none
DISCARD 5625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5626 [(1,0),(0,0)] D [5624] [] [] [] [((0,0),(1,0))] [5626,5627,5628,5629] CONDITIONAL_S
Y_MEAS 5627 [(1,0)] HALF_D_PLUS_2 [5624] [] [] [] [] [5626,5627,5628,5629] CONDITIONAL_S
IDLE 5628 [(0,0)] HALF_D_PLUS_2 [5624] [] [] [] [] [5626,5627,5628,5629] CONDITIONAL_S
DISCARD 5629 [(1,0)] 0 [5624] [] [] [] [] [5626,5627,5628,5629] CONDITIONAL_S
IDLE 5630 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5631 [(0,1)] D [] [] [] [] [] [] none
MERGE 5632 [(0,1),(0,0)] D [] [5634,5635,5636,5637] [] [] [((0,0),(0,1))] [] none
DISCARD 5633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5634 [(0,1),(0,0)] D [5632] [] [] [] [((0,0),(0,1))] [5634,5635,5636,5637] CONDITIONAL_S
Y_MEAS 5635 [(0,1)] HALF_D_PLUS_2 [5632] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
IDLE 5636 [(0,0)] HALF_D_PLUS_2 [5632] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
DISCARD 5637 [(0,1)] 0 [5632] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
IDLE 5638 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5639 [(1,0)] D [] [] [] [] [] [] none
MERGE 5640 [(1,0),(0,0)] D [] [5642,5643,5644,5645] [] [] [((0,0),(1,0))] [] none
DISCARD 5641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5642 [(1,0),(0,0)] D [5640] [] [] [] [((0,0),(1,0))] [5642,5643,5644,5645] CONDITIONAL_S
Y_MEAS 5643 [(1,0)] HALF_D_PLUS_2 [5640] [] [] [] [] [5642,5643,5644,5645] CONDITIONAL_S
IDLE 5644 [(0,0)] HALF_D_PLUS_2 [5640] [] [] [] [] [5642,5643,5644,5645] CONDITIONAL_S
DISCARD 5645 [(1,0)] 0 [5640] [] [] [] [] [5642,5643,5644,5645] CONDITIONAL_S
IDLE 5646 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5647 [(0,1)] D [] [] [] [] [] [] none
MERGE 5648 [(0,1),(0,0)] D [] [5650,5651,5652,5653] [] [] [((0,0),(0,1))] [] none
DISCARD 5649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5650 [(0,1),(0,0)] D [5648] [] [] [] [((0,0),(0,1))] [5650,5651,5652,5653] CONDITIONAL_S
Y_MEAS 5651 [(0,1)] HALF_D_PLUS_2 [5648] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
IDLE 5652 [(0,0)] HALF_D_PLUS_2 [5648] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
DISCARD 5653 [(0,1)] 0 [5648] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
IDLE 5654 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5655 [(1,0)] D [] [] [] [] [] [] none
MERGE 5656 [(1,0),(0,0)] D [] [5658,5659,5660,5661] [] [] [((0,0),(1,0))] [] none
DISCARD 5657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5658 [(1,0),(0,0)] D [5656] [] [] [] [((0,0),(1,0))] [5658,5659,5660,5661] CONDITIONAL_S
Y_MEAS 5659 [(1,0)] HALF_D_PLUS_2 [5656] [] [] [] [] [5658,5659,5660,5661] CONDITIONAL_S
IDLE 5660 [(0,0)] HALF_D_PLUS_2 [5656] [] [] [] [] [5658,5659,5660,5661] CONDITIONAL_S
DISCARD 5661 [(1,0)] 0 [5656] [] [] [] [] [5658,5659,5660,5661] CONDITIONAL_S
IDLE 5662 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5663 [(0,1)] D [] [] [] [] [] [] none
MERGE 5664 [(0,1),(0,0)] D [] [5666,5667,5668,5669] [] [] [((0,0),(0,1))] [] none
DISCARD 5665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5666 [(0,1),(0,0)] D [5664] [] [] [] [((0,0),(0,1))] [5666,5667,5668,5669] CONDITIONAL_S
Y_MEAS 5667 [(0,1)] HALF_D_PLUS_2 [5664] [] [] [] [] [5666,5667,5668,5669] CONDITIONAL_S
IDLE 5668 [(0,0)] HALF_D_PLUS_2 [5664] [] [] [] [] [5666,5667,5668,5669] CONDITIONAL_S
DISCARD 5669 [(0,1)] 0 [5664] [] [] [] [] [5666,5667,5668,5669] CONDITIONAL_S
IDLE 5670 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5671 [(1,0)] D [] [] [] [] [] [] none
MERGE 5672 [(1,0),(0,0)] D [] [5674,5675,5676,5677] [] [] [((0,0),(1,0))] [] none
DISCARD 5673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5674 [(1,0),(0,0)] D [5672] [] [] [] [((0,0),(1,0))] [5674,5675,5676,5677] CONDITIONAL_S
Y_MEAS 5675 [(1,0)] HALF_D_PLUS_2 [5672] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
IDLE 5676 [(0,0)] HALF_D_PLUS_2 [5672] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
DISCARD 5677 [(1,0)] 0 [5672] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
IDLE 5678 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5679 [(0,1)] D [] [] [] [] [] [] none
MERGE 5680 [(0,1),(0,0)] D [] [5682,5683,5684,5685] [] [] [((0,0),(0,1))] [] none
DISCARD 5681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5682 [(0,1),(0,0)] D [5680] [] [] [] [((0,0),(0,1))] [5682,5683,5684,5685] CONDITIONAL_S
Y_MEAS 5683 [(0,1)] HALF_D_PLUS_2 [5680] [] [] [] [] [5682,5683,5684,5685] CONDITIONAL_S
IDLE 5684 [(0,0)] HALF_D_PLUS_2 [5680] [] [] [] [] [5682,5683,5684,5685] CONDITIONAL_S
DISCARD 5685 [(0,1)] 0 [5680] [] [] [] [] [5682,5683,5684,5685] CONDITIONAL_S
IDLE 5686 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5687 [(1,0)] D [] [] [] [] [] [] none
MERGE 5688 [(1,0),(0,0)] D [] [5690,5691,5692,5693] [] [] [((0,0),(1,0))] [] none
DISCARD 5689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5690 [(1,0),(0,0)] D [5688] [] [] [] [((0,0),(1,0))] [5690,5691,5692,5693] CONDITIONAL_S
Y_MEAS 5691 [(1,0)] HALF_D_PLUS_2 [5688] [] [] [] [] [5690,5691,5692,5693] CONDITIONAL_S
IDLE 5692 [(0,0)] HALF_D_PLUS_2 [5688] [] [] [] [] [5690,5691,5692,5693] CONDITIONAL_S
DISCARD 5693 [(1,0)] 0 [5688] [] [] [] [] [5690,5691,5692,5693] CONDITIONAL_S
IDLE 5694 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5695 [(0,1)] D [] [] [] [] [] [] none
MERGE 5696 [(0,1),(0,0)] D [] [5698,5699,5700,5701] [] [] [((0,0),(0,1))] [] none
DISCARD 5697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5698 [(0,1),(0,0)] D [5696] [] [] [] [((0,0),(0,1))] [5698,5699,5700,5701] CONDITIONAL_S
Y_MEAS 5699 [(0,1)] HALF_D_PLUS_2 [5696] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
IDLE 5700 [(0,0)] HALF_D_PLUS_2 [5696] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
DISCARD 5701 [(0,1)] 0 [5696] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
IDLE 5702 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5703 [(1,0)] D [] [] [] [] [] [] none
MERGE 5704 [(1,0),(0,0)] D [] [5706,5707,5708,5709] [] [] [((0,0),(1,0))] [] none
DISCARD 5705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5706 [(1,0),(0,0)] D [5704] [] [] [] [((0,0),(1,0))] [5706,5707,5708,5709] CONDITIONAL_S
Y_MEAS 5707 [(1,0)] HALF_D_PLUS_2 [5704] [] [] [] [] [5706,5707,5708,5709] CONDITIONAL_S
IDLE 5708 [(0,0)] HALF_D_PLUS_2 [5704] [] [] [] [] [5706,5707,5708,5709] CONDITIONAL_S
DISCARD 5709 [(1,0)] 0 [5704] [] [] [] [] [5706,5707,5708,5709] CONDITIONAL_S
IDLE 5710 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5711 [(0,1)] D [] [] [] [] [] [] none
MERGE 5712 [(0,1),(0,0)] D [] [5714,5715,5716,5717] [] [] [((0,0),(0,1))] [] none
DISCARD 5713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5714 [(0,1),(0,0)] D [5712] [] [] [] [((0,0),(0,1))] [5714,5715,5716,5717] CONDITIONAL_S
Y_MEAS 5715 [(0,1)] HALF_D_PLUS_2 [5712] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
IDLE 5716 [(0,0)] HALF_D_PLUS_2 [5712] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
DISCARD 5717 [(0,1)] 0 [5712] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
IDLE 5718 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 5719 [(1,0)] D [] [] [] [] [] [] none
MERGE 5720 [(1,0),(0,0)] D [] [5722,5723,5724,5725] [] [] [((0,0),(1,0))] [] none
DISCARD 5721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5722 [(1,0),(0,0)] D [5720] [] [] [] [((0,0),(1,0))] [5722,5723,5724,5725] CONDITIONAL_S
Y_MEAS 5723 [(1,0)] HALF_D_PLUS_2 [5720] [] [] [] [] [5722,5723,5724,5725] CONDITIONAL_S
IDLE 5724 [(0,0)] HALF_D_PLUS_2 [5720] [] [] [] [] [5722,5723,5724,5725] CONDITIONAL_S
DISCARD 5725 [(1,0)] 0 [5720] [] [] [] [] [5722,5723,5724,5725] CONDITIONAL_S
IDLE 5726 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5727 [(0,1)] D [] [] [] [] [] [] none
MERGE 5728 [(0,1),(0,0)] D [] [5730,5731,5732,5733] [] [] [((0,0),(0,1))] [] none
DISCARD 5729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5730 [(0,1),(0,0)] D [5728] [] [] [] [((0,0),(0,1))] [5730,5731,5732,5733] CONDITIONAL_S
Y_MEAS 5731 [(0,1)] HALF_D_PLUS_2 [5728] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
IDLE 5732 [(0,0)] HALF_D_PLUS_2 [5728] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
DISCARD 5733 [(0,1)] 0 [5728] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
IDLE 5734 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5735 [(1,0)] D [] [] [] [] [] [] none
MERGE 5736 [(1,0),(0,0)] D [] [5738,5739,5740,5741] [] [] [((0,0),(1,0))] [] none
DISCARD 5737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5738 [(1,0),(0,0)] D [5736] [] [] [] [((0,0),(1,0))] [5738,5739,5740,5741] CONDITIONAL_S
Y_MEAS 5739 [(1,0)] HALF_D_PLUS_2 [5736] [] [] [] [] [5738,5739,5740,5741] CONDITIONAL_S
IDLE 5740 [(0,0)] HALF_D_PLUS_2 [5736] [] [] [] [] [5738,5739,5740,5741] CONDITIONAL_S
DISCARD 5741 [(1,0)] 0 [5736] [] [] [] [] [5738,5739,5740,5741] CONDITIONAL_S
IDLE 5742 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5743 [(0,1)] D [] [] [] [] [] [] none
MERGE 5744 [(0,1),(0,0)] D [] [5746,5747,5748,5749] [] [] [((0,0),(0,1))] [] none
DISCARD 5745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5746 [(0,1),(0,0)] D [5744] [] [] [] [((0,0),(0,1))] [5746,5747,5748,5749] CONDITIONAL_S
Y_MEAS 5747 [(0,1)] HALF_D_PLUS_2 [5744] [] [] [] [] [5746,5747,5748,5749] CONDITIONAL_S
IDLE 5748 [(0,0)] HALF_D_PLUS_2 [5744] [] [] [] [] [5746,5747,5748,5749] CONDITIONAL_S
DISCARD 5749 [(0,1)] 0 [5744] [] [] [] [] [5746,5747,5748,5749] CONDITIONAL_S
IDLE 5750 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5751 [(1,0)] D [] [] [] [] [] [] none
MERGE 5752 [(1,0),(0,0)] D [] [5754,5755,5756,5757] [] [] [((0,0),(1,0))] [] none
DISCARD 5753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5754 [(1,0),(0,0)] D [5752] [] [] [] [((0,0),(1,0))] [5754,5755,5756,5757] CONDITIONAL_S
Y_MEAS 5755 [(1,0)] HALF_D_PLUS_2 [5752] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
IDLE 5756 [(0,0)] HALF_D_PLUS_2 [5752] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
DISCARD 5757 [(1,0)] 0 [5752] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
IDLE 5758 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5759 [(0,1)] D [] [] [] [] [] [] none
MERGE 5760 [(0,1),(0,0)] D [] [5762,5763,5764,5765] [] [] [((0,0),(0,1))] [] none
DISCARD 5761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5762 [(0,1),(0,0)] D [5760] [] [] [] [((0,0),(0,1))] [5762,5763,5764,5765] CONDITIONAL_S
Y_MEAS 5763 [(0,1)] HALF_D_PLUS_2 [5760] [] [] [] [] [5762,5763,5764,5765] CONDITIONAL_S
IDLE 5764 [(0,0)] HALF_D_PLUS_2 [5760] [] [] [] [] [5762,5763,5764,5765] CONDITIONAL_S
DISCARD 5765 [(0,1)] 0 [5760] [] [] [] [] [5762,5763,5764,5765] CONDITIONAL_S
IDLE 5766 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5767 [(1,0)] D [] [] [] [] [] [] none
MERGE 5768 [(1,0),(0,0)] D [] [5770,5771,5772,5773] [] [] [((0,0),(1,0))] [] none
DISCARD 5769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5770 [(1,0),(0,0)] D [5768] [] [] [] [((0,0),(1,0))] [5770,5771,5772,5773] CONDITIONAL_S
Y_MEAS 5771 [(1,0)] HALF_D_PLUS_2 [5768] [] [] [] [] [5770,5771,5772,5773] CONDITIONAL_S
IDLE 5772 [(0,0)] HALF_D_PLUS_2 [5768] [] [] [] [] [5770,5771,5772,5773] CONDITIONAL_S
DISCARD 5773 [(1,0)] 0 [5768] [] [] [] [] [5770,5771,5772,5773] CONDITIONAL_S
IDLE 5774 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5775 [(0,1)] D [] [] [] [] [] [] none
MERGE 5776 [(0,1),(0,0)] D [] [5778,5779,5780,5781] [] [] [((0,0),(0,1))] [] none
DISCARD 5777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5778 [(0,1),(0,0)] D [5776] [] [] [] [((0,0),(0,1))] [5778,5779,5780,5781] CONDITIONAL_S
Y_MEAS 5779 [(0,1)] HALF_D_PLUS_2 [5776] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
IDLE 5780 [(0,0)] HALF_D_PLUS_2 [5776] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
DISCARD 5781 [(0,1)] 0 [5776] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
IDLE 5782 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5783 [(1,0)] D [] [] [] [] [] [] none
MERGE 5784 [(1,0),(0,0)] D [] [5786,5787,5788,5789] [] [] [((0,0),(1,0))] [] none
DISCARD 5785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5786 [(1,0),(0,0)] D [5784] [] [] [] [((0,0),(1,0))] [5786,5787,5788,5789] CONDITIONAL_S
Y_MEAS 5787 [(1,0)] HALF_D_PLUS_2 [5784] [] [] [] [] [5786,5787,5788,5789] CONDITIONAL_S
IDLE 5788 [(0,0)] HALF_D_PLUS_2 [5784] [] [] [] [] [5786,5787,5788,5789] CONDITIONAL_S
DISCARD 5789 [(1,0)] 0 [5784] [] [] [] [] [5786,5787,5788,5789] CONDITIONAL_S
IDLE 5790 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5791 [(0,1)] D [] [] [] [] [] [] none
MERGE 5792 [(0,1),(0,0)] D [] [5794,5795,5796,5797] [] [] [((0,0),(0,1))] [] none
DISCARD 5793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5794 [(0,1),(0,0)] D [5792] [] [] [] [((0,0),(0,1))] [5794,5795,5796,5797] CONDITIONAL_S
Y_MEAS 5795 [(0,1)] HALF_D_PLUS_2 [5792] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
IDLE 5796 [(0,0)] HALF_D_PLUS_2 [5792] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
DISCARD 5797 [(0,1)] 0 [5792] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
IDLE 5798 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5799 [(1,0)] D [] [] [] [] [] [] none
MERGE 5800 [(1,0),(0,0)] D [] [5802,5803,5804,5805] [] [] [((0,0),(1,0))] [] none
DISCARD 5801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5802 [(1,0),(0,0)] D [5800] [] [] [] [((0,0),(1,0))] [5802,5803,5804,5805] CONDITIONAL_S
Y_MEAS 5803 [(1,0)] HALF_D_PLUS_2 [5800] [] [] [] [] [5802,5803,5804,5805] CONDITIONAL_S
IDLE 5804 [(0,0)] HALF_D_PLUS_2 [5800] [] [] [] [] [5802,5803,5804,5805] CONDITIONAL_S
DISCARD 5805 [(1,0)] 0 [5800] [] [] [] [] [5802,5803,5804,5805] CONDITIONAL_S
IDLE 5806 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5807 [(0,1)] D [] [] [] [] [] [] none
MERGE 5808 [(0,1),(0,0)] D [] [5810,5811,5812,5813] [] [] [((0,0),(0,1))] [] none
DISCARD 5809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5810 [(0,1),(0,0)] D [5808] [] [] [] [((0,0),(0,1))] [5810,5811,5812,5813] CONDITIONAL_S
Y_MEAS 5811 [(0,1)] HALF_D_PLUS_2 [5808] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
IDLE 5812 [(0,0)] HALF_D_PLUS_2 [5808] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
DISCARD 5813 [(0,1)] 0 [5808] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
IDLE 5814 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 5815 [(1,0)] D [] [] [] [] [] [] none
MERGE 5816 [(1,0),(0,0)] D [] [5818,5819,5820,5821] [] [] [((0,0),(1,0))] [] none
DISCARD 5817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5818 [(1,0),(0,0)] D [5816] [] [] [] [((0,0),(1,0))] [5818,5819,5820,5821] CONDITIONAL_S
Y_MEAS 5819 [(1,0)] HALF_D_PLUS_2 [5816] [] [] [] [] [5818,5819,5820,5821] CONDITIONAL_S
IDLE 5820 [(0,0)] HALF_D_PLUS_2 [5816] [] [] [] [] [5818,5819,5820,5821] CONDITIONAL_S
DISCARD 5821 [(1,0)] 0 [5816] [] [] [] [] [5818,5819,5820,5821] CONDITIONAL_S
IDLE 5822 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5823 [(0,1)] D [] [] [] [] [] [] none
MERGE 5824 [(0,1),(0,0)] D [] [5826,5827,5828,5829] [] [] [((0,0),(0,1))] [] none
DISCARD 5825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5826 [(0,1),(0,0)] D [5824] [] [] [] [((0,0),(0,1))] [5826,5827,5828,5829] CONDITIONAL_S
Y_MEAS 5827 [(0,1)] HALF_D_PLUS_2 [5824] [] [] [] [] [5826,5827,5828,5829] CONDITIONAL_S
IDLE 5828 [(0,0)] HALF_D_PLUS_2 [5824] [] [] [] [] [5826,5827,5828,5829] CONDITIONAL_S
DISCARD 5829 [(0,1)] 0 [5824] [] [] [] [] [5826,5827,5828,5829] CONDITIONAL_S
IDLE 5830 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5831 [(1,0)] D [] [] [] [] [] [] none
MERGE 5832 [(1,0),(0,0)] D [] [5834,5835,5836,5837] [] [] [((0,0),(1,0))] [] none
DISCARD 5833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5834 [(1,0),(0,0)] D [5832] [] [] [] [((0,0),(1,0))] [5834,5835,5836,5837] CONDITIONAL_S
Y_MEAS 5835 [(1,0)] HALF_D_PLUS_2 [5832] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
IDLE 5836 [(0,0)] HALF_D_PLUS_2 [5832] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
DISCARD 5837 [(1,0)] 0 [5832] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
IDLE 5838 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5839 [(0,1)] D [] [] [] [] [] [] none
MERGE 5840 [(0,1),(0,0)] D [] [5842,5843,5844,5845] [] [] [((0,0),(0,1))] [] none
DISCARD 5841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5842 [(0,1),(0,0)] D [5840] [] [] [] [((0,0),(0,1))] [5842,5843,5844,5845] CONDITIONAL_S
Y_MEAS 5843 [(0,1)] HALF_D_PLUS_2 [5840] [] [] [] [] [5842,5843,5844,5845] CONDITIONAL_S
IDLE 5844 [(0,0)] HALF_D_PLUS_2 [5840] [] [] [] [] [5842,5843,5844,5845] CONDITIONAL_S
DISCARD 5845 [(0,1)] 0 [5840] [] [] [] [] [5842,5843,5844,5845] CONDITIONAL_S
IDLE 5846 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5847 [(1,0)] D [] [] [] [] [] [] none
MERGE 5848 [(1,0),(0,0)] D [] [5850,5851,5852,5853] [] [] [((0,0),(1,0))] [] none
DISCARD 5849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5850 [(1,0),(0,0)] D [5848] [] [] [] [((0,0),(1,0))] [5850,5851,5852,5853] CONDITIONAL_S
Y_MEAS 5851 [(1,0)] HALF_D_PLUS_2 [5848] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
IDLE 5852 [(0,0)] HALF_D_PLUS_2 [5848] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
DISCARD 5853 [(1,0)] 0 [5848] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
IDLE 5854 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5855 [(0,1)] D [] [] [] [] [] [] none
MERGE 5856 [(0,1),(0,0)] D [] [5858,5859,5860,5861] [] [] [((0,0),(0,1))] [] none
DISCARD 5857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5858 [(0,1),(0,0)] D [5856] [] [] [] [((0,0),(0,1))] [5858,5859,5860,5861] CONDITIONAL_S
Y_MEAS 5859 [(0,1)] HALF_D_PLUS_2 [5856] [] [] [] [] [5858,5859,5860,5861] CONDITIONAL_S
IDLE 5860 [(0,0)] HALF_D_PLUS_2 [5856] [] [] [] [] [5858,5859,5860,5861] CONDITIONAL_S
DISCARD 5861 [(0,1)] 0 [5856] [] [] [] [] [5858,5859,5860,5861] CONDITIONAL_S
IDLE 5862 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5863 [(1,0)] D [] [] [] [] [] [] none
MERGE 5864 [(1,0),(0,0)] D [] [5866,5867,5868,5869] [] [] [((0,0),(1,0))] [] none
DISCARD 5865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5866 [(1,0),(0,0)] D [5864] [] [] [] [((0,0),(1,0))] [5866,5867,5868,5869] CONDITIONAL_S
Y_MEAS 5867 [(1,0)] HALF_D_PLUS_2 [5864] [] [] [] [] [5866,5867,5868,5869] CONDITIONAL_S
IDLE 5868 [(0,0)] HALF_D_PLUS_2 [5864] [] [] [] [] [5866,5867,5868,5869] CONDITIONAL_S
DISCARD 5869 [(1,0)] 0 [5864] [] [] [] [] [5866,5867,5868,5869] CONDITIONAL_S
IDLE 5870 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5871 [(0,1)] D [] [] [] [] [] [] none
MERGE 5872 [(0,1),(0,0)] D [] [5874,5875,5876,5877] [] [] [((0,0),(0,1))] [] none
DISCARD 5873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5874 [(0,1),(0,0)] D [5872] [] [] [] [((0,0),(0,1))] [5874,5875,5876,5877] CONDITIONAL_S
Y_MEAS 5875 [(0,1)] HALF_D_PLUS_2 [5872] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
IDLE 5876 [(0,0)] HALF_D_PLUS_2 [5872] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
DISCARD 5877 [(0,1)] 0 [5872] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
IDLE 5878 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5879 [(1,0)] D [] [] [] [] [] [] none
MERGE 5880 [(1,0),(0,0)] D [] [5882,5883,5884,5885] [] [] [((0,0),(1,0))] [] none
DISCARD 5881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5882 [(1,0),(0,0)] D [5880] [] [] [] [((0,0),(1,0))] [5882,5883,5884,5885] CONDITIONAL_S
Y_MEAS 5883 [(1,0)] HALF_D_PLUS_2 [5880] [] [] [] [] [5882,5883,5884,5885] CONDITIONAL_S
IDLE 5884 [(0,0)] HALF_D_PLUS_2 [5880] [] [] [] [] [5882,5883,5884,5885] CONDITIONAL_S
DISCARD 5885 [(1,0)] 0 [5880] [] [] [] [] [5882,5883,5884,5885] CONDITIONAL_S
IDLE 5886 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5887 [(0,1)] D [] [] [] [] [] [] none
MERGE 5888 [(0,1),(0,0)] D [] [5890,5891,5892,5893] [] [] [((0,0),(0,1))] [] none
DISCARD 5889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5890 [(0,1),(0,0)] D [5888] [] [] [] [((0,0),(0,1))] [5890,5891,5892,5893] CONDITIONAL_S
Y_MEAS 5891 [(0,1)] HALF_D_PLUS_2 [5888] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
IDLE 5892 [(0,0)] HALF_D_PLUS_2 [5888] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
DISCARD 5893 [(0,1)] 0 [5888] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
IDLE 5894 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 5895 [(1,0)] D [] [] [] [] [] [] none
MERGE 5896 [(1,0),(0,0)] D [] [5898,5899,5900,5901] [] [] [((0,0),(1,0))] [] none
DISCARD 5897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5898 [(1,0),(0,0)] D [5896] [] [] [] [((0,0),(1,0))] [5898,5899,5900,5901] CONDITIONAL_S
Y_MEAS 5899 [(1,0)] HALF_D_PLUS_2 [5896] [] [] [] [] [5898,5899,5900,5901] CONDITIONAL_S
IDLE 5900 [(0,0)] HALF_D_PLUS_2 [5896] [] [] [] [] [5898,5899,5900,5901] CONDITIONAL_S
DISCARD 5901 [(1,0)] 0 [5896] [] [] [] [] [5898,5899,5900,5901] CONDITIONAL_S
IDLE 5902 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5903 [(0,1)] D [] [] [] [] [] [] none
MERGE 5904 [(0,1),(0,0)] D [] [5906,5907,5908,5909] [] [] [((0,0),(0,1))] [] none
DISCARD 5905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5906 [(0,1),(0,0)] D [5904] [] [] [] [((0,0),(0,1))] [5906,5907,5908,5909] CONDITIONAL_S
Y_MEAS 5907 [(0,1)] HALF_D_PLUS_2 [5904] [] [] [] [] [5906,5907,5908,5909] CONDITIONAL_S
IDLE 5908 [(0,0)] HALF_D_PLUS_2 [5904] [] [] [] [] [5906,5907,5908,5909] CONDITIONAL_S
DISCARD 5909 [(0,1)] 0 [5904] [] [] [] [] [5906,5907,5908,5909] CONDITIONAL_S
IDLE 5910 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5911 [(1,0)] D [] [] [] [] [] [] none
MERGE 5912 [(1,0),(0,0)] D [] [5914,5915,5916,5917] [] [] [((0,0),(1,0))] [] none
DISCARD 5913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5914 [(1,0),(0,0)] D [5912] [] [] [] [((0,0),(1,0))] [5914,5915,5916,5917] CONDITIONAL_S
Y_MEAS 5915 [(1,0)] HALF_D_PLUS_2 [5912] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
IDLE 5916 [(0,0)] HALF_D_PLUS_2 [5912] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
DISCARD 5917 [(1,0)] 0 [5912] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
IDLE 5918 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 5919 [(0,1)] D [] [] [] [] [] [] none
MERGE 5920 [(0,1),(0,0)] D [] [5922,5923,5924,5925] [] [] [((0,0),(0,1))] [] none
DISCARD 5921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5922 [(0,1),(0,0)] D [5920] [] [] [] [((0,0),(0,1))] [5922,5923,5924,5925] CONDITIONAL_S
Y_MEAS 5923 [(0,1)] HALF_D_PLUS_2 [5920] [] [] [] [] [5922,5923,5924,5925] CONDITIONAL_S
IDLE 5924 [(0,0)] HALF_D_PLUS_2 [5920] [] [] [] [] [5922,5923,5924,5925] CONDITIONAL_S
DISCARD 5925 [(0,1)] 0 [5920] [] [] [] [] [5922,5923,5924,5925] CONDITIONAL_S
IDLE 5926 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5927 [(1,0)] D [] [] [] [] [] [] none
MERGE 5928 [(1,0),(0,0)] D [] [5930,5931,5932,5933] [] [] [((0,0),(1,0))] [] none
DISCARD 5929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5930 [(1,0),(0,0)] D [5928] [] [] [] [((0,0),(1,0))] [5930,5931,5932,5933] CONDITIONAL_S
Y_MEAS 5931 [(1,0)] HALF_D_PLUS_2 [5928] [] [] [] [] [5930,5931,5932,5933] CONDITIONAL_S
IDLE 5932 [(0,0)] HALF_D_PLUS_2 [5928] [] [] [] [] [5930,5931,5932,5933] CONDITIONAL_S
DISCARD 5933 [(1,0)] 0 [5928] [] [] [] [] [5930,5931,5932,5933] CONDITIONAL_S
IDLE 5934 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5935 [(0,1)] D [] [] [] [] [] [] none
MERGE 5936 [(0,1),(0,0)] D [] [5938,5939,5940,5941] [] [] [((0,0),(0,1))] [] none
DISCARD 5937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5938 [(0,1),(0,0)] D [5936] [] [] [] [((0,0),(0,1))] [5938,5939,5940,5941] CONDITIONAL_S
Y_MEAS 5939 [(0,1)] HALF_D_PLUS_2 [5936] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
IDLE 5940 [(0,0)] HALF_D_PLUS_2 [5936] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
DISCARD 5941 [(0,1)] 0 [5936] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
IDLE 5942 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 5943 [(1,0)] D [] [] [] [] [] [] none
MERGE 5944 [(1,0),(0,0)] D [] [5946,5947,5948,5949] [] [] [((0,0),(1,0))] [] none
DISCARD 5945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5946 [(1,0),(0,0)] D [5944] [] [] [] [((0,0),(1,0))] [5946,5947,5948,5949] CONDITIONAL_S
Y_MEAS 5947 [(1,0)] HALF_D_PLUS_2 [5944] [] [] [] [] [5946,5947,5948,5949] CONDITIONAL_S
IDLE 5948 [(0,0)] HALF_D_PLUS_2 [5944] [] [] [] [] [5946,5947,5948,5949] CONDITIONAL_S
DISCARD 5949 [(1,0)] 0 [5944] [] [] [] [] [5946,5947,5948,5949] CONDITIONAL_S
IDLE 5950 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5951 [(0,1)] D [] [] [] [] [] [] none
MERGE 5952 [(0,1),(0,0)] D [] [5954,5955,5956,5957] [] [] [((0,0),(0,1))] [] none
DISCARD 5953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5954 [(0,1),(0,0)] D [5952] [] [] [] [((0,0),(0,1))] [5954,5955,5956,5957] CONDITIONAL_S
Y_MEAS 5955 [(0,1)] HALF_D_PLUS_2 [5952] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
IDLE 5956 [(0,0)] HALF_D_PLUS_2 [5952] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
DISCARD 5957 [(0,1)] 0 [5952] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
IDLE 5958 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5959 [(1,0)] D [] [] [] [] [] [] none
MERGE 5960 [(1,0),(0,0)] D [] [5962,5963,5964,5965] [] [] [((0,0),(1,0))] [] none
DISCARD 5961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5962 [(1,0),(0,0)] D [5960] [] [] [] [((0,0),(1,0))] [5962,5963,5964,5965] CONDITIONAL_S
Y_MEAS 5963 [(1,0)] HALF_D_PLUS_2 [5960] [] [] [] [] [5962,5963,5964,5965] CONDITIONAL_S
IDLE 5964 [(0,0)] HALF_D_PLUS_2 [5960] [] [] [] [] [5962,5963,5964,5965] CONDITIONAL_S
DISCARD 5965 [(1,0)] 0 [5960] [] [] [] [] [5962,5963,5964,5965] CONDITIONAL_S
IDLE 5966 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5967 [(0,1)] D [] [] [] [] [] [] none
MERGE 5968 [(0,1),(0,0)] D [] [5970,5971,5972,5973] [] [] [((0,0),(0,1))] [] none
DISCARD 5969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5970 [(0,1),(0,0)] D [5968] [] [] [] [((0,0),(0,1))] [5970,5971,5972,5973] CONDITIONAL_S
Y_MEAS 5971 [(0,1)] HALF_D_PLUS_2 [5968] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
IDLE 5972 [(0,0)] HALF_D_PLUS_2 [5968] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
DISCARD 5973 [(0,1)] 0 [5968] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
IDLE 5974 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5975 [(1,0)] D [] [] [] [] [] [] none
MERGE 5976 [(1,0),(0,0)] D [] [5978,5979,5980,5981] [] [] [((0,0),(1,0))] [] none
DISCARD 5977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5978 [(1,0),(0,0)] D [5976] [] [] [] [((0,0),(1,0))] [5978,5979,5980,5981] CONDITIONAL_S
Y_MEAS 5979 [(1,0)] HALF_D_PLUS_2 [5976] [] [] [] [] [5978,5979,5980,5981] CONDITIONAL_S
IDLE 5980 [(0,0)] HALF_D_PLUS_2 [5976] [] [] [] [] [5978,5979,5980,5981] CONDITIONAL_S
DISCARD 5981 [(1,0)] 0 [5976] [] [] [] [] [5978,5979,5980,5981] CONDITIONAL_S
IDLE 5982 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 5983 [(0,1)] D [] [] [] [] [] [] none
MERGE 5984 [(0,1),(0,0)] D [] [5986,5987,5988,5989] [] [] [((0,0),(0,1))] [] none
DISCARD 5985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5986 [(0,1),(0,0)] D [5984] [] [] [] [((0,0),(0,1))] [5986,5987,5988,5989] CONDITIONAL_S
Y_MEAS 5987 [(0,1)] HALF_D_PLUS_2 [5984] [] [] [] [] [5986,5987,5988,5989] CONDITIONAL_S
IDLE 5988 [(0,0)] HALF_D_PLUS_2 [5984] [] [] [] [] [5986,5987,5988,5989] CONDITIONAL_S
DISCARD 5989 [(0,1)] 0 [5984] [] [] [] [] [5986,5987,5988,5989] CONDITIONAL_S
IDLE 5990 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5991 [(1,0)] D [] [] [] [] [] [] none
MERGE 5992 [(1,0),(0,0)] D [] [5994,5995,5996,5997] [] [] [((0,0),(1,0))] [] none
DISCARD 5993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5994 [(1,0),(0,0)] D [5992] [] [] [] [((0,0),(1,0))] [5994,5995,5996,5997] CONDITIONAL_S
Y_MEAS 5995 [(1,0)] HALF_D_PLUS_2 [5992] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
IDLE 5996 [(0,0)] HALF_D_PLUS_2 [5992] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
DISCARD 5997 [(1,0)] 0 [5992] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
IDLE 5998 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 5999 [(0,1)] D [] [] [] [] [] [] none
MERGE 6000 [(0,1),(0,0)] D [] [6002,6003,6004,6005] [] [] [((0,0),(0,1))] [] none
DISCARD 6001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6002 [(0,1),(0,0)] D [6000] [] [] [] [((0,0),(0,1))] [6002,6003,6004,6005] CONDITIONAL_S
Y_MEAS 6003 [(0,1)] HALF_D_PLUS_2 [6000] [] [] [] [] [6002,6003,6004,6005] CONDITIONAL_S
IDLE 6004 [(0,0)] HALF_D_PLUS_2 [6000] [] [] [] [] [6002,6003,6004,6005] CONDITIONAL_S
DISCARD 6005 [(0,1)] 0 [6000] [] [] [] [] [6002,6003,6004,6005] CONDITIONAL_S
IDLE 6006 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6007 [(1,0)] D [] [] [] [] [] [] none
MERGE 6008 [(1,0),(0,0)] D [] [6010,6011,6012,6013] [] [] [((0,0),(1,0))] [] none
DISCARD 6009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6010 [(1,0),(0,0)] D [6008] [] [] [] [((0,0),(1,0))] [6010,6011,6012,6013] CONDITIONAL_S
Y_MEAS 6011 [(1,0)] HALF_D_PLUS_2 [6008] [] [] [] [] [6010,6011,6012,6013] CONDITIONAL_S
IDLE 6012 [(0,0)] HALF_D_PLUS_2 [6008] [] [] [] [] [6010,6011,6012,6013] CONDITIONAL_S
DISCARD 6013 [(1,0)] 0 [6008] [] [] [] [] [6010,6011,6012,6013] CONDITIONAL_S
IDLE 6014 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 6015 [(0,1)] D [] [] [] [] [] [] none
MERGE 6016 [(0,1),(0,0)] D [] [6018,6019,6020,6021] [] [] [((0,0),(0,1))] [] none
DISCARD 6017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6018 [(0,1),(0,0)] D [6016] [] [] [] [((0,0),(0,1))] [6018,6019,6020,6021] CONDITIONAL_S
Y_MEAS 6019 [(0,1)] HALF_D_PLUS_2 [6016] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
IDLE 6020 [(0,0)] HALF_D_PLUS_2 [6016] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
DISCARD 6021 [(0,1)] 0 [6016] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
IDLE 6022 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6023 [(1,0)] D [] [] [] [] [] [] none
MERGE 6024 [(1,0),(0,0)] D [] [6026,6027,6028,6029] [] [] [((0,0),(1,0))] [] none
DISCARD 6025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6026 [(1,0),(0,0)] D [6024] [] [] [] [((0,0),(1,0))] [6026,6027,6028,6029] CONDITIONAL_S
Y_MEAS 6027 [(1,0)] HALF_D_PLUS_2 [6024] [] [] [] [] [6026,6027,6028,6029] CONDITIONAL_S
IDLE 6028 [(0,0)] HALF_D_PLUS_2 [6024] [] [] [] [] [6026,6027,6028,6029] CONDITIONAL_S
DISCARD 6029 [(1,0)] 0 [6024] [] [] [] [] [6026,6027,6028,6029] CONDITIONAL_S
IDLE 6030 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6031 [(0,1)] D [] [] [] [] [] [] none
MERGE 6032 [(0,1),(0,0)] D [] [6034,6035,6036,6037] [] [] [((0,0),(0,1))] [] none
DISCARD 6033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6034 [(0,1),(0,0)] D [6032] [] [] [] [((0,0),(0,1))] [6034,6035,6036,6037] CONDITIONAL_S
Y_MEAS 6035 [(0,1)] HALF_D_PLUS_2 [6032] [] [] [] [] [6034,6035,6036,6037] CONDITIONAL_S
IDLE 6036 [(0,0)] HALF_D_PLUS_2 [6032] [] [] [] [] [6034,6035,6036,6037] CONDITIONAL_S
DISCARD 6037 [(0,1)] 0 [6032] [] [] [] [] [6034,6035,6036,6037] CONDITIONAL_S
IDLE 6038 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 6039 [(1,0)] D [] [] [] [] [] [] none
MERGE 6040 [(1,0),(0,0)] D [] [6042,6043,6044,6045] [] [] [((0,0),(1,0))] [] none
DISCARD 6041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6042 [(1,0),(0,0)] D [6040] [] [] [] [((0,0),(1,0))] [6042,6043,6044,6045] CONDITIONAL_S
Y_MEAS 6043 [(1,0)] HALF_D_PLUS_2 [6040] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
IDLE 6044 [(0,0)] HALF_D_PLUS_2 [6040] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
DISCARD 6045 [(1,0)] 0 [6040] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
IDLE 6046 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6047 [(0,1)] D [] [] [] [] [] [] none
MERGE 6048 [(0,1),(0,0)] D [] [6050,6051,6052,6053] [] [] [((0,0),(0,1))] [] none
DISCARD 6049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6050 [(0,1),(0,0)] D [6048] [] [] [] [((0,0),(0,1))] [6050,6051,6052,6053] CONDITIONAL_S
Y_MEAS 6051 [(0,1)] HALF_D_PLUS_2 [6048] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
IDLE 6052 [(0,0)] HALF_D_PLUS_2 [6048] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
DISCARD 6053 [(0,1)] 0 [6048] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
IDLE 6054 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6055 [(1,0)] D [] [] [] [] [] [] none
MERGE 6056 [(1,0),(0,0)] D [] [6058,6059,6060,6061] [] [] [((0,0),(1,0))] [] none
DISCARD 6057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6058 [(1,0),(0,0)] D [6056] [] [] [] [((0,0),(1,0))] [6058,6059,6060,6061] CONDITIONAL_S
Y_MEAS 6059 [(1,0)] HALF_D_PLUS_2 [6056] [] [] [] [] [6058,6059,6060,6061] CONDITIONAL_S
IDLE 6060 [(0,0)] HALF_D_PLUS_2 [6056] [] [] [] [] [6058,6059,6060,6061] CONDITIONAL_S
DISCARD 6061 [(1,0)] 0 [6056] [] [] [] [] [6058,6059,6060,6061] CONDITIONAL_S
IDLE 6062 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6063 [(0,1)] D [] [] [] [] [] [] none
MERGE 6064 [(0,1),(0,0)] D [] [6066,6067,6068,6069] [] [] [((0,0),(0,1))] [] none
DISCARD 6065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6066 [(0,1),(0,0)] D [6064] [] [] [] [((0,0),(0,1))] [6066,6067,6068,6069] CONDITIONAL_S
Y_MEAS 6067 [(0,1)] HALF_D_PLUS_2 [6064] [] [] [] [] [6066,6067,6068,6069] CONDITIONAL_S
IDLE 6068 [(0,0)] HALF_D_PLUS_2 [6064] [] [] [] [] [6066,6067,6068,6069] CONDITIONAL_S
DISCARD 6069 [(0,1)] 0 [6064] [] [] [] [] [6066,6067,6068,6069] CONDITIONAL_S
IDLE 6070 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 6071 [(1,0)] D [] [] [] [] [] [] none
MERGE 6072 [(1,0),(0,0)] D [] [6074,6075,6076,6077] [] [] [((0,0),(1,0))] [] none
DISCARD 6073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6074 [(1,0),(0,0)] D [6072] [] [] [] [((0,0),(1,0))] [6074,6075,6076,6077] CONDITIONAL_S
Y_MEAS 6075 [(1,0)] HALF_D_PLUS_2 [6072] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
IDLE 6076 [(0,0)] HALF_D_PLUS_2 [6072] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
DISCARD 6077 [(1,0)] 0 [6072] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
IDLE 6078 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 6079 [(0,1)] D [] [] [] [] [] [] none
MERGE 6080 [(0,1),(0,0)] D [] [6082,6083,6084,6085] [] [] [((0,0),(0,1))] [] none
DISCARD 6081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6082 [(0,1),(0,0)] D [6080] [] [] [] [((0,0),(0,1))] [6082,6083,6084,6085] CONDITIONAL_S
Y_MEAS 6083 [(0,1)] HALF_D_PLUS_2 [6080] [] [] [] [] [6082,6083,6084,6085] CONDITIONAL_S
IDLE 6084 [(0,0)] HALF_D_PLUS_2 [6080] [] [] [] [] [6082,6083,6084,6085] CONDITIONAL_S
DISCARD 6085 [(0,1)] 0 [6080] [] [] [] [] [6082,6083,6084,6085] CONDITIONAL_S
IDLE 6086 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 6087 [(1,0)] D [] [] [] [] [] [] none
MERGE 6088 [(1,0),(0,0)] D [] [6090,6091,6092,6093] [] [] [((0,0),(1,0))] [] none
DISCARD 6089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6090 [(1,0),(0,0)] D [6088] [] [] [] [((0,0),(1,0))] [6090,6091,6092,6093] CONDITIONAL_S
Y_MEAS 6091 [(1,0)] HALF_D_PLUS_2 [6088] [] [] [] [] [6090,6091,6092,6093] CONDITIONAL_S
IDLE 6092 [(0,0)] HALF_D_PLUS_2 [6088] [] [] [] [] [6090,6091,6092,6093] CONDITIONAL_S
DISCARD 6093 [(1,0)] 0 [6088] [] [] [] [] [6090,6091,6092,6093] CONDITIONAL_S
IDLE 6094 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 6095 [(0,1)] D [] [] [] [] [] [] none
MERGE 6096 [(0,1),(0,0)] D [] [6098,6099,6100,6101] [] [] [((0,0),(0,1))] [] none
DISCARD 6097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6098 [(0,1),(0,0)] D [6096] [] [] [] [((0,0),(0,1))] [6098,6099,6100,6101] CONDITIONAL_S
Y_MEAS 6099 [(0,1)] HALF_D_PLUS_2 [6096] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
IDLE 6100 [(0,0)] HALF_D_PLUS_2 [6096] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
DISCARD 6101 [(0,1)] 0 [6096] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
IDLE 6102 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 6103 [(1,0)] D [] [] [] [] [] [] none
MERGE 6104 [(1,0),(0,0)] D [] [6106,6107,6108,6109] [] [] [((0,0),(1,0))] [] none
DISCARD 6105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6106 [(1,0),(0,0)] D [6104] [] [] [] [((0,0),(1,0))] [6106,6107,6108,6109] CONDITIONAL_S
Y_MEAS 6107 [(1,0)] HALF_D_PLUS_2 [6104] [] [] [] [] [6106,6107,6108,6109] CONDITIONAL_S
IDLE 6108 [(0,0)] HALF_D_PLUS_2 [6104] [] [] [] [] [6106,6107,6108,6109] CONDITIONAL_S
DISCARD 6109 [(1,0)] 0 [6104] [] [] [] [] [6106,6107,6108,6109] CONDITIONAL_S
IDLE 6110 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6111 [(0,1)] D [] [] [] [] [] [] none
MERGE 6112 [(0,1),(0,0)] D [] [6114,6115,6116,6117] [] [] [((0,0),(0,1))] [] none
DISCARD 6113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6114 [(0,1),(0,0)] D [6112] [] [] [] [((0,0),(0,1))] [6114,6115,6116,6117] CONDITIONAL_S
Y_MEAS 6115 [(0,1)] HALF_D_PLUS_2 [6112] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
IDLE 6116 [(0,0)] HALF_D_PLUS_2 [6112] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
DISCARD 6117 [(0,1)] 0 [6112] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
IDLE 6118 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6119 [(1,0)] D [] [] [] [] [] [] none
MERGE 6120 [(1,0),(0,0)] D [] [6122,6123,6124,6125] [] [] [((0,0),(1,0))] [] none
DISCARD 6121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6122 [(1,0),(0,0)] D [6120] [] [] [] [((0,0),(1,0))] [6122,6123,6124,6125] CONDITIONAL_S
Y_MEAS 6123 [(1,0)] HALF_D_PLUS_2 [6120] [] [] [] [] [6122,6123,6124,6125] CONDITIONAL_S
IDLE 6124 [(0,0)] HALF_D_PLUS_2 [6120] [] [] [] [] [6122,6123,6124,6125] CONDITIONAL_S
DISCARD 6125 [(1,0)] 0 [6120] [] [] [] [] [6122,6123,6124,6125] CONDITIONAL_S
IDLE 6126 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6127 [(0,1)] D [] [] [] [] [] [] none
MERGE 6128 [(0,1),(0,0)] D [] [6130,6131,6132,6133] [] [] [((0,0),(0,1))] [] none
DISCARD 6129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6130 [(0,1),(0,0)] D [6128] [] [] [] [((0,0),(0,1))] [6130,6131,6132,6133] CONDITIONAL_S
Y_MEAS 6131 [(0,1)] HALF_D_PLUS_2 [6128] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
IDLE 6132 [(0,0)] HALF_D_PLUS_2 [6128] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
DISCARD 6133 [(0,1)] 0 [6128] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
IDLE 6134 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6135 [(1,0)] D [] [] [] [] [] [] none
MERGE 6136 [(1,0),(0,0)] D [] [6138,6139,6140,6141] [] [] [((0,0),(1,0))] [] none
DISCARD 6137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6138 [(1,0),(0,0)] D [6136] [] [] [] [((0,0),(1,0))] [6138,6139,6140,6141] CONDITIONAL_S
Y_MEAS 6139 [(1,0)] HALF_D_PLUS_2 [6136] [] [] [] [] [6138,6139,6140,6141] CONDITIONAL_S
IDLE 6140 [(0,0)] HALF_D_PLUS_2 [6136] [] [] [] [] [6138,6139,6140,6141] CONDITIONAL_S
DISCARD 6141 [(1,0)] 0 [6136] [] [] [] [] [6138,6139,6140,6141] CONDITIONAL_S
IDLE 6142 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6143 [(0,1)] D [] [] [] [] [] [] none
MERGE 6144 [(0,1),(0,0)] D [] [6146,6147,6148,6149] [] [] [((0,0),(0,1))] [] none
DISCARD 6145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6146 [(0,1),(0,0)] D [6144] [] [] [] [((0,0),(0,1))] [6146,6147,6148,6149] CONDITIONAL_S
Y_MEAS 6147 [(0,1)] HALF_D_PLUS_2 [6144] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
IDLE 6148 [(0,0)] HALF_D_PLUS_2 [6144] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
DISCARD 6149 [(0,1)] 0 [6144] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
IDLE 6150 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 6151 [(1,0)] D [] [] [] [] [] [] none
MERGE 6152 [(1,0),(0,0)] D [] [6154,6155,6156,6157] [] [] [((0,0),(1,0))] [] none
DISCARD 6153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6154 [(1,0),(0,0)] D [6152] [] [] [] [((0,0),(1,0))] [6154,6155,6156,6157] CONDITIONAL_S
Y_MEAS 6155 [(1,0)] HALF_D_PLUS_2 [6152] [] [] [] [] [6154,6155,6156,6157] CONDITIONAL_S
IDLE 6156 [(0,0)] HALF_D_PLUS_2 [6152] [] [] [] [] [6154,6155,6156,6157] CONDITIONAL_S
DISCARD 6157 [(1,0)] 0 [6152] [] [] [] [] [6154,6155,6156,6157] CONDITIONAL_S
IDLE 6158 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 6159 [(0,1)] D [] [] [] [] [] [] none
MERGE 6160 [(0,1),(0,0)] D [] [6162,6163,6164,6165] [] [] [((0,0),(0,1))] [] none
DISCARD 6161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6162 [(0,1),(0,0)] D [6160] [] [] [] [((0,0),(0,1))] [6162,6163,6164,6165] CONDITIONAL_S
Y_MEAS 6163 [(0,1)] HALF_D_PLUS_2 [6160] [] [] [] [] [6162,6163,6164,6165] CONDITIONAL_S
IDLE 6164 [(0,0)] HALF_D_PLUS_2 [6160] [] [] [] [] [6162,6163,6164,6165] CONDITIONAL_S
DISCARD 6165 [(0,1)] 0 [6160] [] [] [] [] [6162,6163,6164,6165] CONDITIONAL_S
IDLE 6166 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6167 [(1,0)] D [] [] [] [] [] [] none
MERGE 6168 [(1,0),(0,0)] D [] [6170,6171,6172,6173] [] [] [((0,0),(1,0))] [] none
DISCARD 6169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6170 [(1,0),(0,0)] D [6168] [] [] [] [((0,0),(1,0))] [6170,6171,6172,6173] CONDITIONAL_S
Y_MEAS 6171 [(1,0)] HALF_D_PLUS_2 [6168] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
IDLE 6172 [(0,0)] HALF_D_PLUS_2 [6168] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
DISCARD 6173 [(1,0)] 0 [6168] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
IDLE 6174 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 6175 [(0,1)] D [] [] [] [] [] [] none
MERGE 6176 [(0,1),(0,0)] D [] [6178,6179,6180,6181] [] [] [((0,0),(0,1))] [] none
DISCARD 6177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6178 [(0,1),(0,0)] D [6176] [] [] [] [((0,0),(0,1))] [6178,6179,6180,6181] CONDITIONAL_S
Y_MEAS 6179 [(0,1)] HALF_D_PLUS_2 [6176] [] [] [] [] [6178,6179,6180,6181] CONDITIONAL_S
IDLE 6180 [(0,0)] HALF_D_PLUS_2 [6176] [] [] [] [] [6178,6179,6180,6181] CONDITIONAL_S
DISCARD 6181 [(0,1)] 0 [6176] [] [] [] [] [6178,6179,6180,6181] CONDITIONAL_S
IDLE 6182 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6183 [(1,0)] D [] [] [] [] [] [] none
MERGE 6184 [(1,0),(0,0)] D [] [6186,6187,6188,6189] [] [] [((0,0),(1,0))] [] none
DISCARD 6185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6186 [(1,0),(0,0)] D [6184] [] [] [] [((0,0),(1,0))] [6186,6187,6188,6189] CONDITIONAL_S
Y_MEAS 6187 [(1,0)] HALF_D_PLUS_2 [6184] [] [] [] [] [6186,6187,6188,6189] CONDITIONAL_S
IDLE 6188 [(0,0)] HALF_D_PLUS_2 [6184] [] [] [] [] [6186,6187,6188,6189] CONDITIONAL_S
DISCARD 6189 [(1,0)] 0 [6184] [] [] [] [] [6186,6187,6188,6189] CONDITIONAL_S
IDLE 6190 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6191 [(0,1)] D [] [] [] [] [] [] none
MERGE 6192 [(0,1),(0,0)] D [] [6194,6195,6196,6197] [] [] [((0,0),(0,1))] [] none
DISCARD 6193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6194 [(0,1),(0,0)] D [6192] [] [] [] [((0,0),(0,1))] [6194,6195,6196,6197] CONDITIONAL_S
Y_MEAS 6195 [(0,1)] HALF_D_PLUS_2 [6192] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
IDLE 6196 [(0,0)] HALF_D_PLUS_2 [6192] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
DISCARD 6197 [(0,1)] 0 [6192] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
IDLE 6198 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6199 [(1,0)] D [] [] [] [] [] [] none
MERGE 6200 [(1,0),(0,0)] D [] [6202,6203,6204,6205] [] [] [((0,0),(1,0))] [] none
DISCARD 6201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6202 [(1,0),(0,0)] D [6200] [] [] [] [((0,0),(1,0))] [6202,6203,6204,6205] CONDITIONAL_S
Y_MEAS 6203 [(1,0)] HALF_D_PLUS_2 [6200] [] [] [] [] [6202,6203,6204,6205] CONDITIONAL_S
IDLE 6204 [(0,0)] HALF_D_PLUS_2 [6200] [] [] [] [] [6202,6203,6204,6205] CONDITIONAL_S
DISCARD 6205 [(1,0)] 0 [6200] [] [] [] [] [6202,6203,6204,6205] CONDITIONAL_S
IDLE 6206 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6207 [(0,1)] D [] [] [] [] [] [] none
MERGE 6208 [(0,1),(0,0)] D [] [6210,6211,6212,6213] [] [] [((0,0),(0,1))] [] none
DISCARD 6209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6210 [(0,1),(0,0)] D [6208] [] [] [] [((0,0),(0,1))] [6210,6211,6212,6213] CONDITIONAL_S
Y_MEAS 6211 [(0,1)] HALF_D_PLUS_2 [6208] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
IDLE 6212 [(0,0)] HALF_D_PLUS_2 [6208] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
DISCARD 6213 [(0,1)] 0 [6208] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
IDLE 6214 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6215 [(1,0)] D [] [] [] [] [] [] none
MERGE 6216 [(1,0),(0,0)] D [] [6218,6219,6220,6221] [] [] [((0,0),(1,0))] [] none
DISCARD 6217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6218 [(1,0),(0,0)] D [6216] [] [] [] [((0,0),(1,0))] [6218,6219,6220,6221] CONDITIONAL_S
Y_MEAS 6219 [(1,0)] HALF_D_PLUS_2 [6216] [] [] [] [] [6218,6219,6220,6221] CONDITIONAL_S
IDLE 6220 [(0,0)] HALF_D_PLUS_2 [6216] [] [] [] [] [6218,6219,6220,6221] CONDITIONAL_S
DISCARD 6221 [(1,0)] 0 [6216] [] [] [] [] [6218,6219,6220,6221] CONDITIONAL_S
IDLE 6222 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6223 [(0,1)] D [] [] [] [] [] [] none
MERGE 6224 [(0,1),(0,0)] D [] [6226,6227,6228,6229] [] [] [((0,0),(0,1))] [] none
DISCARD 6225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6226 [(0,1),(0,0)] D [6224] [] [] [] [((0,0),(0,1))] [6226,6227,6228,6229] CONDITIONAL_S
Y_MEAS 6227 [(0,1)] HALF_D_PLUS_2 [6224] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
IDLE 6228 [(0,0)] HALF_D_PLUS_2 [6224] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
DISCARD 6229 [(0,1)] 0 [6224] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
IDLE 6230 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6231 [(1,0)] D [] [] [] [] [] [] none
MERGE 6232 [(1,0),(0,0)] D [] [6234,6235,6236,6237] [] [] [((0,0),(1,0))] [] none
DISCARD 6233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6234 [(1,0),(0,0)] D [6232] [] [] [] [((0,0),(1,0))] [6234,6235,6236,6237] CONDITIONAL_S
Y_MEAS 6235 [(1,0)] HALF_D_PLUS_2 [6232] [] [] [] [] [6234,6235,6236,6237] CONDITIONAL_S
IDLE 6236 [(0,0)] HALF_D_PLUS_2 [6232] [] [] [] [] [6234,6235,6236,6237] CONDITIONAL_S
DISCARD 6237 [(1,0)] 0 [6232] [] [] [] [] [6234,6235,6236,6237] CONDITIONAL_S
IDLE 6238 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6239 [(0,1)] D [] [] [] [] [] [] none
MERGE 6240 [(0,1),(0,0)] D [] [6242,6243,6244,6245] [] [] [((0,0),(0,1))] [] none
DISCARD 6241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6242 [(0,1),(0,0)] D [6240] [] [] [] [((0,0),(0,1))] [6242,6243,6244,6245] CONDITIONAL_S
Y_MEAS 6243 [(0,1)] HALF_D_PLUS_2 [6240] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
IDLE 6244 [(0,0)] HALF_D_PLUS_2 [6240] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
DISCARD 6245 [(0,1)] 0 [6240] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
IDLE 6246 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 6247 [(1,0)] D [] [] [] [] [] [] none
MERGE 6248 [(1,0),(0,0)] D [] [6250,6251,6252,6253] [] [] [((0,0),(1,0))] [] none
DISCARD 6249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6250 [(1,0),(0,0)] D [6248] [] [] [] [((0,0),(1,0))] [6250,6251,6252,6253] CONDITIONAL_S
Y_MEAS 6251 [(1,0)] HALF_D_PLUS_2 [6248] [] [] [] [] [6250,6251,6252,6253] CONDITIONAL_S
IDLE 6252 [(0,0)] HALF_D_PLUS_2 [6248] [] [] [] [] [6250,6251,6252,6253] CONDITIONAL_S
DISCARD 6253 [(1,0)] 0 [6248] [] [] [] [] [6250,6251,6252,6253] CONDITIONAL_S
IDLE 6254 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6255 [(0,1)] D [] [] [] [] [] [] none
MERGE 6256 [(0,1),(0,0)] D [] [6258,6259,6260,6261] [] [] [((0,0),(0,1))] [] none
DISCARD 6257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6258 [(0,1),(0,0)] D [6256] [] [] [] [((0,0),(0,1))] [6258,6259,6260,6261] CONDITIONAL_S
Y_MEAS 6259 [(0,1)] HALF_D_PLUS_2 [6256] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
IDLE 6260 [(0,0)] HALF_D_PLUS_2 [6256] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
DISCARD 6261 [(0,1)] 0 [6256] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
IDLE 6262 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6263 [(1,0)] D [] [] [] [] [] [] none
MERGE 6264 [(1,0),(0,0)] D [] [6266,6267,6268,6269] [] [] [((0,0),(1,0))] [] none
DISCARD 6265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6266 [(1,0),(0,0)] D [6264] [] [] [] [((0,0),(1,0))] [6266,6267,6268,6269] CONDITIONAL_S
Y_MEAS 6267 [(1,0)] HALF_D_PLUS_2 [6264] [] [] [] [] [6266,6267,6268,6269] CONDITIONAL_S
IDLE 6268 [(0,0)] HALF_D_PLUS_2 [6264] [] [] [] [] [6266,6267,6268,6269] CONDITIONAL_S
DISCARD 6269 [(1,0)] 0 [6264] [] [] [] [] [6266,6267,6268,6269] CONDITIONAL_S
IDLE 6270 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6271 [(0,1)] D [] [] [] [] [] [] none
MERGE 6272 [(0,1),(0,0)] D [] [6274,6275,6276,6277] [] [] [((0,0),(0,1))] [] none
DISCARD 6273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6274 [(0,1),(0,0)] D [6272] [] [] [] [((0,0),(0,1))] [6274,6275,6276,6277] CONDITIONAL_S
Y_MEAS 6275 [(0,1)] HALF_D_PLUS_2 [6272] [] [] [] [] [6274,6275,6276,6277] CONDITIONAL_S
IDLE 6276 [(0,0)] HALF_D_PLUS_2 [6272] [] [] [] [] [6274,6275,6276,6277] CONDITIONAL_S
DISCARD 6277 [(0,1)] 0 [6272] [] [] [] [] [6274,6275,6276,6277] CONDITIONAL_S
IDLE 6278 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6279 [(1,0)] D [] [] [] [] [] [] none
MERGE 6280 [(1,0),(0,0)] D [] [6282,6283,6284,6285] [] [] [((0,0),(1,0))] [] none
DISCARD 6281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6282 [(1,0),(0,0)] D [6280] [] [] [] [((0,0),(1,0))] [6282,6283,6284,6285] CONDITIONAL_S
Y_MEAS 6283 [(1,0)] HALF_D_PLUS_2 [6280] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
IDLE 6284 [(0,0)] HALF_D_PLUS_2 [6280] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
DISCARD 6285 [(1,0)] 0 [6280] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
IDLE 6286 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6287 [(0,1)] D [] [] [] [] [] [] none
MERGE 6288 [(0,1),(0,0)] D [] [6290,6291,6292,6293] [] [] [((0,0),(0,1))] [] none
DISCARD 6289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6290 [(0,1),(0,0)] D [6288] [] [] [] [((0,0),(0,1))] [6290,6291,6292,6293] CONDITIONAL_S
Y_MEAS 6291 [(0,1)] HALF_D_PLUS_2 [6288] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
IDLE 6292 [(0,0)] HALF_D_PLUS_2 [6288] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
DISCARD 6293 [(0,1)] 0 [6288] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
IDLE 6294 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6295 [(1,0)] D [] [] [] [] [] [] none
MERGE 6296 [(1,0),(0,0)] D [] [6298,6299,6300,6301] [] [] [((0,0),(1,0))] [] none
DISCARD 6297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6298 [(1,0),(0,0)] D [6296] [] [] [] [((0,0),(1,0))] [6298,6299,6300,6301] CONDITIONAL_S
Y_MEAS 6299 [(1,0)] HALF_D_PLUS_2 [6296] [] [] [] [] [6298,6299,6300,6301] CONDITIONAL_S
IDLE 6300 [(0,0)] HALF_D_PLUS_2 [6296] [] [] [] [] [6298,6299,6300,6301] CONDITIONAL_S
DISCARD 6301 [(1,0)] 0 [6296] [] [] [] [] [6298,6299,6300,6301] CONDITIONAL_S
IDLE 6302 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 6303 [(0,1)] D [] [] [] [] [] [] none
MERGE 6304 [(0,1),(0,0)] D [] [6306,6307,6308,6309] [] [] [((0,0),(0,1))] [] none
DISCARD 6305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6306 [(0,1),(0,0)] D [6304] [] [] [] [((0,0),(0,1))] [6306,6307,6308,6309] CONDITIONAL_S
Y_MEAS 6307 [(0,1)] HALF_D_PLUS_2 [6304] [] [] [] [] [6306,6307,6308,6309] CONDITIONAL_S
IDLE 6308 [(0,0)] HALF_D_PLUS_2 [6304] [] [] [] [] [6306,6307,6308,6309] CONDITIONAL_S
DISCARD 6309 [(0,1)] 0 [6304] [] [] [] [] [6306,6307,6308,6309] CONDITIONAL_S
IDLE 6310 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 6311 [(1,0)] D [] [] [] [] [] [] none
MERGE 6312 [(1,0),(0,0)] D [] [6314,6315,6316,6317] [] [] [((0,0),(1,0))] [] none
DISCARD 6313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6314 [(1,0),(0,0)] D [6312] [] [] [] [((0,0),(1,0))] [6314,6315,6316,6317] CONDITIONAL_S
Y_MEAS 6315 [(1,0)] HALF_D_PLUS_2 [6312] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
IDLE 6316 [(0,0)] HALF_D_PLUS_2 [6312] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
DISCARD 6317 [(1,0)] 0 [6312] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
IDLE 6318 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6319 [(0,1)] D [] [] [] [] [] [] none
MERGE 6320 [(0,1),(0,0)] D [] [6322,6323,6324,6325] [] [] [((0,0),(0,1))] [] none
DISCARD 6321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6322 [(0,1),(0,0)] D [6320] [] [] [] [((0,0),(0,1))] [6322,6323,6324,6325] CONDITIONAL_S
Y_MEAS 6323 [(0,1)] HALF_D_PLUS_2 [6320] [] [] [] [] [6322,6323,6324,6325] CONDITIONAL_S
IDLE 6324 [(0,0)] HALF_D_PLUS_2 [6320] [] [] [] [] [6322,6323,6324,6325] CONDITIONAL_S
DISCARD 6325 [(0,1)] 0 [6320] [] [] [] [] [6322,6323,6324,6325] CONDITIONAL_S
IDLE 6326 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6327 [(1,0)] D [] [] [] [] [] [] none
MERGE 6328 [(1,0),(0,0)] D [] [6330,6331,6332,6333] [] [] [((0,0),(1,0))] [] none
DISCARD 6329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6330 [(1,0),(0,0)] D [6328] [] [] [] [((0,0),(1,0))] [6330,6331,6332,6333] CONDITIONAL_S
Y_MEAS 6331 [(1,0)] HALF_D_PLUS_2 [6328] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
IDLE 6332 [(0,0)] HALF_D_PLUS_2 [6328] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
DISCARD 6333 [(1,0)] 0 [6328] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
IDLE 6334 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6335 [(0,1)] D [] [] [] [] [] [] none
MERGE 6336 [(0,1),(0,0)] D [] [6338,6339,6340,6341] [] [] [((0,0),(0,1))] [] none
DISCARD 6337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6338 [(0,1),(0,0)] D [6336] [] [] [] [((0,0),(0,1))] [6338,6339,6340,6341] CONDITIONAL_S
Y_MEAS 6339 [(0,1)] HALF_D_PLUS_2 [6336] [] [] [] [] [6338,6339,6340,6341] CONDITIONAL_S
IDLE 6340 [(0,0)] HALF_D_PLUS_2 [6336] [] [] [] [] [6338,6339,6340,6341] CONDITIONAL_S
DISCARD 6341 [(0,1)] 0 [6336] [] [] [] [] [6338,6339,6340,6341] CONDITIONAL_S
IDLE 6342 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6343 [(1,0)] D [] [] [] [] [] [] none
MERGE 6344 [(1,0),(0,0)] D [] [6346,6347,6348,6349] [] [] [((0,0),(1,0))] [] none
DISCARD 6345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6346 [(1,0),(0,0)] D [6344] [] [] [] [((0,0),(1,0))] [6346,6347,6348,6349] CONDITIONAL_S
Y_MEAS 6347 [(1,0)] HALF_D_PLUS_2 [6344] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
IDLE 6348 [(0,0)] HALF_D_PLUS_2 [6344] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
DISCARD 6349 [(1,0)] 0 [6344] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
IDLE 6350 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6351 [(0,1)] D [] [] [] [] [] [] none
MERGE 6352 [(0,1),(0,0)] D [] [6354,6355,6356,6357] [] [] [((0,0),(0,1))] [] none
DISCARD 6353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6354 [(0,1),(0,0)] D [6352] [] [] [] [((0,0),(0,1))] [6354,6355,6356,6357] CONDITIONAL_S
Y_MEAS 6355 [(0,1)] HALF_D_PLUS_2 [6352] [] [] [] [] [6354,6355,6356,6357] CONDITIONAL_S
IDLE 6356 [(0,0)] HALF_D_PLUS_2 [6352] [] [] [] [] [6354,6355,6356,6357] CONDITIONAL_S
DISCARD 6357 [(0,1)] 0 [6352] [] [] [] [] [6354,6355,6356,6357] CONDITIONAL_S
IDLE 6358 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 6359 [(1,0)] D [] [] [] [] [] [] none
MERGE 6360 [(1,0),(0,0)] D [] [6362,6363,6364,6365] [] [] [((0,0),(1,0))] [] none
DISCARD 6361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6362 [(1,0),(0,0)] D [6360] [] [] [] [((0,0),(1,0))] [6362,6363,6364,6365] CONDITIONAL_S
Y_MEAS 6363 [(1,0)] HALF_D_PLUS_2 [6360] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
IDLE 6364 [(0,0)] HALF_D_PLUS_2 [6360] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
DISCARD 6365 [(1,0)] 0 [6360] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
IDLE 6366 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6367 [(0,1)] D [] [] [] [] [] [] none
MERGE 6368 [(0,1),(0,0)] D [] [6370,6371,6372,6373] [] [] [((0,0),(0,1))] [] none
DISCARD 6369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6370 [(0,1),(0,0)] D [6368] [] [] [] [((0,0),(0,1))] [6370,6371,6372,6373] CONDITIONAL_S
Y_MEAS 6371 [(0,1)] HALF_D_PLUS_2 [6368] [] [] [] [] [6370,6371,6372,6373] CONDITIONAL_S
IDLE 6372 [(0,0)] HALF_D_PLUS_2 [6368] [] [] [] [] [6370,6371,6372,6373] CONDITIONAL_S
DISCARD 6373 [(0,1)] 0 [6368] [] [] [] [] [6370,6371,6372,6373] CONDITIONAL_S
IDLE 6374 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6375 [(1,0)] D [] [] [] [] [] [] none
MERGE 6376 [(1,0),(0,0)] D [] [6378,6379,6380,6381] [] [] [((0,0),(1,0))] [] none
DISCARD 6377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6378 [(1,0),(0,0)] D [6376] [] [] [] [((0,0),(1,0))] [6378,6379,6380,6381] CONDITIONAL_S
Y_MEAS 6379 [(1,0)] HALF_D_PLUS_2 [6376] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
IDLE 6380 [(0,0)] HALF_D_PLUS_2 [6376] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
DISCARD 6381 [(1,0)] 0 [6376] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
IDLE 6382 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6383 [(0,1)] D [] [] [] [] [] [] none
MERGE 6384 [(0,1),(0,0)] D [] [6386,6387,6388,6389] [] [] [((0,0),(0,1))] [] none
DISCARD 6385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6386 [(0,1),(0,0)] D [6384] [] [] [] [((0,0),(0,1))] [6386,6387,6388,6389] CONDITIONAL_S
Y_MEAS 6387 [(0,1)] HALF_D_PLUS_2 [6384] [] [] [] [] [6386,6387,6388,6389] CONDITIONAL_S
IDLE 6388 [(0,0)] HALF_D_PLUS_2 [6384] [] [] [] [] [6386,6387,6388,6389] CONDITIONAL_S
DISCARD 6389 [(0,1)] 0 [6384] [] [] [] [] [6386,6387,6388,6389] CONDITIONAL_S
IDLE 6390 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6391 [(1,0)] D [] [] [] [] [] [] none
MERGE 6392 [(1,0),(0,0)] D [] [6394,6395,6396,6397] [] [] [((0,0),(1,0))] [] none
DISCARD 6393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6394 [(1,0),(0,0)] D [6392] [] [] [] [((0,0),(1,0))] [6394,6395,6396,6397] CONDITIONAL_S
Y_MEAS 6395 [(1,0)] HALF_D_PLUS_2 [6392] [] [] [] [] [6394,6395,6396,6397] CONDITIONAL_S
IDLE 6396 [(0,0)] HALF_D_PLUS_2 [6392] [] [] [] [] [6394,6395,6396,6397] CONDITIONAL_S
DISCARD 6397 [(1,0)] 0 [6392] [] [] [] [] [6394,6395,6396,6397] CONDITIONAL_S
IDLE 6398 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6399 [(0,1)] D [] [] [] [] [] [] none
MERGE 6400 [(0,1),(0,0)] D [] [6402,6403,6404,6405] [] [] [((0,0),(0,1))] [] none
DISCARD 6401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6402 [(0,1),(0,0)] D [6400] [] [] [] [((0,0),(0,1))] [6402,6403,6404,6405] CONDITIONAL_S
Y_MEAS 6403 [(0,1)] HALF_D_PLUS_2 [6400] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
IDLE 6404 [(0,0)] HALF_D_PLUS_2 [6400] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
DISCARD 6405 [(0,1)] 0 [6400] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
IDLE 6406 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6407 [(1,0)] D [] [] [] [] [] [] none
MERGE 6408 [(1,0),(0,0)] D [] [6410,6411,6412,6413] [] [] [((0,0),(1,0))] [] none
DISCARD 6409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6410 [(1,0),(0,0)] D [6408] [] [] [] [((0,0),(1,0))] [6410,6411,6412,6413] CONDITIONAL_S
Y_MEAS 6411 [(1,0)] HALF_D_PLUS_2 [6408] [] [] [] [] [6410,6411,6412,6413] CONDITIONAL_S
IDLE 6412 [(0,0)] HALF_D_PLUS_2 [6408] [] [] [] [] [6410,6411,6412,6413] CONDITIONAL_S
DISCARD 6413 [(1,0)] 0 [6408] [] [] [] [] [6410,6411,6412,6413] CONDITIONAL_S
IDLE 6414 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6415 [(0,1)] D [] [] [] [] [] [] none
MERGE 6416 [(0,1),(0,0)] D [] [6418,6419,6420,6421] [] [] [((0,0),(0,1))] [] none
DISCARD 6417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6418 [(0,1),(0,0)] D [6416] [] [] [] [((0,0),(0,1))] [6418,6419,6420,6421] CONDITIONAL_S
Y_MEAS 6419 [(0,1)] HALF_D_PLUS_2 [6416] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
IDLE 6420 [(0,0)] HALF_D_PLUS_2 [6416] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
DISCARD 6421 [(0,1)] 0 [6416] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
IDLE 6422 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6423 [(1,0)] D [] [] [] [] [] [] none
MERGE 6424 [(1,0),(0,0)] D [] [6426,6427,6428,6429] [] [] [((0,0),(1,0))] [] none
DISCARD 6425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6426 [(1,0),(0,0)] D [6424] [] [] [] [((0,0),(1,0))] [6426,6427,6428,6429] CONDITIONAL_S
Y_MEAS 6427 [(1,0)] HALF_D_PLUS_2 [6424] [] [] [] [] [6426,6427,6428,6429] CONDITIONAL_S
IDLE 6428 [(0,0)] HALF_D_PLUS_2 [6424] [] [] [] [] [6426,6427,6428,6429] CONDITIONAL_S
DISCARD 6429 [(1,0)] 0 [6424] [] [] [] [] [6426,6427,6428,6429] CONDITIONAL_S
IDLE 6430 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 6431 [(0,1)] D [] [] [] [] [] [] none
MERGE 6432 [(0,1),(0,0)] D [] [6434,6435,6436,6437] [] [] [((0,0),(0,1))] [] none
DISCARD 6433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6434 [(0,1),(0,0)] D [6432] [] [] [] [((0,0),(0,1))] [6434,6435,6436,6437] CONDITIONAL_S
Y_MEAS 6435 [(0,1)] HALF_D_PLUS_2 [6432] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
IDLE 6436 [(0,0)] HALF_D_PLUS_2 [6432] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
DISCARD 6437 [(0,1)] 0 [6432] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
IDLE 6438 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6439 [(1,0)] D [] [] [] [] [] [] none
MERGE 6440 [(1,0),(0,0)] D [] [6442,6443,6444,6445] [] [] [((0,0),(1,0))] [] none
DISCARD 6441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6442 [(1,0),(0,0)] D [6440] [] [] [] [((0,0),(1,0))] [6442,6443,6444,6445] CONDITIONAL_S
Y_MEAS 6443 [(1,0)] HALF_D_PLUS_2 [6440] [] [] [] [] [6442,6443,6444,6445] CONDITIONAL_S
IDLE 6444 [(0,0)] HALF_D_PLUS_2 [6440] [] [] [] [] [6442,6443,6444,6445] CONDITIONAL_S
DISCARD 6445 [(1,0)] 0 [6440] [] [] [] [] [6442,6443,6444,6445] CONDITIONAL_S
IDLE 6446 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6447 [(0,1)] D [] [] [] [] [] [] none
MERGE 6448 [(0,1),(0,0)] D [] [6450,6451,6452,6453] [] [] [((0,0),(0,1))] [] none
DISCARD 6449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6450 [(0,1),(0,0)] D [6448] [] [] [] [((0,0),(0,1))] [6450,6451,6452,6453] CONDITIONAL_S
Y_MEAS 6451 [(0,1)] HALF_D_PLUS_2 [6448] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
IDLE 6452 [(0,0)] HALF_D_PLUS_2 [6448] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
DISCARD 6453 [(0,1)] 0 [6448] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
IDLE 6454 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6455 [(1,0)] D [] [] [] [] [] [] none
MERGE 6456 [(1,0),(0,0)] D [] [6458,6459,6460,6461] [] [] [((0,0),(1,0))] [] none
DISCARD 6457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6458 [(1,0),(0,0)] D [6456] [] [] [] [((0,0),(1,0))] [6458,6459,6460,6461] CONDITIONAL_S
Y_MEAS 6459 [(1,0)] HALF_D_PLUS_2 [6456] [] [] [] [] [6458,6459,6460,6461] CONDITIONAL_S
IDLE 6460 [(0,0)] HALF_D_PLUS_2 [6456] [] [] [] [] [6458,6459,6460,6461] CONDITIONAL_S
DISCARD 6461 [(1,0)] 0 [6456] [] [] [] [] [6458,6459,6460,6461] CONDITIONAL_S
IDLE 6462 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6463 [(0,1)] D [] [] [] [] [] [] none
MERGE 6464 [(0,1),(0,0)] D [] [6466,6467,6468,6469] [] [] [((0,0),(0,1))] [] none
DISCARD 6465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6466 [(0,1),(0,0)] D [6464] [] [] [] [((0,0),(0,1))] [6466,6467,6468,6469] CONDITIONAL_S
Y_MEAS 6467 [(0,1)] HALF_D_PLUS_2 [6464] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
IDLE 6468 [(0,0)] HALF_D_PLUS_2 [6464] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
DISCARD 6469 [(0,1)] 0 [6464] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
IDLE 6470 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6471 [(1,0)] D [] [] [] [] [] [] none
MERGE 6472 [(1,0),(0,0)] D [] [6474,6475,6476,6477] [] [] [((0,0),(1,0))] [] none
DISCARD 6473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6474 [(1,0),(0,0)] D [6472] [] [] [] [((0,0),(1,0))] [6474,6475,6476,6477] CONDITIONAL_S
Y_MEAS 6475 [(1,0)] HALF_D_PLUS_2 [6472] [] [] [] [] [6474,6475,6476,6477] CONDITIONAL_S
IDLE 6476 [(0,0)] HALF_D_PLUS_2 [6472] [] [] [] [] [6474,6475,6476,6477] CONDITIONAL_S
DISCARD 6477 [(1,0)] 0 [6472] [] [] [] [] [6474,6475,6476,6477] CONDITIONAL_S
IDLE 6478 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6479 [(0,1)] D [] [] [] [] [] [] none
MERGE 6480 [(0,1),(0,0)] D [] [6482,6483,6484,6485] [] [] [((0,0),(0,1))] [] none
DISCARD 6481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6482 [(0,1),(0,0)] D [6480] [] [] [] [((0,0),(0,1))] [6482,6483,6484,6485] CONDITIONAL_S
Y_MEAS 6483 [(0,1)] HALF_D_PLUS_2 [6480] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
IDLE 6484 [(0,0)] HALF_D_PLUS_2 [6480] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
DISCARD 6485 [(0,1)] 0 [6480] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
IDLE 6486 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 6487 [(1,0)] D [] [] [] [] [] [] none
MERGE 6488 [(1,0),(0,0)] D [] [6490,6491,6492,6493] [] [] [((0,0),(1,0))] [] none
DISCARD 6489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6490 [(1,0),(0,0)] D [6488] [] [] [] [((0,0),(1,0))] [6490,6491,6492,6493] CONDITIONAL_S
Y_MEAS 6491 [(1,0)] HALF_D_PLUS_2 [6488] [] [] [] [] [6490,6491,6492,6493] CONDITIONAL_S
IDLE 6492 [(0,0)] HALF_D_PLUS_2 [6488] [] [] [] [] [6490,6491,6492,6493] CONDITIONAL_S
DISCARD 6493 [(1,0)] 0 [6488] [] [] [] [] [6490,6491,6492,6493] CONDITIONAL_S
IDLE 6494 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6495 [(0,1)] D [] [] [] [] [] [] none
MERGE 6496 [(0,1),(0,0)] D [] [6498,6499,6500,6501] [] [] [((0,0),(0,1))] [] none
DISCARD 6497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6498 [(0,1),(0,0)] D [6496] [] [] [] [((0,0),(0,1))] [6498,6499,6500,6501] CONDITIONAL_S
Y_MEAS 6499 [(0,1)] HALF_D_PLUS_2 [6496] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
IDLE 6500 [(0,0)] HALF_D_PLUS_2 [6496] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
DISCARD 6501 [(0,1)] 0 [6496] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
IDLE 6502 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6503 [(1,0)] D [] [] [] [] [] [] none
MERGE 6504 [(1,0),(0,0)] D [] [6506,6507,6508,6509] [] [] [((0,0),(1,0))] [] none
DISCARD 6505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6506 [(1,0),(0,0)] D [6504] [] [] [] [((0,0),(1,0))] [6506,6507,6508,6509] CONDITIONAL_S
Y_MEAS 6507 [(1,0)] HALF_D_PLUS_2 [6504] [] [] [] [] [6506,6507,6508,6509] CONDITIONAL_S
IDLE 6508 [(0,0)] HALF_D_PLUS_2 [6504] [] [] [] [] [6506,6507,6508,6509] CONDITIONAL_S
DISCARD 6509 [(1,0)] 0 [6504] [] [] [] [] [6506,6507,6508,6509] CONDITIONAL_S
INJECT_T 6510 [(0,1)] D [] [] [] [] [] [] none
MERGE 6511 [(0,1),(0,0)] D [] [6513,6514,6515,6516] [] [] [((0,0),(0,1))] [] none
DISCARD 6512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6513 [(0,1),(0,0)] D [6511] [] [] [] [((0,0),(0,1))] [6513,6514,6515,6516] CONDITIONAL_S
Y_MEAS 6514 [(0,1)] HALF_D_PLUS_2 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
IDLE 6515 [(0,0)] HALF_D_PLUS_2 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
DISCARD 6516 [(0,1)] 0 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
IDLE 6517 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6518 [(1,0)] D [] [] [] [] [] [] none
MERGE 6519 [(1,0),(0,0)] D [] [6521,6522,6523,6524] [] [] [((0,0),(1,0))] [] none
DISCARD 6520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6521 [(1,0),(0,0)] D [6519] [] [] [] [((0,0),(1,0))] [6521,6522,6523,6524] CONDITIONAL_S
Y_MEAS 6522 [(1,0)] HALF_D_PLUS_2 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
IDLE 6523 [(0,0)] HALF_D_PLUS_2 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
DISCARD 6524 [(1,0)] 0 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
IDLE 6525 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 6526 [(0,1)] D [] [] [] [] [] [] none
MERGE 6527 [(0,1),(0,0)] D [] [6529,6530,6531,6532] [] [] [((0,0),(0,1))] [] none
DISCARD 6528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6529 [(0,1),(0,0)] D [6527] [] [] [] [((0,0),(0,1))] [6529,6530,6531,6532] CONDITIONAL_S
Y_MEAS 6530 [(0,1)] HALF_D_PLUS_2 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
IDLE 6531 [(0,0)] HALF_D_PLUS_2 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
DISCARD 6532 [(0,1)] 0 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
IDLE 6533 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6534 [(1,0)] D [] [] [] [] [] [] none
MERGE 6535 [(1,0),(0,0)] D [] [6537,6538,6539,6540] [] [] [((0,0),(1,0))] [] none
DISCARD 6536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6537 [(1,0),(0,0)] D [6535] [] [] [] [((0,0),(1,0))] [6537,6538,6539,6540] CONDITIONAL_S
Y_MEAS 6538 [(1,0)] HALF_D_PLUS_2 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
IDLE 6539 [(0,0)] HALF_D_PLUS_2 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
DISCARD 6540 [(1,0)] 0 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
IDLE 6541 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6542 [(0,1)] D [] [] [] [] [] [] none
MERGE 6543 [(0,1),(0,0)] D [] [6545,6546,6547,6548] [] [] [((0,0),(0,1))] [] none
DISCARD 6544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6545 [(0,1),(0,0)] D [6543] [] [] [] [((0,0),(0,1))] [6545,6546,6547,6548] CONDITIONAL_S
Y_MEAS 6546 [(0,1)] HALF_D_PLUS_2 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
IDLE 6547 [(0,0)] HALF_D_PLUS_2 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
DISCARD 6548 [(0,1)] 0 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
IDLE 6549 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6550 [(1,0)] D [] [] [] [] [] [] none
MERGE 6551 [(1,0),(0,0)] D [] [6553,6554,6555,6556] [] [] [((0,0),(1,0))] [] none
DISCARD 6552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6553 [(1,0),(0,0)] D [6551] [] [] [] [((0,0),(1,0))] [6553,6554,6555,6556] CONDITIONAL_S
Y_MEAS 6554 [(1,0)] HALF_D_PLUS_2 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
IDLE 6555 [(0,0)] HALF_D_PLUS_2 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
DISCARD 6556 [(1,0)] 0 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
IDLE 6557 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6558 [(0,1)] D [] [] [] [] [] [] none
MERGE 6559 [(0,1),(0,0)] D [] [6561,6562,6563,6564] [] [] [((0,0),(0,1))] [] none
DISCARD 6560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6561 [(0,1),(0,0)] D [6559] [] [] [] [((0,0),(0,1))] [6561,6562,6563,6564] CONDITIONAL_S
Y_MEAS 6562 [(0,1)] HALF_D_PLUS_2 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
IDLE 6563 [(0,0)] HALF_D_PLUS_2 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
DISCARD 6564 [(0,1)] 0 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
IDLE 6565 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6566 [(1,0)] D [] [] [] [] [] [] none
MERGE 6567 [(1,0),(0,0)] D [] [6569,6570,6571,6572] [] [] [((0,0),(1,0))] [] none
DISCARD 6568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6569 [(1,0),(0,0)] D [6567] [] [] [] [((0,0),(1,0))] [6569,6570,6571,6572] CONDITIONAL_S
Y_MEAS 6570 [(1,0)] HALF_D_PLUS_2 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
IDLE 6571 [(0,0)] HALF_D_PLUS_2 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
DISCARD 6572 [(1,0)] 0 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
IDLE 6573 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6574 [(0,1)] D [] [] [] [] [] [] none
MERGE 6575 [(0,1),(0,0)] D [] [6577,6578,6579,6580] [] [] [((0,0),(0,1))] [] none
DISCARD 6576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6577 [(0,1),(0,0)] D [6575] [] [] [] [((0,0),(0,1))] [6577,6578,6579,6580] CONDITIONAL_S
Y_MEAS 6578 [(0,1)] HALF_D_PLUS_2 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
IDLE 6579 [(0,0)] HALF_D_PLUS_2 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
DISCARD 6580 [(0,1)] 0 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
IDLE 6581 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6582 [(1,0)] D [] [] [] [] [] [] none
MERGE 6583 [(1,0),(0,0)] D [] [6585,6586,6587,6588] [] [] [((0,0),(1,0))] [] none
DISCARD 6584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6585 [(1,0),(0,0)] D [6583] [] [] [] [((0,0),(1,0))] [6585,6586,6587,6588] CONDITIONAL_S
Y_MEAS 6586 [(1,0)] HALF_D_PLUS_2 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
IDLE 6587 [(0,0)] HALF_D_PLUS_2 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
DISCARD 6588 [(1,0)] 0 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
IDLE 6589 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6590 [(0,1)] D [] [] [] [] [] [] none
MERGE 6591 [(0,1),(0,0)] D [] [6593,6594,6595,6596] [] [] [((0,0),(0,1))] [] none
DISCARD 6592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6593 [(0,1),(0,0)] D [6591] [] [] [] [((0,0),(0,1))] [6593,6594,6595,6596] CONDITIONAL_S
Y_MEAS 6594 [(0,1)] HALF_D_PLUS_2 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
IDLE 6595 [(0,0)] HALF_D_PLUS_2 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
DISCARD 6596 [(0,1)] 0 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
IDLE 6597 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6598 [(1,0)] D [] [] [] [] [] [] none
MERGE 6599 [(1,0),(0,0)] D [] [6601,6602,6603,6604] [] [] [((0,0),(1,0))] [] none
DISCARD 6600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6601 [(1,0),(0,0)] D [6599] [] [] [] [((0,0),(1,0))] [6601,6602,6603,6604] CONDITIONAL_S
Y_MEAS 6602 [(1,0)] HALF_D_PLUS_2 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
IDLE 6603 [(0,0)] HALF_D_PLUS_2 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
DISCARD 6604 [(1,0)] 0 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
IDLE 6605 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 6606 [(0,1)] D [] [] [] [] [] [] none
MERGE 6607 [(0,1),(0,0)] D [] [6609,6610,6611,6612] [] [] [((0,0),(0,1))] [] none
DISCARD 6608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6609 [(0,1),(0,0)] D [6607] [] [] [] [((0,0),(0,1))] [6609,6610,6611,6612] CONDITIONAL_S
Y_MEAS 6610 [(0,1)] HALF_D_PLUS_2 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
IDLE 6611 [(0,0)] HALF_D_PLUS_2 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
DISCARD 6612 [(0,1)] 0 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
IDLE 6613 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6614 [(1,0)] D [] [] [] [] [] [] none
MERGE 6615 [(1,0),(0,0)] D [] [6617,6618,6619,6620] [] [] [((0,0),(1,0))] [] none
DISCARD 6616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6617 [(1,0),(0,0)] D [6615] [] [] [] [((0,0),(1,0))] [6617,6618,6619,6620] CONDITIONAL_S
Y_MEAS 6618 [(1,0)] HALF_D_PLUS_2 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
IDLE 6619 [(0,0)] HALF_D_PLUS_2 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
DISCARD 6620 [(1,0)] 0 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
IDLE 6621 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6622 [(0,1)] D [] [] [] [] [] [] none
MERGE 6623 [(0,1),(0,0)] D [] [6625,6626,6627,6628] [] [] [((0,0),(0,1))] [] none
DISCARD 6624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6625 [(0,1),(0,0)] D [6623] [] [] [] [((0,0),(0,1))] [6625,6626,6627,6628] CONDITIONAL_S
Y_MEAS 6626 [(0,1)] HALF_D_PLUS_2 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
IDLE 6627 [(0,0)] HALF_D_PLUS_2 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
DISCARD 6628 [(0,1)] 0 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
IDLE 6629 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 6630 [(1,0)] D [] [] [] [] [] [] none
MERGE 6631 [(1,0),(0,0)] D [] [6633,6634,6635,6636] [] [] [((0,0),(1,0))] [] none
DISCARD 6632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6633 [(1,0),(0,0)] D [6631] [] [] [] [((0,0),(1,0))] [6633,6634,6635,6636] CONDITIONAL_S
Y_MEAS 6634 [(1,0)] HALF_D_PLUS_2 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
IDLE 6635 [(0,0)] HALF_D_PLUS_2 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
DISCARD 6636 [(1,0)] 0 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
IDLE 6637 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6638 [(0,1)] D [] [] [] [] [] [] none
MERGE 6639 [(0,1),(0,0)] D [] [6641,6642,6643,6644] [] [] [((0,0),(0,1))] [] none
DISCARD 6640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6641 [(0,1),(0,0)] D [6639] [] [] [] [((0,0),(0,1))] [6641,6642,6643,6644] CONDITIONAL_S
Y_MEAS 6642 [(0,1)] HALF_D_PLUS_2 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
IDLE 6643 [(0,0)] HALF_D_PLUS_2 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
DISCARD 6644 [(0,1)] 0 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
IDLE 6645 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6646 [(1,0)] D [] [] [] [] [] [] none
MERGE 6647 [(1,0),(0,0)] D [] [6649,6650,6651,6652] [] [] [((0,0),(1,0))] [] none
DISCARD 6648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6649 [(1,0),(0,0)] D [6647] [] [] [] [((0,0),(1,0))] [6649,6650,6651,6652] CONDITIONAL_S
Y_MEAS 6650 [(1,0)] HALF_D_PLUS_2 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
IDLE 6651 [(0,0)] HALF_D_PLUS_2 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
DISCARD 6652 [(1,0)] 0 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
IDLE 6653 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6654 [(0,1)] D [] [] [] [] [] [] none
MERGE 6655 [(0,1),(0,0)] D [] [6657,6658,6659,6660] [] [] [((0,0),(0,1))] [] none
DISCARD 6656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6657 [(0,1),(0,0)] D [6655] [] [] [] [((0,0),(0,1))] [6657,6658,6659,6660] CONDITIONAL_S
Y_MEAS 6658 [(0,1)] HALF_D_PLUS_2 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
IDLE 6659 [(0,0)] HALF_D_PLUS_2 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
DISCARD 6660 [(0,1)] 0 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
IDLE 6661 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6662 [(1,0)] D [] [] [] [] [] [] none
MERGE 6663 [(1,0),(0,0)] D [] [6665,6666,6667,6668] [] [] [((0,0),(1,0))] [] none
DISCARD 6664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6665 [(1,0),(0,0)] D [6663] [] [] [] [((0,0),(1,0))] [6665,6666,6667,6668] CONDITIONAL_S
Y_MEAS 6666 [(1,0)] HALF_D_PLUS_2 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
IDLE 6667 [(0,0)] HALF_D_PLUS_2 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
DISCARD 6668 [(1,0)] 0 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
IDLE 6669 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6670 [(0,1)] D [] [] [] [] [] [] none
MERGE 6671 [(0,1),(0,0)] D [] [6673,6674,6675,6676] [] [] [((0,0),(0,1))] [] none
DISCARD 6672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6673 [(0,1),(0,0)] D [6671] [] [] [] [((0,0),(0,1))] [6673,6674,6675,6676] CONDITIONAL_S
Y_MEAS 6674 [(0,1)] HALF_D_PLUS_2 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
IDLE 6675 [(0,0)] HALF_D_PLUS_2 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
DISCARD 6676 [(0,1)] 0 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
IDLE 6677 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6678 [(1,0)] D [] [] [] [] [] [] none
MERGE 6679 [(1,0),(0,0)] D [] [6681,6682,6683,6684] [] [] [((0,0),(1,0))] [] none
DISCARD 6680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6681 [(1,0),(0,0)] D [6679] [] [] [] [((0,0),(1,0))] [6681,6682,6683,6684] CONDITIONAL_S
Y_MEAS 6682 [(1,0)] HALF_D_PLUS_2 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
IDLE 6683 [(0,0)] HALF_D_PLUS_2 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
DISCARD 6684 [(1,0)] 0 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
IDLE 6685 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6686 [(0,1)] D [] [] [] [] [] [] none
MERGE 6687 [(0,1),(0,0)] D [] [6689,6690,6691,6692] [] [] [((0,0),(0,1))] [] none
DISCARD 6688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6689 [(0,1),(0,0)] D [6687] [] [] [] [((0,0),(0,1))] [6689,6690,6691,6692] CONDITIONAL_S
Y_MEAS 6690 [(0,1)] HALF_D_PLUS_2 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
IDLE 6691 [(0,0)] HALF_D_PLUS_2 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
DISCARD 6692 [(0,1)] 0 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
IDLE 6693 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6694 [(1,0)] D [] [] [] [] [] [] none
MERGE 6695 [(1,0),(0,0)] D [] [6697,6698,6699,6700] [] [] [((0,0),(1,0))] [] none
DISCARD 6696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6697 [(1,0),(0,0)] D [6695] [] [] [] [((0,0),(1,0))] [6697,6698,6699,6700] CONDITIONAL_S
Y_MEAS 6698 [(1,0)] HALF_D_PLUS_2 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
IDLE 6699 [(0,0)] HALF_D_PLUS_2 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
DISCARD 6700 [(1,0)] 0 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
IDLE 6701 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6702 [(0,1)] D [] [] [] [] [] [] none
MERGE 6703 [(0,1),(0,0)] D [] [6705,6706,6707,6708] [] [] [((0,0),(0,1))] [] none
DISCARD 6704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6705 [(0,1),(0,0)] D [6703] [] [] [] [((0,0),(0,1))] [6705,6706,6707,6708] CONDITIONAL_S
Y_MEAS 6706 [(0,1)] HALF_D_PLUS_2 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
IDLE 6707 [(0,0)] HALF_D_PLUS_2 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
DISCARD 6708 [(0,1)] 0 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
IDLE 6709 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 6710 [(1,0)] D [] [] [] [] [] [] none
MERGE 6711 [(1,0),(0,0)] D [] [6713,6714,6715,6716] [] [] [((0,0),(1,0))] [] none
DISCARD 6712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6713 [(1,0),(0,0)] D [6711] [] [] [] [((0,0),(1,0))] [6713,6714,6715,6716] CONDITIONAL_S
Y_MEAS 6714 [(1,0)] HALF_D_PLUS_2 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
IDLE 6715 [(0,0)] HALF_D_PLUS_2 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
DISCARD 6716 [(1,0)] 0 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
IDLE 6717 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 6718 [(0,1)] D [] [] [] [] [] [] none
MERGE 6719 [(0,1),(0,0)] D [] [6721,6722,6723,6724] [] [] [((0,0),(0,1))] [] none
DISCARD 6720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6721 [(0,1),(0,0)] D [6719] [] [] [] [((0,0),(0,1))] [6721,6722,6723,6724] CONDITIONAL_S
Y_MEAS 6722 [(0,1)] HALF_D_PLUS_2 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
IDLE 6723 [(0,0)] HALF_D_PLUS_2 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
DISCARD 6724 [(0,1)] 0 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
IDLE 6725 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 6726 [(1,0)] D [] [] [] [] [] [] none
MERGE 6727 [(1,0),(0,0)] D [] [6729,6730,6731,6732] [] [] [((0,0),(1,0))] [] none
DISCARD 6728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6729 [(1,0),(0,0)] D [6727] [] [] [] [((0,0),(1,0))] [6729,6730,6731,6732] CONDITIONAL_S
Y_MEAS 6730 [(1,0)] HALF_D_PLUS_2 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
IDLE 6731 [(0,0)] HALF_D_PLUS_2 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
DISCARD 6732 [(1,0)] 0 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
IDLE 6733 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6734 [(0,1)] D [] [] [] [] [] [] none
MERGE 6735 [(0,1),(0,0)] D [] [6737,6738,6739,6740] [] [] [((0,0),(0,1))] [] none
DISCARD 6736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6737 [(0,1),(0,0)] D [6735] [] [] [] [((0,0),(0,1))] [6737,6738,6739,6740] CONDITIONAL_S
Y_MEAS 6738 [(0,1)] HALF_D_PLUS_2 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
IDLE 6739 [(0,0)] HALF_D_PLUS_2 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
DISCARD 6740 [(0,1)] 0 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
IDLE 6741 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6742 [(1,0)] D [] [] [] [] [] [] none
MERGE 6743 [(1,0),(0,0)] D [] [6745,6746,6747,6748] [] [] [((0,0),(1,0))] [] none
DISCARD 6744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6745 [(1,0),(0,0)] D [6743] [] [] [] [((0,0),(1,0))] [6745,6746,6747,6748] CONDITIONAL_S
Y_MEAS 6746 [(1,0)] HALF_D_PLUS_2 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
IDLE 6747 [(0,0)] HALF_D_PLUS_2 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
DISCARD 6748 [(1,0)] 0 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
IDLE 6749 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6750 [(0,1)] D [] [] [] [] [] [] none
MERGE 6751 [(0,1),(0,0)] D [] [6753,6754,6755,6756] [] [] [((0,0),(0,1))] [] none
DISCARD 6752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6753 [(0,1),(0,0)] D [6751] [] [] [] [((0,0),(0,1))] [6753,6754,6755,6756] CONDITIONAL_S
Y_MEAS 6754 [(0,1)] HALF_D_PLUS_2 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
IDLE 6755 [(0,0)] HALF_D_PLUS_2 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
DISCARD 6756 [(0,1)] 0 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
IDLE 6757 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6758 [(1,0)] D [] [] [] [] [] [] none
MERGE 6759 [(1,0),(0,0)] D [] [6761,6762,6763,6764] [] [] [((0,0),(1,0))] [] none
DISCARD 6760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6761 [(1,0),(0,0)] D [6759] [] [] [] [((0,0),(1,0))] [6761,6762,6763,6764] CONDITIONAL_S
Y_MEAS 6762 [(1,0)] HALF_D_PLUS_2 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
IDLE 6763 [(0,0)] HALF_D_PLUS_2 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
DISCARD 6764 [(1,0)] 0 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
IDLE 6765 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6766 [(0,1)] D [] [] [] [] [] [] none
MERGE 6767 [(0,1),(0,0)] D [] [6769,6770,6771,6772] [] [] [((0,0),(0,1))] [] none
DISCARD 6768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6769 [(0,1),(0,0)] D [6767] [] [] [] [((0,0),(0,1))] [6769,6770,6771,6772] CONDITIONAL_S
Y_MEAS 6770 [(0,1)] HALF_D_PLUS_2 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
IDLE 6771 [(0,0)] HALF_D_PLUS_2 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
DISCARD 6772 [(0,1)] 0 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
IDLE 6773 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6774 [(1,0)] D [] [] [] [] [] [] none
MERGE 6775 [(1,0),(0,0)] D [] [6777,6778,6779,6780] [] [] [((0,0),(1,0))] [] none
DISCARD 6776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6777 [(1,0),(0,0)] D [6775] [] [] [] [((0,0),(1,0))] [6777,6778,6779,6780] CONDITIONAL_S
Y_MEAS 6778 [(1,0)] HALF_D_PLUS_2 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
IDLE 6779 [(0,0)] HALF_D_PLUS_2 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
DISCARD 6780 [(1,0)] 0 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
IDLE 6781 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6782 [(0,1)] D [] [] [] [] [] [] none
MERGE 6783 [(0,1),(0,0)] D [] [6785,6786,6787,6788] [] [] [((0,0),(0,1))] [] none
DISCARD 6784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6785 [(0,1),(0,0)] D [6783] [] [] [] [((0,0),(0,1))] [6785,6786,6787,6788] CONDITIONAL_S
Y_MEAS 6786 [(0,1)] HALF_D_PLUS_2 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
IDLE 6787 [(0,0)] HALF_D_PLUS_2 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
DISCARD 6788 [(0,1)] 0 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
IDLE 6789 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 6790 [(1,0)] D [] [] [] [] [] [] none
MERGE 6791 [(1,0),(0,0)] D [] [6793,6794,6795,6796] [] [] [((0,0),(1,0))] [] none
DISCARD 6792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6793 [(1,0),(0,0)] D [6791] [] [] [] [((0,0),(1,0))] [6793,6794,6795,6796] CONDITIONAL_S
Y_MEAS 6794 [(1,0)] HALF_D_PLUS_2 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
IDLE 6795 [(0,0)] HALF_D_PLUS_2 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
DISCARD 6796 [(1,0)] 0 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
INJECT_T 6797 [(0,1)] D [] [] [] [] [] [] none
MERGE 6798 [(0,1),(0,0)] D [] [6800,6801,6802,6803] [] [] [((0,0),(0,1))] [] none
DISCARD 6799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6800 [(0,1),(0,0)] D [6798] [] [] [] [((0,0),(0,1))] [6800,6801,6802,6803] CONDITIONAL_S
Y_MEAS 6801 [(0,1)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6802 [(0,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
DISCARD 6803 [(0,1)] 0 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6804 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 6805 [(1,0)] D [] [] [] [] [] [] none
MERGE 6806 [(1,0),(0,0)] D [] [6808,6809,6810,6811] [] [] [((0,0),(1,0))] [] none
DISCARD 6807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6808 [(1,0),(0,0)] D [6806] [] [] [] [((0,0),(1,0))] [6808,6809,6810,6811] CONDITIONAL_S
Y_MEAS 6809 [(1,0)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6810 [(0,0)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
DISCARD 6811 [(1,0)] 0 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6812 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6813 [(0,1)] D [] [] [] [] [] [] none
MERGE 6814 [(0,1),(0,0)] D [] [6816,6817,6818,6819] [] [] [((0,0),(0,1))] [] none
DISCARD 6815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6816 [(0,1),(0,0)] D [6814] [] [] [] [((0,0),(0,1))] [6816,6817,6818,6819] CONDITIONAL_S
Y_MEAS 6817 [(0,1)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6818 [(0,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
DISCARD 6819 [(0,1)] 0 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6820 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6821 [(1,0)] D [] [] [] [] [] [] none
MERGE 6822 [(1,0),(0,0)] D [] [6824,6825,6826,6827] [] [] [((0,0),(1,0))] [] none
DISCARD 6823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6824 [(1,0),(0,0)] D [6822] [] [] [] [((0,0),(1,0))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(1,0)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(0,0)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(1,0)] 0 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6828 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6829 [(0,1)] D [] [] [] [] [] [] none
MERGE 6830 [(0,1),(0,0)] D [] [6832,6833,6834,6835] [] [] [((0,0),(0,1))] [] none
DISCARD 6831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6832 [(0,1),(0,0)] D [6830] [] [] [] [((0,0),(0,1))] [6832,6833,6834,6835] CONDITIONAL_S
Y_MEAS 6833 [(0,1)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6834 [(0,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
DISCARD 6835 [(0,1)] 0 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6836 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6837 [(1,0)] D [] [] [] [] [] [] none
MERGE 6838 [(1,0),(0,0)] D [] [6840,6841,6842,6843] [] [] [((0,0),(1,0))] [] none
DISCARD 6839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6840 [(1,0),(0,0)] D [6838] [] [] [] [((0,0),(1,0))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(1,0)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(0,0)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(1,0)] 0 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6844 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6845 [(0,1)] D [] [] [] [] [] [] none
MERGE 6846 [(0,1),(0,0)] D [] [6848,6849,6850,6851] [] [] [((0,0),(0,1))] [] none
DISCARD 6847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6848 [(0,1),(0,0)] D [6846] [] [] [] [((0,0),(0,1))] [6848,6849,6850,6851] CONDITIONAL_S
Y_MEAS 6849 [(0,1)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6850 [(0,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
DISCARD 6851 [(0,1)] 0 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6852 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 6853 [(1,0)] D [] [] [] [] [] [] none
MERGE 6854 [(1,0),(0,0)] D [] [6856,6857,6858,6859] [] [] [((0,0),(1,0))] [] none
DISCARD 6855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6856 [(1,0),(0,0)] D [6854] [] [] [] [((0,0),(1,0))] [6856,6857,6858,6859] CONDITIONAL_S
Y_MEAS 6857 [(1,0)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6858 [(0,0)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
DISCARD 6859 [(1,0)] 0 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6860 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6861 [(0,1)] D [] [] [] [] [] [] none
MERGE 6862 [(0,1),(0,0)] D [] [6864,6865,6866,6867] [] [] [((0,0),(0,1))] [] none
DISCARD 6863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6864 [(0,1),(0,0)] D [6862] [] [] [] [((0,0),(0,1))] [6864,6865,6866,6867] CONDITIONAL_S
Y_MEAS 6865 [(0,1)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6866 [(0,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
DISCARD 6867 [(0,1)] 0 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6868 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6869 [(1,0)] D [] [] [] [] [] [] none
MERGE 6870 [(1,0),(0,0)] D [] [6872,6873,6874,6875] [] [] [((0,0),(1,0))] [] none
DISCARD 6871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6872 [(1,0),(0,0)] D [6870] [] [] [] [((0,0),(1,0))] [6872,6873,6874,6875] CONDITIONAL_S
Y_MEAS 6873 [(1,0)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6874 [(0,0)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
DISCARD 6875 [(1,0)] 0 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6876 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6877 [(0,1)] D [] [] [] [] [] [] none
MERGE 6878 [(0,1),(0,0)] D [] [6880,6881,6882,6883] [] [] [((0,0),(0,1))] [] none
DISCARD 6879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6880 [(0,1),(0,0)] D [6878] [] [] [] [((0,0),(0,1))] [6880,6881,6882,6883] CONDITIONAL_S
Y_MEAS 6881 [(0,1)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6882 [(0,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
DISCARD 6883 [(0,1)] 0 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6884 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6885 [(1,0)] D [] [] [] [] [] [] none
MERGE 6886 [(1,0),(0,0)] D [] [6888,6889,6890,6891] [] [] [((0,0),(1,0))] [] none
DISCARD 6887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6888 [(1,0),(0,0)] D [6886] [] [] [] [((0,0),(1,0))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(1,0)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(0,0)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(1,0)] 0 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6892 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6893 [(0,1)] D [] [] [] [] [] [] none
MERGE 6894 [(0,1),(0,0)] D [] [6896,6897,6898,6899] [] [] [((0,0),(0,1))] [] none
DISCARD 6895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6896 [(0,1),(0,0)] D [6894] [] [] [] [((0,0),(0,1))] [6896,6897,6898,6899] CONDITIONAL_S
Y_MEAS 6897 [(0,1)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6898 [(0,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
DISCARD 6899 [(0,1)] 0 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6900 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6901 [(1,0)] D [] [] [] [] [] [] none
MERGE 6902 [(1,0),(0,0)] D [] [6904,6905,6906,6907] [] [] [((0,0),(1,0))] [] none
DISCARD 6903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6904 [(1,0),(0,0)] D [6902] [] [] [] [((0,0),(1,0))] [6904,6905,6906,6907] CONDITIONAL_S
Y_MEAS 6905 [(1,0)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6906 [(0,0)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
DISCARD 6907 [(1,0)] 0 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6908 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 6909 [(0,1)] D [] [] [] [] [] [] none
MERGE 6910 [(0,1),(0,0)] D [] [6912,6913,6914,6915] [] [] [((0,0),(0,1))] [] none
DISCARD 6911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6912 [(0,1),(0,0)] D [6910] [] [] [] [((0,0),(0,1))] [6912,6913,6914,6915] CONDITIONAL_S
Y_MEAS 6913 [(0,1)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6914 [(0,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
DISCARD 6915 [(0,1)] 0 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6916 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6917 [(1,0)] D [] [] [] [] [] [] none
MERGE 6918 [(1,0),(0,0)] D [] [6920,6921,6922,6923] [] [] [((0,0),(1,0))] [] none
DISCARD 6919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6920 [(1,0),(0,0)] D [6918] [] [] [] [((0,0),(1,0))] [6920,6921,6922,6923] CONDITIONAL_S
Y_MEAS 6921 [(1,0)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6922 [(0,0)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
DISCARD 6923 [(1,0)] 0 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6924 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6925 [(0,1)] D [] [] [] [] [] [] none
MERGE 6926 [(0,1),(0,0)] D [] [6928,6929,6930,6931] [] [] [((0,0),(0,1))] [] none
DISCARD 6927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6928 [(0,1),(0,0)] D [6926] [] [] [] [((0,0),(0,1))] [6928,6929,6930,6931] CONDITIONAL_S
Y_MEAS 6929 [(0,1)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6930 [(0,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
DISCARD 6931 [(0,1)] 0 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6932 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 6933 [(1,0)] D [] [] [] [] [] [] none
MERGE 6934 [(1,0),(0,0)] D [] [6936,6937,6938,6939] [] [] [((0,0),(1,0))] [] none
DISCARD 6935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6936 [(1,0),(0,0)] D [6934] [] [] [] [((0,0),(1,0))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(1,0)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(0,0)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(1,0)] 0 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6940 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6941 [(0,1)] D [] [] [] [] [] [] none
MERGE 6942 [(0,1),(0,0)] D [] [6944,6945,6946,6947] [] [] [((0,0),(0,1))] [] none
DISCARD 6943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6944 [(0,1),(0,0)] D [6942] [] [] [] [((0,0),(0,1))] [6944,6945,6946,6947] CONDITIONAL_S
Y_MEAS 6945 [(0,1)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6946 [(0,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
DISCARD 6947 [(0,1)] 0 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6948 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6949 [(1,0)] D [] [] [] [] [] [] none
MERGE 6950 [(1,0),(0,0)] D [] [6952,6953,6954,6955] [] [] [((0,0),(1,0))] [] none
DISCARD 6951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6952 [(1,0),(0,0)] D [6950] [] [] [] [((0,0),(1,0))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(1,0)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(0,0)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(1,0)] 0 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6956 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 6957 [(0,1)] D [] [] [] [] [] [] none
MERGE 6958 [(0,1),(0,0)] D [] [6960,6961,6962,6963] [] [] [((0,0),(0,1))] [] none
DISCARD 6959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6960 [(0,1),(0,0)] D [6958] [] [] [] [((0,0),(0,1))] [6960,6961,6962,6963] CONDITIONAL_S
Y_MEAS 6961 [(0,1)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6962 [(0,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
DISCARD 6963 [(0,1)] 0 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6964 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6965 [(1,0)] D [] [] [] [] [] [] none
MERGE 6966 [(1,0),(0,0)] D [] [6968,6969,6970,6971] [] [] [((0,0),(1,0))] [] none
DISCARD 6967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6968 [(1,0),(0,0)] D [6966] [] [] [] [((0,0),(1,0))] [6968,6969,6970,6971] CONDITIONAL_S
Y_MEAS 6969 [(1,0)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6970 [(0,0)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
DISCARD 6971 [(1,0)] 0 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6972 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6973 [(0,1)] D [] [] [] [] [] [] none
MERGE 6974 [(0,1),(0,0)] D [] [6976,6977,6978,6979] [] [] [((0,0),(0,1))] [] none
DISCARD 6975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6976 [(0,1),(0,0)] D [6974] [] [] [] [((0,0),(0,1))] [6976,6977,6978,6979] CONDITIONAL_S
Y_MEAS 6977 [(0,1)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6978 [(0,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
DISCARD 6979 [(0,1)] 0 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6980 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6981 [(1,0)] D [] [] [] [] [] [] none
MERGE 6982 [(1,0),(0,0)] D [] [6984,6985,6986,6987] [] [] [((0,0),(1,0))] [] none
DISCARD 6983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6984 [(1,0),(0,0)] D [6982] [] [] [] [((0,0),(1,0))] [6984,6985,6986,6987] CONDITIONAL_S
Y_MEAS 6985 [(1,0)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6986 [(0,0)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
DISCARD 6987 [(1,0)] 0 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6988 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6989 [(0,1)] D [] [] [] [] [] [] none
MERGE 6990 [(0,1),(0,0)] D [] [6992,6993,6994,6995] [] [] [((0,0),(0,1))] [] none
DISCARD 6991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6992 [(0,1),(0,0)] D [6990] [] [] [] [((0,0),(0,1))] [6992,6993,6994,6995] CONDITIONAL_S
Y_MEAS 6993 [(0,1)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6994 [(0,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
DISCARD 6995 [(0,1)] 0 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6996 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6997 [(1,0)] D [] [] [] [] [] [] none
MERGE 6998 [(1,0),(0,0)] D [] [7000,7001,7002,7003] [] [] [((0,0),(1,0))] [] none
DISCARD 6999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7000 [(1,0),(0,0)] D [6998] [] [] [] [((0,0),(1,0))] [7000,7001,7002,7003] CONDITIONAL_S
Y_MEAS 7001 [(1,0)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7002 [(0,0)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
DISCARD 7003 [(1,0)] 0 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7004 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 7005 [(0,1)] D [] [] [] [] [] [] none
MERGE 7006 [(0,1),(0,0)] D [] [7008,7009,7010,7011] [] [] [((0,0),(0,1))] [] none
DISCARD 7007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7008 [(0,1),(0,0)] D [7006] [] [] [] [((0,0),(0,1))] [7008,7009,7010,7011] CONDITIONAL_S
Y_MEAS 7009 [(0,1)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7010 [(0,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
DISCARD 7011 [(0,1)] 0 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7012 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 7013 [(1,0)] D [] [] [] [] [] [] none
MERGE 7014 [(1,0),(0,0)] D [] [7016,7017,7018,7019] [] [] [((0,0),(1,0))] [] none
DISCARD 7015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7016 [(1,0),(0,0)] D [7014] [] [] [] [((0,0),(1,0))] [7016,7017,7018,7019] CONDITIONAL_S
Y_MEAS 7017 [(1,0)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7018 [(0,0)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
DISCARD 7019 [(1,0)] 0 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7020 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7021 [(0,1)] D [] [] [] [] [] [] none
MERGE 7022 [(0,1),(0,0)] D [] [7024,7025,7026,7027] [] [] [((0,0),(0,1))] [] none
DISCARD 7023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7024 [(0,1),(0,0)] D [7022] [] [] [] [((0,0),(0,1))] [7024,7025,7026,7027] CONDITIONAL_S
Y_MEAS 7025 [(0,1)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7026 [(0,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
DISCARD 7027 [(0,1)] 0 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7028 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7029 [(1,0)] D [] [] [] [] [] [] none
MERGE 7030 [(1,0),(0,0)] D [] [7032,7033,7034,7035] [] [] [((0,0),(1,0))] [] none
DISCARD 7031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7032 [(1,0),(0,0)] D [7030] [] [] [] [((0,0),(1,0))] [7032,7033,7034,7035] CONDITIONAL_S
Y_MEAS 7033 [(1,0)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7034 [(0,0)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
DISCARD 7035 [(1,0)] 0 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7036 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7037 [(0,1)] D [] [] [] [] [] [] none
MERGE 7038 [(0,1),(0,0)] D [] [7040,7041,7042,7043] [] [] [((0,0),(0,1))] [] none
DISCARD 7039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7040 [(0,1),(0,0)] D [7038] [] [] [] [((0,0),(0,1))] [7040,7041,7042,7043] CONDITIONAL_S
Y_MEAS 7041 [(0,1)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7042 [(0,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
DISCARD 7043 [(0,1)] 0 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7044 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7045 [(1,0)] D [] [] [] [] [] [] none
MERGE 7046 [(1,0),(0,0)] D [] [7048,7049,7050,7051] [] [] [((0,0),(1,0))] [] none
DISCARD 7047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7048 [(1,0),(0,0)] D [7046] [] [] [] [((0,0),(1,0))] [7048,7049,7050,7051] CONDITIONAL_S
Y_MEAS 7049 [(1,0)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7050 [(0,0)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
DISCARD 7051 [(1,0)] 0 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7052 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7053 [(0,1)] D [] [] [] [] [] [] none
MERGE 7054 [(0,1),(0,0)] D [] [7056,7057,7058,7059] [] [] [((0,0),(0,1))] [] none
DISCARD 7055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7056 [(0,1),(0,0)] D [7054] [] [] [] [((0,0),(0,1))] [7056,7057,7058,7059] CONDITIONAL_S
Y_MEAS 7057 [(0,1)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7058 [(0,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
DISCARD 7059 [(0,1)] 0 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7060 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 7061 [(1,0)] D [] [] [] [] [] [] none
MERGE 7062 [(1,0),(0,0)] D [] [7064,7065,7066,7067] [] [] [((0,0),(1,0))] [] none
DISCARD 7063 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7064 [(1,0),(0,0)] D [7062] [] [] [] [((0,0),(1,0))] [7064,7065,7066,7067] CONDITIONAL_S
Y_MEAS 7065 [(1,0)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7066 [(0,0)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
DISCARD 7067 [(1,0)] 0 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7068 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7069 [(0,1)] D [] [] [] [] [] [] none
MERGE 7070 [(0,1),(0,0)] D [] [7072,7073,7074,7075] [] [] [((0,0),(0,1))] [] none
DISCARD 7071 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7072 [(0,1),(0,0)] D [7070] [] [] [] [((0,0),(0,1))] [7072,7073,7074,7075] CONDITIONAL_S
Y_MEAS 7073 [(0,1)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7074 [(0,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
DISCARD 7075 [(0,1)] 0 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7076 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7077 [(1,0)] D [] [] [] [] [] [] none
MERGE 7078 [(1,0),(0,0)] D [] [7080,7081,7082,7083] [] [] [((0,0),(1,0))] [] none
DISCARD 7079 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7080 [(1,0),(0,0)] D [7078] [] [] [] [((0,0),(1,0))] [7080,7081,7082,7083] CONDITIONAL_S
Y_MEAS 7081 [(1,0)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7082 [(0,0)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
DISCARD 7083 [(1,0)] 0 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7084 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 7085 [(0,1)] D [] [] [] [] [] [] none
MERGE 7086 [(0,1),(0,0)] D [] [7088,7089,7090,7091] [] [] [((0,0),(0,1))] [] none
DISCARD 7087 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7088 [(0,1),(0,0)] D [7086] [] [] [] [((0,0),(0,1))] [7088,7089,7090,7091] CONDITIONAL_S
Y_MEAS 7089 [(0,1)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7090 [(0,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
DISCARD 7091 [(0,1)] 0 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7092 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7093 [(1,0)] D [] [] [] [] [] [] none
MERGE 7094 [(1,0),(0,0)] D [] [7096,7097,7098,7099] [] [] [((0,0),(1,0))] [] none
DISCARD 7095 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7096 [(1,0),(0,0)] D [7094] [] [] [] [((0,0),(1,0))] [7096,7097,7098,7099] CONDITIONAL_S
Y_MEAS 7097 [(1,0)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7098 [(0,0)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
DISCARD 7099 [(1,0)] 0 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7100 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7101 [(0,1)] D [] [] [] [] [] [] none
MERGE 7102 [(0,1),(0,0)] D [] [7104,7105,7106,7107] [] [] [((0,0),(0,1))] [] none
DISCARD 7103 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7104 [(0,1),(0,0)] D [7102] [] [] [] [((0,0),(0,1))] [7104,7105,7106,7107] CONDITIONAL_S
Y_MEAS 7105 [(0,1)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7106 [(0,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
DISCARD 7107 [(0,1)] 0 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7108 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7109 [(1,0)] D [] [] [] [] [] [] none
MERGE 7110 [(1,0),(0,0)] D [] [7112,7113,7114,7115] [] [] [((0,0),(1,0))] [] none
DISCARD 7111 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7112 [(1,0),(0,0)] D [7110] [] [] [] [((0,0),(1,0))] [7112,7113,7114,7115] CONDITIONAL_S
Y_MEAS 7113 [(1,0)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7114 [(0,0)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
DISCARD 7115 [(1,0)] 0 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7116 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7117 [(0,1)] D [] [] [] [] [] [] none
MERGE 7118 [(0,1),(0,0)] D [] [7120,7121,7122,7123] [] [] [((0,0),(0,1))] [] none
DISCARD 7119 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7120 [(0,1),(0,0)] D [7118] [] [] [] [((0,0),(0,1))] [7120,7121,7122,7123] CONDITIONAL_S
Y_MEAS 7121 [(0,1)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7122 [(0,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
DISCARD 7123 [(0,1)] 0 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7124 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7125 [(1,0)] D [] [] [] [] [] [] none
MERGE 7126 [(1,0),(0,0)] D [] [7128,7129,7130,7131] [] [] [((0,0),(1,0))] [] none
DISCARD 7127 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7128 [(1,0),(0,0)] D [7126] [] [] [] [((0,0),(1,0))] [7128,7129,7130,7131] CONDITIONAL_S
Y_MEAS 7129 [(1,0)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7130 [(0,0)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
DISCARD 7131 [(1,0)] 0 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7132 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 7133 [(0,1)] D [] [] [] [] [] [] none
MERGE 7134 [(0,1),(0,0)] D [] [7136,7137,7138,7139] [] [] [((0,0),(0,1))] [] none
DISCARD 7135 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7136 [(0,1),(0,0)] D [7134] [] [] [] [((0,0),(0,1))] [7136,7137,7138,7139] CONDITIONAL_S
Y_MEAS 7137 [(0,1)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7138 [(0,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
DISCARD 7139 [(0,1)] 0 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7140 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7141 [(1,0)] D [] [] [] [] [] [] none
MERGE 7142 [(1,0),(0,0)] D [] [7144,7145,7146,7147] [] [] [((0,0),(1,0))] [] none
DISCARD 7143 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7144 [(1,0),(0,0)] D [7142] [] [] [] [((0,0),(1,0))] [7144,7145,7146,7147] CONDITIONAL_S
Y_MEAS 7145 [(1,0)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7146 [(0,0)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
DISCARD 7147 [(1,0)] 0 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7148 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7149 [(0,1)] D [] [] [] [] [] [] none
MERGE 7150 [(0,1),(0,0)] D [] [7152,7153,7154,7155] [] [] [((0,0),(0,1))] [] none
DISCARD 7151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7152 [(0,1),(0,0)] D [7150] [] [] [] [((0,0),(0,1))] [7152,7153,7154,7155] CONDITIONAL_S
Y_MEAS 7153 [(0,1)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7154 [(0,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
DISCARD 7155 [(0,1)] 0 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7156 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7157 [(1,0)] D [] [] [] [] [] [] none
MERGE 7158 [(1,0),(0,0)] D [] [7160,7161,7162,7163] [] [] [((0,0),(1,0))] [] none
DISCARD 7159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7160 [(1,0),(0,0)] D [7158] [] [] [] [((0,0),(1,0))] [7160,7161,7162,7163] CONDITIONAL_S
Y_MEAS 7161 [(1,0)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7162 [(0,0)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
DISCARD 7163 [(1,0)] 0 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7164 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7165 [(0,1)] D [] [] [] [] [] [] none
MERGE 7166 [(0,1),(0,0)] D [] [7168,7169,7170,7171] [] [] [((0,0),(0,1))] [] none
DISCARD 7167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7168 [(0,1),(0,0)] D [7166] [] [] [] [((0,0),(0,1))] [7168,7169,7170,7171] CONDITIONAL_S
Y_MEAS 7169 [(0,1)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7170 [(0,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
DISCARD 7171 [(0,1)] 0 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7172 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7173 [(1,0)] D [] [] [] [] [] [] none
MERGE 7174 [(1,0),(0,0)] D [] [7176,7177,7178,7179] [] [] [((0,0),(1,0))] [] none
DISCARD 7175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7176 [(1,0),(0,0)] D [7174] [] [] [] [((0,0),(1,0))] [7176,7177,7178,7179] CONDITIONAL_S
Y_MEAS 7177 [(1,0)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7178 [(0,0)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
DISCARD 7179 [(1,0)] 0 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7180 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7181 [(0,1)] D [] [] [] [] [] [] none
MERGE 7182 [(0,1),(0,0)] D [] [7184,7185,7186,7187] [] [] [((0,0),(0,1))] [] none
DISCARD 7183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7184 [(0,1),(0,0)] D [7182] [] [] [] [((0,0),(0,1))] [7184,7185,7186,7187] CONDITIONAL_S
Y_MEAS 7185 [(0,1)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7186 [(0,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
DISCARD 7187 [(0,1)] 0 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7188 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 7189 [(1,0)] D [] [] [] [] [] [] none
MERGE 7190 [(1,0),(0,0)] D [] [7192,7193,7194,7195] [] [] [((0,0),(1,0))] [] none
DISCARD 7191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7192 [(1,0),(0,0)] D [7190] [] [] [] [((0,0),(1,0))] [7192,7193,7194,7195] CONDITIONAL_S
Y_MEAS 7193 [(1,0)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7194 [(0,0)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
DISCARD 7195 [(1,0)] 0 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7196 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7197 [(0,1)] D [] [] [] [] [] [] none
MERGE 7198 [(0,1),(0,0)] D [] [7200,7201,7202,7203] [] [] [((0,0),(0,1))] [] none
DISCARD 7199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7200 [(0,1),(0,0)] D [7198] [] [] [] [((0,0),(0,1))] [7200,7201,7202,7203] CONDITIONAL_S
Y_MEAS 7201 [(0,1)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7202 [(0,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
DISCARD 7203 [(0,1)] 0 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7204 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7205 [(1,0)] D [] [] [] [] [] [] none
MERGE 7206 [(1,0),(0,0)] D [] [7208,7209,7210,7211] [] [] [((0,0),(1,0))] [] none
DISCARD 7207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7208 [(1,0),(0,0)] D [7206] [] [] [] [((0,0),(1,0))] [7208,7209,7210,7211] CONDITIONAL_S
Y_MEAS 7209 [(1,0)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7210 [(0,0)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
DISCARD 7211 [(1,0)] 0 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7212 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7213 [(0,1)] D [] [] [] [] [] [] none
MERGE 7214 [(0,1),(0,0)] D [] [7216,7217,7218,7219] [] [] [((0,0),(0,1))] [] none
DISCARD 7215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7216 [(0,1),(0,0)] D [7214] [] [] [] [((0,0),(0,1))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(0,1)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(0,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(0,1)] 0 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7220 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7221 [(1,0)] D [] [] [] [] [] [] none
MERGE 7222 [(1,0),(0,0)] D [] [7224,7225,7226,7227] [] [] [((0,0),(1,0))] [] none
DISCARD 7223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7224 [(1,0),(0,0)] D [7222] [] [] [] [((0,0),(1,0))] [7224,7225,7226,7227] CONDITIONAL_S
Y_MEAS 7225 [(1,0)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7226 [(0,0)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
DISCARD 7227 [(1,0)] 0 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7228 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7229 [(0,1)] D [] [] [] [] [] [] none
MERGE 7230 [(0,1),(0,0)] D [] [7232,7233,7234,7235] [] [] [((0,0),(0,1))] [] none
DISCARD 7231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7232 [(0,1),(0,0)] D [7230] [] [] [] [((0,0),(0,1))] [7232,7233,7234,7235] CONDITIONAL_S
Y_MEAS 7233 [(0,1)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7234 [(0,0)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
DISCARD 7235 [(0,1)] 0 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7236 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7237 [(1,0)] D [] [] [] [] [] [] none
MERGE 7238 [(1,0),(0,0)] D [] [7240,7241,7242,7243] [] [] [((0,0),(1,0))] [] none
DISCARD 7239 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7240 [(1,0),(0,0)] D [7238] [] [] [] [((0,0),(1,0))] [7240,7241,7242,7243] CONDITIONAL_S
Y_MEAS 7241 [(1,0)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7242 [(0,0)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
DISCARD 7243 [(1,0)] 0 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7244 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 7245 [(0,1)] D [] [] [] [] [] [] none
MERGE 7246 [(0,1),(0,0)] D [] [7248,7249,7250,7251] [] [] [((0,0),(0,1))] [] none
DISCARD 7247 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7248 [(0,1),(0,0)] D [7246] [] [] [] [((0,0),(0,1))] [7248,7249,7250,7251] CONDITIONAL_S
Y_MEAS 7249 [(0,1)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7250 [(0,0)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
DISCARD 7251 [(0,1)] 0 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7252 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 7253 [(1,0)] D [] [] [] [] [] [] none
MERGE 7254 [(1,0),(0,0)] D [] [7256,7257,7258,7259] [] [] [((0,0),(1,0))] [] none
DISCARD 7255 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7256 [(1,0),(0,0)] D [7254] [] [] [] [((0,0),(1,0))] [7256,7257,7258,7259] CONDITIONAL_S
Y_MEAS 7257 [(1,0)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7258 [(0,0)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
DISCARD 7259 [(1,0)] 0 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7260 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7261 [(0,1)] D [] [] [] [] [] [] none
MERGE 7262 [(0,1),(0,0)] D [] [7264,7265,7266,7267] [] [] [((0,0),(0,1))] [] none
DISCARD 7263 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7264 [(0,1),(0,0)] D [7262] [] [] [] [((0,0),(0,1))] [7264,7265,7266,7267] CONDITIONAL_S
Y_MEAS 7265 [(0,1)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7266 [(0,0)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
DISCARD 7267 [(0,1)] 0 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7268 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 7269 [(1,0)] D [] [] [] [] [] [] none
MERGE 7270 [(1,0),(0,0)] D [] [7272,7273,7274,7275] [] [] [((0,0),(1,0))] [] none
DISCARD 7271 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7272 [(1,0),(0,0)] D [7270] [] [] [] [((0,0),(1,0))] [7272,7273,7274,7275] CONDITIONAL_S
Y_MEAS 7273 [(1,0)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7274 [(0,0)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
DISCARD 7275 [(1,0)] 0 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7276 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7277 [(0,1)] D [] [] [] [] [] [] none
MERGE 7278 [(0,1),(0,0)] D [] [7280,7281,7282,7283] [] [] [((0,0),(0,1))] [] none
DISCARD 7279 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7280 [(0,1),(0,0)] D [7278] [] [] [] [((0,0),(0,1))] [7280,7281,7282,7283] CONDITIONAL_S
Y_MEAS 7281 [(0,1)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7282 [(0,0)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
DISCARD 7283 [(0,1)] 0 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7284 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7285 [(1,0)] D [] [] [] [] [] [] none
MERGE 7286 [(1,0),(0,0)] D [] [7288,7289,7290,7291] [] [] [((0,0),(1,0))] [] none
DISCARD 7287 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7288 [(1,0),(0,0)] D [7286] [] [] [] [((0,0),(1,0))] [7288,7289,7290,7291] CONDITIONAL_S
Y_MEAS 7289 [(1,0)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7290 [(0,0)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
DISCARD 7291 [(1,0)] 0 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7292 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7293 [(0,1)] D [] [] [] [] [] [] none
MERGE 7294 [(0,1),(0,0)] D [] [7296,7297,7298,7299] [] [] [((0,0),(0,1))] [] none
DISCARD 7295 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7296 [(0,1),(0,0)] D [7294] [] [] [] [((0,0),(0,1))] [7296,7297,7298,7299] CONDITIONAL_S
Y_MEAS 7297 [(0,1)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7298 [(0,0)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
DISCARD 7299 [(0,1)] 0 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7300 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7301 [(1,0)] D [] [] [] [] [] [] none
MERGE 7302 [(1,0),(0,0)] D [] [7304,7305,7306,7307] [] [] [((0,0),(1,0))] [] none
DISCARD 7303 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7304 [(1,0),(0,0)] D [7302] [] [] [] [((0,0),(1,0))] [7304,7305,7306,7307] CONDITIONAL_S
Y_MEAS 7305 [(1,0)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7306 [(0,0)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
DISCARD 7307 [(1,0)] 0 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7308 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7309 [(0,1)] D [] [] [] [] [] [] none
MERGE 7310 [(0,1),(0,0)] D [] [7312,7313,7314,7315] [] [] [((0,0),(0,1))] [] none
DISCARD 7311 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7312 [(0,1),(0,0)] D [7310] [] [] [] [((0,0),(0,1))] [7312,7313,7314,7315] CONDITIONAL_S
Y_MEAS 7313 [(0,1)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7314 [(0,0)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
DISCARD 7315 [(0,1)] 0 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7316 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7317 [(1,0)] D [] [] [] [] [] [] none
MERGE 7318 [(1,0),(0,0)] D [] [7320,7321,7322,7323] [] [] [((0,0),(1,0))] [] none
DISCARD 7319 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7320 [(1,0),(0,0)] D [7318] [] [] [] [((0,0),(1,0))] [7320,7321,7322,7323] CONDITIONAL_S
Y_MEAS 7321 [(1,0)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7322 [(0,0)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
DISCARD 7323 [(1,0)] 0 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7324 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7325 [(0,1)] D [] [] [] [] [] [] none
MERGE 7326 [(0,1),(0,0)] D [] [7328,7329,7330,7331] [] [] [((0,0),(0,1))] [] none
DISCARD 7327 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7328 [(0,1),(0,0)] D [7326] [] [] [] [((0,0),(0,1))] [7328,7329,7330,7331] CONDITIONAL_S
Y_MEAS 7329 [(0,1)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7330 [(0,0)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
DISCARD 7331 [(0,1)] 0 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7332 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 7333 [(1,0)] D [] [] [] [] [] [] none
MERGE 7334 [(1,0),(0,0)] D [] [7336,7337,7338,7339] [] [] [((0,0),(1,0))] [] none
DISCARD 7335 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7336 [(1,0),(0,0)] D [7334] [] [] [] [((0,0),(1,0))] [7336,7337,7338,7339] CONDITIONAL_S
Y_MEAS 7337 [(1,0)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7338 [(0,0)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
DISCARD 7339 [(1,0)] 0 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7340 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7341 [(0,1)] D [] [] [] [] [] [] none
MERGE 7342 [(0,1),(0,0)] D [] [7344,7345,7346,7347] [] [] [((0,0),(0,1))] [] none
DISCARD 7343 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7344 [(0,1),(0,0)] D [7342] [] [] [] [((0,0),(0,1))] [7344,7345,7346,7347] CONDITIONAL_S
Y_MEAS 7345 [(0,1)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7346 [(0,0)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
DISCARD 7347 [(0,1)] 0 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7348 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7349 [(1,0)] D [] [] [] [] [] [] none
MERGE 7350 [(1,0),(0,0)] D [] [7352,7353,7354,7355] [] [] [((0,0),(1,0))] [] none
DISCARD 7351 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7352 [(1,0),(0,0)] D [7350] [] [] [] [((0,0),(1,0))] [7352,7353,7354,7355] CONDITIONAL_S
Y_MEAS 7353 [(1,0)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7354 [(0,0)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
DISCARD 7355 [(1,0)] 0 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7356 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7357 [(0,1)] D [] [] [] [] [] [] none
MERGE 7358 [(0,1),(0,0)] D [] [7360,7361,7362,7363] [] [] [((0,0),(0,1))] [] none
DISCARD 7359 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7360 [(0,1),(0,0)] D [7358] [] [] [] [((0,0),(0,1))] [7360,7361,7362,7363] CONDITIONAL_S
Y_MEAS 7361 [(0,1)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7362 [(0,0)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
DISCARD 7363 [(0,1)] 0 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7364 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7365 [(1,0)] D [] [] [] [] [] [] none
MERGE 7366 [(1,0),(0,0)] D [] [7368,7369,7370,7371] [] [] [((0,0),(1,0))] [] none
DISCARD 7367 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7368 [(1,0),(0,0)] D [7366] [] [] [] [((0,0),(1,0))] [7368,7369,7370,7371] CONDITIONAL_S
Y_MEAS 7369 [(1,0)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7370 [(0,0)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
DISCARD 7371 [(1,0)] 0 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7372 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7373 [(0,1)] D [] [] [] [] [] [] none
MERGE 7374 [(0,1),(0,0)] D [] [7376,7377,7378,7379] [] [] [((0,0),(0,1))] [] none
DISCARD 7375 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7376 [(0,1),(0,0)] D [7374] [] [] [] [((0,0),(0,1))] [7376,7377,7378,7379] CONDITIONAL_S
Y_MEAS 7377 [(0,1)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7378 [(0,0)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
DISCARD 7379 [(0,1)] 0 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7380 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 7381 [(1,0)] D [] [] [] [] [] [] none
MERGE 7382 [(1,0),(0,0)] D [] [7384,7385,7386,7387] [] [] [((0,0),(1,0))] [] none
DISCARD 7383 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7384 [(1,0),(0,0)] D [7382] [] [] [] [((0,0),(1,0))] [7384,7385,7386,7387] CONDITIONAL_S
Y_MEAS 7385 [(1,0)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7386 [(0,0)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
DISCARD 7387 [(1,0)] 0 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7388 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7389 [(0,1)] D [] [] [] [] [] [] none
MERGE 7390 [(0,1),(0,0)] D [] [7392,7393,7394,7395] [] [] [((0,0),(0,1))] [] none
DISCARD 7391 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7392 [(0,1),(0,0)] D [7390] [] [] [] [((0,0),(0,1))] [7392,7393,7394,7395] CONDITIONAL_S
Y_MEAS 7393 [(0,1)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7394 [(0,0)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
DISCARD 7395 [(0,1)] 0 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7396 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7397 [(1,0)] D [] [] [] [] [] [] none
MERGE 7398 [(1,0),(0,0)] D [] [7400,7401,7402,7403] [] [] [((0,0),(1,0))] [] none
DISCARD 7399 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7400 [(1,0),(0,0)] D [7398] [] [] [] [((0,0),(1,0))] [7400,7401,7402,7403] CONDITIONAL_S
Y_MEAS 7401 [(1,0)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7402 [(0,0)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
DISCARD 7403 [(1,0)] 0 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7404 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7405 [(0,1)] D [] [] [] [] [] [] none
MERGE 7406 [(0,1),(0,0)] D [] [7408,7409,7410,7411] [] [] [((0,0),(0,1))] [] none
DISCARD 7407 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7408 [(0,1),(0,0)] D [7406] [] [] [] [((0,0),(0,1))] [7408,7409,7410,7411] CONDITIONAL_S
Y_MEAS 7409 [(0,1)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7410 [(0,0)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
DISCARD 7411 [(0,1)] 0 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7412 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 7413 [(1,0)] D [] [] [] [] [] [] none
MERGE 7414 [(1,0),(0,0)] D [] [7416,7417,7418,7419] [] [] [((0,0),(1,0))] [] none
DISCARD 7415 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7416 [(1,0),(0,0)] D [7414] [] [] [] [((0,0),(1,0))] [7416,7417,7418,7419] CONDITIONAL_S
Y_MEAS 7417 [(1,0)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7418 [(0,0)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
DISCARD 7419 [(1,0)] 0 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7420 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7421 [(0,1)] D [] [] [] [] [] [] none
MERGE 7422 [(0,1),(0,0)] D [] [7424,7425,7426,7427] [] [] [((0,0),(0,1))] [] none
DISCARD 7423 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7424 [(0,1),(0,0)] D [7422] [] [] [] [((0,0),(0,1))] [7424,7425,7426,7427] CONDITIONAL_S
Y_MEAS 7425 [(0,1)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7426 [(0,0)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
DISCARD 7427 [(0,1)] 0 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7428 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7429 [(1,0)] D [] [] [] [] [] [] none
MERGE 7430 [(1,0),(0,0)] D [] [7432,7433,7434,7435] [] [] [((0,0),(1,0))] [] none
DISCARD 7431 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7432 [(1,0),(0,0)] D [7430] [] [] [] [((0,0),(1,0))] [7432,7433,7434,7435] CONDITIONAL_S
Y_MEAS 7433 [(1,0)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7434 [(0,0)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
DISCARD 7435 [(1,0)] 0 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7436 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7437 [(0,1)] D [] [] [] [] [] [] none
MERGE 7438 [(0,1),(0,0)] D [] [7440,7441,7442,7443] [] [] [((0,0),(0,1))] [] none
DISCARD 7439 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7440 [(0,1),(0,0)] D [7438] [] [] [] [((0,0),(0,1))] [7440,7441,7442,7443] CONDITIONAL_S
Y_MEAS 7441 [(0,1)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7442 [(0,0)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
DISCARD 7443 [(0,1)] 0 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7444 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7445 [(1,0)] D [] [] [] [] [] [] none
MERGE 7446 [(1,0),(0,0)] D [] [7448,7449,7450,7451] [] [] [((0,0),(1,0))] [] none
DISCARD 7447 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7448 [(1,0),(0,0)] D [7446] [] [] [] [((0,0),(1,0))] [7448,7449,7450,7451] CONDITIONAL_S
Y_MEAS 7449 [(1,0)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7450 [(0,0)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
DISCARD 7451 [(1,0)] 0 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7452 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7453 [(0,1)] D [] [] [] [] [] [] none
MERGE 7454 [(0,1),(0,0)] D [] [7456,7457,7458,7459] [] [] [((0,0),(0,1))] [] none
DISCARD 7455 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7456 [(0,1),(0,0)] D [7454] [] [] [] [((0,0),(0,1))] [7456,7457,7458,7459] CONDITIONAL_S
Y_MEAS 7457 [(0,1)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7458 [(0,0)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
DISCARD 7459 [(0,1)] 0 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7460 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7461 [(1,0)] D [] [] [] [] [] [] none
MERGE 7462 [(1,0),(0,0)] D [] [7464,7465,7466,7467] [] [] [((0,0),(1,0))] [] none
DISCARD 7463 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7464 [(1,0),(0,0)] D [7462] [] [] [] [((0,0),(1,0))] [7464,7465,7466,7467] CONDITIONAL_S
Y_MEAS 7465 [(1,0)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7466 [(0,0)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
DISCARD 7467 [(1,0)] 0 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7468 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 7469 [(0,1)] D [] [] [] [] [] [] none
MERGE 7470 [(0,1),(0,0)] D [] [7472,7473,7474,7475] [] [] [((0,0),(0,1))] [] none
DISCARD 7471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7472 [(0,1),(0,0)] D [7470] [] [] [] [((0,0),(0,1))] [7472,7473,7474,7475] CONDITIONAL_S
Y_MEAS 7473 [(0,1)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7474 [(0,0)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
DISCARD 7475 [(0,1)] 0 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7476 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7477 [(1,0)] D [] [] [] [] [] [] none
MERGE 7478 [(1,0),(0,0)] D [] [7480,7481,7482,7483] [] [] [((0,0),(1,0))] [] none
DISCARD 7479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7480 [(1,0),(0,0)] D [7478] [] [] [] [((0,0),(1,0))] [7480,7481,7482,7483] CONDITIONAL_S
Y_MEAS 7481 [(1,0)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7482 [(0,0)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
DISCARD 7483 [(1,0)] 0 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7484 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7485 [(0,1)] D [] [] [] [] [] [] none
MERGE 7486 [(0,1),(0,0)] D [] [7488,7489,7490,7491] [] [] [((0,0),(0,1))] [] none
DISCARD 7487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7488 [(0,1),(0,0)] D [7486] [] [] [] [((0,0),(0,1))] [7488,7489,7490,7491] CONDITIONAL_S
Y_MEAS 7489 [(0,1)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7490 [(0,0)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
DISCARD 7491 [(0,1)] 0 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7492 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7493 [(1,0)] D [] [] [] [] [] [] none
MERGE 7494 [(1,0),(0,0)] D [] [7496,7497,7498,7499] [] [] [((0,0),(1,0))] [] none
DISCARD 7495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7496 [(1,0),(0,0)] D [7494] [] [] [] [((0,0),(1,0))] [7496,7497,7498,7499] CONDITIONAL_S
Y_MEAS 7497 [(1,0)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7498 [(0,0)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
DISCARD 7499 [(1,0)] 0 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7500 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7501 [(0,1)] D [] [] [] [] [] [] none
MERGE 7502 [(0,1),(0,0)] D [] [7504,7505,7506,7507] [] [] [((0,0),(0,1))] [] none
DISCARD 7503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7504 [(0,1),(0,0)] D [7502] [] [] [] [((0,0),(0,1))] [7504,7505,7506,7507] CONDITIONAL_S
Y_MEAS 7505 [(0,1)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7506 [(0,0)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
DISCARD 7507 [(0,1)] 0 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7508 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7509 [(1,0)] D [] [] [] [] [] [] none
MERGE 7510 [(1,0),(0,0)] D [] [7512,7513,7514,7515] [] [] [((0,0),(1,0))] [] none
DISCARD 7511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7512 [(1,0),(0,0)] D [7510] [] [] [] [((0,0),(1,0))] [7512,7513,7514,7515] CONDITIONAL_S
Y_MEAS 7513 [(1,0)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7514 [(0,0)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
DISCARD 7515 [(1,0)] 0 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7516 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7517 [(0,1)] D [] [] [] [] [] [] none
MERGE 7518 [(0,1),(0,0)] D [] [7520,7521,7522,7523] [] [] [((0,0),(0,1))] [] none
DISCARD 7519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7520 [(0,1),(0,0)] D [7518] [] [] [] [((0,0),(0,1))] [7520,7521,7522,7523] CONDITIONAL_S
Y_MEAS 7521 [(0,1)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7522 [(0,0)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
DISCARD 7523 [(0,1)] 0 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7524 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7525 [(1,0)] D [] [] [] [] [] [] none
MERGE 7526 [(1,0),(0,0)] D [] [7528,7529,7530,7531] [] [] [((0,0),(1,0))] [] none
DISCARD 7527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7528 [(1,0),(0,0)] D [7526] [] [] [] [((0,0),(1,0))] [7528,7529,7530,7531] CONDITIONAL_S
Y_MEAS 7529 [(1,0)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7530 [(0,0)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
DISCARD 7531 [(1,0)] 0 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7532 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 7533 [(0,1)] D [] [] [] [] [] [] none
MERGE 7534 [(0,1),(0,0)] D [] [7536,7537,7538,7539] [] [] [((0,0),(0,1))] [] none
DISCARD 7535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7536 [(0,1),(0,0)] D [7534] [] [] [] [((0,0),(0,1))] [7536,7537,7538,7539] CONDITIONAL_S
Y_MEAS 7537 [(0,1)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7538 [(0,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
DISCARD 7539 [(0,1)] 0 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7540 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7541 [(1,0)] D [] [] [] [] [] [] none
MERGE 7542 [(1,0),(0,0)] D [] [7544,7545,7546,7547] [] [] [((0,0),(1,0))] [] none
DISCARD 7543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7544 [(1,0),(0,0)] D [7542] [] [] [] [((0,0),(1,0))] [7544,7545,7546,7547] CONDITIONAL_S
Y_MEAS 7545 [(1,0)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7546 [(0,0)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
DISCARD 7547 [(1,0)] 0 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7548 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7549 [(0,1)] D [] [] [] [] [] [] none
MERGE 7550 [(0,1),(0,0)] D [] [7552,7553,7554,7555] [] [] [((0,0),(0,1))] [] none
DISCARD 7551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7552 [(0,1),(0,0)] D [7550] [] [] [] [((0,0),(0,1))] [7552,7553,7554,7555] CONDITIONAL_S
Y_MEAS 7553 [(0,1)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7554 [(0,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
DISCARD 7555 [(0,1)] 0 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7556 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7557 [(1,0)] D [] [] [] [] [] [] none
MERGE 7558 [(1,0),(0,0)] D [] [7560,7561,7562,7563] [] [] [((0,0),(1,0))] [] none
DISCARD 7559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7560 [(1,0),(0,0)] D [7558] [] [] [] [((0,0),(1,0))] [7560,7561,7562,7563] CONDITIONAL_S
Y_MEAS 7561 [(1,0)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7562 [(0,0)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
DISCARD 7563 [(1,0)] 0 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7564 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 7565 [(0,1)] D [] [] [] [] [] [] none
MERGE 7566 [(0,1),(0,0)] D [] [7568,7569,7570,7571] [] [] [((0,0),(0,1))] [] none
DISCARD 7567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7568 [(0,1),(0,0)] D [7566] [] [] [] [((0,0),(0,1))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(0,1)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(0,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(0,1)] 0 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7572 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7573 [(1,0)] D [] [] [] [] [] [] none
MERGE 7574 [(1,0),(0,0)] D [] [7576,7577,7578,7579] [] [] [((0,0),(1,0))] [] none
DISCARD 7575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7576 [(1,0),(0,0)] D [7574] [] [] [] [((0,0),(1,0))] [7576,7577,7578,7579] CONDITIONAL_S
Y_MEAS 7577 [(1,0)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7578 [(0,0)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
DISCARD 7579 [(1,0)] 0 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7580 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 7581 [(0,1)] D [] [] [] [] [] [] none
MERGE 7582 [(0,1),(0,0)] D [] [7584,7585,7586,7587] [] [] [((0,0),(0,1))] [] none
DISCARD 7583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7584 [(0,1),(0,0)] D [7582] [] [] [] [((0,0),(0,1))] [7584,7585,7586,7587] CONDITIONAL_S
Y_MEAS 7585 [(0,1)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7586 [(0,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
DISCARD 7587 [(0,1)] 0 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7588 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7589 [(1,0)] D [] [] [] [] [] [] none
MERGE 7590 [(1,0),(0,0)] D [] [7592,7593,7594,7595] [] [] [((0,0),(1,0))] [] none
DISCARD 7591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7592 [(1,0),(0,0)] D [7590] [] [] [] [((0,0),(1,0))] [7592,7593,7594,7595] CONDITIONAL_S
Y_MEAS 7593 [(1,0)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7594 [(0,0)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
DISCARD 7595 [(1,0)] 0 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7596 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 7597 [(0,1)] D [] [] [] [] [] [] none
MERGE 7598 [(0,1),(0,0)] D [] [7600,7601,7602,7603] [] [] [((0,0),(0,1))] [] none
DISCARD 7599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7600 [(0,1),(0,0)] D [7598] [] [] [] [((0,0),(0,1))] [7600,7601,7602,7603] CONDITIONAL_S
Y_MEAS 7601 [(0,1)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7602 [(0,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
DISCARD 7603 [(0,1)] 0 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7604 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7605 [(1,0)] D [] [] [] [] [] [] none
MERGE 7606 [(1,0),(0,0)] D [] [7608,7609,7610,7611] [] [] [((0,0),(1,0))] [] none
DISCARD 7607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7608 [(1,0),(0,0)] D [7606] [] [] [] [((0,0),(1,0))] [7608,7609,7610,7611] CONDITIONAL_S
Y_MEAS 7609 [(1,0)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7610 [(0,0)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
DISCARD 7611 [(1,0)] 0 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7612 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7613 [(0,1)] D [] [] [] [] [] [] none
MERGE 7614 [(0,1),(0,0)] D [] [7616,7617,7618,7619] [] [] [((0,0),(0,1))] [] none
DISCARD 7615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7616 [(0,1),(0,0)] D [7614] [] [] [] [((0,0),(0,1))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(0,1)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(0,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(0,1)] 0 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7620 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7621 [(1,0)] D [] [] [] [] [] [] none
MERGE 7622 [(1,0),(0,0)] D [] [7624,7625,7626,7627] [] [] [((0,0),(1,0))] [] none
DISCARD 7623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7624 [(1,0),(0,0)] D [7622] [] [] [] [((0,0),(1,0))] [7624,7625,7626,7627] CONDITIONAL_S
Y_MEAS 7625 [(1,0)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7626 [(0,0)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
DISCARD 7627 [(1,0)] 0 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7628 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7629 [(0,1)] D [] [] [] [] [] [] none
MERGE 7630 [(0,1),(0,0)] D [] [7632,7633,7634,7635] [] [] [((0,0),(0,1))] [] none
DISCARD 7631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7632 [(0,1),(0,0)] D [7630] [] [] [] [((0,0),(0,1))] [7632,7633,7634,7635] CONDITIONAL_S
Y_MEAS 7633 [(0,1)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7634 [(0,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
DISCARD 7635 [(0,1)] 0 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7636 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7637 [(1,0)] D [] [] [] [] [] [] none
MERGE 7638 [(1,0),(0,0)] D [] [7640,7641,7642,7643] [] [] [((0,0),(1,0))] [] none
DISCARD 7639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7640 [(1,0),(0,0)] D [7638] [] [] [] [((0,0),(1,0))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(1,0)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(0,0)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(1,0)] 0 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7644 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7645 [(0,1)] D [] [] [] [] [] [] none
MERGE 7646 [(0,1),(0,0)] D [] [7648,7649,7650,7651] [] [] [((0,0),(0,1))] [] none
DISCARD 7647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7648 [(0,1),(0,0)] D [7646] [] [] [] [((0,0),(0,1))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(0,1)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(0,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(0,1)] 0 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7652 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7653 [(1,0)] D [] [] [] [] [] [] none
MERGE 7654 [(1,0),(0,0)] D [] [7656,7657,7658,7659] [] [] [((0,0),(1,0))] [] none
DISCARD 7655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7656 [(1,0),(0,0)] D [7654] [] [] [] [((0,0),(1,0))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(1,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(0,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(1,0)] 0 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7660 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7661 [(0,1)] D [] [] [] [] [] [] none
MERGE 7662 [(0,1),(0,0)] D [] [7664,7665,7666,7667] [] [] [((0,0),(0,1))] [] none
DISCARD 7663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7664 [(0,1),(0,0)] D [7662] [] [] [] [((0,0),(0,1))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(0,1)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(0,1)] 0 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7668 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7669 [(1,0)] D [] [] [] [] [] [] none
MERGE 7670 [(1,0),(0,0)] D [] [7672,7673,7674,7675] [] [] [((0,0),(1,0))] [] none
DISCARD 7671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7672 [(1,0),(0,0)] D [7670] [] [] [] [((0,0),(1,0))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(1,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(0,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(1,0)] 0 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7676 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7677 [(0,1)] D [] [] [] [] [] [] none
MERGE 7678 [(0,1),(0,0)] D [] [7680,7681,7682,7683] [] [] [((0,0),(0,1))] [] none
DISCARD 7679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7680 [(0,1),(0,0)] D [7678] [] [] [] [((0,0),(0,1))] [7680,7681,7682,7683] CONDITIONAL_S
Y_MEAS 7681 [(0,1)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7682 [(0,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
DISCARD 7683 [(0,1)] 0 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7684 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7685 [(1,0)] D [] [] [] [] [] [] none
MERGE 7686 [(1,0),(0,0)] D [] [7688,7689,7690,7691] [] [] [((0,0),(1,0))] [] none
DISCARD 7687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7688 [(1,0),(0,0)] D [7686] [] [] [] [((0,0),(1,0))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(1,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(0,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(1,0)] 0 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7692 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7693 [(0,1)] D [] [] [] [] [] [] none
MERGE 7694 [(0,1),(0,0)] D [] [7696,7697,7698,7699] [] [] [((0,0),(0,1))] [] none
DISCARD 7695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7696 [(0,1),(0,0)] D [7694] [] [] [] [((0,0),(0,1))] [7696,7697,7698,7699] CONDITIONAL_S
Y_MEAS 7697 [(0,1)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7698 [(0,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
DISCARD 7699 [(0,1)] 0 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7700 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7701 [(1,0)] D [] [] [] [] [] [] none
MERGE 7702 [(1,0),(0,0)] D [] [7704,7705,7706,7707] [] [] [((0,0),(1,0))] [] none
DISCARD 7703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7704 [(1,0),(0,0)] D [7702] [] [] [] [((0,0),(1,0))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(1,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(1,0)] 0 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7708 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7709 [(0,1)] D [] [] [] [] [] [] none
MERGE 7710 [(0,1),(0,0)] D [] [7712,7713,7714,7715] [] [] [((0,0),(0,1))] [] none
DISCARD 7711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7712 [(0,1),(0,0)] D [7710] [] [] [] [((0,0),(0,1))] [7712,7713,7714,7715] CONDITIONAL_S
Y_MEAS 7713 [(0,1)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7714 [(0,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
DISCARD 7715 [(0,1)] 0 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7716 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7717 [(1,0)] D [] [] [] [] [] [] none
MERGE 7718 [(1,0),(0,0)] D [] [7720,7721,7722,7723] [] [] [((0,0),(1,0))] [] none
DISCARD 7719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7720 [(1,0),(0,0)] D [7718] [] [] [] [((0,0),(1,0))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(1,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(0,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(1,0)] 0 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7724 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7725 [(0,1)] D [] [] [] [] [] [] none
MERGE 7726 [(0,1),(0,0)] D [] [7728,7729,7730,7731] [] [] [((0,0),(0,1))] [] none
DISCARD 7727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7728 [(0,1),(0,0)] D [7726] [] [] [] [((0,0),(0,1))] [7728,7729,7730,7731] CONDITIONAL_S
Y_MEAS 7729 [(0,1)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7730 [(0,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
DISCARD 7731 [(0,1)] 0 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7732 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7733 [(1,0)] D [] [] [] [] [] [] none
MERGE 7734 [(1,0),(0,0)] D [] [7736,7737,7738,7739] [] [] [((0,0),(1,0))] [] none
DISCARD 7735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7736 [(1,0),(0,0)] D [7734] [] [] [] [((0,0),(1,0))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(1,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(0,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(1,0)] 0 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7740 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7741 [(0,1)] D [] [] [] [] [] [] none
MERGE 7742 [(0,1),(0,0)] D [] [7744,7745,7746,7747] [] [] [((0,0),(0,1))] [] none
DISCARD 7743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7744 [(0,1),(0,0)] D [7742] [] [] [] [((0,0),(0,1))] [7744,7745,7746,7747] CONDITIONAL_S
Y_MEAS 7745 [(0,1)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7746 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
DISCARD 7747 [(0,1)] 0 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7748 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7749 [(1,0)] D [] [] [] [] [] [] none
MERGE 7750 [(1,0),(0,0)] D [] [7752,7753,7754,7755] [] [] [((0,0),(1,0))] [] none
DISCARD 7751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7752 [(1,0),(0,0)] D [7750] [] [] [] [((0,0),(1,0))] [7752,7753,7754,7755] CONDITIONAL_S
Y_MEAS 7753 [(1,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7754 [(0,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
DISCARD 7755 [(1,0)] 0 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7756 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7757 [(0,1)] D [] [] [] [] [] [] none
MERGE 7758 [(0,1),(0,0)] D [] [7760,7761,7762,7763] [] [] [((0,0),(0,1))] [] none
DISCARD 7759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7760 [(0,1),(0,0)] D [7758] [] [] [] [((0,0),(0,1))] [7760,7761,7762,7763] CONDITIONAL_S
Y_MEAS 7761 [(0,1)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7762 [(0,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
DISCARD 7763 [(0,1)] 0 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7764 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 7765 [(1,0)] D [] [] [] [] [] [] none
MERGE 7766 [(1,0),(0,0)] D [] [7768,7769,7770,7771] [] [] [((0,0),(1,0))] [] none
DISCARD 7767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7768 [(1,0),(0,0)] D [7766] [] [] [] [((0,0),(1,0))] [7768,7769,7770,7771] CONDITIONAL_S
Y_MEAS 7769 [(1,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7770 [(0,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
DISCARD 7771 [(1,0)] 0 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7772 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 7773 [(0,1)] D [] [] [] [] [] [] none
MERGE 7774 [(0,1),(0,0)] D [] [7776,7777,7778,7779] [] [] [((0,0),(0,1))] [] none
DISCARD 7775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7776 [(0,1),(0,0)] D [7774] [] [] [] [((0,0),(0,1))] [7776,7777,7778,7779] CONDITIONAL_S
Y_MEAS 7777 [(0,1)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7778 [(0,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
DISCARD 7779 [(0,1)] 0 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7780 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7781 [(1,0)] D [] [] [] [] [] [] none
MERGE 7782 [(1,0),(0,0)] D [] [7784,7785,7786,7787] [] [] [((0,0),(1,0))] [] none
DISCARD 7783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7784 [(1,0),(0,0)] D [7782] [] [] [] [((0,0),(1,0))] [7784,7785,7786,7787] CONDITIONAL_S
Y_MEAS 7785 [(1,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7786 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
DISCARD 7787 [(1,0)] 0 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7788 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7789 [(0,1)] D [] [] [] [] [] [] none
MERGE 7790 [(0,1),(0,0)] D [] [7792,7793,7794,7795] [] [] [((0,0),(0,1))] [] none
DISCARD 7791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7792 [(0,1),(0,0)] D [7790] [] [] [] [((0,0),(0,1))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(0,1)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(0,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(0,1)] 0 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7796 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7797 [(1,0)] D [] [] [] [] [] [] none
MERGE 7798 [(1,0),(0,0)] D [] [7800,7801,7802,7803] [] [] [((0,0),(1,0))] [] none
DISCARD 7799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7800 [(1,0),(0,0)] D [7798] [] [] [] [((0,0),(1,0))] [7800,7801,7802,7803] CONDITIONAL_S
Y_MEAS 7801 [(1,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7802 [(0,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
DISCARD 7803 [(1,0)] 0 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7804 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7805 [(0,1)] D [] [] [] [] [] [] none
MERGE 7806 [(0,1),(0,0)] D [] [7808,7809,7810,7811] [] [] [((0,0),(0,1))] [] none
DISCARD 7807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7808 [(0,1),(0,0)] D [7806] [] [] [] [((0,0),(0,1))] [7808,7809,7810,7811] CONDITIONAL_S
Y_MEAS 7809 [(0,1)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7810 [(0,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
DISCARD 7811 [(0,1)] 0 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7812 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 7813 [(1,0)] D [] [] [] [] [] [] none
MERGE 7814 [(1,0),(0,0)] D [] [7816,7817,7818,7819] [] [] [((0,0),(1,0))] [] none
DISCARD 7815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7816 [(1,0),(0,0)] D [7814] [] [] [] [((0,0),(1,0))] [7816,7817,7818,7819] CONDITIONAL_S
Y_MEAS 7817 [(1,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7818 [(0,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
DISCARD 7819 [(1,0)] 0 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7820 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7821 [(0,1)] D [] [] [] [] [] [] none
MERGE 7822 [(0,1),(0,0)] D [] [7824,7825,7826,7827] [] [] [((0,0),(0,1))] [] none
DISCARD 7823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7824 [(0,1),(0,0)] D [7822] [] [] [] [((0,0),(0,1))] [7824,7825,7826,7827] CONDITIONAL_S
Y_MEAS 7825 [(0,1)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7826 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
DISCARD 7827 [(0,1)] 0 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7828 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7829 [(1,0)] D [] [] [] [] [] [] none
MERGE 7830 [(1,0),(0,0)] D [] [7832,7833,7834,7835] [] [] [((0,0),(1,0))] [] none
DISCARD 7831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7832 [(1,0),(0,0)] D [7830] [] [] [] [((0,0),(1,0))] [7832,7833,7834,7835] CONDITIONAL_S
Y_MEAS 7833 [(1,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7834 [(0,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
DISCARD 7835 [(1,0)] 0 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7836 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7837 [(0,1)] D [] [] [] [] [] [] none
MERGE 7838 [(0,1),(0,0)] D [] [7840,7841,7842,7843] [] [] [((0,0),(0,1))] [] none
DISCARD 7839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7840 [(0,1),(0,0)] D [7838] [] [] [] [((0,0),(0,1))] [7840,7841,7842,7843] CONDITIONAL_S
Y_MEAS 7841 [(0,1)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7842 [(0,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
DISCARD 7843 [(0,1)] 0 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7844 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 7845 [(1,0)] D [] [] [] [] [] [] none
MERGE 7846 [(1,0),(0,0)] D [] [7848,7849,7850,7851] [] [] [((0,0),(1,0))] [] none
DISCARD 7847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7848 [(1,0),(0,0)] D [7846] [] [] [] [((0,0),(1,0))] [7848,7849,7850,7851] CONDITIONAL_S
Y_MEAS 7849 [(1,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7850 [(0,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
DISCARD 7851 [(1,0)] 0 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7852 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7853 [(0,1)] D [] [] [] [] [] [] none
MERGE 7854 [(0,1),(0,0)] D [] [7856,7857,7858,7859] [] [] [((0,0),(0,1))] [] none
DISCARD 7855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7856 [(0,1),(0,0)] D [7854] [] [] [] [((0,0),(0,1))] [7856,7857,7858,7859] CONDITIONAL_S
Y_MEAS 7857 [(0,1)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7858 [(0,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
DISCARD 7859 [(0,1)] 0 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7860 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 7861 [(1,0)] D [] [] [] [] [] [] none
MERGE 7862 [(1,0),(0,0)] D [] [7864,7865,7866,7867] [] [] [((0,0),(1,0))] [] none
DISCARD 7863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7864 [(1,0),(0,0)] D [7862] [] [] [] [((0,0),(1,0))] [7864,7865,7866,7867] CONDITIONAL_S
Y_MEAS 7865 [(1,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7866 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
DISCARD 7867 [(1,0)] 0 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7868 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7869 [(0,1)] D [] [] [] [] [] [] none
MERGE 7870 [(0,1),(0,0)] D [] [7872,7873,7874,7875] [] [] [((0,0),(0,1))] [] none
DISCARD 7871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7872 [(0,1),(0,0)] D [7870] [] [] [] [((0,0),(0,1))] [7872,7873,7874,7875] CONDITIONAL_S
Y_MEAS 7873 [(0,1)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7874 [(0,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
DISCARD 7875 [(0,1)] 0 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7876 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7877 [(1,0)] D [] [] [] [] [] [] none
MERGE 7878 [(1,0),(0,0)] D [] [7880,7881,7882,7883] [] [] [((0,0),(1,0))] [] none
DISCARD 7879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7880 [(1,0),(0,0)] D [7878] [] [] [] [((0,0),(1,0))] [7880,7881,7882,7883] CONDITIONAL_S
Y_MEAS 7881 [(1,0)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7882 [(0,0)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
DISCARD 7883 [(1,0)] 0 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7884 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 7885 [(0,1)] D [] [] [] [] [] [] none
MERGE 7886 [(0,1),(0,0)] D [] [7888,7889,7890,7891] [] [] [((0,0),(0,1))] [] none
DISCARD 7887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7888 [(0,1),(0,0)] D [7886] [] [] [] [((0,0),(0,1))] [7888,7889,7890,7891] CONDITIONAL_S
Y_MEAS 7889 [(0,1)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7890 [(0,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
DISCARD 7891 [(0,1)] 0 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7892 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7893 [(1,0)] D [] [] [] [] [] [] none
MERGE 7894 [(1,0),(0,0)] D [] [7896,7897,7898,7899] [] [] [((0,0),(1,0))] [] none
DISCARD 7895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7896 [(1,0),(0,0)] D [7894] [] [] [] [((0,0),(1,0))] [7896,7897,7898,7899] CONDITIONAL_S
Y_MEAS 7897 [(1,0)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7898 [(0,0)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
DISCARD 7899 [(1,0)] 0 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7900 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 7901 [(0,1)] D [] [] [] [] [] [] none
MERGE 7902 [(0,1),(0,0)] D [] [7904,7905,7906,7907] [] [] [((0,0),(0,1))] [] none
DISCARD 7903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7904 [(0,1),(0,0)] D [7902] [] [] [] [((0,0),(0,1))] [7904,7905,7906,7907] CONDITIONAL_S
Y_MEAS 7905 [(0,1)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7906 [(0,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
DISCARD 7907 [(0,1)] 0 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7908 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7909 [(1,0)] D [] [] [] [] [] [] none
MERGE 7910 [(1,0),(0,0)] D [] [7912,7913,7914,7915] [] [] [((0,0),(1,0))] [] none
DISCARD 7911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7912 [(1,0),(0,0)] D [7910] [] [] [] [((0,0),(1,0))] [7912,7913,7914,7915] CONDITIONAL_S
Y_MEAS 7913 [(1,0)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7914 [(0,0)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
DISCARD 7915 [(1,0)] 0 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7916 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7917 [(0,1)] D [] [] [] [] [] [] none
MERGE 7918 [(0,1),(0,0)] D [] [7920,7921,7922,7923] [] [] [((0,0),(0,1))] [] none
DISCARD 7919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7920 [(0,1),(0,0)] D [7918] [] [] [] [((0,0),(0,1))] [7920,7921,7922,7923] CONDITIONAL_S
Y_MEAS 7921 [(0,1)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7922 [(0,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
DISCARD 7923 [(0,1)] 0 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7924 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7925 [(1,0)] D [] [] [] [] [] [] none
MERGE 7926 [(1,0),(0,0)] D [] [7928,7929,7930,7931] [] [] [((0,0),(1,0))] [] none
DISCARD 7927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7928 [(1,0),(0,0)] D [7926] [] [] [] [((0,0),(1,0))] [7928,7929,7930,7931] CONDITIONAL_S
Y_MEAS 7929 [(1,0)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7930 [(0,0)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
DISCARD 7931 [(1,0)] 0 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7932 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7933 [(0,1)] D [] [] [] [] [] [] none
MERGE 7934 [(0,1),(0,0)] D [] [7936,7937,7938,7939] [] [] [((0,0),(0,1))] [] none
DISCARD 7935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7936 [(0,1),(0,0)] D [7934] [] [] [] [((0,0),(0,1))] [7936,7937,7938,7939] CONDITIONAL_S
Y_MEAS 7937 [(0,1)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7938 [(0,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
DISCARD 7939 [(0,1)] 0 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7940 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7941 [(1,0)] D [] [] [] [] [] [] none
MERGE 7942 [(1,0),(0,0)] D [] [7944,7945,7946,7947] [] [] [((0,0),(1,0))] [] none
DISCARD 7943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7944 [(1,0),(0,0)] D [7942] [] [] [] [((0,0),(1,0))] [7944,7945,7946,7947] CONDITIONAL_S
Y_MEAS 7945 [(1,0)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7946 [(0,0)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
DISCARD 7947 [(1,0)] 0 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7948 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7949 [(0,1)] D [] [] [] [] [] [] none
MERGE 7950 [(0,1),(0,0)] D [] [7952,7953,7954,7955] [] [] [((0,0),(0,1))] [] none
DISCARD 7951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7952 [(0,1),(0,0)] D [7950] [] [] [] [((0,0),(0,1))] [7952,7953,7954,7955] CONDITIONAL_S
Y_MEAS 7953 [(0,1)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7954 [(0,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
DISCARD 7955 [(0,1)] 0 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7956 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 7957 [(1,0)] D [] [] [] [] [] [] none
MERGE 7958 [(1,0),(0,0)] D [] [7960,7961,7962,7963] [] [] [((0,0),(1,0))] [] none
DISCARD 7959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7960 [(1,0),(0,0)] D [7958] [] [] [] [((0,0),(1,0))] [7960,7961,7962,7963] CONDITIONAL_S
Y_MEAS 7961 [(1,0)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7962 [(0,0)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
DISCARD 7963 [(1,0)] 0 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7964 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 7965 [(0,1)] D [] [] [] [] [] [] none
MERGE 7966 [(0,1),(0,0)] D [] [7968,7969,7970,7971] [] [] [((0,0),(0,1))] [] none
DISCARD 7967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7968 [(0,1),(0,0)] D [7966] [] [] [] [((0,0),(0,1))] [7968,7969,7970,7971] CONDITIONAL_S
Y_MEAS 7969 [(0,1)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7970 [(0,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
DISCARD 7971 [(0,1)] 0 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7972 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7973 [(1,0)] D [] [] [] [] [] [] none
MERGE 7974 [(1,0),(0,0)] D [] [7976,7977,7978,7979] [] [] [((0,0),(1,0))] [] none
DISCARD 7975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7976 [(1,0),(0,0)] D [7974] [] [] [] [((0,0),(1,0))] [7976,7977,7978,7979] CONDITIONAL_S
Y_MEAS 7977 [(1,0)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7978 [(0,0)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
DISCARD 7979 [(1,0)] 0 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7980 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7981 [(0,1)] D [] [] [] [] [] [] none
MERGE 7982 [(0,1),(0,0)] D [] [7984,7985,7986,7987] [] [] [((0,0),(0,1))] [] none
DISCARD 7983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7984 [(0,1),(0,0)] D [7982] [] [] [] [((0,0),(0,1))] [7984,7985,7986,7987] CONDITIONAL_S
Y_MEAS 7985 [(0,1)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7986 [(0,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
DISCARD 7987 [(0,1)] 0 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
DISCARD 7988 [(0,0)] 0 [] [] [] [] [] [] none