verilog work "tb_shiftreg16_out.v"
verilog work "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
