Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: ISERDES_8bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ISERDES_8bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ISERDES_8bit"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Use New Parser                     : yes
Top Module Name                    : ISERDES_8bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\test\Parameters.vhd" into library work
Parsing package <parameters>.
Parsing package body <parameters>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\LIB\V_Counter.vhd" into library work
Parsing entity <V_Counter>.
Parsing architecture <Utility> of entity <v_counter>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\LIB\SRFF.vhd" into library work
Parsing entity <SRFF>.
Parsing architecture <Utility> of entity <srff>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\LIB\Edge_Sensing.vhd" into library work
Parsing entity <Edge_Sensing>.
Parsing architecture <Utility> of entity <edge_sensing>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\test\DLL_test.vhd" into library work
Parsing entity <DLL_test>.
Parsing architecture <BEHAVIORAL> of entity <dll_test>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Pre-trigger_Xilinx\lib\ShiftReg.vhd" into library work
Parsing entity <ShiftReg>.
Parsing architecture <Behavioral> of entity <shiftreg>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\LIB\PhaseSW.vhd" into library work
Parsing entity <PhaseSW>.
Parsing architecture <Behavioral> of entity <phasesw>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\LIB\Light_Pulser.vhd" into library work
Parsing entity <Light_Pulser>.
Parsing architecture <Utility> of entity <light_pulser>.
WARNING:HDLCompiler:946 - "C:\Work\COMET project\trunk\FPGA\LIB\Light_Pulser.vhd" Line 49: Actual for formal port sclr is neither a static name nor a globally static expression
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" into library work
Parsing entity <ISERDES_8bit>.
Parsing architecture <Behavioral> of entity <iserdes_8bit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ISERDES_8bit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 133: Using initial value '0' for reset since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 185: Using initial value "00000000000011010000110000000000001111111100000001" for s_fadc_sdio_test since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 191: Using initial value "00000000000011010000000000000000001111111100000001" for s_fadc_sdio_reset since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 198: Using initial value '0' for adc_bit_write since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 201: Using initial value '1' for adctest_reg_sset since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 203: Using initial value '1' for adcreset_reg_sset since it is never assigned

Elaborating entity <SRFF> (architecture <Utility>) from library <work>.

Elaborating entity <PhaseSW> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <DLL_test> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Light_Pulser> (architecture <Utility>) with generics from library <work>.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <Edge_Sensing> (architecture <Utility>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 693: Assignment to s_fadc_test ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 694: Assignment to s_fadc_reset ignored, since the identifier is never used

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <ShiftReg> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Work\COMET project\trunk\FPGA\Pre-trigger_Xilinx\lib\ShiftReg.vhd" Line 52: sset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Work\COMET project\trunk\FPGA\Pre-trigger_Xilinx\lib\ShiftReg.vhd" Line 53: d should be on the sensitivity list of the process

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 160: Net <Sub_Ped[9]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" Line 162: Net <AverData[9]> does not have a driver.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 246. All outputs of instance <PowerUp1> of block <SRFF> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 254. All outputs of instance <PowerUp2> of block <SRFF> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 356. All outputs of instance <Led_B> of block <Light_Pulser> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 698. All outputs of instance <ADC_Cnt> of block <V_Counter> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 709. All outputs of instance <ShiftReg_test> of block <ShiftReg> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 716. All outputs of instance <ShiftReg_reset> of block <ShiftReg> are unconnected in block <ISERDES_8bit>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ISERDES_8bit>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd".
WARNING:Xst:647 - Input <ADCInDataLVDS<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDS<127:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDS_n<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDS_n<127:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDSPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDSPrev_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDS<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDS_n<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_FCO_LVDS<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_FCO_LVDS_n<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDSPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDSPrev_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_test> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TrigInLVDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TrigInLVDS_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxDv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 297: Output port <Test> of the instance <PhaseSwitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 297: Output port <Phase> of the instance <PhaseSwitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 321: Output port <CLKIN_IBUFG_OUT> of the instance <DLL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 321: Output port <CLK90_OUT> of the instance <DLL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 356: Output port <o_flash> of the instance <Led_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 698: Output port <q> of the instance <ADC_Cnt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 709: Output port <q> of the instance <ShiftReg_test> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\COMET project\trunk\FPGA\test\ISERDES_8bit.vhd" line 716: Output port <q> of the instance <ShiftReg_reset> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'TxD', unconnected in block 'ISERDES_8bit', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'Sub_Ped<9:8>', unconnected in block 'ISERDES_8bit', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'AverData<9:8>', unconnected in block 'ISERDES_8bit', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'ADC_CSB', unconnected in block 'ISERDES_8bit', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'ADC_SDIO', unconnected in block 'ISERDES_8bit', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'ADC_SCLK', unconnected in block 'ISERDES_8bit', is tied to its initial value (0).
WARNING:Xst:2999 - Signal 'RamData', unconnected in block 'ISERDES_8bit', is tied to its initial value.
    Found 128x8-bit single-port Read Only RAM <Mram_RamData> for signal <RamData>.
    Register <DataN_del<2>> equivalent to <DataN<3>> has been removed
    Register <DataN_del<1>> equivalent to <DataN<2>> has been removed
    Register <DataN_del<0>> equivalent to <DataN<1>> has been removed
    Register <DataP_del<0>> equivalent to <DataP<1>> has been removed
    Register <DataP_del<2>> equivalent to <DataP<3>> has been removed
    Register <DataP_del<1>> equivalent to <DataP<2>> has been removed
    Found 1-bit register for signal <DataP<0>>.
    Found 1-bit register for signal <DataN<0>>.
    Found 1-bit register for signal <DataP<1>>.
    Found 1-bit register for signal <DataP<2>>.
    Found 1-bit register for signal <DataP<3>>.
    Found 1-bit register for signal <DataN<1>>.
    Found 1-bit register for signal <DataN<2>>.
    Found 1-bit register for signal <DataN<3>>.
    Found 1-bit register for signal <DataP_del<3>>.
    Found 1-bit register for signal <DataN_del<3>>.
    Found 8-bit register for signal <DataOut>.
    Found 1-bit register for signal <EnImRam>.
    Found 8-bit register for signal <rdata>.
    Found 1-bit register for signal <Sub_Ped<7>>.
    Found 1-bit register for signal <Sub_Ped<6>>.
    Found 1-bit register for signal <Sub_Ped<5>>.
    Found 1-bit register for signal <Sub_Ped<4>>.
    Found 1-bit register for signal <Sub_Ped<3>>.
    Found 1-bit register for signal <Sub_Ped<2>>.
    Found 1-bit register for signal <Sub_Ped<1>>.
    Found 1-bit register for signal <Sub_Ped<0>>.
    Found 10-bit register for signal <AverData_med>.
    Found 1-bit register for signal <AverData<7>>.
    Found 1-bit register for signal <AverData<6>>.
    Found 1-bit register for signal <AverData<5>>.
    Found 1-bit register for signal <AverData<4>>.
    Found 1-bit register for signal <AverData<3>>.
    Found 1-bit register for signal <AverData<2>>.
    Found 1-bit register for signal <AverData<1>>.
    Found 1-bit register for signal <AverData<0>>.
    Found 1-bit register for signal <GroupValue_Up_LT>.
    Found 10-bit register for signal <DelayGroupAmp_mid>.
    Found 10-bit register for signal <DelayGroupAmp>.
    Found 10-bit register for signal <GroupSum>.
    Found 1-bit register for signal <GroupValue_Amp_Done>.
    Found 10-bit register for signal <GroupAmp>.
    Found 1-bit register for signal <FastTrigDes>.
    Found 1-bit register for signal <TrigDes>.
    Found 64-bit register for signal <TriggerData>.
    Found 10-bit register for signal <DelayReset>.
    Found 1-bit register for signal <AllReset>.
    Found 8-bit register for signal <Sub_ped_delay>.
    Found 10-bit adder for signal <Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT> created at line 588.
    Found 10-bit comparator lessequal for signal <n0043> created at line 590
    Found 10-bit comparator greater for signal <GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o> created at line 615
    WARNING:Xst:2404 -  FFs/Latches <Sub_ped_delay<9:8>> (without init value) have a constant value of 0 in block <ISERDES_8bit>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ISERDES_8bit> synthesized.

Synthesizing Unit <SRFF>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\SRFF.vhd".
    Found 1-bit register for signal <Trig>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SRFF> synthesized.

Synthesizing Unit <PhaseSW>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\PhaseSW.vhd".
        Fmax = 42000
        Fmin = 38000
        RefClock = 40000
WARNING:Xst:2935 - Signal 'Test', unconnected in block 'PhaseSW', is tied to its initial value (0000).
    Found 1-bit register for signal <Sync_TRG2>.
    Found 1-bit register for signal <Sync_TRG1>.
    Found 16-bit comparator greater for signal <PWR_13_o_SysClkCnt_out[15]_LessThan_2_o> created at line 101
    Found 16-bit comparator greater for signal <SysClkCnt_out[15]_PWR_13_o_LessThan_3_o> created at line 101
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PhaseSW> synthesized.

Synthesizing Unit <V_Counter_1>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\V_Counter.vhd".
        WIDTH = 16
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_12_o_add_0_OUT> created at line 33.
    Found 16-bit subtractor for signal <GND_12_o_GND_12_o_sub_2_OUT<15:0>> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <V_Counter_1> synthesized.

Synthesizing Unit <DLL_test>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\test\DLL_test.vhd".
    Summary:
	no macro.
Unit <DLL_test> synthesized.

Synthesizing Unit <V_Counter_2>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\V_Counter.vhd".
        WIDTH = 1
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <V_Counter_2> synthesized.

Synthesizing Unit <V_Counter_3>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\V_Counter.vhd".
        WIDTH = 7
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count<6>>.
    Found 1-bit register for signal <count<5>>.
    Found 1-bit register for signal <count<4>>.
    Found 1-bit register for signal <count<3>>.
    Found 1-bit register for signal <count<2>>.
    Found 1-bit register for signal <count<1>>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <V_Counter_3> synthesized.

Synthesizing Unit <Edge_Sensing>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\Edge_Sensing.vhd".
    Found 1-bit register for signal <Trig0>.
    Found 1-bit register for signal <Trig1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Edge_Sensing> synthesized.

Synthesizing Unit <V_Counter_5>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\LIB\V_Counter.vhd".
        WIDTH = 26
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_103_o_mux_4_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <V_Counter_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 16-bit addsub                                         : 2
 26-bit adder                                          : 1
# Registers                                            : 35
 1-bit register                                        : 20
 10-bit register                                       : 6
 16-bit register                                       : 2
 26-bit register                                       : 1
 64-bit register                                       : 1
 8-bit register                                        : 5
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <TriggerData_19> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_18> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_17> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_16> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_13> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_12> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_11> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <GroupSum_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <GroupSum_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_mid_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_mid_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GroupAmp_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GroupAmp_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TriggerData_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TriggerData_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <AverData_med_0> of sequential type is unconnected in block <ISERDES_8bit>.
WARNING:Xst:2677 - Node <AverData_med_9> of sequential type is unconnected in block <ISERDES_8bit>.

Synthesizing (advanced) Unit <ISERDES_8bit>.
INFO:Xst:3226 - The RAM <Mram_RamData> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata> <Sub_Ped>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ADC_CLK>       | rise     |
    |     enA            | connected to signal <EnImRam>       | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TestCnt<6:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ISERDES_8bit> synthesized (advanced).

Synthesizing (advanced) Unit <V_Counter_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <V_Counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <V_Counter_5>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <V_Counter_5> synthesized (advanced).
WARNING:Xst:2677 - Node <AverData_med_0> of sequential type is unconnected in block <ISERDES_8bit>.
WARNING:Xst:2677 - Node <AverData_med_9> of sequential type is unconnected in block <ISERDES_8bit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x8-bit single-port block Read Only RAM             : 1
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 16-bit updown counter                                 : 2
 26-bit up counter                                     : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <TriggerData_19> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_18> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_17> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_16> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_13> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_12> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TriggerData_11> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <GroupSum_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <GroupSum_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_mid_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_mid_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DelayGroupAmp_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GroupAmp_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GroupAmp_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TriggerData_0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TriggerData_1> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <TriggerData_10> in Unit <ISERDES_8bit> is equivalent to the following 45 FFs/Latches, which will be removed : <TriggerData_14> <TriggerData_20> <TriggerData_21> <TriggerData_22> <TriggerData_23> <TriggerData_24> <TriggerData_25> <TriggerData_26> <TriggerData_27> <TriggerData_28> <TriggerData_29> <TriggerData_30> <TriggerData_31> <TriggerData_32> <TriggerData_33> <TriggerData_34> <TriggerData_35> <TriggerData_36> <TriggerData_37> <TriggerData_38> <TriggerData_39> <TriggerData_40> <TriggerData_41> <TriggerData_42> <TriggerData_43> <TriggerData_44> <TriggerData_45> <TriggerData_46> <TriggerData_47> <TriggerData_48> <TriggerData_49> <TriggerData_50> <TriggerData_51> <TriggerData_52> <TriggerData_53> <TriggerData_54> <TriggerData_55> <TriggerData_56> <TriggerData_57> <TriggerData_58> <TriggerData_59> <TriggerData_60> <TriggerData_61> <TriggerData_62> <TriggerData_63> 
WARNING:Xst:2677 - Node <CntTest/count_25> of sequential type is unconnected in block <ISERDES_8bit>.

Optimizing unit <ISERDES_8bit> ...

Optimizing unit <PhaseSW> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ISERDES_8bit, actual ratio is 0.
FlipFlop PhaseSwitch/Sync_TRG2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <ISERDES_8bit> :
	Found 2-bit shift register for signal <DataN_01>.
	Found 2-bit shift register for signal <DataP_01>.
	Found 10-bit shift register for signal <AllReset>.
Unit <ISERDES_8bit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148
# Shift Registers                                      : 3
 10-bit shift register                                 : 1
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ISERDES_8bit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 264
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 61
#      LUT2                        : 25
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT4                        : 9
#      LUT4_L                      : 2
#      MUXCY                       : 86
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 152
#      FD                          : 74
#      FDCE                        : 2
#      FDE                         : 1
#      FDR                         : 34
#      FDRE                        : 40
#      IDDR                        : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 98
#      IBUFDS                      : 1
#      IBUFG                       : 3
#      IBUFGDS                     : 3
#      OBUF                        : 91
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 4vlx60ff1148-10 

 Number of Slices:                       94  out of  26624     0%  
 Number of Slice Flip Flops:            143  out of  53248     0%  
 Number of 4 input LUTs:                115  out of  53248     0%  
    Number used as logic:               112
    Number used as Shift registers:       3
 Number of IOs:                         423
 Number of bonded IOBs:                 102  out of    640    15%  
    IOB Flip Flops:                       9
 Number of FIFO16/RAMB16s:                1  out of    160     0%  
    Number used as RAMB16s:               1
 Number of GCLKs:                         7  out of     32    21%  
 Number of DCM_ADVs:                      1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
MuxClock_in                        | DCM_ADV:CLK2X+BUFG         | 92    |
ADC_DCO_LVDS<0>                    | IBUFGDS                    | 11    |
ADC_FCO_LVDS<0>                    | IBUFGDS                    | 8     |
MuxClock_in                        | DCM_ADV:CLK0               | 10    |
FCT_40                             | IBUFG                      | 16    |
Qclock                             | IBUFG                      | 17    |
PhaseSwitch/Sync_TRG1              | NONE(PhaseSwitch/Sync_TRG2)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Amp_Trig/CLRN_inv(XST_GND:G)       | NONE(Amp_Trig/Trig)    | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.799ns (Maximum Frequency: 172.435MHz)
   Minimum input arrival time before clock: 6.702ns
   Maximum output required time after clock: 5.574ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MuxClock_in'
  Clock period: 5.799ns (frequency: 172.435MHz)
  Total number of paths / destination ports: 628 / 161
-------------------------------------------------------------------------
Delay:               2.900ns (Levels of Logic = 10)
  Source:            GroupSum_2 (FF)
  Destination:       GroupValue_Amp_Done (FF)
  Source Clock:      MuxClock_in rising 2.0X
  Destination Clock: MuxClock_in rising 2.0X

  Data Path: GroupSum_2 to GroupValue_Amp_Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.602  GroupSum_2 (GroupSum_2)
     LUT2:I0->O            1   0.195   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<0> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<0> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>)
     MUXCY:CI->O           1   0.369   0.523  Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7> (Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>)
     LUT2:I1->O            1   0.195   0.000  GroupSum[9]_GroupLT_Trig_AND_43_o1 (GroupSum[9]_GroupLT_Trig_AND_43_o)
     FDE:D                     0.022          GroupValue_Amp_Done
    ----------------------------------------
    Total                      2.900ns (1.774ns logic, 1.125ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_DCO_LVDS<0>'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 0)
  Source:            Mshreg_DataN_01 (FF)
  Destination:       DataN_01 (FF)
  Source Clock:      ADC_DCO_LVDS<0> rising
  Destination Clock: ADC_DCO_LVDS<0> rising

  Data Path: Mshreg_DataN_01 to DataN_01
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   2.203   0.000  Mshreg_DataN_01 (Mshreg_DataN_01)
     FD:D                      0.022          DataN_01
    ----------------------------------------
    Total                      2.225ns (2.225ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FCT_40'
  Clock period: 2.466ns (frequency: 405.482MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               2.466ns (Levels of Logic = 17)
  Source:            PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:       PhaseSwitch/SysClkCnt/count_15 (FF)
  Source Clock:      FCT_40 rising
  Destination Clock: FCT_40 rising

  Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  PhaseSwitch/SysClkCnt/count_0 (PhaseSwitch/SysClkCnt/count_0)
     INV:I->O              1   0.358   0.000  PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0 (PhaseSwitch/SysClkCnt/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.366   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<0> (PhaseSwitch/SysClkCnt/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<1> (PhaseSwitch/SysClkCnt/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<2> (PhaseSwitch/SysClkCnt/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<3> (PhaseSwitch/SysClkCnt/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<4> (PhaseSwitch/SysClkCnt/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<5> (PhaseSwitch/SysClkCnt/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<6> (PhaseSwitch/SysClkCnt/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<7> (PhaseSwitch/SysClkCnt/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<8> (PhaseSwitch/SysClkCnt/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<9> (PhaseSwitch/SysClkCnt/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<10> (PhaseSwitch/SysClkCnt/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<11> (PhaseSwitch/SysClkCnt/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<12> (PhaseSwitch/SysClkCnt/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<13> (PhaseSwitch/SysClkCnt/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.044   0.000  PhaseSwitch/SysClkCnt/Mcount_count_cy<14> (PhaseSwitch/SysClkCnt/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.360   0.000  PhaseSwitch/SysClkCnt/Mcount_count_xor<15> (PhaseSwitch/Result<15>)
     FDRE:D                    0.022          PhaseSwitch/SysClkCnt/count_15
    ----------------------------------------
    Total                      2.466ns (2.089ns logic, 0.377ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Qclock'
  Clock period: 2.466ns (frequency: 405.482MHz)
  Total number of paths / destination ports: 168 / 33
-------------------------------------------------------------------------
Delay:               2.466ns (Levels of Logic = 17)
  Source:            PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:       PhaseSwitch/TimingCnt/count_15 (FF)
  Source Clock:      Qclock rising
  Destination Clock: Qclock rising

  Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  PhaseSwitch/TimingCnt/count_0 (PhaseSwitch/TimingCnt/count_0)
     INV:I->O              1   0.358   0.000  PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0 (PhaseSwitch/TimingCnt/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.366   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<0> (PhaseSwitch/TimingCnt/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<1> (PhaseSwitch/TimingCnt/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<2> (PhaseSwitch/TimingCnt/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<3> (PhaseSwitch/TimingCnt/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<4> (PhaseSwitch/TimingCnt/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<5> (PhaseSwitch/TimingCnt/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<6> (PhaseSwitch/TimingCnt/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<7> (PhaseSwitch/TimingCnt/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<8> (PhaseSwitch/TimingCnt/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<9> (PhaseSwitch/TimingCnt/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<10> (PhaseSwitch/TimingCnt/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<11> (PhaseSwitch/TimingCnt/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<12> (PhaseSwitch/TimingCnt/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<13> (PhaseSwitch/TimingCnt/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<14> (PhaseSwitch/TimingCnt/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.360   0.000  PhaseSwitch/TimingCnt/Mcount_count_xor<15> (PhaseSwitch/Result<15>1)
     FDRE:D                    0.022          PhaseSwitch/TimingCnt/count_15
    ----------------------------------------
    Total                      2.466ns (2.089ns logic, 0.377ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ADC_DCO_LVDS<0>'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 1)
  Source:            ADCInDataLVDS<4> (PAD)
  Destination:       IDDR_inst (FF)
  Destination Clock: ADC_DCO_LVDS<0> rising

  Data Path: ADCInDataLVDS<4> to IDDR_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  Data_LVDS_signal (SDATA)
     IDDR:D                    5.377          IDDR_inst
    ----------------------------------------
    Total                      6.702ns (6.342ns logic, 0.360ns route)
                                       (94.6% logic, 5.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MuxClock_in'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              5.574ns (Levels of Logic = 2)
  Source:            CntTest/count_24 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      MuxClock_in rising 2.0X

  Data Path: CntTest/count_24 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.360   0.702  CntTest/count_24 (CntTest/count_24)
     LUT3:I0->O            1   0.195   0.360  Led11 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.574ns (4.512ns logic, 1.062ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADC_FCO_LVDS<0>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            DataOut_7 (FF)
  Destination:       Test<7> (PAD)
  Source Clock:      ADC_FCO_LVDS<0> rising

  Data Path: DataOut_7 to Test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  DataOut_7 (DataOut_7)
     OBUF:I->O                 3.957          Test_7_OBUF (Test<7>)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PhaseSwitch/Sync_TRG1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.474ns (Levels of Logic = 2)
  Source:            PhaseSwitch/Sync_TRG2 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      PhaseSwitch/Sync_TRG1 rising

  Data Path: PhaseSwitch/Sync_TRG2 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.360   0.602  PhaseSwitch/Sync_TRG2 (PhaseSwitch/Sync_TRG2)
     LUT3:I1->O            1   0.195   0.360  Led11 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.474ns (4.512ns logic, 0.962ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADC_DCO_LVDS<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>|    2.225|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_FCO_LVDS<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>|    0.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.466|         |         |         |
Qclock         |    2.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    2.900|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PhaseSwitch/Sync_TRG1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    3.118|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.466|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.24 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 268888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   11 (   0 filtered)

