$date
	Wed Jan  3 14:32:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! data_out [1:0] $end
$var reg 4 " data_in [3:0] $end
$scope module encoder_unit $end
$var wire 4 # data_in [3:0] $end
$var wire 2 $ data_out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#100
b1 !
b1 $
b10 "
b10 #
#200
b10 !
b10 $
b100 "
b100 #
#300
b11 !
b11 $
b1000 "
b1000 #
#400
