{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 12:57:37 2018 " "Info: Processing started: Wed May 02 12:57:37 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off CHO_SIGYE -c CHO_SIGYE " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off CHO_SIGYE -c CHO_SIGYE" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "CHO_SIGYE EPXA4F672C3 " "Info: Selected device EPXA4F672C3 for design \"CHO_SIGYE\"" {  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "CLK automatically " "Info: Promoted cell \"CLK\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "CLK2 automatically " "Info: Promoted cell \"CLK2\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "CLK1 automatically " "Info: Promoted cell \"CLK1\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed May 02 2018 12:57:38 " "Info: Started fitting attempt 1 on Wed May 02 2018 at 12:57:38" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "0 " "Info: Overall column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "0 " "Info: Overall row FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "1 " "Info: Maximum column FastTrack interconnect = 1%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "5 " "Info: Maximum row FastTrack interconnect = 5%" {  } {  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.053 ns register register " "Info: Estimated most critical path is register to register delay of 13.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.219 ns) 0.219 ns CLK_COUNT\[3\] 1 REG LAB_7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.219 ns) = 0.219 ns; Loc. = LAB_7_N2; Fanout = 4; REG Node = 'CLK_COUNT\[3\]'" {  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "" { CLK_COUNT[3] } "NODE_NAME" } "" } } { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(1.207 ns) 1.671 ns reduce_nor~407 2 COMB LAB_6_N2 3 " "Info: 2: + IC(0.245 ns) + CELL(1.207 ns) = 1.671 ns; Loc. = LAB_6_N2; Fanout = 3; COMB Node = 'reduce_nor~407'" {  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "1.452 ns" { CLK_COUNT[3] reduce_nor~407 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.795 ns) + CELL(1.207 ns) 6.673 ns reduce_nor~408 3 COMB LAB_11_O2 2 " "Info: 3: + IC(3.795 ns) + CELL(1.207 ns) = 6.673 ns; Loc. = LAB_11_O2; Fanout = 2; COMB Node = 'reduce_nor~408'" {  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "5.002 ns" { reduce_nor~407 reduce_nor~408 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(1.207 ns) 8.125 ns reduce_nor~0 4 COMB LAB_11_O2 7 " "Info: 4: + IC(0.245 ns) + CELL(1.207 ns) = 8.125 ns; Loc. = LAB_11_O2; Fanout = 7; COMB Node = 'reduce_nor~0'" {  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "1.452 ns" { reduce_nor~408 reduce_nor~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.981 ns) + CELL(0.947 ns) 13.053 ns CLK_COUNT\[17\] 5 REG LAB_8_O2 3 " "Info: 5: + IC(3.981 ns) + CELL(0.947 ns) = 13.053 ns; Loc. = LAB_8_O2; Fanout = 3; REG Node = 'CLK_COUNT\[17\]'" {  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "4.928 ns" { reduce_nor~0 CLK_COUNT[17] } "NODE_NAME" } "" } } { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.787 ns 36.67 % " "Info: Total cell delay = 4.787 ns ( 36.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.266 ns 63.33 % " "Info: Total interconnect delay = 8.266 ns ( 63.33 % )" {  } {  } 0}  } { { "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" "" { Report "D:/lyj/CHO_SIGYE/db/CHO_SIGYE_cmp.qrpt" Compiler "CHO_SIGYE" "UNKNOWN" "V1" "D:/lyj/CHO_SIGYE/db/CHO_SIGYE.quartus_db" { Floorplan "D:/lyj/CHO_SIGYE/" "" "13.053 ns" { CLK_COUNT[3] reduce_nor~407 reduce_nor~408 reduce_nor~0 CLK_COUNT[17] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "1 " "Info: Fitter placement operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "1 " "Info: Fitter routing operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 12:57:42 2018 " "Info: Processing ended: Wed May 02 12:57:42 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
