Active-HDL 13.0.376.8320 2024-01-31 19:58:57

Elaboration top modules:
Verilog Module                memory_tb


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
memory_tb               | modules |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
memory                  | modules |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
modules                 | None
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+memory_tb memory_tb


The performance of simulation is reduced. Version Student Edition
