Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Wed Mar 20 14:18:04 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                           34
Number of nets:                           105
Number of cells:                           53
Number of combinational cells:             52
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         14
Number of references:                      16

Combinational area:              11121.087326
Buf/Inv area:                      393.414917
Noncombinational area:            9258.466195
Macro/Black Box area:            50667.683594
Net Interconnect area:            6070.040387

Total cell area:                 71047.237115
Total area:                      77117.277502

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  -------------------  --------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes       Design
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
riscv                             71047.2371    100.0     98.0996     0.0000      0.0000  riscv
dp                                70949.1375     99.9   4326.2933  2492.1361  50667.6836  Datapath
dp/instr_mem                          0.0000      0.0      0.0000     0.0000      0.0000  instructionmemory
dp/rf                             13463.0245     18.9   6696.6944  6766.3301      0.0000  RegFile
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
Total                                                  11121.0873  9258.4662  50667.6836


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_90J2_122_6004     str      1   308.6995      0.4%
  DP_OP_93J2_125_5120     str      1    41.7846      0.1%
  DW01_add            apparch      1    21.0940      0.0%
  DW_cmp              apparch     12   918.8281      1.3%
  DW_leftsh              astr      1   536.7517      0.8%
  DW_rightsh             astr      3  1430.3231      2.0%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  2   350.4841      0.5%
  Total:                          19  3257.4809      4.6%

Subtotal of datapath(DP_OP) cell area:  350.4841  0.5%  (estimated)
Total synthetic cell area:              3257.4809  4.6%  (estimated)

1
