
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001164                       # Number of seconds simulated
sim_ticks                                  1164463500                       # Number of ticks simulated
final_tick                                 1164463500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20323                       # Simulator instruction rate (inst/s)
host_op_rate                                    33993                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49467428                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652956                       # Number of bytes of host memory used
host_seconds                                    23.54                       # Real time elapsed on the host
sim_insts                                      478399                       # Number of instructions simulated
sim_ops                                        800197                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2018880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2054976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8512                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8512                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31545                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           133                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 133                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           30997966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1733742621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1764740587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      30997966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          30997966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7309804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7309804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7309804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          30997966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1733742621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1772050391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       564.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31538.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000111116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64480                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 105                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32109                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         133                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2054528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2054976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8512                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2099                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1977                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1983                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1947                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1972                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1940                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1997                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1940                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2089                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2063                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2072                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2019                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1982                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1164319500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32109                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   133                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23711                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     7994                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      220                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      172                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2289                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     900.613368                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    796.573097                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    278.549228                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            71      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           88      3.84%      6.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           83      3.63%     10.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           24      1.05%     11.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           68      2.97%     14.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           39      1.70%     16.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           35      1.53%     17.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           40      1.75%     19.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1841     80.43%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2289                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            2948                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     133.513002                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7588.644192                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        36096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2018432                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 30997966.016109563410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1733357894.000112295151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6155624.457099771127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          564                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31545                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          133                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18581250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    945719500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    889572750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32945.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29980.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   6688516.92                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     362388250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                964300750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   160510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11288.65                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30038.65                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1764.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1764.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.83                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     13.78                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.39                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.22                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     29824                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       99                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.90                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.44                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       36111.89                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.83                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8310960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4409790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                113418900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  584640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             175702500                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               5046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        127831620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46270080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          96479640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               640747650                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             550.251382                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             765901500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4584500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       26520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     365181750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    120495500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      367356750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    280325000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8046780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4276965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                115789380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             179724420                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               5533920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        127332870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         45575040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          94202700                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               643789995                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             552.864040                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             755790750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5776500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       26780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     357995500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    118684250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      376051750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    279175500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35281                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35281                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               887                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                34902                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     306                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                145                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           34902                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31777                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3125                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          701                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      510732                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2013                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           570                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       65469                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           182                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2328928                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              55757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         487841                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35281                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2205054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2012                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1283                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     65332                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   461                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2263298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.361793                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.760537                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1837720     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32311      1.43%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   393267     17.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2263298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015149                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.209470                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   146951                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1706663                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    283068                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                125610                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1006                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 814978                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1441                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1006                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   258321                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  249934                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1931                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    297272                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1454834                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 813234                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   742                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    323                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1353193                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13990                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              909709                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1609807                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1043866                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4263                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                895598                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14111                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    303626                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               315915                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2549                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                96                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     686351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125078                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1003683                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               357                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        13721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2263298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.443460                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.730557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1584297     70.00%     70.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              354319     15.65%     85.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              324682     14.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2263298                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    38      0.12%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.78%      0.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.16%      1.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.06%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   123      0.38%      1.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.38%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  31506     97.74%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   123      0.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            125356     12.49%     12.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                363881     36.25%     48.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     48.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     48.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 204      0.02%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.04%     48.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  121      0.01%     48.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.01%     48.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 230      0.02%     48.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.02%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              19      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     48.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                66130      6.59%     55.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1691      0.17%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444819     44.32%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            464      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1003683                       # Type of FU issued
system.cpu.iq.rate                           0.430964                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       32234                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3408402                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            569901                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       553460                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              894853                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             252772                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       252465                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 462836                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  447725                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              154                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1340                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          860                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        195381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1006                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1831                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                244438                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              811429                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               687                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                315915                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2549                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125033                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                244398                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            178                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          916                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1094                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1001861                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                510729                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1822                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       512742                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    33583                       # Number of branches executed
system.cpu.iew.exec_stores                       2013                       # Number of stores executed
system.cpu.iew.exec_rate                     0.430181                       # Inst execution rate
system.cpu.iew.wb_sent                         806182                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        805925                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    222541                       # num instructions producing a value
system.cpu.iew.wb_consumers                    262561                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.346050                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.847578                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10240                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          125008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               994                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2262024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.353753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.720288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1790050     79.13%     79.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       143751      6.35%     85.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       328223     14.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2262024                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               478399                       # Number of instructions committed
system.cpu.commit.committedOps                 800197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         316264                       # Number of memory references committed
system.cpu.commit.loads                        314575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      33213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     252404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    673365                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  174                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       125100     15.63%     15.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           357536     44.68%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            167      0.02%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.05%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             116      0.01%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.02%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.03%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.02%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           19      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           57      0.01%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           64391      8.05%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1260      0.16%     68.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       250184     31.27%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            800197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                328223                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2744238                       # The number of ROB reads
system.cpu.rob.rob_writes                     1622150                       # The number of ROB writes
system.cpu.timesIdled                             339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           65630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      478399                       # Number of Instructions Simulated
system.cpu.committedOps                        800197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.868171                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.868171                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.205416                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.205416                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1423320                       # number of integer regfile reads
system.cpu.int_regfile_writes                  393316                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4168                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   251917                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    167502                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256654                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  581051                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.572410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.075040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            275500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.572410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2566295                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2566295                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       127318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          127318                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1546                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data       128864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128865                       # number of overall hits
system.cpu.dcache.overall_hits::total          128865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125329                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        62497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62497                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       125472                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125472                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       187969                       # number of overall misses
system.cpu.dcache.overall_misses::total        187969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6421796000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6421796000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20169500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6441965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6441965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6441965500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6441965500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       252647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       252647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254336                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254336                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316834                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.496064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.496064                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084665                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.493332                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.493332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.593273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.593273                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51239.505621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51239.505621                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 141045.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 141045.454545                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51341.857147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51341.857147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34271.425075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34271.425075                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1122473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.287123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.dcache.writebacks::total               189                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       125099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125099                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       125099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       125099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17309500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17309500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3770060500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3770060500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3809183500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3809183500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.084665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099809                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94841.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94841.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121045.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121045.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 120641.936000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 120641.936000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104887.399464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104887.399464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120456.107896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120456.107896                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31559                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.745724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.911197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.745724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523433                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        64422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64422                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        64422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64422                       # number of overall hits
system.cpu.icache.overall_hits::total           64422                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          910                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           910                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          910                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            910                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          910                       # number of overall misses
system.cpu.icache.overall_misses::total           910                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    103063999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103063999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    103063999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103063999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    103063999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103063999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        65332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65332                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013929                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013929                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013929                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013929                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013929                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 113257.141758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 113257.141758                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 113257.141758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 113257.141758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 113257.141758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 113257.141758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          778                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          778                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          778                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          778                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72244999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72244999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72244999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72244999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72244999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72244999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011908                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011908                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011908                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011908                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92859.895887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92859.895887                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92859.895887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92859.895887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92859.895887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92859.895887                       # average overall mshr miss latency
system.cpu.icache.replacements                    713                       # number of replacements
system.l2bus.snoop_filter.tot_requests          64673                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              128                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               32257                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           323                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             60027                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                143                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               143                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32258                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2268                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        94804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   97072                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        49792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2035904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2085696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28079                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              60479                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002166                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.046491                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    60348     99.78%     99.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                      131      0.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                60479                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             32716500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1944496                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79057999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               6.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.024289                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  32589                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32110                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.014917                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.019994                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    50.948204                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3668.056092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000005                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.012439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.895522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2365                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1625                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292830                       # Number of tag accesses
system.l2cache.tags.data_accesses              292830                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          190                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          190                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          213                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          280                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             213                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              77                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 290                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            213                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             77                       # number of overall hits
system.l2cache.overall_hits::total                290                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          565                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        31412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31977                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           565                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         31545                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32110                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          565                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        31545                       # number of overall misses
system.l2cache.overall_misses::total            32110                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16987000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16987000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     68898000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3743960500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3812858500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     68898000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3760947500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3829845500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     68898000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3760947500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3829845500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          190                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          190                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          143                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          778                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31479                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          778                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31622                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32400                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          778                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31622                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32400                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.930070                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.930070                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.726221                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.997872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.991320                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.726221                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.997565                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.991049                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.726221                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.997565                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.991049                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 127721.804511                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 127721.804511                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 121943.362832                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119188.860945                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119237.530100                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 121943.362832                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119224.837534                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119272.672065                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 121943.362832                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119224.837534                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119272.672065                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            133                       # number of writebacks
system.l2cache.writebacks::total                  133                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          565                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        31412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31977                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          565                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        31545                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32110                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          565                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        31545                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32110                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     14327000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     14327000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     57618000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3115720500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3173338500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     57618000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3130047500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3187665500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     57618000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3130047500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3187665500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.930070                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.930070                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.726221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.997872                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.991320                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.726221                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.997565                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.991049                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.726221                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.997565                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.991049                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 107721.804511                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 107721.804511                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 101978.761062                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99188.860945                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99238.155549                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 101978.761062                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99224.837534                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99273.294924                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 101978.761062                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99224.837534                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99273.294924                       # average overall mshr miss latency
system.l2cache.replacements                     28014                       # number of replacements
system.l3bus.snoop_filter.tot_requests          60059                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        27970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               64                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               31976                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty           266                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             43409                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          31976                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        92168                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2063488                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             15725                       # Total snoops (count)
system.l3bus.snoopTraffic                        8512                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              47834                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.001338                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.036554                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    47770     99.87%     99.87% # Request fanout histogram
system.l3bus.snoop_fanout::1                       64      0.13%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                47834                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             30295500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            80272500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               6.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            11863.453062                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  32242                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                32109                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.004142                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   186.277554                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 11677.175509                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011369                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.712718                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.724088                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2364                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        13914                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               547981                       # Number of tag accesses
system.l3cache.tags.data_accesses              547981                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks          133                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total          133                       # number of WritebackDirty hits
system.l3cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          564                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data        31412                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        31976                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           564                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         31545                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             32109                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          564                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        31545                       # number of overall misses
system.l3cache.overall_misses::total            32109                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     13130000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     13130000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     52542000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data   2833001000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2885543000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     52542000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   2846131000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2898673000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     52542000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   2846131000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2898673000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks          133                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total          133                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          564                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data        31412                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        31976                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          564                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        31545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           32109                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          564                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        31545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          32109                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 98721.804511                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 98721.804511                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 93159.574468                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90188.494843                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90240.899425                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 93159.574468                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90224.472975                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90276.028528                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 93159.574468                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90224.472975                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90276.028528                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks            133                       # number of writebacks
system.l3cache.writebacks::total                  133                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          564                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data        31412                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        31976                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          564                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        31545                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        32109                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          564                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        31545                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        32109                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      9805000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      9805000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38442000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2047701000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2086143000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     38442000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   2057506000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2095948000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     38442000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   2057506000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2095948000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 73721.804511                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 73721.804511                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68159.574468                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65188.494843                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 65240.899425                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68159.574468                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65224.472975                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 65276.028528                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68159.574468                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65224.472975                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 65276.028528                       # average overall mshr miss latency
system.l3cache.replacements                     15725                       # number of replacements
system.membus.snoop_filter.tot_requests         47770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        15681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1164463500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15528                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31976                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        79879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        79879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      2063488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      2063488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2063488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32109                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24151000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           88168250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
