# ==== This file is used for checking your design spec ==== #
# ==== Values are measured with packet1 pattern ==== #
# ==== Please fill up this form ==== #

Maximum operating frequency: 215(MHz)

Performance Gain: 1.76
POST-SIM cycle: 4.65 (ns)
POST-SIM latency: 1215205 (ns)
Post layout area: 336312.65 (um^2)
Post layout total power: 24.3 (mW)

# of DRC violations: 0
Status of LVS check: pass