// Seed: 1770879551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_2 = -1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_1;
  final
  `define pp_3 0
  wire id_4;
  wire id_5;
  assign `pp_3 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_5 = 1;
  assign module_0.id_2 = 0;
endmodule
