# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
# Date created = 21:26:26  August 17, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rtc_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6F17C8
set_global_assignment -name TOP_LEVEL_ENTITY rtc_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:26:26  AUGUST 17, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE rtl/uarttx.v
set_global_assignment -name VERILOG_FILE rtl/rtc_time.v
set_global_assignment -name VERILOG_FILE rtl/rtc_test.v
set_global_assignment -name VERILOG_FILE rtl/i2c_com.v
set_global_assignment -name VERILOG_FILE rtl/ds1302_module.v
set_global_assignment -name VERILOG_FILE rtl/cmd_control.v
set_global_assignment -name VERILOG_FILE rtl/clkdiv.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to CLK_50M
set_location_assignment PIN_M2 -to rx
set_location_assignment PIN_N1 -to tx
set_location_assignment PIN_N8 -to DS1302_RST
set_location_assignment PIN_P6 -to DS1302_SCLK
set_location_assignment PIN_M8 -to DS1302_SIO
set_location_assignment PIN_N13 -to RSTn
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK_50M
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DS1302_RST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DS1302_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DS1302_SIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RSTn
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rx
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to tx
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top