library verilog;
use verilog.vl_types.all;
entity tb_trigger_pulse_gen is
end tb_trigger_pulse_gen;
