-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pool1 is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of pool1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pool1_pool1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=428743,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=7572,HLS_SYN_LUT=5529,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_11160 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000010001000101100000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_37 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv21_2F44 : STD_LOGIC_VECTOR (20 downto 0) := "000000010111101000100";
    constant ap_const_lv19_BD1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000101111010001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inp_img : STD_LOGIC_VECTOR (63 downto 0);
    signal out_img : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal inp_img_read_reg_1755 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_2091 : STD_LOGIC_VECTOR (61 downto 0);
    signal phi_mul_load_reg_2102 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln1_reg_2110 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_load29_reg_2286 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal p_load28_reg_2291 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load27_reg_2296 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_ap_start : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_ap_done : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_ap_idle : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_ap_ready : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_p_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_942_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_942_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_735_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_735_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_528_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_528_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_321_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_321_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_114_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_583_mux_case_114_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_ap_start : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_ap_done : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_ap_idle : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_ap_ready : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld : STD_LOGIC;
    signal gmem_0_AWVALID : STD_LOGIC;
    signal gmem_0_AWREADY : STD_LOGIC;
    signal gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_WVALID : STD_LOGIC;
    signal gmem_0_WREADY : STD_LOGIC;
    signal gmem_0_ARVALID : STD_LOGIC;
    signal gmem_0_ARREADY : STD_LOGIC;
    signal gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RVALID : STD_LOGIC;
    signal gmem_0_RREADY : STD_LOGIC;
    signal gmem_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_0_BVALID : STD_LOGIC;
    signal gmem_0_BREADY : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_583_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal empty_39_fu_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_54386_fu_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_52379_fu_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_50372_fu_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_48365_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_46358_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_44351_fu_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_42344_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_40337_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_38330_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_36323_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_34316_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_32309_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_30302_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_28295_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_26288_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_24281_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_22274_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_20267_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_18260_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_16253_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_14246_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_12239_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_10232_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_8225_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_6218_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_4211_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2204_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_53197_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_51190_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_49183_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_47176_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_45169_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_43162_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_41155_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_39148_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_37141_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_35134_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_33127_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_31120_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_29113_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_27106_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2599_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2392_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2185_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1978_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1771_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1564_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1357_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1150_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_943_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_736_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_529_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_322_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_115_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_38_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_37_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln51_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln57_fu_927_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul16_fu_92 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal add_ln51_1_fu_869_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal icmp_ln51_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_96 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal add_ln51_2_fu_875_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal c_fu_112 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln51_fu_887_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast9_fu_893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_41_fu_897_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pool1_pool1_Pipeline_L4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54386 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52379 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50372 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48365 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46358 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44351 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42344 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40337 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38330 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36323 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34316 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32309 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30302 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28295 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26288 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24281 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22274 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20267 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18260 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16253 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14246 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12239 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10232 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8225 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6218 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4211 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2204 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53197 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51190 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49183 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47176 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45169 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43162 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41155 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39148 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37141 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35134 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33127 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31120 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29113 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27106 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2599 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2392 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2185 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1978 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1771 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1564 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1357 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1150 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_943 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_736 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_529 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_322 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_115 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln57 : IN STD_LOGIC_VECTOR (61 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        mux_case_54385_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54385_out_ap_vld : OUT STD_LOGIC;
        mux_case_52378_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52378_out_ap_vld : OUT STD_LOGIC;
        mux_case_50371_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50371_out_ap_vld : OUT STD_LOGIC;
        mux_case_48364_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48364_out_ap_vld : OUT STD_LOGIC;
        mux_case_46357_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46357_out_ap_vld : OUT STD_LOGIC;
        mux_case_44350_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44350_out_ap_vld : OUT STD_LOGIC;
        mux_case_42343_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42343_out_ap_vld : OUT STD_LOGIC;
        mux_case_40336_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40336_out_ap_vld : OUT STD_LOGIC;
        mux_case_38329_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38329_out_ap_vld : OUT STD_LOGIC;
        mux_case_36322_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36322_out_ap_vld : OUT STD_LOGIC;
        mux_case_34315_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34315_out_ap_vld : OUT STD_LOGIC;
        mux_case_32308_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32308_out_ap_vld : OUT STD_LOGIC;
        mux_case_30301_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30301_out_ap_vld : OUT STD_LOGIC;
        mux_case_28294_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28294_out_ap_vld : OUT STD_LOGIC;
        mux_case_26287_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26287_out_ap_vld : OUT STD_LOGIC;
        mux_case_24280_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24280_out_ap_vld : OUT STD_LOGIC;
        mux_case_22273_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22273_out_ap_vld : OUT STD_LOGIC;
        mux_case_20266_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20266_out_ap_vld : OUT STD_LOGIC;
        mux_case_18259_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18259_out_ap_vld : OUT STD_LOGIC;
        mux_case_16252_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16252_out_ap_vld : OUT STD_LOGIC;
        mux_case_14245_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14245_out_ap_vld : OUT STD_LOGIC;
        mux_case_12238_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12238_out_ap_vld : OUT STD_LOGIC;
        mux_case_10231_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10231_out_ap_vld : OUT STD_LOGIC;
        mux_case_8224_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8224_out_ap_vld : OUT STD_LOGIC;
        mux_case_6217_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6217_out_ap_vld : OUT STD_LOGIC;
        mux_case_4210_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4210_out_ap_vld : OUT STD_LOGIC;
        mux_case_2203_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2203_out_ap_vld : OUT STD_LOGIC;
        mux_case_53196_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53196_out_ap_vld : OUT STD_LOGIC;
        mux_case_51189_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51189_out_ap_vld : OUT STD_LOGIC;
        mux_case_49182_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49182_out_ap_vld : OUT STD_LOGIC;
        mux_case_47175_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47175_out_ap_vld : OUT STD_LOGIC;
        mux_case_45168_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45168_out_ap_vld : OUT STD_LOGIC;
        mux_case_43161_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43161_out_ap_vld : OUT STD_LOGIC;
        mux_case_41154_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41154_out_ap_vld : OUT STD_LOGIC;
        mux_case_39147_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39147_out_ap_vld : OUT STD_LOGIC;
        mux_case_37140_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37140_out_ap_vld : OUT STD_LOGIC;
        mux_case_35133_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35133_out_ap_vld : OUT STD_LOGIC;
        mux_case_33126_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33126_out_ap_vld : OUT STD_LOGIC;
        mux_case_31119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31119_out_ap_vld : OUT STD_LOGIC;
        mux_case_29112_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29112_out_ap_vld : OUT STD_LOGIC;
        mux_case_27105_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27105_out_ap_vld : OUT STD_LOGIC;
        mux_case_2598_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_out_ap_vld : OUT STD_LOGIC;
        mux_case_2391_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_out_ap_vld : OUT STD_LOGIC;
        mux_case_2184_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_out_ap_vld : OUT STD_LOGIC;
        mux_case_1977_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_out_ap_vld : OUT STD_LOGIC;
        mux_case_1770_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_out_ap_vld : OUT STD_LOGIC;
        mux_case_1563_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_out_ap_vld : OUT STD_LOGIC;
        mux_case_1356_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_out_ap_vld : OUT STD_LOGIC;
        mux_case_1149_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_out_ap_vld : OUT STD_LOGIC;
        mux_case_942_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_out_ap_vld : OUT STD_LOGIC;
        mux_case_735_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_out_ap_vld : OUT STD_LOGIC;
        mux_case_528_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_out_ap_vld : OUT STD_LOGIC;
        mux_case_321_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_out_ap_vld : OUT STD_LOGIC;
        mux_case_114_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_out_ap_vld : OUT STD_LOGIC );
    end component;


    component pool1_pool1_Pipeline_L5_L6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54385_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52378_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50371_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48364_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46357_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44350_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42343_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40336_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38329_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36322_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34315_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32308_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30301_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28294_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26287_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24280_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22273_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20266_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18259_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16252_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14245_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12238_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10231_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8224_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6217_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4210_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2203_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53196_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51189_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49182_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47175_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45168_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43161_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41154_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39147_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37140_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35133_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33126_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31119_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29112_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27105_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln51 : IN STD_LOGIC_VECTOR (61 downto 0);
        phi_mul : IN STD_LOGIC_VECTOR (18 downto 0);
        inp_img : IN STD_LOGIC_VECTOR (63 downto 0);
        line_buffer_2D_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_1_out_ap_vld : OUT STD_LOGIC;
        mux_case_54_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_52_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_50_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_48_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_46_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_44_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_42_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_40_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_38_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_36_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_34_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_32_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_30_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_28_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_26_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_24_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_22_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_20_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_18_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_16_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_14_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_12_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_10_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_8_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_6_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_4_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_3_out_ap_vld : OUT STD_LOGIC;
        mux_case_53_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_51_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_49_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_47_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_45_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_43_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_41_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_39_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_37_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_35_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_33_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_31_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_29_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_27_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_25_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_23_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_21_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_19_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_17_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_15_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_13_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_11_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_7_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_5_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_2_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC );
    end component;


    component pool1_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        inp_img : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_img : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component pool1_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_pool1_Pipeline_L4_fu_583 : component pool1_pool1_Pipeline_L4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pool1_Pipeline_L4_fu_583_ap_start,
        ap_done => grp_pool1_Pipeline_L4_fu_583_ap_done,
        ap_idle => grp_pool1_Pipeline_L4_fu_583_ap_idle,
        ap_ready => grp_pool1_Pipeline_L4_fu_583_ap_ready,
        m_axi_gmem_0_AWVALID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_0_AWADDR => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => ap_const_logic_0,
        m_axi_gmem_0_WDATA => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => ap_const_logic_0,
        m_axi_gmem_0_BREADY => grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        empty => empty_39_fu_332,
        mux_case_54386 => mux_case_54386_fu_328,
        mux_case_52379 => mux_case_52379_fu_324,
        mux_case_50372 => mux_case_50372_fu_320,
        mux_case_48365 => mux_case_48365_fu_316,
        mux_case_46358 => mux_case_46358_fu_312,
        mux_case_44351 => mux_case_44351_fu_308,
        mux_case_42344 => mux_case_42344_fu_304,
        mux_case_40337 => mux_case_40337_fu_300,
        mux_case_38330 => mux_case_38330_fu_296,
        mux_case_36323 => mux_case_36323_fu_292,
        mux_case_34316 => mux_case_34316_fu_288,
        mux_case_32309 => mux_case_32309_fu_284,
        mux_case_30302 => mux_case_30302_fu_280,
        mux_case_28295 => mux_case_28295_fu_276,
        mux_case_26288 => mux_case_26288_fu_272,
        mux_case_24281 => mux_case_24281_fu_268,
        mux_case_22274 => mux_case_22274_fu_264,
        mux_case_20267 => mux_case_20267_fu_260,
        mux_case_18260 => mux_case_18260_fu_256,
        mux_case_16253 => mux_case_16253_fu_252,
        mux_case_14246 => mux_case_14246_fu_248,
        mux_case_12239 => mux_case_12239_fu_244,
        mux_case_10232 => mux_case_10232_fu_240,
        mux_case_8225 => mux_case_8225_fu_236,
        mux_case_6218 => mux_case_6218_fu_232,
        mux_case_4211 => mux_case_4211_fu_228,
        mux_case_2204 => mux_case_2204_fu_224,
        mux_case_53197 => mux_case_53197_fu_220,
        mux_case_51190 => mux_case_51190_fu_216,
        mux_case_49183 => mux_case_49183_fu_212,
        mux_case_47176 => mux_case_47176_fu_208,
        mux_case_45169 => mux_case_45169_fu_204,
        mux_case_43162 => mux_case_43162_fu_200,
        mux_case_41155 => mux_case_41155_fu_196,
        mux_case_39148 => mux_case_39148_fu_192,
        mux_case_37141 => mux_case_37141_fu_188,
        mux_case_35134 => mux_case_35134_fu_184,
        mux_case_33127 => mux_case_33127_fu_180,
        mux_case_31120 => mux_case_31120_fu_176,
        mux_case_29113 => mux_case_29113_fu_172,
        mux_case_27106 => mux_case_27106_fu_168,
        mux_case_2599 => mux_case_2599_fu_164,
        mux_case_2392 => mux_case_2392_fu_160,
        mux_case_2185 => mux_case_2185_fu_156,
        mux_case_1978 => mux_case_1978_fu_152,
        mux_case_1771 => mux_case_1771_fu_148,
        mux_case_1564 => mux_case_1564_fu_144,
        mux_case_1357 => mux_case_1357_fu_140,
        mux_case_1150 => mux_case_1150_fu_136,
        mux_case_943 => mux_case_943_fu_132,
        mux_case_736 => mux_case_736_fu_128,
        mux_case_529 => mux_case_529_fu_124,
        mux_case_322 => mux_case_322_fu_120,
        mux_case_115 => mux_case_115_fu_116,
        sext_ln57 => trunc_ln1_reg_2110,
        p_out => grp_pool1_Pipeline_L4_fu_583_p_out,
        p_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_p_out_ap_vld,
        mux_case_54385_out => grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out,
        mux_case_54385_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out_ap_vld,
        mux_case_52378_out => grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out,
        mux_case_52378_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out_ap_vld,
        mux_case_50371_out => grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out,
        mux_case_50371_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out_ap_vld,
        mux_case_48364_out => grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out,
        mux_case_48364_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out_ap_vld,
        mux_case_46357_out => grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out,
        mux_case_46357_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out_ap_vld,
        mux_case_44350_out => grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out,
        mux_case_44350_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out_ap_vld,
        mux_case_42343_out => grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out,
        mux_case_42343_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out_ap_vld,
        mux_case_40336_out => grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out,
        mux_case_40336_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out_ap_vld,
        mux_case_38329_out => grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out,
        mux_case_38329_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out_ap_vld,
        mux_case_36322_out => grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out,
        mux_case_36322_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out_ap_vld,
        mux_case_34315_out => grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out,
        mux_case_34315_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out_ap_vld,
        mux_case_32308_out => grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out,
        mux_case_32308_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out_ap_vld,
        mux_case_30301_out => grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out,
        mux_case_30301_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out_ap_vld,
        mux_case_28294_out => grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out,
        mux_case_28294_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out_ap_vld,
        mux_case_26287_out => grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out,
        mux_case_26287_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out_ap_vld,
        mux_case_24280_out => grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out,
        mux_case_24280_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out_ap_vld,
        mux_case_22273_out => grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out,
        mux_case_22273_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out_ap_vld,
        mux_case_20266_out => grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out,
        mux_case_20266_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out_ap_vld,
        mux_case_18259_out => grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out,
        mux_case_18259_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out_ap_vld,
        mux_case_16252_out => grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out,
        mux_case_16252_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out_ap_vld,
        mux_case_14245_out => grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out,
        mux_case_14245_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out_ap_vld,
        mux_case_12238_out => grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out,
        mux_case_12238_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out_ap_vld,
        mux_case_10231_out => grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out,
        mux_case_10231_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out_ap_vld,
        mux_case_8224_out => grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out,
        mux_case_8224_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out_ap_vld,
        mux_case_6217_out => grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out,
        mux_case_6217_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out_ap_vld,
        mux_case_4210_out => grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out,
        mux_case_4210_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out_ap_vld,
        mux_case_2203_out => grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out,
        mux_case_2203_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out_ap_vld,
        mux_case_53196_out => grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out,
        mux_case_53196_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out_ap_vld,
        mux_case_51189_out => grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out,
        mux_case_51189_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out_ap_vld,
        mux_case_49182_out => grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out,
        mux_case_49182_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out_ap_vld,
        mux_case_47175_out => grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out,
        mux_case_47175_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out_ap_vld,
        mux_case_45168_out => grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out,
        mux_case_45168_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out_ap_vld,
        mux_case_43161_out => grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out,
        mux_case_43161_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out_ap_vld,
        mux_case_41154_out => grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out,
        mux_case_41154_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out_ap_vld,
        mux_case_39147_out => grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out,
        mux_case_39147_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out_ap_vld,
        mux_case_37140_out => grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out,
        mux_case_37140_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out_ap_vld,
        mux_case_35133_out => grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out,
        mux_case_35133_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out_ap_vld,
        mux_case_33126_out => grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out,
        mux_case_33126_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out_ap_vld,
        mux_case_31119_out => grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out,
        mux_case_31119_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out_ap_vld,
        mux_case_29112_out => grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out,
        mux_case_29112_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out_ap_vld,
        mux_case_27105_out => grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out,
        mux_case_27105_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out_ap_vld,
        mux_case_2598_out => grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out,
        mux_case_2598_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out_ap_vld,
        mux_case_2391_out => grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out,
        mux_case_2391_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out_ap_vld,
        mux_case_2184_out => grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out,
        mux_case_2184_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out_ap_vld,
        mux_case_1977_out => grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out,
        mux_case_1977_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out_ap_vld,
        mux_case_1770_out => grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out,
        mux_case_1770_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out_ap_vld,
        mux_case_1563_out => grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out,
        mux_case_1563_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out_ap_vld,
        mux_case_1356_out => grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out,
        mux_case_1356_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out_ap_vld,
        mux_case_1149_out => grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out,
        mux_case_1149_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out_ap_vld,
        mux_case_942_out => grp_pool1_Pipeline_L4_fu_583_mux_case_942_out,
        mux_case_942_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_942_out_ap_vld,
        mux_case_735_out => grp_pool1_Pipeline_L4_fu_583_mux_case_735_out,
        mux_case_735_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_735_out_ap_vld,
        mux_case_528_out => grp_pool1_Pipeline_L4_fu_583_mux_case_528_out,
        mux_case_528_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_528_out_ap_vld,
        mux_case_321_out => grp_pool1_Pipeline_L4_fu_583_mux_case_321_out,
        mux_case_321_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_321_out_ap_vld,
        mux_case_114_out => grp_pool1_Pipeline_L4_fu_583_mux_case_114_out,
        mux_case_114_out_ap_vld => grp_pool1_Pipeline_L4_fu_583_mux_case_114_out_ap_vld);

    grp_pool1_Pipeline_L5_L6_fu_700 : component pool1_pool1_Pipeline_L5_L6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pool1_Pipeline_L5_L6_fu_700_ap_start,
        ap_done => grp_pool1_Pipeline_L5_L6_fu_700_ap_done,
        ap_idle => grp_pool1_Pipeline_L5_L6_fu_700_ap_idle,
        ap_ready => grp_pool1_Pipeline_L5_L6_fu_700_ap_ready,
        m_axi_gmem_0_AWVALID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => gmem_0_WREADY,
        m_axi_gmem_0_WDATA => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => gmem_0_BVALID,
        m_axi_gmem_0_BREADY => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        p_reload => grp_pool1_Pipeline_L4_fu_583_p_out,
        mux_case_54385_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out,
        mux_case_52378_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out,
        mux_case_50371_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out,
        mux_case_48364_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out,
        mux_case_46357_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out,
        mux_case_44350_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out,
        mux_case_42343_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out,
        mux_case_40336_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out,
        mux_case_38329_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out,
        mux_case_36322_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out,
        mux_case_34315_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out,
        mux_case_32308_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out,
        mux_case_30301_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out,
        mux_case_28294_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out,
        mux_case_26287_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out,
        mux_case_24280_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out,
        mux_case_22273_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out,
        mux_case_20266_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out,
        mux_case_18259_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out,
        mux_case_16252_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out,
        mux_case_14245_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out,
        mux_case_12238_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out,
        mux_case_10231_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out,
        mux_case_8224_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out,
        mux_case_6217_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out,
        mux_case_4210_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out,
        mux_case_2203_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out,
        mux_case_53196_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out,
        mux_case_51189_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out,
        mux_case_49182_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out,
        mux_case_47175_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out,
        mux_case_45168_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out,
        mux_case_43161_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out,
        mux_case_41154_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out,
        mux_case_39147_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out,
        mux_case_37140_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out,
        mux_case_35133_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out,
        mux_case_33126_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out,
        mux_case_31119_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out,
        mux_case_29112_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out,
        mux_case_27105_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out,
        mux_case_2598_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out,
        mux_case_2391_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out,
        mux_case_2184_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out,
        mux_case_1977_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out,
        mux_case_1770_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out,
        mux_case_1563_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out,
        mux_case_1356_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out,
        mux_case_1149_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out,
        mux_case_942_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_942_out,
        mux_case_735_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_735_out,
        mux_case_528_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_528_out,
        mux_case_321_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_321_out,
        mux_case_114_reload => grp_pool1_Pipeline_L4_fu_583_mux_case_114_out,
        empty_13 => p_load27_reg_2296,
        empty_14 => p_load28_reg_2291,
        empty => p_load29_reg_2286,
        sext_ln51 => trunc_ln_reg_2091,
        phi_mul => phi_mul_load_reg_2102,
        inp_img => inp_img_read_reg_1755,
        line_buffer_2D_1_out => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out,
        line_buffer_2D_1_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld,
        mux_case_54_out_i => mux_case_54386_fu_328,
        mux_case_54_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o,
        mux_case_54_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld,
        mux_case_52_out_i => mux_case_52379_fu_324,
        mux_case_52_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o,
        mux_case_52_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld,
        mux_case_50_out_i => mux_case_50372_fu_320,
        mux_case_50_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o,
        mux_case_50_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld,
        mux_case_48_out_i => mux_case_48365_fu_316,
        mux_case_48_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o,
        mux_case_48_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld,
        mux_case_46_out_i => mux_case_46358_fu_312,
        mux_case_46_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o,
        mux_case_46_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld,
        mux_case_44_out_i => mux_case_44351_fu_308,
        mux_case_44_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o,
        mux_case_44_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld,
        mux_case_42_out_i => mux_case_42344_fu_304,
        mux_case_42_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o,
        mux_case_42_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld,
        mux_case_40_out_i => mux_case_40337_fu_300,
        mux_case_40_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o,
        mux_case_40_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld,
        mux_case_38_out_i => mux_case_38330_fu_296,
        mux_case_38_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o,
        mux_case_38_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld,
        mux_case_36_out_i => mux_case_36323_fu_292,
        mux_case_36_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o,
        mux_case_36_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld,
        mux_case_34_out_i => mux_case_34316_fu_288,
        mux_case_34_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o,
        mux_case_34_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld,
        mux_case_32_out_i => mux_case_32309_fu_284,
        mux_case_32_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o,
        mux_case_32_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld,
        mux_case_30_out_i => mux_case_30302_fu_280,
        mux_case_30_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o,
        mux_case_30_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld,
        mux_case_28_out_i => mux_case_28295_fu_276,
        mux_case_28_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o,
        mux_case_28_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld,
        mux_case_26_out_i => mux_case_26288_fu_272,
        mux_case_26_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o,
        mux_case_26_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld,
        mux_case_24_out_i => mux_case_24281_fu_268,
        mux_case_24_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o,
        mux_case_24_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld,
        mux_case_22_out_i => mux_case_22274_fu_264,
        mux_case_22_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o,
        mux_case_22_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld,
        mux_case_20_out_i => mux_case_20267_fu_260,
        mux_case_20_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o,
        mux_case_20_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld,
        mux_case_18_out_i => mux_case_18260_fu_256,
        mux_case_18_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o,
        mux_case_18_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld,
        mux_case_16_out_i => mux_case_16253_fu_252,
        mux_case_16_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o,
        mux_case_16_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld,
        mux_case_14_out_i => mux_case_14246_fu_248,
        mux_case_14_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o,
        mux_case_14_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld,
        mux_case_12_out_i => mux_case_12239_fu_244,
        mux_case_12_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o,
        mux_case_12_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld,
        mux_case_10_out_i => mux_case_10232_fu_240,
        mux_case_10_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o,
        mux_case_10_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld,
        mux_case_8_out_i => mux_case_8225_fu_236,
        mux_case_8_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o,
        mux_case_8_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld,
        mux_case_6_out_i => mux_case_6218_fu_232,
        mux_case_6_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o,
        mux_case_6_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld,
        mux_case_4_out_i => mux_case_4211_fu_228,
        mux_case_4_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o,
        mux_case_4_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld,
        line_buffer_2D_3_out => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out,
        line_buffer_2D_3_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld,
        mux_case_53_out_i => mux_case_53197_fu_220,
        mux_case_53_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o,
        mux_case_53_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld,
        mux_case_51_out_i => mux_case_51190_fu_216,
        mux_case_51_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o,
        mux_case_51_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld,
        mux_case_49_out_i => mux_case_49183_fu_212,
        mux_case_49_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o,
        mux_case_49_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld,
        mux_case_47_out_i => mux_case_47176_fu_208,
        mux_case_47_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o,
        mux_case_47_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld,
        mux_case_45_out_i => mux_case_45169_fu_204,
        mux_case_45_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o,
        mux_case_45_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld,
        mux_case_43_out_i => mux_case_43162_fu_200,
        mux_case_43_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o,
        mux_case_43_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld,
        mux_case_41_out_i => mux_case_41155_fu_196,
        mux_case_41_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o,
        mux_case_41_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld,
        mux_case_39_out_i => mux_case_39148_fu_192,
        mux_case_39_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o,
        mux_case_39_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld,
        mux_case_37_out_i => mux_case_37141_fu_188,
        mux_case_37_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o,
        mux_case_37_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld,
        mux_case_35_out_i => mux_case_35134_fu_184,
        mux_case_35_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o,
        mux_case_35_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld,
        mux_case_33_out_i => mux_case_33127_fu_180,
        mux_case_33_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o,
        mux_case_33_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld,
        mux_case_31_out_i => mux_case_31120_fu_176,
        mux_case_31_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o,
        mux_case_31_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld,
        mux_case_29_out_i => mux_case_29113_fu_172,
        mux_case_29_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o,
        mux_case_29_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld,
        mux_case_27_out_i => mux_case_27106_fu_168,
        mux_case_27_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o,
        mux_case_27_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld,
        mux_case_25_out_i => mux_case_2599_fu_164,
        mux_case_25_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o,
        mux_case_25_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld,
        mux_case_23_out_i => mux_case_2392_fu_160,
        mux_case_23_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o,
        mux_case_23_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld,
        mux_case_21_out_i => mux_case_2185_fu_156,
        mux_case_21_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o,
        mux_case_21_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld,
        mux_case_19_out_i => mux_case_1978_fu_152,
        mux_case_19_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o,
        mux_case_19_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld,
        mux_case_17_out_i => mux_case_1771_fu_148,
        mux_case_17_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o,
        mux_case_17_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld,
        mux_case_15_out_i => mux_case_1564_fu_144,
        mux_case_15_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o,
        mux_case_15_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld,
        mux_case_13_out_i => mux_case_1357_fu_140,
        mux_case_13_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o,
        mux_case_13_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld,
        mux_case_11_out_i => mux_case_1150_fu_136,
        mux_case_11_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o,
        mux_case_11_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld,
        mux_case_9_out_i => mux_case_943_fu_132,
        mux_case_9_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o,
        mux_case_9_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld,
        mux_case_7_out_i => mux_case_736_fu_128,
        mux_case_7_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o,
        mux_case_7_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld,
        mux_case_5_out_i => mux_case_529_fu_124,
        mux_case_5_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o,
        mux_case_5_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld,
        mux_case_3_out_i => mux_case_322_fu_120,
        mux_case_3_out_o => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o,
        mux_case_3_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld,
        line_buffer_2D_2_out => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out,
        line_buffer_2D_2_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld,
        p_out => grp_pool1_Pipeline_L5_L6_fu_700_p_out,
        p_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld,
        p_out1 => grp_pool1_Pipeline_L5_L6_fu_700_p_out1,
        p_out1_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld,
        p_out2 => grp_pool1_Pipeline_L5_L6_fu_700_p_out2,
        p_out2_ap_vld => grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld);

    control_s_axi_U : component pool1_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        inp_img => inp_img,
        out_img => out_img,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component pool1_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem_0_ARVALID,
        I_CH0_ARREADY => gmem_0_ARREADY,
        I_CH0_ARADDR => gmem_0_ARADDR,
        I_CH0_ARLEN => gmem_0_ARLEN,
        I_CH0_RVALID => gmem_0_RVALID,
        I_CH0_RREADY => gmem_0_RREADY,
        I_CH0_RDATA => gmem_0_RDATA,
        I_CH0_RFIFONUM => gmem_0_RFIFONUM,
        I_CH0_AWVALID => gmem_0_AWVALID,
        I_CH0_AWREADY => gmem_0_AWREADY,
        I_CH0_AWADDR => gmem_0_AWADDR,
        I_CH0_AWLEN => gmem_0_AWLEN,
        I_CH0_WVALID => gmem_0_WVALID,
        I_CH0_WREADY => gmem_0_WREADY,
        I_CH0_WDATA => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA,
        I_CH0_WSTRB => grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB,
        I_CH0_BVALID => gmem_0_BVALID,
        I_CH0_BREADY => gmem_0_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pool1_Pipeline_L4_fu_583_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool1_Pipeline_L4_fu_583_ap_ready = ap_const_logic_1)) then 
                    grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool1_Pipeline_L5_L6_fu_700_ap_ready = ap_const_logic_1)) then 
                    grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_fu_112 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln51_fu_881_p2 = ap_const_lv1_0))) then 
                c_fu_112 <= add_ln51_fu_887_p2;
            end if; 
        end if;
    end process;

    phi_mul16_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul16_fu_92 <= ap_const_lv21_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln51_fu_881_p2 = ap_const_lv1_0))) then 
                phi_mul16_fu_92 <= add_ln51_1_fu_869_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_96 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln51_fu_881_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_96 <= add_ln51_2_fu_875_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                empty_37_fu_104 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                empty_38_fu_108 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                empty_39_fu_332 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                empty_fu_100 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                inp_img_read_reg_1755 <= inp_img;
                trunc_ln_reg_2091 <= out_img(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_10232_fu_240 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_1150_fu_136 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_115_fu_116 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_12239_fu_244 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_1357_fu_140 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_14246_fu_248 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_1564_fu_144 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_16253_fu_252 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_1771_fu_148 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_18260_fu_256 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_1978_fu_152 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_20267_fu_260 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_2185_fu_156 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_2204_fu_224 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_22274_fu_264 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_2392_fu_160 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_24281_fu_268 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_2599_fu_164 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_26288_fu_272 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_27106_fu_168 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_28295_fu_276 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_29113_fu_172 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_30302_fu_280 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_31120_fu_176 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_322_fu_120 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_32309_fu_284 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_33127_fu_180 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_34316_fu_288 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_35134_fu_184 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_36323_fu_292 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_37141_fu_188 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_38330_fu_296 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_39148_fu_192 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_40337_fu_300 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_41155_fu_196 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_4211_fu_228 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_42344_fu_304 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_43162_fu_200 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_44351_fu_308 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_45169_fu_204 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_46358_fu_312 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_47176_fu_208 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_48365_fu_316 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_49183_fu_212 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_50372_fu_320 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_51190_fu_216 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_52379_fu_324 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_529_fu_124 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_53197_fu_220 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_54386_fu_328 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_6218_fu_232 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_736_fu_128 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_8225_fu_236 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                mux_case_943_fu_132 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                p_load27_reg_2296 <= empty_38_fu_108;
                p_load28_reg_2291 <= empty_37_fu_104;
                p_load29_reg_2286 <= empty_fu_100;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                phi_mul_load_reg_2102 <= phi_mul_fu_96;
                trunc_ln1_reg_2110 <= empty_41_fu_897_p2(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state20, ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state13, grp_pool1_Pipeline_L4_fu_583_ap_done, grp_pool1_Pipeline_L5_L6_fu_700_ap_done, gmem_0_AWREADY, gmem_0_ARREADY, gmem_0_BVALID, ap_CS_fsm_state15, icmp_ln51_fu_881_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln51_fu_881_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_pool1_Pipeline_L4_fu_583_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_pool1_Pipeline_L5_L6_fu_700_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((gmem_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln51_1_fu_869_p2 <= std_logic_vector(unsigned(phi_mul16_fu_92) + unsigned(ap_const_lv21_2F44));
    add_ln51_2_fu_875_p2 <= std_logic_vector(unsigned(phi_mul_fu_96) + unsigned(ap_const_lv19_BD1));
    add_ln51_fu_887_p2 <= std_logic_vector(unsigned(c_fu_112) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_pool1_Pipeline_L4_fu_583_ap_done)
    begin
        if ((grp_pool1_Pipeline_L4_fu_583_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_700_ap_done)
    begin
        if ((grp_pool1_Pipeline_L5_L6_fu_700_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(gmem_0_BVALID)
    begin
        if ((gmem_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(gmem_0_AWREADY)
    begin
        if ((gmem_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state20, gmem_0_BVALID)
    begin
        if (((gmem_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, gmem_0_BVALID)
    begin
        if (((gmem_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_41_fu_897_p2 <= std_logic_vector(unsigned(p_cast9_fu_893_p1) + unsigned(inp_img_read_reg_1755));

    gmem_0_ARADDR_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state13, grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR, gmem_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln57_fu_927_p1)
    begin
        if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_0_ARADDR <= sext_ln57_fu_927_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_ARADDR <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARADDR <= grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR;
        else 
            gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARLEN_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state13, grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN, gmem_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_0_ARLEN <= ap_const_lv64_37(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_ARLEN <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARLEN <= grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN;
        else 
            gmem_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state13, grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID, gmem_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_ARVALID <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARVALID <= grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID;
        else 
            gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_AWADDR_assign_proc : process(ap_CS_fsm_state2, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR, gmem_0_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln51_fu_850_p1)
    begin
        if (((gmem_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_0_AWADDR <= sext_ln51_fu_850_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_AWADDR <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR;
        else 
            gmem_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_AWLEN_assign_proc : process(ap_CS_fsm_state2, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN, gmem_0_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_0_AWLEN <= ap_const_lv64_11160(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_AWLEN <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN;
        else 
            gmem_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID, gmem_0_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_AWVALID <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID;
        else 
            gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_BREADY_assign_proc : process(ap_CS_fsm_state20, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY, gmem_0_BVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_BREADY <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY;
        else 
            gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_RREADY_assign_proc : process(ap_CS_fsm_state13, grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY, grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_RREADY <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_RREADY <= grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY;
        else 
            gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_WVALID_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem_0_WVALID <= grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID;
        else 
            gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_pool1_Pipeline_L4_fu_583_ap_start <= grp_pool1_Pipeline_L4_fu_583_ap_start_reg;
    grp_pool1_Pipeline_L5_L6_fu_700_ap_start <= grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg;
    icmp_ln51_fu_881_p2 <= "1" when (c_fu_112 = ap_const_lv7_60) else "0";
    p_cast9_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul16_fu_92),64));
        sext_ln51_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2091),64));

        sext_ln57_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_2110),64));

end behav;
