{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 21:01:15 2010 " "Info: Processing started: Fri Jul 16 21:01:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "recorder.v(250) " "Warning (10275): Verilog HDL Module Instantiation warning at recorder.v(250): ignored dangling comma in List of Port Connections" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "recorder.v 1 1 " "Warning: Using design file recorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 recorder " "Info: Found entity 1: recorder" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recorder " "Info: Elaborating entity \"recorder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 recorder.v(159) " "Warning (10230): Verilog HDL assignment warning at recorder.v(159): truncated value with size 32 to match size of target (4)" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 recorder.v(160) " "Warning (10230): Verilog HDL assignment warning at recorder.v(160): truncated value with size 32 to match size of target (4)" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VERI_UNNAMED_PORT_NOT_CONNECTED" "0 pll1 recorder.v(250) " "Info (10266): Verilog HDL Module Instantiation information at recorder.v(250): instance \"pll1\" connects port 0 to an empty expression" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 10266 "Verilog HDL Module Instantiation information at %3!s!: instance \"%2!s!\" connects port %1!d! to an empty expression" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg_decode.v 1 1 " "Warning: Using design file seg_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decode " "Info: Found entity 1: seg_decode" {  } { { "seg_decode.v" "" { Text "/home/lucaspeng/dclab/exp3/seg_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decode seg_decode:s0 " "Info: Elaborating entity \"seg_decode\" for hierarchy \"seg_decode:s0\"" {  } { { "recorder.v" "s0" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "recorder.v" "pll1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c.v 1 1 " "Warning: Using design file i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c1 " "Info: Elaborating entity \"i2c\" for hierarchy \"i2c:i2c1\"" {  } { { "recorder.v" "i2c1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"start_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"send_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_counter i2c.v(29) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(29): object \"send_counter\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(73) " "Warning (10230): Verilog HDL assignment warning at i2c.v(73): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c.v(77) " "Warning (10230): Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (7)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Warning: Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram1 " "Info: Elaborating entity \"sram\" for hierarchy \"sram:sram1\"" {  } { { "recorder.v" "sram1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sram.v(47) " "Warning (10230): Verilog HDL assignment warning at sram.v(47): truncated value with size 32 to match size of target (18)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_buffer sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"io_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_buffer sram.v(75) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(75): inferring latch(es) for variable \"data_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[0\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[0\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[1\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[1\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[2\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[2\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[3\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[3\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[4\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[4\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[5\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[5\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[6\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[6\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[7\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[7\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[8\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[8\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[9\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[9\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[10\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[10\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[11\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[11\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[12\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[12\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[13\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[13\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[14\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[14\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[15\] sram.v(84) " "Info (10041): Inferred latch for \"data_buffer\[15\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[0\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[0\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[1\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[1\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[2\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[2\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[3\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[3\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[4\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[4\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[5\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[5\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[6\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[6\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[7\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[7\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[8\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[8\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[9\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[9\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[10\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[10\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[11\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[11\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[12\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[12\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[13\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[13\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[14\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[14\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[15\] sram.v(84) " "Info (10041): Inferred latch for \"io_buffer\[15\]\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe sram.v(84) " "Info (10041): Inferred latch for \"oe\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we sram.v(84) " "Info (10041): Inferred latch for \"we\" at sram.v(84)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Warning: Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Info: Found entity 1: adc" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc1 " "Info: Elaborating entity \"adc\" for hierarchy \"adc:adc1\"" {  } { { "recorder.v" "adc1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc.v(49) " "Warning (10230): Verilog HDL assignment warning at adc.v(49): truncated value with size 32 to match size of target (5)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 adc.v(54) " "Warning (10230): Verilog HDL assignment warning at adc.v(54): truncated value with size 32 to match size of target (18)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dac.v 1 1 " "Warning: Using design file dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Info: Found entity 1: dac" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac1 " "Info: Elaborating entity \"dac\" for hierarchy \"dac:dac1\"" {  } { { "recorder.v" "dac1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(34) " "Warning (10230): Verilog HDL assignment warning at dac.v(34): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac.v(36) " "Warning (10230): Verilog HDL assignment warning at dac.v(36): truncated value with size 32 to match size of target (4)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(39) " "Warning (10230): Verilog HDL assignment warning at dac.v(39): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "recorder.v" "debounce1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debounce.v(26) " "Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "recorder.v" "Div1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "recorder.v" "Div2" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "recorder.v" "Mod0" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Info: Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Info: Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Info: Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 160 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Info: Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Info: Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 159 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l6m " "Info: Found entity 1: lpm_divide_l6m" {  } { { "db/lpm_divide_l6m.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/lpm_divide_l6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[10\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[10\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[9\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[9\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[8\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[8\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[11\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[11\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[5\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[5\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[6\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[6\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[4\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[4\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[7\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[7\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[2\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[2\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[1\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[1\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[0\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[0\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[3\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[3\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[13\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[13\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[14\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[14\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[12\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[12\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[15\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[15\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[0\] sram:sram1\|addr_o\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[0\]\" to the node \"sram:sram1\|addr_o\[0\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[1\] sram:sram1\|addr_o\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[1\]\" to the node \"sram:sram1\|addr_o\[1\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[2\] sram:sram1\|addr_o\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[2\]\" to the node \"sram:sram1\|addr_o\[2\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[3\] sram:sram1\|addr_o\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[3\]\" to the node \"sram:sram1\|addr_o\[3\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[4\] sram:sram1\|addr_o\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[4\]\" to the node \"sram:sram1\|addr_o\[4\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[5\] sram:sram1\|addr_o\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[5\]\" to the node \"sram:sram1\|addr_o\[5\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[6\] sram:sram1\|addr_o\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[6\]\" to the node \"sram:sram1\|addr_o\[6\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[7\] sram:sram1\|addr_o\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[7\]\" to the node \"sram:sram1\|addr_o\[7\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[8\] sram:sram1\|addr_o\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[8\]\" to the node \"sram:sram1\|addr_o\[8\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[9\] sram:sram1\|addr_o\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[9\]\" to the node \"sram:sram1\|addr_o\[9\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[10\] sram:sram1\|addr_o\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[10\]\" to the node \"sram:sram1\|addr_o\[10\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[11\] sram:sram1\|addr_o\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[11\]\" to the node \"sram:sram1\|addr_o\[11\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[12\] sram:sram1\|addr_o\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[12\]\" to the node \"sram:sram1\|addr_o\[12\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[13\] sram:sram1\|addr_o\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[13\]\" to the node \"sram:sram1\|addr_o\[13\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[14\] sram:sram1\|addr_o\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[14\]\" to the node \"sram:sram1\|addr_o\[14\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[15\] sram:sram1\|addr_o\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[15\]\" to the node \"sram:sram1\|addr_o\[15\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[16\] sram:sram1\|addr_o\[16\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[16\]\" to the node \"sram:sram1\|addr_o\[16\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dac:dac1\|addr\[17\] sram:sram1\|addr_o\[17\] " "Warning: Converted the fan-out from the tri-state buffer \"dac:dac1\|addr\[17\]\" to the node \"sram:sram1\|addr_o\[17\]\" into an OR gate" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[0\] " "Warning: Latch sram:sram1\|io_buffer\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[1\] " "Warning: Latch sram:sram1\|io_buffer\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[2\] " "Warning: Latch sram:sram1\|io_buffer\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[3\] " "Warning: Latch sram:sram1\|io_buffer\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[4\] " "Warning: Latch sram:sram1\|io_buffer\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[5\] " "Warning: Latch sram:sram1\|io_buffer\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[6\] " "Warning: Latch sram:sram1\|io_buffer\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[7\] " "Warning: Latch sram:sram1\|io_buffer\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[8\] " "Warning: Latch sram:sram1\|io_buffer\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[9\] " "Warning: Latch sram:sram1\|io_buffer\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[10\] " "Warning: Latch sram:sram1\|io_buffer\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[11\] " "Warning: Latch sram:sram1\|io_buffer\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[12\] " "Warning: Latch sram:sram1\|io_buffer\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[13\] " "Warning: Latch sram:sram1\|io_buffer\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[14\] " "Warning: Latch sram:sram1\|io_buffer\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[15\] " "Warning: Latch sram:sram1\|io_buffer\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ub GND " "Warning (13410): Pin \"ub\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lb GND " "Warning (13410): Pin \"lb\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[1\] GND " "Warning (13410): Pin \"b\[1\]\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[2\] GND " "Warning (13410): Pin \"b\[2\]\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[6\] VCC " "Warning (13410): Pin \"b\[6\]\" is stuck at VCC" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div2\|lpm_divide_iem:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_q2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1122 " "Info: Implemented 1122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Info: Implemented 95 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "995 " "Info: Implemented 995 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 21:01:22 2010 " "Info: Processing ended: Fri Jul 16 21:01:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 21:01:23 2010 " "Info: Processing started: Fri Jul 16 21:01:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "recorder EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"recorder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|_clk0 6 25 0 0 " "Info: Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:i2c1\|clk_slow\[3\]  " "Info: Automatically promoted node i2c:i2c1\|clk_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:i2c1\|clk_slow\[3\]~8 " "Info: Destination node i2c:i2c1\|clk_slow\[3\]~8" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|comb~37  " "Info: Automatically promoted node sram:sram1\|comb~37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|comb~37 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|oe~3  " "Info: Automatically promoted node sram:sram1\|oe~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|oe " "Info: Destination node sram:sram1\|oe" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|we " "Info: Destination node sram:sram1\|we" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|we } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll1\|altpll:altpll_component\|pll clk\[0\] clk " "Warning: PLL \"pll:pll1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 250 0 0 } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.351 ns register register " "Info: Estimated most critical path is register to register delay of 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|data_buffer\[14\] 1 REG LAB_X10_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y22; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|data_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.420 ns) 1.027 ns adc:adc1\|data\[14\]~29 2 COMB LAB_X7_Y22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.420 ns) = 1.027 ns; Loc. = LAB_X7_Y22; Fanout = 2; COMB Node = 'adc:adc1\|data\[14\]~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.027 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.438 ns) 2.351 ns sram:sram1\|io_buffer\[14\] 3 REG LAB_X9_Y24 1 " "Info: 3: + IC(0.886 ns) + CELL(0.438 ns) = 2.351 ns; Loc. = LAB_X9_Y24; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.324 ns" { adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.858 ns ( 36.50 % ) " "Info: Total cell delay = 0.858 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 63.50 % ) " "Info: Total interconnect delay = 1.493 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.351 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "111 " "Warning: Found 111 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[0\] 0 " "Info: Pin \"addr_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[1\] 0 " "Info: Pin \"addr_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[2\] 0 " "Info: Pin \"addr_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[3\] 0 " "Info: Pin \"addr_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[4\] 0 " "Info: Pin \"addr_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[5\] 0 " "Info: Pin \"addr_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[6\] 0 " "Info: Pin \"addr_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[7\] 0 " "Info: Pin \"addr_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[8\] 0 " "Info: Pin \"addr_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[9\] 0 " "Info: Pin \"addr_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[10\] 0 " "Info: Pin \"addr_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[11\] 0 " "Info: Pin \"addr_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[12\] 0 " "Info: Pin \"addr_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[13\] 0 " "Info: Pin \"addr_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[14\] 0 " "Info: Pin \"addr_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[15\] 0 " "Info: Pin \"addr_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[16\] 0 " "Info: Pin \"addr_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_out\[17\] 0 " "Info: Pin \"addr_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[0\] 0 " "Info: Pin \"io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[1\] 0 " "Info: Pin \"io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[2\] 0 " "Info: Pin \"io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[3\] 0 " "Info: Pin \"io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[4\] 0 " "Info: Pin \"io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[5\] 0 " "Info: Pin \"io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[6\] 0 " "Info: Pin \"io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[7\] 0 " "Info: Pin \"io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[8\] 0 " "Info: Pin \"io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[9\] 0 " "Info: Pin \"io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[10\] 0 " "Info: Pin \"io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[11\] 0 " "Info: Pin \"io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[12\] 0 " "Info: Pin \"io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[13\] 0 " "Info: Pin \"io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[14\] 0 " "Info: Pin \"io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[15\] 0 " "Info: Pin \"io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[0\] 0 " "Info: Pin \"addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[1\] 0 " "Info: Pin \"addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[2\] 0 " "Info: Pin \"addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[3\] 0 " "Info: Pin \"addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[4\] 0 " "Info: Pin \"addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[5\] 0 " "Info: Pin \"addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[6\] 0 " "Info: Pin \"addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[7\] 0 " "Info: Pin \"addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[8\] 0 " "Info: Pin \"addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[9\] 0 " "Info: Pin \"addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[10\] 0 " "Info: Pin \"addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[11\] 0 " "Info: Pin \"addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[12\] 0 " "Info: Pin \"addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[13\] 0 " "Info: Pin \"addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[14\] 0 " "Info: Pin \"addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[15\] 0 " "Info: Pin \"addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[16\] 0 " "Info: Pin \"addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[17\] 0 " "Info: Pin \"addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ce 0 " "Info: Pin \"ce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe 0 " "Info: Pin \"oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we 0 " "Info: Pin \"we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ub 0 " "Info: Pin \"ub\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lb 0 " "Info: Pin \"lb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdat 0 " "Info: Pin \"dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_clk 0 " "Info: Pin \"i2c_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_dat 0 " "Info: Pin \"i2c_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Info: Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[0\] 0 " "Info: Pin \"a1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[1\] 0 " "Info: Pin \"a1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[2\] 0 " "Info: Pin \"a1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[3\] 0 " "Info: Pin \"a1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[4\] 0 " "Info: Pin \"a1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[5\] 0 " "Info: Pin \"a1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1\[6\] 0 " "Info: Pin \"a1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[0\] 0 " "Info: Pin \"a0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[1\] 0 " "Info: Pin \"a0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[2\] 0 " "Info: Pin \"a0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[3\] 0 " "Info: Pin \"a0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[4\] 0 " "Info: Pin \"a0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[5\] 0 " "Info: Pin \"a0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0\[6\] 0 " "Info: Pin \"a0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Info: Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[4\] 0 " "Info: Pin \"b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[5\] 0 " "Info: Pin \"b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[6\] 0 " "Info: Pin \"b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[0\] 0 " "Info: Pin \"c3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[1\] 0 " "Info: Pin \"c3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[2\] 0 " "Info: Pin \"c3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[3\] 0 " "Info: Pin \"c3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[4\] 0 " "Info: Pin \"c3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[5\] 0 " "Info: Pin \"c3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3\[6\] 0 " "Info: Pin \"c3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[0\] 0 " "Info: Pin \"c2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[1\] 0 " "Info: Pin \"c2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[2\] 0 " "Info: Pin \"c2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[3\] 0 " "Info: Pin \"c2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[4\] 0 " "Info: Pin \"c2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[5\] 0 " "Info: Pin \"c2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2\[6\] 0 " "Info: Pin \"c2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[0\] 0 " "Info: Pin \"c1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[1\] 0 " "Info: Pin \"c1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[2\] 0 " "Info: Pin \"c1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[3\] 0 " "Info: Pin \"c1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[4\] 0 " "Info: Pin \"c1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[5\] 0 " "Info: Pin \"c1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1\[6\] 0 " "Info: Pin \"c1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[0\] 0 " "Info: Pin \"c0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[1\] 0 " "Info: Pin \"c0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[2\] 0 " "Info: Pin \"c0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[3\] 0 " "Info: Pin \"c0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[4\] 0 " "Info: Pin \"c0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[5\] 0 " "Info: Pin \"c0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0\[6\] 0 " "Info: Pin \"c0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_o 0 " "Info: Pin \"reset_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ub GND " "Info: Pin ub has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ub } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ub" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ub } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lb GND " "Info: Pin lb has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { lb } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "lb" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { lb } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "b\[1\] GND " "Info: Pin b\[1\] has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { b[1] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "b\[2\] GND " "Info: Pin b\[2\] has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { b[2] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "b\[6\] VCC " "Info: Pin b\[6\] has VCC driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { b[6] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "b\[6\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 30 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sram:sram1\|always1~1 " "Info: Following pins have the same output enable: sram:sram1\|always1~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[1] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[3] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[5] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[7] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[9] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[9\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[11] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[11\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[13] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[13\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[15] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[15\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[0] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[2] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[4] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[6] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[8] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[8\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[10] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[10\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[12] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[12\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[14] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[14\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg " "Info: Generated suppressed messages file /home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 21:01:35 2010 " "Info: Processing ended: Fri Jul 16 21:01:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 21:01:37 2010 " "Info: Processing started: Fri Jul 16 21:01:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 21:01:40 2010 " "Info: Processing ended: Fri Jul 16 21:01:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 21:01:41 2010 " "Info: Processing started: Fri Jul 16 21:01:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[13\] " "Warning: Node \"sram:sram1\|data_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[15\] " "Warning: Node \"sram:sram1\|data_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[10\] " "Warning: Node \"sram:sram1\|data_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[11\] " "Warning: Node \"sram:sram1\|data_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[12\] " "Warning: Node \"sram:sram1\|data_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[14\] " "Warning: Node \"sram:sram1\|data_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[3\] " "Warning: Node \"sram:sram1\|data_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[2\] " "Warning: Node \"sram:sram1\|data_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[5\] " "Warning: Node \"sram:sram1\|data_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[7\] " "Warning: Node \"sram:sram1\|data_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[9\] " "Warning: Node \"sram:sram1\|data_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[8\] " "Warning: Node \"sram:sram1\|data_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[13\] " "Warning: Node \"sram:sram1\|io_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[15\] " "Warning: Node \"sram:sram1\|io_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[1\] " "Warning: Node \"sram:sram1\|data_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[0\] " "Warning: Node \"sram:sram1\|data_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[4\] " "Warning: Node \"sram:sram1\|data_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[6\] " "Warning: Node \"sram:sram1\|data_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[10\] " "Warning: Node \"sram:sram1\|io_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[11\] " "Warning: Node \"sram:sram1\|io_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[12\] " "Warning: Node \"sram:sram1\|io_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[14\] " "Warning: Node \"sram:sram1\|io_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[3\] " "Warning: Node \"sram:sram1\|io_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[2\] " "Warning: Node \"sram:sram1\|io_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[5\] " "Warning: Node \"sram:sram1\|io_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[7\] " "Warning: Node \"sram:sram1\|io_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[9\] " "Warning: Node \"sram:sram1\|io_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[8\] " "Warning: Node \"sram:sram1\|io_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[1\] " "Warning: Node \"sram:sram1\|io_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[0\] " "Warning: Node \"sram:sram1\|io_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[4\] " "Warning: Node \"sram:sram1\|io_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[6\] " "Warning: Node \"sram:sram1\|io_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|oe " "Warning: Node \"sram:sram1\|oe\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|we " "Warning: Node \"sram:sram1\|we\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bclk " "Info: Assuming node \"bclk\" is an undefined clock" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sram:sram1\|comb~37 " "Info: Detected gated clock \"sram:sram1\|comb~37\" as buffer" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram:sram1\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram:sram1\|oe~3 " "Info: Detected gated clock \"sram:sram1\|oe~3\" as buffer" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram:sram1\|oe~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dac:dac1\|read " "Info: Detected ripple clock \"dac:dac1\|read\" as buffer" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "dac:dac1\|read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i2c:i2c1\|clk_slow\[3\] " "Info: Detected ripple clock \"i2c:i2c1\|clk_slow\[3\]\" as buffer" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c:i2c1\|clk_slow\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:debounce1\|clean " "Info: Detected ripple clock \"debounce:debounce1\|clean\" as buffer" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debounce:debounce1\|clean" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:debounce3\|clean " "Info: Detected ripple clock \"debounce:debounce3\|clean\" as buffer" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debounce:debounce3\|clean" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register sram:sram1\|data_buffer\[14\] register sram:sram1\|io_buffer\[14\] 38.329 ns " "Info: Slack time is 38.329 ns for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"sram:sram1\|data_buffer\[14\]\" and destination register \"sram:sram1\|io_buffer\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.84 MHz 6.674 ns " "Info: Fmax is 149.84 MHz (period= 6.674 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "40.875 ns + Largest register register " "Info: + Largest register to register requirement is 40.875 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 39.308 ns " "Info: + Latch edge is 39.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns 39.308 ns inverted 50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with inverted offset of 39.308 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.033 ns + Largest " "Info: + Largest clock skew is 0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 6.644 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 6.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 226 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 226; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 2.899 ns debounce:debounce3\|clean 3 REG LCFF_X9_Y22_N9 80 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X9_Y22_N9; Fanout = 80; REG Node = 'debounce:debounce3\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.415 ns) 3.826 ns sram:sram1\|comb~37 4 COMB LCCOMB_X8_Y22_N4 1 " "Info: 4: + IC(0.512 ns) + CELL(0.415 ns) = 3.826 ns; Loc. = LCCOMB_X8_Y22_N4; Fanout = 1; COMB Node = 'sram:sram1\|comb~37'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.927 ns" { debounce:debounce3|clean sram:sram1|comb~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.000 ns) 5.159 ns sram:sram1\|comb~37clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(1.333 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~37clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.333 ns" { sram:sram1|comb~37 sram:sram1|comb~37clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 6.644 ns sram:sram1\|io_buffer\[14\] 6 REG LCCOMB_X9_Y24_N30 1 " "Info: 6: + IC(1.335 ns) + CELL(0.150 ns) = 6.644 ns; Loc. = LCCOMB_X9_Y24_N30; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.485 ns" { sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 20.35 % ) " "Info: Total cell delay = 1.352 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.292 ns ( 79.65 % ) " "Info: Total interconnect delay = 5.292 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.512ns 1.333ns 1.335ns } { 0.000ns 0.000ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 source 6.611 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to source register is 6.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 226 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 226; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 2.899 ns debounce:debounce1\|clean 3 REG LCFF_X7_Y21_N1 51 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X7_Y21_N1; Fanout = 51; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.149 ns) 3.774 ns sram:sram1\|oe~3 4 COMB LCCOMB_X8_Y22_N12 3 " "Info: 4: + IC(0.726 ns) + CELL(0.149 ns) = 3.774 ns; Loc. = LCCOMB_X8_Y22_N12; Fanout = 3; COMB Node = 'sram:sram1\|oe~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.875 ns" { debounce:debounce1|clean sram:sram1|oe~3 } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.000 ns) 5.122 ns sram:sram1\|oe~3clkctrl 5 COMB CLKCTRL_G1 16 " "Info: 5: + IC(1.348 ns) + CELL(0.000 ns) = 5.122 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'sram:sram1\|oe~3clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.348 ns" { sram:sram1|oe~3 sram:sram1|oe~3clkctrl } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.150 ns) 6.611 ns sram:sram1\|data_buffer\[14\] 6 REG LCCOMB_X10_Y22_N0 1 " "Info: 6: + IC(1.339 ns) + CELL(0.150 ns) = 6.611 ns; Loc. = LCCOMB_X10_Y22_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.489 ns" { sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 16.43 % ) " "Info: Total cell delay = 1.086 ns ( 16.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.525 ns ( 83.57 % ) " "Info: Total interconnect delay = 5.525 ns ( 83.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.726ns 1.348ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.512ns 1.333ns 1.335ns } { 0.000ns 0.000ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.726ns 1.348ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.824 ns - " "Info: - Micro setup delay of destination is 0.824 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.512ns 1.333ns 1.335ns } { 0.000ns 0.000ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.726ns 1.348ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.546 ns - Longest register register " "Info: - Longest register to register delay is 2.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|data_buffer\[14\] 1 REG LCCOMB_X10_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y22_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|data_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.419 ns) 1.116 ns adc:adc1\|data\[14\]~29 2 COMB LCCOMB_X7_Y22_N12 2 " "Info: 2: + IC(0.697 ns) + CELL(0.419 ns) = 1.116 ns; Loc. = LCCOMB_X7_Y22_N12; Fanout = 2; COMB Node = 'adc:adc1\|data\[14\]~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.116 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.436 ns) 2.546 ns sram:sram1\|io_buffer\[14\] 3 REG LCCOMB_X9_Y24_N30 1 " "Info: 3: + IC(0.994 ns) + CELL(0.436 ns) = 2.546 ns; Loc. = LCCOMB_X9_Y24_N30; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.430 ns" { adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 33.58 % ) " "Info: Total cell delay = 0.855 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 66.42 % ) " "Info: Total interconnect delay = 1.691 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.546 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.546 ns" { sram:sram1|data_buffer[14] {} adc:adc1|data[14]~29 {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.697ns 0.994ns } { 0.000ns 0.419ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.644 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.512ns 1.333ns 1.335ns } { 0.000ns 0.000ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.611 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 1.091ns 1.021ns 0.726ns 1.348ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.546 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.546 ns" { sram:sram1|data_buffer[14] {} adc:adc1|data[14]~29 {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.697ns 0.994ns } { 0.000ns 0.419ns 0.436ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clkfast " "Info: No valid register-to-register data paths exist for clock \"clkfast\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bclk register sram:sram1\|data_buffer\[14\] register sram:sram1\|io_buffer\[14\] 145.9 MHz 6.854 ns Internal " "Info: Clock \"bclk\" has Internal fmax of 145.9 MHz between source register \"sram:sram1\|data_buffer\[14\]\" and destination register \"sram:sram1\|io_buffer\[14\]\" (period= 6.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.546 ns + Longest register register " "Info: + Longest register to register delay is 2.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|data_buffer\[14\] 1 REG LCCOMB_X10_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y22_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|data_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.419 ns) 1.116 ns adc:adc1\|data\[14\]~29 2 COMB LCCOMB_X7_Y22_N12 2 " "Info: 2: + IC(0.697 ns) + CELL(0.419 ns) = 1.116 ns; Loc. = LCCOMB_X7_Y22_N12; Fanout = 2; COMB Node = 'adc:adc1\|data\[14\]~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.116 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.436 ns) 2.546 ns sram:sram1\|io_buffer\[14\] 3 REG LCCOMB_X9_Y24_N30 1 " "Info: 3: + IC(0.994 ns) + CELL(0.436 ns) = 2.546 ns; Loc. = LCCOMB_X9_Y24_N30; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.430 ns" { adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 33.58 % ) " "Info: Total cell delay = 0.855 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 66.42 % ) " "Info: Total interconnect delay = 1.691 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.546 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.546 ns" { sram:sram1|data_buffer[14] {} adc:adc1|data[14]~29 {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.697ns 0.994ns } { 0.000ns 0.419ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns - Smallest " "Info: - Smallest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 7.217 ns + Shortest register " "Info: + Shortest clock path from clock \"bclk\" to destination register is 7.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.787 ns) 3.660 ns dac:dac1\|read 2 REG LCFF_X8_Y22_N17 4 " "Info: 2: + IC(2.003 ns) + CELL(0.787 ns) = 3.660 ns; Loc. = LCFF_X8_Y22_N17; Fanout = 4; REG Node = 'dac:dac1\|read'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.790 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 4.399 ns sram:sram1\|comb~37 3 COMB LCCOMB_X8_Y22_N4 1 " "Info: 3: + IC(0.341 ns) + CELL(0.398 ns) = 4.399 ns; Loc. = LCCOMB_X8_Y22_N4; Fanout = 1; COMB Node = 'sram:sram1\|comb~37'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.739 ns" { dac:dac1|read sram:sram1|comb~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.000 ns) 5.732 ns sram:sram1\|comb~37clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.333 ns) + CELL(0.000 ns) = 5.732 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~37clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.333 ns" { sram:sram1|comb~37 sram:sram1|comb~37clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 7.217 ns sram:sram1\|io_buffer\[14\] 5 REG LCCOMB_X9_Y24_N30 1 " "Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 7.217 ns; Loc. = LCCOMB_X9_Y24_N30; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.485 ns" { sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 30.55 % ) " "Info: Total cell delay = 2.205 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 69.45 % ) " "Info: Total interconnect delay = 5.012 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.217 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.217 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.335ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 7.274 ns - Longest register " "Info: - Longest clock path from clock \"bclk\" to source register is 7.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.787 ns) 3.660 ns dac:dac1\|read 2 REG LCFF_X8_Y22_N17 4 " "Info: 2: + IC(2.003 ns) + CELL(0.787 ns) = 3.660 ns; Loc. = LCFF_X8_Y22_N17; Fanout = 4; REG Node = 'dac:dac1\|read'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.790 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.437 ns) 4.437 ns sram:sram1\|oe~3 3 COMB LCCOMB_X8_Y22_N12 3 " "Info: 3: + IC(0.340 ns) + CELL(0.437 ns) = 4.437 ns; Loc. = LCCOMB_X8_Y22_N12; Fanout = 3; COMB Node = 'sram:sram1\|oe~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.777 ns" { dac:dac1|read sram:sram1|oe~3 } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.000 ns) 5.785 ns sram:sram1\|oe~3clkctrl 4 COMB CLKCTRL_G1 16 " "Info: 4: + IC(1.348 ns) + CELL(0.000 ns) = 5.785 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'sram:sram1\|oe~3clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.348 ns" { sram:sram1|oe~3 sram:sram1|oe~3clkctrl } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.150 ns) 7.274 ns sram:sram1\|data_buffer\[14\] 5 REG LCCOMB_X10_Y22_N0 1 " "Info: 5: + IC(1.339 ns) + CELL(0.150 ns) = 7.274 ns; Loc. = LCCOMB_X10_Y22_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.489 ns" { sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 30.85 % ) " "Info: Total cell delay = 2.244 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 69.15 % ) " "Info: Total interconnect delay = 5.030 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.274 ns" { bclk dac:dac1|read sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.274 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.340ns 1.348ns 1.339ns } { 0.000ns 0.870ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.217 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.217 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.335ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.274 ns" { bclk dac:dac1|read sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.274 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.340ns 1.348ns 1.339ns } { 0.000ns 0.870ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.824 ns + " "Info: + Micro setup delay of destination is 0.824 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.546 ns" { sram:sram1|data_buffer[14] adc:adc1|data[14]~29 sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.546 ns" { sram:sram1|data_buffer[14] {} adc:adc1|data[14]~29 {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.697ns 0.994ns } { 0.000ns 0.419ns 0.436ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.217 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.217 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.335ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.274 ns" { bclk dac:dac1|read sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[14] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.274 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[14] {} } { 0.000ns 0.000ns 2.003ns 0.340ns 1.348ns 1.339ns } { 0.000ns 0.870ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register debounce:debounce1\|clean register i2c:i2c1\|reset_tmp\[0\] -754 ps " "Info: Minimum slack time is -754 ps for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"debounce:debounce1\|clean\" and destination register \"i2c:i2c1\|reset_tmp\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.094 ns + Shortest register register " "Info: + Shortest register to register delay is 3.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce1\|clean 1 REG LCFF_X7_Y21_N1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N1; Fanout = 51; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.728 ns) + CELL(0.366 ns) 3.094 ns i2c:i2c1\|reset_tmp\[0\] 2 REG LCFF_X37_Y19_N21 3 " "Info: 2: + IC(2.728 ns) + CELL(0.366 ns) = 3.094 ns; Loc. = LCFF_X37_Y19_N21; Fanout = 3; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.094 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 11.83 % ) " "Info: Total cell delay = 0.366 ns ( 11.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.728 ns ( 88.17 % ) " "Info: Total interconnect delay = 2.728 ns ( 88.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.094 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.094 ns" { debounce:debounce1|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 2.728ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.848 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.848 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.832 ns + Smallest " "Info: + Smallest clock skew is 3.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 6.481 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 226 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 226; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X31_Y35_N27 3 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.831 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.931 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G10 80 " "Info: 4: + IC(2.009 ns) + CELL(0.000 ns) = 4.931 ns; Loc. = CLKCTRL_G10; Fanout = 80; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.009 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.481 ns i2c:i2c1\|reset_tmp\[0\] 5 REG LCFF_X37_Y19_N21 3 " "Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 6.481 ns; Loc. = LCFF_X37_Y19_N21; Fanout = 3; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.550 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.43 % ) " "Info: Total cell delay = 1.324 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.157 ns ( 79.57 % ) " "Info: Total interconnect delay = 5.157 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 2.009ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 226 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 226; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns debounce:debounce1\|clean 3 REG LCFF_X7_Y21_N1 51 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X7_Y21_N1; Fanout = 51; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 2.009ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 2.009ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.094 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.094 ns" { debounce:debounce1|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 2.728ns } { 0.000ns 0.366ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.481 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 2.009ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "pll:pll1\|altpll:altpll_component\|_clk0 1 " "Warning: Can't achieve minimum setup and hold requirement pll:pll1\|altpll:altpll_component\|_clk0 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "bclk 97 " "Warning: Circuit may not operate. Detected 97 non-operational path(s) clocked by clock \"bclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "adc:adc1\|data_buffer\[4\] sram:sram1\|io_buffer\[4\] bclk 3.427 ns " "Info: Found hold time violation between source  pin or register \"adc:adc1\|data_buffer\[4\]\" and destination pin or register \"sram:sram1\|io_buffer\[4\]\" for clock \"bclk\" (Hold time is 3.427 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.674 ns + Largest " "Info: + Largest clock skew is 4.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 7.482 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 7.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.787 ns) 3.660 ns dac:dac1\|read 2 REG LCFF_X8_Y22_N17 4 " "Info: 2: + IC(2.003 ns) + CELL(0.787 ns) = 3.660 ns; Loc. = LCFF_X8_Y22_N17; Fanout = 4; REG Node = 'dac:dac1\|read'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.790 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 4.399 ns sram:sram1\|comb~37 3 COMB LCCOMB_X8_Y22_N4 1 " "Info: 3: + IC(0.341 ns) + CELL(0.398 ns) = 4.399 ns; Loc. = LCCOMB_X8_Y22_N4; Fanout = 1; COMB Node = 'sram:sram1\|comb~37'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.739 ns" { dac:dac1|read sram:sram1|comb~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.000 ns) 5.732 ns sram:sram1\|comb~37clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.333 ns) + CELL(0.000 ns) = 5.732 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~37clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.333 ns" { sram:sram1|comb~37 sram:sram1|comb~37clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.275 ns) 7.482 ns sram:sram1\|io_buffer\[4\] 5 REG LCCOMB_X5_Y25_N26 1 " "Info: 5: + IC(1.475 ns) + CELL(0.275 ns) = 7.482 ns; Loc. = LCCOMB_X5_Y25_N26; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.750 ns" { sram:sram1|comb~37clkctrl sram:sram1|io_buffer[4] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.330 ns ( 31.14 % ) " "Info: Total cell delay = 2.330 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.152 ns ( 68.86 % ) " "Info: Total interconnect delay = 5.152 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.482 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.482 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[4] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.475ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.537 ns) 2.808 ns adc:adc1\|data_buffer\[4\] 2 REG LCFF_X5_Y25_N29 1 " "Info: 2: + IC(1.401 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X5_Y25_N29; Fanout = 1; REG Node = 'adc:adc1\|data_buffer\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.938 ns" { bclk adc:adc1|data_buffer[4] } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 50.11 % ) " "Info: Total cell delay = 1.407 ns ( 50.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 49.89 % ) " "Info: Total interconnect delay = 1.401 ns ( 49.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { bclk adc:adc1|data_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { bclk {} bclk~combout {} adc:adc1|data_buffer[4] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.482 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.482 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[4] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.475ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { bclk adc:adc1|data_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { bclk {} bclk~combout {} adc:adc1|data_buffer[4] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.997 ns - Shortest register register " "Info: - Shortest register to register delay is 0.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc:adc1\|data_buffer\[4\] 1 REG LCFF_X5_Y25_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y25_N29; Fanout = 1; REG Node = 'adc:adc1\|data_buffer\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { adc:adc1|data_buffer[4] } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns adc:adc1\|data\[4\]~22 2 COMB LCCOMB_X5_Y25_N28 2 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X5_Y25_N28; Fanout = 2; COMB Node = 'adc:adc1\|data\[4\]~22'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { adc:adc1|data_buffer[4] adc:adc1|data[4]~22 } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.415 ns) 0.997 ns sram:sram1\|io_buffer\[4\] 3 REG LCCOMB_X5_Y25_N26 1 " "Info: 3: + IC(0.259 ns) + CELL(0.415 ns) = 0.997 ns; Loc. = LCCOMB_X5_Y25_N26; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.674 ns" { adc:adc1|data[4]~22 sram:sram1|io_buffer[4] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 74.02 % ) " "Info: Total cell delay = 0.738 ns ( 74.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.259 ns ( 25.98 % ) " "Info: Total interconnect delay = 0.259 ns ( 25.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.997 ns" { adc:adc1|data_buffer[4] adc:adc1|data[4]~22 sram:sram1|io_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.997 ns" { adc:adc1|data_buffer[4] {} adc:adc1|data[4]~22 {} sram:sram1|io_buffer[4] {} } { 0.000ns 0.000ns 0.259ns } { 0.000ns 0.323ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 39 -1 0 } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.482 ns" { bclk dac:dac1|read sram:sram1|comb~37 sram:sram1|comb~37clkctrl sram:sram1|io_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.482 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~37 {} sram:sram1|comb~37clkctrl {} sram:sram1|io_buffer[4] {} } { 0.000ns 0.000ns 2.003ns 0.341ns 1.333ns 1.475ns } { 0.000ns 0.870ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { bclk adc:adc1|data_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { bclk {} bclk~combout {} adc:adc1|data_buffer[4] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.997 ns" { adc:adc1|data_buffer[4] adc:adc1|data[4]~22 sram:sram1|io_buffer[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.997 ns" { adc:adc1|data_buffer[4] {} adc:adc1|data[4]~22 {} sram:sram1|io_buffer[4] {} } { 0.000ns 0.000ns 0.259ns } { 0.000ns 0.323ns 0.415ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:debounce8\|count\[11\] speed_dirty clkfast 8.230 ns register " "Info: tsu for register \"debounce:debounce8\|count\[11\]\" (data pin = \"speed_dirty\", clock pin = \"clkfast\") is 8.230 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.578 ns + Longest pin register " "Info: + Longest pin to register delay is 8.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns speed_dirty 1 PIN PIN_T7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 3; PIN Node = 'speed_dirty'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { speed_dirty } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.093 ns) + CELL(0.438 ns) 7.363 ns debounce:debounce8\|count~82 2 COMB LCCOMB_X27_Y20_N18 20 " "Info: 2: + IC(6.093 ns) + CELL(0.438 ns) = 7.363 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 20; COMB Node = 'debounce:debounce8\|count~82'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.531 ns" { speed_dirty debounce:debounce8|count~82 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.510 ns) 8.578 ns debounce:debounce8\|count\[11\] 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(0.705 ns) + CELL(0.510 ns) = 8.578 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'debounce:debounce8\|count\[11\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.215 ns" { debounce:debounce8|count~82 debounce:debounce8|count[11] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 20.75 % ) " "Info: Total cell delay = 1.780 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.798 ns ( 79.25 % ) " "Info: Total interconnect delay = 6.798 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.578 ns" { speed_dirty debounce:debounce8|count~82 debounce:debounce8|count[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "8.578 ns" { speed_dirty {} speed_dirty~combout {} debounce:debounce8|count~82 {} debounce:debounce8|count[11] {} } { 0.000ns 0.000ns 6.093ns 0.705ns } { 0.000ns 0.832ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clkfast pll:pll1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clkfast\" and output clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 33 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 226 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 226; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns debounce:debounce8\|count\[11\] 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'debounce:debounce8\|count\[11\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce8|count[11] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce8|count[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.670 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce8|count[11] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.578 ns" { speed_dirty debounce:debounce8|count~82 debounce:debounce8|count[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "8.578 ns" { speed_dirty {} speed_dirty~combout {} debounce:debounce8|count~82 {} debounce:debounce8|count[11] {} } { 0.000ns 0.000ns 6.093ns 0.705ns } { 0.000ns 0.832ns 0.438ns 0.510ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce8|count[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.670 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce8|count[11] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bclk a0\[0\] dac:dac1\|addr_buffer\[11\] 33.857 ns register " "Info: tco from clock \"bclk\" to destination pin \"a0\[0\]\" through register \"dac:dac1\|addr_buffer\[11\]\" is 33.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 6.396 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to source register is 6.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.537 ns) 6.396 ns dac:dac1\|addr_buffer\[11\] 2 REG LCFF_X5_Y28_N5 3 " "Info: 2: + IC(4.989 ns) + CELL(0.537 ns) = 6.396 ns; Loc. = LCFF_X5_Y28_N5; Fanout = 3; REG Node = 'dac:dac1\|addr_buffer\[11\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.526 ns" { bclk dac:dac1|addr_buffer[11] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 22.00 % ) " "Info: Total cell delay = 1.407 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.989 ns ( 78.00 % ) " "Info: Total interconnect delay = 4.989 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.396 ns" { bclk dac:dac1|addr_buffer[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.396 ns" { bclk {} bclk~combout {} dac:dac1|addr_buffer[11] {} } { 0.000ns 0.000ns 4.989ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.211 ns + Longest register pin " "Info: + Longest register to pin delay is 27.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac:dac1\|addr_buffer\[11\] 1 REG LCFF_X5_Y28_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y28_N5; Fanout = 3; REG Node = 'dac:dac1\|addr_buffer\[11\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dac:dac1|addr_buffer[11] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.438 ns) 1.711 ns dac:dac1\|addr\[11\]~29 2 COMB LCCOMB_X9_Y24_N26 6 " "Info: 2: + IC(1.273 ns) + CELL(0.438 ns) = 1.711 ns; Loc. = LCCOMB_X9_Y24_N26; Fanout = 6; COMB Node = 'dac:dac1\|addr\[11\]~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.711 ns" { dac:dac1|addr_buffer[11] dac:dac1|addr[11]~29 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.414 ns) 3.595 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[6\]~1 3 COMB LCCOMB_X20_Y23_N0 2 " "Info: 3: + IC(1.470 ns) + CELL(0.414 ns) = 3.595 ns; Loc. = LCCOMB_X20_Y23_N0; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[6\]~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.884 ns" { dac:dac1|addr[11]~29 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.666 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[7\]~3 4 COMB LCCOMB_X20_Y23_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.666 ns; Loc. = LCCOMB_X20_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[7\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.737 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[8\]~5 5 COMB LCCOMB_X20_Y23_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.737 ns; Loc. = LCCOMB_X20_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[8\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.808 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[9\]~7 6 COMB LCCOMB_X20_Y23_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.808 ns; Loc. = LCCOMB_X20_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[9\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.879 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[10\]~9 7 COMB LCCOMB_X20_Y23_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.879 ns; Loc. = LCCOMB_X20_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[10\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.950 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[11\]~11 8 COMB LCCOMB_X20_Y23_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.950 ns; Loc. = LCCOMB_X20_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[11\]~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.021 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[12\]~13 9 COMB LCCOMB_X20_Y23_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.021 ns; Loc. = LCCOMB_X20_Y23_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[12\]~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.431 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[13\]~14 10 COMB LCCOMB_X20_Y23_N14 34 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.431 ns; Loc. = LCCOMB_X20_Y23_N14; Fanout = 34; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_12_result_int\[13\]~14'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.275 ns) 5.010 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[174\]~161 11 COMB LCCOMB_X20_Y23_N30 2 " "Info: 11: + IC(0.304 ns) + CELL(0.275 ns) = 5.010 ns; Loc. = LCCOMB_X20_Y23_N30; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[174\]~161'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.579 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.414 ns) 6.122 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[7\]~3 12 COMB LCCOMB_X22_Y23_N4 2 " "Info: 12: + IC(0.698 ns) + CELL(0.414 ns) = 6.122 ns; Loc. = LCCOMB_X22_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[7\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.112 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.193 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[8\]~5 13 COMB LCCOMB_X22_Y23_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.193 ns; Loc. = LCCOMB_X22_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[8\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.264 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[9\]~7 14 COMB LCCOMB_X22_Y23_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.264 ns; Loc. = LCCOMB_X22_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[9\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.335 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[10\]~9 15 COMB LCCOMB_X22_Y23_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.335 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[10\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.406 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[11\]~11 16 COMB LCCOMB_X22_Y23_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.406 ns; Loc. = LCCOMB_X22_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[11\]~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.565 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[12\]~13 17 COMB LCCOMB_X22_Y23_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 6.565 ns; Loc. = LCCOMB_X22_Y23_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[12\]~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.636 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[13\]~15 18 COMB LCCOMB_X22_Y23_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.636 ns; Loc. = LCCOMB_X22_Y23_N16; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[13\]~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.046 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[14\]~16 19 COMB LCCOMB_X22_Y23_N18 39 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.046 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 39; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_13_result_int\[14\]~16'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 8.210 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[187\]~120 20 COMB LCCOMB_X23_Y24_N22 3 " "Info: 20: + IC(1.014 ns) + CELL(0.150 ns) = 8.210 ns; Loc. = LCCOMB_X23_Y24_N22; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[187\]~120'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.164 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.414 ns) 9.373 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[6\]~1 21 COMB LCCOMB_X23_Y23_N2 2 " "Info: 21: + IC(0.749 ns) + CELL(0.414 ns) = 9.373 ns; Loc. = LCCOMB_X23_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[6\]~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.163 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.444 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[7\]~3 22 COMB LCCOMB_X23_Y23_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.444 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[7\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.515 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[8\]~5 23 COMB LCCOMB_X23_Y23_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.515 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[8\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.586 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[9\]~7 24 COMB LCCOMB_X23_Y23_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.586 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[9\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.657 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[10\]~9 25 COMB LCCOMB_X23_Y23_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.657 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[10\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.728 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[11\]~11 26 COMB LCCOMB_X23_Y23_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.728 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[11\]~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.887 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[12\]~13 27 COMB LCCOMB_X23_Y23_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 9.887 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[12\]~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.958 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[13\]~15 28 COMB LCCOMB_X23_Y23_N16 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.958 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[13\]~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.368 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[14\]~16 29 COMB LCCOMB_X23_Y23_N18 36 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 10.368 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 36; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_14_result_int\[14\]~16'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.275 ns) 11.475 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[203\]~104 30 COMB LCCOMB_X23_Y22_N4 2 " "Info: 30: + IC(0.832 ns) + CELL(0.275 ns) = 11.475 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[203\]~104'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.107 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.393 ns) 12.822 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[8\]~5 31 COMB LCCOMB_X24_Y23_N16 2 " "Info: 31: + IC(0.954 ns) + CELL(0.393 ns) = 12.822 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[8\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.347 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.893 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[9\]~7 32 COMB LCCOMB_X24_Y23_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 12.893 ns; Loc. = LCCOMB_X24_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[9\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.964 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[10\]~9 33 COMB LCCOMB_X24_Y23_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 12.964 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[10\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.035 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[11\]~11 34 COMB LCCOMB_X24_Y23_N22 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 13.035 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[11\]~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.106 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[12\]~13 35 COMB LCCOMB_X24_Y23_N24 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 13.106 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[12\]~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.177 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[13\]~15 36 COMB LCCOMB_X24_Y23_N26 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 13.177 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[13\]~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.587 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[14\]~16 37 COMB LCCOMB_X24_Y23_N28 31 " "Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 13.587 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 31; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_15_result_int\[14\]~16'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.378 ns) 14.510 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[215\]~78 38 COMB LCCOMB_X25_Y23_N2 3 " "Info: 38: + IC(0.545 ns) + CELL(0.378 ns) = 14.510 ns; Loc. = LCCOMB_X25_Y23_N2; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|StageOut\[215\]~78'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.923 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.504 ns) 15.734 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[6\]~1 39 COMB LCCOMB_X28_Y23_N14 2 " "Info: 39: + IC(0.720 ns) + CELL(0.504 ns) = 15.734 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[6\]~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.805 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[7\]~3 40 COMB LCCOMB_X28_Y23_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 15.805 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[7\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.876 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[8\]~5 41 COMB LCCOMB_X28_Y23_N18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 15.876 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[8\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.947 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[9\]~7 42 COMB LCCOMB_X28_Y23_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 15.947 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[9\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.018 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[10\]~9 43 COMB LCCOMB_X28_Y23_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 16.018 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[10\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.089 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[11\]~11 44 COMB LCCOMB_X28_Y23_N24 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 16.089 ns; Loc. = LCCOMB_X28_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[11\]~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.160 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[12\]~13 45 COMB LCCOMB_X28_Y23_N26 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 16.160 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[12\]~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.231 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[13\]~15 46 COMB LCCOMB_X28_Y23_N28 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 16.231 ns; Loc. = LCCOMB_X28_Y23_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[13\]~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.641 ns lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[14\]~16 47 COMB LCCOMB_X28_Y23_N30 20 " "Info: 47: + IC(0.000 ns) + CELL(0.410 ns) = 16.641 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 20; COMB Node = 'lpm_divide:Div1\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_16_result_int\[14\]~16'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 } "NODE_NAME" } } { "db/alt_u_div_q5f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.150 ns) 17.814 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10 48 COMB LCCOMB_X25_Y21_N0 1 " "Info: 48: + IC(1.023 ns) + CELL(0.150 ns) = 17.814 ns; Loc. = LCCOMB_X25_Y21_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_16_result_int\[0\]~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.173 ns" { lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 18.211 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|StageOut\[80\]~19 49 COMB LCCOMB_X25_Y21_N4 3 " "Info: 49: + IC(0.247 ns) + CELL(0.150 ns) = 18.211 ns; Loc. = LCCOMB_X25_Y21_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|StageOut\[80\]~19'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.414 ns) 19.083 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[1\]~1 50 COMB LCCOMB_X24_Y21_N22 2 " "Info: 50: + IC(0.458 ns) + CELL(0.414 ns) = 19.083 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[1\]~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.872 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.154 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[2\]~3 51 COMB LCCOMB_X24_Y21_N24 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 19.154 ns; Loc. = LCCOMB_X24_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[2\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.564 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[3\]~4 52 COMB LCCOMB_X24_Y21_N26 1 " "Info: 52: + IC(0.000 ns) + CELL(0.410 ns) = 19.564 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|add_sub_17_result_int\[3\]~4'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.438 ns) 20.450 ns lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|StageOut\[88\]~206 53 COMB LCCOMB_X24_Y21_N6 7 " "Info: 53: + IC(0.448 ns) + CELL(0.438 ns) = 20.450 ns; Loc. = LCCOMB_X24_Y21_N6; Fanout = 7; COMB Node = 'lpm_divide:Mod0\|lpm_divide_l6m:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_q2f:divider\|StageOut\[88\]~206'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.886 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 } "NODE_NAME" } } { "db/alt_u_div_q2f.tdf" "" { Text "/home/lucaspeng/dclab/exp3/db/alt_u_div_q2f.tdf" 128 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.785 ns) + CELL(0.275 ns) 23.510 ns seg_decode:s3\|WideOr6~0 54 COMB LCCOMB_X1_Y23_N24 1 " "Info: 54: + IC(2.785 ns) + CELL(0.275 ns) = 23.510 ns; Loc. = LCCOMB_X1_Y23_N24; Fanout = 1; COMB Node = 'seg_decode:s3\|WideOr6~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.060 ns" { lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 seg_decode:s3|WideOr6~0 } "NODE_NAME" } } { "seg_decode.v" "" { Text "/home/lucaspeng/dclab/exp3/seg_decode.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(2.632 ns) 27.211 ns a0\[0\] 55 PIN PIN_R2 0 " "Info: 55: + IC(1.069 ns) + CELL(2.632 ns) = 27.211 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'a0\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.701 ns" { seg_decode:s3|WideOr6~0 a0[0] } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.622 ns ( 46.39 % ) " "Info: Total cell delay = 12.622 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.589 ns ( 53.61 % ) " "Info: Total interconnect delay = 14.589 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "27.211 ns" { dac:dac1|addr_buffer[11] dac:dac1|addr[11]~29 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 seg_decode:s3|WideOr6~0 a0[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "27.211 ns" { dac:dac1|addr_buffer[11] {} dac:dac1|addr[11]~29 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 {} seg_decode:s3|WideOr6~0 {} a0[0] {} } { 0.000ns 1.273ns 1.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns 0.698ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.749ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.832ns 0.954ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.545ns 0.720ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.247ns 0.458ns 0.000ns 0.000ns 0.448ns 2.785ns 1.069ns } { 0.000ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.414ns 0.071ns 0.410ns 0.438ns 0.275ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.396 ns" { bclk dac:dac1|addr_buffer[11] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.396 ns" { bclk {} bclk~combout {} dac:dac1|addr_buffer[11] {} } { 0.000ns 0.000ns 4.989ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "27.211 ns" { dac:dac1|addr_buffer[11] dac:dac1|addr[11]~29 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 seg_decode:s3|WideOr6~0 a0[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "27.211 ns" { dac:dac1|addr_buffer[11] {} dac:dac1|addr[11]~29 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[13]~14 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[174]~161 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[187]~120 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[203]~104 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[14]~16 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|StageOut[215]~78 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[6]~1 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[7]~3 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[8]~5 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[9]~7 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[10]~9 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[11]~11 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[12]~13 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[13]~15 {} lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_16_result_int[14]~16 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_16_result_int[0]~10 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[80]~19 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|add_sub_17_result_int[3]~4 {} lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider|StageOut[88]~206 {} seg_decode:s3|WideOr6~0 {} a0[0] {} } { 0.000ns 1.273ns 1.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns 0.698ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.749ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.832ns 0.954ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.545ns 0.720ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.247ns 0.458ns 0.000ns 0.000ns 0.448ns 2.785ns 1.069ns } { 0.000ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.414ns 0.071ns 0.410ns 0.438ns 0.275ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adclrc ce 12.875 ns Longest " "Info: Longest tpd from source pin \"adclrc\" to destination pin \"ce\" is 12.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns adclrc 1 PIN PIN_C5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 6; PIN Node = 'adclrc'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { adclrc } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.733 ns) + CELL(0.420 ns) 7.013 ns sram:sram1\|ce~2 2 COMB LCCOMB_X8_Y22_N16 2 " "Info: 2: + IC(5.733 ns) + CELL(0.420 ns) = 7.013 ns; Loc. = LCCOMB_X8_Y22_N16; Fanout = 2; COMB Node = 'sram:sram1\|ce~2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.153 ns" { adclrc sram:sram1|ce~2 } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.074 ns) + CELL(2.788 ns) 12.875 ns ce 3 PIN PIN_AC11 0 " "Info: 3: + IC(3.074 ns) + CELL(2.788 ns) = 12.875 ns; Loc. = PIN_AC11; Fanout = 0; PIN Node = 'ce'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.862 ns" { sram:sram1|ce~2 ce } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.068 ns ( 31.60 % ) " "Info: Total cell delay = 4.068 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.807 ns ( 68.40 % ) " "Info: Total interconnect delay = 8.807 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.875 ns" { adclrc sram:sram1|ce~2 ce } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "12.875 ns" { adclrc {} adclrc~combout {} sram:sram1|ce~2 {} ce {} } { 0.000ns 0.000ns 5.733ns 3.074ns } { 0.000ns 0.860ns 0.420ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sram:sram1\|data_buffer\[6\] io\[6\] bclk 0.398 ns register " "Info: th for register \"sram:sram1\|data_buffer\[6\]\" (data pin = \"io\[6\]\", clock pin = \"bclk\") is 0.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 7.277 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.787 ns) 3.660 ns dac:dac1\|read 2 REG LCFF_X8_Y22_N17 4 " "Info: 2: + IC(2.003 ns) + CELL(0.787 ns) = 3.660 ns; Loc. = LCFF_X8_Y22_N17; Fanout = 4; REG Node = 'dac:dac1\|read'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.790 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.437 ns) 4.437 ns sram:sram1\|oe~3 3 COMB LCCOMB_X8_Y22_N12 3 " "Info: 3: + IC(0.340 ns) + CELL(0.437 ns) = 4.437 ns; Loc. = LCCOMB_X8_Y22_N12; Fanout = 3; COMB Node = 'sram:sram1\|oe~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.777 ns" { dac:dac1|read sram:sram1|oe~3 } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.000 ns) 5.785 ns sram:sram1\|oe~3clkctrl 4 COMB CLKCTRL_G1 16 " "Info: 4: + IC(1.348 ns) + CELL(0.000 ns) = 5.785 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'sram:sram1\|oe~3clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.348 ns" { sram:sram1|oe~3 sram:sram1|oe~3clkctrl } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.150 ns) 7.277 ns sram:sram1\|data_buffer\[6\] 5 REG LCCOMB_X15_Y25_N10 1 " "Info: 5: + IC(1.342 ns) + CELL(0.150 ns) = 7.277 ns; Loc. = LCCOMB_X15_Y25_N10; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.492 ns" { sram:sram1|oe~3clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 30.84 % ) " "Info: Total cell delay = 2.244 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 69.16 % ) " "Info: Total interconnect delay = 5.033 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.277 ns" { bclk dac:dac1|read sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.277 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 2.003ns 0.340ns 1.348ns 1.342ns } { 0.000ns 0.870ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.879 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io\[6\] 1 PIN PIN_AA11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA11; Fanout = 1; PIN Node = 'io\[6\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns io\[6\]~9 2 COMB IOC_X14_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N0; Fanout = 1; COMB Node = 'io\[6\]~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.820 ns" { io[6] io[6]~9 } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.275 ns) 6.879 ns sram:sram1\|data_buffer\[6\] 3 REG LCCOMB_X15_Y25_N10 1 " "Info: 3: + IC(5.784 ns) + CELL(0.275 ns) = 6.879 ns; Loc. = LCCOMB_X15_Y25_N10; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.059 ns" { io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 15.92 % ) " "Info: Total cell delay = 1.095 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 84.08 % ) " "Info: Total interconnect delay = 5.784 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.879 ns" { io[6] io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.879 ns" { io[6] {} io[6]~9 {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.277 ns" { bclk dac:dac1|read sram:sram1|oe~3 sram:sram1|oe~3clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.277 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|oe~3 {} sram:sram1|oe~3clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 2.003ns 0.340ns 1.348ns 1.342ns } { 0.000ns 0.870ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.879 ns" { io[6] io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.879 ns" { io[6] {} io[6]~9 {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 21:01:42 2010 " "Info: Processing ended: Fri Jul 16 21:01:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 225 s " "Info: Quartus II Full Compilation was successful. 0 errors, 225 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
