{"vcs1":{"timestamp_begin":1746602622.715508393, "rt":0.65, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746602623.406555288, "rt":0.35, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1746602623.794484453, "rt":0.39, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746602622.573286885}
{"VCS_COMP_START_TIME": 1746602622.573286885}
{"VCS_COMP_END_TIME": 1746602624.259955759}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263972}}
{"vcselab": {"peak_mem": 140060}}
