\hypertarget{struct_i_w_d_g___type_def}{}\section{I\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}


Independent W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{R\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Independent W\+A\+T\+C\+H\+D\+OG. 

Definition at line 706 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}\label{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!KR@{KR}}
\index{KR@{KR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t KR}

I\+W\+DG Key register, Address offset\+: 0x00 

Definition at line 708 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}\label{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t PR}

I\+W\+DG Prescaler register, Address offset\+: 0x04 

Definition at line 709 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}\label{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!R\+LR@{R\+LR}}
\index{R\+LR@{R\+LR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+LR}{RLR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+LR}

I\+W\+DG Reload register, Address offset\+: 0x08 

Definition at line 710 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

I\+W\+DG Status register, Address offset\+: 0x0C 

Definition at line 711 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
