
*** Running vivado
    with args -log array_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source array_mul.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source array_mul.tcl -notrace
Command: synth_design -top array_mul -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 381.727 ; gain = 76.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'array_mul' [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:1]
	Parameter k bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v:2]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:16]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:16]
INFO: [Synth 8-6155] done synthesizing module 'array_mul' (2#1) [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.098 ; gain = 131.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.098 ; gain = 131.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.098 ; gain = 131.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 437.098 ; gain = 131.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    25|
|2     |LUT3 |    60|
|3     |IBUF |    10|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+---------------+------+
|      |Instance                     |Module         |Cells |
+------+-----------------------------+---------------+------+
|1     |top                          |               |   105|
|2     |  \genblk1[0].genblk1[0].fa  |full_adder__1  |     2|
|3     |  \genblk1[0].genblk1[1].fa  |full_adder__2  |     2|
|4     |  \genblk1[0].genblk1[2].fa  |full_adder__3  |     2|
|5     |  \genblk1[0].genblk1[3].fa  |full_adder__4  |     2|
|6     |  \genblk1[0].genblk1[4].fa  |full_adder__5  |     2|
|7     |  \genblk1[1].genblk1[0].fa  |full_adder__6  |     2|
|8     |  \genblk1[1].genblk1[1].fa  |full_adder__7  |     2|
|9     |  \genblk1[1].genblk1[2].fa  |full_adder__8  |     2|
|10    |  \genblk1[1].genblk1[3].fa  |full_adder__9  |     2|
|11    |  \genblk1[1].genblk1[4].fa  |full_adder__10 |     2|
|12    |  \genblk1[2].genblk1[0].fa  |full_adder__11 |     2|
|13    |  \genblk1[2].genblk1[1].fa  |full_adder__12 |     2|
|14    |  \genblk1[2].genblk1[2].fa  |full_adder__13 |     2|
|15    |  \genblk1[2].genblk1[3].fa  |full_adder__14 |     2|
|16    |  \genblk1[2].genblk1[4].fa  |full_adder__15 |     2|
|17    |  \genblk1[3].genblk1[0].fa  |full_adder__16 |     2|
|18    |  \genblk1[3].genblk1[1].fa  |full_adder__17 |     2|
|19    |  \genblk1[3].genblk1[2].fa  |full_adder__18 |     2|
|20    |  \genblk1[3].genblk1[3].fa  |full_adder__19 |     2|
|21    |  \genblk1[3].genblk1[4].fa  |full_adder__20 |     2|
|22    |  \genblk1[4].genblk1[0].fa  |full_adder__21 |     2|
|23    |  \genblk1[4].genblk1[1].fa  |full_adder__22 |     2|
|24    |  \genblk1[4].genblk1[2].fa  |full_adder__23 |     2|
|25    |  \genblk1[4].genblk1[3].fa  |full_adder__24 |     2|
|26    |  \genblk1[4].genblk1[4].fa  |full_adder__25 |     2|
|27    |  \genblk1[5].genblk1[0].fa  |full_adder__26 |     2|
|28    |  \genblk1[5].genblk1[1].fa  |full_adder__27 |     2|
|29    |  \genblk1[5].genblk1[2].fa  |full_adder__28 |     2|
|30    |  \genblk1[5].genblk1[3].fa  |full_adder__29 |     2|
|31    |  \genblk1[5].genblk1[4].fa  |full_adder     |     2|
+------+-----------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 723.371 ; gain = 418.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 844.703 ; gain = 600.598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/Array_Multiplier/Array_Multiplier.runs/synth_1/array_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file array_mul_utilization_synth.rpt -pb array_mul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 844.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 08:18:31 2025...
