static inline void F_1 ( int V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 , V_3 + V_2 ) ;\r\n}\r\nstatic inline void F_3 ( unsigned long V_4 )\r\n{\r\nif ( ! V_4 )\r\nV_4 = 1 ;\r\nF_1 ( V_4 , V_5 ) ;\r\nF_1 ( 0x0f , V_6 ) ;\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nF_1 ( 0x0 , V_6 ) ;\r\n}\r\nstatic int F_5 ( unsigned long V_7 ,\r\nstruct V_8 * V_9 )\r\n{\r\nF_3 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_6 ( enum V_10 V_11 ,\r\nstruct V_8 * V_12 )\r\n{\r\nF_4 () ;\r\nswitch ( V_11 ) {\r\ncase V_13 :\r\nF_3 ( V_14 ) ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\nbreak;\r\ncase V_18 :\r\nbreak;\r\n}\r\n}\r\nstatic T_1 F_7 ( int V_19 , void * V_20 )\r\n{\r\nstruct V_8 * V_12 = & V_21 ;\r\nF_8 () ;\r\nV_12 -> V_22 ( V_12 ) ;\r\nreturn V_23 ;\r\n}\r\nstatic T_2 void F_9 ( void )\r\n{\r\nF_10 ( V_24 , & V_25 ) ;\r\nV_21 . V_26 = F_11 ( 0 ) ;\r\nF_12 ( & V_21 ,\r\nV_27 , 1 , 0xfffffffe ) ;\r\n}\r\nint T_2 F_13 ( void )\r\n{\r\nint V_28 = - V_29 ;\r\nif ( F_14 () ) {\r\nvoid T_3 * V_30 ;\r\nstruct V_31 * V_32 ;\r\nV_30 = F_15 ( V_33 , V_34 ) ;\r\nif ( ! V_30 ) {\r\nF_16 ( L_1 ) ;\r\nreturn - V_29 ;\r\n}\r\nV_32 = F_17 ( NULL , L_2 ) ;\r\nif ( ! F_18 ( V_32 ) )\r\nF_19 ( V_32 ) ;\r\nV_28 = F_20 ( V_30 ) ;\r\n}\r\nif ( ! V_28 )\r\nF_9 () ;\r\nreturn V_28 ;\r\n}
