{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655217103087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655217103088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 17:31:42 2022 " "Processing started: Tue Jun 14 17:31:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655217103088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655217103088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4_1 -c lab_4_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4_1 -c lab_4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655217103088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655217103841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655217103842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_4_1.sv(321) " "Verilog HDL warning at lab_4_1.sv(321): extended using \"x\" or \"z\"" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 321 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655217118098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_4_1.sv(407) " "Verilog HDL warning at lab_4_1.sv(407): extended using \"x\" or \"z\"" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655217118099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_1/lab_4_1.sv 17 17 " "Found 17 design units, including 17 entities, in source file lab_4_1/lab_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "3 riscvsingle " "Found entity 3: riscvsingle" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "5 maindec " "Found entity 5: maindec" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "6 aludec " "Found entity 6: aludec" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile " "Found entity 8: regfile" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder " "Found entity 9: adder" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "10 extend " "Found entity 10: extend" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "11 flopr " "Found entity 11: flopr" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux2 " "Found entity 12: mux2" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux3 " "Found entity 13: mux3" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux4 " "Found entity 14: mux4" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "15 imem " "Found entity 15: imem" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "16 dmem " "Found entity 16: dmem" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""} { "Info" "ISGN_ENTITY_NAME" "17 alu " "Found entity 17: alu" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655217118101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655217118101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc lab_4_1.sv(145) " "Verilog HDL Implicit Net warning at lab_4_1.sv(145): created implicit net for \"PCSrc\"" {  } { { "lab_4_1/lab_4_1.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvsingle " "Elaborating entity \"riscvsingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655217118191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "lab_4_1/lab_4_1.sv" "c" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "lab_4_1/lab_4_1.sv" "md" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "lab_4_1/lab_4_1.sv" "ad" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "lab_4_1/lab_4_1.sv" "dp" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "lab_4_1/lab_4_1.sv" "pcreg" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd4\"" {  } { { "lab_4_1/lab_4_1.sv" "pcadd4" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "lab_4_1/lab_4_1.sv" "pcmux" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "lab_4_1/lab_4_1.sv" "rf" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "lab_4_1/lab_4_1.sv" "ext" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "lab_4_1/lab_4_1.sv" "alu" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:resultmux\"" {  } { { "lab_4_1/lab_4_1.sv" "resultmux" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217118465 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "lab_4_1/lab_4_1.sv" "rf" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_1/lab_4_1.sv" 285 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1655217119179 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1655217119179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655217121852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/output_files/lab_4_1.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/Labs_ABC/lab04/src/output_files/lab_4_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655217124791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655217124990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655217124990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2358 " "Implemented 2358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655217125192 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655217125192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2195 " "Implemented 2195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655217125192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655217125192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655217125208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 17:32:05 2022 " "Processing ended: Tue Jun 14 17:32:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655217125208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655217125208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655217125208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655217125208 ""}
