# Compile of imemory.v was successful.
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 19:39:05 on Mar 03,2024
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.imemory1c
# Loading work.addsub_16bit
# Loading work.adder_4bit
# Loading work.PC_control
# Loading work.Control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.WriteDecoder_4_16
# Loading work.ALU
# Loading work.dff
# Loading work.Shifter
# Loading work.RED
# Loading work.PADDSB
# Loading work.adder_4bit_sat
# Loading work.dmemory1c
# Loading work.Register
# Loading work.BitCell
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/PC \
sim:/cpu_tb/Inst \
sim:/cpu_tb/RegWrite \
sim:/cpu_tb/WriteRegister \
sim:/cpu_tb/WriteData \
sim:/cpu_tb/MemWrite \
sim:/cpu_tb/MemRead \
sim:/cpu_tb/MemAddress \
sim:/cpu_tb/MemData \
sim:/cpu_tb/Halt \
sim:/cpu_tb/inst_count \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/trace_file \
sim:/cpu_tb/sim_log_file \
sim:/cpu_tb/clk \
sim:/cpu_tb/rst_n
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pokem  Hostname: PC-SHAWN  ProcessID: 111232
#           Attempting to use alternate WLF file "./wlftks4da8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftks4da8
restart
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.imemory1c
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.imemory1c
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1400 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.imemory1c
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 2100 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of dmemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dmemory1c
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 2100 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
