// Seed: 557142705
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output wor id_2,
    input wand id_3
);
  tri id_5;
  assign id_5 = id_5;
  assign id_2 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3
    , id_26,
    output tri0 id_4
    , id_27,
    output tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output wire id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input uwire id_15,
    output tri1 id_16,
    output supply1 id_17,
    input tri id_18,
    input tri0 id_19,
    output tri id_20,
    output supply1 id_21,
    input uwire id_22,
    output tri0 id_23,
    output wor id_24
);
  wire id_28, id_29, id_30;
  module_0(
      id_6, id_15, id_24, id_22
  );
endmodule
