From 69c3a101f9fe89f3da9eb962c1e08d37ba2751a5 Mon Sep 17 00:00:00 2001
From: Patrice Chotard <patrice.chotard@foss.st.com>
Date: Tue, 8 Aug 2023 17:12:45 +0200
Subject: [PATCH] arm64: dts: st: enable SNOR support on stm32mp257f-ev1

Enable SNOR support on stm32mp257f-ev1

Signed-off-by: Patrice Chotard <patrice.chotard@foss.st.com>
Change-Id: I414df3924c51ddba6d452edb2859349c37c5f6d5
---
 arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 30 ++++++++++++++++++++++
 1 file changed, 30 insertions(+)

diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts
index da0b06136223..69a9c5f0b868 100644
--- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts
+++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts
@@ -167,6 +167,36 @@ &i2c2 {
 	/delete-property/dma-names;
 };
 
+&ommanager {
+	memory-region = <&mm_ospi1>;
+	memory-region-names = "mm_ospi1";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&ospi1_clk_pins_a
+		     &ospi1_io03_pins_a
+		     &ospi1_cs0_pins_a>;
+
+	pinctrl-1 = <&ospi1_clk_sleep_pins_a
+		     &ospi1_io03_sleep_pins_a
+		     &ospi1_cs0_sleep_pins_a>;
+
+	status = "okay";
+
+	spi@40430000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		memory-region = <&mm_ospi1>;
+		status = "okay";
+
+		flash0: flash@0 {
+			compatible = "jedec,spi-nor";
+			reg = <0>;
+			spi-rx-bus-width = <4>;
+			spi-tx-bus-width = <4>;
+			spi-max-frequency = <84000000>;
+		};
+	};
+};
+
 &pcie_rc {
 	pinctrl-names = "default", "init";
 	pinctrl-0 = <&pcie_pins_a>;
-- 
2.39.5

