strict digraph "compose( ,  )" {
	node [label="\N"];
	"18:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e1b466550>",
		fillcolor=linen,
		label="18:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e1ccff450>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=18];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2e1b466ad0>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "19:CA"	[cond="['present_state']",
		label=present_state,
		lineno=18];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1b463210>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1b1ce290>",
		fillcolor=firebrick,
		label="13:NS
present_state <= next_state;
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1b1ce290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1b1ce290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "13:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e1b47dd10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:BL" -> "18:CS"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2e1b1d6810>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"Leaf_16:AL"	[def_var="['next_state']",
		label="Leaf_16:AL"];
	"Leaf_16:AL" -> "12:AL";
	"14:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2e1b471450>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="14:AS
out = present_state & ~next_state;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'next_state']"];
	"Leaf_16:AL" -> "14:AS";
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2e1b466650>",
		clk_sens=False,
		fillcolor=gold,
		label="16:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1b4ea150>",
		fillcolor=cadetblue,
		label="20:BS
next_state = (in)? 1 : 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1b4ea150>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"13:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1b466090>",
		fillcolor=cadetblue,
		label="19:BS
next_state = (in)? 0 : 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1b466090>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:CA" -> "19:BS"	[cond="[]",
		lineno=None];
	"20:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"19:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "14:AS";
	"Leaf_12:AL" -> "16:AL";
}
