{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 17:00:27 2012 " "Info: Processing started: Sun Sep 30 17:00:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CalcDistance -c CalcDistance --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CalcDistance -c CalcDistance --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register cycle_cnt\[0\] register cycle_cnt\[25\] 224.62 MHz 4.452 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 224.62 MHz between source register \"cycle_cnt\[0\]\" and destination register \"cycle_cnt\[25\]\" (period= 4.452 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.187 ns + Longest register register " "Info: + Longest register to register delay is 4.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cycle_cnt\[0\] 1 REG LCFF_X17_Y12_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N15; Fanout = 5; REG Node = 'cycle_cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { cycle_cnt[0] } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.621 ns) 1.298 ns cycle_cnt\[1\]~387 2 COMB LCCOMB_X18_Y12_N8 2 " "Info: 2: + IC(0.677 ns) + CELL(0.621 ns) = 1.298 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'cycle_cnt\[1\]~387'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cycle_cnt[0] cycle_cnt[1]~387 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.384 ns cycle_cnt\[2\]~389 3 COMB LCCOMB_X18_Y12_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.384 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'cycle_cnt\[2\]~389'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[1]~387 cycle_cnt[2]~389 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.470 ns cycle_cnt\[3\]~391 4 COMB LCCOMB_X18_Y12_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.470 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 2; COMB Node = 'cycle_cnt\[3\]~391'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[2]~389 cycle_cnt[3]~391 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.660 ns cycle_cnt\[4\]~393 5 COMB LCCOMB_X18_Y12_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 1.660 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; COMB Node = 'cycle_cnt\[4\]~393'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cycle_cnt[3]~391 cycle_cnt[4]~393 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.746 ns cycle_cnt\[5\]~395 6 COMB LCCOMB_X18_Y12_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.746 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'cycle_cnt\[5\]~395'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[4]~393 cycle_cnt[5]~395 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.832 ns cycle_cnt\[6\]~397 7 COMB LCCOMB_X18_Y12_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.832 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'cycle_cnt\[6\]~397'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[5]~395 cycle_cnt[6]~397 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.918 ns cycle_cnt\[7\]~399 8 COMB LCCOMB_X18_Y12_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.918 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 2; COMB Node = 'cycle_cnt\[7\]~399'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[6]~397 cycle_cnt[7]~399 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.004 ns cycle_cnt\[8\]~401 9 COMB LCCOMB_X18_Y12_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.004 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 2; COMB Node = 'cycle_cnt\[8\]~401'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[7]~399 cycle_cnt[8]~401 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.090 ns cycle_cnt\[9\]~403 10 COMB LCCOMB_X18_Y12_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.090 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 2; COMB Node = 'cycle_cnt\[9\]~403'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[8]~401 cycle_cnt[9]~403 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.176 ns cycle_cnt\[10\]~405 11 COMB LCCOMB_X18_Y12_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.176 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 2; COMB Node = 'cycle_cnt\[10\]~405'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[9]~403 cycle_cnt[10]~405 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.262 ns cycle_cnt\[11\]~407 12 COMB LCCOMB_X18_Y12_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.262 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 2; COMB Node = 'cycle_cnt\[11\]~407'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[10]~405 cycle_cnt[11]~407 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.437 ns cycle_cnt\[12\]~409 13 COMB LCCOMB_X18_Y12_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.437 ns; Loc. = LCCOMB_X18_Y12_N30; Fanout = 2; COMB Node = 'cycle_cnt\[12\]~409'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cycle_cnt[11]~407 cycle_cnt[12]~409 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.523 ns cycle_cnt\[13\]~411 14 COMB LCCOMB_X18_Y11_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.523 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 2; COMB Node = 'cycle_cnt\[13\]~411'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[12]~409 cycle_cnt[13]~411 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.609 ns cycle_cnt\[14\]~413 15 COMB LCCOMB_X18_Y11_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.609 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'cycle_cnt\[14\]~413'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[13]~411 cycle_cnt[14]~413 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.695 ns cycle_cnt\[15\]~415 16 COMB LCCOMB_X18_Y11_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.695 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 2; COMB Node = 'cycle_cnt\[15\]~415'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[14]~413 cycle_cnt[15]~415 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.781 ns cycle_cnt\[16\]~417 17 COMB LCCOMB_X18_Y11_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.781 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 2; COMB Node = 'cycle_cnt\[16\]~417'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[15]~415 cycle_cnt[16]~417 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.867 ns cycle_cnt\[17\]~419 18 COMB LCCOMB_X18_Y11_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.867 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 2; COMB Node = 'cycle_cnt\[17\]~419'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[16]~417 cycle_cnt[17]~419 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.953 ns cycle_cnt\[18\]~421 19 COMB LCCOMB_X18_Y11_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.953 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 2; COMB Node = 'cycle_cnt\[18\]~421'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[17]~419 cycle_cnt[18]~421 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.039 ns cycle_cnt\[19\]~423 20 COMB LCCOMB_X18_Y11_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.039 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 2; COMB Node = 'cycle_cnt\[19\]~423'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[18]~421 cycle_cnt[19]~423 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.229 ns cycle_cnt\[20\]~425 21 COMB LCCOMB_X18_Y11_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.229 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'cycle_cnt\[20\]~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cycle_cnt[19]~423 cycle_cnt[20]~425 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.315 ns cycle_cnt\[21\]~427 22 COMB LCCOMB_X18_Y11_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.315 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'cycle_cnt\[21\]~427'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[20]~425 cycle_cnt[21]~427 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.401 ns cycle_cnt\[22\]~429 23 COMB LCCOMB_X18_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.401 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'cycle_cnt\[22\]~429'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[21]~427 cycle_cnt[22]~429 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.487 ns cycle_cnt\[23\]~431 24 COMB LCCOMB_X18_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.487 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 2; COMB Node = 'cycle_cnt\[23\]~431'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[22]~429 cycle_cnt[23]~431 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.573 ns cycle_cnt\[24\]~433 25 COMB LCCOMB_X18_Y11_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.573 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 1; COMB Node = 'cycle_cnt\[24\]~433'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cycle_cnt[23]~431 cycle_cnt[24]~433 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.079 ns cycle_cnt\[25\]~434 26 COMB LCCOMB_X18_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.506 ns) = 4.079 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'cycle_cnt\[25\]~434'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cycle_cnt[24]~433 cycle_cnt[25]~434 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.187 ns cycle_cnt\[25\] 27 REG LCFF_X18_Y11_N25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.108 ns) = 4.187 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 2; REG Node = 'cycle_cnt\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cycle_cnt[25]~434 cycle_cnt[25] } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.510 ns ( 83.83 % ) " "Info: Total cell delay = 3.510 ns ( 83.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.677 ns ( 16.17 % ) " "Info: Total interconnect delay = 0.677 ns ( 16.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { cycle_cnt[0] cycle_cnt[1]~387 cycle_cnt[2]~389 cycle_cnt[3]~391 cycle_cnt[4]~393 cycle_cnt[5]~395 cycle_cnt[6]~397 cycle_cnt[7]~399 cycle_cnt[8]~401 cycle_cnt[9]~403 cycle_cnt[10]~405 cycle_cnt[11]~407 cycle_cnt[12]~409 cycle_cnt[13]~411 cycle_cnt[14]~413 cycle_cnt[15]~415 cycle_cnt[16]~417 cycle_cnt[17]~419 cycle_cnt[18]~421 cycle_cnt[19]~423 cycle_cnt[20]~425 cycle_cnt[21]~427 cycle_cnt[22]~429 cycle_cnt[23]~431 cycle_cnt[24]~433 cycle_cnt[25]~434 cycle_cnt[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.187 ns" { cycle_cnt[0] {} cycle_cnt[1]~387 {} cycle_cnt[2]~389 {} cycle_cnt[3]~391 {} cycle_cnt[4]~393 {} cycle_cnt[5]~395 {} cycle_cnt[6]~397 {} cycle_cnt[7]~399 {} cycle_cnt[8]~401 {} cycle_cnt[9]~403 {} cycle_cnt[10]~405 {} cycle_cnt[11]~407 {} cycle_cnt[12]~409 {} cycle_cnt[13]~411 {} cycle_cnt[14]~413 {} cycle_cnt[15]~415 {} cycle_cnt[16]~417 {} cycle_cnt[17]~419 {} cycle_cnt[18]~421 {} cycle_cnt[19]~423 {} cycle_cnt[20]~425 {} cycle_cnt[21]~427 {} cycle_cnt[22]~429 {} cycle_cnt[23]~431 {} cycle_cnt[24]~433 {} cycle_cnt[25]~434 {} cycle_cnt[25] {} } { 0.000ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns cycle_cnt\[25\] 3 REG LCFF_X18_Y11_N25 2 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 2; REG Node = 'cycle_cnt\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { sys_clk~clkctrl cycle_cnt[25] } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { sys_clk sys_clk~clkctrl cycle_cnt[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[25] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.759 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.759 ns cycle_cnt\[0\] 3 REG LCFF_X17_Y12_N15 5 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X17_Y12_N15; Fanout = 5; REG Node = 'cycle_cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { sys_clk~clkctrl cycle_cnt[0] } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.01 % ) " "Info: Total cell delay = 1.766 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 35.99 % ) " "Info: Total interconnect delay = 0.993 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sys_clk sys_clk~clkctrl cycle_cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { sys_clk sys_clk~clkctrl cycle_cnt[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[25] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sys_clk sys_clk~clkctrl cycle_cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { cycle_cnt[0] cycle_cnt[1]~387 cycle_cnt[2]~389 cycle_cnt[3]~391 cycle_cnt[4]~393 cycle_cnt[5]~395 cycle_cnt[6]~397 cycle_cnt[7]~399 cycle_cnt[8]~401 cycle_cnt[9]~403 cycle_cnt[10]~405 cycle_cnt[11]~407 cycle_cnt[12]~409 cycle_cnt[13]~411 cycle_cnt[14]~413 cycle_cnt[15]~415 cycle_cnt[16]~417 cycle_cnt[17]~419 cycle_cnt[18]~421 cycle_cnt[19]~423 cycle_cnt[20]~425 cycle_cnt[21]~427 cycle_cnt[22]~429 cycle_cnt[23]~431 cycle_cnt[24]~433 cycle_cnt[25]~434 cycle_cnt[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.187 ns" { cycle_cnt[0] {} cycle_cnt[1]~387 {} cycle_cnt[2]~389 {} cycle_cnt[3]~391 {} cycle_cnt[4]~393 {} cycle_cnt[5]~395 {} cycle_cnt[6]~397 {} cycle_cnt[7]~399 {} cycle_cnt[8]~401 {} cycle_cnt[9]~403 {} cycle_cnt[10]~405 {} cycle_cnt[11]~407 {} cycle_cnt[12]~409 {} cycle_cnt[13]~411 {} cycle_cnt[14]~413 {} cycle_cnt[15]~415 {} cycle_cnt[16]~417 {} cycle_cnt[17]~419 {} cycle_cnt[18]~421 {} cycle_cnt[19]~423 {} cycle_cnt[20]~425 {} cycle_cnt[21]~427 {} cycle_cnt[22]~429 {} cycle_cnt[23]~431 {} cycle_cnt[24]~433 {} cycle_cnt[25]~434 {} cycle_cnt[25] {} } { 0.000ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { sys_clk sys_clk~clkctrl cycle_cnt[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[25] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sys_clk sys_clk~clkctrl cycle_cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} cycle_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "echo_vld_dly1 echo_vld sys_clk 4.114 ns register " "Info: tsu for register \"echo_vld_dly1\" (data pin = \"echo_vld\", clock pin = \"sys_clk\") is 4.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.875 ns + Longest pin register " "Info: + Longest pin to register delay is 6.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns echo_vld 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'echo_vld'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo_vld } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.616 ns) + CELL(0.206 ns) 6.767 ns echo_vld_dly1~feeder 2 COMB LCCOMB_X1_Y6_N2 1 " "Info: 2: + IC(5.616 ns) + CELL(0.206 ns) = 6.767 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = 'echo_vld_dly1~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { echo_vld echo_vld_dly1~feeder } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.875 ns echo_vld_dly1 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.875 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'echo_vld_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 18.31 % ) " "Info: Total cell delay = 1.259 ns ( 18.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 81.69 % ) " "Info: Total interconnect delay = 5.616 ns ( 81.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { echo_vld echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { echo_vld {} echo_vld~combout {} echo_vld_dly1~feeder {} echo_vld_dly1 {} } { 0.000ns 0.000ns 5.616ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns echo_vld_dly1 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'echo_vld_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sys_clk sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} echo_vld_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { echo_vld echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { echo_vld {} echo_vld~combout {} echo_vld_dly1~feeder {} echo_vld_dly1 {} } { 0.000ns 0.000ns 5.616ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sys_clk sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} echo_vld_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk trig_vld trig_vld~reg0 9.518 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"trig_vld\" through register \"trig_vld~reg0\" is 9.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.759 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.759 ns trig_vld~reg0 3 REG LCFF_X17_Y12_N1 1 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X17_Y12_N1; Fanout = 1; REG Node = 'trig_vld~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { sys_clk~clkctrl trig_vld~reg0 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.01 % ) " "Info: Total cell delay = 1.766 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 35.99 % ) " "Info: Total interconnect delay = 0.993 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sys_clk sys_clk~clkctrl trig_vld~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} trig_vld~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 78 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.455 ns + Longest register pin " "Info: + Longest register to pin delay is 6.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns trig_vld~reg0 1 REG LCFF_X17_Y12_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N1; Fanout = 1; REG Node = 'trig_vld~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig_vld~reg0 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(3.056 ns) 6.455 ns trig_vld 2 PIN PIN_24 0 " "Info: 2: + IC(3.399 ns) + CELL(3.056 ns) = 6.455 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'trig_vld'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { trig_vld~reg0 trig_vld } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 47.34 % ) " "Info: Total cell delay = 3.056 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.399 ns ( 52.66 % ) " "Info: Total interconnect delay = 3.399 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { trig_vld~reg0 trig_vld } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { trig_vld~reg0 {} trig_vld {} } { 0.000ns 3.399ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sys_clk sys_clk~clkctrl trig_vld~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} trig_vld~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { trig_vld~reg0 trig_vld } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { trig_vld~reg0 {} trig_vld {} } { 0.000ns 3.399ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "echo_vld_dly1 echo_vld sys_clk -3.848 ns register " "Info: th for register \"echo_vld_dly1\" (data pin = \"echo_vld\", clock pin = \"sys_clk\") is -3.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.721 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns echo_vld_dly1 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'echo_vld_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sys_clk sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} echo_vld_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns echo_vld 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'echo_vld'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo_vld } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.616 ns) + CELL(0.206 ns) 6.767 ns echo_vld_dly1~feeder 2 COMB LCCOMB_X1_Y6_N2 1 " "Info: 2: + IC(5.616 ns) + CELL(0.206 ns) = 6.767 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = 'echo_vld_dly1~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { echo_vld echo_vld_dly1~feeder } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.875 ns echo_vld_dly1 3 REG LCFF_X1_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.875 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'echo_vld_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "RTL/CalcDistance.v" "" { Text "D:/2.3/功能测试/CalcDistance/RTL/CalcDistance.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 18.31 % ) " "Info: Total cell delay = 1.259 ns ( 18.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 81.69 % ) " "Info: Total interconnect delay = 5.616 ns ( 81.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { echo_vld echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { echo_vld {} echo_vld~combout {} echo_vld_dly1~feeder {} echo_vld_dly1 {} } { 0.000ns 0.000ns 5.616ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sys_clk sys_clk~clkctrl echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} echo_vld_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { echo_vld echo_vld_dly1~feeder echo_vld_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { echo_vld {} echo_vld~combout {} echo_vld_dly1~feeder {} echo_vld_dly1 {} } { 0.000ns 0.000ns 5.616ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 17:00:28 2012 " "Info: Processing ended: Sun Sep 30 17:00:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
