 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : Processor_Top
Version: K-2015.06
Date   : Wed Dec 24 20:14:16 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: id_ex_reg/reg_write_src_out_reg[2]/CK
              (internal path startpoint clocked by clk)
  Endpoint: ex_mem_reg/reg_write_src_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  id_ex_reg/reg_write_src_out_reg[2]/CK (DFFRQX2M)        0.00 #     0.00 r
  id_ex_reg/reg_write_src_out_reg[2]/Q (DFFRQX2M)         0.46       0.46 f
  id_ex_reg/reg_write_src_out[2] (ID_EX_Register)         0.00       0.46 f
  ex_mem_reg/reg_write_src_in[2] (EX_MEM_Register)        0.00       0.46 f
  ex_mem_reg/reg_write_src_out_reg[2]/D (DFFRX1M)         0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/reg_write_src_out_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/reg_write_src_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/reg_write_src_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/reg_write_src_out_reg[1]/CK (DFFRQX2M)        0.00 #     0.00 r
  id_ex_reg/reg_write_src_out_reg[1]/Q (DFFRQX2M)         0.46       0.46 f
  id_ex_reg/reg_write_src_out[1] (ID_EX_Register)         0.00       0.46 f
  ex_mem_reg/reg_write_src_in[1] (EX_MEM_Register)        0.00       0.46 f
  ex_mem_reg/reg_write_src_out_reg[1]/D (DFFRX1M)         0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/reg_write_src_out_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/reg_write_src_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/reg_write_src_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/reg_write_src_out_reg[0]/CK (DFFRQX2M)        0.00 #     0.00 r
  id_ex_reg/reg_write_src_out_reg[0]/Q (DFFRQX2M)         0.46       0.46 f
  id_ex_reg/reg_write_src_out[0] (ID_EX_Register)         0.00       0.46 f
  ex_mem_reg/reg_write_src_in[0] (EX_MEM_Register)        0.00       0.46 f
  ex_mem_reg/reg_write_src_out_reg[0]/D (DFFRX1M)         0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/reg_write_src_out_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/instr_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/instr_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/instr_out_reg[1]/CK (DFFRQX2M)                0.00 #     0.00 r
  id_ex_reg/instr_out_reg[1]/Q (DFFRQX2M)                 0.46       0.46 f
  id_ex_reg/instr_out[1] (ID_EX_Register)                 0.00       0.46 f
  ex_mem_reg/instr_in[1] (EX_MEM_Register)                0.00       0.46 f
  ex_mem_reg/instr_out_reg[1]/D (DFFRX1M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/instr_out_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/instr_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/instr_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/instr_out_reg[0]/CK (DFFRQX2M)                0.00 #     0.00 r
  id_ex_reg/instr_out_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  id_ex_reg/instr_out[0] (ID_EX_Register)                 0.00       0.46 f
  ex_mem_reg/instr_in[0] (EX_MEM_Register)                0.00       0.46 f
  ex_mem_reg/instr_out_reg[0]/D (DFFRX1M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/instr_out_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[7]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[7]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[7] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[7] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[7]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[7]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[6]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[6]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[6] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[6] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[6]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[6]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[5]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[5]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[5] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[5] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[5]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[5]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[4]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[4]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[4] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[4] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[4]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[4]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[3]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[3]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[3] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[3] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[3]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[3]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[2]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[2]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[2] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[2] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[2]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[2]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[1]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[1]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[1] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[1] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[1]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[1]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/PC_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/PC_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/PC_out_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  id_ex_reg/PC_out_reg[0]/Q (DFFRQX2M)                    0.46       0.46 f
  id_ex_reg/PC_out[0] (ID_EX_Register)                    0.00       0.46 f
  ex_mem_reg/PC_in[0] (EX_MEM_Register)                   0.00       0.46 f
  ex_mem_reg/PC_out_reg[0]/D (DFFRX1M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/PC_out_reg[0]/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/input_en_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/input_en_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/input_en_out_reg/CK (DFFRQX2M)                0.00 #     0.00 r
  id_ex_reg/input_en_out_reg/Q (DFFRQX2M)                 0.46       0.46 f
  id_ex_reg/input_en_out (ID_EX_Register)                 0.00       0.46 f
  ex_mem_reg/input_en_in (EX_MEM_Register)                0.00       0.46 f
  ex_mem_reg/input_en_out_reg/D (DFFRX1M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/input_en_out_reg/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: id_ex_reg/is_branch_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_is_branch_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/is_branch_out_reg/CK (DFFRQX2M)               0.00 #     0.00 r
  id_ex_reg/is_branch_out_reg/Q (DFFRQX2M)                0.46       0.46 f
  id_ex_reg/is_branch_out (ID_EX_Register)                0.00       0.46 f
  ex_mem_is_branch_reg_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_is_branch_reg_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: id_ex_reg/mem_write_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/mem_write_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/mem_write_out_reg/CK (DFFRQX2M)               0.00 #     0.00 r
  id_ex_reg/mem_write_out_reg/Q (DFFRQX2M)                0.46       0.46 f
  id_ex_reg/mem_write_out (ID_EX_Register)                0.00       0.46 f
  ex_mem_reg/mem_write_in (EX_MEM_Register)               0.00       0.46 f
  ex_mem_reg/mem_write_out_reg/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/mem_write_out_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: id_ex_reg/mem_read_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/mem_read_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/mem_read_out_reg/CK (DFFRQX2M)                0.00 #     0.00 r
  id_ex_reg/mem_read_out_reg/Q (DFFRQX2M)                 0.46       0.46 f
  id_ex_reg/mem_read_out (ID_EX_Register)                 0.00       0.46 f
  ex_mem_reg/mem_read_in (EX_MEM_Register)                0.00       0.46 f
  ex_mem_reg/mem_read_out_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/mem_read_out_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: id_ex_reg/is_ret_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/is_ret_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/is_ret_out_reg/CK (DFFRQX2M)                  0.00 #     0.00 r
  id_ex_reg/is_ret_out_reg/Q (DFFRQX2M)                   0.46       0.46 f
  id_ex_reg/is_ret_out (ID_EX_Register)                   0.00       0.46 f
  ex_mem_reg/is_ret_in (EX_MEM_Register)                  0.00       0.46 f
  ex_mem_reg/is_ret_out_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/is_ret_out_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: id_ex_reg/is_rti_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/is_rti_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/is_rti_out_reg/CK (DFFRQX2M)                  0.00 #     0.00 r
  id_ex_reg/is_rti_out_reg/Q (DFFRQX2M)                   0.46       0.46 f
  id_ex_reg/is_rti_out (ID_EX_Register)                   0.00       0.46 f
  ex_mem_reg/is_rti_in (EX_MEM_Register)                  0.00       0.46 f
  ex_mem_reg/is_rti_out_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/is_rti_out_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: id_ex_reg/is_store_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem_reg/is_store_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex_reg/is_store_out_reg/CK (DFFRQX2M)                0.00 #     0.00 r
  id_ex_reg/is_store_out_reg/Q (DFFRQX2M)                 0.46       0.46 f
  id_ex_reg/is_store_out (ID_EX_Register)                 0.00       0.46 f
  ex_mem_reg/is_store_in (EX_MEM_Register)                0.00       0.46 f
  ex_mem_reg/is_store_out_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ex_mem_reg/is_store_out_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


1
