<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:724:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="and_reduce" ARG_PragmaIsValid="1" ARG_PragmaType="unroll" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:738:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="or_reduce" ARG_PragmaIsValid="1" ARG_PragmaType="unroll" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:752:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="xor_reduce" ARG_PragmaIsValid="1" ARG_PragmaType="unroll" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/csynth.tcl:16:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=ddrbenchmark2" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/directives.tcl:6:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=ddrbenchmark2" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:6:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port = input depth=arr_depth offset = slave bundle = gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:7:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port = output depth=arr_depth offset = slave bundle = gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:8:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port = input bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:9:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port = output bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:10:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port = return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="hls/ddrbenchmark2.cpp:16:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="ddrbenchmark2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
</xilinx:hls_fe_msgs>

