
Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: topshiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Sep 04 09:30:31 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[22]  (to SRL00/sclk +)

   Delay:              14.855ns  (43.8% logic, 56.2% route), 20 logic levels.

 Constraint Details:

     14.855ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.764ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R9C16C.FCI to     R9C16C.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000     R9C16C.FCO to     R9C16D.FCI SRL00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569     R9C16D.FCI to      R9C16D.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000      R9C16D.F1 to     R9C16D.DI1 SRL00/D01/un1_sdiv[23] (to SRL00/sclk)
                  --------
                   14.855   (43.8% logic, 56.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.803ns  (43.6% logic, 56.4% route), 20 logic levels.

 Constraint Details:

     14.803ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.816ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R9C16C.FCI to     R9C16C.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000     R9C16C.FCO to     R9C16D.FCI SRL00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517     R9C16D.FCI to      R9C16D.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000      R9C16D.F0 to     R9C16D.DI0 SRL00/D01/un1_sdiv[22] (to SRL00/sclk)
                  --------
                   14.803   (43.6% logic, 56.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.709ns  (43.2% logic, 56.8% route), 19 logic levels.

 Constraint Details:

     14.709ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.910ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569     R9C16C.FCI to      R9C16C.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000      R9C16C.F1 to     R9C16C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   14.709   (43.2% logic, 56.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              14.657ns  (43.0% logic, 57.0% route), 19 logic levels.

 Constraint Details:

     14.657ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.962ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517     R9C16C.FCI to      R9C16C.F0 SRL00/D01/SLICE_2
ROUTE         1     0.000      R9C16C.F0 to     R9C16C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   14.657   (43.0% logic, 57.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:              14.563ns  (42.7% logic, 57.3% route), 18 logic levels.

 Constraint Details:

     14.563ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.056ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569     R9C16B.FCI to      R9C16B.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000      R9C16B.F1 to     R9C16B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   14.563   (42.7% logic, 57.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[22]  (to SRL00/sclk +)

   Delay:              14.535ns  (44.8% logic, 55.2% route), 20 logic levels.

 Constraint Details:

     14.535ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.084ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15B.CLK to      R9C15B.Q0 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     1.515      R9C15B.Q0 to     R10C14A.C0 SRL00/D01/sdiv[9]
CTOF_DEL    ---     0.452     R10C14A.C0 to     R10C14A.F0 SRL00/D01/SLICE_40
ROUTE         1     0.656     R10C14A.F0 to     R10C15A.C1 SRL00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452     R10C15A.C1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R9C16C.FCI to     R9C16C.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000     R9C16C.FCO to     R9C16D.FCI SRL00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569     R9C16D.FCI to      R9C16D.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000      R9C16D.F1 to     R9C16D.DI1 SRL00/D01/un1_sdiv[23] (to SRL00/sclk)
                  --------
                   14.535   (44.8% logic, 55.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[17]  (to SRL00/sclk +)

   Delay:              14.511ns  (42.5% logic, 57.5% route), 18 logic levels.

 Constraint Details:

     14.511ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.108ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517     R9C16B.FCI to      R9C16B.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000      R9C16B.F0 to     R9C16B.DI0 SRL00/D01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                   14.511   (42.5% logic, 57.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[21]  (to SRL00/sclk +)

   Delay:              14.483ns  (44.6% logic, 55.4% route), 20 logic levels.

 Constraint Details:

     14.483ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.136ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15B.CLK to      R9C15B.Q0 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     1.515      R9C15B.Q0 to     R10C14A.C0 SRL00/D01/sdiv[9]
CTOF_DEL    ---     0.452     R10C14A.C0 to     R10C14A.F0 SRL00/D01/SLICE_40
ROUTE         1     0.656     R10C14A.F0 to     R10C15A.C1 SRL00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452     R10C15A.C1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R9C16C.FCI to     R9C16C.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000     R9C16C.FCO to     R9C16D.FCI SRL00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517     R9C16D.FCI to      R9C16D.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000      R9C16D.F0 to     R9C16D.DI0 SRL00/D01/un1_sdiv[22] (to SRL00/sclk)
                  --------
                   14.483   (44.6% logic, 55.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.202ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:              14.417ns  (42.1% logic, 57.9% route), 17 logic levels.

 Constraint Details:

     14.417ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.202ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     1.609      R9C15A.Q0 to     R10C14A.A1 SRL00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R10C14A.A1 to     R10C14A.F1 SRL00/D01/SLICE_40
ROUTE         1     0.882     R10C14A.F1 to     R10C15A.B1 SRL00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569     R9C16A.FCI to      R9C16A.F1 SRL00/D01/SLICE_4
ROUTE         1     0.000      R9C16A.F1 to     R9C16A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                   14.417   (42.1% logic, 57.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              14.389ns  (44.2% logic, 55.8% route), 19 logic levels.

 Constraint Details:

     14.389ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.230ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15B.CLK to      R9C15B.Q0 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     1.515      R9C15B.Q0 to     R10C14A.C0 SRL00/D01/sdiv[9]
CTOF_DEL    ---     0.452     R10C14A.C0 to     R10C14A.F0 SRL00/D01/SLICE_40
ROUTE         1     0.656     R10C14A.F0 to     R10C15A.C1 SRL00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452     R10C15A.C1 to     R10C15A.F1 SRL00/D01/SLICE_24
ROUTE         3     0.284     R10C15A.F1 to     R10C15B.D1 SRL00/D01/N_78
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 SRL00/D01/SLICE_32
ROUTE         5     1.595     R10C15B.F1 to      R9C17C.B1 SRL00/D01/N_80
CTOF_DEL    ---     0.452      R9C17C.B1 to      R9C17C.F1 SRL00/D01/SLICE_31
ROUTE         3     1.307      R9C17C.F1 to     R10C18D.D1 SRL00/D01/N_88
CTOF_DEL    ---     0.452     R10C18D.D1 to     R10C18D.F1 SRL00/D01/SLICE_28
ROUTE         2     0.618     R10C18D.F1 to     R10C18C.B0 SRL00/D01/N_36
CTOF_DEL    ---     0.452     R10C18C.B0 to     R10C18C.F0 SRL00/D01/SLICE_36
ROUTE         1     0.873     R10C18C.F0 to     R10C16B.A0 SRL00/D01/N_51
CTOF_DEL    ---     0.452     R10C16B.A0 to     R10C16B.F0 SRL00/D01/SLICE_26
ROUTE         1     1.180     R10C16B.F0 to      R9C14A.B0 SRL00/D01/N_10
C0TOFCO_DE  ---     0.905      R9C14A.B0 to     R9C14A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000     R9C14A.FCO to     R9C14B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R9C14B.FCI to     R9C14B.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000     R9C14B.FCO to     R9C14C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R9C14C.FCI to     R9C14C.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000     R9C14C.FCO to     R9C14D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R9C14D.FCI to     R9C14D.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000     R9C14D.FCO to     R9C15A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R9C15A.FCI to     R9C15A.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R9C15B.FCI to     R9C15B.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000     R9C15B.FCO to     R9C15C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R9C15C.FCI to     R9C15C.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000     R9C15C.FCO to     R9C15D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R9C15D.FCI to     R9C15D.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R9C16A.FCI to     R9C16A.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000     R9C16A.FCO to     R9C16B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R9C16B.FCI to     R9C16B.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000     R9C16B.FCO to     R9C16C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569     R9C16C.FCI to      R9C16C.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000      R9C16C.F1 to     R9C16C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   14.389   (44.2% logic, 55.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to     R9C16C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.644MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   66.644 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4507 paths, 1 nets, and 256 connections (76.65% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Sep 04 09:30:32 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[12]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15C.CLK to      R9C15C.Q1 SRL00/D01/SLICE_6 (from SRL00/sclk)
ROUTE         3     0.132      R9C15C.Q1 to      R9C15C.A1 SRL00/D01/sdiv[12]
CTOF_DEL    ---     0.101      R9C15C.A1 to      R9C15C.F1 SRL00/D01/SLICE_6
ROUTE         1     0.000      R9C15C.F1 to     R9C15C.DI1 SRL00/D01/un1_sdiv[13] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14C.CLK to      R9C14C.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132      R9C14C.Q1 to      R9C14C.A1 SRL00/D01/sdiv[4]
CTOF_DEL    ---     0.101      R9C14C.A1 to      R9C14C.F1 SRL00/D01/SLICE_10
ROUTE         1     0.000      R9C14C.F1 to     R9C14C.DI1 SRL00/D01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14C.CLK to      R9C14C.Q0 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132      R9C14C.Q0 to      R9C14C.A0 SRL00/D01/sdiv[3]
CTOF_DEL    ---     0.101      R9C14C.A0 to      R9C14C.F0 SRL00/D01/SLICE_10
ROUTE         1     0.000      R9C14C.F0 to     R9C14C.DI0 SRL00/D01/un1_sdiv[4] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[1]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[1]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14B.CLK to      R9C14B.Q0 SRL00/D01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132      R9C14B.Q0 to      R9C14B.A0 SRL00/D01/sdiv[1]
CTOF_DEL    ---     0.101      R9C14B.A0 to      R9C14B.F0 SRL00/D01/SLICE_11
ROUTE         1     0.000      R9C14B.F0 to     R9C14B.DI0 SRL00/D01/un1_sdiv[2] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[9]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15B.CLK to      R9C15B.Q0 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     0.132      R9C15B.Q0 to      R9C15B.A0 SRL00/D01/sdiv[9]
CTOF_DEL    ---     0.101      R9C15B.A0 to      R9C15B.F0 SRL00/D01/SLICE_7
ROUTE         1     0.000      R9C15B.F0 to     R9C15B.DI0 SRL00/D01/un1_sdiv[10] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[0]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[0]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_0 to SRL00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_0 to SRL00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14A.CLK to      R9C14A.Q1 SRL00/D01/SLICE_0 (from SRL00/sclk)
ROUTE         2     0.132      R9C14A.Q1 to      R9C14A.A1 SRL00/D01/sdiv[0]
CTOF_DEL    ---     0.101      R9C14A.A1 to      R9C14A.F1 SRL00/D01/SLICE_0
ROUTE         1     0.000      R9C14A.F1 to     R9C14A.DI1 SRL00/D01/un1_sdiv[1] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C16B.CLK to      R9C16B.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     0.132      R9C16B.Q1 to      R9C16B.A1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.101      R9C16B.A1 to      R9C16B.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000      R9C16B.F1 to     R9C16B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[10]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[10]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15B.CLK to      R9C15B.Q1 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     0.132      R9C15B.Q1 to      R9C15B.A1 SRL00/D01/sdiv[10]
CTOF_DEL    ---     0.101      R9C15B.A1 to      R9C15B.F1 SRL00/D01/SLICE_7
ROUTE         1     0.000      R9C15B.F1 to     R9C15B.DI1 SRL00/D01/un1_sdiv[11] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14B.CLK to      R9C14B.Q1 SRL00/D01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132      R9C14B.Q1 to      R9C14B.A1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.101      R9C14B.A1 to      R9C14B.F1 SRL00/D01/SLICE_11
ROUTE         1     0.000      R9C14B.F1 to     R9C14B.DI1 SRL00/D01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R9C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/oscout  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/oscout  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_16 to SRL00/D01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_16 to SRL00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19C.CLK to      R2C19C.Q0 SRL00/D01/SLICE_16 (from SRL00/sclk)
ROUTE        14     0.132      R2C19C.Q0 to      R2C19C.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19C.A0 to      R2C19C.F0 SRL00/D01/SLICE_16
ROUTE         1     0.000      R2C19C.F0 to     R2C19C.DI0 SRL00/D01/oscout_0 (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCinst0 to SRL00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4507 paths, 1 nets, and 256 connections (76.65% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

