// Seed: 2382472241
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4, id_5;
  wor  id_6 = 1;
  wire id_7;
  final id_4 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    id_28,
    output tri id_5,
    input uwire id_6,
    output wire id_7,
    output wand id_8,
    output wire id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wand id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    input wand id_17,
    input wor id_18,
    id_29,
    output wire id_19,
    output tri1 id_20,
    input supply1 id_21,
    output wor id_22,
    input wor id_23,
    input uwire id_24,
    input tri0 id_25,
    input supply1 id_26
);
  assign id_20 = |1'b0;
  module_0 modCall_1 (
      id_29,
      id_29
  );
endmodule
