// Seed: 1717577112
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 module_0,
    input tri  id_3
);
  wire id_5;
  assign id_5 = id_5;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1
);
  reg id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  always @(posedge 1) begin : LABEL_0
    id_3 <= 1;
  end
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5
  );
  wire id_13;
endmodule
