{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520426784503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520426784503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 07 13:46:24 2018 " "Processing started: Wed Mar 07 13:46:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520426784503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520426784503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea7bb -c Tarea7bb " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea7bb -c Tarea7bb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520426784503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520426784768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tarea7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tarea7b-Structure " "Found design unit 1: Tarea7b-Structure" {  } { { "Tarea7b.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/Tarea7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tarea7b " "Found entity 1: Tarea7b" {  } { { "Tarea7b.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/Tarea7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520426785127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7-Structure " "Found design unit 1: Display7-Structure" {  } { { "display4bits.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/display4bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "display4bits.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/display4bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGen-Structure " "Found design unit 1: clockGen-Structure" {  } { { "clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/clock_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGen " "Found entity 1: clockGen" {  } { { "clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/clock_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520426785142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea7b " "Elaborating entity \"Tarea7b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520426785158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 Display7:display0 " "Elaborating entity \"Display7\" for hierarchy \"Display7:display0\"" {  } { { "Tarea7b.vhd" "display0" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/Tarea7b.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520426785174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen clockGen:clock0 " "Elaborating entity \"clockGen\" for hierarchy \"clockGen:clock0\"" {  } { { "Tarea7b.vhd" "clock0" { Text "C:/Users/pec02/Documents/PEC-2018-master/Aprenentatge/Tarea7b/Tarea7b.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520426785174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520426785626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520426785626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520426785657 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520426785657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520426785657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520426785657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520426785673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 07 13:46:25 2018 " "Processing ended: Wed Mar 07 13:46:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520426785673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520426785673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520426785673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520426785673 ""}
