# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1527 \
    name v68_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_3_3 \
    op interface \
    ports { v68_3_3_address0 { O 6 vector } v68_3_3_ce0 { O 1 bit } v68_3_3_we0 { O 1 bit } v68_3_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1529 \
    name v68_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_3_2 \
    op interface \
    ports { v68_3_2_address0 { O 6 vector } v68_3_2_ce0 { O 1 bit } v68_3_2_we0 { O 1 bit } v68_3_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1530 \
    name v68_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_3_1 \
    op interface \
    ports { v68_3_1_address0 { O 6 vector } v68_3_1_ce0 { O 1 bit } v68_3_1_we0 { O 1 bit } v68_3_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1531 \
    name v68_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_3_0 \
    op interface \
    ports { v68_3_0_address0 { O 6 vector } v68_3_0_ce0 { O 1 bit } v68_3_0_we0 { O 1 bit } v68_3_0_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1532 \
    name v68_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_2_3 \
    op interface \
    ports { v68_2_3_address0 { O 6 vector } v68_2_3_ce0 { O 1 bit } v68_2_3_we0 { O 1 bit } v68_2_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1533 \
    name v68_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_2_2 \
    op interface \
    ports { v68_2_2_address0 { O 6 vector } v68_2_2_ce0 { O 1 bit } v68_2_2_we0 { O 1 bit } v68_2_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1534 \
    name v68_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_2_1 \
    op interface \
    ports { v68_2_1_address0 { O 6 vector } v68_2_1_ce0 { O 1 bit } v68_2_1_we0 { O 1 bit } v68_2_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1535 \
    name v68_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_2_0 \
    op interface \
    ports { v68_2_0_address0 { O 6 vector } v68_2_0_ce0 { O 1 bit } v68_2_0_we0 { O 1 bit } v68_2_0_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1536 \
    name v68_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_1_3 \
    op interface \
    ports { v68_1_3_address0 { O 6 vector } v68_1_3_ce0 { O 1 bit } v68_1_3_we0 { O 1 bit } v68_1_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1537 \
    name v68_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_1_2 \
    op interface \
    ports { v68_1_2_address0 { O 6 vector } v68_1_2_ce0 { O 1 bit } v68_1_2_we0 { O 1 bit } v68_1_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name v68_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_1_1 \
    op interface \
    ports { v68_1_1_address0 { O 6 vector } v68_1_1_ce0 { O 1 bit } v68_1_1_we0 { O 1 bit } v68_1_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name v68_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_1_0 \
    op interface \
    ports { v68_1_0_address0 { O 6 vector } v68_1_0_ce0 { O 1 bit } v68_1_0_we0 { O 1 bit } v68_1_0_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name v68_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_0_3 \
    op interface \
    ports { v68_0_3_address0 { O 6 vector } v68_0_3_ce0 { O 1 bit } v68_0_3_we0 { O 1 bit } v68_0_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name v68_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_0_2 \
    op interface \
    ports { v68_0_2_address0 { O 6 vector } v68_0_2_ce0 { O 1 bit } v68_0_2_we0 { O 1 bit } v68_0_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name v68_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_0_1 \
    op interface \
    ports { v68_0_1_address0 { O 6 vector } v68_0_1_ce0 { O 1 bit } v68_0_1_we0 { O 1 bit } v68_0_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name v68_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v68_0_0 \
    op interface \
    ports { v68_0_0_address0 { O 6 vector } v68_0_0_ce0 { O 1 bit } v68_0_0_we0 { O 1 bit } v68_0_0_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name v66_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_0 \
    op interface \
    ports { v66_0_address0 { O 6 vector } v66_0_ce0 { O 1 bit } v66_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name v66_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_1 \
    op interface \
    ports { v66_1_address0 { O 6 vector } v66_1_ce0 { O 1 bit } v66_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name v66_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_2 \
    op interface \
    ports { v66_2_address0 { O 6 vector } v66_2_ce0 { O 1 bit } v66_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name v66_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_3 \
    op interface \
    ports { v66_3_address0 { O 6 vector } v66_3_ce0 { O 1 bit } v66_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1550 \
    name v67_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_0 \
    op interface \
    ports { v67_0_address0 { O 8 vector } v67_0_ce0 { O 1 bit } v67_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1551 \
    name v67_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_1 \
    op interface \
    ports { v67_1_address0 { O 8 vector } v67_1_ce0 { O 1 bit } v67_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1552 \
    name v67_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_2 \
    op interface \
    ports { v67_2_address0 { O 8 vector } v67_2_ce0 { O 1 bit } v67_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1553 \
    name v67_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_3 \
    op interface \
    ports { v67_3_address0 { O 8 vector } v67_3_ce0 { O 1 bit } v67_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1511 \
    name v68_3_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_3_3_load \
    op interface \
    ports { v68_3_3_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1512 \
    name v68_3_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_3_2_load \
    op interface \
    ports { v68_3_2_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1513 \
    name v68_3_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_3_1_load \
    op interface \
    ports { v68_3_1_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1514 \
    name v68_3_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_3_0_load \
    op interface \
    ports { v68_3_0_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1515 \
    name v68_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_2_3_load \
    op interface \
    ports { v68_2_3_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1516 \
    name v68_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_2_2_load \
    op interface \
    ports { v68_2_2_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1517 \
    name v68_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_2_1_load \
    op interface \
    ports { v68_2_1_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1518 \
    name v68_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_2_0_load \
    op interface \
    ports { v68_2_0_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1519 \
    name v68_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_1_3_load \
    op interface \
    ports { v68_1_3_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1520 \
    name v68_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_1_2_load \
    op interface \
    ports { v68_1_2_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1521 \
    name v68_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_1_1_load \
    op interface \
    ports { v68_1_1_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1522 \
    name v68_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_1_0_load \
    op interface \
    ports { v68_1_0_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1523 \
    name v68_0_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_0_3_load \
    op interface \
    ports { v68_0_3_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1524 \
    name v68_0_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_0_2_load \
    op interface \
    ports { v68_0_2_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1525 \
    name v68_0_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_0_1_load \
    op interface \
    ports { v68_0_1_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1526 \
    name v68_0_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v68_0_0_load \
    op interface \
    ports { v68_0_0_load { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1528 \
    name empty_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_109 \
    op interface \
    ports { empty_109 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1544 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1549 \
    name zext_ln170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln170 \
    op interface \
    ports { zext_ln170 { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


