// Seed: 3655938061
module module_0 ();
  logic id_1;
endmodule
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri module_1
    , id_7,
    input tri0 id_5
);
  reg id_8["" : 1] = 1;
  wire id_9;
  logic [-1 'b0 : -1 'b0 <=  -1] id_10;
  logic id_11;
  assign id_7 = id_3;
  nor primCall (id_0, id_1, id_10, id_11, id_12, id_3, id_5, id_7, id_8, id_9);
  tri1 id_12 = -1;
  assign id_7 = id_3;
  always @(posedge id_1) begin : LABEL_0
    $unsigned(11);
    ;
  end
  initial id_8 <= -1 == -1;
  module_0 modCall_1 ();
endmodule
