# 
# Synthesis run script generated by Vivado
# 

set_param simulator.modelsimInstallPath C:/modeltech64_10.3b/win64
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir D:/project_6/project_6/project_1.cache/wt [current_project]
set_property parent.project_path D:/project_6/project_6/project_1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_vhdl -library xil_defaultlib {
  D:/project_6/project_6/project_1.srcs/sources_1/new/FourBitCounter.vhd
  D:/project_6/project_6/project_1.srcs/sources_1/new/Controller.vhd
  D:/project_3/project_3.srcs/sources_1/new/7dd_d.vhd
  D:/project_5/project_5/project_5.srcs/sources_1/new/Clock_Divider.vhd
  D:/project_6/project_6/project_1.srcs/sources_1/new/SinDigWatch.vhd
}
read_xdc C:/Users/ee-student/Desktop/Nexys4DDR_Master.xdc
set_property used_in_implementation false [get_files C:/Users/ee-student/Desktop/Nexys4DDR_Master.xdc]

synth_design -top SinDigWatch -part xc7a100tcsg324-1
write_checkpoint -noxdef SinDigWatch.dcp
catch { report_utilization -file SinDigWatch_utilization_synth.rpt -pb SinDigWatch_utilization_synth.pb }
