--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_test.twx logibone_test.ncd -o logibone_test.twr
logibone_test.pcf -ucf logibone_ra2_1.ucf

Design file:              logibone_test.ncd
Physical constraint file: logibone_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<10>/CLK0
  Logical resource: gpmc2wishbone/readdata_10/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<11>/CLK0
  Logical resource: gpmc2wishbone/readdata_11/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16447 paths analyzed, 2809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.607ns.
--------------------------------------------------------------------------------

Paths for end point gpio0/output_2 (SLICE_X23Y28.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_11 (FF)
  Destination:          gpio0/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_11 to gpio0/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_11
    SLICE_X19Y47.A5      net (fanout=2)        0.697   gpmc2wishbone/address<11>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.408   gpio0/output<3>
                                                       gpio0/output_2
    -------------------------------------------------  ---------------------------
    Total                                      8.343ns (1.869ns logic, 6.474ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X19Y47.A2      net (fanout=1)        0.541   gpmc2wishbone/address_12_1
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.408   gpio0/output<3>
                                                       gpio0/output_2
    -------------------------------------------------  ---------------------------
    Total                                      8.275ns (1.957ns logic, 6.318ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_9 (FF)
  Destination:          gpio0/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_9 to gpio0/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_9
    SLICE_X19Y47.A1      net (fanout=4)        0.558   gpmc2wishbone/address<9>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.408   gpio0/output<3>
                                                       gpio0/output_2
    -------------------------------------------------  ---------------------------
    Total                                      8.204ns (1.869ns logic, 6.335ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_1 (SLICE_X23Y28.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_11 (FF)
  Destination:          gpio0/output_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_11 to gpio0/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_11
    SLICE_X19Y47.A5      net (fanout=2)        0.697   gpmc2wishbone/address<11>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.390   gpio0/output<3>
                                                       gpio0/output_1
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (1.851ns logic, 6.474ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X19Y47.A2      net (fanout=1)        0.541   gpmc2wishbone/address_12_1
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.390   gpio0/output<3>
                                                       gpio0/output_1
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (1.939ns logic, 6.318ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_9 (FF)
  Destination:          gpio0/output_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_9 to gpio0/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_9
    SLICE_X19Y47.A1      net (fanout=4)        0.558   gpmc2wishbone/address<9>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.390   gpio0/output<3>
                                                       gpio0/output_1
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (1.851ns logic, 6.335ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_3 (SLICE_X23Y28.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_11 (FF)
  Destination:          gpio0/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_11 to gpio0/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_11
    SLICE_X19Y47.A5      net (fanout=2)        0.697   gpmc2wishbone/address<11>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.382   gpio0/output<3>
                                                       gpio0/output_3
    -------------------------------------------------  ---------------------------
    Total                                      8.317ns (1.843ns logic, 6.474ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X19Y47.A2      net (fanout=1)        0.541   gpmc2wishbone/address_12_1
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.382   gpio0/output<3>
                                                       gpio0/output_3
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.931ns logic, 6.318ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_9 (FF)
  Destination:          gpio0/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.691 - 0.720)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_9 to gpio0/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.430   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_9
    SLICE_X19Y47.A1      net (fanout=4)        0.558   gpmc2wishbone/address<9>
    SLICE_X19Y47.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y40.C3      net (fanout=2)        0.997   N6
    SLICE_X19Y40.C       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X20Y28.B4      net (fanout=6)        1.408   intercon0/cs_vector<0><15>12
    SLICE_X20Y28.B       Tilo                  0.254   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y19.A2      net (fanout=19)       1.709   n0055<0>
    SLICE_X19Y19.A       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X23Y28.CE      net (fanout=4)        1.663   gpio0/_n0059_inv
    SLICE_X23Y28.CLK     Tceck                 0.382   gpio0/output<3>
                                                       gpio0/output_3
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (1.843ns logic, 6.335ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y24.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_10 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_10 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.CQ      Tcko                  0.198   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_10
    RAMB16_X1Y24.ADDRA13 net (fanout=4)        0.238   gpmc2wishbone/address<10>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.132ns logic, 0.238ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y24.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_8 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_8 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.198   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_8
    RAMB16_X1Y24.ADDRA11 net (fanout=5)        0.266   gpmc2wishbone/address<8>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.132ns logic, 0.266ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point gpio1/wbs_readdata_10 (SLICE_X14Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpio1/input_10 (FF)
  Destination:          gpio1/wbs_readdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpio1/input_10 to gpio1/wbs_readdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.200   gpio1/input<11>
                                                       gpio1/input_10
    SLICE_X14Y30.C5      net (fanout=1)        0.061   gpio1/input<10>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.121   gpio1/input<11>
                                                       gpio1/input<10>_rt
                                                       gpio1/wbs_readdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKA
  Logical resource: mem_0/ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKB
  Logical resource: mem_0/ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM2/CLKA
  Logical resource: mem_0/ram0/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     17.214ns|            0|            0|            0|        16447|
| TS_pll0_clk2x                 |     10.000ns|      8.607ns|          N/A|            0|            0|        16447|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.607|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16447 paths, 0 nets, and 3935 connections

Design statistics:
   Minimum period:   8.607ns{1}   (Maximum frequency: 116.185MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 11 14:18:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



