<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: am_hal_mspi_dev_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;R3.1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">am_hal_mspi_dev_config_t Struct Reference<div class="ingroups"><a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo3__hal.html">apollo3</a> &raquo; <a class="el" href="group__mspi3.html">MSPI - Multi-bit SPI</a> &#124; <a class="el" href="group__hal.html">Hardware Abstraction Layer (HAL)</a> &raquo; <a class="el" href="group__apollo3p__hal.html">apollo3p</a> &raquo; <a class="el" href="group__mspi3p.html">MSPI - Multi-bit SPI</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Device configuration structure.  
 <a href="structam__hal__mspi__dev__config__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="hal_2am__hal__mspi_8h_source.html">am_hal_mspi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a82521c86f3195997c67ccc6846248fb5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a82521c86f3195997c67ccc6846248fb5">ui8TurnAround</a></td></tr>
<tr class="memdesc:a82521c86f3195997c67ccc6846248fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI device configuration for Polling I/O (PIO) Operation.  <a href="structam__hal__mspi__dev__config__t.html#a82521c86f3195997c67ccc6846248fb5">More...</a><br /></td></tr>
<tr class="separator:a82521c86f3195997c67ccc6846248fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a62388df04d639845c22a9f70484ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3.html#gafeb2896eb0b9de7bd775389b74aa9979">am_hal_mspi_addr_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a5a62388df04d639845c22a9f70484ed3">eAddrCfg</a></td></tr>
<tr class="memdesc:a5a62388df04d639845c22a9f70484ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Configuration.  <a href="structam__hal__mspi__dev__config__t.html#a5a62388df04d639845c22a9f70484ed3">More...</a><br /></td></tr>
<tr class="separator:a5a62388df04d639845c22a9f70484ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd85188dcc4a025bd2f65c90a32ab85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3.html#gadeb7468d5357ad264f3cd6c4da28f56d">am_hal_mspi_instr_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a2bd85188dcc4a025bd2f65c90a32ab85">eInstrCfg</a></td></tr>
<tr class="memdesc:a2bd85188dcc4a025bd2f65c90a32ab85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Configuration.  <a href="structam__hal__mspi__dev__config__t.html#a2bd85188dcc4a025bd2f65c90a32ab85">More...</a><br /></td></tr>
<tr class="separator:a2bd85188dcc4a025bd2f65c90a32ab85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07484a6d0d6b7b904d5171e656253da7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a07484a6d0d6b7b904d5171e656253da7">ui8ReadInstr</a></td></tr>
<tr class="memdesc:a07484a6d0d6b7b904d5171e656253da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instruction sent to flash device.  <a href="structam__hal__mspi__dev__config__t.html#a07484a6d0d6b7b904d5171e656253da7">More...</a><br /></td></tr>
<tr class="separator:a07484a6d0d6b7b904d5171e656253da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd299a29ef025acd3519da3e57661cc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a3cd299a29ef025acd3519da3e57661cc">ui8WriteInstr</a></td></tr>
<tr class="memdesc:a3cd299a29ef025acd3519da3e57661cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write instruction sent to flash device.  <a href="structam__hal__mspi__dev__config__t.html#a3cd299a29ef025acd3519da3e57661cc">More...</a><br /></td></tr>
<tr class="separator:a3cd299a29ef025acd3519da3e57661cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a38c1e9b4f857e2ff698c459aaffdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3.html#gad2850237b05dd9b1226ca9ce28154532">am_hal_mspi_device_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#af5a38c1e9b4f857e2ff698c459aaffdf">eDeviceConfig</a></td></tr>
<tr class="memdesc:af5a38c1e9b4f857e2ff698c459aaffdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Flash Device configuration.  <a href="structam__hal__mspi__dev__config__t.html#af5a38c1e9b4f857e2ff698c459aaffdf">More...</a><br /></td></tr>
<tr class="separator:af5a38c1e9b4f857e2ff698c459aaffdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9efc7906449ea5dcf7d1f3fe2511f19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3.html#gacb6e04a2947d041bc62ef3e88ffbc1c1">am_hal_mspi_spi_mode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#aa9efc7906449ea5dcf7d1f3fe2511f19">eSpiMode</a></td></tr>
<tr class="memdesc:aa9efc7906449ea5dcf7d1f3fe2511f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI clock configuration.  <a href="structam__hal__mspi__dev__config__t.html#aa9efc7906449ea5dcf7d1f3fe2511f19">More...</a><br /></td></tr>
<tr class="separator:aa9efc7906449ea5dcf7d1f3fe2511f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6078a4e2fa5f2620e68558b33237ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3.html#gaa880403ff2b55edba74b239b8b4dc1ea">am_hal_mspi_clock_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a2c6078a4e2fa5f2620e68558b33237ef">eClockFreq</a></td></tr>
<tr class="memdesc:a2c6078a4e2fa5f2620e68558b33237ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock frequency.  <a href="structam__hal__mspi__dev__config__t.html#a2c6078a4e2fa5f2620e68558b33237ef">More...</a><br /></td></tr>
<tr class="separator:a2c6078a4e2fa5f2620e68558b33237ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17f02119c5e3018b291cd0ba717c760"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#af17f02119c5e3018b291cd0ba717c760">bSendAddr</a></td></tr>
<tr class="memdesc:af17f02119c5e3018b291cd0ba717c760"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI device configuration for XIP/DMA/Scrambling operations.  <a href="structam__hal__mspi__dev__config__t.html#af17f02119c5e3018b291cd0ba717c760">More...</a><br /></td></tr>
<tr class="separator:af17f02119c5e3018b291cd0ba717c760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fb4e090d67fd7fe21794239c7584c7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#ac2fb4e090d67fd7fe21794239c7584c7">bSendInstr</a></td></tr>
<tr class="memdesc:ac2fb4e090d67fd7fe21794239c7584c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Device Instruction.  <a href="structam__hal__mspi__dev__config__t.html#ac2fb4e090d67fd7fe21794239c7584c7">More...</a><br /></td></tr>
<tr class="separator:ac2fb4e090d67fd7fe21794239c7584c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5b495c5dc696d7764a5827b4eed2d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a6d5b495c5dc696d7764a5827b4eed2d2">bTurnaround</a></td></tr>
<tr class="memdesc:a6d5b495c5dc696d7764a5827b4eed2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Turnaround between Address write and Data read.  <a href="structam__hal__mspi__dev__config__t.html#a6d5b495c5dc696d7764a5827b4eed2d2">More...</a><br /></td></tr>
<tr class="separator:a6d5b495c5dc696d7764a5827b4eed2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813a5f6fcb49905e3df4f2243efd9063"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a813a5f6fcb49905e3df4f2243efd9063">ui32TCBSize</a></td></tr>
<tr class="memdesc:a813a5f6fcb49905e3df4f2243efd9063"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI DMA TCB/Command Queue memory allocation.  <a href="structam__hal__mspi__dev__config__t.html#a813a5f6fcb49905e3df4f2243efd9063">More...</a><br /></td></tr>
<tr class="separator:a813a5f6fcb49905e3df4f2243efd9063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bee7c8dc4727a609f3f6a5dd2983ed"><td class="memItemLeft" align="right" valign="top">uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a28bee7c8dc4727a609f3f6a5dd2983ed">pTCB</a></td></tr>
<tr class="memdesc:a28bee7c8dc4727a609f3f6a5dd2983ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Transfer Control Buffer.  <a href="structam__hal__mspi__dev__config__t.html#a28bee7c8dc4727a609f3f6a5dd2983ed">More...</a><br /></td></tr>
<tr class="separator:a28bee7c8dc4727a609f3f6a5dd2983ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfab19b3be43510e987e980574960cf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a8dfab19b3be43510e987e980574960cf">scramblingStartAddr</a></td></tr>
<tr class="memdesc:a8dfab19b3be43510e987e980574960cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI Scrambling configuration.  <a href="structam__hal__mspi__dev__config__t.html#a8dfab19b3be43510e987e980574960cf">More...</a><br /></td></tr>
<tr class="separator:a8dfab19b3be43510e987e980574960cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac069d97d1264a4e60b3c7eb3b60f75a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#ac069d97d1264a4e60b3c7eb3b60f75a8">scramblingEndAddr</a></td></tr>
<tr class="memdesc:ac069d97d1264a4e60b3c7eb3b60f75a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scrambling End Address.  <a href="structam__hal__mspi__dev__config__t.html#ac069d97d1264a4e60b3c7eb3b60f75a8">More...</a><br /></td></tr>
<tr class="separator:ac069d97d1264a4e60b3c7eb3b60f75a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dd55c213f06be7e497879b96e20a63"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a36dd55c213f06be7e497879b96e20a63">ui8WriteLatency</a></td></tr>
<tr class="memdesc:a36dd55c213f06be7e497879b96e20a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Latency.  <a href="structam__hal__mspi__dev__config__t.html#a36dd55c213f06be7e497879b96e20a63">More...</a><br /></td></tr>
<tr class="separator:a36dd55c213f06be7e497879b96e20a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8189c0f3e0d3b8ca3a6ab36613b5b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a5c8189c0f3e0d3b8ca3a6ab36613b5b4">bEnWriteLatency</a></td></tr>
<tr class="memdesc:a5c8189c0f3e0d3b8ca3a6ab36613b5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">XIPENWLAT configure.  <a href="structam__hal__mspi__dev__config__t.html#a5c8189c0f3e0d3b8ca3a6ab36613b5b4">More...</a><br /></td></tr>
<tr class="separator:a5c8189c0f3e0d3b8ca3a6ab36613b5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891f9bc023d948b08333901c6cc3a36d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a891f9bc023d948b08333901c6cc3a36d">bEmulateDDR</a></td></tr>
<tr class="memdesc:a891f9bc023d948b08333901c6cc3a36d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulate DDR mode.  <a href="structam__hal__mspi__dev__config__t.html#a891f9bc023d948b08333901c6cc3a36d">More...</a><br /></td></tr>
<tr class="separator:a891f9bc023d948b08333901c6cc3a36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e8f4d7cdafb94347d691028ba5d2a5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#a26e8f4d7cdafb94347d691028ba5d2a5">ui16DMATimeLimit</a></td></tr>
<tr class="memdesc:a26e8f4d7cdafb94347d691028ba5d2a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSPI device DMA Boundary configuration.  <a href="structam__hal__mspi__dev__config__t.html#a26e8f4d7cdafb94347d691028ba5d2a5">More...</a><br /></td></tr>
<tr class="separator:a26e8f4d7cdafb94347d691028ba5d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac550e3e78e55d72533f7d87c15f17b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mspi3p.html#gaacb91d29d64ec1531f73060e9aafb90c">am_hal_mspi_dma_boundary_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__mspi__dev__config__t.html#ac550e3e78e55d72533f7d87c15f17b19">eDMABoundary</a></td></tr>
<tr class="memdesc:ac550e3e78e55d72533f7d87c15f17b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of bytes DMA transaction is allowed before releasing CE.  <a href="structam__hal__mspi__dev__config__t.html#ac550e3e78e55d72533f7d87c15f17b19">More...</a><br /></td></tr>
<tr class="separator:ac550e3e78e55d72533f7d87c15f17b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Device configuration structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a891f9bc023d948b08333901c6cc3a36d" name="a891f9bc023d948b08333901c6cc3a36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891f9bc023d948b08333901c6cc3a36d">&#9670;&nbsp;</a></span>bEmulateDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_mspi_dev_config_t::bEmulateDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulate DDR mode. </p>

</div>
</div>
<a id="a5c8189c0f3e0d3b8ca3a6ab36613b5b4" name="a5c8189c0f3e0d3b8ca3a6ab36613b5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8189c0f3e0d3b8ca3a6ab36613b5b4">&#9670;&nbsp;</a></span>bEnWriteLatency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_mspi_dev_config_t::bEnWriteLatency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XIPENWLAT configure. </p>

</div>
</div>
<a id="af17f02119c5e3018b291cd0ba717c760" name="af17f02119c5e3018b291cd0ba717c760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f02119c5e3018b291cd0ba717c760">&#9670;&nbsp;</a></span>bSendAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_mspi_dev_config_t::bSendAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI device configuration for XIP/DMA/Scrambling operations. </p>
<p >Send Device Address </p>

</div>
</div>
<a id="ac2fb4e090d67fd7fe21794239c7584c7" name="ac2fb4e090d67fd7fe21794239c7584c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fb4e090d67fd7fe21794239c7584c7">&#9670;&nbsp;</a></span>bSendInstr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_mspi_dev_config_t::bSendInstr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send Device Instruction. </p>

</div>
</div>
<a id="a6d5b495c5dc696d7764a5827b4eed2d2" name="a6d5b495c5dc696d7764a5827b4eed2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5b495c5dc696d7764a5827b4eed2d2">&#9670;&nbsp;</a></span>bTurnaround</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool am_hal_mspi_dev_config_t::bTurnaround</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Turnaround between Address write and Data read. </p>

</div>
</div>
<a id="a5a62388df04d639845c22a9f70484ed3" name="a5a62388df04d639845c22a9f70484ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a62388df04d639845c22a9f70484ed3">&#9670;&nbsp;</a></span>eAddrCfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3.html#gafeb2896eb0b9de7bd775389b74aa9979">am_hal_mspi_addr_e</a> am_hal_mspi_dev_config_t::eAddrCfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address Configuration. </p>

</div>
</div>
<a id="a2c6078a4e2fa5f2620e68558b33237ef" name="a2c6078a4e2fa5f2620e68558b33237ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6078a4e2fa5f2620e68558b33237ef">&#9670;&nbsp;</a></span>eClockFreq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3.html#gaa880403ff2b55edba74b239b8b4dc1ea">am_hal_mspi_clock_e</a> am_hal_mspi_dev_config_t::eClockFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock frequency. </p>

</div>
</div>
<a id="af5a38c1e9b4f857e2ff698c459aaffdf" name="af5a38c1e9b4f857e2ff698c459aaffdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a38c1e9b4f857e2ff698c459aaffdf">&#9670;&nbsp;</a></span>eDeviceConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3.html#gad2850237b05dd9b1226ca9ce28154532">am_hal_mspi_device_e</a> am_hal_mspi_dev_config_t::eDeviceConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Flash Device configuration. </p>

</div>
</div>
<a id="ac550e3e78e55d72533f7d87c15f17b19" name="ac550e3e78e55d72533f7d87c15f17b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac550e3e78e55d72533f7d87c15f17b19">&#9670;&nbsp;</a></span>eDMABoundary</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3p.html#gaacb91d29d64ec1531f73060e9aafb90c">am_hal_mspi_dma_boundary_e</a> am_hal_mspi_dev_config_t::eDMABoundary</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of bytes DMA transaction is allowed before releasing CE. </p>

</div>
</div>
<a id="a2bd85188dcc4a025bd2f65c90a32ab85" name="a2bd85188dcc4a025bd2f65c90a32ab85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd85188dcc4a025bd2f65c90a32ab85">&#9670;&nbsp;</a></span>eInstrCfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3.html#gadeb7468d5357ad264f3cd6c4da28f56d">am_hal_mspi_instr_e</a> am_hal_mspi_dev_config_t::eInstrCfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction Configuration. </p>

</div>
</div>
<a id="aa9efc7906449ea5dcf7d1f3fe2511f19" name="aa9efc7906449ea5dcf7d1f3fe2511f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9efc7906449ea5dcf7d1f3fe2511f19">&#9670;&nbsp;</a></span>eSpiMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__mspi3.html#gacb6e04a2947d041bc62ef3e88ffbc1c1">am_hal_mspi_spi_mode_e</a> am_hal_mspi_dev_config_t::eSpiMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI clock configuration. </p>
<p >SPI Mode. </p>

</div>
</div>
<a id="a28bee7c8dc4727a609f3f6a5dd2983ed" name="a28bee7c8dc4727a609f3f6a5dd2983ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bee7c8dc4727a609f3f6a5dd2983ed">&#9670;&nbsp;</a></span>pTCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t * am_hal_mspi_dev_config_t::pTCB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Transfer Control Buffer. </p>

</div>
</div>
<a id="ac069d97d1264a4e60b3c7eb3b60f75a8" name="ac069d97d1264a4e60b3c7eb3b60f75a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac069d97d1264a4e60b3c7eb3b60f75a8">&#9670;&nbsp;</a></span>scramblingEndAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t am_hal_mspi_dev_config_t::scramblingEndAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scrambling End Address. </p>

</div>
</div>
<a id="a8dfab19b3be43510e987e980574960cf" name="a8dfab19b3be43510e987e980574960cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfab19b3be43510e987e980574960cf">&#9670;&nbsp;</a></span>scramblingStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t am_hal_mspi_dev_config_t::scramblingStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI Scrambling configuration. </p>
<p >Scrambling Start Address </p>

</div>
</div>
<a id="a26e8f4d7cdafb94347d691028ba5d2a5" name="a26e8f4d7cdafb94347d691028ba5d2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e8f4d7cdafb94347d691028ba5d2a5">&#9670;&nbsp;</a></span>ui16DMATimeLimit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t am_hal_mspi_dev_config_t::ui16DMATimeLimit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI device DMA Boundary configuration. </p>
<p >Maximum time a DMA transaction is allowed before releasing CE. </p>

</div>
</div>
<a id="a813a5f6fcb49905e3df4f2243efd9063" name="a813a5f6fcb49905e3df4f2243efd9063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813a5f6fcb49905e3df4f2243efd9063">&#9670;&nbsp;</a></span>ui32TCBSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t am_hal_mspi_dev_config_t::ui32TCBSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI DMA TCB/Command Queue memory allocation. </p>
<p >DMA Transfer Control Buffer size in words. </p>

</div>
</div>
<a id="a07484a6d0d6b7b904d5171e656253da7" name="a07484a6d0d6b7b904d5171e656253da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07484a6d0d6b7b904d5171e656253da7">&#9670;&nbsp;</a></span>ui8ReadInstr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t am_hal_mspi_dev_config_t::ui8ReadInstr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read instruction sent to flash device. </p>

</div>
</div>
<a id="a82521c86f3195997c67ccc6846248fb5" name="a82521c86f3195997c67ccc6846248fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82521c86f3195997c67ccc6846248fb5">&#9670;&nbsp;</a></span>ui8TurnAround</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t am_hal_mspi_dev_config_t::ui8TurnAround</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSPI device configuration for Polling I/O (PIO) Operation. </p>
<p >Number of turn around cycles between an Address write and Data read. </p>

</div>
</div>
<a id="a3cd299a29ef025acd3519da3e57661cc" name="a3cd299a29ef025acd3519da3e57661cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd299a29ef025acd3519da3e57661cc">&#9670;&nbsp;</a></span>ui8WriteInstr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t am_hal_mspi_dev_config_t::ui8WriteInstr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write instruction sent to flash device. </p>

</div>
</div>
<a id="a36dd55c213f06be7e497879b96e20a63" name="a36dd55c213f06be7e497879b96e20a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dd55c213f06be7e497879b96e20a63">&#9670;&nbsp;</a></span>ui8WriteLatency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t am_hal_mspi_dev_config_t::ui8WriteLatency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Latency. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>mcu/apollo3/hal/<a class="el" href="hal_2am__hal__mspi_8h_source.html">am_hal_mspi.h</a></li>
<li>mcu/apollo3p/hal/<a class="el" href="_2hal_2am__hal__mspi_8h_source.html">am_hal_mspi.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Fri Mar 17 2023 22:40:41 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
