
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011f5c <.init>:
   11f5c:	push	{r3, lr}
   11f60:	bl	12084 <_start@@Base+0x3c>
   11f64:	pop	{r3, pc}

Disassembly of section .plt:

00011f68 <calloc@plt-0x14>:
   11f68:	push	{lr}		; (str lr, [sp, #-4]!)
   11f6c:	ldr	lr, [pc, #4]	; 11f78 <calloc@plt-0x4>
   11f70:	add	lr, pc, lr
   11f74:	ldr	pc, [lr, #8]!
   11f78:	andeq	r8, r1, r8, lsl #1

00011f7c <calloc@plt>:
   11f7c:	add	ip, pc, #0, 12
   11f80:	add	ip, ip, #24, 20	; 0x18000
   11f84:	ldr	pc, [ip, #136]!	; 0x88

00011f88 <strcmp@plt>:
   11f88:	add	ip, pc, #0, 12
   11f8c:	add	ip, ip, #24, 20	; 0x18000
   11f90:	ldr	pc, [ip, #128]!	; 0x80

00011f94 <printf@plt>:
   11f94:	add	ip, pc, #0, 12
   11f98:	add	ip, ip, #24, 20	; 0x18000
   11f9c:	ldr	pc, [ip, #120]!	; 0x78

00011fa0 <free@plt>:
   11fa0:	add	ip, pc, #0, 12
   11fa4:	add	ip, ip, #24, 20	; 0x18000
   11fa8:	ldr	pc, [ip, #112]!	; 0x70

00011fac <time@plt>:
   11fac:	add	ip, pc, #0, 12
   11fb0:	add	ip, ip, #24, 20	; 0x18000
   11fb4:	ldr	pc, [ip, #104]!	; 0x68

00011fb8 <realloc@plt>:
   11fb8:	add	ip, pc, #0, 12
   11fbc:	add	ip, ip, #24, 20	; 0x18000
   11fc0:	ldr	pc, [ip, #96]!	; 0x60

00011fc4 <strcpy@plt>:
   11fc4:	add	ip, pc, #0, 12
   11fc8:	add	ip, ip, #24, 20	; 0x18000
   11fcc:	ldr	pc, [ip, #88]!	; 0x58

00011fd0 <puts@plt>:
   11fd0:	add	ip, pc, #0, 12
   11fd4:	add	ip, ip, #24, 20	; 0x18000
   11fd8:	ldr	pc, [ip, #80]!	; 0x50

00011fdc <malloc@plt>:
   11fdc:	add	ip, pc, #0, 12
   11fe0:	add	ip, ip, #24, 20	; 0x18000
   11fe4:	ldr	pc, [ip, #72]!	; 0x48

00011fe8 <__libc_start_main@plt>:
   11fe8:	add	ip, pc, #0, 12
   11fec:	add	ip, ip, #24, 20	; 0x18000
   11ff0:	ldr	pc, [ip, #64]!	; 0x40

00011ff4 <__gmon_start__@plt>:
   11ff4:	add	ip, pc, #0, 12
   11ff8:	add	ip, ip, #24, 20	; 0x18000
   11ffc:	ldr	pc, [ip, #56]!	; 0x38

00012000 <strlen@plt>:
   12000:	add	ip, pc, #0, 12
   12004:	add	ip, ip, #24, 20	; 0x18000
   12008:	ldr	pc, [ip, #48]!	; 0x30

0001200c <srand@plt>:
   1200c:	add	ip, pc, #0, 12
   12010:	add	ip, ip, #24, 20	; 0x18000
   12014:	ldr	pc, [ip, #40]!	; 0x28

00012018 <snprintf@plt>:
   12018:	add	ip, pc, #0, 12
   1201c:	add	ip, ip, #24, 20	; 0x18000
   12020:	ldr	pc, [ip, #32]!

00012024 <__isoc99_sscanf@plt>:
   12024:	add	ip, pc, #0, 12
   12028:	add	ip, ip, #24, 20	; 0x18000
   1202c:	ldr	pc, [ip, #24]!

00012030 <rand@plt>:
   12030:	add	ip, pc, #0, 12
   12034:	add	ip, ip, #24, 20	; 0x18000
   12038:	ldr	pc, [ip, #16]!

0001203c <abort@plt>:
   1203c:	add	ip, pc, #0, 12
   12040:	add	ip, ip, #24, 20	; 0x18000
   12044:	ldr	pc, [ip, #8]!

Disassembly of section .text:

00012048 <_start@@Base>:
   12048:	mov	fp, #0
   1204c:	mov	lr, #0
   12050:	pop	{r1}		; (ldr r1, [sp], #4)
   12054:	mov	r2, sp
   12058:	push	{r2}		; (str r2, [sp, #-4]!)
   1205c:	push	{r0}		; (str r0, [sp, #-4]!)
   12060:	ldr	ip, [pc, #16]	; 12078 <_start@@Base+0x30>
   12064:	push	{ip}		; (str ip, [sp, #-4]!)
   12068:	ldr	r0, [pc, #12]	; 1207c <_start@@Base+0x34>
   1206c:	ldr	r3, [pc, #12]	; 12080 <_start@@Base+0x38>
   12070:	bl	11fe8 <__libc_start_main@plt>
   12074:	bl	1203c <abort@plt>
   12078:	andeq	r9, r1, r0, lsr r0
   1207c:	andeq	r2, r1, r8, lsr r1
   12080:	ldrdeq	r8, [r1], -r0
   12084:	ldr	r3, [pc, #20]	; 120a0 <_start@@Base+0x58>
   12088:	ldr	r2, [pc, #20]	; 120a4 <_start@@Base+0x5c>
   1208c:	add	r3, pc, r3
   12090:	ldr	r2, [r3, r2]
   12094:	cmp	r2, #0
   12098:	bxeq	lr
   1209c:	b	11ff4 <__gmon_start__@plt>
   120a0:	andeq	r7, r1, ip, ror #30
   120a4:	andeq	r0, r0, r4, ror r0
   120a8:	ldr	r0, [pc, #24]	; 120c8 <_start@@Base+0x80>
   120ac:	ldr	r3, [pc, #24]	; 120cc <_start@@Base+0x84>
   120b0:	cmp	r3, r0
   120b4:	bxeq	lr
   120b8:	ldr	r3, [pc, #16]	; 120d0 <_start@@Base+0x88>
   120bc:	cmp	r3, #0
   120c0:	bxeq	lr
   120c4:	bx	r3
   120c8:	strheq	sl, [r2], -ip
   120cc:	strheq	sl, [r2], -ip
   120d0:	andeq	r0, r0, r0
   120d4:	ldr	r0, [pc, #36]	; 12100 <_start@@Base+0xb8>
   120d8:	ldr	r1, [pc, #36]	; 12104 <_start@@Base+0xbc>
   120dc:	sub	r1, r1, r0
   120e0:	asr	r1, r1, #2
   120e4:	add	r1, r1, r1, lsr #31
   120e8:	asrs	r1, r1, #1
   120ec:	bxeq	lr
   120f0:	ldr	r3, [pc, #16]	; 12108 <_start@@Base+0xc0>
   120f4:	cmp	r3, #0
   120f8:	bxeq	lr
   120fc:	bx	r3
   12100:	strheq	sl, [r2], -ip
   12104:	strheq	sl, [r2], -ip
   12108:	andeq	r0, r0, r0
   1210c:	push	{r4, lr}
   12110:	ldr	r4, [pc, #24]	; 12130 <_start@@Base+0xe8>
   12114:	ldrb	r3, [r4]
   12118:	cmp	r3, #0
   1211c:	popne	{r4, pc}
   12120:	bl	120a8 <_start@@Base+0x60>
   12124:	mov	r3, #1
   12128:	strb	r3, [r4]
   1212c:	pop	{r4, pc}
   12130:	strheq	sl, [r2], -ip
   12134:	b	120d4 <_start@@Base+0x8c>

00012138 <main@@Base>:
   12138:	push	{r4, r5, fp, lr}
   1213c:	add	fp, sp, #8
   12140:	sub	sp, sp, #784	; 0x310
   12144:	mov	r2, #0
   12148:	str	r2, [fp, #-12]
   1214c:	str	r0, [fp, #-16]
   12150:	str	r1, [fp, #-20]	; 0xffffffec
   12154:	mov	r0, #20
   12158:	str	r0, [fp, #-104]	; 0xffffff98
   1215c:	str	r2, [fp, #-108]	; 0xffffff94
   12160:	mov	r0, #100	; 0x64
   12164:	str	r0, [fp, #-112]	; 0xffffff90
   12168:	mov	r1, #5
   1216c:	str	r1, [fp, #-116]	; 0xffffff8c
   12170:	str	r0, [fp, #-120]	; 0xffffff88
   12174:	mov	r1, #2
   12178:	str	r1, [fp, #-124]	; 0xffffff84
   1217c:	mvn	r1, #0
   12180:	str	r1, [fp, #-128]	; 0xffffff80
   12184:	str	r1, [fp, #-132]	; 0xffffff7c
   12188:	sub	r1, fp, #80	; 0x50
   1218c:	str	r0, [sp, #100]	; 0x64
   12190:	mov	r0, r1
   12194:	bl	11fac <time@plt>
   12198:	bl	1200c <srand@plt>
   1219c:	bl	12030 <rand@plt>
   121a0:	mov	r1, r0
   121a4:	movw	r2, #34079	; 0x851f
   121a8:	movt	r2, #20971	; 0x51eb
   121ac:	umull	r2, lr, r0, r2
   121b0:	lsr	lr, lr, #5
   121b4:	ldr	r3, [sp, #100]	; 0x64
   121b8:	mls	r0, lr, r3, r0
   121bc:	add	r0, r0, #100	; 0x64
   121c0:	str	r0, [fp, #-100]	; 0xffffff9c
   121c4:	sub	r0, fp, #76	; 0x4c
   121c8:	str	r1, [sp, #96]	; 0x60
   121cc:	str	r2, [sp, #92]	; 0x5c
   121d0:	bl	127f4 <table_init@@Base>
   121d4:	movw	r0, #0
   121d8:	str	r0, [fp, #-84]	; 0xffffffac
   121dc:	ldr	r0, [fp, #-84]	; 0xffffffac
   121e0:	ldr	r1, [fp, #-100]	; 0xffffff9c
   121e4:	cmp	r0, r1
   121e8:	bge	12208 <main@@Base+0xd0>
   121ec:	sub	r0, fp, #76	; 0x4c
   121f0:	bl	1716c <table_add_row@@Base>
   121f4:	str	r0, [sp, #88]	; 0x58
   121f8:	ldr	r0, [fp, #-84]	; 0xffffffac
   121fc:	add	r0, r0, #1
   12200:	str	r0, [fp, #-84]	; 0xffffffac
   12204:	b	121dc <main@@Base+0xa4>
   12208:	sub	r0, fp, #76	; 0x4c
   1220c:	bl	17154 <table_get_row_length@@Base>
   12210:	str	r0, [fp, #-92]	; 0xffffffa4
   12214:	bl	12030 <rand@plt>
   12218:	mov	lr, r0
   1221c:	movw	r1, #52429	; 0xcccd
   12220:	movt	r1, #52428	; 0xcccc
   12224:	umull	r1, r2, r0, r1
   12228:	lsr	r2, r2, #2
   1222c:	add	r2, r2, r2, lsl #2
   12230:	sub	r0, r0, r2
   12234:	add	r0, r0, #2
   12238:	str	r0, [fp, #-100]	; 0xffffff9c
   1223c:	movw	r0, #0
   12240:	str	r0, [fp, #-88]	; 0xffffffa8
   12244:	str	r1, [sp, #84]	; 0x54
   12248:	str	lr, [sp, #80]	; 0x50
   1224c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12250:	ldr	r1, [fp, #-100]	; 0xffffff9c
   12254:	cmp	r0, r1
   12258:	bge	122a8 <main@@Base+0x170>
   1225c:	ldr	r0, [pc, #1376]	; 127c4 <main@@Base+0x68c>
   12260:	add	r2, pc, r0
   12264:	sub	lr, fp, #256	; 0x100
   12268:	sub	r0, lr, #131	; 0x83
   1226c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12270:	movw	r1, #255	; 0xff
   12274:	bl	12018 <snprintf@plt>
   12278:	sub	lr, fp, #256	; 0x100
   1227c:	sub	r1, lr, #131	; 0x83
   12280:	sub	r2, fp, #76	; 0x4c
   12284:	str	r0, [sp, #76]	; 0x4c
   12288:	mov	r0, r2
   1228c:	movw	r2, #0
   12290:	bl	14f58 <table_add_column@@Base>
   12294:	str	r0, [sp, #72]	; 0x48
   12298:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1229c:	add	r0, r0, #1
   122a0:	str	r0, [fp, #-88]	; 0xffffffa8
   122a4:	b	1224c <main@@Base+0x114>
   122a8:	sub	r0, fp, #76	; 0x4c
   122ac:	bl	14e3c <table_get_column_length@@Base>
   122b0:	str	r0, [fp, #-96]	; 0xffffffa0
   122b4:	movw	r0, #0
   122b8:	str	r0, [fp, #-88]	; 0xffffffa8
   122bc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   122c0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   122c4:	cmp	r0, r1
   122c8:	bge	1233c <main@@Base+0x204>
   122cc:	movw	r0, #0
   122d0:	str	r0, [fp, #-84]	; 0xffffffac
   122d4:	ldr	r0, [fp, #-84]	; 0xffffffac
   122d8:	ldr	r1, [fp, #-92]	; 0xffffffa4
   122dc:	cmp	r0, r1
   122e0:	bge	12328 <main@@Base+0x1f0>
   122e4:	bl	12030 <rand@plt>
   122e8:	mov	lr, r0
   122ec:	ldr	r1, [fp, #-104]	; 0xffffff98
   122f0:	sdiv	r2, r0, r1
   122f4:	mls	r0, r2, r1, r0
   122f8:	str	r0, [fp, #-392]	; 0xfffffe78
   122fc:	ldr	r1, [fp, #-84]	; 0xffffffac
   12300:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12304:	ldr	r3, [fp, #-392]	; 0xfffffe78
   12308:	sub	r0, fp, #76	; 0x4c
   1230c:	str	lr, [sp, #68]	; 0x44
   12310:	bl	182ac <table_set_int@@Base>
   12314:	str	r0, [sp, #64]	; 0x40
   12318:	ldr	r0, [fp, #-84]	; 0xffffffac
   1231c:	add	r0, r0, #1
   12320:	str	r0, [fp, #-84]	; 0xffffffac
   12324:	b	122d4 <main@@Base+0x19c>
   12328:	b	1232c <main@@Base+0x1f4>
   1232c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12330:	add	r0, r0, #1
   12334:	str	r0, [fp, #-88]	; 0xffffffa8
   12338:	b	122bc <main@@Base+0x184>
   1233c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   12340:	movw	r1, #4
   12344:	bl	11f7c <calloc@plt>
   12348:	str	r0, [sp, #396]	; 0x18c
   1234c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   12350:	movw	r1, #4
   12354:	bl	11f7c <calloc@plt>
   12358:	str	r0, [sp, #392]	; 0x188
   1235c:	movw	r0, #0
   12360:	str	r0, [fp, #-88]	; 0xffffffa8
   12364:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12368:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1236c:	cmp	r0, r1
   12370:	bge	123b0 <main@@Base+0x278>
   12374:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12378:	ldr	r1, [sp, #396]	; 0x18c
   1237c:	str	r0, [r1, r0, lsl #2]
   12380:	bl	12030 <rand@plt>
   12384:	add	r1, r0, r0, lsr #31
   12388:	bic	r1, r1, #1
   1238c:	sub	r0, r0, r1
   12390:	ldr	r1, [sp, #392]	; 0x188
   12394:	ldr	lr, [fp, #-88]	; 0xffffffa8
   12398:	add	r1, r1, lr, lsl #2
   1239c:	str	r0, [r1]
   123a0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   123a4:	add	r0, r0, #1
   123a8:	str	r0, [fp, #-88]	; 0xffffffa8
   123ac:	b	12364 <main@@Base+0x22c>
   123b0:	ldr	r1, [sp, #396]	; 0x18c
   123b4:	ldr	r2, [sp, #392]	; 0x188
   123b8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   123bc:	sub	r0, fp, #76	; 0x4c
   123c0:	bl	1889c <table_column_sort@@Base>
   123c4:	movw	r0, #0
   123c8:	str	r0, [fp, #-84]	; 0xffffffac
   123cc:	ldr	r0, [fp, #-84]	; 0xffffffac
   123d0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   123d4:	cmp	r0, r1
   123d8:	bge	125b8 <main@@Base+0x480>
   123dc:	ldr	r0, [fp, #-84]	; 0xffffffac
   123e0:	cmp	r0, #0
   123e4:	ble	125a4 <main@@Base+0x46c>
   123e8:	movw	r0, #0
   123ec:	str	r0, [fp, #-88]	; 0xffffffa8
   123f0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   123f4:	ldr	r1, [fp, #-96]	; 0xffffffa0
   123f8:	cmp	r0, r1
   123fc:	bge	125a0 <main@@Base+0x468>
   12400:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12404:	cmp	r0, #0
   12408:	ble	1249c <main@@Base+0x364>
   1240c:	movw	r0, #0
   12410:	strb	r0, [sp, #387]	; 0x183
   12414:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12418:	sub	r0, r0, #1
   1241c:	str	r0, [sp, #388]	; 0x184
   12420:	ldr	r0, [sp, #388]	; 0x184
   12424:	cmp	r0, #0
   12428:	blt	12488 <main@@Base+0x350>
   1242c:	ldr	r1, [fp, #-84]	; 0xffffffac
   12430:	ldr	r2, [sp, #388]	; 0x184
   12434:	sub	r0, fp, #76	; 0x4c
   12438:	bl	16b78 <table_get_int@@Base>
   1243c:	ldr	r1, [fp, #-84]	; 0xffffffac
   12440:	sub	r1, r1, #1
   12444:	ldr	r2, [sp, #388]	; 0x184
   12448:	sub	lr, fp, #76	; 0x4c
   1244c:	str	r0, [sp, #60]	; 0x3c
   12450:	mov	r0, lr
   12454:	bl	16b78 <table_get_int@@Base>
   12458:	ldr	r1, [sp, #60]	; 0x3c
   1245c:	cmp	r1, r0
   12460:	beq	12470 <main@@Base+0x338>
   12464:	movw	r0, #1
   12468:	strb	r0, [sp, #387]	; 0x183
   1246c:	b	12488 <main@@Base+0x350>
   12470:	b	12474 <main@@Base+0x33c>
   12474:	ldr	r0, [sp, #388]	; 0x184
   12478:	mvn	r1, #0
   1247c:	add	r0, r0, r1
   12480:	str	r0, [sp, #388]	; 0x184
   12484:	b	12420 <main@@Base+0x2e8>
   12488:	ldrb	r0, [sp, #387]	; 0x183
   1248c:	tst	r0, #1
   12490:	beq	12498 <main@@Base+0x360>
   12494:	b	125a0 <main@@Base+0x468>
   12498:	b	1249c <main@@Base+0x364>
   1249c:	ldr	r0, [sp, #392]	; 0x188
   124a0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   124a4:	add	r0, r0, r1, lsl #2
   124a8:	ldr	r0, [r0]
   124ac:	cmp	r0, #0
   124b0:	bne	12520 <main@@Base+0x3e8>
   124b4:	ldr	r0, [fp, #-84]	; 0xffffffac
   124b8:	sub	r1, r0, #1
   124bc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124c0:	sub	r0, fp, #76	; 0x4c
   124c4:	bl	16b78 <table_get_int@@Base>
   124c8:	ldr	r1, [fp, #-84]	; 0xffffffac
   124cc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124d0:	sub	lr, fp, #76	; 0x4c
   124d4:	str	r0, [sp, #56]	; 0x38
   124d8:	mov	r0, lr
   124dc:	bl	16b78 <table_get_int@@Base>
   124e0:	ldr	r1, [sp, #56]	; 0x38
   124e4:	cmp	r1, r0
   124e8:	ble	1251c <main@@Base+0x3e4>
   124ec:	ldr	r0, [pc, #716]	; 127c0 <main@@Base+0x688>
   124f0:	add	r0, pc, r0
   124f4:	ldr	r1, [fp, #-84]	; 0xffffffac
   124f8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   124fc:	bl	11f94 <printf@plt>
   12500:	ldr	r1, [fp, #-84]	; 0xffffffac
   12504:	str	r1, [fp, #-128]	; 0xffffff80
   12508:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1250c:	str	r1, [fp, #-132]	; 0xffffff7c
   12510:	mvn	r1, #0
   12514:	str	r1, [fp, #-108]	; 0xffffff94
   12518:	str	r0, [sp, #52]	; 0x34
   1251c:	b	1258c <main@@Base+0x454>
   12520:	ldr	r0, [fp, #-84]	; 0xffffffac
   12524:	sub	r1, r0, #1
   12528:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1252c:	sub	r0, fp, #76	; 0x4c
   12530:	bl	16b78 <table_get_int@@Base>
   12534:	ldr	r1, [fp, #-84]	; 0xffffffac
   12538:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1253c:	sub	lr, fp, #76	; 0x4c
   12540:	str	r0, [sp, #48]	; 0x30
   12544:	mov	r0, lr
   12548:	bl	16b78 <table_get_int@@Base>
   1254c:	ldr	r1, [sp, #48]	; 0x30
   12550:	cmp	r1, r0
   12554:	bge	12588 <main@@Base+0x450>
   12558:	ldr	r0, [pc, #604]	; 127bc <main@@Base+0x684>
   1255c:	add	r0, pc, r0
   12560:	ldr	r1, [fp, #-84]	; 0xffffffac
   12564:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12568:	bl	11f94 <printf@plt>
   1256c:	ldr	r1, [fp, #-84]	; 0xffffffac
   12570:	str	r1, [fp, #-128]	; 0xffffff80
   12574:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12578:	str	r1, [fp, #-132]	; 0xffffff7c
   1257c:	mvn	r1, #0
   12580:	str	r1, [fp, #-108]	; 0xffffff94
   12584:	str	r0, [sp, #44]	; 0x2c
   12588:	b	1258c <main@@Base+0x454>
   1258c:	b	12590 <main@@Base+0x458>
   12590:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12594:	add	r0, r0, #1
   12598:	str	r0, [fp, #-88]	; 0xffffffa8
   1259c:	b	123f0 <main@@Base+0x2b8>
   125a0:	b	125a4 <main@@Base+0x46c>
   125a4:	b	125a8 <main@@Base+0x470>
   125a8:	ldr	r0, [fp, #-84]	; 0xffffffac
   125ac:	add	r0, r0, #1
   125b0:	str	r0, [fp, #-84]	; 0xffffffac
   125b4:	b	123cc <main@@Base+0x294>
   125b8:	ldr	r0, [fp, #-128]	; 0xffffff80
   125bc:	cmn	r0, #1
   125c0:	beq	12784 <main@@Base+0x64c>
   125c4:	movw	r0, #10
   125c8:	str	r0, [sp, #380]	; 0x17c
   125cc:	sub	r0, fp, #76	; 0x4c
   125d0:	bl	17154 <table_get_row_length@@Base>
   125d4:	str	r0, [sp, #112]	; 0x70
   125d8:	ldr	r0, [fp, #-128]	; 0xffffff80
   125dc:	ldr	lr, [sp, #380]	; 0x17c
   125e0:	sub	r0, r0, lr
   125e4:	cmp	r0, #0
   125e8:	blt	12600 <main@@Base+0x4c8>
   125ec:	ldr	r0, [fp, #-128]	; 0xffffff80
   125f0:	ldr	r1, [sp, #380]	; 0x17c
   125f4:	sub	r0, r0, r1
   125f8:	str	r0, [sp, #40]	; 0x28
   125fc:	b	1260c <main@@Base+0x4d4>
   12600:	movw	r0, #0
   12604:	str	r0, [sp, #40]	; 0x28
   12608:	b	1260c <main@@Base+0x4d4>
   1260c:	ldr	r0, [sp, #40]	; 0x28
   12610:	str	r0, [sp, #108]	; 0x6c
   12614:	ldr	r0, [fp, #-128]	; 0xffffff80
   12618:	ldr	r1, [sp, #380]	; 0x17c
   1261c:	add	r0, r0, r1
   12620:	ldr	r1, [sp, #112]	; 0x70
   12624:	cmp	r0, r1
   12628:	bgt	12640 <main@@Base+0x508>
   1262c:	ldr	r0, [fp, #-128]	; 0xffffff80
   12630:	ldr	r1, [sp, #380]	; 0x17c
   12634:	add	r0, r0, r1
   12638:	str	r0, [sp, #36]	; 0x24
   1263c:	b	12648 <main@@Base+0x510>
   12640:	ldr	r0, [sp, #112]	; 0x70
   12644:	str	r0, [sp, #36]	; 0x24
   12648:	ldr	r0, [sp, #36]	; 0x24
   1264c:	str	r0, [sp, #104]	; 0x68
   12650:	movw	r0, #0
   12654:	str	r0, [sp, #108]	; 0x6c
   12658:	sub	r0, fp, #76	; 0x4c
   1265c:	bl	17154 <table_get_row_length@@Base>
   12660:	ldr	lr, [pc, #320]	; 127a8 <main@@Base+0x670>
   12664:	add	lr, pc, lr
   12668:	str	r0, [sp, #104]	; 0x68
   1266c:	mov	r0, lr
   12670:	bl	11fd0 <puts@plt>
   12674:	ldr	lr, [sp, #108]	; 0x6c
   12678:	str	lr, [sp, #120]	; 0x78
   1267c:	str	r0, [sp, #32]
   12680:	ldr	r0, [sp, #120]	; 0x78
   12684:	ldr	r1, [sp, #104]	; 0x68
   12688:	cmp	r0, r1
   1268c:	bge	12780 <main@@Base+0x648>
   12690:	movw	r0, #0
   12694:	str	r0, [sp, #116]	; 0x74
   12698:	ldr	r0, [sp, #116]	; 0x74
   1269c:	sub	r1, fp, #76	; 0x4c
   126a0:	str	r0, [sp, #28]
   126a4:	mov	r0, r1
   126a8:	bl	14e3c <table_get_column_length@@Base>
   126ac:	ldr	r1, [sp, #28]
   126b0:	cmp	r1, r0
   126b4:	bge	12738 <main@@Base+0x600>
   126b8:	add	r3, sp, #125	; 0x7d
   126bc:	ldr	r1, [sp, #120]	; 0x78
   126c0:	ldr	r2, [sp, #116]	; 0x74
   126c4:	sub	r0, fp, #76	; 0x4c
   126c8:	movw	ip, #255	; 0xff
   126cc:	str	ip, [sp]
   126d0:	bl	13798 <table_cell_to_buffer@@Base>
   126d4:	ldr	r1, [fp, #-128]	; 0xffffff80
   126d8:	ldr	r2, [sp, #120]	; 0x78
   126dc:	cmp	r1, r2
   126e0:	str	r0, [sp, #24]
   126e4:	bne	12710 <main@@Base+0x5d8>
   126e8:	ldr	r0, [fp, #-132]	; 0xffffff7c
   126ec:	ldr	r1, [sp, #116]	; 0x74
   126f0:	cmp	r0, r1
   126f4:	bne	12710 <main@@Base+0x5d8>
   126f8:	ldr	r0, [pc, #184]	; 127b8 <main@@Base+0x680>
   126fc:	add	r0, pc, r0
   12700:	add	r1, sp, #125	; 0x7d
   12704:	bl	11f94 <printf@plt>
   12708:	str	r0, [sp, #20]
   1270c:	b	12724 <main@@Base+0x5ec>
   12710:	ldr	r0, [pc, #156]	; 127b4 <main@@Base+0x67c>
   12714:	add	r0, pc, r0
   12718:	add	r1, sp, #125	; 0x7d
   1271c:	bl	11f94 <printf@plt>
   12720:	str	r0, [sp, #16]
   12724:	b	12728 <main@@Base+0x5f0>
   12728:	ldr	r0, [sp, #116]	; 0x74
   1272c:	add	r0, r0, #1
   12730:	str	r0, [sp, #116]	; 0x74
   12734:	b	12698 <main@@Base+0x560>
   12738:	ldr	r0, [fp, #-128]	; 0xffffff80
   1273c:	ldr	r1, [sp, #120]	; 0x78
   12740:	cmp	r0, r1
   12744:	bne	1275c <main@@Base+0x624>
   12748:	ldr	r0, [pc, #96]	; 127b0 <main@@Base+0x678>
   1274c:	add	r0, pc, r0
   12750:	bl	11fd0 <puts@plt>
   12754:	str	r0, [sp, #12]
   12758:	b	1276c <main@@Base+0x634>
   1275c:	ldr	r0, [pc, #72]	; 127ac <main@@Base+0x674>
   12760:	add	r0, pc, r0
   12764:	bl	11fd0 <puts@plt>
   12768:	str	r0, [sp, #8]
   1276c:	b	12770 <main@@Base+0x638>
   12770:	ldr	r0, [sp, #120]	; 0x78
   12774:	add	r0, r0, #1
   12778:	str	r0, [sp, #120]	; 0x78
   1277c:	b	12680 <main@@Base+0x548>
   12780:	b	12784 <main@@Base+0x64c>
   12784:	sub	r0, fp, #76	; 0x4c
   12788:	bl	1284c <table_destroy@@Base>
   1278c:	ldr	r0, [sp, #396]	; 0x18c
   12790:	bl	11fa0 <free@plt>
   12794:	ldr	r0, [sp, #392]	; 0x188
   12798:	bl	11fa0 <free@plt>
   1279c:	ldr	r0, [fp, #-108]	; 0xffffff94
   127a0:	sub	sp, fp, #8
   127a4:	pop	{r4, r5, fp, pc}
   127a8:	andeq	r6, r0, r6, ror sl
   127ac:	andeq	r6, r0, sl, ror r9
   127b0:	andeq	r6, r0, sp, lsl #19
   127b4:	andeq	r6, r0, r1, asr #19
   127b8:	ldrdeq	r6, [r0], -r4
   127bc:	andeq	r6, r0, fp, lsr #22
   127c0:	andeq	r6, r0, pc, asr #22
   127c4:	ldrdeq	r6, [r0], -r8

000127c8 <table_new@@Base>:
   127c8:	push	{fp, lr}
   127cc:	mov	fp, sp
   127d0:	sub	sp, sp, #8
   127d4:	movw	r0, #56	; 0x38
   127d8:	bl	11fdc <malloc@plt>
   127dc:	str	r0, [sp, #4]
   127e0:	ldr	r0, [sp, #4]
   127e4:	bl	127f4 <table_init@@Base>
   127e8:	ldr	r0, [sp, #4]
   127ec:	mov	sp, fp
   127f0:	pop	{fp, pc}

000127f4 <table_init@@Base>:
   127f4:	push	{fp, lr}
   127f8:	mov	fp, sp
   127fc:	sub	sp, sp, #8
   12800:	str	r0, [sp, #4]
   12804:	ldr	r0, [sp, #4]
   12808:	bl	128a8 <table_destroy@@Base+0x5c>
   1280c:	ldr	r0, [sp, #4]
   12810:	bl	128e0 <table_destroy@@Base+0x94>
   12814:	ldr	r0, [sp, #4]
   12818:	bl	12918 <table_destroy@@Base+0xcc>
   1281c:	mov	sp, fp
   12820:	pop	{fp, pc}

00012824 <table_delete@@Base>:
   12824:	push	{fp, lr}
   12828:	mov	fp, sp
   1282c:	sub	sp, sp, #8
   12830:	str	r0, [sp, #4]
   12834:	ldr	r0, [sp, #4]
   12838:	bl	1284c <table_destroy@@Base>
   1283c:	ldr	r0, [sp, #4]
   12840:	bl	11fa0 <free@plt>
   12844:	mov	sp, fp
   12848:	pop	{fp, pc}

0001284c <table_destroy@@Base>:
   1284c:	push	{fp, lr}
   12850:	mov	fp, sp
   12854:	sub	sp, sp, #8
   12858:	str	r0, [sp, #4]
   1285c:	ldr	r0, [sp, #4]
   12860:	movw	r1, #0
   12864:	cmp	r0, r1
   12868:	bne	12870 <table_destroy@@Base+0x24>
   1286c:	b	128a0 <table_destroy@@Base+0x54>
   12870:	ldr	r0, [sp, #4]
   12874:	mvn	r1, #0
   12878:	str	r1, [sp]
   1287c:	ldr	r2, [sp]
   12880:	movw	r3, #64	; 0x40
   12884:	bl	135d8 <table_notify@@Base>
   12888:	ldr	r0, [sp, #4]
   1288c:	bl	12960 <table_destroy@@Base+0x114>
   12890:	ldr	r0, [sp, #4]
   12894:	bl	129d8 <table_destroy@@Base+0x18c>
   12898:	ldr	r0, [sp, #4]
   1289c:	bl	12a50 <table_destroy@@Base+0x204>
   128a0:	mov	sp, fp
   128a4:	pop	{fp, pc}
   128a8:	sub	sp, sp, #4
   128ac:	str	r0, [sp]
   128b0:	ldr	r0, [sp]
   128b4:	movw	r1, #0
   128b8:	str	r1, [r0]
   128bc:	ldr	r0, [sp]
   128c0:	str	r1, [r0, #4]
   128c4:	ldr	r0, [sp]
   128c8:	str	r1, [r0, #12]
   128cc:	ldr	r0, [sp]
   128d0:	movw	r1, #10
   128d4:	str	r1, [r0, #8]
   128d8:	add	sp, sp, #4
   128dc:	bx	lr
   128e0:	sub	sp, sp, #4
   128e4:	str	r0, [sp]
   128e8:	ldr	r0, [sp]
   128ec:	movw	r1, #0
   128f0:	str	r1, [r0, #16]
   128f4:	ldr	r0, [sp]
   128f8:	str	r1, [r0, #20]
   128fc:	ldr	r0, [sp]
   12900:	str	r1, [r0, #28]
   12904:	ldr	r0, [sp]
   12908:	movw	r1, #20
   1290c:	str	r1, [r0, #24]
   12910:	add	sp, sp, #4
   12914:	bx	lr
   12918:	sub	sp, sp, #4
   1291c:	str	r0, [sp]
   12920:	ldr	r0, [sp]
   12924:	movw	r1, #0
   12928:	str	r1, [r0, #36]	; 0x24
   1292c:	ldr	r0, [sp]
   12930:	str	r1, [r0, #40]	; 0x28
   12934:	ldr	r0, [sp]
   12938:	str	r1, [r0, #44]	; 0x2c
   1293c:	ldr	r0, [sp]
   12940:	str	r1, [r0, #32]
   12944:	ldr	r0, [sp]
   12948:	str	r1, [r0, #52]	; 0x34
   1294c:	ldr	r0, [sp]
   12950:	movw	r1, #10
   12954:	str	r1, [r0, #48]	; 0x30
   12958:	add	sp, sp, #4
   1295c:	bx	lr
   12960:	push	{fp, lr}
   12964:	mov	fp, sp
   12968:	sub	sp, sp, #16
   1296c:	str	r0, [fp, #-4]
   12970:	ldr	r0, [fp, #-4]
   12974:	bl	17154 <table_get_row_length@@Base>
   12978:	str	r0, [sp, #8]
   1297c:	movw	r0, #0
   12980:	str	r0, [sp, #4]
   12984:	ldr	r0, [sp, #4]
   12988:	ldr	r1, [sp, #8]
   1298c:	cmp	r0, r1
   12990:	bge	129b0 <table_destroy@@Base+0x164>
   12994:	ldr	r0, [fp, #-4]
   12998:	ldr	r1, [sp, #4]
   1299c:	bl	170c4 <table_row_destroy@@Base>
   129a0:	ldr	r0, [sp, #4]
   129a4:	add	r0, r0, #1
   129a8:	str	r0, [sp, #4]
   129ac:	b	12984 <table_destroy@@Base+0x138>
   129b0:	ldr	r0, [fp, #-4]
   129b4:	ldr	r0, [r0, #16]
   129b8:	movw	r1, #0
   129bc:	cmp	r0, r1
   129c0:	beq	129d0 <table_destroy@@Base+0x184>
   129c4:	ldr	r0, [fp, #-4]
   129c8:	ldr	r0, [r0, #16]
   129cc:	bl	11fa0 <free@plt>
   129d0:	mov	sp, fp
   129d4:	pop	{fp, pc}
   129d8:	push	{fp, lr}
   129dc:	mov	fp, sp
   129e0:	sub	sp, sp, #16
   129e4:	str	r0, [fp, #-4]
   129e8:	ldr	r0, [fp, #-4]
   129ec:	bl	14e3c <table_get_column_length@@Base>
   129f0:	str	r0, [sp, #8]
   129f4:	movw	r0, #0
   129f8:	str	r0, [sp, #4]
   129fc:	ldr	r0, [sp, #4]
   12a00:	ldr	r1, [sp, #8]
   12a04:	cmp	r0, r1
   12a08:	bge	12a28 <table_destroy@@Base+0x1dc>
   12a0c:	ldr	r0, [fp, #-4]
   12a10:	ldr	r1, [sp, #4]
   12a14:	bl	14df0 <table_column_destroy@@Base>
   12a18:	ldr	r0, [sp, #4]
   12a1c:	add	r0, r0, #1
   12a20:	str	r0, [sp, #4]
   12a24:	b	129fc <table_destroy@@Base+0x1b0>
   12a28:	ldr	r0, [fp, #-4]
   12a2c:	ldr	r0, [r0]
   12a30:	movw	r1, #0
   12a34:	cmp	r0, r1
   12a38:	beq	12a48 <table_destroy@@Base+0x1fc>
   12a3c:	ldr	r0, [fp, #-4]
   12a40:	ldr	r0, [r0]
   12a44:	bl	11fa0 <free@plt>
   12a48:	mov	sp, fp
   12a4c:	pop	{fp, pc}
   12a50:	push	{fp, lr}
   12a54:	mov	fp, sp
   12a58:	sub	sp, sp, #8
   12a5c:	str	r0, [sp, #4]
   12a60:	ldr	r0, [sp, #4]
   12a64:	ldr	r0, [r0, #36]	; 0x24
   12a68:	movw	r1, #0
   12a6c:	cmp	r0, r1
   12a70:	beq	12a80 <table_destroy@@Base+0x234>
   12a74:	ldr	r0, [sp, #4]
   12a78:	ldr	r0, [r0, #36]	; 0x24
   12a7c:	bl	11fa0 <free@plt>
   12a80:	ldr	r0, [sp, #4]
   12a84:	ldr	r0, [r0, #40]	; 0x28
   12a88:	movw	r1, #0
   12a8c:	cmp	r0, r1
   12a90:	beq	12aa0 <table_destroy@@Base+0x254>
   12a94:	ldr	r0, [sp, #4]
   12a98:	ldr	r0, [r0, #40]	; 0x28
   12a9c:	bl	11fa0 <free@plt>
   12aa0:	ldr	r0, [sp, #4]
   12aa4:	ldr	r0, [r0, #44]	; 0x2c
   12aa8:	movw	r1, #0
   12aac:	cmp	r0, r1
   12ab0:	beq	12ac0 <table_destroy@@Base+0x274>
   12ab4:	ldr	r0, [sp, #4]
   12ab8:	ldr	r0, [r0, #44]	; 0x2c
   12abc:	bl	11fa0 <free@plt>
   12ac0:	mov	sp, fp
   12ac4:	pop	{fp, pc}

00012ac8 <table_dupe@@Base>:
   12ac8:	push	{r4, r5, fp, lr}
   12acc:	add	fp, sp, #8
   12ad0:	sub	sp, sp, #256	; 0x100
   12ad4:	str	r0, [fp, #-12]
   12ad8:	ldr	r0, [fp, #-12]
   12adc:	bl	17154 <table_get_row_length@@Base>
   12ae0:	str	r0, [fp, #-16]
   12ae4:	ldr	r0, [fp, #-12]
   12ae8:	bl	14e3c <table_get_column_length@@Base>
   12aec:	str	r0, [fp, #-20]	; 0xffffffec
   12af0:	bl	127c8 <table_new@@Base>
   12af4:	str	r0, [fp, #-32]	; 0xffffffe0
   12af8:	movw	r0, #0
   12afc:	str	r0, [fp, #-24]	; 0xffffffe8
   12b00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b04:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b08:	cmp	r0, r1
   12b0c:	bge	12b54 <table_dupe@@Base+0x8c>
   12b10:	ldr	r0, [fp, #-12]
   12b14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b18:	bl	14ef0 <table_get_column_name@@Base>
   12b1c:	str	r0, [fp, #-40]	; 0xffffffd8
   12b20:	ldr	r0, [fp, #-12]
   12b24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b28:	bl	14f24 <table_get_column_data_type@@Base>
   12b2c:	str	r0, [fp, #-36]	; 0xffffffdc
   12b30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b34:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12b38:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12b3c:	bl	14f58 <table_add_column@@Base>
   12b40:	str	r0, [sp, #116]	; 0x74
   12b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b48:	add	r0, r0, #1
   12b4c:	str	r0, [fp, #-24]	; 0xffffffe8
   12b50:	b	12b00 <table_dupe@@Base+0x38>
   12b54:	movw	r0, #0
   12b58:	str	r0, [fp, #-24]	; 0xffffffe8
   12b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b60:	ldr	r1, [fp, #-16]
   12b64:	cmp	r0, r1
   12b68:	bge	1311c <table_dupe@@Base+0x654>
   12b6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b70:	bl	1716c <table_add_row@@Base>
   12b74:	movw	lr, #0
   12b78:	str	lr, [fp, #-28]	; 0xffffffe4
   12b7c:	str	r0, [sp, #112]	; 0x70
   12b80:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12b84:	ldr	r1, [fp, #-20]	; 0xffffffec
   12b88:	cmp	r0, r1
   12b8c:	bge	13108 <table_dupe@@Base+0x640>
   12b90:	ldr	r0, [fp, #-12]
   12b94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12b98:	bl	14f24 <table_get_column_data_type@@Base>
   12b9c:	mov	r1, r0
   12ba0:	cmp	r0, #23
   12ba4:	str	r1, [sp, #108]	; 0x6c
   12ba8:	bhi	130f4 <table_dupe@@Base+0x62c>
   12bac:	add	r0, pc, #8
   12bb0:	ldr	r1, [sp, #108]	; 0x6c
   12bb4:	ldr	r2, [r0, r1, lsl #2]
   12bb8:	add	pc, r0, r2
   12bbc:	andeq	r0, r0, r0, rrx
   12bc0:	muleq	r0, r0, r0
   12bc4:	andeq	r0, r0, r0, asr #1
   12bc8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12bcc:	andeq	r0, r0, r0, lsr #2
   12bd0:	andeq	r0, r0, r0, asr r1
   12bd4:	andeq	r0, r0, r0, lsl #3
   12bd8:			; <UNDEFINED> instruction: 0x000001b0
   12bdc:	andeq	r0, r0, r0, ror #3
   12be0:	andeq	r0, r0, r4, lsr #4
   12be4:	andeq	r0, r0, r8, ror #4
   12be8:	muleq	r0, r8, r2
   12bec:	andeq	r0, r0, r8, asr #5
   12bf0:	strdeq	r0, [r0], -r8
   12bf4:	andeq	r0, r0, r8, lsr #6
   12bf8:	andeq	r0, r0, ip, ror #6
   12bfc:	andeq	r0, r0, r0, ror #7
   12c00:	andeq	r0, r0, r0, lsl r4
   12c04:	andeq	r0, r0, r0, asr #8
   12c08:	andeq	r0, r0, r8, lsr #9
   12c0c:	ldrdeq	r0, [r0], -r8
   12c10:			; <UNDEFINED> instruction: 0x000003b0
   12c14:	andeq	r0, r0, r0, ror r4
   12c18:	andeq	r0, r0, r8, lsl #10
   12c1c:	ldr	r0, [fp, #-12]
   12c20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c28:	bl	16b78 <table_get_int@@Base>
   12c2c:	str	r0, [fp, #-44]	; 0xffffffd4
   12c30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12c34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c38:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12c40:	bl	182ac <table_set_int@@Base>
   12c44:	str	r0, [sp, #104]	; 0x68
   12c48:	b	130f4 <table_dupe@@Base+0x62c>
   12c4c:	ldr	r0, [fp, #-12]
   12c50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c54:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c58:	bl	16bac <table_get_uint@@Base>
   12c5c:	str	r0, [fp, #-48]	; 0xffffffd0
   12c60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12c64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c68:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c6c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12c70:	bl	182ec <table_set_uint@@Base>
   12c74:	str	r0, [sp, #100]	; 0x64
   12c78:	b	130f4 <table_dupe@@Base+0x62c>
   12c7c:	ldr	r0, [fp, #-12]
   12c80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c88:	bl	16be0 <table_get_int8@@Base>
   12c8c:	strb	r0, [fp, #-49]	; 0xffffffcf
   12c90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12c94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c98:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c9c:	ldrsb	r3, [fp, #-49]	; 0xffffffcf
   12ca0:	bl	1832c <table_set_int8@@Base>
   12ca4:	str	r0, [sp, #96]	; 0x60
   12ca8:	b	130f4 <table_dupe@@Base+0x62c>
   12cac:	ldr	r0, [fp, #-12]
   12cb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12cb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12cb8:	bl	16c14 <table_get_uint8@@Base>
   12cbc:	strb	r0, [fp, #-50]	; 0xffffffce
   12cc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12cc4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12cc8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ccc:	ldrb	r3, [fp, #-50]	; 0xffffffce
   12cd0:	bl	1836c <table_set_uint8@@Base>
   12cd4:	str	r0, [sp, #92]	; 0x5c
   12cd8:	b	130f4 <table_dupe@@Base+0x62c>
   12cdc:	ldr	r0, [fp, #-12]
   12ce0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ce4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ce8:	bl	16c48 <table_get_int16@@Base>
   12cec:	strh	r0, [fp, #-52]	; 0xffffffcc
   12cf0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12cf4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12cf8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12cfc:	ldrsh	r3, [fp, #-52]	; 0xffffffcc
   12d00:	bl	183ac <table_set_int16@@Base>
   12d04:	str	r0, [sp, #88]	; 0x58
   12d08:	b	130f4 <table_dupe@@Base+0x62c>
   12d0c:	ldr	r0, [fp, #-12]
   12d10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d14:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d18:	bl	16c7c <table_get_uint16@@Base>
   12d1c:	strh	r0, [fp, #-54]	; 0xffffffca
   12d20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d2c:	ldrh	r3, [fp, #-54]	; 0xffffffca
   12d30:	bl	183ec <table_set_uint16@@Base>
   12d34:	str	r0, [sp, #84]	; 0x54
   12d38:	b	130f4 <table_dupe@@Base+0x62c>
   12d3c:	ldr	r0, [fp, #-12]
   12d40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d48:	bl	16cb0 <table_get_int32@@Base>
   12d4c:	str	r0, [fp, #-60]	; 0xffffffc4
   12d50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d58:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d5c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12d60:	bl	1842c <table_set_int32@@Base>
   12d64:	str	r0, [sp, #80]	; 0x50
   12d68:	b	130f4 <table_dupe@@Base+0x62c>
   12d6c:	ldr	r0, [fp, #-12]
   12d70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d74:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d78:	bl	16ce4 <table_get_uint32@@Base>
   12d7c:	str	r0, [fp, #-64]	; 0xffffffc0
   12d80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12d88:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12d8c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12d90:	bl	1846c <table_set_uint32@@Base>
   12d94:	str	r0, [sp, #76]	; 0x4c
   12d98:	b	130f4 <table_dupe@@Base+0x62c>
   12d9c:	ldr	r0, [fp, #-12]
   12da0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12da4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12da8:	bl	16d18 <table_get_int64@@Base>
   12dac:	str	r1, [fp, #-68]	; 0xffffffbc
   12db0:	str	r0, [fp, #-72]	; 0xffffffb8
   12db4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12db8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12dbc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12dc0:	ldr	lr, [fp, #-72]	; 0xffffffb8
   12dc4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12dc8:	mov	ip, sp
   12dcc:	str	r3, [ip, #4]
   12dd0:	str	lr, [ip]
   12dd4:	bl	184ac <table_set_int64@@Base>
   12dd8:	str	r0, [sp, #72]	; 0x48
   12ddc:	b	130f4 <table_dupe@@Base+0x62c>
   12de0:	ldr	r0, [fp, #-12]
   12de4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12de8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12dec:	bl	16d5c <table_get_uint64@@Base>
   12df0:	str	r1, [fp, #-76]	; 0xffffffb4
   12df4:	str	r0, [fp, #-80]	; 0xffffffb0
   12df8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12dfc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e00:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e04:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12e08:	ldr	r3, [fp, #-76]	; 0xffffffb4
   12e0c:	mov	ip, sp
   12e10:	str	r3, [ip, #4]
   12e14:	str	lr, [ip]
   12e18:	bl	184f8 <table_set_uint64@@Base>
   12e1c:	str	r0, [sp, #68]	; 0x44
   12e20:	b	130f4 <table_dupe@@Base+0x62c>
   12e24:	ldr	r0, [fp, #-12]
   12e28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e30:	bl	16da0 <table_get_short@@Base>
   12e34:	strh	r0, [fp, #-82]	; 0xffffffae
   12e38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e44:	ldrsh	r3, [fp, #-82]	; 0xffffffae
   12e48:	bl	18544 <table_set_short@@Base>
   12e4c:	str	r0, [sp, #64]	; 0x40
   12e50:	b	130f4 <table_dupe@@Base+0x62c>
   12e54:	ldr	r0, [fp, #-12]
   12e58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e5c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e60:	bl	16dd4 <table_get_ushort@@Base>
   12e64:	strh	r0, [fp, #-84]	; 0xffffffac
   12e68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e74:	ldrh	r3, [fp, #-84]	; 0xffffffac
   12e78:	bl	18584 <table_set_ushort@@Base>
   12e7c:	str	r0, [sp, #60]	; 0x3c
   12e80:	b	130f4 <table_dupe@@Base+0x62c>
   12e84:	ldr	r0, [fp, #-12]
   12e88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12e8c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12e90:	bl	16e08 <table_get_long@@Base>
   12e94:	str	r0, [fp, #-88]	; 0xffffffa8
   12e98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ea0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ea4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12ea8:	bl	185c4 <table_set_long@@Base>
   12eac:	str	r0, [sp, #56]	; 0x38
   12eb0:	b	130f4 <table_dupe@@Base+0x62c>
   12eb4:	ldr	r0, [fp, #-12]
   12eb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ebc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ec0:	bl	16e3c <table_get_ulong@@Base>
   12ec4:	str	r0, [fp, #-92]	; 0xffffffa4
   12ec8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ecc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ed0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ed4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12ed8:	bl	18604 <table_set_ulong@@Base>
   12edc:	str	r0, [sp, #52]	; 0x34
   12ee0:	b	130f4 <table_dupe@@Base+0x62c>
   12ee4:	ldr	r0, [fp, #-12]
   12ee8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12eec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ef0:	bl	16e70 <table_get_llong@@Base>
   12ef4:	str	r1, [fp, #-100]	; 0xffffff9c
   12ef8:	str	r0, [fp, #-104]	; 0xffffff98
   12efc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12f00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12f04:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12f08:	ldr	lr, [fp, #-104]	; 0xffffff98
   12f0c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12f10:	mov	ip, sp
   12f14:	str	r3, [ip, #4]
   12f18:	str	lr, [ip]
   12f1c:	bl	18644 <table_set_llong@@Base>
   12f20:	str	r0, [sp, #48]	; 0x30
   12f24:	b	130f4 <table_dupe@@Base+0x62c>
   12f28:	ldr	r0, [fp, #-12]
   12f2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12f30:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12f34:	bl	16eb4 <table_get_ullong@@Base>
   12f38:	str	r1, [fp, #-108]	; 0xffffff94
   12f3c:	str	r0, [fp, #-112]	; 0xffffff90
   12f40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12f44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12f48:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12f4c:	ldr	lr, [fp, #-112]	; 0xffffff90
   12f50:	ldr	r3, [fp, #-108]	; 0xffffff94
   12f54:	mov	ip, sp
   12f58:	str	r3, [ip, #4]
   12f5c:	str	lr, [ip]
   12f60:	bl	18690 <table_set_ullong@@Base>
   12f64:	str	r0, [sp, #44]	; 0x2c
   12f68:	b	130f4 <table_dupe@@Base+0x62c>
   12f6c:	ldr	r0, [fp, #-12]
   12f70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12f74:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12f78:	bl	16ffc <table_get_string@@Base>
   12f7c:	str	r0, [fp, #-116]	; 0xffffff8c
   12f80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12f84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12f88:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12f8c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   12f90:	bl	1879c <table_set_string@@Base>
   12f94:	str	r0, [sp, #40]	; 0x28
   12f98:	b	130f4 <table_dupe@@Base+0x62c>
   12f9c:	ldr	r0, [fp, #-12]
   12fa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12fa4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12fa8:	bl	16ef8 <table_get_float@@Base>
   12fac:	vstr	s0, [fp, #-120]	; 0xffffff88
   12fb0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12fb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12fb8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12fbc:	vldr	s0, [fp, #-120]	; 0xffffff88
   12fc0:	bl	186dc <table_set_float@@Base>
   12fc4:	str	r0, [sp, #36]	; 0x24
   12fc8:	b	130f4 <table_dupe@@Base+0x62c>
   12fcc:	ldr	r0, [fp, #-12]
   12fd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12fd4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12fd8:	bl	16f2c <table_get_double@@Base>
   12fdc:	vstr	d0, [fp, #-128]	; 0xffffff80
   12fe0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12fe4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12fe8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12fec:	vldr	d0, [fp, #-128]	; 0xffffff80
   12ff0:	bl	1871c <table_set_double@@Base>
   12ff4:	str	r0, [sp, #32]
   12ff8:	b	130f4 <table_dupe@@Base+0x62c>
   12ffc:	ldr	r0, [fp, #-12]
   13000:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13004:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13008:	bl	16f60 <table_get_ldouble@@Base>
   1300c:	vstr	d0, [sp, #128]	; 0x80
   13010:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13014:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13018:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1301c:	vldr	d0, [sp, #128]	; 0x80
   13020:	bl	1875c <table_set_ldouble@@Base>
   13024:	str	r0, [sp, #28]
   13028:	b	130f4 <table_dupe@@Base+0x62c>
   1302c:	ldr	r0, [fp, #-12]
   13030:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13034:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13038:	bl	16b40 <table_get_bool@@Base>
   1303c:	and	r0, r0, #1
   13040:	strb	r0, [sp, #127]	; 0x7f
   13044:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13048:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1304c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13050:	ldrb	lr, [sp, #127]	; 0x7f
   13054:	and	r3, lr, #1
   13058:	bl	18268 <table_set_bool@@Base>
   1305c:	str	r0, [sp, #24]
   13060:	b	130f4 <table_dupe@@Base+0x62c>
   13064:	ldr	r0, [fp, #-12]
   13068:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1306c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13070:	bl	16f94 <table_get_char@@Base>
   13074:	strb	r0, [sp, #126]	; 0x7e
   13078:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1307c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13080:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13084:	ldrb	r3, [sp, #126]	; 0x7e
   13088:	bl	187dc <table_set_char@@Base>
   1308c:	str	r0, [sp, #20]
   13090:	b	130f4 <table_dupe@@Base+0x62c>
   13094:	ldr	r0, [fp, #-12]
   13098:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1309c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   130a0:	bl	16fc8 <table_get_uchar@@Base>
   130a4:	strb	r0, [sp, #125]	; 0x7d
   130a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   130b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   130b4:	ldrb	r3, [sp, #125]	; 0x7d
   130b8:	bl	1881c <table_set_uchar@@Base>
   130bc:	str	r0, [sp, #16]
   130c0:	b	130f4 <table_dupe@@Base+0x62c>
   130c4:	ldr	r0, [fp, #-12]
   130c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   130cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   130d0:	bl	1702c <table_get_ptr@@Base>
   130d4:	str	r0, [sp, #120]	; 0x78
   130d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   130e0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   130e4:	add	lr, sp, #120	; 0x78
   130e8:	mov	r3, lr
   130ec:	bl	1885c <table_set_ptr@@Base>
   130f0:	str	r0, [sp, #12]
   130f4:	b	130f8 <table_dupe@@Base+0x630>
   130f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   130fc:	add	r0, r0, #1
   13100:	str	r0, [fp, #-28]	; 0xffffffe4
   13104:	b	12b80 <table_dupe@@Base+0xb8>
   13108:	b	1310c <table_dupe@@Base+0x644>
   1310c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13110:	add	r0, r0, #1
   13114:	str	r0, [fp, #-24]	; 0xffffffe8
   13118:	b	12b5c <table_dupe@@Base+0x94>
   1311c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13120:	sub	sp, fp, #8
   13124:	pop	{r4, r5, fp, pc}

00013128 <table_get_major_version@@Base>:
   13128:	movw	r0, #0
   1312c:	bx	lr

00013130 <table_get_minor_version@@Base>:
   13130:	movw	r0, #0
   13134:	bx	lr

00013138 <table_get_patch_version@@Base>:
   13138:	movw	r0, #0
   1313c:	bx	lr

00013140 <table_get_version@@Base>:
   13140:	ldr	r0, [pc, #4]	; 1314c <table_get_version@@Base+0xc>
   13144:	add	r0, pc, r0
   13148:	bx	lr
   1314c:	muleq	r0, r0, pc	; <UNPREDICTABLE>

00013150 <table_get_callback_length@@Base>:
   13150:	sub	sp, sp, #4
   13154:	str	r0, [sp]
   13158:	ldr	r0, [sp]
   1315c:	ldr	r0, [r0, #32]
   13160:	add	sp, sp, #4
   13164:	bx	lr

00013168 <table_register_callback@@Base>:
   13168:	push	{r4, sl, fp, lr}
   1316c:	add	fp, sp, #8
   13170:	sub	sp, sp, #40	; 0x28
   13174:	str	r0, [fp, #-12]
   13178:	str	r1, [fp, #-16]
   1317c:	str	r2, [fp, #-20]	; 0xffffffec
   13180:	str	r3, [sp, #24]
   13184:	ldr	r0, [fp, #-12]
   13188:	ldr	r1, [fp, #-16]
   1318c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13190:	bl	13248 <table_register_callback@@Base+0xe0>
   13194:	str	r0, [sp, #20]
   13198:	ldr	r0, [sp, #20]
   1319c:	cmp	r0, #0
   131a0:	ble	131c8 <table_register_callback@@Base+0x60>
   131a4:	ldr	r0, [sp, #24]
   131a8:	ldr	r1, [fp, #-12]
   131ac:	ldr	r1, [r1, #44]	; 0x2c
   131b0:	ldr	r2, [sp, #20]
   131b4:	add	r1, r1, r2, lsl #2
   131b8:	ldr	r2, [r1]
   131bc:	orr	r0, r2, r0
   131c0:	str	r0, [r1]
   131c4:	b	13240 <table_register_callback@@Base+0xd8>
   131c8:	ldr	r0, [fp, #-12]
   131cc:	ldr	r1, [r0, #32]
   131d0:	ldr	r0, [r0, #48]	; 0x30
   131d4:	udiv	r2, r1, r0
   131d8:	mls	r0, r2, r0, r1
   131dc:	cmp	r0, #0
   131e0:	bne	131ec <table_register_callback@@Base+0x84>
   131e4:	ldr	r0, [fp, #-12]
   131e8:	bl	132e8 <table_register_callback@@Base+0x180>
   131ec:	ldr	r0, [fp, #-12]
   131f0:	ldr	r1, [fp, #-12]
   131f4:	str	r0, [sp, #16]
   131f8:	mov	r0, r1
   131fc:	bl	13150 <table_get_callback_length@@Base>
   13200:	ldr	r2, [fp, #-16]
   13204:	ldr	r3, [fp, #-20]	; 0xffffffec
   13208:	ldr	r1, [sp, #24]
   1320c:	ldr	lr, [sp, #16]
   13210:	str	r0, [sp, #12]
   13214:	mov	r0, lr
   13218:	ldr	ip, [sp, #12]
   1321c:	str	r1, [sp, #8]
   13220:	mov	r1, ip
   13224:	ldr	r4, [sp, #8]
   13228:	str	r4, [sp]
   1322c:	bl	1338c <table_register_callback@@Base+0x224>
   13230:	ldr	r0, [fp, #-12]
   13234:	ldr	r1, [r0, #32]
   13238:	add	r1, r1, #1
   1323c:	str	r1, [r0, #32]
   13240:	sub	sp, fp, #8
   13244:	pop	{r4, sl, fp, pc}
   13248:	sub	sp, sp, #20
   1324c:	str	r0, [sp, #12]
   13250:	str	r1, [sp, #8]
   13254:	str	r2, [sp, #4]
   13258:	movw	r0, #0
   1325c:	str	r0, [sp]
   13260:	ldr	r0, [sp]
   13264:	ldr	r1, [sp, #12]
   13268:	ldr	r1, [r1, #32]
   1326c:	cmp	r0, r1
   13270:	bge	132d4 <table_register_callback@@Base+0x16c>
   13274:	ldr	r0, [sp, #12]
   13278:	ldr	r0, [r0, #36]	; 0x24
   1327c:	ldr	r1, [sp]
   13280:	add	r0, r0, r1, lsl #2
   13284:	ldr	r0, [r0]
   13288:	ldr	r1, [sp, #8]
   1328c:	cmp	r0, r1
   13290:	bne	132c0 <table_register_callback@@Base+0x158>
   13294:	ldr	r0, [sp, #12]
   13298:	ldr	r0, [r0, #40]	; 0x28
   1329c:	ldr	r1, [sp]
   132a0:	add	r0, r0, r1, lsl #2
   132a4:	ldr	r0, [r0]
   132a8:	ldr	r1, [sp, #4]
   132ac:	cmp	r0, r1
   132b0:	bne	132c0 <table_register_callback@@Base+0x158>
   132b4:	ldr	r0, [sp]
   132b8:	str	r0, [sp, #16]
   132bc:	b	132dc <table_register_callback@@Base+0x174>
   132c0:	b	132c4 <table_register_callback@@Base+0x15c>
   132c4:	ldr	r0, [sp]
   132c8:	add	r0, r0, #1
   132cc:	str	r0, [sp]
   132d0:	b	13260 <table_register_callback@@Base+0xf8>
   132d4:	mvn	r0, #0
   132d8:	str	r0, [sp, #16]
   132dc:	ldr	r0, [sp, #16]
   132e0:	add	sp, sp, #20
   132e4:	bx	lr
   132e8:	push	{fp, lr}
   132ec:	mov	fp, sp
   132f0:	sub	sp, sp, #16
   132f4:	str	r0, [fp, #-4]
   132f8:	ldr	r0, [fp, #-4]
   132fc:	ldr	r1, [r0, #48]	; 0x30
   13300:	ldr	r2, [r0, #52]	; 0x34
   13304:	add	r1, r2, r1
   13308:	str	r1, [r0, #52]	; 0x34
   1330c:	ldr	r0, [fp, #-4]
   13310:	ldr	r1, [r0, #36]	; 0x24
   13314:	ldr	r0, [r0, #52]	; 0x34
   13318:	lsl	r0, r0, #2
   1331c:	str	r0, [sp, #8]
   13320:	mov	r0, r1
   13324:	ldr	r1, [sp, #8]
   13328:	bl	11fb8 <realloc@plt>
   1332c:	ldr	r1, [fp, #-4]
   13330:	str	r0, [r1, #36]	; 0x24
   13334:	ldr	r0, [fp, #-4]
   13338:	ldr	r1, [r0, #40]	; 0x28
   1333c:	ldr	r0, [r0, #52]	; 0x34
   13340:	lsl	r0, r0, #2
   13344:	str	r0, [sp, #4]
   13348:	mov	r0, r1
   1334c:	ldr	r1, [sp, #4]
   13350:	bl	11fb8 <realloc@plt>
   13354:	ldr	r1, [fp, #-4]
   13358:	str	r0, [r1, #40]	; 0x28
   1335c:	ldr	r0, [fp, #-4]
   13360:	ldr	r1, [r0, #44]	; 0x2c
   13364:	ldr	r0, [r0, #52]	; 0x34
   13368:	lsl	r0, r0, #2
   1336c:	str	r0, [sp]
   13370:	mov	r0, r1
   13374:	ldr	r1, [sp]
   13378:	bl	11fb8 <realloc@plt>
   1337c:	ldr	r1, [fp, #-4]
   13380:	str	r0, [r1, #44]	; 0x2c
   13384:	mov	sp, fp
   13388:	pop	{fp, pc}
   1338c:	sub	sp, sp, #20
   13390:	ldr	ip, [sp, #20]
   13394:	str	r0, [sp, #16]
   13398:	str	r1, [sp, #12]
   1339c:	str	r2, [sp, #8]
   133a0:	str	r3, [sp, #4]
   133a4:	ldr	r0, [sp, #8]
   133a8:	ldr	r1, [sp, #16]
   133ac:	ldr	r1, [r1, #36]	; 0x24
   133b0:	ldr	r2, [sp, #12]
   133b4:	str	r0, [r1, r2, lsl #2]
   133b8:	ldr	r0, [sp, #4]
   133bc:	ldr	r1, [sp, #16]
   133c0:	ldr	r1, [r1, #40]	; 0x28
   133c4:	ldr	r2, [sp, #12]
   133c8:	str	r0, [r1, r2, lsl #2]
   133cc:	ldr	r0, [sp, #20]
   133d0:	ldr	r1, [sp, #16]
   133d4:	ldr	r1, [r1, #44]	; 0x2c
   133d8:	ldr	r2, [sp, #12]
   133dc:	add	r1, r1, r2, lsl #2
   133e0:	str	r0, [r1]
   133e4:	str	ip, [sp]
   133e8:	add	sp, sp, #20
   133ec:	bx	lr

000133f0 <table_unregister_callback@@Base>:
   133f0:	push	{fp, lr}
   133f4:	mov	fp, sp
   133f8:	sub	sp, sp, #24
   133fc:	str	r0, [fp, #-4]
   13400:	str	r1, [fp, #-8]
   13404:	str	r2, [sp, #12]
   13408:	ldr	r0, [fp, #-4]
   1340c:	ldr	r1, [fp, #-8]
   13410:	ldr	r2, [sp, #12]
   13414:	bl	13248 <table_register_callback@@Base+0xe0>
   13418:	str	r0, [sp, #4]
   1341c:	ldr	r0, [sp, #4]
   13420:	cmn	r0, #1
   13424:	beq	134d4 <table_unregister_callback@@Base+0xe4>
   13428:	ldr	r0, [sp, #4]
   1342c:	str	r0, [sp, #8]
   13430:	ldr	r0, [sp, #8]
   13434:	ldr	r1, [fp, #-4]
   13438:	ldr	r1, [r1, #32]
   1343c:	sub	r1, r1, #1
   13440:	cmp	r0, r1
   13444:	bge	134a0 <table_unregister_callback@@Base+0xb0>
   13448:	ldr	r0, [fp, #-4]
   1344c:	ldr	r0, [r0, #36]	; 0x24
   13450:	ldr	r1, [sp, #8]
   13454:	add	r2, r0, r1, lsl #2
   13458:	ldr	r2, [r2, #4]
   1345c:	str	r2, [r0, r1, lsl #2]
   13460:	ldr	r0, [fp, #-4]
   13464:	ldr	r0, [r0, #40]	; 0x28
   13468:	ldr	r1, [sp, #8]
   1346c:	add	r2, r0, r1, lsl #2
   13470:	ldr	r2, [r2, #4]
   13474:	str	r2, [r0, r1, lsl #2]
   13478:	ldr	r0, [fp, #-4]
   1347c:	ldr	r0, [r0, #44]	; 0x2c
   13480:	ldr	r1, [sp, #8]
   13484:	add	r0, r0, r1, lsl #2
   13488:	ldr	r1, [r0, #4]
   1348c:	str	r1, [r0]
   13490:	ldr	r0, [sp, #8]
   13494:	add	r0, r0, #1
   13498:	str	r0, [sp, #8]
   1349c:	b	13430 <table_unregister_callback@@Base+0x40>
   134a0:	ldr	r0, [fp, #-4]
   134a4:	ldr	r1, [r0, #32]
   134a8:	sub	r1, r1, #1
   134ac:	str	r1, [r0, #32]
   134b0:	ldr	r0, [fp, #-4]
   134b4:	ldr	r0, [r0, #48]	; 0x30
   134b8:	udiv	r2, r1, r0
   134bc:	mls	r0, r2, r0, r1
   134c0:	cmp	r0, #0
   134c4:	bne	134d0 <table_unregister_callback@@Base+0xe0>
   134c8:	ldr	r0, [fp, #-4]
   134cc:	bl	134dc <table_unregister_callback@@Base+0xec>
   134d0:	b	134d4 <table_unregister_callback@@Base+0xe4>
   134d4:	mov	sp, fp
   134d8:	pop	{fp, pc}
   134dc:	push	{fp, lr}
   134e0:	mov	fp, sp
   134e4:	sub	sp, sp, #16
   134e8:	str	r0, [fp, #-4]
   134ec:	ldr	r0, [fp, #-4]
   134f0:	ldr	r0, [r0, #48]	; 0x30
   134f4:	ldr	r1, [fp, #-4]
   134f8:	ldr	r2, [r1, #52]	; 0x34
   134fc:	sub	r0, r2, r0
   13500:	str	r0, [r1, #52]	; 0x34
   13504:	ldr	r0, [fp, #-4]
   13508:	ldr	r0, [r0, #52]	; 0x34
   1350c:	cmp	r0, #0
   13510:	beq	13590 <table_unregister_callback@@Base+0x1a0>
   13514:	ldr	r0, [fp, #-4]
   13518:	ldr	r1, [r0, #36]	; 0x24
   1351c:	ldr	r0, [r0, #52]	; 0x34
   13520:	lsl	r0, r0, #2
   13524:	str	r0, [sp, #8]
   13528:	mov	r0, r1
   1352c:	ldr	r1, [sp, #8]
   13530:	bl	11fb8 <realloc@plt>
   13534:	ldr	r1, [fp, #-4]
   13538:	str	r0, [r1, #36]	; 0x24
   1353c:	ldr	r0, [fp, #-4]
   13540:	ldr	r1, [r0, #40]	; 0x28
   13544:	ldr	r0, [r0, #52]	; 0x34
   13548:	lsl	r0, r0, #2
   1354c:	str	r0, [sp, #4]
   13550:	mov	r0, r1
   13554:	ldr	r1, [sp, #4]
   13558:	bl	11fb8 <realloc@plt>
   1355c:	ldr	r1, [fp, #-4]
   13560:	str	r0, [r1, #40]	; 0x28
   13564:	ldr	r0, [fp, #-4]
   13568:	ldr	r1, [r0, #44]	; 0x2c
   1356c:	ldr	r0, [r0, #52]	; 0x34
   13570:	lsl	r0, r0, #2
   13574:	str	r0, [sp]
   13578:	mov	r0, r1
   1357c:	ldr	r1, [sp]
   13580:	bl	11fb8 <realloc@plt>
   13584:	ldr	r1, [fp, #-4]
   13588:	str	r0, [r1, #44]	; 0x2c
   1358c:	b	135d0 <table_unregister_callback@@Base+0x1e0>
   13590:	ldr	r0, [fp, #-4]
   13594:	ldr	r0, [r0, #36]	; 0x24
   13598:	bl	11fa0 <free@plt>
   1359c:	ldr	r0, [fp, #-4]
   135a0:	ldr	r0, [r0, #40]	; 0x28
   135a4:	bl	11fa0 <free@plt>
   135a8:	ldr	r0, [fp, #-4]
   135ac:	ldr	r0, [r0, #44]	; 0x2c
   135b0:	bl	11fa0 <free@plt>
   135b4:	ldr	r0, [fp, #-4]
   135b8:	movw	lr, #0
   135bc:	str	lr, [r0, #36]	; 0x24
   135c0:	ldr	r0, [fp, #-4]
   135c4:	str	lr, [r0, #40]	; 0x28
   135c8:	ldr	r0, [fp, #-4]
   135cc:	str	lr, [r0, #44]	; 0x2c
   135d0:	mov	sp, fp
   135d4:	pop	{fp, pc}

000135d8 <table_notify@@Base>:
   135d8:	push	{r4, sl, fp, lr}
   135dc:	add	fp, sp, #8
   135e0:	sub	sp, sp, #32
   135e4:	str	r0, [fp, #-12]
   135e8:	str	r1, [fp, #-16]
   135ec:	str	r2, [sp, #20]
   135f0:	str	r3, [sp, #16]
   135f4:	movw	r0, #0
   135f8:	str	r0, [sp, #12]
   135fc:	ldr	r0, [sp, #12]
   13600:	ldr	r1, [fp, #-12]
   13604:	ldr	r1, [r1, #32]
   13608:	cmp	r0, r1
   1360c:	bge	13694 <table_notify@@Base+0xbc>
   13610:	ldr	r0, [fp, #-12]
   13614:	ldr	r0, [r0, #44]	; 0x2c
   13618:	ldr	r1, [sp, #12]
   1361c:	add	r0, r0, r1, lsl #2
   13620:	ldr	r0, [r0]
   13624:	ldr	r1, [sp, #16]
   13628:	and	r0, r0, r1
   1362c:	cmp	r0, #0
   13630:	beq	13680 <table_notify@@Base+0xa8>
   13634:	ldr	r0, [fp, #-12]
   13638:	ldr	r1, [sp, #12]
   1363c:	ldr	r2, [r0, #36]	; 0x24
   13640:	ldr	r3, [r0, #40]	; 0x28
   13644:	ldr	r2, [r2, r1, lsl #2]
   13648:	ldr	ip, [fp, #-16]
   1364c:	ldr	lr, [sp, #20]
   13650:	ldr	r4, [sp, #16]
   13654:	add	r1, r3, r1, lsl #2
   13658:	ldr	r1, [r1]
   1365c:	str	r1, [sp, #8]
   13660:	mov	r1, ip
   13664:	str	r2, [sp, #4]
   13668:	mov	r2, lr
   1366c:	mov	r3, r4
   13670:	ldr	ip, [sp, #8]
   13674:	str	ip, [sp]
   13678:	ldr	lr, [sp, #4]
   1367c:	blx	lr
   13680:	b	13684 <table_notify@@Base+0xac>
   13684:	ldr	r0, [sp, #12]
   13688:	add	r0, r0, #1
   1368c:	str	r0, [sp, #12]
   13690:	b	135fc <table_notify@@Base+0x24>
   13694:	sub	sp, fp, #8
   13698:	pop	{r4, sl, fp, pc}

0001369c <table_cell_init@@Base>:
   1369c:	push	{fp, lr}
   136a0:	mov	fp, sp
   136a4:	sub	sp, sp, #16
   136a8:	str	r0, [fp, #-4]
   136ac:	str	r1, [sp, #8]
   136b0:	str	r2, [sp, #4]
   136b4:	ldr	r0, [fp, #-4]
   136b8:	ldr	r1, [sp, #8]
   136bc:	ldr	r2, [sp, #4]
   136c0:	bl	136dc <table_get_cell_ptr@@Base>
   136c4:	str	r0, [sp]
   136c8:	ldr	r0, [sp]
   136cc:	movw	r1, #0
   136d0:	str	r1, [r0]
   136d4:	mov	sp, fp
   136d8:	pop	{fp, pc}

000136dc <table_get_cell_ptr@@Base>:
   136dc:	push	{fp, lr}
   136e0:	mov	fp, sp
   136e4:	sub	sp, sp, #16
   136e8:	str	r0, [fp, #-4]
   136ec:	str	r1, [sp, #8]
   136f0:	str	r2, [sp, #4]
   136f4:	ldr	r0, [fp, #-4]
   136f8:	ldr	r1, [sp, #8]
   136fc:	bl	170a0 <table_get_row_ptr@@Base>
   13700:	str	r0, [sp]
   13704:	ldr	r0, [sp]
   13708:	ldr	r0, [r0]
   1370c:	ldr	r1, [sp, #4]
   13710:	add	r0, r0, r1, lsl #2
   13714:	mov	sp, fp
   13718:	pop	{fp, pc}

0001371c <table_cell_destroy@@Base>:
   1371c:	push	{fp, lr}
   13720:	mov	fp, sp
   13724:	sub	sp, sp, #16
   13728:	str	r0, [fp, #-4]
   1372c:	str	r1, [sp, #8]
   13730:	str	r2, [sp, #4]
   13734:	mov	r0, #0
   13738:	str	r0, [sp]
   1373c:	ldr	r0, [fp, #-4]
   13740:	ldr	r1, [sp, #4]
   13744:	bl	14f24 <table_get_column_data_type@@Base>
   13748:	cmp	r0, #23
   1374c:	bne	13758 <table_cell_destroy@@Base+0x3c>
   13750:	b	13754 <table_cell_destroy@@Base+0x38>
   13754:	b	13790 <table_cell_destroy@@Base+0x74>
   13758:	ldr	r0, [fp, #-4]
   1375c:	ldr	r1, [sp, #8]
   13760:	ldr	r2, [sp, #4]
   13764:	bl	136dc <table_get_cell_ptr@@Base>
   13768:	str	r0, [sp]
   1376c:	ldr	r0, [sp]
   13770:	ldr	r0, [r0]
   13774:	movw	r1, #0
   13778:	cmp	r0, r1
   1377c:	beq	1378c <table_cell_destroy@@Base+0x70>
   13780:	ldr	r0, [sp]
   13784:	ldr	r0, [r0]
   13788:	bl	11fa0 <free@plt>
   1378c:	b	13790 <table_cell_destroy@@Base+0x74>
   13790:	mov	sp, fp
   13794:	pop	{fp, pc}

00013798 <table_cell_to_buffer@@Base>:
   13798:	push	{fp, lr}
   1379c:	mov	fp, sp
   137a0:	sub	sp, sp, #392	; 0x188
   137a4:	ldr	ip, [fp, #8]
   137a8:	str	r0, [fp, #-4]
   137ac:	str	r1, [fp, #-8]
   137b0:	str	r2, [fp, #-12]
   137b4:	str	r3, [fp, #-16]
   137b8:	mov	r0, #0
   137bc:	str	r0, [fp, #-20]	; 0xffffffec
   137c0:	ldr	r0, [fp, #-4]
   137c4:	ldr	r1, [fp, #-12]
   137c8:	str	ip, [fp, #-24]	; 0xffffffe8
   137cc:	bl	14f24 <table_get_column_data_type@@Base>
   137d0:	mov	r1, r0
   137d4:	cmp	r0, #23
   137d8:	str	r1, [fp, #-28]	; 0xffffffe4
   137dc:	bhi	14040 <table_cell_to_buffer@@Base+0x8a8>
   137e0:	add	r0, pc, #8
   137e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   137e8:	ldr	r2, [r0, r1, lsl #2]
   137ec:	add	pc, r0, r2
   137f0:	andeq	r0, r0, r0, rrx
   137f4:	strheq	r0, [r0], -r4
   137f8:	andeq	r0, r0, r8, lsl #2
   137fc:	andeq	r0, r0, r4, asr r1
   13800:	andeq	r0, r0, r0, lsr #3
   13804:	andeq	r0, r0, ip, ror #3
   13808:	andeq	r0, r0, r8, lsr r2
   1380c:	andeq	r0, r0, ip, lsl #5
   13810:	andeq	r0, r0, r0, ror #5
   13814:	andeq	r0, r0, r0, asr r3
   13818:	andeq	r0, r0, r0, asr #7
   1381c:	andeq	r0, r0, ip, lsl #8
   13820:	andeq	r0, r0, r8, asr r4
   13824:	andeq	r0, r0, ip, lsr #9
   13828:	andeq	r0, r0, r0, lsl #10
   1382c:	andeq	r0, r0, r0, ror r5
   13830:	andeq	r0, r0, r4, lsr r6
   13834:	andeq	r0, r0, r4, lsl #13
   13838:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1383c:	andeq	r0, r0, r8, ror #14
   13840:			; <UNDEFINED> instruction: 0x000007b4
   13844:	andeq	r0, r0, r0, ror #11
   13848:	andeq	r0, r0, ip, lsl r7
   1384c:	andeq	r0, r0, r0, lsl #16
   13850:	ldr	r0, [fp, #-16]
   13854:	ldr	r1, [fp, #8]
   13858:	ldr	r2, [fp, #-4]
   1385c:	ldr	r3, [fp, #-8]
   13860:	ldr	ip, [fp, #-12]
   13864:	str	r0, [fp, #-32]	; 0xffffffe0
   13868:	mov	r0, r2
   1386c:	str	r1, [fp, #-36]	; 0xffffffdc
   13870:	mov	r1, r3
   13874:	mov	r2, ip
   13878:	bl	16b78 <table_get_int@@Base>
   1387c:	ldr	r1, [pc, #2084]	; 140a8 <table_cell_to_buffer@@Base+0x910>
   13880:	add	r2, pc, r1
   13884:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13888:	str	r0, [fp, #-40]	; 0xffffffd8
   1388c:	mov	r0, r1
   13890:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13894:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13898:	bl	12018 <snprintf@plt>
   1389c:	str	r0, [fp, #-44]	; 0xffffffd4
   138a0:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   138a4:	ldr	r0, [fp, #-16]
   138a8:	ldr	r1, [fp, #8]
   138ac:	ldr	r2, [fp, #-4]
   138b0:	ldr	r3, [fp, #-8]
   138b4:	ldr	ip, [fp, #-12]
   138b8:	str	r0, [fp, #-48]	; 0xffffffd0
   138bc:	mov	r0, r2
   138c0:	str	r1, [fp, #-52]	; 0xffffffcc
   138c4:	mov	r1, r3
   138c8:	mov	r2, ip
   138cc:	bl	16bac <table_get_uint@@Base>
   138d0:	ldr	r1, [pc, #1996]	; 140a4 <table_cell_to_buffer@@Base+0x90c>
   138d4:	add	r2, pc, r1
   138d8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   138dc:	str	r0, [fp, #-56]	; 0xffffffc8
   138e0:	mov	r0, r1
   138e4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   138e8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   138ec:	bl	12018 <snprintf@plt>
   138f0:	str	r0, [fp, #-60]	; 0xffffffc4
   138f4:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   138f8:	ldr	r0, [fp, #-16]
   138fc:	ldr	r1, [fp, #8]
   13900:	ldr	r2, [fp, #-4]
   13904:	ldr	r3, [fp, #-8]
   13908:	ldr	ip, [fp, #-12]
   1390c:	str	r0, [fp, #-64]	; 0xffffffc0
   13910:	mov	r0, r2
   13914:	str	r1, [fp, #-68]	; 0xffffffbc
   13918:	mov	r1, r3
   1391c:	mov	r2, ip
   13920:	bl	16be0 <table_get_int8@@Base>
   13924:	ldr	r1, [pc, #1908]	; 140a0 <table_cell_to_buffer@@Base+0x908>
   13928:	add	r2, pc, r1
   1392c:	sxtb	r3, r0
   13930:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13934:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13938:	bl	12018 <snprintf@plt>
   1393c:	str	r0, [fp, #-72]	; 0xffffffb8
   13940:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13944:	ldr	r0, [fp, #-16]
   13948:	ldr	r1, [fp, #8]
   1394c:	ldr	r2, [fp, #-4]
   13950:	ldr	r3, [fp, #-8]
   13954:	ldr	ip, [fp, #-12]
   13958:	str	r0, [fp, #-76]	; 0xffffffb4
   1395c:	mov	r0, r2
   13960:	str	r1, [fp, #-80]	; 0xffffffb0
   13964:	mov	r1, r3
   13968:	mov	r2, ip
   1396c:	bl	16c14 <table_get_uint8@@Base>
   13970:	ldr	r1, [pc, #1828]	; 1409c <table_cell_to_buffer@@Base+0x904>
   13974:	add	r2, pc, r1
   13978:	and	r3, r0, #255	; 0xff
   1397c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13980:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13984:	bl	12018 <snprintf@plt>
   13988:	str	r0, [fp, #-84]	; 0xffffffac
   1398c:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13990:	ldr	r0, [fp, #-16]
   13994:	ldr	r1, [fp, #8]
   13998:	ldr	r2, [fp, #-4]
   1399c:	ldr	r3, [fp, #-8]
   139a0:	ldr	ip, [fp, #-12]
   139a4:	str	r0, [fp, #-88]	; 0xffffffa8
   139a8:	mov	r0, r2
   139ac:	str	r1, [fp, #-92]	; 0xffffffa4
   139b0:	mov	r1, r3
   139b4:	mov	r2, ip
   139b8:	bl	16c48 <table_get_int16@@Base>
   139bc:	ldr	r1, [pc, #1748]	; 14098 <table_cell_to_buffer@@Base+0x900>
   139c0:	add	r2, pc, r1
   139c4:	sxth	r3, r0
   139c8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   139cc:	ldr	r1, [fp, #-92]	; 0xffffffa4
   139d0:	bl	12018 <snprintf@plt>
   139d4:	str	r0, [fp, #-96]	; 0xffffffa0
   139d8:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   139dc:	ldr	r0, [fp, #-16]
   139e0:	ldr	r1, [fp, #8]
   139e4:	ldr	r2, [fp, #-4]
   139e8:	ldr	r3, [fp, #-8]
   139ec:	ldr	ip, [fp, #-12]
   139f0:	str	r0, [fp, #-100]	; 0xffffff9c
   139f4:	mov	r0, r2
   139f8:	str	r1, [fp, #-104]	; 0xffffff98
   139fc:	mov	r1, r3
   13a00:	mov	r2, ip
   13a04:	bl	16c7c <table_get_uint16@@Base>
   13a08:	ldr	r1, [pc, #1668]	; 14094 <table_cell_to_buffer@@Base+0x8fc>
   13a0c:	add	r2, pc, r1
   13a10:	uxth	r3, r0
   13a14:	ldr	r0, [fp, #-100]	; 0xffffff9c
   13a18:	ldr	r1, [fp, #-104]	; 0xffffff98
   13a1c:	bl	12018 <snprintf@plt>
   13a20:	str	r0, [fp, #-108]	; 0xffffff94
   13a24:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13a28:	ldr	r0, [fp, #-16]
   13a2c:	ldr	r1, [fp, #8]
   13a30:	ldr	r2, [fp, #-4]
   13a34:	ldr	r3, [fp, #-8]
   13a38:	ldr	ip, [fp, #-12]
   13a3c:	str	r0, [fp, #-112]	; 0xffffff90
   13a40:	mov	r0, r2
   13a44:	str	r1, [fp, #-116]	; 0xffffff8c
   13a48:	mov	r1, r3
   13a4c:	mov	r2, ip
   13a50:	bl	16cb0 <table_get_int32@@Base>
   13a54:	ldr	r1, [pc, #1588]	; 14090 <table_cell_to_buffer@@Base+0x8f8>
   13a58:	add	r2, pc, r1
   13a5c:	ldr	r1, [fp, #-112]	; 0xffffff90
   13a60:	str	r0, [fp, #-120]	; 0xffffff88
   13a64:	mov	r0, r1
   13a68:	ldr	r1, [fp, #-116]	; 0xffffff8c
   13a6c:	ldr	r3, [fp, #-120]	; 0xffffff88
   13a70:	bl	12018 <snprintf@plt>
   13a74:	str	r0, [fp, #-124]	; 0xffffff84
   13a78:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13a7c:	ldr	r0, [fp, #-16]
   13a80:	ldr	r1, [fp, #8]
   13a84:	ldr	r2, [fp, #-4]
   13a88:	ldr	r3, [fp, #-8]
   13a8c:	ldr	ip, [fp, #-12]
   13a90:	str	r0, [fp, #-128]	; 0xffffff80
   13a94:	mov	r0, r2
   13a98:	str	r1, [fp, #-132]	; 0xffffff7c
   13a9c:	mov	r1, r3
   13aa0:	mov	r2, ip
   13aa4:	bl	16ce4 <table_get_uint32@@Base>
   13aa8:	ldr	r1, [pc, #1500]	; 1408c <table_cell_to_buffer@@Base+0x8f4>
   13aac:	add	r2, pc, r1
   13ab0:	ldr	r1, [fp, #-128]	; 0xffffff80
   13ab4:	str	r0, [fp, #-136]	; 0xffffff78
   13ab8:	mov	r0, r1
   13abc:	ldr	r1, [fp, #-132]	; 0xffffff7c
   13ac0:	ldr	r3, [fp, #-136]	; 0xffffff78
   13ac4:	bl	12018 <snprintf@plt>
   13ac8:	str	r0, [fp, #-140]	; 0xffffff74
   13acc:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13ad0:	ldr	r0, [fp, #-16]
   13ad4:	ldr	r1, [fp, #8]
   13ad8:	ldr	r2, [fp, #-4]
   13adc:	ldr	r3, [fp, #-8]
   13ae0:	ldr	ip, [fp, #-12]
   13ae4:	str	r0, [fp, #-144]	; 0xffffff70
   13ae8:	mov	r0, r2
   13aec:	str	r1, [fp, #-148]	; 0xffffff6c
   13af0:	mov	r1, r3
   13af4:	mov	r2, ip
   13af8:	bl	16d18 <table_get_int64@@Base>
   13afc:	ldr	r2, [pc, #1412]	; 14088 <table_cell_to_buffer@@Base+0x8f0>
   13b00:	add	r2, pc, r2
   13b04:	mov	r3, sp
   13b08:	str	r1, [r3, #4]
   13b0c:	str	r0, [r3]
   13b10:	ldr	r0, [pc, #1428]	; 140ac <table_cell_to_buffer@@Base+0x914>
   13b14:	add	r0, pc, r0
   13b18:	ldr	r1, [fp, #-144]	; 0xffffff70
   13b1c:	str	r0, [fp, #-152]	; 0xffffff68
   13b20:	mov	r0, r1
   13b24:	ldr	r1, [fp, #-148]	; 0xffffff6c
   13b28:	ldr	r3, [fp, #-152]	; 0xffffff68
   13b2c:	str	r2, [fp, #-156]	; 0xffffff64
   13b30:	mov	r2, r3
   13b34:	bl	12018 <snprintf@plt>
   13b38:	str	r0, [fp, #-160]	; 0xffffff60
   13b3c:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13b40:	ldr	r0, [fp, #-16]
   13b44:	ldr	r1, [fp, #8]
   13b48:	ldr	r2, [fp, #-4]
   13b4c:	ldr	r3, [fp, #-8]
   13b50:	ldr	ip, [fp, #-12]
   13b54:	str	r0, [fp, #-164]	; 0xffffff5c
   13b58:	mov	r0, r2
   13b5c:	str	r1, [fp, #-168]	; 0xffffff58
   13b60:	mov	r1, r3
   13b64:	mov	r2, ip
   13b68:	bl	16d5c <table_get_uint64@@Base>
   13b6c:	ldr	r2, [pc, #1296]	; 14084 <table_cell_to_buffer@@Base+0x8ec>
   13b70:	add	r2, pc, r2
   13b74:	mov	r3, sp
   13b78:	str	r1, [r3, #4]
   13b7c:	str	r0, [r3]
   13b80:	ldr	r0, [pc, #1320]	; 140b0 <table_cell_to_buffer@@Base+0x918>
   13b84:	add	r0, pc, r0
   13b88:	ldr	r1, [fp, #-164]	; 0xffffff5c
   13b8c:	str	r0, [fp, #-172]	; 0xffffff54
   13b90:	mov	r0, r1
   13b94:	ldr	r1, [fp, #-168]	; 0xffffff58
   13b98:	ldr	r3, [fp, #-172]	; 0xffffff54
   13b9c:	str	r2, [fp, #-176]	; 0xffffff50
   13ba0:	mov	r2, r3
   13ba4:	bl	12018 <snprintf@plt>
   13ba8:	str	r0, [fp, #-180]	; 0xffffff4c
   13bac:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13bb0:	ldr	r0, [fp, #-16]
   13bb4:	ldr	r1, [fp, #8]
   13bb8:	ldr	r2, [fp, #-4]
   13bbc:	ldr	r3, [fp, #-8]
   13bc0:	ldr	ip, [fp, #-12]
   13bc4:	str	r0, [fp, #-184]	; 0xffffff48
   13bc8:	mov	r0, r2
   13bcc:	str	r1, [fp, #-188]	; 0xffffff44
   13bd0:	mov	r1, r3
   13bd4:	mov	r2, ip
   13bd8:	bl	16da0 <table_get_short@@Base>
   13bdc:	ldr	r1, [pc, #1180]	; 14080 <table_cell_to_buffer@@Base+0x8e8>
   13be0:	add	r2, pc, r1
   13be4:	sxth	r3, r0
   13be8:	ldr	r0, [fp, #-184]	; 0xffffff48
   13bec:	ldr	r1, [fp, #-188]	; 0xffffff44
   13bf0:	bl	12018 <snprintf@plt>
   13bf4:	str	r0, [fp, #-192]	; 0xffffff40
   13bf8:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13bfc:	ldr	r0, [fp, #-16]
   13c00:	ldr	r1, [fp, #8]
   13c04:	ldr	r2, [fp, #-4]
   13c08:	ldr	r3, [fp, #-8]
   13c0c:	ldr	ip, [fp, #-12]
   13c10:	str	r0, [sp, #196]	; 0xc4
   13c14:	mov	r0, r2
   13c18:	str	r1, [sp, #192]	; 0xc0
   13c1c:	mov	r1, r3
   13c20:	mov	r2, ip
   13c24:	bl	16dd4 <table_get_ushort@@Base>
   13c28:	ldr	r1, [pc, #1100]	; 1407c <table_cell_to_buffer@@Base+0x8e4>
   13c2c:	add	r2, pc, r1
   13c30:	uxth	r3, r0
   13c34:	ldr	r0, [sp, #196]	; 0xc4
   13c38:	ldr	r1, [sp, #192]	; 0xc0
   13c3c:	bl	12018 <snprintf@plt>
   13c40:	str	r0, [sp, #188]	; 0xbc
   13c44:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13c48:	ldr	r0, [fp, #-16]
   13c4c:	ldr	r1, [fp, #8]
   13c50:	ldr	r2, [fp, #-4]
   13c54:	ldr	r3, [fp, #-8]
   13c58:	ldr	ip, [fp, #-12]
   13c5c:	str	r0, [sp, #184]	; 0xb8
   13c60:	mov	r0, r2
   13c64:	str	r1, [sp, #180]	; 0xb4
   13c68:	mov	r1, r3
   13c6c:	mov	r2, ip
   13c70:	bl	16e08 <table_get_long@@Base>
   13c74:	ldr	r1, [pc, #1020]	; 14078 <table_cell_to_buffer@@Base+0x8e0>
   13c78:	add	r2, pc, r1
   13c7c:	ldr	r1, [sp, #184]	; 0xb8
   13c80:	str	r0, [sp, #176]	; 0xb0
   13c84:	mov	r0, r1
   13c88:	ldr	r1, [sp, #180]	; 0xb4
   13c8c:	ldr	r3, [sp, #176]	; 0xb0
   13c90:	bl	12018 <snprintf@plt>
   13c94:	str	r0, [sp, #172]	; 0xac
   13c98:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13c9c:	ldr	r0, [fp, #-16]
   13ca0:	ldr	r1, [fp, #8]
   13ca4:	ldr	r2, [fp, #-4]
   13ca8:	ldr	r3, [fp, #-8]
   13cac:	ldr	ip, [fp, #-12]
   13cb0:	str	r0, [sp, #168]	; 0xa8
   13cb4:	mov	r0, r2
   13cb8:	str	r1, [sp, #164]	; 0xa4
   13cbc:	mov	r1, r3
   13cc0:	mov	r2, ip
   13cc4:	bl	16e3c <table_get_ulong@@Base>
   13cc8:	ldr	r1, [pc, #932]	; 14074 <table_cell_to_buffer@@Base+0x8dc>
   13ccc:	add	r2, pc, r1
   13cd0:	ldr	r1, [sp, #168]	; 0xa8
   13cd4:	str	r0, [sp, #160]	; 0xa0
   13cd8:	mov	r0, r1
   13cdc:	ldr	r1, [sp, #164]	; 0xa4
   13ce0:	ldr	r3, [sp, #160]	; 0xa0
   13ce4:	bl	12018 <snprintf@plt>
   13ce8:	str	r0, [sp, #156]	; 0x9c
   13cec:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13cf0:	ldr	r0, [fp, #-16]
   13cf4:	ldr	r1, [fp, #8]
   13cf8:	ldr	r2, [fp, #-4]
   13cfc:	ldr	r3, [fp, #-8]
   13d00:	ldr	ip, [fp, #-12]
   13d04:	str	r0, [sp, #152]	; 0x98
   13d08:	mov	r0, r2
   13d0c:	str	r1, [sp, #148]	; 0x94
   13d10:	mov	r1, r3
   13d14:	mov	r2, ip
   13d18:	bl	16e70 <table_get_llong@@Base>
   13d1c:	ldr	r2, [pc, #844]	; 14070 <table_cell_to_buffer@@Base+0x8d8>
   13d20:	add	r2, pc, r2
   13d24:	mov	r3, sp
   13d28:	str	r1, [r3, #4]
   13d2c:	str	r0, [r3]
   13d30:	ldr	r0, [pc, #892]	; 140b4 <table_cell_to_buffer@@Base+0x91c>
   13d34:	add	r0, pc, r0
   13d38:	ldr	r1, [sp, #152]	; 0x98
   13d3c:	str	r0, [sp, #144]	; 0x90
   13d40:	mov	r0, r1
   13d44:	ldr	r1, [sp, #148]	; 0x94
   13d48:	ldr	r3, [sp, #144]	; 0x90
   13d4c:	str	r2, [sp, #140]	; 0x8c
   13d50:	mov	r2, r3
   13d54:	bl	12018 <snprintf@plt>
   13d58:	str	r0, [sp, #136]	; 0x88
   13d5c:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13d60:	ldr	r0, [fp, #-16]
   13d64:	ldr	r1, [fp, #8]
   13d68:	ldr	r2, [fp, #-4]
   13d6c:	ldr	r3, [fp, #-8]
   13d70:	ldr	ip, [fp, #-12]
   13d74:	str	r0, [sp, #132]	; 0x84
   13d78:	mov	r0, r2
   13d7c:	str	r1, [sp, #128]	; 0x80
   13d80:	mov	r1, r3
   13d84:	mov	r2, ip
   13d88:	bl	16eb4 <table_get_ullong@@Base>
   13d8c:	ldr	r2, [pc, #728]	; 1406c <table_cell_to_buffer@@Base+0x8d4>
   13d90:	add	r2, pc, r2
   13d94:	mov	r3, sp
   13d98:	str	r1, [r3, #4]
   13d9c:	str	r0, [r3]
   13da0:	ldr	r0, [pc, #784]	; 140b8 <table_cell_to_buffer@@Base+0x920>
   13da4:	add	r0, pc, r0
   13da8:	ldr	r1, [sp, #132]	; 0x84
   13dac:	str	r0, [sp, #124]	; 0x7c
   13db0:	mov	r0, r1
   13db4:	ldr	r1, [sp, #128]	; 0x80
   13db8:	ldr	r3, [sp, #124]	; 0x7c
   13dbc:	str	r2, [sp, #120]	; 0x78
   13dc0:	mov	r2, r3
   13dc4:	bl	12018 <snprintf@plt>
   13dc8:	str	r0, [sp, #116]	; 0x74
   13dcc:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13dd0:	ldr	r0, [fp, #-16]
   13dd4:	ldr	r1, [fp, #8]
   13dd8:	ldr	r2, [fp, #-4]
   13ddc:	ldr	r3, [fp, #-8]
   13de0:	ldr	ip, [fp, #-12]
   13de4:	str	r0, [sp, #112]	; 0x70
   13de8:	mov	r0, r2
   13dec:	str	r1, [sp, #108]	; 0x6c
   13df0:	mov	r1, r3
   13df4:	mov	r2, ip
   13df8:	bl	16ffc <table_get_string@@Base>
   13dfc:	ldr	r1, [pc, #612]	; 14068 <table_cell_to_buffer@@Base+0x8d0>
   13e00:	add	r2, pc, r1
   13e04:	ldr	r1, [sp, #112]	; 0x70
   13e08:	str	r0, [sp, #104]	; 0x68
   13e0c:	mov	r0, r1
   13e10:	ldr	r1, [sp, #108]	; 0x6c
   13e14:	ldr	r3, [sp, #104]	; 0x68
   13e18:	bl	12018 <snprintf@plt>
   13e1c:	str	r0, [sp, #100]	; 0x64
   13e20:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13e24:	ldr	r0, [fp, #-16]
   13e28:	ldr	r1, [fp, #8]
   13e2c:	ldr	r2, [fp, #-4]
   13e30:	ldr	r3, [fp, #-8]
   13e34:	ldr	ip, [fp, #-12]
   13e38:	str	r0, [sp, #96]	; 0x60
   13e3c:	mov	r0, r2
   13e40:	str	r1, [sp, #92]	; 0x5c
   13e44:	mov	r1, r3
   13e48:	mov	r2, ip
   13e4c:	bl	16ef8 <table_get_float@@Base>
   13e50:	ldr	r0, [pc, #524]	; 14064 <table_cell_to_buffer@@Base+0x8cc>
   13e54:	add	r2, pc, r0
   13e58:	vcvt.f64.f32	d16, s0
   13e5c:	ldr	r0, [sp, #96]	; 0x60
   13e60:	ldr	r1, [sp, #92]	; 0x5c
   13e64:	vstr	d16, [sp]
   13e68:	bl	12018 <snprintf@plt>
   13e6c:	str	r0, [sp, #88]	; 0x58
   13e70:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13e74:	ldr	r0, [fp, #-16]
   13e78:	ldr	r1, [fp, #8]
   13e7c:	ldr	r2, [fp, #-4]
   13e80:	ldr	r3, [fp, #-8]
   13e84:	ldr	ip, [fp, #-12]
   13e88:	str	r0, [sp, #84]	; 0x54
   13e8c:	mov	r0, r2
   13e90:	str	r1, [sp, #80]	; 0x50
   13e94:	mov	r1, r3
   13e98:	mov	r2, ip
   13e9c:	bl	16f2c <table_get_double@@Base>
   13ea0:	ldr	r0, [pc, #440]	; 14060 <table_cell_to_buffer@@Base+0x8c8>
   13ea4:	add	r2, pc, r0
   13ea8:	ldr	r0, [sp, #84]	; 0x54
   13eac:	ldr	r1, [sp, #80]	; 0x50
   13eb0:	vstr	d0, [sp]
   13eb4:	bl	12018 <snprintf@plt>
   13eb8:	str	r0, [sp, #76]	; 0x4c
   13ebc:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13ec0:	ldr	r0, [fp, #-16]
   13ec4:	ldr	r1, [fp, #8]
   13ec8:	ldr	r2, [fp, #-4]
   13ecc:	ldr	r3, [fp, #-8]
   13ed0:	ldr	ip, [fp, #-12]
   13ed4:	str	r0, [sp, #72]	; 0x48
   13ed8:	mov	r0, r2
   13edc:	str	r1, [sp, #68]	; 0x44
   13ee0:	mov	r1, r3
   13ee4:	mov	r2, ip
   13ee8:	bl	16f60 <table_get_ldouble@@Base>
   13eec:	ldr	r0, [pc, #360]	; 1405c <table_cell_to_buffer@@Base+0x8c4>
   13ef0:	add	r2, pc, r0
   13ef4:	ldr	r0, [sp, #72]	; 0x48
   13ef8:	ldr	r1, [sp, #68]	; 0x44
   13efc:	vstr	d0, [sp]
   13f00:	bl	12018 <snprintf@plt>
   13f04:	str	r0, [sp, #64]	; 0x40
   13f08:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13f0c:	ldr	r0, [fp, #-16]
   13f10:	ldr	r1, [fp, #8]
   13f14:	ldr	r2, [fp, #-4]
   13f18:	ldr	r3, [fp, #-8]
   13f1c:	ldr	ip, [fp, #-12]
   13f20:	str	r0, [sp, #60]	; 0x3c
   13f24:	mov	r0, r2
   13f28:	str	r1, [sp, #56]	; 0x38
   13f2c:	mov	r1, r3
   13f30:	mov	r2, ip
   13f34:	bl	16b40 <table_get_bool@@Base>
   13f38:	ldr	r1, [pc, #280]	; 14058 <table_cell_to_buffer@@Base+0x8c0>
   13f3c:	add	r2, pc, r1
   13f40:	and	r3, r0, #1
   13f44:	ldr	r0, [sp, #60]	; 0x3c
   13f48:	ldr	r1, [sp, #56]	; 0x38
   13f4c:	bl	12018 <snprintf@plt>
   13f50:	str	r0, [sp, #52]	; 0x34
   13f54:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13f58:	ldr	r0, [fp, #-16]
   13f5c:	ldr	r1, [fp, #8]
   13f60:	ldr	r2, [fp, #-4]
   13f64:	ldr	r3, [fp, #-8]
   13f68:	ldr	ip, [fp, #-12]
   13f6c:	str	r0, [sp, #48]	; 0x30
   13f70:	mov	r0, r2
   13f74:	str	r1, [sp, #44]	; 0x2c
   13f78:	mov	r1, r3
   13f7c:	mov	r2, ip
   13f80:	bl	16f94 <table_get_char@@Base>
   13f84:	ldr	r1, [pc, #200]	; 14054 <table_cell_to_buffer@@Base+0x8bc>
   13f88:	add	r2, pc, r1
   13f8c:	and	r3, r0, #255	; 0xff
   13f90:	ldr	r0, [sp, #48]	; 0x30
   13f94:	ldr	r1, [sp, #44]	; 0x2c
   13f98:	bl	12018 <snprintf@plt>
   13f9c:	str	r0, [sp, #40]	; 0x28
   13fa0:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13fa4:	ldr	r0, [fp, #-16]
   13fa8:	ldr	r1, [fp, #8]
   13fac:	ldr	r2, [fp, #-4]
   13fb0:	ldr	r3, [fp, #-8]
   13fb4:	ldr	ip, [fp, #-12]
   13fb8:	str	r0, [sp, #36]	; 0x24
   13fbc:	mov	r0, r2
   13fc0:	str	r1, [sp, #32]
   13fc4:	mov	r1, r3
   13fc8:	mov	r2, ip
   13fcc:	bl	16fc8 <table_get_uchar@@Base>
   13fd0:	ldr	r1, [pc, #120]	; 14050 <table_cell_to_buffer@@Base+0x8b8>
   13fd4:	add	r2, pc, r1
   13fd8:	and	r3, r0, #255	; 0xff
   13fdc:	ldr	r0, [sp, #36]	; 0x24
   13fe0:	ldr	r1, [sp, #32]
   13fe4:	bl	12018 <snprintf@plt>
   13fe8:	str	r0, [sp, #28]
   13fec:	b	14040 <table_cell_to_buffer@@Base+0x8a8>
   13ff0:	ldr	r0, [fp, #-16]
   13ff4:	ldr	r1, [fp, #8]
   13ff8:	ldr	r2, [fp, #-4]
   13ffc:	ldr	r3, [fp, #-8]
   14000:	ldr	ip, [fp, #-12]
   14004:	str	r0, [sp, #24]
   14008:	mov	r0, r2
   1400c:	str	r1, [sp, #20]
   14010:	mov	r1, r3
   14014:	mov	r2, ip
   14018:	bl	1702c <table_get_ptr@@Base>
   1401c:	ldr	r1, [pc, #40]	; 1404c <table_cell_to_buffer@@Base+0x8b4>
   14020:	add	r2, pc, r1
   14024:	ldr	r1, [sp, #24]
   14028:	str	r0, [sp, #16]
   1402c:	mov	r0, r1
   14030:	ldr	r1, [sp, #20]
   14034:	ldr	r3, [sp, #16]
   14038:	bl	12018 <snprintf@plt>
   1403c:	str	r0, [sp, #12]
   14040:	ldr	r0, [fp, #-20]	; 0xffffffec
   14044:	mov	sp, fp
   14048:	pop	{fp, pc}
   1404c:	andeq	r5, r0, sl, ror #1
   14050:	andeq	r5, r0, r3, lsr r1
   14054:	andeq	r5, r0, pc, ror r1
   14058:	andeq	r5, r0, r0, lsl #2
   1405c:	andeq	r5, r0, r3, lsl r2
   14060:	andeq	r5, r0, fp, asr r2
   14064:	andeq	r5, r0, r8, lsr #5
   14068:	strdeq	r5, [r0], -r9
   1406c:	andeq	r5, r0, r4, asr r3
   14070:			; <UNDEFINED> instruction: 0x000053bf
   14074:	andeq	r5, r0, r9, lsr #8
   14078:	andeq	r5, r0, r9, ror r4
   1407c:	andeq	r5, r0, r1, asr #9
   14080:	andeq	r5, r0, r9, lsl #10
   14084:	andeq	r5, r0, r4, ror r5
   14088:	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
   1408c:	andeq	r5, r0, r0, lsr r6
   14090:	andeq	r5, r0, r4, ror #11
   14094:	ldrdeq	r5, [r0], -r0
   14098:	andeq	r5, r0, ip, ror r6
   1409c:	andeq	r5, r0, r8, ror #14
   140a0:	andeq	r5, r0, r4, lsl r7
   140a4:	andeq	r5, r0, r8, lsl #16
   140a8:			; <UNDEFINED> instruction: 0x000057bc
   140ac:	andeq	r5, r0, fp, asr #11
   140b0:	andeq	r5, r0, r0, ror #10
   140b4:	andeq	r5, r0, fp, lsr #7
   140b8:	andeq	r5, r0, r0, asr #6

000140bc <table_cell_from_buffer@@Base>:
   140bc:	push	{r4, r5, fp, lr}
   140c0:	add	fp, sp, #8
   140c4:	sub	sp, sp, #624	; 0x270
   140c8:	str	r0, [fp, #-12]
   140cc:	str	r1, [fp, #-16]
   140d0:	str	r2, [fp, #-20]	; 0xffffffec
   140d4:	str	r3, [fp, #-24]	; 0xffffffe8
   140d8:	mov	r0, #0
   140dc:	str	r0, [fp, #-28]	; 0xffffffe4
   140e0:	ldr	r0, [fp, #-12]
   140e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   140e8:	bl	14f24 <table_get_column_data_type@@Base>
   140ec:	mov	r1, r0
   140f0:	cmp	r0, #23
   140f4:	str	r1, [sp, #112]	; 0x70
   140f8:	bhi	14c60 <table_cell_from_buffer@@Base+0xba4>
   140fc:	add	r0, pc, #8
   14100:	ldr	r1, [sp, #112]	; 0x70
   14104:	ldr	r2, [r0, r1, lsl #2]
   14108:	add	pc, r0, r2
   1410c:	andeq	r0, r0, r0, rrx
   14110:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14114:	andeq	r0, r0, r0, asr #2
   14118:			; <UNDEFINED> instruction: 0x000001b0
   1411c:	andeq	r0, r0, r0, lsr #4
   14120:	muleq	r0, r0, r2
   14124:	andeq	r0, r0, r0, lsl #6
   14128:	andeq	r0, r0, r0, ror r3
   1412c:	andeq	r0, r0, r0, ror #7
   14130:	andeq	r0, r0, r0, ror #8
   14134:	andeq	r0, r0, r0, ror #9
   14138:	andeq	r0, r0, r0, asr r5
   1413c:	andeq	r0, r0, r0, asr #11
   14140:	andeq	r0, r0, r0, lsr r6
   14144:	andeq	r0, r0, r0, lsr #13
   14148:	andeq	r0, r0, r0, lsr #14
   1414c:	andeq	r0, r0, r0, lsl r8
   14150:	andeq	r0, r0, r0, lsl #17
   14154:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14158:	andeq	r0, r0, r4, lsl #20
   1415c:	andeq	r0, r0, r4, ror sl
   14160:	andeq	r0, r0, r0, lsr #15
   14164:	andeq	r0, r0, r0, ror #18
   14168:	andeq	r0, r0, r4, ror #21
   1416c:	ldr	r0, [pc, #2900]	; 14cc8 <table_cell_from_buffer@@Base+0xc0c>
   14170:	add	r1, pc, r0
   14174:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14178:	sub	r2, fp, #32
   1417c:	bl	12024 <__isoc99_sscanf@plt>
   14180:	str	r0, [fp, #-36]	; 0xffffffdc
   14184:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14188:	mvn	r1, #0
   1418c:	cmp	r1, r0
   14190:	bne	141a0 <table_cell_from_buffer@@Base+0xe4>
   14194:	mvn	r0, #0
   14198:	str	r0, [fp, #-28]	; 0xffffffe4
   1419c:	b	141d8 <table_cell_from_buffer@@Base+0x11c>
   141a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   141a4:	movw	r1, #1
   141a8:	cmp	r1, r0
   141ac:	beq	141bc <table_cell_from_buffer@@Base+0x100>
   141b0:	mvn	r0, #0
   141b4:	str	r0, [fp, #-28]	; 0xffffffe4
   141b8:	b	141d4 <table_cell_from_buffer@@Base+0x118>
   141bc:	ldr	r0, [fp, #-12]
   141c0:	ldr	r1, [fp, #-16]
   141c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   141c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141cc:	bl	182ac <table_set_int@@Base>
   141d0:	str	r0, [sp, #108]	; 0x6c
   141d4:	b	141d8 <table_cell_from_buffer@@Base+0x11c>
   141d8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   141dc:	ldr	r0, [pc, #2784]	; 14cc4 <table_cell_from_buffer@@Base+0xc08>
   141e0:	add	r1, pc, r0
   141e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141e8:	sub	r2, fp, #40	; 0x28
   141ec:	bl	12024 <__isoc99_sscanf@plt>
   141f0:	str	r0, [fp, #-44]	; 0xffffffd4
   141f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141f8:	mvn	r1, #0
   141fc:	cmp	r1, r0
   14200:	bne	14210 <table_cell_from_buffer@@Base+0x154>
   14204:	mvn	r0, #0
   14208:	str	r0, [fp, #-28]	; 0xffffffe4
   1420c:	b	14248 <table_cell_from_buffer@@Base+0x18c>
   14210:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14214:	movw	r1, #1
   14218:	cmp	r1, r0
   1421c:	beq	1422c <table_cell_from_buffer@@Base+0x170>
   14220:	mvn	r0, #0
   14224:	str	r0, [fp, #-28]	; 0xffffffe4
   14228:	b	14244 <table_cell_from_buffer@@Base+0x188>
   1422c:	ldr	r0, [fp, #-12]
   14230:	ldr	r1, [fp, #-16]
   14234:	ldr	r2, [fp, #-20]	; 0xffffffec
   14238:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1423c:	bl	182ec <table_set_uint@@Base>
   14240:	str	r0, [sp, #104]	; 0x68
   14244:	b	14248 <table_cell_from_buffer@@Base+0x18c>
   14248:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1424c:	ldr	r0, [pc, #2668]	; 14cc0 <table_cell_from_buffer@@Base+0xc04>
   14250:	add	r1, pc, r0
   14254:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14258:	sub	r2, fp, #45	; 0x2d
   1425c:	bl	12024 <__isoc99_sscanf@plt>
   14260:	str	r0, [fp, #-52]	; 0xffffffcc
   14264:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14268:	mvn	r1, #0
   1426c:	cmp	r1, r0
   14270:	bne	14280 <table_cell_from_buffer@@Base+0x1c4>
   14274:	mvn	r0, #0
   14278:	str	r0, [fp, #-28]	; 0xffffffe4
   1427c:	b	142b8 <table_cell_from_buffer@@Base+0x1fc>
   14280:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14284:	movw	r1, #1
   14288:	cmp	r1, r0
   1428c:	beq	1429c <table_cell_from_buffer@@Base+0x1e0>
   14290:	mvn	r0, #0
   14294:	str	r0, [fp, #-28]	; 0xffffffe4
   14298:	b	142b4 <table_cell_from_buffer@@Base+0x1f8>
   1429c:	ldr	r0, [fp, #-12]
   142a0:	ldr	r1, [fp, #-16]
   142a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   142a8:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   142ac:	bl	1832c <table_set_int8@@Base>
   142b0:	str	r0, [sp, #100]	; 0x64
   142b4:	b	142b8 <table_cell_from_buffer@@Base+0x1fc>
   142b8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   142bc:	ldr	r0, [pc, #2552]	; 14cbc <table_cell_from_buffer@@Base+0xc00>
   142c0:	add	r1, pc, r0
   142c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   142c8:	sub	r2, fp, #53	; 0x35
   142cc:	bl	12024 <__isoc99_sscanf@plt>
   142d0:	str	r0, [fp, #-60]	; 0xffffffc4
   142d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   142d8:	mvn	r1, #0
   142dc:	cmp	r1, r0
   142e0:	bne	142f0 <table_cell_from_buffer@@Base+0x234>
   142e4:	mvn	r0, #0
   142e8:	str	r0, [fp, #-28]	; 0xffffffe4
   142ec:	b	14328 <table_cell_from_buffer@@Base+0x26c>
   142f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   142f4:	movw	r1, #1
   142f8:	cmp	r1, r0
   142fc:	beq	1430c <table_cell_from_buffer@@Base+0x250>
   14300:	mvn	r0, #0
   14304:	str	r0, [fp, #-28]	; 0xffffffe4
   14308:	b	14324 <table_cell_from_buffer@@Base+0x268>
   1430c:	ldr	r0, [fp, #-12]
   14310:	ldr	r1, [fp, #-16]
   14314:	ldr	r2, [fp, #-20]	; 0xffffffec
   14318:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   1431c:	bl	1836c <table_set_uint8@@Base>
   14320:	str	r0, [sp, #96]	; 0x60
   14324:	b	14328 <table_cell_from_buffer@@Base+0x26c>
   14328:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1432c:	ldr	r0, [pc, #2436]	; 14cb8 <table_cell_from_buffer@@Base+0xbfc>
   14330:	add	r1, pc, r0
   14334:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14338:	sub	r2, fp, #62	; 0x3e
   1433c:	bl	12024 <__isoc99_sscanf@plt>
   14340:	str	r0, [fp, #-68]	; 0xffffffbc
   14344:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14348:	mvn	r1, #0
   1434c:	cmp	r1, r0
   14350:	bne	14360 <table_cell_from_buffer@@Base+0x2a4>
   14354:	mvn	r0, #0
   14358:	str	r0, [fp, #-28]	; 0xffffffe4
   1435c:	b	14398 <table_cell_from_buffer@@Base+0x2dc>
   14360:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14364:	movw	r1, #1
   14368:	cmp	r1, r0
   1436c:	beq	1437c <table_cell_from_buffer@@Base+0x2c0>
   14370:	mvn	r0, #0
   14374:	str	r0, [fp, #-28]	; 0xffffffe4
   14378:	b	14394 <table_cell_from_buffer@@Base+0x2d8>
   1437c:	ldr	r0, [fp, #-12]
   14380:	ldr	r1, [fp, #-16]
   14384:	ldr	r2, [fp, #-20]	; 0xffffffec
   14388:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   1438c:	bl	183ac <table_set_int16@@Base>
   14390:	str	r0, [sp, #92]	; 0x5c
   14394:	b	14398 <table_cell_from_buffer@@Base+0x2dc>
   14398:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1439c:	ldr	r0, [pc, #2320]	; 14cb4 <table_cell_from_buffer@@Base+0xbf8>
   143a0:	add	r1, pc, r0
   143a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143a8:	sub	r2, fp, #70	; 0x46
   143ac:	bl	12024 <__isoc99_sscanf@plt>
   143b0:	str	r0, [fp, #-76]	; 0xffffffb4
   143b4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   143b8:	mvn	r1, #0
   143bc:	cmp	r1, r0
   143c0:	bne	143d0 <table_cell_from_buffer@@Base+0x314>
   143c4:	mvn	r0, #0
   143c8:	str	r0, [fp, #-28]	; 0xffffffe4
   143cc:	b	14408 <table_cell_from_buffer@@Base+0x34c>
   143d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   143d4:	movw	r1, #1
   143d8:	cmp	r1, r0
   143dc:	beq	143ec <table_cell_from_buffer@@Base+0x330>
   143e0:	mvn	r0, #0
   143e4:	str	r0, [fp, #-28]	; 0xffffffe4
   143e8:	b	14404 <table_cell_from_buffer@@Base+0x348>
   143ec:	ldr	r0, [fp, #-12]
   143f0:	ldr	r1, [fp, #-16]
   143f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   143f8:	ldrh	r3, [fp, #-70]	; 0xffffffba
   143fc:	bl	183ec <table_set_uint16@@Base>
   14400:	str	r0, [sp, #88]	; 0x58
   14404:	b	14408 <table_cell_from_buffer@@Base+0x34c>
   14408:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1440c:	ldr	r0, [pc, #2204]	; 14cb0 <table_cell_from_buffer@@Base+0xbf4>
   14410:	add	r1, pc, r0
   14414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14418:	sub	r2, fp, #80	; 0x50
   1441c:	bl	12024 <__isoc99_sscanf@plt>
   14420:	str	r0, [fp, #-84]	; 0xffffffac
   14424:	ldr	r0, [fp, #-84]	; 0xffffffac
   14428:	mvn	r1, #0
   1442c:	cmp	r1, r0
   14430:	bne	14440 <table_cell_from_buffer@@Base+0x384>
   14434:	mvn	r0, #0
   14438:	str	r0, [fp, #-28]	; 0xffffffe4
   1443c:	b	14478 <table_cell_from_buffer@@Base+0x3bc>
   14440:	ldr	r0, [fp, #-84]	; 0xffffffac
   14444:	movw	r1, #1
   14448:	cmp	r1, r0
   1444c:	beq	1445c <table_cell_from_buffer@@Base+0x3a0>
   14450:	mvn	r0, #0
   14454:	str	r0, [fp, #-28]	; 0xffffffe4
   14458:	b	14474 <table_cell_from_buffer@@Base+0x3b8>
   1445c:	ldr	r0, [fp, #-12]
   14460:	ldr	r1, [fp, #-16]
   14464:	ldr	r2, [fp, #-20]	; 0xffffffec
   14468:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1446c:	bl	1842c <table_set_int32@@Base>
   14470:	str	r0, [sp, #84]	; 0x54
   14474:	b	14478 <table_cell_from_buffer@@Base+0x3bc>
   14478:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1447c:	ldr	r0, [pc, #2088]	; 14cac <table_cell_from_buffer@@Base+0xbf0>
   14480:	add	r1, pc, r0
   14484:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14488:	sub	r2, fp, #88	; 0x58
   1448c:	bl	12024 <__isoc99_sscanf@plt>
   14490:	str	r0, [fp, #-92]	; 0xffffffa4
   14494:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14498:	mvn	r1, #0
   1449c:	cmp	r1, r0
   144a0:	bne	144b0 <table_cell_from_buffer@@Base+0x3f4>
   144a4:	mvn	r0, #0
   144a8:	str	r0, [fp, #-28]	; 0xffffffe4
   144ac:	b	144e8 <table_cell_from_buffer@@Base+0x42c>
   144b0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   144b4:	movw	r1, #1
   144b8:	cmp	r1, r0
   144bc:	beq	144cc <table_cell_from_buffer@@Base+0x410>
   144c0:	mvn	r0, #0
   144c4:	str	r0, [fp, #-28]	; 0xffffffe4
   144c8:	b	144e4 <table_cell_from_buffer@@Base+0x428>
   144cc:	ldr	r0, [fp, #-12]
   144d0:	ldr	r1, [fp, #-16]
   144d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   144d8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   144dc:	bl	1846c <table_set_uint32@@Base>
   144e0:	str	r0, [sp, #80]	; 0x50
   144e4:	b	144e8 <table_cell_from_buffer@@Base+0x42c>
   144e8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   144ec:	ldr	r0, [pc, #1972]	; 14ca8 <table_cell_from_buffer@@Base+0xbec>
   144f0:	add	r1, pc, r0
   144f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   144f8:	sub	r2, fp, #104	; 0x68
   144fc:	bl	12024 <__isoc99_sscanf@plt>
   14500:	str	r0, [fp, #-108]	; 0xffffff94
   14504:	ldr	r0, [fp, #-108]	; 0xffffff94
   14508:	mvn	r1, #0
   1450c:	cmp	r1, r0
   14510:	bne	14520 <table_cell_from_buffer@@Base+0x464>
   14514:	mvn	r0, #0
   14518:	str	r0, [fp, #-28]	; 0xffffffe4
   1451c:	b	14568 <table_cell_from_buffer@@Base+0x4ac>
   14520:	ldr	r0, [fp, #-108]	; 0xffffff94
   14524:	movw	r1, #1
   14528:	cmp	r1, r0
   1452c:	beq	1453c <table_cell_from_buffer@@Base+0x480>
   14530:	mvn	r0, #0
   14534:	str	r0, [fp, #-28]	; 0xffffffe4
   14538:	b	14564 <table_cell_from_buffer@@Base+0x4a8>
   1453c:	ldr	r0, [fp, #-12]
   14540:	ldr	r1, [fp, #-16]
   14544:	ldr	r2, [fp, #-20]	; 0xffffffec
   14548:	ldr	r3, [fp, #-104]	; 0xffffff98
   1454c:	ldr	ip, [fp, #-100]	; 0xffffff9c
   14550:	mov	lr, sp
   14554:	str	ip, [lr, #4]
   14558:	str	r3, [lr]
   1455c:	bl	184ac <table_set_int64@@Base>
   14560:	str	r0, [sp, #76]	; 0x4c
   14564:	b	14568 <table_cell_from_buffer@@Base+0x4ac>
   14568:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1456c:	ldr	r0, [pc, #1840]	; 14ca4 <table_cell_from_buffer@@Base+0xbe8>
   14570:	add	r1, pc, r0
   14574:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14578:	sub	r2, fp, #120	; 0x78
   1457c:	bl	12024 <__isoc99_sscanf@plt>
   14580:	str	r0, [fp, #-124]	; 0xffffff84
   14584:	ldr	r0, [fp, #-124]	; 0xffffff84
   14588:	mvn	r1, #0
   1458c:	cmp	r1, r0
   14590:	bne	145a0 <table_cell_from_buffer@@Base+0x4e4>
   14594:	mvn	r0, #0
   14598:	str	r0, [fp, #-28]	; 0xffffffe4
   1459c:	b	145e8 <table_cell_from_buffer@@Base+0x52c>
   145a0:	ldr	r0, [fp, #-124]	; 0xffffff84
   145a4:	movw	r1, #1
   145a8:	cmp	r1, r0
   145ac:	beq	145bc <table_cell_from_buffer@@Base+0x500>
   145b0:	mvn	r0, #0
   145b4:	str	r0, [fp, #-28]	; 0xffffffe4
   145b8:	b	145e4 <table_cell_from_buffer@@Base+0x528>
   145bc:	ldr	r0, [fp, #-12]
   145c0:	ldr	r1, [fp, #-16]
   145c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   145c8:	ldr	r3, [fp, #-120]	; 0xffffff88
   145cc:	ldr	ip, [fp, #-116]	; 0xffffff8c
   145d0:	mov	lr, sp
   145d4:	str	ip, [lr, #4]
   145d8:	str	r3, [lr]
   145dc:	bl	184f8 <table_set_uint64@@Base>
   145e0:	str	r0, [sp, #72]	; 0x48
   145e4:	b	145e8 <table_cell_from_buffer@@Base+0x52c>
   145e8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   145ec:	ldr	r0, [pc, #1708]	; 14ca0 <table_cell_from_buffer@@Base+0xbe4>
   145f0:	add	r1, pc, r0
   145f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145f8:	sub	r2, fp, #126	; 0x7e
   145fc:	bl	12024 <__isoc99_sscanf@plt>
   14600:	str	r0, [fp, #-132]	; 0xffffff7c
   14604:	ldr	r0, [fp, #-132]	; 0xffffff7c
   14608:	mvn	r1, #0
   1460c:	cmp	r1, r0
   14610:	bne	14620 <table_cell_from_buffer@@Base+0x564>
   14614:	mvn	r0, #0
   14618:	str	r0, [fp, #-28]	; 0xffffffe4
   1461c:	b	14658 <table_cell_from_buffer@@Base+0x59c>
   14620:	ldr	r0, [fp, #-132]	; 0xffffff7c
   14624:	movw	r1, #1
   14628:	cmp	r1, r0
   1462c:	beq	1463c <table_cell_from_buffer@@Base+0x580>
   14630:	mvn	r0, #0
   14634:	str	r0, [fp, #-28]	; 0xffffffe4
   14638:	b	14654 <table_cell_from_buffer@@Base+0x598>
   1463c:	ldr	r0, [fp, #-12]
   14640:	ldr	r1, [fp, #-16]
   14644:	ldr	r2, [fp, #-20]	; 0xffffffec
   14648:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   1464c:	bl	18544 <table_set_short@@Base>
   14650:	str	r0, [sp, #68]	; 0x44
   14654:	b	14658 <table_cell_from_buffer@@Base+0x59c>
   14658:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1465c:	ldr	r0, [pc, #1592]	; 14c9c <table_cell_from_buffer@@Base+0xbe0>
   14660:	add	r1, pc, r0
   14664:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14668:	sub	r2, fp, #134	; 0x86
   1466c:	bl	12024 <__isoc99_sscanf@plt>
   14670:	str	r0, [fp, #-140]	; 0xffffff74
   14674:	ldr	r0, [fp, #-140]	; 0xffffff74
   14678:	mvn	r1, #0
   1467c:	cmp	r1, r0
   14680:	bne	14690 <table_cell_from_buffer@@Base+0x5d4>
   14684:	mvn	r0, #0
   14688:	str	r0, [fp, #-28]	; 0xffffffe4
   1468c:	b	146c8 <table_cell_from_buffer@@Base+0x60c>
   14690:	ldr	r0, [fp, #-140]	; 0xffffff74
   14694:	movw	r1, #1
   14698:	cmp	r1, r0
   1469c:	beq	146ac <table_cell_from_buffer@@Base+0x5f0>
   146a0:	mvn	r0, #0
   146a4:	str	r0, [fp, #-28]	; 0xffffffe4
   146a8:	b	146c4 <table_cell_from_buffer@@Base+0x608>
   146ac:	ldr	r0, [fp, #-12]
   146b0:	ldr	r1, [fp, #-16]
   146b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   146b8:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   146bc:	bl	18584 <table_set_ushort@@Base>
   146c0:	str	r0, [sp, #64]	; 0x40
   146c4:	b	146c8 <table_cell_from_buffer@@Base+0x60c>
   146c8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   146cc:	ldr	r0, [pc, #1476]	; 14c98 <table_cell_from_buffer@@Base+0xbdc>
   146d0:	add	r1, pc, r0
   146d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   146d8:	sub	r2, fp, #144	; 0x90
   146dc:	bl	12024 <__isoc99_sscanf@plt>
   146e0:	str	r0, [fp, #-148]	; 0xffffff6c
   146e4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   146e8:	mvn	r1, #0
   146ec:	cmp	r1, r0
   146f0:	bne	14700 <table_cell_from_buffer@@Base+0x644>
   146f4:	mvn	r0, #0
   146f8:	str	r0, [fp, #-28]	; 0xffffffe4
   146fc:	b	14738 <table_cell_from_buffer@@Base+0x67c>
   14700:	ldr	r0, [fp, #-148]	; 0xffffff6c
   14704:	movw	r1, #1
   14708:	cmp	r1, r0
   1470c:	beq	1471c <table_cell_from_buffer@@Base+0x660>
   14710:	mvn	r0, #0
   14714:	str	r0, [fp, #-28]	; 0xffffffe4
   14718:	b	14734 <table_cell_from_buffer@@Base+0x678>
   1471c:	ldr	r0, [fp, #-12]
   14720:	ldr	r1, [fp, #-16]
   14724:	ldr	r2, [fp, #-20]	; 0xffffffec
   14728:	ldr	r3, [fp, #-144]	; 0xffffff70
   1472c:	bl	185c4 <table_set_long@@Base>
   14730:	str	r0, [sp, #60]	; 0x3c
   14734:	b	14738 <table_cell_from_buffer@@Base+0x67c>
   14738:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1473c:	ldr	r0, [pc, #1360]	; 14c94 <table_cell_from_buffer@@Base+0xbd8>
   14740:	add	r1, pc, r0
   14744:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14748:	sub	r2, fp, #152	; 0x98
   1474c:	bl	12024 <__isoc99_sscanf@plt>
   14750:	str	r0, [fp, #-156]	; 0xffffff64
   14754:	ldr	r0, [fp, #-156]	; 0xffffff64
   14758:	mvn	r1, #0
   1475c:	cmp	r1, r0
   14760:	bne	14770 <table_cell_from_buffer@@Base+0x6b4>
   14764:	mvn	r0, #0
   14768:	str	r0, [fp, #-28]	; 0xffffffe4
   1476c:	b	147a8 <table_cell_from_buffer@@Base+0x6ec>
   14770:	ldr	r0, [fp, #-156]	; 0xffffff64
   14774:	movw	r1, #1
   14778:	cmp	r1, r0
   1477c:	beq	1478c <table_cell_from_buffer@@Base+0x6d0>
   14780:	mvn	r0, #0
   14784:	str	r0, [fp, #-28]	; 0xffffffe4
   14788:	b	147a4 <table_cell_from_buffer@@Base+0x6e8>
   1478c:	ldr	r0, [fp, #-12]
   14790:	ldr	r1, [fp, #-16]
   14794:	ldr	r2, [fp, #-20]	; 0xffffffec
   14798:	ldr	r3, [fp, #-152]	; 0xffffff68
   1479c:	bl	18604 <table_set_ulong@@Base>
   147a0:	str	r0, [sp, #56]	; 0x38
   147a4:	b	147a8 <table_cell_from_buffer@@Base+0x6ec>
   147a8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   147ac:	ldr	r0, [pc, #1244]	; 14c90 <table_cell_from_buffer@@Base+0xbd4>
   147b0:	add	r1, pc, r0
   147b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   147b8:	sub	r2, fp, #168	; 0xa8
   147bc:	bl	12024 <__isoc99_sscanf@plt>
   147c0:	str	r0, [fp, #-172]	; 0xffffff54
   147c4:	ldr	r0, [fp, #-172]	; 0xffffff54
   147c8:	mvn	r1, #0
   147cc:	cmp	r1, r0
   147d0:	bne	147e0 <table_cell_from_buffer@@Base+0x724>
   147d4:	mvn	r0, #0
   147d8:	str	r0, [fp, #-28]	; 0xffffffe4
   147dc:	b	14828 <table_cell_from_buffer@@Base+0x76c>
   147e0:	ldr	r0, [fp, #-172]	; 0xffffff54
   147e4:	movw	r1, #1
   147e8:	cmp	r1, r0
   147ec:	beq	147fc <table_cell_from_buffer@@Base+0x740>
   147f0:	mvn	r0, #0
   147f4:	str	r0, [fp, #-28]	; 0xffffffe4
   147f8:	b	14824 <table_cell_from_buffer@@Base+0x768>
   147fc:	ldr	r0, [fp, #-12]
   14800:	ldr	r1, [fp, #-16]
   14804:	ldr	r2, [fp, #-20]	; 0xffffffec
   14808:	ldr	r3, [fp, #-168]	; 0xffffff58
   1480c:	ldr	ip, [fp, #-164]	; 0xffffff5c
   14810:	mov	lr, sp
   14814:	str	ip, [lr, #4]
   14818:	str	r3, [lr]
   1481c:	bl	18644 <table_set_llong@@Base>
   14820:	str	r0, [sp, #52]	; 0x34
   14824:	b	14828 <table_cell_from_buffer@@Base+0x76c>
   14828:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1482c:	ldr	r0, [pc, #1112]	; 14c8c <table_cell_from_buffer@@Base+0xbd0>
   14830:	add	r1, pc, r0
   14834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14838:	sub	r2, fp, #184	; 0xb8
   1483c:	bl	12024 <__isoc99_sscanf@plt>
   14840:	str	r0, [fp, #-188]	; 0xffffff44
   14844:	ldr	r0, [fp, #-188]	; 0xffffff44
   14848:	mvn	r1, #0
   1484c:	cmp	r1, r0
   14850:	bne	14860 <table_cell_from_buffer@@Base+0x7a4>
   14854:	mvn	r0, #0
   14858:	str	r0, [fp, #-28]	; 0xffffffe4
   1485c:	b	148a8 <table_cell_from_buffer@@Base+0x7ec>
   14860:	ldr	r0, [fp, #-188]	; 0xffffff44
   14864:	movw	r1, #1
   14868:	cmp	r1, r0
   1486c:	beq	1487c <table_cell_from_buffer@@Base+0x7c0>
   14870:	mvn	r0, #0
   14874:	str	r0, [fp, #-28]	; 0xffffffe4
   14878:	b	148a4 <table_cell_from_buffer@@Base+0x7e8>
   1487c:	ldr	r0, [fp, #-12]
   14880:	ldr	r1, [fp, #-16]
   14884:	ldr	r2, [fp, #-20]	; 0xffffffec
   14888:	ldr	r3, [fp, #-184]	; 0xffffff48
   1488c:	ldr	ip, [fp, #-180]	; 0xffffff4c
   14890:	mov	lr, sp
   14894:	str	ip, [lr, #4]
   14898:	str	r3, [lr]
   1489c:	bl	18690 <table_set_ullong@@Base>
   148a0:	str	r0, [sp, #48]	; 0x30
   148a4:	b	148a8 <table_cell_from_buffer@@Base+0x7ec>
   148a8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   148ac:	ldr	r0, [pc, #980]	; 14c88 <table_cell_from_buffer@@Base+0xbcc>
   148b0:	add	r1, pc, r0
   148b4:	add	r2, sp, #188	; 0xbc
   148b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148bc:	bl	12024 <__isoc99_sscanf@plt>
   148c0:	str	r0, [sp, #184]	; 0xb8
   148c4:	ldr	r0, [sp, #184]	; 0xb8
   148c8:	mvn	r1, #0
   148cc:	cmp	r1, r0
   148d0:	bne	148e0 <table_cell_from_buffer@@Base+0x824>
   148d4:	mvn	r0, #0
   148d8:	str	r0, [fp, #-28]	; 0xffffffe4
   148dc:	b	14918 <table_cell_from_buffer@@Base+0x85c>
   148e0:	ldr	r0, [sp, #184]	; 0xb8
   148e4:	movw	r1, #1
   148e8:	cmp	r1, r0
   148ec:	beq	148fc <table_cell_from_buffer@@Base+0x840>
   148f0:	mvn	r0, #0
   148f4:	str	r0, [fp, #-28]	; 0xffffffe4
   148f8:	b	14914 <table_cell_from_buffer@@Base+0x858>
   148fc:	add	r3, sp, #188	; 0xbc
   14900:	ldr	r0, [fp, #-12]
   14904:	ldr	r1, [fp, #-16]
   14908:	ldr	r2, [fp, #-20]	; 0xffffffec
   1490c:	bl	1879c <table_set_string@@Base>
   14910:	str	r0, [sp, #44]	; 0x2c
   14914:	b	14918 <table_cell_from_buffer@@Base+0x85c>
   14918:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1491c:	ldr	r0, [pc, #864]	; 14c84 <table_cell_from_buffer@@Base+0xbc8>
   14920:	add	r1, pc, r0
   14924:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14928:	add	r2, sp, #180	; 0xb4
   1492c:	bl	12024 <__isoc99_sscanf@plt>
   14930:	str	r0, [sp, #176]	; 0xb0
   14934:	ldr	r0, [sp, #176]	; 0xb0
   14938:	mvn	r1, #0
   1493c:	cmp	r1, r0
   14940:	bne	14950 <table_cell_from_buffer@@Base+0x894>
   14944:	mvn	r0, #0
   14948:	str	r0, [fp, #-28]	; 0xffffffe4
   1494c:	b	14988 <table_cell_from_buffer@@Base+0x8cc>
   14950:	ldr	r0, [sp, #176]	; 0xb0
   14954:	movw	r1, #1
   14958:	cmp	r1, r0
   1495c:	beq	1496c <table_cell_from_buffer@@Base+0x8b0>
   14960:	mvn	r0, #0
   14964:	str	r0, [fp, #-28]	; 0xffffffe4
   14968:	b	14984 <table_cell_from_buffer@@Base+0x8c8>
   1496c:	ldr	r0, [fp, #-12]
   14970:	ldr	r1, [fp, #-16]
   14974:	ldr	r2, [fp, #-20]	; 0xffffffec
   14978:	vldr	s0, [sp, #180]	; 0xb4
   1497c:	bl	186dc <table_set_float@@Base>
   14980:	str	r0, [sp, #40]	; 0x28
   14984:	b	14988 <table_cell_from_buffer@@Base+0x8cc>
   14988:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   1498c:	ldr	r0, [pc, #748]	; 14c80 <table_cell_from_buffer@@Base+0xbc4>
   14990:	add	r1, pc, r0
   14994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14998:	add	r2, sp, #168	; 0xa8
   1499c:	bl	12024 <__isoc99_sscanf@plt>
   149a0:	str	r0, [sp, #164]	; 0xa4
   149a4:	ldr	r0, [sp, #164]	; 0xa4
   149a8:	mvn	r1, #0
   149ac:	cmp	r1, r0
   149b0:	bne	149c0 <table_cell_from_buffer@@Base+0x904>
   149b4:	mvn	r0, #0
   149b8:	str	r0, [fp, #-28]	; 0xffffffe4
   149bc:	b	149f8 <table_cell_from_buffer@@Base+0x93c>
   149c0:	ldr	r0, [sp, #164]	; 0xa4
   149c4:	movw	r1, #1
   149c8:	cmp	r1, r0
   149cc:	beq	149dc <table_cell_from_buffer@@Base+0x920>
   149d0:	mvn	r0, #0
   149d4:	str	r0, [fp, #-28]	; 0xffffffe4
   149d8:	b	149f4 <table_cell_from_buffer@@Base+0x938>
   149dc:	ldr	r0, [fp, #-12]
   149e0:	ldr	r1, [fp, #-16]
   149e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   149e8:	vldr	d0, [sp, #168]	; 0xa8
   149ec:	bl	1871c <table_set_double@@Base>
   149f0:	str	r0, [sp, #36]	; 0x24
   149f4:	b	149f8 <table_cell_from_buffer@@Base+0x93c>
   149f8:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   149fc:	ldr	r0, [pc, #632]	; 14c7c <table_cell_from_buffer@@Base+0xbc0>
   14a00:	add	r1, pc, r0
   14a04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a08:	add	r2, sp, #152	; 0x98
   14a0c:	bl	12024 <__isoc99_sscanf@plt>
   14a10:	str	r0, [sp, #148]	; 0x94
   14a14:	ldr	r0, [sp, #148]	; 0x94
   14a18:	mvn	r1, #0
   14a1c:	cmp	r1, r0
   14a20:	bne	14a30 <table_cell_from_buffer@@Base+0x974>
   14a24:	mvn	r0, #0
   14a28:	str	r0, [fp, #-28]	; 0xffffffe4
   14a2c:	b	14a68 <table_cell_from_buffer@@Base+0x9ac>
   14a30:	ldr	r0, [sp, #148]	; 0x94
   14a34:	movw	r1, #1
   14a38:	cmp	r1, r0
   14a3c:	beq	14a4c <table_cell_from_buffer@@Base+0x990>
   14a40:	mvn	r0, #0
   14a44:	str	r0, [fp, #-28]	; 0xffffffe4
   14a48:	b	14a64 <table_cell_from_buffer@@Base+0x9a8>
   14a4c:	ldr	r0, [fp, #-12]
   14a50:	ldr	r1, [fp, #-16]
   14a54:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a58:	vldr	d0, [sp, #152]	; 0x98
   14a5c:	bl	1875c <table_set_ldouble@@Base>
   14a60:	str	r0, [sp, #32]
   14a64:	b	14a68 <table_cell_from_buffer@@Base+0x9ac>
   14a68:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   14a6c:	ldr	r0, [pc, #516]	; 14c78 <table_cell_from_buffer@@Base+0xbbc>
   14a70:	add	r1, pc, r0
   14a74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a78:	add	r2, sp, #144	; 0x90
   14a7c:	bl	12024 <__isoc99_sscanf@plt>
   14a80:	str	r0, [sp, #140]	; 0x8c
   14a84:	ldr	r0, [sp, #140]	; 0x8c
   14a88:	mvn	r1, #0
   14a8c:	cmp	r1, r0
   14a90:	bne	14aa0 <table_cell_from_buffer@@Base+0x9e4>
   14a94:	mvn	r0, #0
   14a98:	str	r0, [fp, #-28]	; 0xffffffe4
   14a9c:	b	14b0c <table_cell_from_buffer@@Base+0xa50>
   14aa0:	ldr	r0, [sp, #140]	; 0x8c
   14aa4:	movw	r1, #1
   14aa8:	cmp	r1, r0
   14aac:	beq	14abc <table_cell_from_buffer@@Base+0xa00>
   14ab0:	mvn	r0, #0
   14ab4:	str	r0, [fp, #-28]	; 0xffffffe4
   14ab8:	b	14b08 <table_cell_from_buffer@@Base+0xa4c>
   14abc:	ldr	r0, [sp, #144]	; 0x90
   14ac0:	cmp	r0, #0
   14ac4:	beq	14ae8 <table_cell_from_buffer@@Base+0xa2c>
   14ac8:	ldr	r0, [fp, #-12]
   14acc:	ldr	r1, [fp, #-16]
   14ad0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14ad4:	movw	r3, #1
   14ad8:	and	r3, r3, #1
   14adc:	bl	18268 <table_set_bool@@Base>
   14ae0:	str	r0, [sp, #28]
   14ae4:	b	14b04 <table_cell_from_buffer@@Base+0xa48>
   14ae8:	ldr	r0, [fp, #-12]
   14aec:	ldr	r1, [fp, #-16]
   14af0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14af4:	movw	r3, #0
   14af8:	and	r3, r3, #1
   14afc:	bl	18268 <table_set_bool@@Base>
   14b00:	str	r0, [sp, #24]
   14b04:	b	14b08 <table_cell_from_buffer@@Base+0xa4c>
   14b08:	b	14b0c <table_cell_from_buffer@@Base+0xa50>
   14b0c:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   14b10:	ldr	r0, [pc, #348]	; 14c74 <table_cell_from_buffer@@Base+0xbb8>
   14b14:	add	r1, pc, r0
   14b18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b1c:	add	r2, sp, #139	; 0x8b
   14b20:	bl	12024 <__isoc99_sscanf@plt>
   14b24:	str	r0, [sp, #132]	; 0x84
   14b28:	ldr	r0, [sp, #132]	; 0x84
   14b2c:	mvn	r1, #0
   14b30:	cmp	r1, r0
   14b34:	bne	14b44 <table_cell_from_buffer@@Base+0xa88>
   14b38:	mvn	r0, #0
   14b3c:	str	r0, [fp, #-28]	; 0xffffffe4
   14b40:	b	14b7c <table_cell_from_buffer@@Base+0xac0>
   14b44:	ldr	r0, [sp, #132]	; 0x84
   14b48:	movw	r1, #1
   14b4c:	cmp	r1, r0
   14b50:	beq	14b60 <table_cell_from_buffer@@Base+0xaa4>
   14b54:	mvn	r0, #0
   14b58:	str	r0, [fp, #-28]	; 0xffffffe4
   14b5c:	b	14b78 <table_cell_from_buffer@@Base+0xabc>
   14b60:	ldr	r0, [fp, #-12]
   14b64:	ldr	r1, [fp, #-16]
   14b68:	ldr	r2, [fp, #-20]	; 0xffffffec
   14b6c:	ldrb	r3, [sp, #139]	; 0x8b
   14b70:	bl	187dc <table_set_char@@Base>
   14b74:	str	r0, [sp, #20]
   14b78:	b	14b7c <table_cell_from_buffer@@Base+0xac0>
   14b7c:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   14b80:	ldr	r0, [pc, #232]	; 14c70 <table_cell_from_buffer@@Base+0xbb4>
   14b84:	add	r1, pc, r0
   14b88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b8c:	add	r2, sp, #131	; 0x83
   14b90:	bl	12024 <__isoc99_sscanf@plt>
   14b94:	str	r0, [sp, #124]	; 0x7c
   14b98:	ldr	r0, [sp, #124]	; 0x7c
   14b9c:	mvn	r1, #0
   14ba0:	cmp	r1, r0
   14ba4:	bne	14bb4 <table_cell_from_buffer@@Base+0xaf8>
   14ba8:	mvn	r0, #0
   14bac:	str	r0, [fp, #-28]	; 0xffffffe4
   14bb0:	b	14bec <table_cell_from_buffer@@Base+0xb30>
   14bb4:	ldr	r0, [sp, #124]	; 0x7c
   14bb8:	movw	r1, #1
   14bbc:	cmp	r1, r0
   14bc0:	beq	14bd0 <table_cell_from_buffer@@Base+0xb14>
   14bc4:	mvn	r0, #0
   14bc8:	str	r0, [fp, #-28]	; 0xffffffe4
   14bcc:	b	14be8 <table_cell_from_buffer@@Base+0xb2c>
   14bd0:	ldr	r0, [fp, #-12]
   14bd4:	ldr	r1, [fp, #-16]
   14bd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14bdc:	ldrb	r3, [sp, #131]	; 0x83
   14be0:	bl	1881c <table_set_uchar@@Base>
   14be4:	str	r0, [sp, #16]
   14be8:	b	14bec <table_cell_from_buffer@@Base+0xb30>
   14bec:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   14bf0:	ldr	r0, [pc, #116]	; 14c6c <table_cell_from_buffer@@Base+0xbb0>
   14bf4:	add	r1, pc, r0
   14bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14bfc:	add	r2, sp, #120	; 0x78
   14c00:	bl	12024 <__isoc99_sscanf@plt>
   14c04:	str	r0, [sp, #116]	; 0x74
   14c08:	ldr	r0, [sp, #116]	; 0x74
   14c0c:	mvn	r1, #0
   14c10:	cmp	r1, r0
   14c14:	bne	14c24 <table_cell_from_buffer@@Base+0xb68>
   14c18:	mvn	r0, #0
   14c1c:	str	r0, [fp, #-28]	; 0xffffffe4
   14c20:	b	14c5c <table_cell_from_buffer@@Base+0xba0>
   14c24:	ldr	r0, [sp, #116]	; 0x74
   14c28:	movw	r1, #1
   14c2c:	cmp	r1, r0
   14c30:	beq	14c40 <table_cell_from_buffer@@Base+0xb84>
   14c34:	mvn	r0, #0
   14c38:	str	r0, [fp, #-28]	; 0xffffffe4
   14c3c:	b	14c58 <table_cell_from_buffer@@Base+0xb9c>
   14c40:	ldr	r0, [fp, #-12]
   14c44:	ldr	r1, [fp, #-16]
   14c48:	ldr	r2, [fp, #-20]	; 0xffffffec
   14c4c:	ldr	r3, [sp, #120]	; 0x78
   14c50:	bl	1885c <table_set_ptr@@Base>
   14c54:	str	r0, [sp, #12]
   14c58:	b	14c5c <table_cell_from_buffer@@Base+0xba0>
   14c5c:	b	14c60 <table_cell_from_buffer@@Base+0xba4>
   14c60:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14c64:	sub	sp, fp, #8
   14c68:	pop	{r4, r5, fp, pc}
   14c6c:	andeq	r4, r0, r6, lsl r5
   14c70:	andeq	r4, r0, r3, lsl #11
   14c74:	strdeq	r4, [r0], -r3
   14c78:	andeq	r4, r0, ip, asr #11
   14c7c:	andeq	r4, r0, r3, lsl #14
   14c80:	andeq	r4, r0, pc, ror #14
   14c84:	ldrdeq	r4, [r0], -ip
   14c88:	andeq	r4, r0, r9, asr #16
   14c8c:			; <UNDEFINED> instruction: 0x000048b4
   14c90:	andeq	r4, r0, pc, lsr #18
   14c94:			; <UNDEFINED> instruction: 0x000049b5
   14c98:	andeq	r4, r0, r1, lsr #20
   14c9c:	andeq	r4, r0, sp, lsl #21
   14ca0:	strdeq	r4, [r0], -r9
   14ca4:	andeq	r4, r0, r4, ror fp
   14ca8:	andeq	r4, r0, pc, ror #23
   14cac:	andeq	r4, r0, ip, asr ip
   14cb0:	andeq	r4, r0, ip, lsr #24
   14cb4:	andeq	r4, r0, sp, asr #26
   14cb8:			; <UNDEFINED> instruction: 0x00004db9
   14cbc:	andeq	r4, r0, r2, asr lr
   14cc0:			; <UNDEFINED> instruction: 0x00004ebd
   14cc4:	strdeq	r4, [r0], -ip
   14cc8:	andeq	r4, r0, ip, asr #29

00014ccc <table_cell_nullify@@Base>:
   14ccc:	push	{fp, lr}
   14cd0:	mov	fp, sp
   14cd4:	sub	sp, sp, #16
   14cd8:	str	r0, [fp, #-4]
   14cdc:	str	r1, [sp, #8]
   14ce0:	str	r2, [sp, #4]
   14ce4:	ldr	r0, [fp, #-4]
   14ce8:	ldr	r1, [sp, #8]
   14cec:	ldr	r2, [sp, #4]
   14cf0:	bl	136dc <table_get_cell_ptr@@Base>
   14cf4:	str	r0, [sp]
   14cf8:	ldr	r0, [sp]
   14cfc:	ldr	r0, [r0]
   14d00:	movw	r1, #0
   14d04:	cmp	r0, r1
   14d08:	beq	14d24 <table_cell_nullify@@Base+0x58>
   14d0c:	ldr	r0, [sp]
   14d10:	ldr	r0, [r0]
   14d14:	bl	11fa0 <free@plt>
   14d18:	ldr	r0, [sp]
   14d1c:	movw	lr, #0
   14d20:	str	lr, [r0]
   14d24:	movw	r0, #0
   14d28:	mov	sp, fp
   14d2c:	pop	{fp, pc}

00014d30 <table_column_init@@Base>:
   14d30:	push	{fp, lr}
   14d34:	mov	fp, sp
   14d38:	sub	sp, sp, #32
   14d3c:	ldr	ip, [fp, #8]
   14d40:	str	r0, [fp, #-4]
   14d44:	str	r1, [fp, #-8]
   14d48:	str	r2, [fp, #-12]
   14d4c:	str	r3, [sp, #16]
   14d50:	ldr	r0, [fp, #-4]
   14d54:	ldr	r1, [fp, #-8]
   14d58:	str	ip, [sp, #8]
   14d5c:	bl	14dc4 <table_get_col_ptr@@Base>
   14d60:	str	r0, [sp, #12]
   14d64:	ldr	r0, [fp, #-12]
   14d68:	bl	12000 <strlen@plt>
   14d6c:	add	r0, r0, #1
   14d70:	bl	11fdc <malloc@plt>
   14d74:	ldr	r1, [sp, #12]
   14d78:	str	r0, [r1]
   14d7c:	ldr	r0, [sp, #12]
   14d80:	ldr	r0, [r0]
   14d84:	movw	r1, #0
   14d88:	cmp	r0, r1
   14d8c:	beq	14da4 <table_column_init@@Base+0x74>
   14d90:	ldr	r0, [sp, #12]
   14d94:	ldr	r0, [r0]
   14d98:	ldr	r1, [fp, #-12]
   14d9c:	bl	11fc4 <strcpy@plt>
   14da0:	str	r0, [sp, #4]
   14da4:	ldr	r0, [sp, #16]
   14da8:	ldr	r1, [sp, #12]
   14dac:	str	r0, [r1, #4]
   14db0:	ldr	r0, [fp, #8]
   14db4:	ldr	r1, [sp, #12]
   14db8:	str	r0, [r1, #8]
   14dbc:	mov	sp, fp
   14dc0:	pop	{fp, pc}

00014dc4 <table_get_col_ptr@@Base>:
   14dc4:	sub	sp, sp, #8
   14dc8:	str	r0, [sp, #4]
   14dcc:	str	r1, [sp]
   14dd0:	ldr	r0, [sp, #4]
   14dd4:	ldr	r0, [r0]
   14dd8:	ldr	r1, [sp]
   14ddc:	movw	r2, #12
   14de0:	mul	r1, r1, r2
   14de4:	add	r0, r0, r1
   14de8:	add	sp, sp, #8
   14dec:	bx	lr

00014df0 <table_column_destroy@@Base>:
   14df0:	push	{fp, lr}
   14df4:	mov	fp, sp
   14df8:	sub	sp, sp, #16
   14dfc:	str	r0, [fp, #-4]
   14e00:	str	r1, [sp, #8]
   14e04:	ldr	r0, [fp, #-4]
   14e08:	ldr	r1, [sp, #8]
   14e0c:	bl	14dc4 <table_get_col_ptr@@Base>
   14e10:	str	r0, [sp, #4]
   14e14:	ldr	r0, [sp, #4]
   14e18:	ldr	r0, [r0]
   14e1c:	movw	r1, #0
   14e20:	cmp	r0, r1
   14e24:	beq	14e34 <table_column_destroy@@Base+0x44>
   14e28:	ldr	r0, [sp, #4]
   14e2c:	ldr	r0, [r0]
   14e30:	bl	11fa0 <free@plt>
   14e34:	mov	sp, fp
   14e38:	pop	{fp, pc}

00014e3c <table_get_column_length@@Base>:
   14e3c:	sub	sp, sp, #4
   14e40:	str	r0, [sp]
   14e44:	ldr	r0, [sp]
   14e48:	ldr	r0, [r0, #4]
   14e4c:	add	sp, sp, #4
   14e50:	bx	lr

00014e54 <table_get_column@@Base>:
   14e54:	push	{fp, lr}
   14e58:	mov	fp, sp
   14e5c:	sub	sp, sp, #24
   14e60:	str	r0, [fp, #-4]
   14e64:	str	r1, [fp, #-8]
   14e68:	ldr	r0, [fp, #-4]
   14e6c:	bl	14e3c <table_get_column_length@@Base>
   14e70:	str	r0, [sp, #8]
   14e74:	movw	r0, #0
   14e78:	str	r0, [sp, #12]
   14e7c:	ldr	r0, [sp, #12]
   14e80:	ldr	r1, [sp, #8]
   14e84:	cmp	r0, r1
   14e88:	bge	14ec0 <table_get_column@@Base+0x6c>
   14e8c:	ldr	r0, [fp, #-4]
   14e90:	ldr	r1, [sp, #12]
   14e94:	bl	14ef0 <table_get_column_name@@Base>
   14e98:	ldr	r1, [fp, #-8]
   14e9c:	bl	11f88 <strcmp@plt>
   14ea0:	cmp	r0, #0
   14ea4:	bne	14eac <table_get_column@@Base+0x58>
   14ea8:	b	14ec0 <table_get_column@@Base+0x6c>
   14eac:	b	14eb0 <table_get_column@@Base+0x5c>
   14eb0:	ldr	r0, [sp, #12]
   14eb4:	add	r0, r0, #1
   14eb8:	str	r0, [sp, #12]
   14ebc:	b	14e7c <table_get_column@@Base+0x28>
   14ec0:	ldr	r0, [sp, #12]
   14ec4:	ldr	r1, [sp, #8]
   14ec8:	cmp	r0, r1
   14ecc:	bne	14edc <table_get_column@@Base+0x88>
   14ed0:	mvn	r0, #0
   14ed4:	str	r0, [sp, #4]
   14ed8:	b	14ee4 <table_get_column@@Base+0x90>
   14edc:	ldr	r0, [sp, #12]
   14ee0:	str	r0, [sp, #4]
   14ee4:	ldr	r0, [sp, #4]
   14ee8:	mov	sp, fp
   14eec:	pop	{fp, pc}

00014ef0 <table_get_column_name@@Base>:
   14ef0:	push	{fp, lr}
   14ef4:	mov	fp, sp
   14ef8:	sub	sp, sp, #16
   14efc:	str	r0, [fp, #-4]
   14f00:	str	r1, [sp, #8]
   14f04:	ldr	r0, [fp, #-4]
   14f08:	ldr	r1, [sp, #8]
   14f0c:	bl	14dc4 <table_get_col_ptr@@Base>
   14f10:	str	r0, [sp, #4]
   14f14:	ldr	r0, [sp, #4]
   14f18:	ldr	r0, [r0]
   14f1c:	mov	sp, fp
   14f20:	pop	{fp, pc}

00014f24 <table_get_column_data_type@@Base>:
   14f24:	push	{fp, lr}
   14f28:	mov	fp, sp
   14f2c:	sub	sp, sp, #16
   14f30:	str	r0, [fp, #-4]
   14f34:	str	r1, [sp, #8]
   14f38:	ldr	r0, [fp, #-4]
   14f3c:	ldr	r1, [sp, #8]
   14f40:	bl	14dc4 <table_get_col_ptr@@Base>
   14f44:	str	r0, [sp, #4]
   14f48:	ldr	r0, [sp, #4]
   14f4c:	ldr	r0, [r0, #4]
   14f50:	mov	sp, fp
   14f54:	pop	{fp, pc}

00014f58 <table_add_column@@Base>:
   14f58:	push	{fp, lr}
   14f5c:	mov	fp, sp
   14f60:	sub	sp, sp, #32
   14f64:	str	r0, [fp, #-4]
   14f68:	str	r1, [fp, #-8]
   14f6c:	str	r2, [fp, #-12]
   14f70:	ldr	r0, [fp, #-4]
   14f74:	bl	14e3c <table_get_column_length@@Base>
   14f78:	mov	r1, r0
   14f7c:	ldr	r2, [fp, #-4]
   14f80:	ldr	r2, [r2, #8]
   14f84:	udiv	lr, r0, r2
   14f88:	mls	r0, lr, r2, r0
   14f8c:	cmp	r0, #0
   14f90:	str	r1, [sp, #16]
   14f94:	bne	14fa0 <table_add_column@@Base+0x48>
   14f98:	ldr	r0, [fp, #-4]
   14f9c:	bl	15000 <table_add_column@@Base+0xa8>
   14fa0:	ldr	r0, [fp, #-4]
   14fa4:	ldr	r1, [fp, #-8]
   14fa8:	ldr	r2, [fp, #-12]
   14fac:	bl	150b8 <table_add_column@@Base+0x160>
   14fb0:	ldr	r1, [fp, #-4]
   14fb4:	ldr	r2, [fp, #-4]
   14fb8:	str	r0, [sp, #12]
   14fbc:	mov	r0, r2
   14fc0:	str	r1, [sp, #8]
   14fc4:	bl	14e3c <table_get_column_length@@Base>
   14fc8:	ldr	r1, [sp, #8]
   14fcc:	str	r0, [sp, #4]
   14fd0:	mov	r0, r1
   14fd4:	mvn	r1, #0
   14fd8:	ldr	r2, [sp, #4]
   14fdc:	movw	r3, #8
   14fe0:	bl	135d8 <table_notify@@Base>
   14fe4:	ldr	r0, [fp, #-4]
   14fe8:	ldr	r1, [r0, #4]
   14fec:	add	r2, r1, #1
   14ff0:	str	r2, [r0, #4]
   14ff4:	mov	r0, r1
   14ff8:	mov	sp, fp
   14ffc:	pop	{fp, pc}
   15000:	push	{fp, lr}
   15004:	mov	fp, sp
   15008:	sub	sp, sp, #16
   1500c:	str	r0, [fp, #-4]
   15010:	ldr	r0, [fp, #-4]
   15014:	ldr	r0, [r0, #8]
   15018:	ldr	r1, [fp, #-4]
   1501c:	ldr	r2, [r1, #12]
   15020:	add	r0, r2, r0
   15024:	str	r0, [r1, #12]
   15028:	ldr	r0, [fp, #-4]
   1502c:	ldr	r0, [r0]
   15030:	ldr	r1, [fp, #-4]
   15034:	ldr	r1, [r1, #12]
   15038:	movw	r2, #12
   1503c:	mul	r1, r1, r2
   15040:	bl	11fb8 <realloc@plt>
   15044:	ldr	r1, [fp, #-4]
   15048:	str	r0, [r1]
   1504c:	ldr	r0, [fp, #-4]
   15050:	bl	17154 <table_get_row_length@@Base>
   15054:	str	r0, [sp, #8]
   15058:	movw	r0, #0
   1505c:	str	r0, [sp, #4]
   15060:	ldr	r0, [sp, #4]
   15064:	ldr	r1, [sp, #8]
   15068:	cmp	r0, r1
   1506c:	bge	150b0 <table_add_column@@Base+0x158>
   15070:	ldr	r0, [fp, #-4]
   15074:	ldr	r1, [sp, #4]
   15078:	bl	170a0 <table_get_row_ptr@@Base>
   1507c:	str	r0, [sp]
   15080:	ldr	r0, [sp]
   15084:	ldr	r0, [r0]
   15088:	ldr	r1, [fp, #-4]
   1508c:	ldr	r1, [r1, #12]
   15090:	lsl	r1, r1, #2
   15094:	bl	11fb8 <realloc@plt>
   15098:	ldr	r1, [sp]
   1509c:	str	r0, [r1]
   150a0:	ldr	r0, [sp, #4]
   150a4:	add	r0, r0, #1
   150a8:	str	r0, [sp, #4]
   150ac:	b	15060 <table_add_column@@Base+0x108>
   150b0:	mov	sp, fp
   150b4:	pop	{fp, pc}
   150b8:	push	{fp, lr}
   150bc:	mov	fp, sp
   150c0:	sub	sp, sp, #48	; 0x30
   150c4:	str	r0, [fp, #-4]
   150c8:	str	r1, [fp, #-8]
   150cc:	str	r2, [fp, #-12]
   150d0:	ldr	r0, [fp, #-4]
   150d4:	bl	17154 <table_get_row_length@@Base>
   150d8:	str	r0, [fp, #-16]
   150dc:	ldr	r0, [fp, #-4]
   150e0:	bl	14e3c <table_get_column_length@@Base>
   150e4:	str	r0, [fp, #-20]	; 0xffffffec
   150e8:	ldr	r0, [fp, #-4]
   150ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   150f0:	ldr	r2, [fp, #-8]
   150f4:	ldr	r3, [fp, #-12]
   150f8:	ldr	lr, [fp, #-12]
   150fc:	str	r0, [sp, #20]
   15100:	mov	r0, lr
   15104:	str	r3, [sp, #16]
   15108:	str	r1, [sp, #12]
   1510c:	str	r2, [sp, #8]
   15110:	bl	16894 <table_get_default_compare_function_for_data_type@@Base>
   15114:	ldr	r1, [sp, #20]
   15118:	str	r0, [sp, #4]
   1511c:	mov	r0, r1
   15120:	ldr	r1, [sp, #12]
   15124:	ldr	r2, [sp, #8]
   15128:	ldr	r3, [sp, #16]
   1512c:	ldr	lr, [sp, #4]
   15130:	str	lr, [sp]
   15134:	bl	14d30 <table_column_init@@Base>
   15138:	movw	r0, #0
   1513c:	str	r0, [sp, #24]
   15140:	ldr	r0, [sp, #24]
   15144:	ldr	r1, [fp, #-16]
   15148:	cmp	r0, r1
   1514c:	bge	15170 <table_add_column@@Base+0x218>
   15150:	ldr	r0, [fp, #-4]
   15154:	ldr	r1, [sp, #24]
   15158:	ldr	r2, [fp, #-20]	; 0xffffffec
   1515c:	bl	1369c <table_cell_init@@Base>
   15160:	ldr	r0, [sp, #24]
   15164:	add	r0, r0, #1
   15168:	str	r0, [sp, #24]
   1516c:	b	15140 <table_add_column@@Base+0x1e8>
   15170:	movw	r0, #0
   15174:	mov	sp, fp
   15178:	pop	{fp, pc}

0001517c <table_remove_column@@Base>:
   1517c:	push	{fp, lr}
   15180:	mov	fp, sp
   15184:	sub	sp, sp, #16
   15188:	str	r0, [fp, #-4]
   1518c:	str	r1, [sp, #8]
   15190:	ldr	r0, [fp, #-4]
   15194:	ldr	r1, [sp, #8]
   15198:	bl	15204 <table_remove_column@@Base+0x88>
   1519c:	ldr	r1, [fp, #-4]
   151a0:	ldr	lr, [r1, #4]
   151a4:	sub	lr, lr, #1
   151a8:	str	lr, [r1, #4]
   151ac:	ldr	r1, [fp, #-4]
   151b0:	str	r0, [sp, #4]
   151b4:	mov	r0, r1
   151b8:	bl	14e3c <table_get_column_length@@Base>
   151bc:	mov	r1, r0
   151c0:	ldr	lr, [fp, #-4]
   151c4:	ldr	lr, [lr, #8]
   151c8:	udiv	r2, r0, lr
   151cc:	mls	r0, r2, lr, r0
   151d0:	cmp	r0, #0
   151d4:	str	r1, [sp]
   151d8:	bne	151e4 <table_remove_column@@Base+0x68>
   151dc:	ldr	r0, [fp, #-4]
   151e0:	bl	1534c <table_remove_column@@Base+0x1d0>
   151e4:	ldr	r0, [fp, #-4]
   151e8:	ldr	r2, [sp, #8]
   151ec:	mvn	r1, #0
   151f0:	movw	r3, #16
   151f4:	bl	135d8 <table_notify@@Base>
   151f8:	movw	r0, #0
   151fc:	mov	sp, fp
   15200:	pop	{fp, pc}
   15204:	push	{fp, lr}
   15208:	mov	fp, sp
   1520c:	sub	sp, sp, #32
   15210:	str	r0, [fp, #-4]
   15214:	str	r1, [fp, #-8]
   15218:	ldr	r0, [fp, #-4]
   1521c:	ldr	r1, [fp, #-8]
   15220:	bl	14df0 <table_column_destroy@@Base>
   15224:	ldr	r0, [fp, #-4]
   15228:	bl	14e3c <table_get_column_length@@Base>
   1522c:	str	r0, [fp, #-12]
   15230:	ldr	r0, [fp, #-8]
   15234:	str	r0, [sp, #16]
   15238:	ldr	r0, [sp, #16]
   1523c:	ldr	r1, [fp, #-12]
   15240:	sub	r1, r1, #1
   15244:	cmp	r0, r1
   15248:	bge	152a0 <table_remove_column@@Base+0x124>
   1524c:	ldr	r0, [fp, #-4]
   15250:	ldr	r0, [r0]
   15254:	ldr	r1, [sp, #16]
   15258:	movw	r2, #12
   1525c:	mul	r1, r1, r2
   15260:	add	r0, r0, r1
   15264:	ldr	r1, [fp, #-4]
   15268:	ldr	r1, [r1]
   1526c:	ldr	r3, [sp, #16]
   15270:	mul	r2, r3, r2
   15274:	add	r1, r1, r2
   15278:	ldr	r2, [r1, #12]
   1527c:	str	r2, [r0]
   15280:	ldr	r2, [r1, #16]
   15284:	str	r2, [r0, #4]
   15288:	ldr	r1, [r1, #20]
   1528c:	str	r1, [r0, #8]
   15290:	ldr	r0, [sp, #16]
   15294:	add	r0, r0, #1
   15298:	str	r0, [sp, #16]
   1529c:	b	15238 <table_remove_column@@Base+0xbc>
   152a0:	ldr	r0, [fp, #-4]
   152a4:	bl	17154 <table_get_row_length@@Base>
   152a8:	str	r0, [sp, #12]
   152ac:	movw	r0, #0
   152b0:	str	r0, [sp, #8]
   152b4:	ldr	r0, [sp, #8]
   152b8:	ldr	r1, [sp, #12]
   152bc:	cmp	r0, r1
   152c0:	bge	15340 <table_remove_column@@Base+0x1c4>
   152c4:	ldr	r0, [fp, #-4]
   152c8:	ldr	r1, [sp, #8]
   152cc:	ldr	r2, [fp, #-8]
   152d0:	bl	1371c <table_cell_destroy@@Base>
   152d4:	ldr	r0, [fp, #-4]
   152d8:	ldr	r1, [sp, #8]
   152dc:	bl	170a0 <table_get_row_ptr@@Base>
   152e0:	str	r0, [sp, #4]
   152e4:	ldr	r0, [fp, #-8]
   152e8:	str	r0, [sp]
   152ec:	ldr	r0, [sp]
   152f0:	ldr	r1, [fp, #-12]
   152f4:	sub	r1, r1, #1
   152f8:	cmp	r0, r1
   152fc:	bge	1532c <table_remove_column@@Base+0x1b0>
   15300:	ldr	r0, [sp, #4]
   15304:	ldr	r0, [r0]
   15308:	ldr	r1, [sp]
   1530c:	add	r0, r0, r1, lsl #2
   15310:	mov	r1, r0
   15314:	ldr	r0, [r0, #4]
   15318:	str	r0, [r1]
   1531c:	ldr	r0, [sp]
   15320:	add	r0, r0, #1
   15324:	str	r0, [sp]
   15328:	b	152ec <table_remove_column@@Base+0x170>
   1532c:	b	15330 <table_remove_column@@Base+0x1b4>
   15330:	ldr	r0, [sp, #8]
   15334:	add	r0, r0, #1
   15338:	str	r0, [sp, #8]
   1533c:	b	152b4 <table_remove_column@@Base+0x138>
   15340:	movw	r0, #0
   15344:	mov	sp, fp
   15348:	pop	{fp, pc}
   1534c:	push	{fp, lr}
   15350:	mov	fp, sp
   15354:	sub	sp, sp, #16
   15358:	str	r0, [fp, #-4]
   1535c:	ldr	r0, [fp, #-4]
   15360:	ldr	r0, [r0, #8]
   15364:	ldr	r1, [fp, #-4]
   15368:	ldr	r2, [r1, #12]
   1536c:	sub	r0, r2, r0
   15370:	str	r0, [r1, #12]
   15374:	ldr	r0, [fp, #-4]
   15378:	ldr	r0, [r0]
   1537c:	ldr	r1, [fp, #-4]
   15380:	ldr	r1, [r1, #12]
   15384:	movw	r2, #12
   15388:	mul	r1, r1, r2
   1538c:	bl	11fb8 <realloc@plt>
   15390:	ldr	r1, [fp, #-4]
   15394:	str	r0, [r1]
   15398:	ldr	r0, [fp, #-4]
   1539c:	bl	17154 <table_get_row_length@@Base>
   153a0:	str	r0, [sp, #8]
   153a4:	movw	r0, #0
   153a8:	str	r0, [sp, #4]
   153ac:	ldr	r0, [sp, #4]
   153b0:	ldr	r1, [sp, #8]
   153b4:	cmp	r0, r1
   153b8:	bge	153fc <table_remove_column@@Base+0x280>
   153bc:	ldr	r0, [fp, #-4]
   153c0:	ldr	r1, [sp, #4]
   153c4:	bl	170a0 <table_get_row_ptr@@Base>
   153c8:	str	r0, [sp]
   153cc:	ldr	r0, [sp]
   153d0:	ldr	r0, [r0]
   153d4:	ldr	r1, [fp, #-4]
   153d8:	ldr	r1, [r1, #12]
   153dc:	lsl	r1, r1, #2
   153e0:	bl	11fb8 <realloc@plt>
   153e4:	ldr	r1, [sp]
   153e8:	str	r0, [r1]
   153ec:	ldr	r0, [sp, #4]
   153f0:	add	r0, r0, #1
   153f4:	str	r0, [sp, #4]
   153f8:	b	153ac <table_remove_column@@Base+0x230>
   153fc:	mov	sp, fp
   15400:	pop	{fp, pc}

00015404 <table_get_column_compare_function@@Base>:
   15404:	push	{fp, lr}
   15408:	mov	fp, sp
   1540c:	sub	sp, sp, #16
   15410:	str	r0, [fp, #-4]
   15414:	str	r1, [sp, #8]
   15418:	ldr	r0, [fp, #-4]
   1541c:	ldr	r1, [sp, #8]
   15420:	bl	14dc4 <table_get_col_ptr@@Base>
   15424:	str	r0, [sp, #4]
   15428:	ldr	r0, [sp, #4]
   1542c:	ldr	r0, [r0, #8]
   15430:	mov	sp, fp
   15434:	pop	{fp, pc}

00015438 <table_set_column_compare_function@@Base>:
   15438:	push	{fp, lr}
   1543c:	mov	fp, sp
   15440:	sub	sp, sp, #16
   15444:	str	r0, [fp, #-4]
   15448:	str	r1, [sp, #8]
   1544c:	str	r2, [sp, #4]
   15450:	ldr	r0, [fp, #-4]
   15454:	ldr	r1, [sp, #8]
   15458:	bl	14dc4 <table_get_col_ptr@@Base>
   1545c:	str	r0, [sp]
   15460:	ldr	r0, [sp, #4]
   15464:	ldr	r1, [sp]
   15468:	str	r0, [r1, #8]
   1546c:	mov	sp, fp
   15470:	pop	{fp, pc}

00015474 <table_compare_bool@@Base>:
   15474:	sub	sp, sp, #16
   15478:	str	r0, [sp, #8]
   1547c:	str	r1, [sp, #4]
   15480:	ldr	r0, [sp, #8]
   15484:	movw	r1, #0
   15488:	cmp	r0, r1
   1548c:	bne	154b8 <table_compare_bool@@Base+0x44>
   15490:	ldr	r0, [sp, #4]
   15494:	movw	r1, #0
   15498:	cmp	r0, r1
   1549c:	bne	154ac <table_compare_bool@@Base+0x38>
   154a0:	movw	r0, #0
   154a4:	str	r0, [sp, #12]
   154a8:	b	15554 <table_compare_bool@@Base+0xe0>
   154ac:	mvn	r0, #0
   154b0:	str	r0, [sp, #12]
   154b4:	b	15554 <table_compare_bool@@Base+0xe0>
   154b8:	ldr	r0, [sp, #4]
   154bc:	movw	r1, #0
   154c0:	cmp	r0, r1
   154c4:	bne	154d4 <table_compare_bool@@Base+0x60>
   154c8:	movw	r0, #1
   154cc:	str	r0, [sp, #12]
   154d0:	b	15554 <table_compare_bool@@Base+0xe0>
   154d4:	b	154d8 <table_compare_bool@@Base+0x64>
   154d8:	b	154dc <table_compare_bool@@Base+0x68>
   154dc:	ldr	r0, [sp, #8]
   154e0:	ldrb	r0, [r0]
   154e4:	and	r0, r0, #1
   154e8:	strb	r0, [sp, #3]
   154ec:	ldr	r0, [sp, #4]
   154f0:	ldrb	r0, [r0]
   154f4:	and	r0, r0, #1
   154f8:	strb	r0, [sp, #2]
   154fc:	ldrb	r0, [sp, #3]
   15500:	and	r0, r0, #1
   15504:	ldrb	r1, [sp, #2]
   15508:	and	r1, r1, #1
   1550c:	cmp	r0, r1
   15510:	ble	15520 <table_compare_bool@@Base+0xac>
   15514:	movw	r0, #1
   15518:	str	r0, [sp, #12]
   1551c:	b	15554 <table_compare_bool@@Base+0xe0>
   15520:	ldrb	r0, [sp, #3]
   15524:	and	r0, r0, #1
   15528:	ldrb	r1, [sp, #2]
   1552c:	and	r1, r1, #1
   15530:	cmp	r0, r1
   15534:	bge	15544 <table_compare_bool@@Base+0xd0>
   15538:	mvn	r0, #0
   1553c:	str	r0, [sp, #12]
   15540:	b	15554 <table_compare_bool@@Base+0xe0>
   15544:	b	15548 <table_compare_bool@@Base+0xd4>
   15548:	b	1554c <table_compare_bool@@Base+0xd8>
   1554c:	movw	r0, #0
   15550:	str	r0, [sp, #12]
   15554:	ldr	r0, [sp, #12]
   15558:	add	sp, sp, #16
   1555c:	bx	lr

00015560 <table_compare_int@@Base>:
   15560:	sub	sp, sp, #20
   15564:	str	r0, [sp, #12]
   15568:	str	r1, [sp, #8]
   1556c:	ldr	r0, [sp, #12]
   15570:	movw	r1, #0
   15574:	cmp	r0, r1
   15578:	bne	155a4 <table_compare_int@@Base+0x44>
   1557c:	ldr	r0, [sp, #8]
   15580:	movw	r1, #0
   15584:	cmp	r0, r1
   15588:	bne	15598 <table_compare_int@@Base+0x38>
   1558c:	movw	r0, #0
   15590:	str	r0, [sp, #16]
   15594:	b	15628 <table_compare_int@@Base+0xc8>
   15598:	mvn	r0, #0
   1559c:	str	r0, [sp, #16]
   155a0:	b	15628 <table_compare_int@@Base+0xc8>
   155a4:	ldr	r0, [sp, #8]
   155a8:	movw	r1, #0
   155ac:	cmp	r0, r1
   155b0:	bne	155c0 <table_compare_int@@Base+0x60>
   155b4:	movw	r0, #1
   155b8:	str	r0, [sp, #16]
   155bc:	b	15628 <table_compare_int@@Base+0xc8>
   155c0:	b	155c4 <table_compare_int@@Base+0x64>
   155c4:	b	155c8 <table_compare_int@@Base+0x68>
   155c8:	ldr	r0, [sp, #12]
   155cc:	ldr	r0, [r0]
   155d0:	str	r0, [sp, #4]
   155d4:	ldr	r0, [sp, #8]
   155d8:	ldr	r0, [r0]
   155dc:	str	r0, [sp]
   155e0:	ldr	r0, [sp, #4]
   155e4:	ldr	r1, [sp]
   155e8:	cmp	r0, r1
   155ec:	ble	155fc <table_compare_int@@Base+0x9c>
   155f0:	movw	r0, #1
   155f4:	str	r0, [sp, #16]
   155f8:	b	15628 <table_compare_int@@Base+0xc8>
   155fc:	ldr	r0, [sp, #4]
   15600:	ldr	r1, [sp]
   15604:	cmp	r0, r1
   15608:	bge	15618 <table_compare_int@@Base+0xb8>
   1560c:	mvn	r0, #0
   15610:	str	r0, [sp, #16]
   15614:	b	15628 <table_compare_int@@Base+0xc8>
   15618:	b	1561c <table_compare_int@@Base+0xbc>
   1561c:	b	15620 <table_compare_int@@Base+0xc0>
   15620:	movw	r0, #0
   15624:	str	r0, [sp, #16]
   15628:	ldr	r0, [sp, #16]
   1562c:	add	sp, sp, #20
   15630:	bx	lr

00015634 <table_compare_uint@@Base>:
   15634:	sub	sp, sp, #20
   15638:	str	r0, [sp, #12]
   1563c:	str	r1, [sp, #8]
   15640:	ldr	r0, [sp, #12]
   15644:	movw	r1, #0
   15648:	cmp	r0, r1
   1564c:	bne	15678 <table_compare_uint@@Base+0x44>
   15650:	ldr	r0, [sp, #8]
   15654:	movw	r1, #0
   15658:	cmp	r0, r1
   1565c:	bne	1566c <table_compare_uint@@Base+0x38>
   15660:	movw	r0, #0
   15664:	str	r0, [sp, #16]
   15668:	b	156fc <table_compare_uint@@Base+0xc8>
   1566c:	mvn	r0, #0
   15670:	str	r0, [sp, #16]
   15674:	b	156fc <table_compare_uint@@Base+0xc8>
   15678:	ldr	r0, [sp, #8]
   1567c:	movw	r1, #0
   15680:	cmp	r0, r1
   15684:	bne	15694 <table_compare_uint@@Base+0x60>
   15688:	movw	r0, #1
   1568c:	str	r0, [sp, #16]
   15690:	b	156fc <table_compare_uint@@Base+0xc8>
   15694:	b	15698 <table_compare_uint@@Base+0x64>
   15698:	b	1569c <table_compare_uint@@Base+0x68>
   1569c:	ldr	r0, [sp, #12]
   156a0:	ldr	r0, [r0]
   156a4:	str	r0, [sp, #4]
   156a8:	ldr	r0, [sp, #8]
   156ac:	ldr	r0, [r0]
   156b0:	str	r0, [sp]
   156b4:	ldr	r0, [sp, #4]
   156b8:	ldr	r1, [sp]
   156bc:	cmp	r0, r1
   156c0:	bls	156d0 <table_compare_uint@@Base+0x9c>
   156c4:	movw	r0, #1
   156c8:	str	r0, [sp, #16]
   156cc:	b	156fc <table_compare_uint@@Base+0xc8>
   156d0:	ldr	r0, [sp, #4]
   156d4:	ldr	r1, [sp]
   156d8:	cmp	r0, r1
   156dc:	bcs	156ec <table_compare_uint@@Base+0xb8>
   156e0:	mvn	r0, #0
   156e4:	str	r0, [sp, #16]
   156e8:	b	156fc <table_compare_uint@@Base+0xc8>
   156ec:	b	156f0 <table_compare_uint@@Base+0xbc>
   156f0:	b	156f4 <table_compare_uint@@Base+0xc0>
   156f4:	movw	r0, #0
   156f8:	str	r0, [sp, #16]
   156fc:	ldr	r0, [sp, #16]
   15700:	add	sp, sp, #20
   15704:	bx	lr

00015708 <table_compare_int8@@Base>:
   15708:	sub	sp, sp, #16
   1570c:	str	r0, [sp, #8]
   15710:	str	r1, [sp, #4]
   15714:	ldr	r0, [sp, #8]
   15718:	movw	r1, #0
   1571c:	cmp	r0, r1
   15720:	bne	1574c <table_compare_int8@@Base+0x44>
   15724:	ldr	r0, [sp, #4]
   15728:	movw	r1, #0
   1572c:	cmp	r0, r1
   15730:	bne	15740 <table_compare_int8@@Base+0x38>
   15734:	movw	r0, #0
   15738:	str	r0, [sp, #12]
   1573c:	b	157d0 <table_compare_int8@@Base+0xc8>
   15740:	mvn	r0, #0
   15744:	str	r0, [sp, #12]
   15748:	b	157d0 <table_compare_int8@@Base+0xc8>
   1574c:	ldr	r0, [sp, #4]
   15750:	movw	r1, #0
   15754:	cmp	r0, r1
   15758:	bne	15768 <table_compare_int8@@Base+0x60>
   1575c:	movw	r0, #1
   15760:	str	r0, [sp, #12]
   15764:	b	157d0 <table_compare_int8@@Base+0xc8>
   15768:	b	1576c <table_compare_int8@@Base+0x64>
   1576c:	b	15770 <table_compare_int8@@Base+0x68>
   15770:	ldr	r0, [sp, #8]
   15774:	ldrb	r0, [r0]
   15778:	strb	r0, [sp, #3]
   1577c:	ldr	r0, [sp, #4]
   15780:	ldrb	r0, [r0]
   15784:	strb	r0, [sp, #2]
   15788:	ldrsb	r0, [sp, #3]
   1578c:	ldrsb	r1, [sp, #2]
   15790:	cmp	r0, r1
   15794:	ble	157a4 <table_compare_int8@@Base+0x9c>
   15798:	movw	r0, #1
   1579c:	str	r0, [sp, #12]
   157a0:	b	157d0 <table_compare_int8@@Base+0xc8>
   157a4:	ldrsb	r0, [sp, #3]
   157a8:	ldrsb	r1, [sp, #2]
   157ac:	cmp	r0, r1
   157b0:	bge	157c0 <table_compare_int8@@Base+0xb8>
   157b4:	mvn	r0, #0
   157b8:	str	r0, [sp, #12]
   157bc:	b	157d0 <table_compare_int8@@Base+0xc8>
   157c0:	b	157c4 <table_compare_int8@@Base+0xbc>
   157c4:	b	157c8 <table_compare_int8@@Base+0xc0>
   157c8:	movw	r0, #0
   157cc:	str	r0, [sp, #12]
   157d0:	ldr	r0, [sp, #12]
   157d4:	add	sp, sp, #16
   157d8:	bx	lr

000157dc <table_compare_uint8@@Base>:
   157dc:	sub	sp, sp, #16
   157e0:	str	r0, [sp, #8]
   157e4:	str	r1, [sp, #4]
   157e8:	ldr	r0, [sp, #8]
   157ec:	movw	r1, #0
   157f0:	cmp	r0, r1
   157f4:	bne	15820 <table_compare_uint8@@Base+0x44>
   157f8:	ldr	r0, [sp, #4]
   157fc:	movw	r1, #0
   15800:	cmp	r0, r1
   15804:	bne	15814 <table_compare_uint8@@Base+0x38>
   15808:	movw	r0, #0
   1580c:	str	r0, [sp, #12]
   15810:	b	158a4 <table_compare_uint8@@Base+0xc8>
   15814:	mvn	r0, #0
   15818:	str	r0, [sp, #12]
   1581c:	b	158a4 <table_compare_uint8@@Base+0xc8>
   15820:	ldr	r0, [sp, #4]
   15824:	movw	r1, #0
   15828:	cmp	r0, r1
   1582c:	bne	1583c <table_compare_uint8@@Base+0x60>
   15830:	movw	r0, #1
   15834:	str	r0, [sp, #12]
   15838:	b	158a4 <table_compare_uint8@@Base+0xc8>
   1583c:	b	15840 <table_compare_uint8@@Base+0x64>
   15840:	b	15844 <table_compare_uint8@@Base+0x68>
   15844:	ldr	r0, [sp, #8]
   15848:	ldrb	r0, [r0]
   1584c:	strb	r0, [sp, #3]
   15850:	ldr	r0, [sp, #4]
   15854:	ldrb	r0, [r0]
   15858:	strb	r0, [sp, #2]
   1585c:	ldrb	r0, [sp, #3]
   15860:	ldrb	r1, [sp, #2]
   15864:	cmp	r0, r1
   15868:	ble	15878 <table_compare_uint8@@Base+0x9c>
   1586c:	movw	r0, #1
   15870:	str	r0, [sp, #12]
   15874:	b	158a4 <table_compare_uint8@@Base+0xc8>
   15878:	ldrb	r0, [sp, #3]
   1587c:	ldrb	r1, [sp, #2]
   15880:	cmp	r0, r1
   15884:	bge	15894 <table_compare_uint8@@Base+0xb8>
   15888:	mvn	r0, #0
   1588c:	str	r0, [sp, #12]
   15890:	b	158a4 <table_compare_uint8@@Base+0xc8>
   15894:	b	15898 <table_compare_uint8@@Base+0xbc>
   15898:	b	1589c <table_compare_uint8@@Base+0xc0>
   1589c:	movw	r0, #0
   158a0:	str	r0, [sp, #12]
   158a4:	ldr	r0, [sp, #12]
   158a8:	add	sp, sp, #16
   158ac:	bx	lr

000158b0 <table_compare_int16@@Base>:
   158b0:	sub	sp, sp, #16
   158b4:	str	r0, [sp, #8]
   158b8:	str	r1, [sp, #4]
   158bc:	ldr	r0, [sp, #8]
   158c0:	movw	r1, #0
   158c4:	cmp	r0, r1
   158c8:	bne	158f4 <table_compare_int16@@Base+0x44>
   158cc:	ldr	r0, [sp, #4]
   158d0:	movw	r1, #0
   158d4:	cmp	r0, r1
   158d8:	bne	158e8 <table_compare_int16@@Base+0x38>
   158dc:	movw	r0, #0
   158e0:	str	r0, [sp, #12]
   158e4:	b	15978 <table_compare_int16@@Base+0xc8>
   158e8:	mvn	r0, #0
   158ec:	str	r0, [sp, #12]
   158f0:	b	15978 <table_compare_int16@@Base+0xc8>
   158f4:	ldr	r0, [sp, #4]
   158f8:	movw	r1, #0
   158fc:	cmp	r0, r1
   15900:	bne	15910 <table_compare_int16@@Base+0x60>
   15904:	movw	r0, #1
   15908:	str	r0, [sp, #12]
   1590c:	b	15978 <table_compare_int16@@Base+0xc8>
   15910:	b	15914 <table_compare_int16@@Base+0x64>
   15914:	b	15918 <table_compare_int16@@Base+0x68>
   15918:	ldr	r0, [sp, #8]
   1591c:	ldrh	r0, [r0]
   15920:	strh	r0, [sp, #2]
   15924:	ldr	r0, [sp, #4]
   15928:	ldrh	r0, [r0]
   1592c:	strh	r0, [sp]
   15930:	ldrsh	r0, [sp, #2]
   15934:	ldrsh	r1, [sp]
   15938:	cmp	r0, r1
   1593c:	ble	1594c <table_compare_int16@@Base+0x9c>
   15940:	movw	r0, #1
   15944:	str	r0, [sp, #12]
   15948:	b	15978 <table_compare_int16@@Base+0xc8>
   1594c:	ldrsh	r0, [sp, #2]
   15950:	ldrsh	r1, [sp]
   15954:	cmp	r0, r1
   15958:	bge	15968 <table_compare_int16@@Base+0xb8>
   1595c:	mvn	r0, #0
   15960:	str	r0, [sp, #12]
   15964:	b	15978 <table_compare_int16@@Base+0xc8>
   15968:	b	1596c <table_compare_int16@@Base+0xbc>
   1596c:	b	15970 <table_compare_int16@@Base+0xc0>
   15970:	movw	r0, #0
   15974:	str	r0, [sp, #12]
   15978:	ldr	r0, [sp, #12]
   1597c:	add	sp, sp, #16
   15980:	bx	lr

00015984 <table_compare_uint16@@Base>:
   15984:	sub	sp, sp, #16
   15988:	str	r0, [sp, #8]
   1598c:	str	r1, [sp, #4]
   15990:	ldr	r0, [sp, #8]
   15994:	movw	r1, #0
   15998:	cmp	r0, r1
   1599c:	bne	159c8 <table_compare_uint16@@Base+0x44>
   159a0:	ldr	r0, [sp, #4]
   159a4:	movw	r1, #0
   159a8:	cmp	r0, r1
   159ac:	bne	159bc <table_compare_uint16@@Base+0x38>
   159b0:	movw	r0, #0
   159b4:	str	r0, [sp, #12]
   159b8:	b	15a4c <table_compare_uint16@@Base+0xc8>
   159bc:	mvn	r0, #0
   159c0:	str	r0, [sp, #12]
   159c4:	b	15a4c <table_compare_uint16@@Base+0xc8>
   159c8:	ldr	r0, [sp, #4]
   159cc:	movw	r1, #0
   159d0:	cmp	r0, r1
   159d4:	bne	159e4 <table_compare_uint16@@Base+0x60>
   159d8:	movw	r0, #1
   159dc:	str	r0, [sp, #12]
   159e0:	b	15a4c <table_compare_uint16@@Base+0xc8>
   159e4:	b	159e8 <table_compare_uint16@@Base+0x64>
   159e8:	b	159ec <table_compare_uint16@@Base+0x68>
   159ec:	ldr	r0, [sp, #8]
   159f0:	ldrh	r0, [r0]
   159f4:	strh	r0, [sp, #2]
   159f8:	ldr	r0, [sp, #4]
   159fc:	ldrh	r0, [r0]
   15a00:	strh	r0, [sp]
   15a04:	ldrh	r0, [sp, #2]
   15a08:	ldrh	r1, [sp]
   15a0c:	cmp	r0, r1
   15a10:	ble	15a20 <table_compare_uint16@@Base+0x9c>
   15a14:	movw	r0, #1
   15a18:	str	r0, [sp, #12]
   15a1c:	b	15a4c <table_compare_uint16@@Base+0xc8>
   15a20:	ldrh	r0, [sp, #2]
   15a24:	ldrh	r1, [sp]
   15a28:	cmp	r0, r1
   15a2c:	bge	15a3c <table_compare_uint16@@Base+0xb8>
   15a30:	mvn	r0, #0
   15a34:	str	r0, [sp, #12]
   15a38:	b	15a4c <table_compare_uint16@@Base+0xc8>
   15a3c:	b	15a40 <table_compare_uint16@@Base+0xbc>
   15a40:	b	15a44 <table_compare_uint16@@Base+0xc0>
   15a44:	movw	r0, #0
   15a48:	str	r0, [sp, #12]
   15a4c:	ldr	r0, [sp, #12]
   15a50:	add	sp, sp, #16
   15a54:	bx	lr

00015a58 <table_compare_int32@@Base>:
   15a58:	sub	sp, sp, #20
   15a5c:	str	r0, [sp, #12]
   15a60:	str	r1, [sp, #8]
   15a64:	ldr	r0, [sp, #12]
   15a68:	movw	r1, #0
   15a6c:	cmp	r0, r1
   15a70:	bne	15a9c <table_compare_int32@@Base+0x44>
   15a74:	ldr	r0, [sp, #8]
   15a78:	movw	r1, #0
   15a7c:	cmp	r0, r1
   15a80:	bne	15a90 <table_compare_int32@@Base+0x38>
   15a84:	movw	r0, #0
   15a88:	str	r0, [sp, #16]
   15a8c:	b	15b20 <table_compare_int32@@Base+0xc8>
   15a90:	mvn	r0, #0
   15a94:	str	r0, [sp, #16]
   15a98:	b	15b20 <table_compare_int32@@Base+0xc8>
   15a9c:	ldr	r0, [sp, #8]
   15aa0:	movw	r1, #0
   15aa4:	cmp	r0, r1
   15aa8:	bne	15ab8 <table_compare_int32@@Base+0x60>
   15aac:	movw	r0, #1
   15ab0:	str	r0, [sp, #16]
   15ab4:	b	15b20 <table_compare_int32@@Base+0xc8>
   15ab8:	b	15abc <table_compare_int32@@Base+0x64>
   15abc:	b	15ac0 <table_compare_int32@@Base+0x68>
   15ac0:	ldr	r0, [sp, #12]
   15ac4:	ldr	r0, [r0]
   15ac8:	str	r0, [sp, #4]
   15acc:	ldr	r0, [sp, #8]
   15ad0:	ldr	r0, [r0]
   15ad4:	str	r0, [sp]
   15ad8:	ldr	r0, [sp, #4]
   15adc:	ldr	r1, [sp]
   15ae0:	cmp	r0, r1
   15ae4:	ble	15af4 <table_compare_int32@@Base+0x9c>
   15ae8:	movw	r0, #1
   15aec:	str	r0, [sp, #16]
   15af0:	b	15b20 <table_compare_int32@@Base+0xc8>
   15af4:	ldr	r0, [sp, #4]
   15af8:	ldr	r1, [sp]
   15afc:	cmp	r0, r1
   15b00:	bge	15b10 <table_compare_int32@@Base+0xb8>
   15b04:	mvn	r0, #0
   15b08:	str	r0, [sp, #16]
   15b0c:	b	15b20 <table_compare_int32@@Base+0xc8>
   15b10:	b	15b14 <table_compare_int32@@Base+0xbc>
   15b14:	b	15b18 <table_compare_int32@@Base+0xc0>
   15b18:	movw	r0, #0
   15b1c:	str	r0, [sp, #16]
   15b20:	ldr	r0, [sp, #16]
   15b24:	add	sp, sp, #20
   15b28:	bx	lr

00015b2c <table_compare_uint32@@Base>:
   15b2c:	sub	sp, sp, #20
   15b30:	str	r0, [sp, #12]
   15b34:	str	r1, [sp, #8]
   15b38:	ldr	r0, [sp, #12]
   15b3c:	movw	r1, #0
   15b40:	cmp	r0, r1
   15b44:	bne	15b70 <table_compare_uint32@@Base+0x44>
   15b48:	ldr	r0, [sp, #8]
   15b4c:	movw	r1, #0
   15b50:	cmp	r0, r1
   15b54:	bne	15b64 <table_compare_uint32@@Base+0x38>
   15b58:	movw	r0, #0
   15b5c:	str	r0, [sp, #16]
   15b60:	b	15bf4 <table_compare_uint32@@Base+0xc8>
   15b64:	mvn	r0, #0
   15b68:	str	r0, [sp, #16]
   15b6c:	b	15bf4 <table_compare_uint32@@Base+0xc8>
   15b70:	ldr	r0, [sp, #8]
   15b74:	movw	r1, #0
   15b78:	cmp	r0, r1
   15b7c:	bne	15b8c <table_compare_uint32@@Base+0x60>
   15b80:	movw	r0, #1
   15b84:	str	r0, [sp, #16]
   15b88:	b	15bf4 <table_compare_uint32@@Base+0xc8>
   15b8c:	b	15b90 <table_compare_uint32@@Base+0x64>
   15b90:	b	15b94 <table_compare_uint32@@Base+0x68>
   15b94:	ldr	r0, [sp, #12]
   15b98:	ldr	r0, [r0]
   15b9c:	str	r0, [sp, #4]
   15ba0:	ldr	r0, [sp, #8]
   15ba4:	ldr	r0, [r0]
   15ba8:	str	r0, [sp]
   15bac:	ldr	r0, [sp, #4]
   15bb0:	ldr	r1, [sp]
   15bb4:	cmp	r0, r1
   15bb8:	bls	15bc8 <table_compare_uint32@@Base+0x9c>
   15bbc:	movw	r0, #1
   15bc0:	str	r0, [sp, #16]
   15bc4:	b	15bf4 <table_compare_uint32@@Base+0xc8>
   15bc8:	ldr	r0, [sp, #4]
   15bcc:	ldr	r1, [sp]
   15bd0:	cmp	r0, r1
   15bd4:	bcs	15be4 <table_compare_uint32@@Base+0xb8>
   15bd8:	mvn	r0, #0
   15bdc:	str	r0, [sp, #16]
   15be0:	b	15bf4 <table_compare_uint32@@Base+0xc8>
   15be4:	b	15be8 <table_compare_uint32@@Base+0xbc>
   15be8:	b	15bec <table_compare_uint32@@Base+0xc0>
   15bec:	movw	r0, #0
   15bf0:	str	r0, [sp, #16]
   15bf4:	ldr	r0, [sp, #16]
   15bf8:	add	sp, sp, #20
   15bfc:	bx	lr

00015c00 <table_compare_int64@@Base>:
   15c00:	sub	sp, sp, #48	; 0x30
   15c04:	str	r0, [sp, #40]	; 0x28
   15c08:	str	r1, [sp, #36]	; 0x24
   15c0c:	ldr	r0, [sp, #40]	; 0x28
   15c10:	movw	r1, #0
   15c14:	cmp	r0, r1
   15c18:	bne	15c44 <table_compare_int64@@Base+0x44>
   15c1c:	ldr	r0, [sp, #36]	; 0x24
   15c20:	movw	r1, #0
   15c24:	cmp	r0, r1
   15c28:	bne	15c38 <table_compare_int64@@Base+0x38>
   15c2c:	movw	r0, #0
   15c30:	str	r0, [sp, #44]	; 0x2c
   15c34:	b	15d08 <table_compare_int64@@Base+0x108>
   15c38:	mvn	r0, #0
   15c3c:	str	r0, [sp, #44]	; 0x2c
   15c40:	b	15d08 <table_compare_int64@@Base+0x108>
   15c44:	ldr	r0, [sp, #36]	; 0x24
   15c48:	movw	r1, #0
   15c4c:	cmp	r0, r1
   15c50:	bne	15c60 <table_compare_int64@@Base+0x60>
   15c54:	movw	r0, #1
   15c58:	str	r0, [sp, #44]	; 0x2c
   15c5c:	b	15d08 <table_compare_int64@@Base+0x108>
   15c60:	b	15c64 <table_compare_int64@@Base+0x64>
   15c64:	b	15c68 <table_compare_int64@@Base+0x68>
   15c68:	ldr	r0, [sp, #40]	; 0x28
   15c6c:	ldr	r1, [r0]
   15c70:	ldr	r0, [r0, #4]
   15c74:	str	r0, [sp, #28]
   15c78:	str	r1, [sp, #24]
   15c7c:	ldr	r0, [sp, #36]	; 0x24
   15c80:	ldr	r1, [r0]
   15c84:	ldr	r0, [r0, #4]
   15c88:	str	r0, [sp, #20]
   15c8c:	str	r1, [sp, #16]
   15c90:	ldr	r0, [sp, #24]
   15c94:	ldr	r1, [sp, #28]
   15c98:	ldr	r2, [sp, #16]
   15c9c:	ldr	r3, [sp, #20]
   15ca0:	subs	r0, r2, r0
   15ca4:	sbcs	r1, r3, r1
   15ca8:	str	r0, [sp, #12]
   15cac:	str	r1, [sp, #8]
   15cb0:	bge	15cc4 <table_compare_int64@@Base+0xc4>
   15cb4:	b	15cb8 <table_compare_int64@@Base+0xb8>
   15cb8:	movw	r0, #1
   15cbc:	str	r0, [sp, #44]	; 0x2c
   15cc0:	b	15d08 <table_compare_int64@@Base+0x108>
   15cc4:	ldr	r0, [sp, #24]
   15cc8:	ldr	r1, [sp, #28]
   15ccc:	ldr	r2, [sp, #16]
   15cd0:	ldr	r3, [sp, #20]
   15cd4:	subs	r0, r0, r2
   15cd8:	sbcs	r1, r1, r3
   15cdc:	str	r0, [sp, #4]
   15ce0:	str	r1, [sp]
   15ce4:	bge	15cf8 <table_compare_int64@@Base+0xf8>
   15ce8:	b	15cec <table_compare_int64@@Base+0xec>
   15cec:	mvn	r0, #0
   15cf0:	str	r0, [sp, #44]	; 0x2c
   15cf4:	b	15d08 <table_compare_int64@@Base+0x108>
   15cf8:	b	15cfc <table_compare_int64@@Base+0xfc>
   15cfc:	b	15d00 <table_compare_int64@@Base+0x100>
   15d00:	movw	r0, #0
   15d04:	str	r0, [sp, #44]	; 0x2c
   15d08:	ldr	r0, [sp, #44]	; 0x2c
   15d0c:	add	sp, sp, #48	; 0x30
   15d10:	bx	lr

00015d14 <table_compare_uint64@@Base>:
   15d14:	sub	sp, sp, #48	; 0x30
   15d18:	str	r0, [sp, #40]	; 0x28
   15d1c:	str	r1, [sp, #36]	; 0x24
   15d20:	ldr	r0, [sp, #40]	; 0x28
   15d24:	movw	r1, #0
   15d28:	cmp	r0, r1
   15d2c:	bne	15d58 <table_compare_uint64@@Base+0x44>
   15d30:	ldr	r0, [sp, #36]	; 0x24
   15d34:	movw	r1, #0
   15d38:	cmp	r0, r1
   15d3c:	bne	15d4c <table_compare_uint64@@Base+0x38>
   15d40:	movw	r0, #0
   15d44:	str	r0, [sp, #44]	; 0x2c
   15d48:	b	15e1c <table_compare_uint64@@Base+0x108>
   15d4c:	mvn	r0, #0
   15d50:	str	r0, [sp, #44]	; 0x2c
   15d54:	b	15e1c <table_compare_uint64@@Base+0x108>
   15d58:	ldr	r0, [sp, #36]	; 0x24
   15d5c:	movw	r1, #0
   15d60:	cmp	r0, r1
   15d64:	bne	15d74 <table_compare_uint64@@Base+0x60>
   15d68:	movw	r0, #1
   15d6c:	str	r0, [sp, #44]	; 0x2c
   15d70:	b	15e1c <table_compare_uint64@@Base+0x108>
   15d74:	b	15d78 <table_compare_uint64@@Base+0x64>
   15d78:	b	15d7c <table_compare_uint64@@Base+0x68>
   15d7c:	ldr	r0, [sp, #40]	; 0x28
   15d80:	ldr	r1, [r0]
   15d84:	ldr	r0, [r0, #4]
   15d88:	str	r0, [sp, #28]
   15d8c:	str	r1, [sp, #24]
   15d90:	ldr	r0, [sp, #36]	; 0x24
   15d94:	ldr	r1, [r0]
   15d98:	ldr	r0, [r0, #4]
   15d9c:	str	r0, [sp, #20]
   15da0:	str	r1, [sp, #16]
   15da4:	ldr	r0, [sp, #24]
   15da8:	ldr	r1, [sp, #28]
   15dac:	ldr	r2, [sp, #16]
   15db0:	ldr	r3, [sp, #20]
   15db4:	subs	r0, r2, r0
   15db8:	sbcs	r1, r3, r1
   15dbc:	str	r0, [sp, #12]
   15dc0:	str	r1, [sp, #8]
   15dc4:	bcs	15dd8 <table_compare_uint64@@Base+0xc4>
   15dc8:	b	15dcc <table_compare_uint64@@Base+0xb8>
   15dcc:	movw	r0, #1
   15dd0:	str	r0, [sp, #44]	; 0x2c
   15dd4:	b	15e1c <table_compare_uint64@@Base+0x108>
   15dd8:	ldr	r0, [sp, #24]
   15ddc:	ldr	r1, [sp, #28]
   15de0:	ldr	r2, [sp, #16]
   15de4:	ldr	r3, [sp, #20]
   15de8:	subs	r0, r0, r2
   15dec:	sbcs	r1, r1, r3
   15df0:	str	r0, [sp, #4]
   15df4:	str	r1, [sp]
   15df8:	bcs	15e0c <table_compare_uint64@@Base+0xf8>
   15dfc:	b	15e00 <table_compare_uint64@@Base+0xec>
   15e00:	mvn	r0, #0
   15e04:	str	r0, [sp, #44]	; 0x2c
   15e08:	b	15e1c <table_compare_uint64@@Base+0x108>
   15e0c:	b	15e10 <table_compare_uint64@@Base+0xfc>
   15e10:	b	15e14 <table_compare_uint64@@Base+0x100>
   15e14:	movw	r0, #0
   15e18:	str	r0, [sp, #44]	; 0x2c
   15e1c:	ldr	r0, [sp, #44]	; 0x2c
   15e20:	add	sp, sp, #48	; 0x30
   15e24:	bx	lr

00015e28 <table_compare_short@@Base>:
   15e28:	sub	sp, sp, #16
   15e2c:	str	r0, [sp, #8]
   15e30:	str	r1, [sp, #4]
   15e34:	ldr	r0, [sp, #8]
   15e38:	movw	r1, #0
   15e3c:	cmp	r0, r1
   15e40:	bne	15e6c <table_compare_short@@Base+0x44>
   15e44:	ldr	r0, [sp, #4]
   15e48:	movw	r1, #0
   15e4c:	cmp	r0, r1
   15e50:	bne	15e60 <table_compare_short@@Base+0x38>
   15e54:	movw	r0, #0
   15e58:	str	r0, [sp, #12]
   15e5c:	b	15ef0 <table_compare_short@@Base+0xc8>
   15e60:	mvn	r0, #0
   15e64:	str	r0, [sp, #12]
   15e68:	b	15ef0 <table_compare_short@@Base+0xc8>
   15e6c:	ldr	r0, [sp, #4]
   15e70:	movw	r1, #0
   15e74:	cmp	r0, r1
   15e78:	bne	15e88 <table_compare_short@@Base+0x60>
   15e7c:	movw	r0, #1
   15e80:	str	r0, [sp, #12]
   15e84:	b	15ef0 <table_compare_short@@Base+0xc8>
   15e88:	b	15e8c <table_compare_short@@Base+0x64>
   15e8c:	b	15e90 <table_compare_short@@Base+0x68>
   15e90:	ldr	r0, [sp, #8]
   15e94:	ldrh	r0, [r0]
   15e98:	strh	r0, [sp, #2]
   15e9c:	ldr	r0, [sp, #4]
   15ea0:	ldrh	r0, [r0]
   15ea4:	strh	r0, [sp]
   15ea8:	ldrsh	r0, [sp, #2]
   15eac:	ldrsh	r1, [sp]
   15eb0:	cmp	r0, r1
   15eb4:	ble	15ec4 <table_compare_short@@Base+0x9c>
   15eb8:	movw	r0, #1
   15ebc:	str	r0, [sp, #12]
   15ec0:	b	15ef0 <table_compare_short@@Base+0xc8>
   15ec4:	ldrsh	r0, [sp, #2]
   15ec8:	ldrsh	r1, [sp]
   15ecc:	cmp	r0, r1
   15ed0:	bge	15ee0 <table_compare_short@@Base+0xb8>
   15ed4:	mvn	r0, #0
   15ed8:	str	r0, [sp, #12]
   15edc:	b	15ef0 <table_compare_short@@Base+0xc8>
   15ee0:	b	15ee4 <table_compare_short@@Base+0xbc>
   15ee4:	b	15ee8 <table_compare_short@@Base+0xc0>
   15ee8:	movw	r0, #0
   15eec:	str	r0, [sp, #12]
   15ef0:	ldr	r0, [sp, #12]
   15ef4:	add	sp, sp, #16
   15ef8:	bx	lr

00015efc <table_compare_ushort@@Base>:
   15efc:	sub	sp, sp, #16
   15f00:	str	r0, [sp, #8]
   15f04:	str	r1, [sp, #4]
   15f08:	ldr	r0, [sp, #8]
   15f0c:	movw	r1, #0
   15f10:	cmp	r0, r1
   15f14:	bne	15f40 <table_compare_ushort@@Base+0x44>
   15f18:	ldr	r0, [sp, #4]
   15f1c:	movw	r1, #0
   15f20:	cmp	r0, r1
   15f24:	bne	15f34 <table_compare_ushort@@Base+0x38>
   15f28:	movw	r0, #0
   15f2c:	str	r0, [sp, #12]
   15f30:	b	15fc4 <table_compare_ushort@@Base+0xc8>
   15f34:	mvn	r0, #0
   15f38:	str	r0, [sp, #12]
   15f3c:	b	15fc4 <table_compare_ushort@@Base+0xc8>
   15f40:	ldr	r0, [sp, #4]
   15f44:	movw	r1, #0
   15f48:	cmp	r0, r1
   15f4c:	bne	15f5c <table_compare_ushort@@Base+0x60>
   15f50:	movw	r0, #1
   15f54:	str	r0, [sp, #12]
   15f58:	b	15fc4 <table_compare_ushort@@Base+0xc8>
   15f5c:	b	15f60 <table_compare_ushort@@Base+0x64>
   15f60:	b	15f64 <table_compare_ushort@@Base+0x68>
   15f64:	ldr	r0, [sp, #8]
   15f68:	ldrh	r0, [r0]
   15f6c:	strh	r0, [sp, #2]
   15f70:	ldr	r0, [sp, #4]
   15f74:	ldrh	r0, [r0]
   15f78:	strh	r0, [sp]
   15f7c:	ldrh	r0, [sp, #2]
   15f80:	ldrh	r1, [sp]
   15f84:	cmp	r0, r1
   15f88:	ble	15f98 <table_compare_ushort@@Base+0x9c>
   15f8c:	movw	r0, #1
   15f90:	str	r0, [sp, #12]
   15f94:	b	15fc4 <table_compare_ushort@@Base+0xc8>
   15f98:	ldrh	r0, [sp, #2]
   15f9c:	ldrh	r1, [sp]
   15fa0:	cmp	r0, r1
   15fa4:	bge	15fb4 <table_compare_ushort@@Base+0xb8>
   15fa8:	mvn	r0, #0
   15fac:	str	r0, [sp, #12]
   15fb0:	b	15fc4 <table_compare_ushort@@Base+0xc8>
   15fb4:	b	15fb8 <table_compare_ushort@@Base+0xbc>
   15fb8:	b	15fbc <table_compare_ushort@@Base+0xc0>
   15fbc:	movw	r0, #0
   15fc0:	str	r0, [sp, #12]
   15fc4:	ldr	r0, [sp, #12]
   15fc8:	add	sp, sp, #16
   15fcc:	bx	lr

00015fd0 <table_compare_long@@Base>:
   15fd0:	sub	sp, sp, #20
   15fd4:	str	r0, [sp, #12]
   15fd8:	str	r1, [sp, #8]
   15fdc:	ldr	r0, [sp, #12]
   15fe0:	movw	r1, #0
   15fe4:	cmp	r0, r1
   15fe8:	bne	16014 <table_compare_long@@Base+0x44>
   15fec:	ldr	r0, [sp, #8]
   15ff0:	movw	r1, #0
   15ff4:	cmp	r0, r1
   15ff8:	bne	16008 <table_compare_long@@Base+0x38>
   15ffc:	movw	r0, #0
   16000:	str	r0, [sp, #16]
   16004:	b	16098 <table_compare_long@@Base+0xc8>
   16008:	mvn	r0, #0
   1600c:	str	r0, [sp, #16]
   16010:	b	16098 <table_compare_long@@Base+0xc8>
   16014:	ldr	r0, [sp, #8]
   16018:	movw	r1, #0
   1601c:	cmp	r0, r1
   16020:	bne	16030 <table_compare_long@@Base+0x60>
   16024:	movw	r0, #1
   16028:	str	r0, [sp, #16]
   1602c:	b	16098 <table_compare_long@@Base+0xc8>
   16030:	b	16034 <table_compare_long@@Base+0x64>
   16034:	b	16038 <table_compare_long@@Base+0x68>
   16038:	ldr	r0, [sp, #12]
   1603c:	ldr	r0, [r0]
   16040:	str	r0, [sp, #4]
   16044:	ldr	r0, [sp, #8]
   16048:	ldr	r0, [r0]
   1604c:	str	r0, [sp]
   16050:	ldr	r0, [sp, #4]
   16054:	ldr	r1, [sp]
   16058:	cmp	r0, r1
   1605c:	ble	1606c <table_compare_long@@Base+0x9c>
   16060:	movw	r0, #1
   16064:	str	r0, [sp, #16]
   16068:	b	16098 <table_compare_long@@Base+0xc8>
   1606c:	ldr	r0, [sp, #4]
   16070:	ldr	r1, [sp]
   16074:	cmp	r0, r1
   16078:	bge	16088 <table_compare_long@@Base+0xb8>
   1607c:	mvn	r0, #0
   16080:	str	r0, [sp, #16]
   16084:	b	16098 <table_compare_long@@Base+0xc8>
   16088:	b	1608c <table_compare_long@@Base+0xbc>
   1608c:	b	16090 <table_compare_long@@Base+0xc0>
   16090:	movw	r0, #0
   16094:	str	r0, [sp, #16]
   16098:	ldr	r0, [sp, #16]
   1609c:	add	sp, sp, #20
   160a0:	bx	lr

000160a4 <table_compare_ulong@@Base>:
   160a4:	sub	sp, sp, #20
   160a8:	str	r0, [sp, #12]
   160ac:	str	r1, [sp, #8]
   160b0:	ldr	r0, [sp, #12]
   160b4:	movw	r1, #0
   160b8:	cmp	r0, r1
   160bc:	bne	160e8 <table_compare_ulong@@Base+0x44>
   160c0:	ldr	r0, [sp, #8]
   160c4:	movw	r1, #0
   160c8:	cmp	r0, r1
   160cc:	bne	160dc <table_compare_ulong@@Base+0x38>
   160d0:	movw	r0, #0
   160d4:	str	r0, [sp, #16]
   160d8:	b	1616c <table_compare_ulong@@Base+0xc8>
   160dc:	mvn	r0, #0
   160e0:	str	r0, [sp, #16]
   160e4:	b	1616c <table_compare_ulong@@Base+0xc8>
   160e8:	ldr	r0, [sp, #8]
   160ec:	movw	r1, #0
   160f0:	cmp	r0, r1
   160f4:	bne	16104 <table_compare_ulong@@Base+0x60>
   160f8:	movw	r0, #1
   160fc:	str	r0, [sp, #16]
   16100:	b	1616c <table_compare_ulong@@Base+0xc8>
   16104:	b	16108 <table_compare_ulong@@Base+0x64>
   16108:	b	1610c <table_compare_ulong@@Base+0x68>
   1610c:	ldr	r0, [sp, #12]
   16110:	ldr	r0, [r0]
   16114:	str	r0, [sp, #4]
   16118:	ldr	r0, [sp, #8]
   1611c:	ldr	r0, [r0]
   16120:	str	r0, [sp]
   16124:	ldr	r0, [sp, #4]
   16128:	ldr	r1, [sp]
   1612c:	cmp	r0, r1
   16130:	bls	16140 <table_compare_ulong@@Base+0x9c>
   16134:	movw	r0, #1
   16138:	str	r0, [sp, #16]
   1613c:	b	1616c <table_compare_ulong@@Base+0xc8>
   16140:	ldr	r0, [sp, #4]
   16144:	ldr	r1, [sp]
   16148:	cmp	r0, r1
   1614c:	bcs	1615c <table_compare_ulong@@Base+0xb8>
   16150:	mvn	r0, #0
   16154:	str	r0, [sp, #16]
   16158:	b	1616c <table_compare_ulong@@Base+0xc8>
   1615c:	b	16160 <table_compare_ulong@@Base+0xbc>
   16160:	b	16164 <table_compare_ulong@@Base+0xc0>
   16164:	movw	r0, #0
   16168:	str	r0, [sp, #16]
   1616c:	ldr	r0, [sp, #16]
   16170:	add	sp, sp, #20
   16174:	bx	lr

00016178 <table_compare_llong@@Base>:
   16178:	sub	sp, sp, #48	; 0x30
   1617c:	str	r0, [sp, #40]	; 0x28
   16180:	str	r1, [sp, #36]	; 0x24
   16184:	ldr	r0, [sp, #40]	; 0x28
   16188:	movw	r1, #0
   1618c:	cmp	r0, r1
   16190:	bne	161bc <table_compare_llong@@Base+0x44>
   16194:	ldr	r0, [sp, #36]	; 0x24
   16198:	movw	r1, #0
   1619c:	cmp	r0, r1
   161a0:	bne	161b0 <table_compare_llong@@Base+0x38>
   161a4:	movw	r0, #0
   161a8:	str	r0, [sp, #44]	; 0x2c
   161ac:	b	16280 <table_compare_llong@@Base+0x108>
   161b0:	mvn	r0, #0
   161b4:	str	r0, [sp, #44]	; 0x2c
   161b8:	b	16280 <table_compare_llong@@Base+0x108>
   161bc:	ldr	r0, [sp, #36]	; 0x24
   161c0:	movw	r1, #0
   161c4:	cmp	r0, r1
   161c8:	bne	161d8 <table_compare_llong@@Base+0x60>
   161cc:	movw	r0, #1
   161d0:	str	r0, [sp, #44]	; 0x2c
   161d4:	b	16280 <table_compare_llong@@Base+0x108>
   161d8:	b	161dc <table_compare_llong@@Base+0x64>
   161dc:	b	161e0 <table_compare_llong@@Base+0x68>
   161e0:	ldr	r0, [sp, #40]	; 0x28
   161e4:	ldr	r1, [r0]
   161e8:	ldr	r0, [r0, #4]
   161ec:	str	r0, [sp, #28]
   161f0:	str	r1, [sp, #24]
   161f4:	ldr	r0, [sp, #36]	; 0x24
   161f8:	ldr	r1, [r0]
   161fc:	ldr	r0, [r0, #4]
   16200:	str	r0, [sp, #20]
   16204:	str	r1, [sp, #16]
   16208:	ldr	r0, [sp, #24]
   1620c:	ldr	r1, [sp, #28]
   16210:	ldr	r2, [sp, #16]
   16214:	ldr	r3, [sp, #20]
   16218:	subs	r0, r2, r0
   1621c:	sbcs	r1, r3, r1
   16220:	str	r0, [sp, #12]
   16224:	str	r1, [sp, #8]
   16228:	bge	1623c <table_compare_llong@@Base+0xc4>
   1622c:	b	16230 <table_compare_llong@@Base+0xb8>
   16230:	movw	r0, #1
   16234:	str	r0, [sp, #44]	; 0x2c
   16238:	b	16280 <table_compare_llong@@Base+0x108>
   1623c:	ldr	r0, [sp, #24]
   16240:	ldr	r1, [sp, #28]
   16244:	ldr	r2, [sp, #16]
   16248:	ldr	r3, [sp, #20]
   1624c:	subs	r0, r0, r2
   16250:	sbcs	r1, r1, r3
   16254:	str	r0, [sp, #4]
   16258:	str	r1, [sp]
   1625c:	bge	16270 <table_compare_llong@@Base+0xf8>
   16260:	b	16264 <table_compare_llong@@Base+0xec>
   16264:	mvn	r0, #0
   16268:	str	r0, [sp, #44]	; 0x2c
   1626c:	b	16280 <table_compare_llong@@Base+0x108>
   16270:	b	16274 <table_compare_llong@@Base+0xfc>
   16274:	b	16278 <table_compare_llong@@Base+0x100>
   16278:	movw	r0, #0
   1627c:	str	r0, [sp, #44]	; 0x2c
   16280:	ldr	r0, [sp, #44]	; 0x2c
   16284:	add	sp, sp, #48	; 0x30
   16288:	bx	lr

0001628c <table_compare_ullong@@Base>:
   1628c:	sub	sp, sp, #20
   16290:	str	r0, [sp, #12]
   16294:	str	r1, [sp, #8]
   16298:	ldr	r0, [sp, #12]
   1629c:	movw	r1, #0
   162a0:	cmp	r0, r1
   162a4:	bne	162d0 <table_compare_ullong@@Base+0x44>
   162a8:	ldr	r0, [sp, #8]
   162ac:	movw	r1, #0
   162b0:	cmp	r0, r1
   162b4:	bne	162c4 <table_compare_ullong@@Base+0x38>
   162b8:	movw	r0, #0
   162bc:	str	r0, [sp, #16]
   162c0:	b	16354 <table_compare_ullong@@Base+0xc8>
   162c4:	mvn	r0, #0
   162c8:	str	r0, [sp, #16]
   162cc:	b	16354 <table_compare_ullong@@Base+0xc8>
   162d0:	ldr	r0, [sp, #8]
   162d4:	movw	r1, #0
   162d8:	cmp	r0, r1
   162dc:	bne	162ec <table_compare_ullong@@Base+0x60>
   162e0:	movw	r0, #1
   162e4:	str	r0, [sp, #16]
   162e8:	b	16354 <table_compare_ullong@@Base+0xc8>
   162ec:	b	162f0 <table_compare_ullong@@Base+0x64>
   162f0:	b	162f4 <table_compare_ullong@@Base+0x68>
   162f4:	ldr	r0, [sp, #12]
   162f8:	ldr	r0, [r0]
   162fc:	str	r0, [sp, #4]
   16300:	ldr	r0, [sp, #8]
   16304:	ldr	r0, [r0]
   16308:	str	r0, [sp]
   1630c:	ldr	r0, [sp, #4]
   16310:	ldr	r1, [sp]
   16314:	cmp	r0, r1
   16318:	bls	16328 <table_compare_ullong@@Base+0x9c>
   1631c:	movw	r0, #1
   16320:	str	r0, [sp, #16]
   16324:	b	16354 <table_compare_ullong@@Base+0xc8>
   16328:	ldr	r0, [sp, #4]
   1632c:	ldr	r1, [sp]
   16330:	cmp	r0, r1
   16334:	bcs	16344 <table_compare_ullong@@Base+0xb8>
   16338:	mvn	r0, #0
   1633c:	str	r0, [sp, #16]
   16340:	b	16354 <table_compare_ullong@@Base+0xc8>
   16344:	b	16348 <table_compare_ullong@@Base+0xbc>
   16348:	b	1634c <table_compare_ullong@@Base+0xc0>
   1634c:	movw	r0, #0
   16350:	str	r0, [sp, #16]
   16354:	ldr	r0, [sp, #16]
   16358:	add	sp, sp, #20
   1635c:	bx	lr

00016360 <table_compare_float@@Base>:
   16360:	sub	sp, sp, #20
   16364:	str	r0, [sp, #12]
   16368:	str	r1, [sp, #8]
   1636c:	ldr	r0, [sp, #12]
   16370:	movw	r1, #0
   16374:	cmp	r0, r1
   16378:	bne	163a4 <table_compare_float@@Base+0x44>
   1637c:	ldr	r0, [sp, #8]
   16380:	movw	r1, #0
   16384:	cmp	r0, r1
   16388:	bne	16398 <table_compare_float@@Base+0x38>
   1638c:	movw	r0, #0
   16390:	str	r0, [sp, #16]
   16394:	b	16430 <table_compare_float@@Base+0xd0>
   16398:	mvn	r0, #0
   1639c:	str	r0, [sp, #16]
   163a0:	b	16430 <table_compare_float@@Base+0xd0>
   163a4:	ldr	r0, [sp, #8]
   163a8:	movw	r1, #0
   163ac:	cmp	r0, r1
   163b0:	bne	163c0 <table_compare_float@@Base+0x60>
   163b4:	movw	r0, #1
   163b8:	str	r0, [sp, #16]
   163bc:	b	16430 <table_compare_float@@Base+0xd0>
   163c0:	b	163c4 <table_compare_float@@Base+0x64>
   163c4:	b	163c8 <table_compare_float@@Base+0x68>
   163c8:	ldr	r0, [sp, #12]
   163cc:	vldr	s0, [r0]
   163d0:	vstr	s0, [sp, #4]
   163d4:	ldr	r0, [sp, #8]
   163d8:	vldr	s0, [r0]
   163dc:	vstr	s0, [sp]
   163e0:	vldr	s0, [sp, #4]
   163e4:	vldr	s2, [sp]
   163e8:	vcmpe.f32	s0, s2
   163ec:	vmrs	APSR_nzcv, fpscr
   163f0:	ble	16400 <table_compare_float@@Base+0xa0>
   163f4:	movw	r0, #1
   163f8:	str	r0, [sp, #16]
   163fc:	b	16430 <table_compare_float@@Base+0xd0>
   16400:	vldr	s0, [sp, #4]
   16404:	vldr	s2, [sp]
   16408:	vcmpe.f32	s0, s2
   1640c:	vmrs	APSR_nzcv, fpscr
   16410:	bpl	16420 <table_compare_float@@Base+0xc0>
   16414:	mvn	r0, #0
   16418:	str	r0, [sp, #16]
   1641c:	b	16430 <table_compare_float@@Base+0xd0>
   16420:	b	16424 <table_compare_float@@Base+0xc4>
   16424:	b	16428 <table_compare_float@@Base+0xc8>
   16428:	movw	r0, #0
   1642c:	str	r0, [sp, #16]
   16430:	ldr	r0, [sp, #16]
   16434:	add	sp, sp, #20
   16438:	bx	lr

0001643c <table_compare_double@@Base>:
   1643c:	sub	sp, sp, #32
   16440:	str	r0, [sp, #24]
   16444:	str	r1, [sp, #20]
   16448:	ldr	r0, [sp, #24]
   1644c:	movw	r1, #0
   16450:	cmp	r0, r1
   16454:	bne	16480 <table_compare_double@@Base+0x44>
   16458:	ldr	r0, [sp, #20]
   1645c:	movw	r1, #0
   16460:	cmp	r0, r1
   16464:	bne	16474 <table_compare_double@@Base+0x38>
   16468:	movw	r0, #0
   1646c:	str	r0, [sp, #28]
   16470:	b	1650c <table_compare_double@@Base+0xd0>
   16474:	mvn	r0, #0
   16478:	str	r0, [sp, #28]
   1647c:	b	1650c <table_compare_double@@Base+0xd0>
   16480:	ldr	r0, [sp, #20]
   16484:	movw	r1, #0
   16488:	cmp	r0, r1
   1648c:	bne	1649c <table_compare_double@@Base+0x60>
   16490:	movw	r0, #1
   16494:	str	r0, [sp, #28]
   16498:	b	1650c <table_compare_double@@Base+0xd0>
   1649c:	b	164a0 <table_compare_double@@Base+0x64>
   164a0:	b	164a4 <table_compare_double@@Base+0x68>
   164a4:	ldr	r0, [sp, #24]
   164a8:	vldr	d16, [r0]
   164ac:	vstr	d16, [sp, #8]
   164b0:	ldr	r0, [sp, #20]
   164b4:	vldr	d16, [r0]
   164b8:	vstr	d16, [sp]
   164bc:	vldr	d16, [sp, #8]
   164c0:	vldr	d17, [sp]
   164c4:	vcmpe.f64	d16, d17
   164c8:	vmrs	APSR_nzcv, fpscr
   164cc:	ble	164dc <table_compare_double@@Base+0xa0>
   164d0:	movw	r0, #1
   164d4:	str	r0, [sp, #28]
   164d8:	b	1650c <table_compare_double@@Base+0xd0>
   164dc:	vldr	d16, [sp, #8]
   164e0:	vldr	d17, [sp]
   164e4:	vcmpe.f64	d16, d17
   164e8:	vmrs	APSR_nzcv, fpscr
   164ec:	bpl	164fc <table_compare_double@@Base+0xc0>
   164f0:	mvn	r0, #0
   164f4:	str	r0, [sp, #28]
   164f8:	b	1650c <table_compare_double@@Base+0xd0>
   164fc:	b	16500 <table_compare_double@@Base+0xc4>
   16500:	b	16504 <table_compare_double@@Base+0xc8>
   16504:	movw	r0, #0
   16508:	str	r0, [sp, #28]
   1650c:	ldr	r0, [sp, #28]
   16510:	add	sp, sp, #32
   16514:	bx	lr

00016518 <table_compare_ldouble@@Base>:
   16518:	sub	sp, sp, #32
   1651c:	str	r0, [sp, #24]
   16520:	str	r1, [sp, #20]
   16524:	ldr	r0, [sp, #24]
   16528:	movw	r1, #0
   1652c:	cmp	r0, r1
   16530:	bne	1655c <table_compare_ldouble@@Base+0x44>
   16534:	ldr	r0, [sp, #20]
   16538:	movw	r1, #0
   1653c:	cmp	r0, r1
   16540:	bne	16550 <table_compare_ldouble@@Base+0x38>
   16544:	movw	r0, #0
   16548:	str	r0, [sp, #28]
   1654c:	b	165e8 <table_compare_ldouble@@Base+0xd0>
   16550:	mvn	r0, #0
   16554:	str	r0, [sp, #28]
   16558:	b	165e8 <table_compare_ldouble@@Base+0xd0>
   1655c:	ldr	r0, [sp, #20]
   16560:	movw	r1, #0
   16564:	cmp	r0, r1
   16568:	bne	16578 <table_compare_ldouble@@Base+0x60>
   1656c:	movw	r0, #1
   16570:	str	r0, [sp, #28]
   16574:	b	165e8 <table_compare_ldouble@@Base+0xd0>
   16578:	b	1657c <table_compare_ldouble@@Base+0x64>
   1657c:	b	16580 <table_compare_ldouble@@Base+0x68>
   16580:	ldr	r0, [sp, #24]
   16584:	vldr	d16, [r0]
   16588:	vstr	d16, [sp, #8]
   1658c:	ldr	r0, [sp, #20]
   16590:	vldr	d16, [r0]
   16594:	vstr	d16, [sp]
   16598:	vldr	d16, [sp, #8]
   1659c:	vldr	d17, [sp]
   165a0:	vcmpe.f64	d16, d17
   165a4:	vmrs	APSR_nzcv, fpscr
   165a8:	ble	165b8 <table_compare_ldouble@@Base+0xa0>
   165ac:	movw	r0, #1
   165b0:	str	r0, [sp, #28]
   165b4:	b	165e8 <table_compare_ldouble@@Base+0xd0>
   165b8:	vldr	d16, [sp, #8]
   165bc:	vldr	d17, [sp]
   165c0:	vcmpe.f64	d16, d17
   165c4:	vmrs	APSR_nzcv, fpscr
   165c8:	bpl	165d8 <table_compare_ldouble@@Base+0xc0>
   165cc:	mvn	r0, #0
   165d0:	str	r0, [sp, #28]
   165d4:	b	165e8 <table_compare_ldouble@@Base+0xd0>
   165d8:	b	165dc <table_compare_ldouble@@Base+0xc4>
   165dc:	b	165e0 <table_compare_ldouble@@Base+0xc8>
   165e0:	movw	r0, #0
   165e4:	str	r0, [sp, #28]
   165e8:	ldr	r0, [sp, #28]
   165ec:	add	sp, sp, #32
   165f0:	bx	lr

000165f4 <table_compare_char@@Base>:
   165f4:	sub	sp, sp, #16
   165f8:	str	r0, [sp, #8]
   165fc:	str	r1, [sp, #4]
   16600:	ldr	r0, [sp, #8]
   16604:	movw	r1, #0
   16608:	cmp	r0, r1
   1660c:	bne	16638 <table_compare_char@@Base+0x44>
   16610:	ldr	r0, [sp, #4]
   16614:	movw	r1, #0
   16618:	cmp	r0, r1
   1661c:	bne	1662c <table_compare_char@@Base+0x38>
   16620:	movw	r0, #0
   16624:	str	r0, [sp, #12]
   16628:	b	166bc <table_compare_char@@Base+0xc8>
   1662c:	mvn	r0, #0
   16630:	str	r0, [sp, #12]
   16634:	b	166bc <table_compare_char@@Base+0xc8>
   16638:	ldr	r0, [sp, #4]
   1663c:	movw	r1, #0
   16640:	cmp	r0, r1
   16644:	bne	16654 <table_compare_char@@Base+0x60>
   16648:	movw	r0, #1
   1664c:	str	r0, [sp, #12]
   16650:	b	166bc <table_compare_char@@Base+0xc8>
   16654:	b	16658 <table_compare_char@@Base+0x64>
   16658:	b	1665c <table_compare_char@@Base+0x68>
   1665c:	ldr	r0, [sp, #8]
   16660:	ldrb	r0, [r0]
   16664:	strb	r0, [sp, #3]
   16668:	ldr	r0, [sp, #4]
   1666c:	ldrb	r0, [r0]
   16670:	strb	r0, [sp, #2]
   16674:	ldrb	r0, [sp, #3]
   16678:	ldrb	r1, [sp, #2]
   1667c:	cmp	r0, r1
   16680:	ble	16690 <table_compare_char@@Base+0x9c>
   16684:	movw	r0, #1
   16688:	str	r0, [sp, #12]
   1668c:	b	166bc <table_compare_char@@Base+0xc8>
   16690:	ldrb	r0, [sp, #3]
   16694:	ldrb	r1, [sp, #2]
   16698:	cmp	r0, r1
   1669c:	bge	166ac <table_compare_char@@Base+0xb8>
   166a0:	mvn	r0, #0
   166a4:	str	r0, [sp, #12]
   166a8:	b	166bc <table_compare_char@@Base+0xc8>
   166ac:	b	166b0 <table_compare_char@@Base+0xbc>
   166b0:	b	166b4 <table_compare_char@@Base+0xc0>
   166b4:	movw	r0, #0
   166b8:	str	r0, [sp, #12]
   166bc:	ldr	r0, [sp, #12]
   166c0:	add	sp, sp, #16
   166c4:	bx	lr

000166c8 <table_compare_uchar@@Base>:
   166c8:	sub	sp, sp, #16
   166cc:	str	r0, [sp, #8]
   166d0:	str	r1, [sp, #4]
   166d4:	ldr	r0, [sp, #8]
   166d8:	movw	r1, #0
   166dc:	cmp	r0, r1
   166e0:	bne	1670c <table_compare_uchar@@Base+0x44>
   166e4:	ldr	r0, [sp, #4]
   166e8:	movw	r1, #0
   166ec:	cmp	r0, r1
   166f0:	bne	16700 <table_compare_uchar@@Base+0x38>
   166f4:	movw	r0, #0
   166f8:	str	r0, [sp, #12]
   166fc:	b	16790 <table_compare_uchar@@Base+0xc8>
   16700:	mvn	r0, #0
   16704:	str	r0, [sp, #12]
   16708:	b	16790 <table_compare_uchar@@Base+0xc8>
   1670c:	ldr	r0, [sp, #4]
   16710:	movw	r1, #0
   16714:	cmp	r0, r1
   16718:	bne	16728 <table_compare_uchar@@Base+0x60>
   1671c:	movw	r0, #1
   16720:	str	r0, [sp, #12]
   16724:	b	16790 <table_compare_uchar@@Base+0xc8>
   16728:	b	1672c <table_compare_uchar@@Base+0x64>
   1672c:	b	16730 <table_compare_uchar@@Base+0x68>
   16730:	ldr	r0, [sp, #8]
   16734:	ldrb	r0, [r0]
   16738:	strb	r0, [sp, #3]
   1673c:	ldr	r0, [sp, #4]
   16740:	ldrb	r0, [r0]
   16744:	strb	r0, [sp, #2]
   16748:	ldrb	r0, [sp, #3]
   1674c:	ldrb	r1, [sp, #2]
   16750:	cmp	r0, r1
   16754:	ble	16764 <table_compare_uchar@@Base+0x9c>
   16758:	movw	r0, #1
   1675c:	str	r0, [sp, #12]
   16760:	b	16790 <table_compare_uchar@@Base+0xc8>
   16764:	ldrb	r0, [sp, #3]
   16768:	ldrb	r1, [sp, #2]
   1676c:	cmp	r0, r1
   16770:	bge	16780 <table_compare_uchar@@Base+0xb8>
   16774:	mvn	r0, #0
   16778:	str	r0, [sp, #12]
   1677c:	b	16790 <table_compare_uchar@@Base+0xc8>
   16780:	b	16784 <table_compare_uchar@@Base+0xbc>
   16784:	b	16788 <table_compare_uchar@@Base+0xc0>
   16788:	movw	r0, #0
   1678c:	str	r0, [sp, #12]
   16790:	ldr	r0, [sp, #12]
   16794:	add	sp, sp, #16
   16798:	bx	lr

0001679c <table_compare_string@@Base>:
   1679c:	push	{fp, lr}
   167a0:	mov	fp, sp
   167a4:	sub	sp, sp, #24
   167a8:	str	r0, [fp, #-8]
   167ac:	str	r1, [sp, #12]
   167b0:	ldr	r0, [fp, #-8]
   167b4:	movw	r1, #0
   167b8:	cmp	r0, r1
   167bc:	bne	167e8 <table_compare_string@@Base+0x4c>
   167c0:	ldr	r0, [sp, #12]
   167c4:	movw	r1, #0
   167c8:	cmp	r0, r1
   167cc:	bne	167dc <table_compare_string@@Base+0x40>
   167d0:	movw	r0, #0
   167d4:	str	r0, [fp, #-4]
   167d8:	b	1682c <table_compare_string@@Base+0x90>
   167dc:	mvn	r0, #0
   167e0:	str	r0, [fp, #-4]
   167e4:	b	1682c <table_compare_string@@Base+0x90>
   167e8:	ldr	r0, [sp, #12]
   167ec:	movw	r1, #0
   167f0:	cmp	r0, r1
   167f4:	bne	16804 <table_compare_string@@Base+0x68>
   167f8:	movw	r0, #1
   167fc:	str	r0, [fp, #-4]
   16800:	b	1682c <table_compare_string@@Base+0x90>
   16804:	b	16808 <table_compare_string@@Base+0x6c>
   16808:	b	1680c <table_compare_string@@Base+0x70>
   1680c:	ldr	r0, [fp, #-8]
   16810:	str	r0, [sp, #8]
   16814:	ldr	r0, [sp, #12]
   16818:	str	r0, [sp, #4]
   1681c:	ldr	r0, [sp, #8]
   16820:	ldr	r1, [sp, #4]
   16824:	bl	11f88 <strcmp@plt>
   16828:	str	r0, [fp, #-4]
   1682c:	ldr	r0, [fp, #-4]
   16830:	mov	sp, fp
   16834:	pop	{fp, pc}

00016838 <table_compare_ptr@@Base>:
   16838:	sub	sp, sp, #12
   1683c:	str	r0, [sp, #4]
   16840:	str	r1, [sp]
   16844:	ldr	r0, [sp, #4]
   16848:	ldr	r1, [sp]
   1684c:	cmp	r0, r1
   16850:	bls	16860 <table_compare_ptr@@Base+0x28>
   16854:	movw	r0, #1
   16858:	str	r0, [sp, #8]
   1685c:	b	16888 <table_compare_ptr@@Base+0x50>
   16860:	ldr	r0, [sp, #4]
   16864:	ldr	r1, [sp]
   16868:	cmp	r0, r1
   1686c:	bcs	1687c <table_compare_ptr@@Base+0x44>
   16870:	mvn	r0, #0
   16874:	str	r0, [sp, #8]
   16878:	b	16888 <table_compare_ptr@@Base+0x50>
   1687c:	b	16880 <table_compare_ptr@@Base+0x48>
   16880:	movw	r0, #0
   16884:	str	r0, [sp, #8]
   16888:	ldr	r0, [sp, #8]
   1688c:	add	sp, sp, #12
   16890:	bx	lr

00016894 <table_get_default_compare_function_for_data_type@@Base>:
   16894:	sub	sp, sp, #12
   16898:	str	r0, [sp, #8]
   1689c:	mov	r0, #0
   168a0:	str	r0, [sp, #4]
   168a4:	ldr	r0, [sp, #8]
   168a8:	cmp	r0, #23
   168ac:	str	r0, [sp]
   168b0:	bhi	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   168b4:	add	r0, pc, #8
   168b8:	ldr	r1, [sp]
   168bc:	ldr	r2, [r0, r1, lsl #2]
   168c0:	add	pc, r0, r2
   168c4:	andeq	r0, r0, r0, rrx
   168c8:	andeq	r0, r0, r0, ror r0
   168cc:	andeq	r0, r0, r0, lsl #1
   168d0:	muleq	r0, r0, r0
   168d4:	andeq	r0, r0, r0, lsr #1
   168d8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   168dc:	andeq	r0, r0, r0, asr #1
   168e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   168e4:	andeq	r0, r0, r0, ror #1
   168e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   168ec:	andeq	r0, r0, r0, lsl #2
   168f0:	andeq	r0, r0, r0, lsl r1
   168f4:	andeq	r0, r0, r0, lsr #2
   168f8:	andeq	r0, r0, r0, lsr r1
   168fc:	andeq	r0, r0, r0, asr #2
   16900:	andeq	r0, r0, r0, asr r1
   16904:	andeq	r0, r0, r0, ror r1
   16908:	andeq	r0, r0, r0, lsl #3
   1690c:	muleq	r0, r0, r1
   16910:			; <UNDEFINED> instruction: 0x000001b0
   16914:	andeq	r0, r0, r0, asr #3
   16918:	andeq	r0, r0, r0, ror #2
   1691c:	andeq	r0, r0, r0, lsr #3
   16920:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16924:	ldr	r0, [pc, #476]	; 16b08 <table_get_default_compare_function_for_data_type@@Base+0x274>
   16928:	ldr	r0, [pc, r0]
   1692c:	str	r0, [sp, #4]
   16930:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16934:	ldr	r0, [pc, #456]	; 16b04 <table_get_default_compare_function_for_data_type@@Base+0x270>
   16938:	ldr	r0, [pc, r0]
   1693c:	str	r0, [sp, #4]
   16940:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16944:	ldr	r0, [pc, #436]	; 16b00 <table_get_default_compare_function_for_data_type@@Base+0x26c>
   16948:	ldr	r0, [pc, r0]
   1694c:	str	r0, [sp, #4]
   16950:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16954:	ldr	r0, [pc, #416]	; 16afc <table_get_default_compare_function_for_data_type@@Base+0x268>
   16958:	ldr	r0, [pc, r0]
   1695c:	str	r0, [sp, #4]
   16960:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16964:	ldr	r0, [pc, #396]	; 16af8 <table_get_default_compare_function_for_data_type@@Base+0x264>
   16968:	ldr	r0, [pc, r0]
   1696c:	str	r0, [sp, #4]
   16970:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16974:	ldr	r0, [pc, #376]	; 16af4 <table_get_default_compare_function_for_data_type@@Base+0x260>
   16978:	ldr	r0, [pc, r0]
   1697c:	str	r0, [sp, #4]
   16980:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16984:	ldr	r0, [pc, #356]	; 16af0 <table_get_default_compare_function_for_data_type@@Base+0x25c>
   16988:	ldr	r0, [pc, r0]
   1698c:	str	r0, [sp, #4]
   16990:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16994:	ldr	r0, [pc, #336]	; 16aec <table_get_default_compare_function_for_data_type@@Base+0x258>
   16998:	ldr	r0, [pc, r0]
   1699c:	str	r0, [sp, #4]
   169a0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169a4:	ldr	r0, [pc, #316]	; 16ae8 <table_get_default_compare_function_for_data_type@@Base+0x254>
   169a8:	ldr	r0, [pc, r0]
   169ac:	str	r0, [sp, #4]
   169b0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169b4:	ldr	r0, [pc, #296]	; 16ae4 <table_get_default_compare_function_for_data_type@@Base+0x250>
   169b8:	ldr	r0, [pc, r0]
   169bc:	str	r0, [sp, #4]
   169c0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169c4:	ldr	r0, [pc, #276]	; 16ae0 <table_get_default_compare_function_for_data_type@@Base+0x24c>
   169c8:	ldr	r0, [pc, r0]
   169cc:	str	r0, [sp, #4]
   169d0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169d4:	ldr	r0, [pc, #256]	; 16adc <table_get_default_compare_function_for_data_type@@Base+0x248>
   169d8:	ldr	r0, [pc, r0]
   169dc:	str	r0, [sp, #4]
   169e0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169e4:	ldr	r0, [pc, #236]	; 16ad8 <table_get_default_compare_function_for_data_type@@Base+0x244>
   169e8:	ldr	r0, [pc, r0]
   169ec:	str	r0, [sp, #4]
   169f0:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   169f4:	ldr	r0, [pc, #216]	; 16ad4 <table_get_default_compare_function_for_data_type@@Base+0x240>
   169f8:	ldr	r0, [pc, r0]
   169fc:	str	r0, [sp, #4]
   16a00:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a04:	ldr	r0, [pc, #196]	; 16ad0 <table_get_default_compare_function_for_data_type@@Base+0x23c>
   16a08:	ldr	r0, [pc, r0]
   16a0c:	str	r0, [sp, #4]
   16a10:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a14:	ldr	r0, [pc, #176]	; 16acc <table_get_default_compare_function_for_data_type@@Base+0x238>
   16a18:	ldr	r0, [pc, r0]
   16a1c:	str	r0, [sp, #4]
   16a20:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a24:	ldr	r0, [pc, #156]	; 16ac8 <table_get_default_compare_function_for_data_type@@Base+0x234>
   16a28:	ldr	r0, [pc, r0]
   16a2c:	str	r0, [sp, #4]
   16a30:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a34:	ldr	r0, [pc, #136]	; 16ac4 <table_get_default_compare_function_for_data_type@@Base+0x230>
   16a38:	ldr	r0, [pc, r0]
   16a3c:	str	r0, [sp, #4]
   16a40:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a44:	ldr	r0, [pc, #116]	; 16ac0 <table_get_default_compare_function_for_data_type@@Base+0x22c>
   16a48:	ldr	r0, [pc, r0]
   16a4c:	str	r0, [sp, #4]
   16a50:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a54:	ldr	r0, [pc, #96]	; 16abc <table_get_default_compare_function_for_data_type@@Base+0x228>
   16a58:	ldr	r0, [pc, r0]
   16a5c:	str	r0, [sp, #4]
   16a60:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a64:	ldr	r0, [pc, #76]	; 16ab8 <table_get_default_compare_function_for_data_type@@Base+0x224>
   16a68:	ldr	r0, [pc, r0]
   16a6c:	str	r0, [sp, #4]
   16a70:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a74:	ldr	r0, [pc, #56]	; 16ab4 <table_get_default_compare_function_for_data_type@@Base+0x220>
   16a78:	ldr	r0, [pc, r0]
   16a7c:	str	r0, [sp, #4]
   16a80:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a84:	ldr	r0, [pc, #36]	; 16ab0 <table_get_default_compare_function_for_data_type@@Base+0x21c>
   16a88:	ldr	r0, [pc, r0]
   16a8c:	str	r0, [sp, #4]
   16a90:	b	16aa0 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   16a94:	ldr	r0, [pc, #16]	; 16aac <table_get_default_compare_function_for_data_type@@Base+0x218>
   16a98:	ldr	r0, [pc, r0]
   16a9c:	str	r0, [sp, #4]
   16aa0:	ldr	r0, [sp, #4]
   16aa4:	add	sp, sp, #12
   16aa8:	bx	lr
   16aac:	ldrdeq	r3, [r1], -ip
   16ab0:	andeq	r3, r1, ip, lsl r6
   16ab4:	ldrdeq	r3, [r1], -ip
   16ab8:	andeq	r3, r1, r8, ror #11
   16abc:	strdeq	r3, [r1], -r4
   16ac0:	andeq	r3, r1, r0, lsl r6
   16ac4:	andeq	r3, r1, r4, lsr #12
   16ac8:	andeq	r3, r1, r4, ror r6
   16acc:	andeq	r3, r1, r4, ror r6
   16ad0:	andeq	r3, r1, ip, ror r6
   16ad4:	muleq	r1, r0, r6
   16ad8:	muleq	r1, r8, r6
   16adc:	andeq	r3, r1, r8, lsl #13
   16ae0:	andeq	r3, r1, r0, lsr #13
   16ae4:	andeq	r3, r1, r0, asr #13
   16ae8:	strdeq	r3, [r1], -r8
   16aec:	strdeq	r3, [r1], -ip
   16af0:	strdeq	r3, [r1], -r4
   16af4:	andeq	r3, r1, ip, ror #13
   16af8:	andeq	r3, r1, r0, lsr r7
   16afc:	andeq	r3, r1, r8, lsr r7
   16b00:	andeq	r3, r1, r0, lsl #14
   16b04:	andeq	r3, r1, r0, ror r7
   16b08:	andeq	r3, r1, r8, asr #14

00016b0c <table_get@@Base>:
   16b0c:	push	{fp, lr}
   16b10:	mov	fp, sp
   16b14:	sub	sp, sp, #16
   16b18:	str	r0, [fp, #-4]
   16b1c:	str	r1, [sp, #8]
   16b20:	str	r2, [sp, #4]
   16b24:	ldr	r0, [fp, #-4]
   16b28:	ldr	r1, [sp, #8]
   16b2c:	ldr	r2, [sp, #4]
   16b30:	bl	136dc <table_get_cell_ptr@@Base>
   16b34:	ldr	r0, [r0]
   16b38:	mov	sp, fp
   16b3c:	pop	{fp, pc}

00016b40 <table_get_bool@@Base>:
   16b40:	push	{fp, lr}
   16b44:	mov	fp, sp
   16b48:	sub	sp, sp, #16
   16b4c:	str	r0, [fp, #-4]
   16b50:	str	r1, [sp, #8]
   16b54:	str	r2, [sp, #4]
   16b58:	ldr	r0, [fp, #-4]
   16b5c:	ldr	r1, [sp, #8]
   16b60:	ldr	r2, [sp, #4]
   16b64:	bl	16b0c <table_get@@Base>
   16b68:	ldrb	r0, [r0]
   16b6c:	and	r0, r0, #1
   16b70:	mov	sp, fp
   16b74:	pop	{fp, pc}

00016b78 <table_get_int@@Base>:
   16b78:	push	{fp, lr}
   16b7c:	mov	fp, sp
   16b80:	sub	sp, sp, #16
   16b84:	str	r0, [fp, #-4]
   16b88:	str	r1, [sp, #8]
   16b8c:	str	r2, [sp, #4]
   16b90:	ldr	r0, [fp, #-4]
   16b94:	ldr	r1, [sp, #8]
   16b98:	ldr	r2, [sp, #4]
   16b9c:	bl	16b0c <table_get@@Base>
   16ba0:	ldr	r0, [r0]
   16ba4:	mov	sp, fp
   16ba8:	pop	{fp, pc}

00016bac <table_get_uint@@Base>:
   16bac:	push	{fp, lr}
   16bb0:	mov	fp, sp
   16bb4:	sub	sp, sp, #16
   16bb8:	str	r0, [fp, #-4]
   16bbc:	str	r1, [sp, #8]
   16bc0:	str	r2, [sp, #4]
   16bc4:	ldr	r0, [fp, #-4]
   16bc8:	ldr	r1, [sp, #8]
   16bcc:	ldr	r2, [sp, #4]
   16bd0:	bl	16b0c <table_get@@Base>
   16bd4:	ldr	r0, [r0]
   16bd8:	mov	sp, fp
   16bdc:	pop	{fp, pc}

00016be0 <table_get_int8@@Base>:
   16be0:	push	{fp, lr}
   16be4:	mov	fp, sp
   16be8:	sub	sp, sp, #16
   16bec:	str	r0, [fp, #-4]
   16bf0:	str	r1, [sp, #8]
   16bf4:	str	r2, [sp, #4]
   16bf8:	ldr	r0, [fp, #-4]
   16bfc:	ldr	r1, [sp, #8]
   16c00:	ldr	r2, [sp, #4]
   16c04:	bl	16b0c <table_get@@Base>
   16c08:	ldrsb	r0, [r0]
   16c0c:	mov	sp, fp
   16c10:	pop	{fp, pc}

00016c14 <table_get_uint8@@Base>:
   16c14:	push	{fp, lr}
   16c18:	mov	fp, sp
   16c1c:	sub	sp, sp, #16
   16c20:	str	r0, [fp, #-4]
   16c24:	str	r1, [sp, #8]
   16c28:	str	r2, [sp, #4]
   16c2c:	ldr	r0, [fp, #-4]
   16c30:	ldr	r1, [sp, #8]
   16c34:	ldr	r2, [sp, #4]
   16c38:	bl	16b0c <table_get@@Base>
   16c3c:	ldrb	r0, [r0]
   16c40:	mov	sp, fp
   16c44:	pop	{fp, pc}

00016c48 <table_get_int16@@Base>:
   16c48:	push	{fp, lr}
   16c4c:	mov	fp, sp
   16c50:	sub	sp, sp, #16
   16c54:	str	r0, [fp, #-4]
   16c58:	str	r1, [sp, #8]
   16c5c:	str	r2, [sp, #4]
   16c60:	ldr	r0, [fp, #-4]
   16c64:	ldr	r1, [sp, #8]
   16c68:	ldr	r2, [sp, #4]
   16c6c:	bl	16b0c <table_get@@Base>
   16c70:	ldrsh	r0, [r0]
   16c74:	mov	sp, fp
   16c78:	pop	{fp, pc}

00016c7c <table_get_uint16@@Base>:
   16c7c:	push	{fp, lr}
   16c80:	mov	fp, sp
   16c84:	sub	sp, sp, #16
   16c88:	str	r0, [fp, #-4]
   16c8c:	str	r1, [sp, #8]
   16c90:	str	r2, [sp, #4]
   16c94:	ldr	r0, [fp, #-4]
   16c98:	ldr	r1, [sp, #8]
   16c9c:	ldr	r2, [sp, #4]
   16ca0:	bl	16b0c <table_get@@Base>
   16ca4:	ldrh	r0, [r0]
   16ca8:	mov	sp, fp
   16cac:	pop	{fp, pc}

00016cb0 <table_get_int32@@Base>:
   16cb0:	push	{fp, lr}
   16cb4:	mov	fp, sp
   16cb8:	sub	sp, sp, #16
   16cbc:	str	r0, [fp, #-4]
   16cc0:	str	r1, [sp, #8]
   16cc4:	str	r2, [sp, #4]
   16cc8:	ldr	r0, [fp, #-4]
   16ccc:	ldr	r1, [sp, #8]
   16cd0:	ldr	r2, [sp, #4]
   16cd4:	bl	16b0c <table_get@@Base>
   16cd8:	ldr	r0, [r0]
   16cdc:	mov	sp, fp
   16ce0:	pop	{fp, pc}

00016ce4 <table_get_uint32@@Base>:
   16ce4:	push	{fp, lr}
   16ce8:	mov	fp, sp
   16cec:	sub	sp, sp, #16
   16cf0:	str	r0, [fp, #-4]
   16cf4:	str	r1, [sp, #8]
   16cf8:	str	r2, [sp, #4]
   16cfc:	ldr	r0, [fp, #-4]
   16d00:	ldr	r1, [sp, #8]
   16d04:	ldr	r2, [sp, #4]
   16d08:	bl	16b0c <table_get@@Base>
   16d0c:	ldr	r0, [r0]
   16d10:	mov	sp, fp
   16d14:	pop	{fp, pc}

00016d18 <table_get_int64@@Base>:
   16d18:	push	{fp, lr}
   16d1c:	mov	fp, sp
   16d20:	sub	sp, sp, #16
   16d24:	str	r0, [fp, #-4]
   16d28:	str	r1, [sp, #8]
   16d2c:	str	r2, [sp, #4]
   16d30:	ldr	r0, [fp, #-4]
   16d34:	ldr	r1, [sp, #8]
   16d38:	ldr	r2, [sp, #4]
   16d3c:	bl	16b0c <table_get@@Base>
   16d40:	ldr	r1, [r0]
   16d44:	ldr	r0, [r0, #4]
   16d48:	str	r0, [sp]
   16d4c:	mov	r0, r1
   16d50:	ldr	r1, [sp]
   16d54:	mov	sp, fp
   16d58:	pop	{fp, pc}

00016d5c <table_get_uint64@@Base>:
   16d5c:	push	{fp, lr}
   16d60:	mov	fp, sp
   16d64:	sub	sp, sp, #16
   16d68:	str	r0, [fp, #-4]
   16d6c:	str	r1, [sp, #8]
   16d70:	str	r2, [sp, #4]
   16d74:	ldr	r0, [fp, #-4]
   16d78:	ldr	r1, [sp, #8]
   16d7c:	ldr	r2, [sp, #4]
   16d80:	bl	16b0c <table_get@@Base>
   16d84:	ldr	r1, [r0]
   16d88:	ldr	r0, [r0, #4]
   16d8c:	str	r0, [sp]
   16d90:	mov	r0, r1
   16d94:	ldr	r1, [sp]
   16d98:	mov	sp, fp
   16d9c:	pop	{fp, pc}

00016da0 <table_get_short@@Base>:
   16da0:	push	{fp, lr}
   16da4:	mov	fp, sp
   16da8:	sub	sp, sp, #16
   16dac:	str	r0, [fp, #-4]
   16db0:	str	r1, [sp, #8]
   16db4:	str	r2, [sp, #4]
   16db8:	ldr	r0, [fp, #-4]
   16dbc:	ldr	r1, [sp, #8]
   16dc0:	ldr	r2, [sp, #4]
   16dc4:	bl	16b0c <table_get@@Base>
   16dc8:	ldrsh	r0, [r0]
   16dcc:	mov	sp, fp
   16dd0:	pop	{fp, pc}

00016dd4 <table_get_ushort@@Base>:
   16dd4:	push	{fp, lr}
   16dd8:	mov	fp, sp
   16ddc:	sub	sp, sp, #16
   16de0:	str	r0, [fp, #-4]
   16de4:	str	r1, [sp, #8]
   16de8:	str	r2, [sp, #4]
   16dec:	ldr	r0, [fp, #-4]
   16df0:	ldr	r1, [sp, #8]
   16df4:	ldr	r2, [sp, #4]
   16df8:	bl	16b0c <table_get@@Base>
   16dfc:	ldrh	r0, [r0]
   16e00:	mov	sp, fp
   16e04:	pop	{fp, pc}

00016e08 <table_get_long@@Base>:
   16e08:	push	{fp, lr}
   16e0c:	mov	fp, sp
   16e10:	sub	sp, sp, #16
   16e14:	str	r0, [fp, #-4]
   16e18:	str	r1, [sp, #8]
   16e1c:	str	r2, [sp, #4]
   16e20:	ldr	r0, [fp, #-4]
   16e24:	ldr	r1, [sp, #8]
   16e28:	ldr	r2, [sp, #4]
   16e2c:	bl	16b0c <table_get@@Base>
   16e30:	ldr	r0, [r0]
   16e34:	mov	sp, fp
   16e38:	pop	{fp, pc}

00016e3c <table_get_ulong@@Base>:
   16e3c:	push	{fp, lr}
   16e40:	mov	fp, sp
   16e44:	sub	sp, sp, #16
   16e48:	str	r0, [fp, #-4]
   16e4c:	str	r1, [sp, #8]
   16e50:	str	r2, [sp, #4]
   16e54:	ldr	r0, [fp, #-4]
   16e58:	ldr	r1, [sp, #8]
   16e5c:	ldr	r2, [sp, #4]
   16e60:	bl	16b0c <table_get@@Base>
   16e64:	ldr	r0, [r0]
   16e68:	mov	sp, fp
   16e6c:	pop	{fp, pc}

00016e70 <table_get_llong@@Base>:
   16e70:	push	{fp, lr}
   16e74:	mov	fp, sp
   16e78:	sub	sp, sp, #16
   16e7c:	str	r0, [fp, #-4]
   16e80:	str	r1, [sp, #8]
   16e84:	str	r2, [sp, #4]
   16e88:	ldr	r0, [fp, #-4]
   16e8c:	ldr	r1, [sp, #8]
   16e90:	ldr	r2, [sp, #4]
   16e94:	bl	16b0c <table_get@@Base>
   16e98:	ldr	r1, [r0]
   16e9c:	ldr	r0, [r0, #4]
   16ea0:	str	r0, [sp]
   16ea4:	mov	r0, r1
   16ea8:	ldr	r1, [sp]
   16eac:	mov	sp, fp
   16eb0:	pop	{fp, pc}

00016eb4 <table_get_ullong@@Base>:
   16eb4:	push	{fp, lr}
   16eb8:	mov	fp, sp
   16ebc:	sub	sp, sp, #16
   16ec0:	str	r0, [fp, #-4]
   16ec4:	str	r1, [sp, #8]
   16ec8:	str	r2, [sp, #4]
   16ecc:	ldr	r0, [fp, #-4]
   16ed0:	ldr	r1, [sp, #8]
   16ed4:	ldr	r2, [sp, #4]
   16ed8:	bl	16b0c <table_get@@Base>
   16edc:	ldr	r1, [r0]
   16ee0:	ldr	r0, [r0, #4]
   16ee4:	str	r0, [sp]
   16ee8:	mov	r0, r1
   16eec:	ldr	r1, [sp]
   16ef0:	mov	sp, fp
   16ef4:	pop	{fp, pc}

00016ef8 <table_get_float@@Base>:
   16ef8:	push	{fp, lr}
   16efc:	mov	fp, sp
   16f00:	sub	sp, sp, #16
   16f04:	str	r0, [fp, #-4]
   16f08:	str	r1, [sp, #8]
   16f0c:	str	r2, [sp, #4]
   16f10:	ldr	r0, [fp, #-4]
   16f14:	ldr	r1, [sp, #8]
   16f18:	ldr	r2, [sp, #4]
   16f1c:	bl	16b0c <table_get@@Base>
   16f20:	vldr	s0, [r0]
   16f24:	mov	sp, fp
   16f28:	pop	{fp, pc}

00016f2c <table_get_double@@Base>:
   16f2c:	push	{fp, lr}
   16f30:	mov	fp, sp
   16f34:	sub	sp, sp, #16
   16f38:	str	r0, [fp, #-4]
   16f3c:	str	r1, [sp, #8]
   16f40:	str	r2, [sp, #4]
   16f44:	ldr	r0, [fp, #-4]
   16f48:	ldr	r1, [sp, #8]
   16f4c:	ldr	r2, [sp, #4]
   16f50:	bl	16b0c <table_get@@Base>
   16f54:	vldr	d0, [r0]
   16f58:	mov	sp, fp
   16f5c:	pop	{fp, pc}

00016f60 <table_get_ldouble@@Base>:
   16f60:	push	{fp, lr}
   16f64:	mov	fp, sp
   16f68:	sub	sp, sp, #16
   16f6c:	str	r0, [fp, #-4]
   16f70:	str	r1, [sp, #8]
   16f74:	str	r2, [sp, #4]
   16f78:	ldr	r0, [fp, #-4]
   16f7c:	ldr	r1, [sp, #8]
   16f80:	ldr	r2, [sp, #4]
   16f84:	bl	16b0c <table_get@@Base>
   16f88:	vldr	d0, [r0]
   16f8c:	mov	sp, fp
   16f90:	pop	{fp, pc}

00016f94 <table_get_char@@Base>:
   16f94:	push	{fp, lr}
   16f98:	mov	fp, sp
   16f9c:	sub	sp, sp, #16
   16fa0:	str	r0, [fp, #-4]
   16fa4:	str	r1, [sp, #8]
   16fa8:	str	r2, [sp, #4]
   16fac:	ldr	r0, [fp, #-4]
   16fb0:	ldr	r1, [sp, #8]
   16fb4:	ldr	r2, [sp, #4]
   16fb8:	bl	16b0c <table_get@@Base>
   16fbc:	ldrb	r0, [r0]
   16fc0:	mov	sp, fp
   16fc4:	pop	{fp, pc}

00016fc8 <table_get_uchar@@Base>:
   16fc8:	push	{fp, lr}
   16fcc:	mov	fp, sp
   16fd0:	sub	sp, sp, #16
   16fd4:	str	r0, [fp, #-4]
   16fd8:	str	r1, [sp, #8]
   16fdc:	str	r2, [sp, #4]
   16fe0:	ldr	r0, [fp, #-4]
   16fe4:	ldr	r1, [sp, #8]
   16fe8:	ldr	r2, [sp, #4]
   16fec:	bl	16b0c <table_get@@Base>
   16ff0:	ldrb	r0, [r0]
   16ff4:	mov	sp, fp
   16ff8:	pop	{fp, pc}

00016ffc <table_get_string@@Base>:
   16ffc:	push	{fp, lr}
   17000:	mov	fp, sp
   17004:	sub	sp, sp, #16
   17008:	str	r0, [fp, #-4]
   1700c:	str	r1, [sp, #8]
   17010:	str	r2, [sp, #4]
   17014:	ldr	r0, [fp, #-4]
   17018:	ldr	r1, [sp, #8]
   1701c:	ldr	r2, [sp, #4]
   17020:	bl	16b0c <table_get@@Base>
   17024:	mov	sp, fp
   17028:	pop	{fp, pc}

0001702c <table_get_ptr@@Base>:
   1702c:	push	{fp, lr}
   17030:	mov	fp, sp
   17034:	sub	sp, sp, #16
   17038:	str	r0, [fp, #-4]
   1703c:	str	r1, [sp, #8]
   17040:	str	r2, [sp, #4]
   17044:	ldr	r0, [fp, #-4]
   17048:	ldr	r1, [sp, #8]
   1704c:	ldr	r2, [sp, #4]
   17050:	bl	16b0c <table_get@@Base>
   17054:	mov	sp, fp
   17058:	pop	{fp, pc}

0001705c <table_row_init@@Base>:
   1705c:	push	{fp, lr}
   17060:	mov	fp, sp
   17064:	sub	sp, sp, #16
   17068:	str	r0, [fp, #-4]
   1706c:	str	r1, [sp, #8]
   17070:	ldr	r0, [fp, #-4]
   17074:	ldr	r1, [sp, #8]
   17078:	bl	170a0 <table_get_row_ptr@@Base>
   1707c:	str	r0, [sp, #4]
   17080:	ldr	r0, [fp, #-4]
   17084:	ldr	r0, [r0, #12]
   17088:	lsl	r0, r0, #2
   1708c:	bl	11fdc <malloc@plt>
   17090:	ldr	r1, [sp, #4]
   17094:	str	r0, [r1]
   17098:	mov	sp, fp
   1709c:	pop	{fp, pc}

000170a0 <table_get_row_ptr@@Base>:
   170a0:	sub	sp, sp, #8
   170a4:	str	r0, [sp, #4]
   170a8:	str	r1, [sp]
   170ac:	ldr	r0, [sp, #4]
   170b0:	ldr	r0, [r0, #16]
   170b4:	ldr	r1, [sp]
   170b8:	add	r0, r0, r1, lsl #2
   170bc:	add	sp, sp, #8
   170c0:	bx	lr

000170c4 <table_row_destroy@@Base>:
   170c4:	push	{fp, lr}
   170c8:	mov	fp, sp
   170cc:	sub	sp, sp, #24
   170d0:	str	r0, [fp, #-4]
   170d4:	str	r1, [fp, #-8]
   170d8:	ldr	r0, [fp, #-4]
   170dc:	bl	14e3c <table_get_column_length@@Base>
   170e0:	str	r0, [sp, #12]
   170e4:	ldr	r0, [fp, #-4]
   170e8:	ldr	r1, [fp, #-8]
   170ec:	bl	170a0 <table_get_row_ptr@@Base>
   170f0:	str	r0, [sp, #8]
   170f4:	movw	r0, #0
   170f8:	str	r0, [sp, #4]
   170fc:	ldr	r0, [sp, #4]
   17100:	ldr	r1, [sp, #12]
   17104:	cmp	r0, r1
   17108:	bge	1712c <table_row_destroy@@Base+0x68>
   1710c:	ldr	r0, [fp, #-4]
   17110:	ldr	r1, [fp, #-8]
   17114:	ldr	r2, [sp, #4]
   17118:	bl	1371c <table_cell_destroy@@Base>
   1711c:	ldr	r0, [sp, #4]
   17120:	add	r0, r0, #1
   17124:	str	r0, [sp, #4]
   17128:	b	170fc <table_row_destroy@@Base+0x38>
   1712c:	ldr	r0, [sp, #8]
   17130:	ldr	r0, [r0]
   17134:	movw	r1, #0
   17138:	cmp	r0, r1
   1713c:	beq	1714c <table_row_destroy@@Base+0x88>
   17140:	ldr	r0, [sp, #8]
   17144:	ldr	r0, [r0]
   17148:	bl	11fa0 <free@plt>
   1714c:	mov	sp, fp
   17150:	pop	{fp, pc}

00017154 <table_get_row_length@@Base>:
   17154:	sub	sp, sp, #4
   17158:	str	r0, [sp]
   1715c:	ldr	r0, [sp]
   17160:	ldr	r0, [r0, #20]
   17164:	add	sp, sp, #4
   17168:	bx	lr

0001716c <table_add_row@@Base>:
   1716c:	push	{fp, lr}
   17170:	mov	fp, sp
   17174:	sub	sp, sp, #24
   17178:	str	r0, [fp, #-4]
   1717c:	ldr	r0, [fp, #-4]
   17180:	bl	17154 <table_get_row_length@@Base>
   17184:	mov	lr, r0
   17188:	ldr	r1, [fp, #-4]
   1718c:	ldr	r1, [r1, #24]
   17190:	udiv	r2, r0, r1
   17194:	mls	r0, r2, r1, r0
   17198:	cmp	r0, #0
   1719c:	str	lr, [fp, #-8]
   171a0:	bne	171ac <table_add_row@@Base+0x40>
   171a4:	ldr	r0, [fp, #-4]
   171a8:	bl	17204 <table_add_row@@Base+0x98>
   171ac:	ldr	r0, [fp, #-4]
   171b0:	bl	17258 <table_add_row@@Base+0xec>
   171b4:	ldr	lr, [fp, #-4]
   171b8:	ldr	r1, [fp, #-4]
   171bc:	str	r0, [sp, #12]
   171c0:	mov	r0, r1
   171c4:	str	lr, [sp, #8]
   171c8:	bl	17154 <table_get_row_length@@Base>
   171cc:	ldr	r1, [sp, #8]
   171d0:	str	r0, [sp, #4]
   171d4:	mov	r0, r1
   171d8:	ldr	r1, [sp, #4]
   171dc:	mvn	r2, #0
   171e0:	movw	r3, #2
   171e4:	bl	135d8 <table_notify@@Base>
   171e8:	ldr	r0, [fp, #-4]
   171ec:	ldr	r1, [r0, #20]
   171f0:	add	r2, r1, #1
   171f4:	str	r2, [r0, #20]
   171f8:	mov	r0, r1
   171fc:	mov	sp, fp
   17200:	pop	{fp, pc}
   17204:	push	{fp, lr}
   17208:	mov	fp, sp
   1720c:	sub	sp, sp, #8
   17210:	str	r0, [sp, #4]
   17214:	ldr	r0, [sp, #4]
   17218:	ldr	r1, [r0, #24]
   1721c:	ldr	r2, [r0, #28]
   17220:	add	r1, r2, r1
   17224:	str	r1, [r0, #28]
   17228:	ldr	r0, [sp, #4]
   1722c:	ldr	r1, [r0, #16]
   17230:	ldr	r0, [r0, #28]
   17234:	lsl	r0, r0, #2
   17238:	str	r0, [sp]
   1723c:	mov	r0, r1
   17240:	ldr	r1, [sp]
   17244:	bl	11fb8 <realloc@plt>
   17248:	ldr	r1, [sp, #4]
   1724c:	str	r0, [r1, #16]
   17250:	mov	sp, fp
   17254:	pop	{fp, pc}
   17258:	push	{fp, lr}
   1725c:	mov	fp, sp
   17260:	sub	sp, sp, #16
   17264:	str	r0, [fp, #-4]
   17268:	ldr	r0, [fp, #-4]
   1726c:	bl	17154 <table_get_row_length@@Base>
   17270:	str	r0, [sp, #8]
   17274:	ldr	r0, [fp, #-4]
   17278:	bl	14e3c <table_get_column_length@@Base>
   1727c:	str	r0, [sp, #4]
   17280:	ldr	r0, [fp, #-4]
   17284:	ldr	r1, [sp, #8]
   17288:	bl	1705c <table_row_init@@Base>
   1728c:	movw	r0, #0
   17290:	str	r0, [sp]
   17294:	ldr	r0, [sp]
   17298:	ldr	r1, [sp, #4]
   1729c:	cmp	r0, r1
   172a0:	bge	172c4 <table_add_row@@Base+0x158>
   172a4:	ldr	r0, [fp, #-4]
   172a8:	ldr	r1, [sp, #8]
   172ac:	ldr	r2, [sp]
   172b0:	bl	1369c <table_cell_init@@Base>
   172b4:	ldr	r0, [sp]
   172b8:	add	r0, r0, #1
   172bc:	str	r0, [sp]
   172c0:	b	17294 <table_add_row@@Base+0x128>
   172c4:	movw	r0, #0
   172c8:	mov	sp, fp
   172cc:	pop	{fp, pc}

000172d0 <table_remove_row@@Base>:
   172d0:	push	{fp, lr}
   172d4:	mov	fp, sp
   172d8:	sub	sp, sp, #16
   172dc:	str	r0, [fp, #-4]
   172e0:	str	r1, [sp, #8]
   172e4:	ldr	r0, [fp, #-4]
   172e8:	ldr	r1, [sp, #8]
   172ec:	bl	17358 <table_remove_row@@Base+0x88>
   172f0:	ldr	r1, [fp, #-4]
   172f4:	ldr	lr, [r1, #20]
   172f8:	sub	lr, lr, #1
   172fc:	str	lr, [r1, #20]
   17300:	ldr	r1, [fp, #-4]
   17304:	str	r0, [sp, #4]
   17308:	mov	r0, r1
   1730c:	bl	17154 <table_get_row_length@@Base>
   17310:	mov	r1, r0
   17314:	ldr	lr, [fp, #-4]
   17318:	ldr	lr, [lr, #24]
   1731c:	udiv	r2, r0, lr
   17320:	mls	r0, r2, lr, r0
   17324:	cmp	r0, #0
   17328:	str	r1, [sp]
   1732c:	bne	17338 <table_remove_row@@Base+0x68>
   17330:	ldr	r0, [fp, #-4]
   17334:	bl	17488 <table_remove_row@@Base+0x1b8>
   17338:	ldr	r0, [fp, #-4]
   1733c:	ldr	r1, [sp, #8]
   17340:	mvn	r2, #0
   17344:	movw	r3, #4
   17348:	bl	135d8 <table_notify@@Base>
   1734c:	movw	r0, #0
   17350:	mov	sp, fp
   17354:	pop	{fp, pc}
   17358:	push	{fp, lr}
   1735c:	mov	fp, sp
   17360:	sub	sp, sp, #32
   17364:	str	r0, [fp, #-4]
   17368:	str	r1, [fp, #-8]
   1736c:	ldr	r0, [fp, #-4]
   17370:	bl	17154 <table_get_row_length@@Base>
   17374:	str	r0, [sp, #16]
   17378:	ldr	r0, [fp, #-4]
   1737c:	bl	14e3c <table_get_column_length@@Base>
   17380:	str	r0, [sp, #12]
   17384:	movw	r0, #0
   17388:	str	r0, [sp, #8]
   1738c:	ldr	r0, [sp, #8]
   17390:	ldr	r1, [sp, #12]
   17394:	cmp	r0, r1
   17398:	bge	17404 <table_remove_row@@Base+0x134>
   1739c:	ldr	r0, [fp, #-4]
   173a0:	ldr	r1, [sp, #8]
   173a4:	bl	14f24 <table_get_column_data_type@@Base>
   173a8:	str	r0, [sp, #4]
   173ac:	ldr	r0, [sp, #4]
   173b0:	cmp	r0, #23
   173b4:	bne	173bc <table_remove_row@@Base+0xec>
   173b8:	b	173f4 <table_remove_row@@Base+0x124>
   173bc:	ldr	r0, [fp, #-4]
   173c0:	ldr	r1, [fp, #-8]
   173c4:	ldr	r2, [sp, #8]
   173c8:	bl	136dc <table_get_cell_ptr@@Base>
   173cc:	str	r0, [sp]
   173d0:	ldr	r0, [sp]
   173d4:	ldr	r0, [r0]
   173d8:	movw	r1, #0
   173dc:	cmp	r0, r1
   173e0:	beq	173f0 <table_remove_row@@Base+0x120>
   173e4:	ldr	r0, [sp]
   173e8:	ldr	r0, [r0]
   173ec:	bl	11fa0 <free@plt>
   173f0:	b	173f4 <table_remove_row@@Base+0x124>
   173f4:	ldr	r0, [sp, #8]
   173f8:	add	r0, r0, #1
   173fc:	str	r0, [sp, #8]
   17400:	b	1738c <table_remove_row@@Base+0xbc>
   17404:	ldr	r0, [fp, #-4]
   17408:	ldr	r1, [fp, #-8]
   1740c:	bl	170a0 <table_get_row_ptr@@Base>
   17410:	str	r0, [fp, #-12]
   17414:	ldr	r0, [fp, #-12]
   17418:	ldr	r0, [r0]
   1741c:	movw	r1, #0
   17420:	cmp	r0, r1
   17424:	beq	17434 <table_remove_row@@Base+0x164>
   17428:	ldr	r0, [fp, #-12]
   1742c:	ldr	r0, [r0]
   17430:	bl	11fa0 <free@plt>
   17434:	ldr	r0, [fp, #-8]
   17438:	str	r0, [sp, #8]
   1743c:	ldr	r0, [sp, #8]
   17440:	ldr	r1, [sp, #16]
   17444:	sub	r1, r1, #1
   17448:	cmp	r0, r1
   1744c:	bge	1747c <table_remove_row@@Base+0x1ac>
   17450:	ldr	r0, [fp, #-4]
   17454:	ldr	r0, [r0, #16]
   17458:	ldr	r1, [sp, #8]
   1745c:	add	r0, r0, r1, lsl #2
   17460:	mov	r1, r0
   17464:	ldr	r0, [r0, #4]
   17468:	str	r0, [r1]
   1746c:	ldr	r0, [sp, #8]
   17470:	add	r0, r0, #1
   17474:	str	r0, [sp, #8]
   17478:	b	1743c <table_remove_row@@Base+0x16c>
   1747c:	movw	r0, #0
   17480:	mov	sp, fp
   17484:	pop	{fp, pc}
   17488:	push	{fp, lr}
   1748c:	mov	fp, sp
   17490:	sub	sp, sp, #8
   17494:	str	r0, [sp, #4]
   17498:	ldr	r0, [sp, #4]
   1749c:	ldr	r1, [r0, #24]
   174a0:	ldr	r2, [r0, #28]
   174a4:	sub	r1, r2, r1
   174a8:	str	r1, [r0, #28]
   174ac:	ldr	r0, [sp, #4]
   174b0:	ldr	r1, [r0, #16]
   174b4:	ldr	r0, [r0, #28]
   174b8:	lsl	r0, r0, #2
   174bc:	str	r0, [sp]
   174c0:	mov	r0, r1
   174c4:	ldr	r1, [sp]
   174c8:	bl	11fb8 <realloc@plt>
   174cc:	ldr	r1, [sp, #4]
   174d0:	str	r0, [r1, #16]
   174d4:	mov	sp, fp
   174d8:	pop	{fp, pc}

000174dc <table_set_row_ptr@@Base>:
   174dc:	sub	sp, sp, #12
   174e0:	str	r0, [sp, #8]
   174e4:	str	r1, [sp, #4]
   174e8:	str	r2, [sp]
   174ec:	ldr	r0, [sp, #8]
   174f0:	ldr	r0, [r0, #16]
   174f4:	ldr	r1, [sp, #4]
   174f8:	add	r0, r0, r1, lsl #2
   174fc:	ldr	r1, [sp]
   17500:	ldr	r1, [r1]
   17504:	str	r1, [r0]
   17508:	add	sp, sp, #12
   1750c:	bx	lr

00017510 <table_set@@Base>:
   17510:	push	{fp, lr}
   17514:	mov	fp, sp
   17518:	sub	sp, sp, #48	; 0x30
   1751c:	ldr	ip, [fp, #8]
   17520:	str	r0, [fp, #-4]
   17524:	str	r1, [fp, #-8]
   17528:	str	r2, [fp, #-12]
   1752c:	str	r3, [fp, #-16]
   17530:	mvn	r0, #0
   17534:	str	r0, [fp, #-20]	; 0xffffffec
   17538:	ldr	r0, [fp, #-4]
   1753c:	ldr	r1, [fp, #-8]
   17540:	ldr	r2, [fp, #-12]
   17544:	str	ip, [sp, #12]
   17548:	bl	136dc <table_get_cell_ptr@@Base>
   1754c:	str	r0, [sp, #24]
   17550:	ldr	r0, [fp, #-4]
   17554:	ldr	r1, [fp, #-12]
   17558:	bl	14dc4 <table_get_col_ptr@@Base>
   1755c:	str	r0, [sp, #20]
   17560:	ldr	r0, [fp, #8]
   17564:	cmp	r0, #23
   17568:	str	r0, [sp, #8]
   1756c:	bhi	18238 <table_set@@Base+0xd28>
   17570:	add	r0, pc, #8
   17574:	ldr	r1, [sp, #8]
   17578:	ldr	r2, [r0, r1, lsl #2]
   1757c:	add	pc, r0, r2
   17580:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17584:	andeq	r0, r0, r8, asr r1
   17588:	andeq	r0, r0, r0, ror #3
   1758c:	andeq	r0, r0, r0, asr r2
   17590:	andeq	r0, r0, r0, asr #5
   17594:	andeq	r0, r0, r8, lsr r3
   17598:			; <UNDEFINED> instruction: 0x000003b0
   1759c:	andeq	r0, r0, r8, lsr r4
   175a0:	andeq	r0, r0, r0, asr #9
   175a4:	andeq	r0, r0, r8, ror #10
   175a8:	andeq	r0, r0, r0, lsl r6
   175ac:	andeq	r0, r0, r8, lsl #13
   175b0:	andeq	r0, r0, r0, lsl #14
   175b4:	andeq	r0, r0, r8, lsl #15
   175b8:	andeq	r0, r0, r0, lsl r8
   175bc:			; <UNDEFINED> instruction: 0x000008b8
   175c0:	andeq	r0, r0, r0, ror #18
   175c4:	andeq	r0, r0, r8, ror #19
   175c8:	muleq	r0, r0, sl
   175cc:	andeq	r0, r0, ip, lsr #23
   175d0:	andeq	r0, r0, ip, lsl ip
   175d4:	andeq	r0, r0, r8, lsr fp
   175d8:	andeq	r0, r0, r0, rrx
   175dc:	andeq	r0, r0, ip, lsl #25
   175e0:	ldr	r0, [sp, #20]
   175e4:	ldr	r0, [r0, #4]
   175e8:	ldr	r1, [fp, #8]
   175ec:	cmp	r0, r1
   175f0:	bne	1764c <table_set@@Base+0x13c>
   175f4:	ldr	r0, [sp, #24]
   175f8:	ldr	r0, [r0]
   175fc:	movw	r1, #0
   17600:	cmp	r0, r1
   17604:	bne	17618 <table_set@@Base+0x108>
   17608:	movw	r0, #1
   1760c:	bl	11fdc <malloc@plt>
   17610:	ldr	lr, [sp, #24]
   17614:	str	r0, [lr]
   17618:	ldr	r0, [sp, #24]
   1761c:	ldr	r0, [r0]
   17620:	movw	r1, #0
   17624:	cmp	r0, r1
   17628:	beq	17648 <table_set@@Base+0x138>
   1762c:	ldr	r0, [sp, #24]
   17630:	ldr	r0, [r0]
   17634:	ldr	r1, [fp, #-16]
   17638:	ldrb	r1, [r1]
   1763c:	strb	r1, [r0]
   17640:	movw	r0, #0
   17644:	str	r0, [fp, #-20]	; 0xffffffec
   17648:	b	1764c <table_set@@Base+0x13c>
   1764c:	b	18238 <table_set@@Base+0xd28>
   17650:	ldr	r0, [sp, #20]
   17654:	ldr	r0, [r0, #4]
   17658:	ldr	r1, [fp, #8]
   1765c:	cmp	r0, r1
   17660:	bne	176d4 <table_set@@Base+0x1c4>
   17664:	ldr	r0, [sp, #24]
   17668:	ldr	r0, [r0]
   1766c:	movw	r1, #0
   17670:	cmp	r0, r1
   17674:	bne	17688 <table_set@@Base+0x178>
   17678:	movw	r0, #4
   1767c:	bl	11fdc <malloc@plt>
   17680:	ldr	lr, [sp, #24]
   17684:	str	r0, [lr]
   17688:	ldr	r0, [sp, #24]
   1768c:	ldr	r0, [r0]
   17690:	movw	r1, #0
   17694:	cmp	r0, r1
   17698:	beq	176d0 <table_set@@Base+0x1c0>
   1769c:	ldr	r0, [sp, #24]
   176a0:	ldr	r0, [r0]
   176a4:	ldr	r1, [fp, #-16]
   176a8:	ldrb	r2, [r1]
   176ac:	strb	r2, [r0]
   176b0:	ldrb	r2, [r1, #1]
   176b4:	strb	r2, [r0, #1]
   176b8:	ldrb	r2, [r1, #2]
   176bc:	strb	r2, [r0, #2]
   176c0:	ldrb	r1, [r1, #3]
   176c4:	strb	r1, [r0, #3]
   176c8:	movw	r0, #0
   176cc:	str	r0, [fp, #-20]	; 0xffffffec
   176d0:	b	176d4 <table_set@@Base+0x1c4>
   176d4:	b	18238 <table_set@@Base+0xd28>
   176d8:	ldr	r0, [sp, #20]
   176dc:	ldr	r0, [r0, #4]
   176e0:	ldr	r1, [fp, #8]
   176e4:	cmp	r0, r1
   176e8:	bne	1775c <table_set@@Base+0x24c>
   176ec:	ldr	r0, [sp, #24]
   176f0:	ldr	r0, [r0]
   176f4:	movw	r1, #0
   176f8:	cmp	r0, r1
   176fc:	bne	17710 <table_set@@Base+0x200>
   17700:	movw	r0, #4
   17704:	bl	11fdc <malloc@plt>
   17708:	ldr	lr, [sp, #24]
   1770c:	str	r0, [lr]
   17710:	ldr	r0, [sp, #24]
   17714:	ldr	r0, [r0]
   17718:	movw	r1, #0
   1771c:	cmp	r0, r1
   17720:	beq	17758 <table_set@@Base+0x248>
   17724:	ldr	r0, [sp, #24]
   17728:	ldr	r0, [r0]
   1772c:	ldr	r1, [fp, #-16]
   17730:	ldrb	r2, [r1]
   17734:	strb	r2, [r0]
   17738:	ldrb	r2, [r1, #1]
   1773c:	strb	r2, [r0, #1]
   17740:	ldrb	r2, [r1, #2]
   17744:	strb	r2, [r0, #2]
   17748:	ldrb	r1, [r1, #3]
   1774c:	strb	r1, [r0, #3]
   17750:	movw	r0, #0
   17754:	str	r0, [fp, #-20]	; 0xffffffec
   17758:	b	1775c <table_set@@Base+0x24c>
   1775c:	b	18238 <table_set@@Base+0xd28>
   17760:	ldr	r0, [sp, #20]
   17764:	ldr	r0, [r0, #4]
   17768:	ldr	r1, [fp, #8]
   1776c:	cmp	r0, r1
   17770:	bne	177cc <table_set@@Base+0x2bc>
   17774:	ldr	r0, [sp, #24]
   17778:	ldr	r0, [r0]
   1777c:	movw	r1, #0
   17780:	cmp	r0, r1
   17784:	bne	17798 <table_set@@Base+0x288>
   17788:	movw	r0, #1
   1778c:	bl	11fdc <malloc@plt>
   17790:	ldr	lr, [sp, #24]
   17794:	str	r0, [lr]
   17798:	ldr	r0, [sp, #24]
   1779c:	ldr	r0, [r0]
   177a0:	movw	r1, #0
   177a4:	cmp	r0, r1
   177a8:	beq	177c8 <table_set@@Base+0x2b8>
   177ac:	ldr	r0, [sp, #24]
   177b0:	ldr	r0, [r0]
   177b4:	ldr	r1, [fp, #-16]
   177b8:	ldrb	r1, [r1]
   177bc:	strb	r1, [r0]
   177c0:	movw	r0, #0
   177c4:	str	r0, [fp, #-20]	; 0xffffffec
   177c8:	b	177cc <table_set@@Base+0x2bc>
   177cc:	b	18238 <table_set@@Base+0xd28>
   177d0:	ldr	r0, [sp, #20]
   177d4:	ldr	r0, [r0, #4]
   177d8:	ldr	r1, [fp, #8]
   177dc:	cmp	r0, r1
   177e0:	bne	1783c <table_set@@Base+0x32c>
   177e4:	ldr	r0, [sp, #24]
   177e8:	ldr	r0, [r0]
   177ec:	movw	r1, #0
   177f0:	cmp	r0, r1
   177f4:	bne	17808 <table_set@@Base+0x2f8>
   177f8:	movw	r0, #1
   177fc:	bl	11fdc <malloc@plt>
   17800:	ldr	lr, [sp, #24]
   17804:	str	r0, [lr]
   17808:	ldr	r0, [sp, #24]
   1780c:	ldr	r0, [r0]
   17810:	movw	r1, #0
   17814:	cmp	r0, r1
   17818:	beq	17838 <table_set@@Base+0x328>
   1781c:	ldr	r0, [sp, #24]
   17820:	ldr	r0, [r0]
   17824:	ldr	r1, [fp, #-16]
   17828:	ldrb	r1, [r1]
   1782c:	strb	r1, [r0]
   17830:	movw	r0, #0
   17834:	str	r0, [fp, #-20]	; 0xffffffec
   17838:	b	1783c <table_set@@Base+0x32c>
   1783c:	b	18238 <table_set@@Base+0xd28>
   17840:	ldr	r0, [sp, #20]
   17844:	ldr	r0, [r0, #4]
   17848:	ldr	r1, [fp, #8]
   1784c:	cmp	r0, r1
   17850:	bne	178b4 <table_set@@Base+0x3a4>
   17854:	ldr	r0, [sp, #24]
   17858:	ldr	r0, [r0]
   1785c:	movw	r1, #0
   17860:	cmp	r0, r1
   17864:	bne	17878 <table_set@@Base+0x368>
   17868:	movw	r0, #2
   1786c:	bl	11fdc <malloc@plt>
   17870:	ldr	lr, [sp, #24]
   17874:	str	r0, [lr]
   17878:	ldr	r0, [sp, #24]
   1787c:	ldr	r0, [r0]
   17880:	movw	r1, #0
   17884:	cmp	r0, r1
   17888:	beq	178b0 <table_set@@Base+0x3a0>
   1788c:	ldr	r0, [sp, #24]
   17890:	ldr	r0, [r0]
   17894:	ldr	r1, [fp, #-16]
   17898:	ldrb	r2, [r1]
   1789c:	strb	r2, [r0]
   178a0:	ldrb	r1, [r1, #1]
   178a4:	strb	r1, [r0, #1]
   178a8:	movw	r0, #0
   178ac:	str	r0, [fp, #-20]	; 0xffffffec
   178b0:	b	178b4 <table_set@@Base+0x3a4>
   178b4:	b	18238 <table_set@@Base+0xd28>
   178b8:	ldr	r0, [sp, #20]
   178bc:	ldr	r0, [r0, #4]
   178c0:	ldr	r1, [fp, #8]
   178c4:	cmp	r0, r1
   178c8:	bne	1792c <table_set@@Base+0x41c>
   178cc:	ldr	r0, [sp, #24]
   178d0:	ldr	r0, [r0]
   178d4:	movw	r1, #0
   178d8:	cmp	r0, r1
   178dc:	bne	178f0 <table_set@@Base+0x3e0>
   178e0:	movw	r0, #2
   178e4:	bl	11fdc <malloc@plt>
   178e8:	ldr	lr, [sp, #24]
   178ec:	str	r0, [lr]
   178f0:	ldr	r0, [sp, #24]
   178f4:	ldr	r0, [r0]
   178f8:	movw	r1, #0
   178fc:	cmp	r0, r1
   17900:	beq	17928 <table_set@@Base+0x418>
   17904:	ldr	r0, [sp, #24]
   17908:	ldr	r0, [r0]
   1790c:	ldr	r1, [fp, #-16]
   17910:	ldrb	r2, [r1]
   17914:	strb	r2, [r0]
   17918:	ldrb	r1, [r1, #1]
   1791c:	strb	r1, [r0, #1]
   17920:	movw	r0, #0
   17924:	str	r0, [fp, #-20]	; 0xffffffec
   17928:	b	1792c <table_set@@Base+0x41c>
   1792c:	b	18238 <table_set@@Base+0xd28>
   17930:	ldr	r0, [sp, #20]
   17934:	ldr	r0, [r0, #4]
   17938:	ldr	r1, [fp, #8]
   1793c:	cmp	r0, r1
   17940:	bne	179b4 <table_set@@Base+0x4a4>
   17944:	ldr	r0, [sp, #24]
   17948:	ldr	r0, [r0]
   1794c:	movw	r1, #0
   17950:	cmp	r0, r1
   17954:	bne	17968 <table_set@@Base+0x458>
   17958:	movw	r0, #4
   1795c:	bl	11fdc <malloc@plt>
   17960:	ldr	lr, [sp, #24]
   17964:	str	r0, [lr]
   17968:	ldr	r0, [sp, #24]
   1796c:	ldr	r0, [r0]
   17970:	movw	r1, #0
   17974:	cmp	r0, r1
   17978:	beq	179b0 <table_set@@Base+0x4a0>
   1797c:	ldr	r0, [sp, #24]
   17980:	ldr	r0, [r0]
   17984:	ldr	r1, [fp, #-16]
   17988:	ldrb	r2, [r1]
   1798c:	strb	r2, [r0]
   17990:	ldrb	r2, [r1, #1]
   17994:	strb	r2, [r0, #1]
   17998:	ldrb	r2, [r1, #2]
   1799c:	strb	r2, [r0, #2]
   179a0:	ldrb	r1, [r1, #3]
   179a4:	strb	r1, [r0, #3]
   179a8:	movw	r0, #0
   179ac:	str	r0, [fp, #-20]	; 0xffffffec
   179b0:	b	179b4 <table_set@@Base+0x4a4>
   179b4:	b	18238 <table_set@@Base+0xd28>
   179b8:	ldr	r0, [sp, #20]
   179bc:	ldr	r0, [r0, #4]
   179c0:	ldr	r1, [fp, #8]
   179c4:	cmp	r0, r1
   179c8:	bne	17a3c <table_set@@Base+0x52c>
   179cc:	ldr	r0, [sp, #24]
   179d0:	ldr	r0, [r0]
   179d4:	movw	r1, #0
   179d8:	cmp	r0, r1
   179dc:	bne	179f0 <table_set@@Base+0x4e0>
   179e0:	movw	r0, #4
   179e4:	bl	11fdc <malloc@plt>
   179e8:	ldr	lr, [sp, #24]
   179ec:	str	r0, [lr]
   179f0:	ldr	r0, [sp, #24]
   179f4:	ldr	r0, [r0]
   179f8:	movw	r1, #0
   179fc:	cmp	r0, r1
   17a00:	beq	17a38 <table_set@@Base+0x528>
   17a04:	ldr	r0, [sp, #24]
   17a08:	ldr	r0, [r0]
   17a0c:	ldr	r1, [fp, #-16]
   17a10:	ldrb	r2, [r1]
   17a14:	strb	r2, [r0]
   17a18:	ldrb	r2, [r1, #1]
   17a1c:	strb	r2, [r0, #1]
   17a20:	ldrb	r2, [r1, #2]
   17a24:	strb	r2, [r0, #2]
   17a28:	ldrb	r1, [r1, #3]
   17a2c:	strb	r1, [r0, #3]
   17a30:	movw	r0, #0
   17a34:	str	r0, [fp, #-20]	; 0xffffffec
   17a38:	b	17a3c <table_set@@Base+0x52c>
   17a3c:	b	18238 <table_set@@Base+0xd28>
   17a40:	ldr	r0, [sp, #20]
   17a44:	ldr	r0, [r0, #4]
   17a48:	ldr	r1, [fp, #8]
   17a4c:	cmp	r0, r1
   17a50:	bne	17ae4 <table_set@@Base+0x5d4>
   17a54:	ldr	r0, [sp, #24]
   17a58:	ldr	r0, [r0]
   17a5c:	movw	r1, #0
   17a60:	cmp	r0, r1
   17a64:	bne	17a78 <table_set@@Base+0x568>
   17a68:	movw	r0, #8
   17a6c:	bl	11fdc <malloc@plt>
   17a70:	ldr	lr, [sp, #24]
   17a74:	str	r0, [lr]
   17a78:	ldr	r0, [sp, #24]
   17a7c:	ldr	r0, [r0]
   17a80:	movw	r1, #0
   17a84:	cmp	r0, r1
   17a88:	beq	17ae0 <table_set@@Base+0x5d0>
   17a8c:	ldr	r0, [sp, #24]
   17a90:	ldr	r0, [r0]
   17a94:	ldr	r1, [fp, #-16]
   17a98:	ldrb	r2, [r1]
   17a9c:	strb	r2, [r0]
   17aa0:	ldrb	r2, [r1, #1]
   17aa4:	strb	r2, [r0, #1]
   17aa8:	ldrb	r2, [r1, #2]
   17aac:	strb	r2, [r0, #2]
   17ab0:	ldrb	r2, [r1, #3]
   17ab4:	strb	r2, [r0, #3]
   17ab8:	ldrb	r2, [r1, #4]
   17abc:	strb	r2, [r0, #4]
   17ac0:	ldrb	r2, [r1, #5]
   17ac4:	strb	r2, [r0, #5]
   17ac8:	ldrb	r2, [r1, #6]
   17acc:	strb	r2, [r0, #6]
   17ad0:	ldrb	r1, [r1, #7]
   17ad4:	strb	r1, [r0, #7]
   17ad8:	movw	r0, #0
   17adc:	str	r0, [fp, #-20]	; 0xffffffec
   17ae0:	b	17ae4 <table_set@@Base+0x5d4>
   17ae4:	b	18238 <table_set@@Base+0xd28>
   17ae8:	ldr	r0, [sp, #20]
   17aec:	ldr	r0, [r0, #4]
   17af0:	ldr	r1, [fp, #8]
   17af4:	cmp	r0, r1
   17af8:	bne	17b8c <table_set@@Base+0x67c>
   17afc:	ldr	r0, [sp, #24]
   17b00:	ldr	r0, [r0]
   17b04:	movw	r1, #0
   17b08:	cmp	r0, r1
   17b0c:	bne	17b20 <table_set@@Base+0x610>
   17b10:	movw	r0, #8
   17b14:	bl	11fdc <malloc@plt>
   17b18:	ldr	lr, [sp, #24]
   17b1c:	str	r0, [lr]
   17b20:	ldr	r0, [sp, #24]
   17b24:	ldr	r0, [r0]
   17b28:	movw	r1, #0
   17b2c:	cmp	r0, r1
   17b30:	beq	17b88 <table_set@@Base+0x678>
   17b34:	ldr	r0, [sp, #24]
   17b38:	ldr	r0, [r0]
   17b3c:	ldr	r1, [fp, #-16]
   17b40:	ldrb	r2, [r1]
   17b44:	strb	r2, [r0]
   17b48:	ldrb	r2, [r1, #1]
   17b4c:	strb	r2, [r0, #1]
   17b50:	ldrb	r2, [r1, #2]
   17b54:	strb	r2, [r0, #2]
   17b58:	ldrb	r2, [r1, #3]
   17b5c:	strb	r2, [r0, #3]
   17b60:	ldrb	r2, [r1, #4]
   17b64:	strb	r2, [r0, #4]
   17b68:	ldrb	r2, [r1, #5]
   17b6c:	strb	r2, [r0, #5]
   17b70:	ldrb	r2, [r1, #6]
   17b74:	strb	r2, [r0, #6]
   17b78:	ldrb	r1, [r1, #7]
   17b7c:	strb	r1, [r0, #7]
   17b80:	movw	r0, #0
   17b84:	str	r0, [fp, #-20]	; 0xffffffec
   17b88:	b	17b8c <table_set@@Base+0x67c>
   17b8c:	b	18238 <table_set@@Base+0xd28>
   17b90:	ldr	r0, [sp, #20]
   17b94:	ldr	r0, [r0, #4]
   17b98:	ldr	r1, [fp, #8]
   17b9c:	cmp	r0, r1
   17ba0:	bne	17c04 <table_set@@Base+0x6f4>
   17ba4:	ldr	r0, [sp, #24]
   17ba8:	ldr	r0, [r0]
   17bac:	movw	r1, #0
   17bb0:	cmp	r0, r1
   17bb4:	bne	17bc8 <table_set@@Base+0x6b8>
   17bb8:	movw	r0, #2
   17bbc:	bl	11fdc <malloc@plt>
   17bc0:	ldr	lr, [sp, #24]
   17bc4:	str	r0, [lr]
   17bc8:	ldr	r0, [sp, #24]
   17bcc:	ldr	r0, [r0]
   17bd0:	movw	r1, #0
   17bd4:	cmp	r0, r1
   17bd8:	beq	17c00 <table_set@@Base+0x6f0>
   17bdc:	ldr	r0, [sp, #24]
   17be0:	ldr	r0, [r0]
   17be4:	ldr	r1, [fp, #-16]
   17be8:	ldrb	r2, [r1]
   17bec:	strb	r2, [r0]
   17bf0:	ldrb	r1, [r1, #1]
   17bf4:	strb	r1, [r0, #1]
   17bf8:	movw	r0, #0
   17bfc:	str	r0, [fp, #-20]	; 0xffffffec
   17c00:	b	17c04 <table_set@@Base+0x6f4>
   17c04:	b	18238 <table_set@@Base+0xd28>
   17c08:	ldr	r0, [sp, #20]
   17c0c:	ldr	r0, [r0, #4]
   17c10:	ldr	r1, [fp, #8]
   17c14:	cmp	r0, r1
   17c18:	bne	17c7c <table_set@@Base+0x76c>
   17c1c:	ldr	r0, [sp, #24]
   17c20:	ldr	r0, [r0]
   17c24:	movw	r1, #0
   17c28:	cmp	r0, r1
   17c2c:	bne	17c40 <table_set@@Base+0x730>
   17c30:	movw	r0, #2
   17c34:	bl	11fdc <malloc@plt>
   17c38:	ldr	lr, [sp, #24]
   17c3c:	str	r0, [lr]
   17c40:	ldr	r0, [sp, #24]
   17c44:	ldr	r0, [r0]
   17c48:	movw	r1, #0
   17c4c:	cmp	r0, r1
   17c50:	beq	17c78 <table_set@@Base+0x768>
   17c54:	ldr	r0, [sp, #24]
   17c58:	ldr	r0, [r0]
   17c5c:	ldr	r1, [fp, #-16]
   17c60:	ldrb	r2, [r1]
   17c64:	strb	r2, [r0]
   17c68:	ldrb	r1, [r1, #1]
   17c6c:	strb	r1, [r0, #1]
   17c70:	movw	r0, #0
   17c74:	str	r0, [fp, #-20]	; 0xffffffec
   17c78:	b	17c7c <table_set@@Base+0x76c>
   17c7c:	b	18238 <table_set@@Base+0xd28>
   17c80:	ldr	r0, [sp, #20]
   17c84:	ldr	r0, [r0, #4]
   17c88:	ldr	r1, [fp, #8]
   17c8c:	cmp	r0, r1
   17c90:	bne	17d04 <table_set@@Base+0x7f4>
   17c94:	ldr	r0, [sp, #24]
   17c98:	ldr	r0, [r0]
   17c9c:	movw	r1, #0
   17ca0:	cmp	r0, r1
   17ca4:	bne	17cb8 <table_set@@Base+0x7a8>
   17ca8:	movw	r0, #4
   17cac:	bl	11fdc <malloc@plt>
   17cb0:	ldr	lr, [sp, #24]
   17cb4:	str	r0, [lr]
   17cb8:	ldr	r0, [sp, #24]
   17cbc:	ldr	r0, [r0]
   17cc0:	movw	r1, #0
   17cc4:	cmp	r0, r1
   17cc8:	beq	17d00 <table_set@@Base+0x7f0>
   17ccc:	ldr	r0, [sp, #24]
   17cd0:	ldr	r0, [r0]
   17cd4:	ldr	r1, [fp, #-16]
   17cd8:	ldrb	r2, [r1]
   17cdc:	strb	r2, [r0]
   17ce0:	ldrb	r2, [r1, #1]
   17ce4:	strb	r2, [r0, #1]
   17ce8:	ldrb	r2, [r1, #2]
   17cec:	strb	r2, [r0, #2]
   17cf0:	ldrb	r1, [r1, #3]
   17cf4:	strb	r1, [r0, #3]
   17cf8:	movw	r0, #0
   17cfc:	str	r0, [fp, #-20]	; 0xffffffec
   17d00:	b	17d04 <table_set@@Base+0x7f4>
   17d04:	b	18238 <table_set@@Base+0xd28>
   17d08:	ldr	r0, [sp, #20]
   17d0c:	ldr	r0, [r0, #4]
   17d10:	ldr	r1, [fp, #8]
   17d14:	cmp	r0, r1
   17d18:	bne	17d8c <table_set@@Base+0x87c>
   17d1c:	ldr	r0, [sp, #24]
   17d20:	ldr	r0, [r0]
   17d24:	movw	r1, #0
   17d28:	cmp	r0, r1
   17d2c:	bne	17d40 <table_set@@Base+0x830>
   17d30:	movw	r0, #4
   17d34:	bl	11fdc <malloc@plt>
   17d38:	ldr	lr, [sp, #24]
   17d3c:	str	r0, [lr]
   17d40:	ldr	r0, [sp, #24]
   17d44:	ldr	r0, [r0]
   17d48:	movw	r1, #0
   17d4c:	cmp	r0, r1
   17d50:	beq	17d88 <table_set@@Base+0x878>
   17d54:	ldr	r0, [sp, #24]
   17d58:	ldr	r0, [r0]
   17d5c:	ldr	r1, [fp, #-16]
   17d60:	ldrb	r2, [r1]
   17d64:	strb	r2, [r0]
   17d68:	ldrb	r2, [r1, #1]
   17d6c:	strb	r2, [r0, #1]
   17d70:	ldrb	r2, [r1, #2]
   17d74:	strb	r2, [r0, #2]
   17d78:	ldrb	r1, [r1, #3]
   17d7c:	strb	r1, [r0, #3]
   17d80:	movw	r0, #0
   17d84:	str	r0, [fp, #-20]	; 0xffffffec
   17d88:	b	17d8c <table_set@@Base+0x87c>
   17d8c:	b	18238 <table_set@@Base+0xd28>
   17d90:	ldr	r0, [sp, #20]
   17d94:	ldr	r0, [r0, #4]
   17d98:	ldr	r1, [fp, #8]
   17d9c:	cmp	r0, r1
   17da0:	bne	17e34 <table_set@@Base+0x924>
   17da4:	ldr	r0, [sp, #24]
   17da8:	ldr	r0, [r0]
   17dac:	movw	r1, #0
   17db0:	cmp	r0, r1
   17db4:	bne	17dc8 <table_set@@Base+0x8b8>
   17db8:	movw	r0, #8
   17dbc:	bl	11fdc <malloc@plt>
   17dc0:	ldr	lr, [sp, #24]
   17dc4:	str	r0, [lr]
   17dc8:	ldr	r0, [sp, #24]
   17dcc:	ldr	r0, [r0]
   17dd0:	movw	r1, #0
   17dd4:	cmp	r0, r1
   17dd8:	beq	17e30 <table_set@@Base+0x920>
   17ddc:	ldr	r0, [sp, #24]
   17de0:	ldr	r0, [r0]
   17de4:	ldr	r1, [fp, #-16]
   17de8:	ldrb	r2, [r1]
   17dec:	strb	r2, [r0]
   17df0:	ldrb	r2, [r1, #1]
   17df4:	strb	r2, [r0, #1]
   17df8:	ldrb	r2, [r1, #2]
   17dfc:	strb	r2, [r0, #2]
   17e00:	ldrb	r2, [r1, #3]
   17e04:	strb	r2, [r0, #3]
   17e08:	ldrb	r2, [r1, #4]
   17e0c:	strb	r2, [r0, #4]
   17e10:	ldrb	r2, [r1, #5]
   17e14:	strb	r2, [r0, #5]
   17e18:	ldrb	r2, [r1, #6]
   17e1c:	strb	r2, [r0, #6]
   17e20:	ldrb	r1, [r1, #7]
   17e24:	strb	r1, [r0, #7]
   17e28:	movw	r0, #0
   17e2c:	str	r0, [fp, #-20]	; 0xffffffec
   17e30:	b	17e34 <table_set@@Base+0x924>
   17e34:	b	18238 <table_set@@Base+0xd28>
   17e38:	ldr	r0, [sp, #20]
   17e3c:	ldr	r0, [r0, #4]
   17e40:	ldr	r1, [fp, #8]
   17e44:	cmp	r0, r1
   17e48:	bne	17edc <table_set@@Base+0x9cc>
   17e4c:	ldr	r0, [sp, #24]
   17e50:	ldr	r0, [r0]
   17e54:	movw	r1, #0
   17e58:	cmp	r0, r1
   17e5c:	bne	17e70 <table_set@@Base+0x960>
   17e60:	movw	r0, #8
   17e64:	bl	11fdc <malloc@plt>
   17e68:	ldr	lr, [sp, #24]
   17e6c:	str	r0, [lr]
   17e70:	ldr	r0, [sp, #24]
   17e74:	ldr	r0, [r0]
   17e78:	movw	r1, #0
   17e7c:	cmp	r0, r1
   17e80:	beq	17ed8 <table_set@@Base+0x9c8>
   17e84:	ldr	r0, [sp, #24]
   17e88:	ldr	r0, [r0]
   17e8c:	ldr	r1, [fp, #-16]
   17e90:	ldrb	r2, [r1]
   17e94:	strb	r2, [r0]
   17e98:	ldrb	r2, [r1, #1]
   17e9c:	strb	r2, [r0, #1]
   17ea0:	ldrb	r2, [r1, #2]
   17ea4:	strb	r2, [r0, #2]
   17ea8:	ldrb	r2, [r1, #3]
   17eac:	strb	r2, [r0, #3]
   17eb0:	ldrb	r2, [r1, #4]
   17eb4:	strb	r2, [r0, #4]
   17eb8:	ldrb	r2, [r1, #5]
   17ebc:	strb	r2, [r0, #5]
   17ec0:	ldrb	r2, [r1, #6]
   17ec4:	strb	r2, [r0, #6]
   17ec8:	ldrb	r1, [r1, #7]
   17ecc:	strb	r1, [r0, #7]
   17ed0:	movw	r0, #0
   17ed4:	str	r0, [fp, #-20]	; 0xffffffec
   17ed8:	b	17edc <table_set@@Base+0x9cc>
   17edc:	b	18238 <table_set@@Base+0xd28>
   17ee0:	ldr	r0, [sp, #20]
   17ee4:	ldr	r0, [r0, #4]
   17ee8:	ldr	r1, [fp, #8]
   17eec:	cmp	r0, r1
   17ef0:	bne	17f64 <table_set@@Base+0xa54>
   17ef4:	ldr	r0, [sp, #24]
   17ef8:	ldr	r0, [r0]
   17efc:	movw	r1, #0
   17f00:	cmp	r0, r1
   17f04:	bne	17f18 <table_set@@Base+0xa08>
   17f08:	movw	r0, #4
   17f0c:	bl	11fdc <malloc@plt>
   17f10:	ldr	lr, [sp, #24]
   17f14:	str	r0, [lr]
   17f18:	ldr	r0, [sp, #24]
   17f1c:	ldr	r0, [r0]
   17f20:	movw	r1, #0
   17f24:	cmp	r0, r1
   17f28:	beq	17f60 <table_set@@Base+0xa50>
   17f2c:	ldr	r0, [sp, #24]
   17f30:	ldr	r0, [r0]
   17f34:	ldr	r1, [fp, #-16]
   17f38:	ldrb	r2, [r1]
   17f3c:	strb	r2, [r0]
   17f40:	ldrb	r2, [r1, #1]
   17f44:	strb	r2, [r0, #1]
   17f48:	ldrb	r2, [r1, #2]
   17f4c:	strb	r2, [r0, #2]
   17f50:	ldrb	r1, [r1, #3]
   17f54:	strb	r1, [r0, #3]
   17f58:	movw	r0, #0
   17f5c:	str	r0, [fp, #-20]	; 0xffffffec
   17f60:	b	17f64 <table_set@@Base+0xa54>
   17f64:	b	18238 <table_set@@Base+0xd28>
   17f68:	ldr	r0, [sp, #20]
   17f6c:	ldr	r0, [r0, #4]
   17f70:	ldr	r1, [fp, #8]
   17f74:	cmp	r0, r1
   17f78:	bne	1800c <table_set@@Base+0xafc>
   17f7c:	ldr	r0, [sp, #24]
   17f80:	ldr	r0, [r0]
   17f84:	movw	r1, #0
   17f88:	cmp	r0, r1
   17f8c:	bne	17fa0 <table_set@@Base+0xa90>
   17f90:	movw	r0, #8
   17f94:	bl	11fdc <malloc@plt>
   17f98:	ldr	lr, [sp, #24]
   17f9c:	str	r0, [lr]
   17fa0:	ldr	r0, [sp, #24]
   17fa4:	ldr	r0, [r0]
   17fa8:	movw	r1, #0
   17fac:	cmp	r0, r1
   17fb0:	beq	18008 <table_set@@Base+0xaf8>
   17fb4:	ldr	r0, [sp, #24]
   17fb8:	ldr	r0, [r0]
   17fbc:	ldr	r1, [fp, #-16]
   17fc0:	ldrb	r2, [r1]
   17fc4:	strb	r2, [r0]
   17fc8:	ldrb	r2, [r1, #1]
   17fcc:	strb	r2, [r0, #1]
   17fd0:	ldrb	r2, [r1, #2]
   17fd4:	strb	r2, [r0, #2]
   17fd8:	ldrb	r2, [r1, #3]
   17fdc:	strb	r2, [r0, #3]
   17fe0:	ldrb	r2, [r1, #4]
   17fe4:	strb	r2, [r0, #4]
   17fe8:	ldrb	r2, [r1, #5]
   17fec:	strb	r2, [r0, #5]
   17ff0:	ldrb	r2, [r1, #6]
   17ff4:	strb	r2, [r0, #6]
   17ff8:	ldrb	r1, [r1, #7]
   17ffc:	strb	r1, [r0, #7]
   18000:	movw	r0, #0
   18004:	str	r0, [fp, #-20]	; 0xffffffec
   18008:	b	1800c <table_set@@Base+0xafc>
   1800c:	b	18238 <table_set@@Base+0xd28>
   18010:	ldr	r0, [sp, #20]
   18014:	ldr	r0, [r0, #4]
   18018:	ldr	r1, [fp, #8]
   1801c:	cmp	r0, r1
   18020:	bne	180b4 <table_set@@Base+0xba4>
   18024:	ldr	r0, [sp, #24]
   18028:	ldr	r0, [r0]
   1802c:	movw	r1, #0
   18030:	cmp	r0, r1
   18034:	bne	18048 <table_set@@Base+0xb38>
   18038:	movw	r0, #8
   1803c:	bl	11fdc <malloc@plt>
   18040:	ldr	lr, [sp, #24]
   18044:	str	r0, [lr]
   18048:	ldr	r0, [sp, #24]
   1804c:	ldr	r0, [r0]
   18050:	movw	r1, #0
   18054:	cmp	r0, r1
   18058:	beq	180b0 <table_set@@Base+0xba0>
   1805c:	ldr	r0, [sp, #24]
   18060:	ldr	r0, [r0]
   18064:	ldr	r1, [fp, #-16]
   18068:	ldrb	r2, [r1]
   1806c:	strb	r2, [r0]
   18070:	ldrb	r2, [r1, #1]
   18074:	strb	r2, [r0, #1]
   18078:	ldrb	r2, [r1, #2]
   1807c:	strb	r2, [r0, #2]
   18080:	ldrb	r2, [r1, #3]
   18084:	strb	r2, [r0, #3]
   18088:	ldrb	r2, [r1, #4]
   1808c:	strb	r2, [r0, #4]
   18090:	ldrb	r2, [r1, #5]
   18094:	strb	r2, [r0, #5]
   18098:	ldrb	r2, [r1, #6]
   1809c:	strb	r2, [r0, #6]
   180a0:	ldrb	r1, [r1, #7]
   180a4:	strb	r1, [r0, #7]
   180a8:	movw	r0, #0
   180ac:	str	r0, [fp, #-20]	; 0xffffffec
   180b0:	b	180b4 <table_set@@Base+0xba4>
   180b4:	b	18238 <table_set@@Base+0xd28>
   180b8:	ldr	r0, [sp, #20]
   180bc:	ldr	r0, [r0, #4]
   180c0:	ldr	r1, [fp, #8]
   180c4:	cmp	r0, r1
   180c8:	bne	18128 <table_set@@Base+0xc18>
   180cc:	ldr	r0, [fp, #-16]
   180d0:	bl	12000 <strlen@plt>
   180d4:	str	r0, [sp, #16]
   180d8:	ldr	r0, [sp, #24]
   180dc:	ldr	r0, [r0]
   180e0:	ldr	lr, [sp, #16]
   180e4:	add	r1, lr, #1
   180e8:	bl	11fb8 <realloc@plt>
   180ec:	ldr	r1, [sp, #24]
   180f0:	str	r0, [r1]
   180f4:	ldr	r0, [sp, #24]
   180f8:	ldr	r0, [r0]
   180fc:	movw	r1, #0
   18100:	cmp	r0, r1
   18104:	beq	18124 <table_set@@Base+0xc14>
   18108:	ldr	r0, [sp, #24]
   1810c:	ldr	r0, [r0]
   18110:	ldr	r1, [fp, #-16]
   18114:	bl	11fc4 <strcpy@plt>
   18118:	movw	r1, #0
   1811c:	str	r1, [fp, #-20]	; 0xffffffec
   18120:	str	r0, [sp, #4]
   18124:	b	18128 <table_set@@Base+0xc18>
   18128:	b	18238 <table_set@@Base+0xd28>
   1812c:	ldr	r0, [sp, #20]
   18130:	ldr	r0, [r0, #4]
   18134:	ldr	r1, [fp, #8]
   18138:	cmp	r0, r1
   1813c:	bne	18198 <table_set@@Base+0xc88>
   18140:	ldr	r0, [sp, #24]
   18144:	ldr	r0, [r0]
   18148:	movw	r1, #0
   1814c:	cmp	r0, r1
   18150:	bne	18164 <table_set@@Base+0xc54>
   18154:	movw	r0, #1
   18158:	bl	11fdc <malloc@plt>
   1815c:	ldr	lr, [sp, #24]
   18160:	str	r0, [lr]
   18164:	ldr	r0, [sp, #24]
   18168:	ldr	r0, [r0]
   1816c:	movw	r1, #0
   18170:	cmp	r0, r1
   18174:	beq	18194 <table_set@@Base+0xc84>
   18178:	ldr	r0, [sp, #24]
   1817c:	ldr	r0, [r0]
   18180:	ldr	r1, [fp, #-16]
   18184:	ldrb	r1, [r1]
   18188:	strb	r1, [r0]
   1818c:	movw	r0, #0
   18190:	str	r0, [fp, #-20]	; 0xffffffec
   18194:	b	18198 <table_set@@Base+0xc88>
   18198:	b	18238 <table_set@@Base+0xd28>
   1819c:	ldr	r0, [sp, #20]
   181a0:	ldr	r0, [r0, #4]
   181a4:	ldr	r1, [fp, #8]
   181a8:	cmp	r0, r1
   181ac:	bne	18208 <table_set@@Base+0xcf8>
   181b0:	ldr	r0, [sp, #24]
   181b4:	ldr	r0, [r0]
   181b8:	movw	r1, #0
   181bc:	cmp	r0, r1
   181c0:	bne	181d4 <table_set@@Base+0xcc4>
   181c4:	movw	r0, #1
   181c8:	bl	11fdc <malloc@plt>
   181cc:	ldr	lr, [sp, #24]
   181d0:	str	r0, [lr]
   181d4:	ldr	r0, [sp, #24]
   181d8:	ldr	r0, [r0]
   181dc:	movw	r1, #0
   181e0:	cmp	r0, r1
   181e4:	beq	18204 <table_set@@Base+0xcf4>
   181e8:	ldr	r0, [sp, #24]
   181ec:	ldr	r0, [r0]
   181f0:	ldr	r1, [fp, #-16]
   181f4:	ldrb	r1, [r1]
   181f8:	strb	r1, [r0]
   181fc:	movw	r0, #0
   18200:	str	r0, [fp, #-20]	; 0xffffffec
   18204:	b	18208 <table_set@@Base+0xcf8>
   18208:	b	18238 <table_set@@Base+0xd28>
   1820c:	ldr	r0, [sp, #20]
   18210:	ldr	r0, [r0, #4]
   18214:	ldr	r1, [fp, #8]
   18218:	cmp	r0, r1
   1821c:	bne	18234 <table_set@@Base+0xd24>
   18220:	ldr	r0, [fp, #-16]
   18224:	ldr	r1, [sp, #24]
   18228:	str	r0, [r1]
   1822c:	movw	r0, #0
   18230:	str	r0, [fp, #-20]	; 0xffffffec
   18234:	b	18238 <table_set@@Base+0xd28>
   18238:	ldr	r0, [fp, #-20]	; 0xffffffec
   1823c:	movw	r1, #0
   18240:	cmp	r1, r0
   18244:	bne	1825c <table_set@@Base+0xd4c>
   18248:	ldr	r0, [fp, #-4]
   1824c:	ldr	r1, [fp, #-8]
   18250:	ldr	r2, [fp, #-12]
   18254:	movw	r3, #1
   18258:	bl	135d8 <table_notify@@Base>
   1825c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18260:	mov	sp, fp
   18264:	pop	{fp, pc}

00018268 <table_set_bool@@Base>:
   18268:	push	{fp, lr}
   1826c:	mov	fp, sp
   18270:	sub	sp, sp, #24
   18274:	str	r0, [fp, #-4]
   18278:	str	r1, [fp, #-8]
   1827c:	str	r2, [sp, #12]
   18280:	and	r0, r3, #1
   18284:	strb	r0, [sp, #11]
   18288:	ldr	r0, [fp, #-4]
   1828c:	ldr	r1, [fp, #-8]
   18290:	ldr	r2, [sp, #12]
   18294:	add	r3, sp, #11
   18298:	movw	ip, #22
   1829c:	str	ip, [sp]
   182a0:	bl	17510 <table_set@@Base>
   182a4:	mov	sp, fp
   182a8:	pop	{fp, pc}

000182ac <table_set_int@@Base>:
   182ac:	push	{fp, lr}
   182b0:	mov	fp, sp
   182b4:	sub	sp, sp, #24
   182b8:	str	r0, [fp, #-4]
   182bc:	str	r1, [fp, #-8]
   182c0:	str	r2, [sp, #12]
   182c4:	str	r3, [sp, #8]
   182c8:	ldr	r0, [fp, #-4]
   182cc:	ldr	r1, [fp, #-8]
   182d0:	ldr	r2, [sp, #12]
   182d4:	add	r3, sp, #8
   182d8:	movw	ip, #0
   182dc:	str	ip, [sp]
   182e0:	bl	17510 <table_set@@Base>
   182e4:	mov	sp, fp
   182e8:	pop	{fp, pc}

000182ec <table_set_uint@@Base>:
   182ec:	push	{fp, lr}
   182f0:	mov	fp, sp
   182f4:	sub	sp, sp, #24
   182f8:	str	r0, [fp, #-4]
   182fc:	str	r1, [fp, #-8]
   18300:	str	r2, [sp, #12]
   18304:	str	r3, [sp, #8]
   18308:	ldr	r0, [fp, #-4]
   1830c:	ldr	r1, [fp, #-8]
   18310:	ldr	r2, [sp, #12]
   18314:	add	r3, sp, #8
   18318:	movw	ip, #1
   1831c:	str	ip, [sp]
   18320:	bl	17510 <table_set@@Base>
   18324:	mov	sp, fp
   18328:	pop	{fp, pc}

0001832c <table_set_int8@@Base>:
   1832c:	push	{fp, lr}
   18330:	mov	fp, sp
   18334:	sub	sp, sp, #24
   18338:	str	r0, [fp, #-4]
   1833c:	str	r1, [fp, #-8]
   18340:	str	r2, [sp, #12]
   18344:	strb	r3, [sp, #11]
   18348:	ldr	r0, [fp, #-4]
   1834c:	ldr	r1, [fp, #-8]
   18350:	ldr	r2, [sp, #12]
   18354:	add	r3, sp, #11
   18358:	movw	ip, #2
   1835c:	str	ip, [sp]
   18360:	bl	17510 <table_set@@Base>
   18364:	mov	sp, fp
   18368:	pop	{fp, pc}

0001836c <table_set_uint8@@Base>:
   1836c:	push	{fp, lr}
   18370:	mov	fp, sp
   18374:	sub	sp, sp, #24
   18378:	str	r0, [fp, #-4]
   1837c:	str	r1, [fp, #-8]
   18380:	str	r2, [sp, #12]
   18384:	strb	r3, [sp, #11]
   18388:	ldr	r0, [fp, #-4]
   1838c:	ldr	r1, [fp, #-8]
   18390:	ldr	r2, [sp, #12]
   18394:	add	r3, sp, #11
   18398:	movw	ip, #3
   1839c:	str	ip, [sp]
   183a0:	bl	17510 <table_set@@Base>
   183a4:	mov	sp, fp
   183a8:	pop	{fp, pc}

000183ac <table_set_int16@@Base>:
   183ac:	push	{fp, lr}
   183b0:	mov	fp, sp
   183b4:	sub	sp, sp, #24
   183b8:	str	r0, [fp, #-4]
   183bc:	str	r1, [fp, #-8]
   183c0:	str	r2, [sp, #12]
   183c4:	strh	r3, [sp, #10]
   183c8:	ldr	r0, [fp, #-4]
   183cc:	ldr	r1, [fp, #-8]
   183d0:	ldr	r2, [sp, #12]
   183d4:	add	r3, sp, #10
   183d8:	movw	ip, #4
   183dc:	str	ip, [sp]
   183e0:	bl	17510 <table_set@@Base>
   183e4:	mov	sp, fp
   183e8:	pop	{fp, pc}

000183ec <table_set_uint16@@Base>:
   183ec:	push	{fp, lr}
   183f0:	mov	fp, sp
   183f4:	sub	sp, sp, #24
   183f8:	str	r0, [fp, #-4]
   183fc:	str	r1, [fp, #-8]
   18400:	str	r2, [sp, #12]
   18404:	strh	r3, [sp, #10]
   18408:	ldr	r0, [fp, #-4]
   1840c:	ldr	r1, [fp, #-8]
   18410:	ldr	r2, [sp, #12]
   18414:	add	r3, sp, #10
   18418:	movw	ip, #5
   1841c:	str	ip, [sp]
   18420:	bl	17510 <table_set@@Base>
   18424:	mov	sp, fp
   18428:	pop	{fp, pc}

0001842c <table_set_int32@@Base>:
   1842c:	push	{fp, lr}
   18430:	mov	fp, sp
   18434:	sub	sp, sp, #24
   18438:	str	r0, [fp, #-4]
   1843c:	str	r1, [fp, #-8]
   18440:	str	r2, [sp, #12]
   18444:	str	r3, [sp, #8]
   18448:	ldr	r0, [fp, #-4]
   1844c:	ldr	r1, [fp, #-8]
   18450:	ldr	r2, [sp, #12]
   18454:	add	r3, sp, #8
   18458:	movw	ip, #6
   1845c:	str	ip, [sp]
   18460:	bl	17510 <table_set@@Base>
   18464:	mov	sp, fp
   18468:	pop	{fp, pc}

0001846c <table_set_uint32@@Base>:
   1846c:	push	{fp, lr}
   18470:	mov	fp, sp
   18474:	sub	sp, sp, #24
   18478:	str	r0, [fp, #-4]
   1847c:	str	r1, [fp, #-8]
   18480:	str	r2, [sp, #12]
   18484:	str	r3, [sp, #8]
   18488:	ldr	r0, [fp, #-4]
   1848c:	ldr	r1, [fp, #-8]
   18490:	ldr	r2, [sp, #12]
   18494:	add	r3, sp, #8
   18498:	movw	ip, #7
   1849c:	str	ip, [sp]
   184a0:	bl	17510 <table_set@@Base>
   184a4:	mov	sp, fp
   184a8:	pop	{fp, pc}

000184ac <table_set_int64@@Base>:
   184ac:	push	{fp, lr}
   184b0:	mov	fp, sp
   184b4:	sub	sp, sp, #32
   184b8:	ldr	r3, [fp, #12]
   184bc:	ldr	ip, [fp, #8]
   184c0:	str	r0, [fp, #-4]
   184c4:	str	r1, [fp, #-8]
   184c8:	str	r2, [fp, #-12]
   184cc:	str	r3, [sp, #12]
   184d0:	str	ip, [sp, #8]
   184d4:	ldr	r0, [fp, #-4]
   184d8:	ldr	r1, [fp, #-8]
   184dc:	ldr	r2, [fp, #-12]
   184e0:	add	r3, sp, #8
   184e4:	movw	ip, #8
   184e8:	str	ip, [sp]
   184ec:	bl	17510 <table_set@@Base>
   184f0:	mov	sp, fp
   184f4:	pop	{fp, pc}

000184f8 <table_set_uint64@@Base>:
   184f8:	push	{fp, lr}
   184fc:	mov	fp, sp
   18500:	sub	sp, sp, #32
   18504:	ldr	r3, [fp, #12]
   18508:	ldr	ip, [fp, #8]
   1850c:	str	r0, [fp, #-4]
   18510:	str	r1, [fp, #-8]
   18514:	str	r2, [fp, #-12]
   18518:	str	r3, [sp, #12]
   1851c:	str	ip, [sp, #8]
   18520:	ldr	r0, [fp, #-4]
   18524:	ldr	r1, [fp, #-8]
   18528:	ldr	r2, [fp, #-12]
   1852c:	add	r3, sp, #8
   18530:	movw	ip, #9
   18534:	str	ip, [sp]
   18538:	bl	17510 <table_set@@Base>
   1853c:	mov	sp, fp
   18540:	pop	{fp, pc}

00018544 <table_set_short@@Base>:
   18544:	push	{fp, lr}
   18548:	mov	fp, sp
   1854c:	sub	sp, sp, #24
   18550:	str	r0, [fp, #-4]
   18554:	str	r1, [fp, #-8]
   18558:	str	r2, [sp, #12]
   1855c:	strh	r3, [sp, #10]
   18560:	ldr	r0, [fp, #-4]
   18564:	ldr	r1, [fp, #-8]
   18568:	ldr	r2, [sp, #12]
   1856c:	add	r3, sp, #10
   18570:	movw	ip, #10
   18574:	str	ip, [sp]
   18578:	bl	17510 <table_set@@Base>
   1857c:	mov	sp, fp
   18580:	pop	{fp, pc}

00018584 <table_set_ushort@@Base>:
   18584:	push	{fp, lr}
   18588:	mov	fp, sp
   1858c:	sub	sp, sp, #24
   18590:	str	r0, [fp, #-4]
   18594:	str	r1, [fp, #-8]
   18598:	str	r2, [sp, #12]
   1859c:	strh	r3, [sp, #10]
   185a0:	ldr	r0, [fp, #-4]
   185a4:	ldr	r1, [fp, #-8]
   185a8:	ldr	r2, [sp, #12]
   185ac:	add	r3, sp, #10
   185b0:	movw	ip, #11
   185b4:	str	ip, [sp]
   185b8:	bl	17510 <table_set@@Base>
   185bc:	mov	sp, fp
   185c0:	pop	{fp, pc}

000185c4 <table_set_long@@Base>:
   185c4:	push	{fp, lr}
   185c8:	mov	fp, sp
   185cc:	sub	sp, sp, #24
   185d0:	str	r0, [fp, #-4]
   185d4:	str	r1, [fp, #-8]
   185d8:	str	r2, [sp, #12]
   185dc:	str	r3, [sp, #8]
   185e0:	ldr	r0, [fp, #-4]
   185e4:	ldr	r1, [fp, #-8]
   185e8:	ldr	r2, [sp, #12]
   185ec:	add	r3, sp, #8
   185f0:	movw	ip, #12
   185f4:	str	ip, [sp]
   185f8:	bl	17510 <table_set@@Base>
   185fc:	mov	sp, fp
   18600:	pop	{fp, pc}

00018604 <table_set_ulong@@Base>:
   18604:	push	{fp, lr}
   18608:	mov	fp, sp
   1860c:	sub	sp, sp, #24
   18610:	str	r0, [fp, #-4]
   18614:	str	r1, [fp, #-8]
   18618:	str	r2, [sp, #12]
   1861c:	str	r3, [sp, #8]
   18620:	ldr	r0, [fp, #-4]
   18624:	ldr	r1, [fp, #-8]
   18628:	ldr	r2, [sp, #12]
   1862c:	add	r3, sp, #8
   18630:	movw	ip, #13
   18634:	str	ip, [sp]
   18638:	bl	17510 <table_set@@Base>
   1863c:	mov	sp, fp
   18640:	pop	{fp, pc}

00018644 <table_set_llong@@Base>:
   18644:	push	{fp, lr}
   18648:	mov	fp, sp
   1864c:	sub	sp, sp, #32
   18650:	ldr	r3, [fp, #12]
   18654:	ldr	ip, [fp, #8]
   18658:	str	r0, [fp, #-4]
   1865c:	str	r1, [fp, #-8]
   18660:	str	r2, [fp, #-12]
   18664:	str	r3, [sp, #12]
   18668:	str	ip, [sp, #8]
   1866c:	ldr	r0, [fp, #-4]
   18670:	ldr	r1, [fp, #-8]
   18674:	ldr	r2, [fp, #-12]
   18678:	add	r3, sp, #8
   1867c:	movw	ip, #14
   18680:	str	ip, [sp]
   18684:	bl	17510 <table_set@@Base>
   18688:	mov	sp, fp
   1868c:	pop	{fp, pc}

00018690 <table_set_ullong@@Base>:
   18690:	push	{fp, lr}
   18694:	mov	fp, sp
   18698:	sub	sp, sp, #32
   1869c:	ldr	r3, [fp, #12]
   186a0:	ldr	ip, [fp, #8]
   186a4:	str	r0, [fp, #-4]
   186a8:	str	r1, [fp, #-8]
   186ac:	str	r2, [fp, #-12]
   186b0:	str	r3, [sp, #12]
   186b4:	str	ip, [sp, #8]
   186b8:	ldr	r0, [fp, #-4]
   186bc:	ldr	r1, [fp, #-8]
   186c0:	ldr	r2, [fp, #-12]
   186c4:	add	r3, sp, #8
   186c8:	movw	ip, #15
   186cc:	str	ip, [sp]
   186d0:	bl	17510 <table_set@@Base>
   186d4:	mov	sp, fp
   186d8:	pop	{fp, pc}

000186dc <table_set_float@@Base>:
   186dc:	push	{fp, lr}
   186e0:	mov	fp, sp
   186e4:	sub	sp, sp, #24
   186e8:	str	r0, [fp, #-4]
   186ec:	str	r1, [fp, #-8]
   186f0:	str	r2, [sp, #12]
   186f4:	vstr	s0, [sp, #8]
   186f8:	ldr	r0, [fp, #-4]
   186fc:	ldr	r1, [fp, #-8]
   18700:	ldr	r2, [sp, #12]
   18704:	add	r3, sp, #8
   18708:	movw	ip, #16
   1870c:	str	ip, [sp]
   18710:	bl	17510 <table_set@@Base>
   18714:	mov	sp, fp
   18718:	pop	{fp, pc}

0001871c <table_set_double@@Base>:
   1871c:	push	{fp, lr}
   18720:	mov	fp, sp
   18724:	sub	sp, sp, #32
   18728:	str	r0, [fp, #-4]
   1872c:	str	r1, [fp, #-8]
   18730:	str	r2, [fp, #-12]
   18734:	vstr	d0, [sp, #8]
   18738:	ldr	r0, [fp, #-4]
   1873c:	ldr	r1, [fp, #-8]
   18740:	ldr	r2, [fp, #-12]
   18744:	add	r3, sp, #8
   18748:	movw	ip, #17
   1874c:	str	ip, [sp]
   18750:	bl	17510 <table_set@@Base>
   18754:	mov	sp, fp
   18758:	pop	{fp, pc}

0001875c <table_set_ldouble@@Base>:
   1875c:	push	{fp, lr}
   18760:	mov	fp, sp
   18764:	sub	sp, sp, #32
   18768:	str	r0, [fp, #-4]
   1876c:	str	r1, [fp, #-8]
   18770:	str	r2, [fp, #-12]
   18774:	vstr	d0, [sp, #8]
   18778:	ldr	r0, [fp, #-4]
   1877c:	ldr	r1, [fp, #-8]
   18780:	ldr	r2, [fp, #-12]
   18784:	add	r3, sp, #8
   18788:	movw	ip, #18
   1878c:	str	ip, [sp]
   18790:	bl	17510 <table_set@@Base>
   18794:	mov	sp, fp
   18798:	pop	{fp, pc}

0001879c <table_set_string@@Base>:
   1879c:	push	{fp, lr}
   187a0:	mov	fp, sp
   187a4:	sub	sp, sp, #24
   187a8:	str	r0, [fp, #-4]
   187ac:	str	r1, [fp, #-8]
   187b0:	str	r2, [sp, #12]
   187b4:	str	r3, [sp, #8]
   187b8:	ldr	r0, [fp, #-4]
   187bc:	ldr	r1, [fp, #-8]
   187c0:	ldr	r2, [sp, #12]
   187c4:	ldr	r3, [sp, #8]
   187c8:	movw	ip, #21
   187cc:	str	ip, [sp]
   187d0:	bl	17510 <table_set@@Base>
   187d4:	mov	sp, fp
   187d8:	pop	{fp, pc}

000187dc <table_set_char@@Base>:
   187dc:	push	{fp, lr}
   187e0:	mov	fp, sp
   187e4:	sub	sp, sp, #24
   187e8:	str	r0, [fp, #-4]
   187ec:	str	r1, [fp, #-8]
   187f0:	str	r2, [sp, #12]
   187f4:	strb	r3, [sp, #11]
   187f8:	ldr	r0, [fp, #-4]
   187fc:	ldr	r1, [fp, #-8]
   18800:	ldr	r2, [sp, #12]
   18804:	add	r3, sp, #11
   18808:	movw	ip, #19
   1880c:	str	ip, [sp]
   18810:	bl	17510 <table_set@@Base>
   18814:	mov	sp, fp
   18818:	pop	{fp, pc}

0001881c <table_set_uchar@@Base>:
   1881c:	push	{fp, lr}
   18820:	mov	fp, sp
   18824:	sub	sp, sp, #24
   18828:	str	r0, [fp, #-4]
   1882c:	str	r1, [fp, #-8]
   18830:	str	r2, [sp, #12]
   18834:	strb	r3, [sp, #11]
   18838:	ldr	r0, [fp, #-4]
   1883c:	ldr	r1, [fp, #-8]
   18840:	ldr	r2, [sp, #12]
   18844:	add	r3, sp, #11
   18848:	movw	ip, #20
   1884c:	str	ip, [sp]
   18850:	bl	17510 <table_set@@Base>
   18854:	mov	sp, fp
   18858:	pop	{fp, pc}

0001885c <table_set_ptr@@Base>:
   1885c:	push	{fp, lr}
   18860:	mov	fp, sp
   18864:	sub	sp, sp, #24
   18868:	str	r0, [fp, #-4]
   1886c:	str	r1, [fp, #-8]
   18870:	str	r2, [sp, #12]
   18874:	str	r3, [sp, #8]
   18878:	ldr	r0, [fp, #-4]
   1887c:	ldr	r1, [fp, #-8]
   18880:	ldr	r2, [sp, #12]
   18884:	ldr	r3, [sp, #8]
   18888:	movw	ip, #23
   1888c:	str	ip, [sp]
   18890:	bl	17510 <table_set@@Base>
   18894:	mov	sp, fp
   18898:	pop	{fp, pc}

0001889c <table_column_sort@@Base>:
   1889c:	push	{fp, lr}
   188a0:	mov	fp, sp
   188a4:	sub	sp, sp, #80	; 0x50
   188a8:	str	r0, [fp, #-4]
   188ac:	str	r1, [fp, #-8]
   188b0:	str	r2, [fp, #-12]
   188b4:	str	r3, [fp, #-16]
   188b8:	movw	r0, #0
   188bc:	str	r0, [fp, #-20]	; 0xffffffec
   188c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   188c4:	ldr	r1, [fp, #-16]
   188c8:	cmp	r0, r1
   188cc:	bge	18b24 <table_column_sort@@Base+0x288>
   188d0:	ldr	r0, [fp, #-4]
   188d4:	bl	17154 <table_get_row_length@@Base>
   188d8:	str	r0, [fp, #-24]	; 0xffffffe8
   188dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   188e0:	cmp	r0, #0
   188e4:	bne	18928 <table_column_sort@@Base+0x8c>
   188e8:	ldr	r0, [fp, #-4]
   188ec:	ldr	r1, [fp, #-8]
   188f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   188f4:	ldr	r1, [r1, r2, lsl #2]
   188f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   188fc:	sub	r3, r3, #1
   18900:	ldr	ip, [fp, #-12]
   18904:	add	r2, ip, r2, lsl #2
   18908:	ldr	r2, [r2]
   1890c:	movw	ip, #0
   18910:	str	r2, [sp, #28]
   18914:	mov	r2, ip
   18918:	ldr	ip, [sp, #28]
   1891c:	str	ip, [sp]
   18920:	bl	18b44 <table_column_sort@@Base+0x2a8>
   18924:	b	18b10 <table_column_sort@@Base+0x274>
   18928:	mvn	r0, #0
   1892c:	str	r0, [fp, #-32]	; 0xffffffe0
   18930:	str	r0, [fp, #-36]	; 0xffffffdc
   18934:	ldr	r0, [fp, #-4]
   18938:	ldr	r1, [fp, #-8]
   1893c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18940:	sub	r2, r2, #1
   18944:	add	r1, r1, r2, lsl #2
   18948:	ldr	r1, [r1]
   1894c:	bl	15404 <table_get_column_compare_function@@Base>
   18950:	str	r0, [sp, #40]	; 0x28
   18954:	movw	r0, #0
   18958:	str	r0, [fp, #-28]	; 0xffffffe4
   1895c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18960:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18964:	cmp	r0, r1
   18968:	bge	18b0c <table_column_sort@@Base+0x270>
   1896c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18970:	cmp	r0, #0
   18974:	beq	18a80 <table_column_sort@@Base+0x1e4>
   18978:	movw	r0, #0
   1897c:	strb	r0, [sp, #35]	; 0x23
   18980:	ldr	r0, [fp, #-20]	; 0xffffffec
   18984:	sub	r0, r0, #1
   18988:	str	r0, [sp, #36]	; 0x24
   1898c:	ldr	r0, [sp, #36]	; 0x24
   18990:	cmp	r0, #0
   18994:	blt	18a50 <table_column_sort@@Base+0x1b4>
   18998:	ldr	r0, [sp, #40]	; 0x28
   1899c:	ldr	r1, [fp, #-4]
   189a0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   189a4:	ldr	r3, [fp, #-8]
   189a8:	ldr	ip, [sp, #36]	; 0x24
   189ac:	ldr	r3, [r3, ip, lsl #2]
   189b0:	str	r0, [sp, #24]
   189b4:	mov	r0, r1
   189b8:	mov	r1, r2
   189bc:	mov	r2, r3
   189c0:	bl	16b0c <table_get@@Base>
   189c4:	ldr	r1, [fp, #-4]
   189c8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   189cc:	sub	r2, r2, #1
   189d0:	ldr	r3, [fp, #-8]
   189d4:	ldr	ip, [sp, #36]	; 0x24
   189d8:	add	r3, r3, ip, lsl #2
   189dc:	ldr	r3, [r3]
   189e0:	str	r0, [sp, #20]
   189e4:	mov	r0, r1
   189e8:	mov	r1, r2
   189ec:	mov	r2, r3
   189f0:	bl	16b0c <table_get@@Base>
   189f4:	ldr	r1, [sp, #20]
   189f8:	str	r0, [sp, #16]
   189fc:	mov	r0, r1
   18a00:	ldr	r1, [sp, #16]
   18a04:	ldr	r2, [sp, #24]
   18a08:	blx	r2
   18a0c:	cmp	r0, #0
   18a10:	movw	r0, #0
   18a14:	movne	r0, #1
   18a18:	mvn	r1, #0
   18a1c:	eor	r0, r0, r1
   18a20:	and	r0, r0, #1
   18a24:	strb	r0, [sp, #35]	; 0x23
   18a28:	ldrb	r0, [sp, #35]	; 0x23
   18a2c:	tst	r0, #1
   18a30:	bne	18a38 <table_column_sort@@Base+0x19c>
   18a34:	b	18a50 <table_column_sort@@Base+0x1b4>
   18a38:	b	18a3c <table_column_sort@@Base+0x1a0>
   18a3c:	ldr	r0, [sp, #36]	; 0x24
   18a40:	mvn	r1, #0
   18a44:	add	r0, r0, r1
   18a48:	str	r0, [sp, #36]	; 0x24
   18a4c:	b	1898c <table_column_sort@@Base+0xf0>
   18a50:	ldrb	r0, [sp, #35]	; 0x23
   18a54:	tst	r0, #1
   18a58:	beq	18a7c <table_column_sort@@Base+0x1e0>
   18a5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18a60:	cmn	r0, #1
   18a64:	bne	18a74 <table_column_sort@@Base+0x1d8>
   18a68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18a6c:	sub	r0, r0, #1
   18a70:	str	r0, [fp, #-32]	; 0xffffffe0
   18a74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18a78:	str	r0, [fp, #-36]	; 0xffffffdc
   18a7c:	b	18a80 <table_column_sort@@Base+0x1e4>
   18a80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18a84:	cmn	r0, #1
   18a88:	beq	18af8 <table_column_sort@@Base+0x25c>
   18a8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18a90:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18a94:	cmp	r0, r1
   18a98:	bne	18ab0 <table_column_sort@@Base+0x214>
   18a9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18aa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18aa4:	sub	r1, r1, #1
   18aa8:	cmp	r0, r1
   18aac:	bne	18af8 <table_column_sort@@Base+0x25c>
   18ab0:	ldr	r0, [fp, #-4]
   18ab4:	ldr	r1, [fp, #-8]
   18ab8:	ldr	r2, [fp, #-20]	; 0xffffffec
   18abc:	ldr	r1, [r1, r2, lsl #2]
   18ac0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ac4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   18ac8:	ldr	lr, [fp, #-12]
   18acc:	add	r2, lr, r2, lsl #2
   18ad0:	ldr	r2, [r2]
   18ad4:	str	r2, [sp, #12]
   18ad8:	mov	r2, r3
   18adc:	mov	r3, ip
   18ae0:	ldr	ip, [sp, #12]
   18ae4:	str	ip, [sp]
   18ae8:	bl	18b44 <table_column_sort@@Base+0x2a8>
   18aec:	mvn	r0, #0
   18af0:	str	r0, [fp, #-32]	; 0xffffffe0
   18af4:	str	r0, [fp, #-36]	; 0xffffffdc
   18af8:	b	18afc <table_column_sort@@Base+0x260>
   18afc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18b00:	add	r0, r0, #1
   18b04:	str	r0, [fp, #-28]	; 0xffffffe4
   18b08:	b	1895c <table_column_sort@@Base+0xc0>
   18b0c:	b	18b10 <table_column_sort@@Base+0x274>
   18b10:	b	18b14 <table_column_sort@@Base+0x278>
   18b14:	ldr	r0, [fp, #-20]	; 0xffffffec
   18b18:	add	r0, r0, #1
   18b1c:	str	r0, [fp, #-20]	; 0xffffffec
   18b20:	b	188c0 <table_column_sort@@Base+0x24>
   18b24:	ldr	r0, [fp, #-4]
   18b28:	mvn	r1, #0
   18b2c:	str	r1, [sp, #8]
   18b30:	ldr	r2, [sp, #8]
   18b34:	movw	r3, #32
   18b38:	bl	135d8 <table_notify@@Base>
   18b3c:	mov	sp, fp
   18b40:	pop	{fp, pc}
   18b44:	push	{fp, lr}
   18b48:	mov	fp, sp
   18b4c:	sub	sp, sp, #32
   18b50:	ldr	ip, [fp, #8]
   18b54:	str	r0, [fp, #-4]
   18b58:	str	r1, [fp, #-8]
   18b5c:	str	r2, [fp, #-12]
   18b60:	str	r3, [sp, #16]
   18b64:	ldr	r0, [sp, #16]
   18b68:	ldr	r1, [fp, #-12]
   18b6c:	sub	r0, r0, r1
   18b70:	add	r0, r0, #1
   18b74:	movw	r1, #4
   18b78:	str	ip, [sp, #8]
   18b7c:	bl	11f7c <calloc@plt>
   18b80:	str	r0, [sp, #12]
   18b84:	ldr	r0, [fp, #-4]
   18b88:	ldr	r1, [sp, #12]
   18b8c:	ldr	r2, [fp, #-8]
   18b90:	ldr	r3, [fp, #-12]
   18b94:	ldr	ip, [sp, #16]
   18b98:	ldr	lr, [fp, #8]
   18b9c:	str	ip, [sp]
   18ba0:	str	lr, [sp, #4]
   18ba4:	bl	18bb8 <table_column_sort@@Base+0x31c>
   18ba8:	ldr	r0, [sp, #12]
   18bac:	bl	11fa0 <free@plt>
   18bb0:	mov	sp, fp
   18bb4:	pop	{fp, pc}
   18bb8:	push	{r4, sl, fp, lr}
   18bbc:	add	fp, sp, #8
   18bc0:	sub	sp, sp, #40	; 0x28
   18bc4:	ldr	ip, [fp, #12]
   18bc8:	ldr	lr, [fp, #8]
   18bcc:	str	r0, [fp, #-12]
   18bd0:	str	r1, [fp, #-16]
   18bd4:	str	r2, [fp, #-20]	; 0xffffffec
   18bd8:	str	r3, [sp, #24]
   18bdc:	ldr	r0, [fp, #8]
   18be0:	ldr	r1, [sp, #24]
   18be4:	sub	r0, r0, r1
   18be8:	add	r0, r0, #1
   18bec:	cmp	r0, #2
   18bf0:	str	lr, [sp, #16]
   18bf4:	str	ip, [sp, #12]
   18bf8:	bge	18c00 <table_column_sort@@Base+0x364>
   18bfc:	b	18ca4 <table_column_sort@@Base+0x408>
   18c00:	ldr	r0, [sp, #24]
   18c04:	ldr	r1, [fp, #8]
   18c08:	add	r0, r0, r1
   18c0c:	movw	r1, #2
   18c10:	sdiv	r0, r0, r1
   18c14:	str	r0, [sp, #20]
   18c18:	ldr	r0, [fp, #-12]
   18c1c:	ldr	r1, [fp, #-16]
   18c20:	ldr	r2, [fp, #-20]	; 0xffffffec
   18c24:	ldr	r3, [sp, #24]
   18c28:	ldr	ip, [sp, #20]
   18c2c:	ldr	lr, [fp, #12]
   18c30:	str	ip, [sp]
   18c34:	str	lr, [sp, #4]
   18c38:	bl	18bb8 <table_column_sort@@Base+0x31c>
   18c3c:	ldr	r0, [fp, #-12]
   18c40:	ldr	r1, [fp, #-16]
   18c44:	ldr	r2, [fp, #-20]	; 0xffffffec
   18c48:	ldr	r3, [sp, #20]
   18c4c:	add	r3, r3, #1
   18c50:	ldr	ip, [fp, #8]
   18c54:	ldr	lr, [fp, #12]
   18c58:	str	ip, [sp]
   18c5c:	str	lr, [sp, #4]
   18c60:	bl	18bb8 <table_column_sort@@Base+0x31c>
   18c64:	ldr	r0, [fp, #-12]
   18c68:	ldr	r1, [fp, #-16]
   18c6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18c70:	ldr	r3, [sp, #24]
   18c74:	ldr	ip, [sp, #20]
   18c78:	ldr	lr, [fp, #8]
   18c7c:	ldr	r4, [fp, #12]
   18c80:	str	ip, [sp]
   18c84:	str	lr, [sp, #4]
   18c88:	str	r4, [sp, #8]
   18c8c:	bl	18cac <table_column_sort@@Base+0x410>
   18c90:	ldr	r0, [fp, #-12]
   18c94:	ldr	r1, [sp, #24]
   18c98:	ldr	r2, [fp, #8]
   18c9c:	ldr	r3, [fp, #-16]
   18ca0:	bl	18f58 <table_column_sort@@Base+0x6bc>
   18ca4:	sub	sp, fp, #8
   18ca8:	pop	{r4, sl, fp, pc}
   18cac:	push	{r4, sl, fp, lr}
   18cb0:	add	fp, sp, #8
   18cb4:	sub	sp, sp, #88	; 0x58
   18cb8:	ldr	ip, [fp, #16]
   18cbc:	ldr	lr, [fp, #12]
   18cc0:	ldr	r4, [fp, #8]
   18cc4:	str	r0, [fp, #-12]
   18cc8:	str	r1, [fp, #-16]
   18ccc:	str	r2, [fp, #-20]	; 0xffffffec
   18cd0:	str	r3, [fp, #-24]	; 0xffffffe8
   18cd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cd8:	str	r0, [fp, #-28]	; 0xffffffe4
   18cdc:	ldr	r0, [fp, #8]
   18ce0:	add	r0, r0, #1
   18ce4:	str	r0, [fp, #-32]	; 0xffffffe0
   18ce8:	ldr	r0, [fp, #-12]
   18cec:	ldr	r1, [fp, #-20]	; 0xffffffec
   18cf0:	str	r4, [fp, #-44]	; 0xffffffd4
   18cf4:	str	lr, [sp, #48]	; 0x30
   18cf8:	str	ip, [sp, #44]	; 0x2c
   18cfc:	bl	15404 <table_get_column_compare_function@@Base>
   18d00:	str	r0, [fp, #-40]	; 0xffffffd8
   18d04:	movw	r0, #0
   18d08:	str	r0, [fp, #-36]	; 0xffffffdc
   18d0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d10:	ldr	r1, [fp, #12]
   18d14:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18d18:	sub	r1, r1, r2
   18d1c:	add	r1, r1, #1
   18d20:	cmp	r0, r1
   18d24:	bge	18f50 <table_column_sort@@Base+0x6b4>
   18d28:	ldr	r0, [fp, #16]
   18d2c:	cmp	r0, #0
   18d30:	bne	18e38 <table_column_sort@@Base+0x59c>
   18d34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18d38:	ldr	r1, [fp, #8]
   18d3c:	cmp	r0, r1
   18d40:	bgt	18df8 <table_column_sort@@Base+0x55c>
   18d44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d48:	ldr	r1, [fp, #12]
   18d4c:	cmp	r0, r1
   18d50:	bgt	18db8 <table_column_sort@@Base+0x51c>
   18d54:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18d58:	ldr	r1, [fp, #-12]
   18d5c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18d60:	ldr	r3, [fp, #-20]	; 0xffffffec
   18d64:	str	r0, [sp, #40]	; 0x28
   18d68:	mov	r0, r1
   18d6c:	mov	r1, r2
   18d70:	mov	r2, r3
   18d74:	bl	16b0c <table_get@@Base>
   18d78:	ldr	r1, [fp, #-12]
   18d7c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18d80:	ldr	r3, [fp, #-20]	; 0xffffffec
   18d84:	str	r0, [sp, #36]	; 0x24
   18d88:	mov	r0, r1
   18d8c:	mov	r1, r2
   18d90:	mov	r2, r3
   18d94:	bl	16b0c <table_get@@Base>
   18d98:	ldr	r1, [sp, #36]	; 0x24
   18d9c:	str	r0, [sp, #32]
   18da0:	mov	r0, r1
   18da4:	ldr	r1, [sp, #32]
   18da8:	ldr	r2, [sp, #40]	; 0x28
   18dac:	blx	r2
   18db0:	cmp	r0, #0
   18db4:	bge	18df8 <table_column_sort@@Base+0x55c>
   18db8:	ldr	r0, [fp, #-16]
   18dbc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18dc0:	add	r0, r0, r1, lsl #2
   18dc4:	ldr	r1, [fp, #-12]
   18dc8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18dcc:	str	r0, [sp, #28]
   18dd0:	mov	r0, r1
   18dd4:	mov	r1, r2
   18dd8:	bl	170a0 <table_get_row_ptr@@Base>
   18ddc:	ldr	r0, [r0]
   18de0:	ldr	r1, [sp, #28]
   18de4:	str	r0, [r1]
   18de8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18dec:	add	r0, r0, #1
   18df0:	str	r0, [fp, #-28]	; 0xffffffe4
   18df4:	b	18e34 <table_column_sort@@Base+0x598>
   18df8:	ldr	r0, [fp, #-16]
   18dfc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18e00:	add	r0, r0, r1, lsl #2
   18e04:	ldr	r1, [fp, #-12]
   18e08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18e0c:	str	r0, [sp, #24]
   18e10:	mov	r0, r1
   18e14:	mov	r1, r2
   18e18:	bl	170a0 <table_get_row_ptr@@Base>
   18e1c:	ldr	r0, [r0]
   18e20:	ldr	r1, [sp, #24]
   18e24:	str	r0, [r1]
   18e28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e2c:	add	r0, r0, #1
   18e30:	str	r0, [fp, #-32]	; 0xffffffe0
   18e34:	b	18f3c <table_column_sort@@Base+0x6a0>
   18e38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18e3c:	ldr	r1, [fp, #8]
   18e40:	cmp	r0, r1
   18e44:	bgt	18efc <table_column_sort@@Base+0x660>
   18e48:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e4c:	ldr	r1, [fp, #12]
   18e50:	cmp	r0, r1
   18e54:	bgt	18ebc <table_column_sort@@Base+0x620>
   18e58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18e5c:	ldr	r1, [fp, #-12]
   18e60:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18e64:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e68:	str	r0, [sp, #20]
   18e6c:	mov	r0, r1
   18e70:	mov	r1, r2
   18e74:	mov	r2, r3
   18e78:	bl	16b0c <table_get@@Base>
   18e7c:	ldr	r1, [fp, #-12]
   18e80:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18e84:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e88:	str	r0, [sp, #16]
   18e8c:	mov	r0, r1
   18e90:	mov	r1, r2
   18e94:	mov	r2, r3
   18e98:	bl	16b0c <table_get@@Base>
   18e9c:	ldr	r1, [sp, #16]
   18ea0:	str	r0, [sp, #12]
   18ea4:	mov	r0, r1
   18ea8:	ldr	r1, [sp, #12]
   18eac:	ldr	r2, [sp, #20]
   18eb0:	blx	r2
   18eb4:	cmp	r0, #0
   18eb8:	ble	18efc <table_column_sort@@Base+0x660>
   18ebc:	ldr	r0, [fp, #-16]
   18ec0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18ec4:	add	r0, r0, r1, lsl #2
   18ec8:	ldr	r1, [fp, #-12]
   18ecc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18ed0:	str	r0, [sp, #8]
   18ed4:	mov	r0, r1
   18ed8:	mov	r1, r2
   18edc:	bl	170a0 <table_get_row_ptr@@Base>
   18ee0:	ldr	r0, [r0]
   18ee4:	ldr	r1, [sp, #8]
   18ee8:	str	r0, [r1]
   18eec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18ef0:	add	r0, r0, #1
   18ef4:	str	r0, [fp, #-28]	; 0xffffffe4
   18ef8:	b	18f38 <table_column_sort@@Base+0x69c>
   18efc:	ldr	r0, [fp, #-16]
   18f00:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18f04:	add	r0, r0, r1, lsl #2
   18f08:	ldr	r1, [fp, #-12]
   18f0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18f10:	str	r0, [sp, #4]
   18f14:	mov	r0, r1
   18f18:	mov	r1, r2
   18f1c:	bl	170a0 <table_get_row_ptr@@Base>
   18f20:	ldr	r0, [r0]
   18f24:	ldr	r1, [sp, #4]
   18f28:	str	r0, [r1]
   18f2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18f30:	add	r0, r0, #1
   18f34:	str	r0, [fp, #-32]	; 0xffffffe0
   18f38:	b	18f3c <table_column_sort@@Base+0x6a0>
   18f3c:	b	18f40 <table_column_sort@@Base+0x6a4>
   18f40:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18f44:	add	r0, r0, #1
   18f48:	str	r0, [fp, #-36]	; 0xffffffdc
   18f4c:	b	18d0c <table_column_sort@@Base+0x470>
   18f50:	sub	sp, fp, #8
   18f54:	pop	{r4, sl, fp, pc}
   18f58:	push	{fp, lr}
   18f5c:	mov	fp, sp
   18f60:	sub	sp, sp, #24
   18f64:	str	r0, [fp, #-4]
   18f68:	str	r1, [fp, #-8]
   18f6c:	str	r2, [sp, #12]
   18f70:	str	r3, [sp, #8]
   18f74:	movw	r0, #0
   18f78:	str	r0, [sp, #4]
   18f7c:	str	r0, [sp, #4]
   18f80:	ldr	r0, [sp, #4]
   18f84:	ldr	r1, [sp, #12]
   18f88:	ldr	r2, [fp, #-8]
   18f8c:	sub	r1, r1, r2
   18f90:	add	r1, r1, #1
   18f94:	cmp	r0, r1
   18f98:	bge	18fc8 <table_column_sort@@Base+0x72c>
   18f9c:	ldr	r0, [fp, #-4]
   18fa0:	ldr	r1, [fp, #-8]
   18fa4:	ldr	r2, [sp, #4]
   18fa8:	add	r1, r1, r2
   18fac:	ldr	r3, [sp, #8]
   18fb0:	add	r2, r3, r2, lsl #2
   18fb4:	bl	174dc <table_set_row_ptr@@Base>
   18fb8:	ldr	r0, [sp, #4]
   18fbc:	add	r0, r0, #1
   18fc0:	str	r0, [sp, #4]
   18fc4:	b	18f80 <table_column_sort@@Base+0x6e4>
   18fc8:	mov	sp, fp
   18fcc:	pop	{fp, pc}

00018fd0 <__libc_csu_init@@Base>:
   18fd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18fd4:	mov	r7, r0
   18fd8:	ldr	r6, [pc, #72]	; 19028 <__libc_csu_init@@Base+0x58>
   18fdc:	ldr	r5, [pc, #72]	; 1902c <__libc_csu_init@@Base+0x5c>
   18fe0:	add	r6, pc, r6
   18fe4:	add	r5, pc, r5
   18fe8:	sub	r6, r6, r5
   18fec:	mov	r8, r1
   18ff0:	mov	r9, r2
   18ff4:	bl	11f5c <calloc@plt-0x20>
   18ff8:	asrs	r6, r6, #2
   18ffc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19000:	mov	r4, #0
   19004:	add	r4, r4, #1
   19008:	ldr	r3, [r5], #4
   1900c:	mov	r2, r9
   19010:	mov	r1, r8
   19014:	mov	r0, r7
   19018:	blx	r3
   1901c:	cmp	r6, r4
   19020:	bne	19004 <__libc_csu_init@@Base+0x34>
   19024:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19028:	andeq	r0, r1, r4, lsr #30
   1902c:	andeq	r0, r1, ip, lsl pc

00019030 <__libc_csu_fini@@Base>:
   19030:	bx	lr

Disassembly of section .fini:

00019034 <.fini>:
   19034:	push	{r3, lr}
   19038:	pop	{r3, pc}
