// Seed: 1846012095
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    id_6,
    input tri1 id_3,
    input tri1 id_4
);
  genvar id_7;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri  id_0,
    inout wire id_1,
    input wand id_2,
    input wire id_3
);
  assign id_1 = {id_2{id_2}};
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
  wire id_5;
endmodule
module module_2;
  assign id_1 = -1;
  assign module_0.type_2 = 0;
  wire id_2, id_3, id_4, id_5;
  assign id_3 = id_3;
  initial begin : LABEL_0
    begin : LABEL_0
      @(-1 + ~1'b0 or negedge id_1 or -1) if (1) if (1'd0) id_1 <= 1'b0;
    end
  end
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
