{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738719680570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738719680572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 20:41:20 2025 " "Processing started: Tue Feb 04 20:41:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738719680572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719680572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Quartus_Proj -c UART_Quartus_Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Quartus_Proj -c UART_Quartus_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719680572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738719681105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738719681105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/documents/github/smartwatchbase/uart/uart_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/documents/github/smartwatchbase/uart/uart_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_toplevel " "Found entity 1: UART_toplevel" {  } { { "../UART_toplevel.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719687961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719687961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/documents/github/smartwatchbase/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/documents/github/smartwatchbase/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../UART_Rx.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719687965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719687965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/documents/github/smartwatchbase/uart/bcd_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/documents/github/smartwatchbase/uart/bcd_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_conv " "Found entity 1: BCD_conv" {  } { { "../BCD_conv.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/BCD_conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719687967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719687967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_toplevel " "Elaborating entity \"UART_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738719688005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:UART_RX_INST_l " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:UART_RX_INST_l\"" {  } { { "../UART_toplevel.sv" "UART_RX_INST_l" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_toplevel.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719688027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Rx.sv(48) " "Verilog HDL assignment warning at UART_Rx.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "../UART_Rx.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738719688029 "|UART_toplevel|UART_Rx:UART_RX_INST_l"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Rx.sv(54) " "Verilog HDL assignment warning at UART_Rx.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "../UART_Rx.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738719688029 "|UART_toplevel|UART_Rx:UART_RX_INST_l"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_Rx.sv(61) " "Verilog HDL assignment warning at UART_Rx.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "../UART_Rx.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738719688029 "|UART_toplevel|UART_Rx:UART_RX_INST_l"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Rx.sv(71) " "Verilog HDL assignment warning at UART_Rx.sv(71): truncated value with size 32 to match size of target (8)" {  } { { "../UART_Rx.sv" "" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738719688029 "|UART_toplevel|UART_Rx:UART_RX_INST_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_conv BCD_conv:SevenSeg1 " "Elaborating entity \"BCD_conv\" for hierarchy \"BCD_conv:SevenSeg1\"" {  } { { "../UART_toplevel.sv" "SevenSeg1" { Text "C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719688047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738719688803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738719689282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738719689500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719689500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738719689558 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738719689558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738719689558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738719689558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738719689587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 20:41:29 2025 " "Processing ended: Tue Feb 04 20:41:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738719689587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738719689587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738719689587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719689587 ""}
