

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_424_1'
================================================================
* Date:           Mon Mar  3 00:21:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.422 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       21|       21|  0.210 us|  0.210 us|   20|   20|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_424_1  |       19|       19|         4|          2|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 7 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_1 = alloca i32 1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 12 'alloca' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_2 = alloca i32 1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 16 'alloca' 't_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_3 = alloca i32 1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 20 'alloca' 't_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val"   --->   Operation 24 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_r_load_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_11"   --->   Operation 25 'read' 'buf_r_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_r_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load"   --->   Operation 26 'read' 'buf_r_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_r_load_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_4"   --->   Operation 27 'read' 'buf_r_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_r_load_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_8"   --->   Operation 28 'read' 'buf_r_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_r_load_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_12"   --->   Operation 29 'read' 'buf_r_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_r_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_1"   --->   Operation 30 'read' 'buf_r_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_r_load_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_6"   --->   Operation 31 'read' 'buf_r_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %temp_3"   --->   Operation 32 'read' 'temp_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_r_load_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_13"   --->   Operation 33 'read' 'buf_r_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_r_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_2"   --->   Operation 34 'read' 'buf_r_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %temp_1"   --->   Operation 35 'read' 'temp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_r_load_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_10"   --->   Operation 36 'read' 'buf_r_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_r_load_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_14"   --->   Operation 37 'read' 'buf_r_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %temp"   --->   Operation 38 'read' 'temp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %temp_2"   --->   Operation 39 'read' 'temp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_r_load_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %buf_r_load_9"   --->   Operation 40 'read' 'buf_r_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_9_read, i8 %empty_40"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %temp_2_read, i8 %empty_39"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %temp_read, i8 %empty_38"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %buf_r_load_14_read, i8 %t_3" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 44 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_10_read, i8 %empty_37"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %temp_1_read, i8 %empty_36"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_2_read, i8 %empty_35"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %buf_r_load_13_read, i8 %t_2" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 48 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %temp_3_read, i8 %empty_34"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_6_read, i8 %empty_33"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_1_read, i8 %empty_32"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %buf_r_load_12_read, i8 %t_1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 52 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_8_read, i8 %empty_31"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_4_read, i8 %empty_30"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %buf_r_load_read, i8 %empty"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %buf_r_load_11_read, i8 %t" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 56 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln237 = store i4 1, i4 %round" [../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 57 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%round_1 = load i4 %round" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 59 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.73ns)   --->   "%icmp_ln428 = icmp_eq  i4 %round_1, i4 10" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 60 'icmp' 'icmp_ln428' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %for.inc.split, void %for.end.exitStub" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 61 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %round_1, i7 8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i11 %or_ln" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 63 'zext' 'zext_ln244_1' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln244 = add i12 %zext_ln244_1, i12 8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 64 'add' 'add_ln244' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln244_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %round_1, i7 24" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 65 'bitconcatenate' 'or_ln244_1' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln244_17 = zext i11 %or_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 66 'zext' 'zext_ln244_17' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln244_1 = add i12 %zext_ln244_17, i12 8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 67 'add' 'add_ln244_1' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln244_2 = add i12 %zext_ln244_17, i12 16" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 68 'add' 'add_ln244_2' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.63ns)   --->   "%add_ln244_3 = add i12 %zext_ln244_17, i12 24" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 69 'add' 'add_ln244_3' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln244_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %round_1, i7 56" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 70 'bitconcatenate' 'or_ln244_2' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln244_18 = zext i11 %or_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 71 'zext' 'zext_ln244_18' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln244_4 = add i12 %zext_ln244_18, i12 8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 72 'add' 'add_ln244_4' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln244_5 = add i12 %zext_ln244_18, i12 16" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 73 'add' 'add_ln244_5' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.63ns)   --->   "%add_ln244_6 = add i12 %zext_ln244_18, i12 24" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 74 'add' 'add_ln244_6' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.63ns)   --->   "%add_ln244_7 = add i12 %zext_ln244_18, i12 32" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 75 'add' 'add_ln244_7' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln244_8 = add i12 %zext_ln244_18, i12 40" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 76 'add' 'add_ln244_8' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln244_9 = add i12 %zext_ln244_18, i12 48" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 77 'add' 'add_ln244_9' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.63ns)   --->   "%add_ln244_10 = add i12 %zext_ln244_18, i12 56" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 78 'add' 'add_ln244_10' <Predicate = (!icmp_ln428)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 79 'load' 't_load' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_load85 = load i8 %empty" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 80 'load' 'p_load85' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%t_1_load = load i8 %t_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 81 'load' 't_1_load' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_load78 = load i8 %empty_32" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 82 'load' 'p_load78' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%t_2_load = load i8 %t_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 83 'load' 't_2_load' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_load71 = load i8 %empty_35" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 84 'load' 'p_load71' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%t_3_load = load i8 %t_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 85 'load' 't_3_load' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_load64 = load i8 %empty_38" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 86 'load' 'p_load64' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.99ns)   --->   "%Tm = xor i8 %t_load, i8 %p_load85" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 87 'xor' 'Tm' <Predicate = (!icmp_ln428)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.99ns)   --->   "%Tm_4 = xor i8 %t_1_load, i8 %p_load78" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 88 'xor' 'Tm_4' <Predicate = (!icmp_ln428)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.99ns)   --->   "%Tm_8 = xor i8 %t_2_load, i8 %p_load71" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 89 'xor' 'Tm_8' <Predicate = (!icmp_ln428)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.99ns)   --->   "%Tm_12 = xor i8 %t_3_load, i8 %p_load64" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 90 'xor' 'Tm_12' <Predicate = (!icmp_ln428)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln244_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %round_1, i7 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 91 'bitconcatenate' 'shl_ln244_1' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i11 %shl_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 92 'zext' 'zext_ln244' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (5.94ns)   --->   "%lshr_ln244 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 93 'lshr' 'lshr_ln244' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i11 %or_ln" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 94 'zext' 'zext_ln244_2' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (5.94ns)   --->   "%lshr_ln244_1 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 95 'lshr' 'lshr_ln244_1' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln244_3 = zext i12 %add_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 96 'zext' 'zext_ln244_3' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (5.94ns)   --->   "%lshr_ln244_2 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 97 'lshr' 'lshr_ln244_2' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln244_4 = zext i11 %or_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 98 'zext' 'zext_ln244_4' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (5.94ns)   --->   "%lshr_ln244_3 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 99 'lshr' 'lshr_ln244_3' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln244_5 = zext i12 %add_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 100 'zext' 'zext_ln244_5' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (5.94ns)   --->   "%lshr_ln244_4 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_5" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 101 'lshr' 'lshr_ln244_4' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln244_6 = zext i12 %add_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 102 'zext' 'zext_ln244_6' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (5.94ns)   --->   "%lshr_ln244_5 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_6" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 103 'lshr' 'lshr_ln244_5' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln244_7 = zext i12 %add_ln244_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 104 'zext' 'zext_ln244_7' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (5.94ns)   --->   "%lshr_ln244_6 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 105 'lshr' 'lshr_ln244_6' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln244_8 = zext i11 %or_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 106 'zext' 'zext_ln244_8' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (5.94ns)   --->   "%lshr_ln244_7 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 107 'lshr' 'lshr_ln244_7' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln244_9 = zext i12 %add_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 108 'zext' 'zext_ln244_9' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (5.94ns)   --->   "%lshr_ln244_8 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_9" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 109 'lshr' 'lshr_ln244_8' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln244_10 = zext i12 %add_ln244_5" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 110 'zext' 'zext_ln244_10' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (5.94ns)   --->   "%lshr_ln244_9 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_10" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 111 'lshr' 'lshr_ln244_9' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln244_11 = zext i12 %add_ln244_6" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 112 'zext' 'zext_ln244_11' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (5.94ns)   --->   "%lshr_ln244_10 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_11" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 113 'lshr' 'lshr_ln244_10' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln244_12 = zext i12 %add_ln244_7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 114 'zext' 'zext_ln244_12' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (5.94ns)   --->   "%lshr_ln244_11 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_12" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 115 'lshr' 'lshr_ln244_11' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln244_13 = zext i12 %add_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 116 'zext' 'zext_ln244_13' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (5.94ns)   --->   "%lshr_ln244_12 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_13" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 117 'lshr' 'lshr_ln244_12' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln244_14 = zext i12 %add_ln244_9" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 118 'zext' 'zext_ln244_14' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (5.94ns)   --->   "%lshr_ln244_13 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_14" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 119 'lshr' 'lshr_ln244_13' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln244_15 = zext i12 %add_ln244_10" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 120 'zext' 'zext_ln244_15' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (5.94ns)   --->   "%lshr_ln244_14 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_15" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 121 'lshr' 'lshr_ln244_14' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln244_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %round_1, i7 120" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 122 'bitconcatenate' 'or_ln244_3' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln244_16 = zext i11 %or_ln244_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 123 'zext' 'zext_ln244_16' <Predicate = (!icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (5.94ns)   --->   "%lshr_ln244_15 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_16" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 124 'lshr' 'lshr_ln244_15' <Predicate = (!icmp_ln428)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln424 = add i4 %round_1, i4 1" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 125 'add' 'add_ln424' <Predicate = (!icmp_ln428)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln237 = store i4 %add_ln424, i4 %round" [../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 126 'store' 'store_ln237' <Predicate = (!icmp_ln428)> <Delay = 1.58>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%t_load_1 = load i8 %t"   --->   Operation 363 'load' 't_load_1' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%p_load86 = load i8 %empty"   --->   Operation 364 'load' 'p_load86' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%p_load84 = load i8 %empty_30"   --->   Operation 365 'load' 'p_load84' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%p_load82 = load i8 %empty_31"   --->   Operation 366 'load' 'p_load82' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%t_1_load_1 = load i8 %t_1"   --->   Operation 367 'load' 't_1_load_1' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%p_load79 = load i8 %empty_32"   --->   Operation 368 'load' 'p_load79' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%p_load77 = load i8 %empty_33"   --->   Operation 369 'load' 'p_load77' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%p_load75 = load i8 %empty_34"   --->   Operation 370 'load' 'p_load75' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%t_2_load_1 = load i8 %t_2"   --->   Operation 371 'load' 't_2_load_1' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%p_load72 = load i8 %empty_35"   --->   Operation 372 'load' 'p_load72' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%p_load70 = load i8 %empty_36"   --->   Operation 373 'load' 'p_load70' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%p_load68 = load i8 %empty_37"   --->   Operation 374 'load' 'p_load68' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%t_3_load_1 = load i8 %t_3"   --->   Operation 375 'load' 't_3_load_1' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%p_load65 = load i8 %empty_38"   --->   Operation 376 'load' 'p_load65' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%p_load63 = load i8 %empty_39"   --->   Operation 377 'load' 'p_load63' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%p_load61 = load i8 %empty_40"   --->   Operation 378 'load' 'p_load61' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load61"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out1, i8 %p_load63"   --->   Operation 380 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out2, i8 %p_load65"   --->   Operation 381 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %t_3_out, i8 %t_3_load_1"   --->   Operation 382 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out3, i8 %p_load68"   --->   Operation 383 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out4, i8 %p_load70"   --->   Operation 384 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out5, i8 %p_load72"   --->   Operation 385 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %t_2_out, i8 %t_2_load_1"   --->   Operation 386 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out6, i8 %p_load75"   --->   Operation 387 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out7, i8 %p_load77"   --->   Operation 388 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out8, i8 %p_load79"   --->   Operation 389 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %t_1_out, i8 %t_1_load_1"   --->   Operation 390 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out9, i8 %p_load82"   --->   Operation 391 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out10, i8 %p_load84"   --->   Operation 392 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out11, i8 %p_load86"   --->   Operation 393 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %t_out, i8 %t_load_1"   --->   Operation 394 'write' 'write_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 395 'ret' 'ret_ln0' <Predicate = (icmp_ln428)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_load83 = load i8 %empty_30" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 127 'load' 'p_load83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_load81 = load i8 %empty_31" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 128 'load' 'p_load81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%p_load76 = load i8 %empty_33" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 129 'load' 'p_load76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_load74 = load i8 %empty_34" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 130 'load' 'p_load74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_load69 = load i8 %empty_36" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 131 'load' 'p_load69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_load67 = load i8 %empty_37" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 132 'load' 'p_load67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_load62 = load i8 %empty_39" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 133 'load' 'p_load62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_40" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 134 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln307_1 = xor i8 %Tm, i8 %p_load83" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 135 'xor' 'xor_ln307_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.99ns)   --->   "%Tmp = xor i8 %xor_ln307_1, i8 %p_load81" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 136 'xor' 'Tmp' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%shl_ln296 = shl i8 %Tm, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 137 'shl' 'shl_ln296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.99ns)   --->   "%Tm_1 = xor i8 %p_load85, i8 %p_load83" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 138 'xor' 'Tm_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%shl_ln296_1 = shl i8 %Tm_1, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 139 'shl' 'shl_ln296_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.99ns)   --->   "%Tm_2 = xor i8 %p_load83, i8 %p_load81" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 140 'xor' 'Tm_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%shl_ln296_2 = shl i8 %Tm_2, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 141 'shl' 'shl_ln296_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.99ns)   --->   "%Tm_3 = xor i8 %t_load, i8 %p_load81" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 142 'xor' 'Tm_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%shl_ln296_3 = shl i8 %Tm_3, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 143 'shl' 'shl_ln296_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln307_3 = xor i8 %Tm_4, i8 %p_load76" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 144 'xor' 'xor_ln307_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.99ns)   --->   "%Tmp_1 = xor i8 %xor_ln307_3, i8 %p_load74" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 145 'xor' 'Tmp_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%shl_ln296_4 = shl i8 %Tm_4, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 146 'shl' 'shl_ln296_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.99ns)   --->   "%Tm_5 = xor i8 %p_load78, i8 %p_load76" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 147 'xor' 'Tm_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%shl_ln296_5 = shl i8 %Tm_5, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 148 'shl' 'shl_ln296_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.99ns)   --->   "%Tm_6 = xor i8 %p_load76, i8 %p_load74" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 149 'xor' 'Tm_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%shl_ln296_6 = shl i8 %Tm_6, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 150 'shl' 'shl_ln296_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.99ns)   --->   "%Tm_7 = xor i8 %t_1_load, i8 %p_load74" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 151 'xor' 'Tm_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%shl_ln296_7 = shl i8 %Tm_7, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 152 'shl' 'shl_ln296_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.99ns)   --->   "%xor_ln307_5 = xor i8 %Tm_8, i8 %p_load69" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 153 'xor' 'xor_ln307_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.99ns)   --->   "%Tmp_2 = xor i8 %xor_ln307_5, i8 %p_load67" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 154 'xor' 'Tmp_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%shl_ln296_8 = shl i8 %Tm_8, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 155 'shl' 'shl_ln296_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.99ns)   --->   "%Tm_9 = xor i8 %p_load71, i8 %p_load69" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 156 'xor' 'Tm_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%shl_ln296_9 = shl i8 %Tm_9, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 157 'shl' 'shl_ln296_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.99ns)   --->   "%Tm_10 = xor i8 %p_load69, i8 %p_load67" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 158 'xor' 'Tm_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%shl_ln296_10 = shl i8 %Tm_10, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 159 'shl' 'shl_ln296_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.99ns)   --->   "%Tm_11 = xor i8 %t_2_load, i8 %p_load67" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 160 'xor' 'Tm_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%shl_ln296_11 = shl i8 %Tm_11, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 161 'shl' 'shl_ln296_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln307_7 = xor i8 %Tm_12, i8 %p_load62" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 162 'xor' 'xor_ln307_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.99ns)   --->   "%Tmp_3 = xor i8 %xor_ln307_7, i8 %p_load" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 163 'xor' 'Tmp_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%shl_ln296_12 = shl i8 %Tm_12, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 164 'shl' 'shl_ln296_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.99ns)   --->   "%Tm_13 = xor i8 %p_load64, i8 %p_load62" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 165 'xor' 'Tm_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%shl_ln296_13 = shl i8 %Tm_13, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 166 'shl' 'shl_ln296_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.99ns)   --->   "%Tm_14 = xor i8 %p_load62, i8 %p_load" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 167 'xor' 'Tm_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%shl_ln296_14 = shl i8 %Tm_14, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 168 'shl' 'shl_ln296_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.99ns)   --->   "%Tm_15 = xor i8 %t_3_load, i8 %p_load" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 169 'xor' 'Tm_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%shl_ln296_15 = shl i8 %Tm_15, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 170 'shl' 'shl_ln296_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%trunc_ln244 = trunc i1536 %lshr_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 171 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 172 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%select_ln244 = select i1 %tmp, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 173 'select' 'select_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%xor_ln244 = xor i8 %shl_ln296, i8 %t_load" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 174 'xor' 'xor_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%xor_ln244_1 = xor i8 %Tmp, i8 %trunc_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 175 'xor' 'xor_ln244_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_3)   --->   "%xor_ln244_2 = xor i8 %xor_ln244_1, i8 %select_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 176 'xor' 'xor_ln244_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_3 = xor i8 %xor_ln244_2, i8 %xor_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 177 'xor' 'xor_ln244_3' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%trunc_ln244_1 = trunc i1536 %lshr_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 178 'trunc' 'trunc_ln244_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_1, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 179 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%select_ln244_1 = select i1 %tmp_1, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 180 'select' 'select_ln244_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%xor_ln244_4 = xor i8 %shl_ln296_1, i8 %p_load85" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 181 'xor' 'xor_ln244_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%xor_ln244_5 = xor i8 %Tmp, i8 %trunc_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 182 'xor' 'xor_ln244_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_7)   --->   "%xor_ln244_6 = xor i8 %xor_ln244_5, i8 %select_ln244_1" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 183 'xor' 'xor_ln244_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_7 = xor i8 %xor_ln244_6, i8 %xor_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 184 'xor' 'xor_ln244_7' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%trunc_ln244_2 = trunc i1536 %lshr_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 185 'trunc' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_2, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 186 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%select_ln244_2 = select i1 %tmp_2, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 187 'select' 'select_ln244_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%xor_ln244_8 = xor i8 %shl_ln296_2, i8 %p_load81" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 188 'xor' 'xor_ln244_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%xor_ln244_9 = xor i8 %Tm, i8 %trunc_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 189 'xor' 'xor_ln244_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_11)   --->   "%xor_ln244_10 = xor i8 %xor_ln244_9, i8 %select_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 190 'xor' 'xor_ln244_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_11 = xor i8 %xor_ln244_10, i8 %xor_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 191 'xor' 'xor_ln244_11' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%trunc_ln244_3 = trunc i1536 %lshr_ln244_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 192 'trunc' 'trunc_ln244_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_3, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 193 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%select_ln244_3 = select i1 %tmp_3, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 194 'select' 'select_ln244_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%xor_ln244_12 = xor i8 %xor_ln307_1, i8 %shl_ln296_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 195 'xor' 'xor_ln244_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_14)   --->   "%xor_ln244_13 = xor i8 %select_ln244_3, i8 %trunc_ln244_3" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 196 'xor' 'xor_ln244_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_14 = xor i8 %xor_ln244_13, i8 %xor_ln244_12" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 197 'xor' 'xor_ln244_14' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%trunc_ln244_4 = trunc i1536 %lshr_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 198 'trunc' 'trunc_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_4, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 199 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%select_ln244_4 = select i1 %tmp_4, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 200 'select' 'select_ln244_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%xor_ln244_15 = xor i8 %shl_ln296_4, i8 %t_1_load" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 201 'xor' 'xor_ln244_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%xor_ln244_16 = xor i8 %Tmp_1, i8 %trunc_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 202 'xor' 'xor_ln244_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_18)   --->   "%xor_ln244_17 = xor i8 %xor_ln244_16, i8 %select_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 203 'xor' 'xor_ln244_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_18 = xor i8 %xor_ln244_17, i8 %xor_ln244_15" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 204 'xor' 'xor_ln244_18' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%trunc_ln244_5 = trunc i1536 %lshr_ln244_5" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 205 'trunc' 'trunc_ln244_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_5, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 206 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%select_ln244_5 = select i1 %tmp_5, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 207 'select' 'select_ln244_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%xor_ln244_19 = xor i8 %shl_ln296_5, i8 %p_load78" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 208 'xor' 'xor_ln244_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%xor_ln244_20 = xor i8 %Tmp_1, i8 %trunc_ln244_5" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 209 'xor' 'xor_ln244_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_22)   --->   "%xor_ln244_21 = xor i8 %xor_ln244_20, i8 %select_ln244_5" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 210 'xor' 'xor_ln244_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_22 = xor i8 %xor_ln244_21, i8 %xor_ln244_19" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 211 'xor' 'xor_ln244_22' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%trunc_ln244_6 = trunc i1536 %lshr_ln244_6" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 212 'trunc' 'trunc_ln244_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_6, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 213 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%select_ln244_6 = select i1 %tmp_6, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 214 'select' 'select_ln244_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%xor_ln244_23 = xor i8 %shl_ln296_6, i8 %p_load74" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 215 'xor' 'xor_ln244_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%xor_ln244_24 = xor i8 %Tm_4, i8 %trunc_ln244_6" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 216 'xor' 'xor_ln244_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_26)   --->   "%xor_ln244_25 = xor i8 %xor_ln244_24, i8 %select_ln244_6" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 217 'xor' 'xor_ln244_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_26 = xor i8 %xor_ln244_25, i8 %xor_ln244_23" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 218 'xor' 'xor_ln244_26' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%trunc_ln244_7 = trunc i1536 %lshr_ln244_7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 219 'trunc' 'trunc_ln244_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_7, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 220 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%select_ln244_7 = select i1 %tmp_7, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 221 'select' 'select_ln244_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%xor_ln244_27 = xor i8 %xor_ln307_3, i8 %shl_ln296_7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 222 'xor' 'xor_ln244_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_29)   --->   "%xor_ln244_28 = xor i8 %select_ln244_7, i8 %trunc_ln244_7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 223 'xor' 'xor_ln244_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_29 = xor i8 %xor_ln244_28, i8 %xor_ln244_27" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 224 'xor' 'xor_ln244_29' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%trunc_ln244_8 = trunc i1536 %lshr_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 225 'trunc' 'trunc_ln244_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_8, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 226 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%select_ln244_8 = select i1 %tmp_8, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 227 'select' 'select_ln244_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%xor_ln244_30 = xor i8 %shl_ln296_8, i8 %t_2_load" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 228 'xor' 'xor_ln244_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%xor_ln244_31 = xor i8 %Tmp_2, i8 %trunc_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 229 'xor' 'xor_ln244_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_33)   --->   "%xor_ln244_32 = xor i8 %xor_ln244_31, i8 %select_ln244_8" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 230 'xor' 'xor_ln244_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_33 = xor i8 %xor_ln244_32, i8 %xor_ln244_30" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 231 'xor' 'xor_ln244_33' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%trunc_ln244_9 = trunc i1536 %lshr_ln244_9" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 232 'trunc' 'trunc_ln244_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_9, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 233 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%select_ln244_9 = select i1 %tmp_9, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 234 'select' 'select_ln244_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%xor_ln244_34 = xor i8 %shl_ln296_9, i8 %p_load71" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 235 'xor' 'xor_ln244_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%xor_ln244_35 = xor i8 %Tmp_2, i8 %trunc_ln244_9" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 236 'xor' 'xor_ln244_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_37)   --->   "%xor_ln244_36 = xor i8 %xor_ln244_35, i8 %select_ln244_9" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 237 'xor' 'xor_ln244_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_37 = xor i8 %xor_ln244_36, i8 %xor_ln244_34" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 238 'xor' 'xor_ln244_37' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%trunc_ln244_10 = trunc i1536 %lshr_ln244_10" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 239 'trunc' 'trunc_ln244_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_10, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 240 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%select_ln244_10 = select i1 %tmp_10, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 241 'select' 'select_ln244_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%xor_ln244_38 = xor i8 %shl_ln296_10, i8 %p_load67" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 242 'xor' 'xor_ln244_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%xor_ln244_39 = xor i8 %Tm_8, i8 %trunc_ln244_10" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 243 'xor' 'xor_ln244_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_41)   --->   "%xor_ln244_40 = xor i8 %xor_ln244_39, i8 %select_ln244_10" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 244 'xor' 'xor_ln244_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_41 = xor i8 %xor_ln244_40, i8 %xor_ln244_38" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 245 'xor' 'xor_ln244_41' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%trunc_ln244_11 = trunc i1536 %lshr_ln244_11" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 246 'trunc' 'trunc_ln244_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_11, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 247 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%select_ln244_11 = select i1 %tmp_11, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 248 'select' 'select_ln244_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%xor_ln244_42 = xor i8 %xor_ln307_5, i8 %shl_ln296_11" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 249 'xor' 'xor_ln244_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_44)   --->   "%xor_ln244_43 = xor i8 %select_ln244_11, i8 %trunc_ln244_11" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 250 'xor' 'xor_ln244_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_44 = xor i8 %xor_ln244_43, i8 %xor_ln244_42" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 251 'xor' 'xor_ln244_44' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%trunc_ln244_12 = trunc i1536 %lshr_ln244_12" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 252 'trunc' 'trunc_ln244_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_12, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 253 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%select_ln244_12 = select i1 %tmp_12, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 254 'select' 'select_ln244_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%xor_ln244_45 = xor i8 %shl_ln296_12, i8 %t_3_load" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 255 'xor' 'xor_ln244_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%xor_ln244_46 = xor i8 %Tmp_3, i8 %trunc_ln244_12" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 256 'xor' 'xor_ln244_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_48)   --->   "%xor_ln244_47 = xor i8 %xor_ln244_46, i8 %select_ln244_12" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 257 'xor' 'xor_ln244_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_48 = xor i8 %xor_ln244_47, i8 %xor_ln244_45" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 258 'xor' 'xor_ln244_48' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%trunc_ln244_13 = trunc i1536 %lshr_ln244_13" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 259 'trunc' 'trunc_ln244_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_13, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 260 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%select_ln244_13 = select i1 %tmp_13, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 261 'select' 'select_ln244_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%xor_ln244_49 = xor i8 %shl_ln296_13, i8 %p_load64" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 262 'xor' 'xor_ln244_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%xor_ln244_50 = xor i8 %Tmp_3, i8 %trunc_ln244_13" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 263 'xor' 'xor_ln244_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_52)   --->   "%xor_ln244_51 = xor i8 %xor_ln244_50, i8 %select_ln244_13" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 264 'xor' 'xor_ln244_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_52 = xor i8 %xor_ln244_51, i8 %xor_ln244_49" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 265 'xor' 'xor_ln244_52' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%trunc_ln244_14 = trunc i1536 %lshr_ln244_14" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 266 'trunc' 'trunc_ln244_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_14, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 267 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%select_ln244_14 = select i1 %tmp_14, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 268 'select' 'select_ln244_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%xor_ln244_53 = xor i8 %shl_ln296_14, i8 %p_load" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 269 'xor' 'xor_ln244_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%xor_ln244_54 = xor i8 %Tm_12, i8 %trunc_ln244_14" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 270 'xor' 'xor_ln244_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_56)   --->   "%xor_ln244_55 = xor i8 %xor_ln244_54, i8 %select_ln244_14" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 271 'xor' 'xor_ln244_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_56 = xor i8 %xor_ln244_55, i8 %xor_ln244_53" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 272 'xor' 'xor_ln244_56' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%trunc_ln244_15 = trunc i1536 %lshr_ln244_15" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 273 'trunc' 'trunc_ln244_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_15, i32 7" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 274 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%select_ln244_15 = select i1 %tmp_15, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 275 'select' 'select_ln244_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%xor_ln244_57 = xor i8 %xor_ln307_7, i8 %shl_ln296_15" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 276 'xor' 'xor_ln244_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln244_59)   --->   "%xor_ln244_58 = xor i8 %select_ln244_15, i8 %trunc_ln244_15" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 277 'xor' 'xor_ln244_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln244_59 = xor i8 %xor_ln244_58, i8 %xor_ln244_57" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 278 'xor' 'xor_ln244_59' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i8 %xor_ln244_3" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 279 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln258" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 280 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [2/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 281 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i8 %xor_ln244_18" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 282 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_1" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 283 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 284 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln258_2 = zext i8 %xor_ln244_33" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 285 'zext' 'zext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_2" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 286 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 287 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln258_3 = zext i8 %xor_ln244_48" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 288 'zext' 'zext_ln258_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_3" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 289 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [2/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 290 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln258_4 = zext i8 %xor_ln244_7" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 291 'zext' 'zext_ln258_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_4" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 292 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (3.25ns)   --->   "%temp_4 = load i8 %sbox_addr_4" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 293 'load' 'temp_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln258_5 = zext i8 %xor_ln244_22" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 294 'zext' 'zext_ln258_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_5" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 295 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 296 'load' 'sbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln258_6 = zext i8 %xor_ln244_37" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 297 'zext' 'zext_ln258_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_6" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 298 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 299 'load' 'sbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln258_7 = zext i8 %xor_ln244_52" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 300 'zext' 'zext_ln258_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_7" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 301 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 302 'load' 'sbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln258_8 = zext i8 %xor_ln244_11" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 303 'zext' 'zext_ln258_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_8" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 304 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [2/2] (3.25ns)   --->   "%temp_5 = load i8 %sbox_addr_8" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 305 'load' 'temp_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln258_9 = zext i8 %xor_ln244_26" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 306 'zext' 'zext_ln258_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_9" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 307 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [2/2] (3.25ns)   --->   "%temp_6 = load i8 %sbox_addr_9" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 308 'load' 'temp_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln258_10 = zext i8 %xor_ln244_41" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 309 'zext' 'zext_ln258_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_10" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 310 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (3.25ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 311 'load' 'sbox_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln258_11 = zext i8 %xor_ln244_56" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 312 'zext' 'zext_ln258_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_11" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 313 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (3.25ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 314 'load' 'sbox_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln258_12 = zext i8 %xor_ln244_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 315 'zext' 'zext_ln258_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 316 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [2/2] (3.25ns)   --->   "%temp_7 = load i8 %sbox_addr_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 317 'load' 'temp_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln258_13 = zext i8 %xor_ln244_29" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 318 'zext' 'zext_ln258_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 319 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [2/2] (3.25ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 320 'load' 'sbox_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln258_14 = zext i8 %xor_ln244_44" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 321 'zext' 'zext_ln258_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 322 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [2/2] (3.25ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 323 'load' 'sbox_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln258_15 = zext i8 %xor_ln244_59" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 324 'zext' 'zext_ln258_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln258_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 325 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (3.25ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 326 'load' 'sbox_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln415 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 327 'specpipeline' 'specpipeline_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%speclooptripcount_ln415 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 328 'speclooptripcount' 'speclooptripcount_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 329 'specloopname' 'specloopname_ln424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 330 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 331 [1/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 331 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 332 [1/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 332 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 333 [1/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 333 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 334 [1/2] (3.25ns)   --->   "%temp_4 = load i8 %sbox_addr_4" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 334 'load' 'temp_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 335 [1/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 335 'load' 'sbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 336 [1/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 336 'load' 'sbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 337 [1/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 337 'load' 'sbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 338 [1/2] (3.25ns)   --->   "%temp_5 = load i8 %sbox_addr_8" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 338 'load' 'temp_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 339 [1/2] (3.25ns)   --->   "%temp_6 = load i8 %sbox_addr_9" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 339 'load' 'temp_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 340 [1/2] (3.25ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 340 'load' 'sbox_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 341 [1/2] (3.25ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 341 'load' 'sbox_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 342 [1/2] (3.25ns)   --->   "%temp_7 = load i8 %sbox_addr_12" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 342 'load' 'temp_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 343 [1/2] (3.25ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 343 'load' 'sbox_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 344 [1/2] (3.25ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 344 'load' 'sbox_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 345 [1/2] (3.25ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 345 'load' 'sbox_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 346 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_14, i8 %empty_40" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 346 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 347 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %temp_6, i8 %empty_39" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 347 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 348 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %temp_4, i8 %empty_38" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 348 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 349 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %sbox_load_3, i8 %t_3" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 349 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 350 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_13, i8 %empty_37" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 350 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 351 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %temp_5, i8 %empty_36" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 351 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 352 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_7, i8 %empty_35" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 352 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 353 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %sbox_load_2, i8 %t_2" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 353 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 354 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %temp_7, i8 %empty_34" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 354 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 355 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_11, i8 %empty_33" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 355 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 356 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_6, i8 %empty_32" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 356 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 357 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %sbox_load_1, i8 %t_1" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 357 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 358 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_15, i8 %empty_31" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 358 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_10, i8 %empty_30" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 359 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 360 [1/1] (1.58ns)   --->   "%store_ln258 = store i8 %sbox_load_5, i8 %empty" [../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426]   --->   Operation 360 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 361 [1/1] (1.58ns)   --->   "%store_ln303 = store i8 %sbox_load, i8 %t" [../../tiny-AES-c-mod/aes.c:303->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 361 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln428 = br void %for.inc" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 362 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.323ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln237', ../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432) of constant 1 on local variable 'round', ../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432 [85]  (1.588 ns)
	'load' operation 4 bit ('round', ../../tiny-AES-c-mod/aes.c:424) on local variable 'round', ../../tiny-AES-c-mod/aes.c:237->../../tiny-AES-c-mod/aes.c:432 [88]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln428', ../../tiny-AES-c-mod/aes.c:428) [89]  (1.735 ns)

 <State 2>: 5.944ns
The critical path consists of the following:
	'lshr' operation 1536 bit ('lshr_ln244', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [153]  (5.944 ns)

 <State 3>: 6.422ns
The critical path consists of the following:
	'load' operation 8 bit ('p_load83', ../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431) on local variable 'empty_30' [94]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln307_1', ../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431) [112]  (0.990 ns)
	'xor' operation 8 bit ('Tmp', ../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431) [113]  (0.990 ns)
	'xor' operation 8 bit ('xor_ln244_1', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [158]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln244_2', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [159]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln244_3', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [160]  (1.188 ns)
	'getelementptr' operation 8 bit ('sbox_addr', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) [311]  (0.000 ns)
	'load' operation 8 bit ('sbox_load', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'sbox' [312]  (3.254 ns)

 <State 4>: 4.842ns
The critical path consists of the following:
	'load' operation 8 bit ('sbox_load_14', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'sbox' [354]  (3.254 ns)
	'store' operation 0 bit ('store_ln258', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) of variable 'sbox_load_14', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426 on local variable 'empty_40' [359]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
