<def f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='27' ll='128'/>
<size>40</size>
<doc f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='25'>/// Superclass for all disassemblers. Consumes a memory region and provides an
/// array of assembly instructions.</doc>
<fun r='_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<fun r='_ZN4llvm14MCDisassemblerD1Ev'/>
<fun r='_ZNK4llvm14MCDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_'/>
<fun r='_ZNK4llvm14MCDisassembler13onSymbolStartENS_9StringRefERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES6_'/>
<mbr r='llvm::MCDisassembler::Ctx' o='64' t='llvm::MCContext &amp;'/>
<mbr r='llvm::MCDisassembler::STI' o='128' t='const llvm::MCSubtargetInfo &amp;'/>
<mbr r='llvm::MCDisassembler::Symbolizer' o='192' t='std::unique_ptr&lt;MCSymbolizer&gt;'/>
<fun r='_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm'/>
<fun r='_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm'/>
<fun r='_ZN4llvm14MCDisassembler13setSymbolizerESt10unique_ptrINS_12MCSymbolizerESt14default_deleteIS2_EE'/>
<fun r='_ZNK4llvm14MCDisassembler10getContextEv'/>
<fun r='_ZNK4llvm14MCDisassembler16getSubtargetInfoEv'/>
<mbr r='llvm::MCDisassembler::CommentStream' o='256' t='llvm::raw_ostream *'/>
<ovr f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.h' l='19' c='llvm::AArch64Disassembler'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='40' c='llvm::AMDGPUDisassembler'/>
<ovr f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='88' c='(anonymousnamespace)::ARMDisassembler'/>
<ovr f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='103' c='(anonymousnamespace)::ThumbDisassembler'/>
<ovr f='llvm/llvm/lib/Target/BPF/Disassembler/BPFDisassembler.cpp' l='34' c='(anonymousnamespace)::BPFDisassembler'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='43' c='(anonymousnamespace)::HexagonDisassembler'/>
<ovr f='llvm/llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.h' l='22' c='llvm::LanaiDisassembler'/>
<ovr f='llvm/llvm/lib/Target/MSP430/Disassembler/MSP430Disassembler.cpp' l='32' c='(anonymousnamespace)::MSP430Disassembler'/>
<ovr f='llvm/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp' l='40' c='(anonymousnamespace)::MipsDisassembler'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='27' c='(anonymousnamespace)::PPCDisassembler'/>
<ovr f='llvm/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp' l='31' c='(anonymousnamespace)::SparcDisassembler'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/Disassembler/SystemZDisassembler.cpp' l='29' c='(anonymousnamespace)::SystemZDisassembler'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/Disassembler/WebAssemblyDisassembler.cpp' l='42' c='(anonymousnamespace)::WebAssemblyDisassembler'/>
<ovr f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='135' c='(anonymousnamespace)::X86GenericDisassembler'/>
<ovr f='llvm/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp' l='33' c='(anonymousnamespace)::XCoreDisassembler'/>
