# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1.srcs/sources_1/imports/Desktop/adder_subtractor.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/Desktop/full_adder.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/Desktop/adder_subtractor_tb.vhd" \

# Do not sort compile order
nosort
