Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  9 14:03:50 2024
| Host         : DESKTOP-F2KTFA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.058        0.000                      0                   33        0.317        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.058        0.000                      0                   33        0.317        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.229ns (37.347%)  route 3.739ns (62.653%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.127 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.127    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.185    design_1_i/clock_generator_0/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 2.208ns (37.126%)  route 3.739ns (62.874%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.106 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.106    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[31]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.185    design_1_i/clock_generator_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.115ns (36.127%)  route 3.739ns (63.873%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.013    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.134ns (36.334%)  route 3.739ns (63.666%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.032 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.032    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[30]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.185    design_1_i/clock_generator_0/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.118ns (36.160%)  route 3.739ns (63.840%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.016 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.016    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[28]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.185    design_1_i/clock_generator_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.094ns (35.897%)  route 3.739ns (64.103%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.992 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.992    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.020ns (35.073%)  route 3.739ns (64.926%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.918 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.918    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.004ns (34.893%)  route 3.739ns (65.107%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.679 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.902 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.902    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.001ns (34.859%)  route 3.739ns (65.141%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.899 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.899    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.980ns (34.619%)  route 3.739ns (65.381%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/clock_generator_0/inst/counter_reg[29]/Q
                         net (fo=4, routed)           1.137     6.752    design_1_i/clock_generator_0/inst/counter_reg[29]
    SLICE_X1Y6           LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  design_1_i/clock_generator_0/inst/state[0]_i_6/O
                         net (fo=64, routed)          2.271     9.146    design_1_i/clock_generator_0/inst/state[0]_i_6_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  design_1_i/clock_generator_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.331     9.602    design_1_i/clock_generator_0/inst/counter[0]_i_4_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.109 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  design_1_i/clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    design_1_i/clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.565 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.878 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    design_1_i/clock_generator_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  design_1_i/clock_generator_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.173     1.791    design_1_i/clock_generator_0/inst/counter_reg[31]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  design_1_i/clock_generator_0/inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000     1.836    design_1_i/clock_generator_0/inst/counter[28]_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.899 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    design_1_i/clock_generator_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.183     1.802    design_1_i/clock_generator_0/inst/counter_reg[23]
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  design_1_i/clock_generator_0/inst/counter[20]_i_6/O
                         net (fo=1, routed)           0.000     1.847    design_1_i/clock_generator_0/inst/counter[20]_i_6_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.910 r  design_1_i/clock_generator_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    design_1_i/clock_generator_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[27]/Q
                         net (fo=3, routed)           0.183     1.802    design_1_i/clock_generator_0/inst/counter_reg[27]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  design_1_i/clock_generator_0/inst/counter[24]_i_6/O
                         net (fo=1, routed)           0.000     1.847    design_1_i/clock_generator_0/inst/counter[24]_i_6_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.910 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.184     1.803    design_1_i/clock_generator_0/inst/counter_reg[15]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  design_1_i/clock_generator_0/inst/counter[12]_i_6/O
                         net (fo=1, routed)           0.000     1.848    design_1_i/clock_generator_0/inst/counter[12]_i_6_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y0           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  design_1_i/clock_generator_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.184     1.804    design_1_i/clock_generator_0/inst/counter_reg[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  design_1_i/clock_generator_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.849    design_1_i/clock_generator_0/inst/counter[0]_i_6_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.912 r  design_1_i/clock_generator_0/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    design_1_i/clock_generator_0/inst/counter_reg[0]_i_1_n_4
    SLICE_X0Y0           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y0           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/clock_generator_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.047%)  route 0.195ns (43.954%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[19]/Q
                         net (fo=4, routed)           0.195     1.814    design_1_i/clock_generator_0/inst/counter_reg[19]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  design_1_i/clock_generator_0/inst/counter[16]_i_6/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/clock_generator_0/inst/counter[16]_i_6_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  design_1_i/clock_generator_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    design_1_i/clock_generator_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X0Y4           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.787%)  route 0.195ns (43.213%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[12]/Q
                         net (fo=3, routed)           0.195     1.814    design_1_i/clock_generator_0/inst/counter_reg[12]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  design_1_i/clock_generator_0/inst/counter[12]_i_9/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/clock_generator_0/inst/counter[12]_i_9_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  design_1_i/clock_generator_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    design_1_i/clock_generator_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y3           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  design_1_i/clock_generator_0/inst/counter_reg[24]/Q
                         net (fo=3, routed)           0.196     1.815    design_1_i/clock_generator_0/inst/counter_reg[24]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  design_1_i/clock_generator_0/inst/counter[24]_i_9/O
                         net (fo=1, routed)           0.000     1.860    design_1_i/clock_generator_0/inst/counter[24]_i_9_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.930 r  design_1_i/clock_generator_0/inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    design_1_i/clock_generator_0/inst/counter_reg[24]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[24]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clock_generator_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  design_1_i/clock_generator_0/inst/counter_reg[28]/Q
                         net (fo=4, routed)           0.196     1.814    design_1_i/clock_generator_0/inst/counter_reg[28]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  design_1_i/clock_generator_0/inst/counter[28]_i_8/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/clock_generator_0/inst/counter[28]_i_8_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  design_1_i/clock_generator_0/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    design_1_i/clock_generator_0/inst/counter_reg[28]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[28]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    design_1_i/clock_generator_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/clock_generator_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_generator_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  design_1_i/clock_generator_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.196     1.816    design_1_i/clock_generator_0/inst/counter_reg[8]
    SLICE_X0Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  design_1_i/clock_generator_0/inst/counter[8]_i_9/O
                         net (fo=1, routed)           0.000     1.861    design_1_i/clock_generator_0/inst/counter[8]_i_9_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  design_1_i/clock_generator_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    design_1_i/clock_generator_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    design_1_i/clock_generator_0/inst/ap_clk
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_generator_0/inst/counter_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/clock_generator_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     design_1_i/clock_generator_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     design_1_i/clock_generator_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     design_1_i/clock_generator_0/inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     design_1_i/clock_generator_0/inst/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     design_1_i/clock_generator_0/inst/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     design_1_i/clock_generator_0/inst/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     design_1_i/clock_generator_0/inst/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     design_1_i/clock_generator_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     design_1_i/clock_generator_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     design_1_i/clock_generator_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     design_1_i/clock_generator_0/inst/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     design_1_i/clock_generator_0/inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     design_1_i/clock_generator_0/inst/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     design_1_i/clock_generator_0/inst/counter_reg[18]/C



