$date
	Sat Oct 22 19:19:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#539753
b11100 !
1"
#539754
b11100 &
b11100 %
1$
#539755
0"
#539758
b1110 &
b1110 %
#539762
b111 &
b111 %
#539766
b10110 &
b10110 %
#539770
b1011 &
b1011 %
#539774
b100010 &
b100010 %
#539778
b10001 &
b10001 %
#539782
b110100 &
b110100 %
#539786
b11010 &
b11010 %
#539790
b1101 &
b1101 %
#539794
b101000 &
b101000 %
#539798
b10100 &
b10100 %
#539802
b1010 &
b1010 %
#539806
b101 &
b101 %
#539810
b10000 &
b10000 %
#539814
b1000 &
b1000 %
#539818
b100 &
b100 %
#539822
b10 &
b10 %
#539826
b1 &
b1 %
1#
#539830
b0 &
0#
b0 %
0$
#1603737
b100 !
1"
#1603738
b100 &
b100 %
1$
#1603739
0"
#1603742
b10 &
b10 %
#1603746
b1 &
b1 %
1#
#1603750
b0 &
0#
b0 %
0$
#2570977
b1011 !
1"
#2570978
b1011 &
b1011 %
1$
#2570979
0"
#2570982
b100010 &
b100010 %
#2570986
b10001 &
b10001 %
#2570990
b110100 &
b110100 %
#2570994
b11010 &
b11010 %
#2570998
b1101 &
b1101 %
#2571002
b101000 &
b101000 %
#2571006
b10100 &
b10100 %
#2571010
b1010 &
b1010 %
#2571014
b101 &
b101 %
#2571018
b10000 &
b10000 %
#2571022
b1000 &
b1000 %
#2571026
b100 &
b100 %
#2571030
b10 &
b10 %
#2571034
b1 &
b1 %
1#
#2571038
b0 &
0#
b0 %
0$
#4500012
