// Seed: 2946042063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wand id_5,
    input  wor  id_6,
    input  wor  id_7,
    output wand id_8
);
  bit   id_10;
  logic id_11 = -1'h0;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  always @(posedge 1) id_10 <= id_3;
endmodule
