
14-UART-DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006a04  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406a04  00406a04  00016a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a64  20400000  00406a0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001dc  20400a64  00407470  00020a64  2**2
                  ALLOC
  4 .stack        00002000  20400c40  0040764c  00020a64  2**0
                  ALLOC
  5 .heap         00000200  20402c40  0040964c  00020a64  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a64  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a92  2**0
                  CONTENTS, READONLY
  8 .debug_info   00010ff1  00000000  00000000  00020aeb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001f83  00000000  00000000  00031adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006ab8  00000000  00000000  00033a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b38  00000000  00000000  0003a517  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a68  00000000  00000000  0003b04f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001dbe7  00000000  00000000  0003bab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009a3b  00000000  00000000  0005969e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b45c  00000000  00000000  000630d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003ba0  00000000  00000000  000ee538  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2c 40 20 cd 12 40 00 7d 13 40 00 7d 13 40 00     @,@ ..@.}.@.}.@.
  400010:	7d 13 40 00 7d 13 40 00 7d 13 40 00 00 00 00 00     }.@.}.@.}.@.....
	...
  40002c:	7d 13 40 00 7d 13 40 00 00 00 00 00 7d 13 40 00     }.@.}.@.....}.@.
  40003c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40004c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40005c:	7d 13 40 00 7d 13 40 00 00 00 00 00 d1 09 40 00     }.@.}.@.......@.
  40006c:	e9 09 40 00 01 0a 40 00 7d 13 40 00 f5 19 40 00     ..@...@.}.@...@.
  40007c:	7d 13 40 00 19 0a 40 00 31 0a 40 00 7d 13 40 00     }.@...@.1.@.}.@.
  40008c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40009c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000ac:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000bc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000cc:	7d 13 40 00 00 00 00 00 7d 13 40 00 00 00 00 00     }.@.....}.@.....
  4000dc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000ec:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000fc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40010c:	7d 13 40 00 7d 13 40 00 00 00 00 00 00 00 00 00     }.@.}.@.........
  40011c:	00 00 00 00 7d 13 40 00 7d 13 40 00 39 1a 40 00     ....}.@.}.@.9.@.
  40012c:	7d 13 40 00 7d 13 40 00 00 00 00 00 7d 13 40 00     }.@.}.@.....}.@.
  40013c:	7d 13 40 00                                         }.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a64 	.word	0x20400a64
  40015c:	00000000 	.word	0x00000000
  400160:	00406a0c 	.word	0x00406a0c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406a0c 	.word	0x00406a0c
  4001a0:	20400a68 	.word	0x20400a68
  4001a4:	00406a0c 	.word	0x00406a0c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b49 	.word	0x00400b49
  40022c:	00400bb5 	.word	0x00400bb5
  400230:	00400c25 	.word	0x00400c25

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b81 	.word	0x00400b81
  4002a0:	00400c9d 	.word	0x00400c9d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400cb9 	.word	0x00400cb9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400cd5 	.word	0x00400cd5
  400418:	00400cf1 	.word	0x00400cf1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	004014ed 	.word	0x004014ed
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a49 	.word	0x00400a49
  40051c:	00400ac5 	.word	0x00400ac5
  400520:	00401385 	.word	0x00401385
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400831 	.word	0x00400831
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400831 	.word	0x00400831
  40077c:	00400529 	.word	0x00400529

00400780 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400780:	b480      	push	{r7}
  400782:	b083      	sub	sp, #12
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	4013      	ands	r3, r2
  400792:	2b00      	cmp	r3, #0
  400794:	d101      	bne.n	40079a <pio_get_output_data_status+0x1a>
		return 0;
  400796:	2300      	movs	r3, #0
  400798:	e000      	b.n	40079c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40079a:	2301      	movs	r3, #1
	}
}
  40079c:	4618      	mov	r0, r3
  40079e:	370c      	adds	r7, #12
  4007a0:	46bd      	mov	sp, r7
  4007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a6:	4770      	bx	lr

004007a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4007a8:	b480      	push	{r7}
  4007aa:	b085      	sub	sp, #20
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	f003 0310 	and.w	r3, r3, #16
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d020      	beq.n	400800 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	f003 0320 	and.w	r3, r3, #32
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d004      	beq.n	4007da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007d8:	e003      	b.n	4007e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	68ba      	ldr	r2, [r7, #8]
  4007de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d004      	beq.n	4007f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	68ba      	ldr	r2, [r7, #8]
  4007f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007f4:	e008      	b.n	400808 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	68ba      	ldr	r2, [r7, #8]
  4007fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4007fe:	e003      	b.n	400808 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	68ba      	ldr	r2, [r7, #8]
  400804:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400808:	bf00      	nop
  40080a:	3714      	adds	r7, #20
  40080c:	46bd      	mov	sp, r7
  40080e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400812:	4770      	bx	lr

00400814 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	683a      	ldr	r2, [r7, #0]
  400822:	641a      	str	r2, [r3, #64]	; 0x40
}
  400824:	bf00      	nop
  400826:	370c      	adds	r7, #12
  400828:	46bd      	mov	sp, r7
  40082a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082e:	4770      	bx	lr

00400830 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	683a      	ldr	r2, [r7, #0]
  40083e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400840:	bf00      	nop
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400858:	4618      	mov	r0, r3
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400862:	4770      	bx	lr

00400864 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40086c:	687b      	ldr	r3, [r7, #4]
  40086e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400870:	4618      	mov	r0, r3
  400872:	370c      	adds	r7, #12
  400874:	46bd      	mov	sp, r7
  400876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087a:	4770      	bx	lr

0040087c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b084      	sub	sp, #16
  400880:	af00      	add	r7, sp, #0
  400882:	6078      	str	r0, [r7, #4]
  400884:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400886:	6878      	ldr	r0, [r7, #4]
  400888:	4b26      	ldr	r3, [pc, #152]	; (400924 <pio_handler_process+0xa8>)
  40088a:	4798      	blx	r3
  40088c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40088e:	6878      	ldr	r0, [r7, #4]
  400890:	4b25      	ldr	r3, [pc, #148]	; (400928 <pio_handler_process+0xac>)
  400892:	4798      	blx	r3
  400894:	4602      	mov	r2, r0
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	4013      	ands	r3, r2
  40089a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d03c      	beq.n	40091c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008a6:	e034      	b.n	400912 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008a8:	4a20      	ldr	r2, [pc, #128]	; (40092c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	681a      	ldr	r2, [r3, #0]
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	429a      	cmp	r2, r3
  4008b6:	d126      	bne.n	400906 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008b8:	4a1c      	ldr	r2, [pc, #112]	; (40092c <pio_handler_process+0xb0>)
  4008ba:	68bb      	ldr	r3, [r7, #8]
  4008bc:	011b      	lsls	r3, r3, #4
  4008be:	4413      	add	r3, r2
  4008c0:	3304      	adds	r3, #4
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	68fb      	ldr	r3, [r7, #12]
  4008c6:	4013      	ands	r3, r2
  4008c8:	2b00      	cmp	r3, #0
  4008ca:	d01c      	beq.n	400906 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008cc:	4a17      	ldr	r2, [pc, #92]	; (40092c <pio_handler_process+0xb0>)
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	011b      	lsls	r3, r3, #4
  4008d2:	4413      	add	r3, r2
  4008d4:	330c      	adds	r3, #12
  4008d6:	681b      	ldr	r3, [r3, #0]
  4008d8:	4914      	ldr	r1, [pc, #80]	; (40092c <pio_handler_process+0xb0>)
  4008da:	68ba      	ldr	r2, [r7, #8]
  4008dc:	0112      	lsls	r2, r2, #4
  4008de:	440a      	add	r2, r1
  4008e0:	6810      	ldr	r0, [r2, #0]
  4008e2:	4912      	ldr	r1, [pc, #72]	; (40092c <pio_handler_process+0xb0>)
  4008e4:	68ba      	ldr	r2, [r7, #8]
  4008e6:	0112      	lsls	r2, r2, #4
  4008e8:	440a      	add	r2, r1
  4008ea:	3204      	adds	r2, #4
  4008ec:	6812      	ldr	r2, [r2, #0]
  4008ee:	4611      	mov	r1, r2
  4008f0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008f2:	4a0e      	ldr	r2, [pc, #56]	; (40092c <pio_handler_process+0xb0>)
  4008f4:	68bb      	ldr	r3, [r7, #8]
  4008f6:	011b      	lsls	r3, r3, #4
  4008f8:	4413      	add	r3, r2
  4008fa:	3304      	adds	r3, #4
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	43db      	mvns	r3, r3
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	4013      	ands	r3, r2
  400904:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400906:	68bb      	ldr	r3, [r7, #8]
  400908:	3301      	adds	r3, #1
  40090a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	68bb      	ldr	r3, [r7, #8]
  40090e:	2b06      	cmp	r3, #6
  400910:	d803      	bhi.n	40091a <pio_handler_process+0x9e>
		while (status != 0) {
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	2b00      	cmp	r3, #0
  400916:	d1c7      	bne.n	4008a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400918:	e000      	b.n	40091c <pio_handler_process+0xa0>
				break;
  40091a:	bf00      	nop
}
  40091c:	bf00      	nop
  40091e:	3710      	adds	r7, #16
  400920:	46bd      	mov	sp, r7
  400922:	bd80      	pop	{r7, pc}
  400924:	0040084d 	.word	0x0040084d
  400928:	00400865 	.word	0x00400865
  40092c:	20400a80 	.word	0x20400a80

00400930 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400930:	b580      	push	{r7, lr}
  400932:	b086      	sub	sp, #24
  400934:	af00      	add	r7, sp, #0
  400936:	60f8      	str	r0, [r7, #12]
  400938:	60b9      	str	r1, [r7, #8]
  40093a:	607a      	str	r2, [r7, #4]
  40093c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40093e:	4b21      	ldr	r3, [pc, #132]	; (4009c4 <pio_handler_set+0x94>)
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	2b06      	cmp	r3, #6
  400944:	d901      	bls.n	40094a <pio_handler_set+0x1a>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e038      	b.n	4009bc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40094a:	2300      	movs	r3, #0
  40094c:	75fb      	strb	r3, [r7, #23]
  40094e:	e011      	b.n	400974 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400950:	7dfb      	ldrb	r3, [r7, #23]
  400952:	011b      	lsls	r3, r3, #4
  400954:	4a1c      	ldr	r2, [pc, #112]	; (4009c8 <pio_handler_set+0x98>)
  400956:	4413      	add	r3, r2
  400958:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40095a:	693b      	ldr	r3, [r7, #16]
  40095c:	681a      	ldr	r2, [r3, #0]
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	429a      	cmp	r2, r3
  400962:	d104      	bne.n	40096e <pio_handler_set+0x3e>
  400964:	693b      	ldr	r3, [r7, #16]
  400966:	685a      	ldr	r2, [r3, #4]
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	429a      	cmp	r2, r3
  40096c:	d008      	beq.n	400980 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40096e:	7dfb      	ldrb	r3, [r7, #23]
  400970:	3301      	adds	r3, #1
  400972:	75fb      	strb	r3, [r7, #23]
  400974:	7dfa      	ldrb	r2, [r7, #23]
  400976:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pio_handler_set+0x94>)
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	429a      	cmp	r2, r3
  40097c:	d9e8      	bls.n	400950 <pio_handler_set+0x20>
  40097e:	e000      	b.n	400982 <pio_handler_set+0x52>
			break;
  400980:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400982:	693b      	ldr	r3, [r7, #16]
  400984:	68ba      	ldr	r2, [r7, #8]
  400986:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400988:	693b      	ldr	r3, [r7, #16]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40098e:	693b      	ldr	r3, [r7, #16]
  400990:	683a      	ldr	r2, [r7, #0]
  400992:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400994:	693b      	ldr	r3, [r7, #16]
  400996:	6a3a      	ldr	r2, [r7, #32]
  400998:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40099a:	7dfa      	ldrb	r2, [r7, #23]
  40099c:	4b09      	ldr	r3, [pc, #36]	; (4009c4 <pio_handler_set+0x94>)
  40099e:	681b      	ldr	r3, [r3, #0]
  4009a0:	3301      	adds	r3, #1
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d104      	bne.n	4009b0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <pio_handler_set+0x94>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	3301      	adds	r3, #1
  4009ac:	4a05      	ldr	r2, [pc, #20]	; (4009c4 <pio_handler_set+0x94>)
  4009ae:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009b0:	683a      	ldr	r2, [r7, #0]
  4009b2:	6879      	ldr	r1, [r7, #4]
  4009b4:	68f8      	ldr	r0, [r7, #12]
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pio_handler_set+0x9c>)
  4009b8:	4798      	blx	r3

	return 0;
  4009ba:	2300      	movs	r3, #0
}
  4009bc:	4618      	mov	r0, r3
  4009be:	3718      	adds	r7, #24
  4009c0:	46bd      	mov	sp, r7
  4009c2:	bd80      	pop	{r7, pc}
  4009c4:	20400af0 	.word	0x20400af0
  4009c8:	20400a80 	.word	0x20400a80
  4009cc:	004007a9 	.word	0x004007a9

004009d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009d4:	210a      	movs	r1, #10
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOA_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOA_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e0e00 	.word	0x400e0e00
  4009e4:	0040087d 	.word	0x0040087d

004009e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009ec:	210b      	movs	r1, #11
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <PIOB_Handler+0x10>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <PIOB_Handler+0x14>)
  4009f2:	4798      	blx	r3
}
  4009f4:	bf00      	nop
  4009f6:	bd80      	pop	{r7, pc}
  4009f8:	400e1000 	.word	0x400e1000
  4009fc:	0040087d 	.word	0x0040087d

00400a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a00:	b580      	push	{r7, lr}
  400a02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a04:	210c      	movs	r1, #12
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOC_Handler+0x10>)
  400a08:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOC_Handler+0x14>)
  400a0a:	4798      	blx	r3
}
  400a0c:	bf00      	nop
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	0040087d 	.word	0x0040087d

00400a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a1c:	2110      	movs	r1, #16
  400a1e:	4802      	ldr	r0, [pc, #8]	; (400a28 <PIOD_Handler+0x10>)
  400a20:	4b02      	ldr	r3, [pc, #8]	; (400a2c <PIOD_Handler+0x14>)
  400a22:	4798      	blx	r3
}
  400a24:	bf00      	nop
  400a26:	bd80      	pop	{r7, pc}
  400a28:	400e1400 	.word	0x400e1400
  400a2c:	0040087d 	.word	0x0040087d

00400a30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a34:	2111      	movs	r1, #17
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <PIOE_Handler+0x10>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x14>)
  400a3a:	4798      	blx	r3
}
  400a3c:	bf00      	nop
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	0040087d 	.word	0x0040087d

00400a48 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3b01      	subs	r3, #1
  400a54:	2b03      	cmp	r3, #3
  400a56:	d81a      	bhi.n	400a8e <pmc_mck_set_division+0x46>
  400a58:	a201      	add	r2, pc, #4	; (adr r2, 400a60 <pmc_mck_set_division+0x18>)
  400a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5e:	bf00      	nop
  400a60:	00400a71 	.word	0x00400a71
  400a64:	00400a77 	.word	0x00400a77
  400a68:	00400a7f 	.word	0x00400a7f
  400a6c:	00400a87 	.word	0x00400a87
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a70:	2300      	movs	r3, #0
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e00e      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e00a      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a82:	607b      	str	r3, [r7, #4]
			break;
  400a84:	e006      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a86:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a8a:	607b      	str	r3, [r7, #4]
			break;
  400a8c:	e002      	b.n	400a94 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a8e:	2300      	movs	r3, #0
  400a90:	607b      	str	r3, [r7, #4]
			break;
  400a92:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a94:	490a      	ldr	r1, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a96:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
  400a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400aa2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aa4:	bf00      	nop
  400aa6:	4b06      	ldr	r3, [pc, #24]	; (400ac0 <pmc_mck_set_division+0x78>)
  400aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aaa:	f003 0308 	and.w	r3, r3, #8
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d0f9      	beq.n	400aa6 <pmc_mck_set_division+0x5e>
}
  400ab2:	bf00      	nop
  400ab4:	370c      	adds	r7, #12
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop
  400ac0:	400e0600 	.word	0x400e0600

00400ac4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b085      	sub	sp, #20
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400acc:	491d      	ldr	r1, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	4313      	orrs	r3, r2
  400ada:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ae0:	60fb      	str	r3, [r7, #12]
  400ae2:	e007      	b.n	400af4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d101      	bne.n	400aee <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aea:	2301      	movs	r3, #1
  400aec:	e023      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	3b01      	subs	r3, #1
  400af2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af4:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f003 0308 	and.w	r3, r3, #8
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f1      	beq.n	400ae4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b00:	4a10      	ldr	r2, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f023 0303 	bic.w	r3, r3, #3
  400b0a:	f043 0302 	orr.w	r3, r3, #2
  400b0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b14:	60fb      	str	r3, [r7, #12]
  400b16:	e007      	b.n	400b28 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d101      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b1e:	2301      	movs	r3, #1
  400b20:	e009      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	3b01      	subs	r3, #1
  400b26:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2c:	f003 0308 	and.w	r3, r3, #8
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f1      	beq.n	400b18 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400b34:	2300      	movs	r3, #0
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2b01      	cmp	r3, #1
  400b54:	d105      	bne.n	400b62 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b58:	4b06      	ldr	r3, [pc, #24]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b5a:	689a      	ldr	r2, [r3, #8]
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b5e:	4313      	orrs	r3, r2
  400b60:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b62:	4b04      	ldr	r3, [pc, #16]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b64:	4a05      	ldr	r2, [pc, #20]	; (400b7c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b66:	601a      	str	r2, [r3, #0]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e1810 	.word	0x400e1810
  400b78:	a5100000 	.word	0xa5100000
  400b7c:	a5000008 	.word	0xa5000008

00400b80 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b80:	b480      	push	{r7}
  400b82:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b84:	4b09      	ldr	r3, [pc, #36]	; (400bac <pmc_osc_is_ready_32kxtal+0x2c>)
  400b86:	695b      	ldr	r3, [r3, #20]
  400b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	d007      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b90:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d001      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b9c:	2301      	movs	r3, #1
  400b9e:	e000      	b.n	400ba2 <pmc_osc_is_ready_32kxtal+0x22>
  400ba0:	2300      	movs	r3, #0
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	400e1810 	.word	0x400e1810
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bbc:	4915      	ldr	r1, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b15      	ldr	r3, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b15      	ldr	r3, [pc, #84]	; (400c18 <pmc_switch_mainck_to_fastrc+0x64>)
  400bc4:	4313      	orrs	r3, r2
  400bc6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bc8:	bf00      	nop
  400bca:	4b12      	ldr	r3, [pc, #72]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d0f9      	beq.n	400bca <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd6:	490f      	ldr	r1, [pc, #60]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bd8:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bda:	6a1a      	ldr	r2, [r3, #32]
  400bdc:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <pmc_switch_mainck_to_fastrc+0x68>)
  400bde:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400be0:	687a      	ldr	r2, [r7, #4]
  400be2:	4313      	orrs	r3, r2
  400be4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400be8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bea:	bf00      	nop
  400bec:	4b09      	ldr	r3, [pc, #36]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d0f9      	beq.n	400bec <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bf8:	4906      	ldr	r1, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfa:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfc:	6a1a      	ldr	r2, [r3, #32]
  400bfe:	4b08      	ldr	r3, [pc, #32]	; (400c20 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c00:	4013      	ands	r3, r2
  400c02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c06:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400c08:	bf00      	nop
  400c0a:	370c      	adds	r7, #12
  400c0c:	46bd      	mov	sp, r7
  400c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c12:	4770      	bx	lr
  400c14:	400e0600 	.word	0x400e0600
  400c18:	00370008 	.word	0x00370008
  400c1c:	ffc8ff8f 	.word	0xffc8ff8f
  400c20:	fec8ffff 	.word	0xfec8ffff

00400c24 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c24:	b480      	push	{r7}
  400c26:	b083      	sub	sp, #12
  400c28:	af00      	add	r7, sp, #0
  400c2a:	6078      	str	r0, [r7, #4]
  400c2c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d008      	beq.n	400c46 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c34:	4913      	ldr	r1, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c3a:	4a13      	ldr	r2, [pc, #76]	; (400c88 <pmc_switch_mainck_to_xtal+0x64>)
  400c3c:	401a      	ands	r2, r3
  400c3e:	4b13      	ldr	r3, [pc, #76]	; (400c8c <pmc_switch_mainck_to_xtal+0x68>)
  400c40:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c42:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c44:	e018      	b.n	400c78 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c46:	490f      	ldr	r1, [pc, #60]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c4a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c4c:	4b10      	ldr	r3, [pc, #64]	; (400c90 <pmc_switch_mainck_to_xtal+0x6c>)
  400c4e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c50:	683a      	ldr	r2, [r7, #0]
  400c52:	0212      	lsls	r2, r2, #8
  400c54:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c56:	431a      	orrs	r2, r3
  400c58:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_switch_mainck_to_xtal+0x70>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c5e:	bf00      	nop
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c64:	f003 0301 	and.w	r3, r3, #1
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d0f9      	beq.n	400c60 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c6c:	4905      	ldr	r1, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b09      	ldr	r3, [pc, #36]	; (400c98 <pmc_switch_mainck_to_xtal+0x74>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]
}
  400c78:	bf00      	nop
  400c7a:	370c      	adds	r7, #12
  400c7c:	46bd      	mov	sp, r7
  400c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c82:	4770      	bx	lr
  400c84:	400e0600 	.word	0x400e0600
  400c88:	fec8fffc 	.word	0xfec8fffc
  400c8c:	01370002 	.word	0x01370002
  400c90:	ffc8fffc 	.word	0xffc8fffc
  400c94:	00370001 	.word	0x00370001
  400c98:	01370000 	.word	0x01370000

00400c9c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c9c:	b480      	push	{r7}
  400c9e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ca0:	4b04      	ldr	r3, [pc, #16]	; (400cb4 <pmc_osc_is_ready_mainck+0x18>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ca8:	4618      	mov	r0, r3
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
  400cb2:	bf00      	nop
  400cb4:	400e0600 	.word	0x400e0600

00400cb8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cbc:	4b04      	ldr	r3, [pc, #16]	; (400cd0 <pmc_disable_pllack+0x18>)
  400cbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cc4:	bf00      	nop
  400cc6:	46bd      	mov	sp, r7
  400cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ccc:	4770      	bx	lr
  400cce:	bf00      	nop
  400cd0:	400e0600 	.word	0x400e0600

00400cd4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cd4:	b480      	push	{r7}
  400cd6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd8:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_is_locked_pllack+0x18>)
  400cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cdc:	f003 0302 	and.w	r3, r3, #2
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	400e0600 	.word	0x400e0600

00400cf0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cf4:	4b04      	ldr	r3, [pc, #16]	; (400d08 <pmc_is_locked_upll+0x18>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cfc:	4618      	mov	r0, r3
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	400e0600 	.word	0x400e0600

00400d0c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b083      	sub	sp, #12
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b3f      	cmp	r3, #63	; 0x3f
  400d18:	d901      	bls.n	400d1e <pmc_enable_periph_clk+0x12>
		return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e02f      	b.n	400d7e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	2b1f      	cmp	r3, #31
  400d22:	d813      	bhi.n	400d4c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d24:	4b19      	ldr	r3, [pc, #100]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d26:	699a      	ldr	r2, [r3, #24]
  400d28:	2101      	movs	r1, #1
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	fa01 f303 	lsl.w	r3, r1, r3
  400d30:	401a      	ands	r2, r3
  400d32:	2101      	movs	r1, #1
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	fa01 f303 	lsl.w	r3, r1, r3
  400d3a:	429a      	cmp	r2, r3
  400d3c:	d01e      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d3e:	4a13      	ldr	r2, [pc, #76]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d40:	2101      	movs	r1, #1
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	fa01 f303 	lsl.w	r3, r1, r3
  400d48:	6113      	str	r3, [r2, #16]
  400d4a:	e017      	b.n	400d7c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	3b20      	subs	r3, #32
  400d50:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d52:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d58:	2101      	movs	r1, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	fa01 f303 	lsl.w	r3, r1, r3
  400d60:	401a      	ands	r2, r3
  400d62:	2101      	movs	r1, #1
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	fa01 f303 	lsl.w	r3, r1, r3
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d006      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d6e:	4a07      	ldr	r2, [pc, #28]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d70:	2101      	movs	r1, #1
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	fa01 f303 	lsl.w	r3, r1, r3
  400d78:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d7c:	2300      	movs	r3, #0
}
  400d7e:	4618      	mov	r0, r3
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e0600 	.word	0x400e0600

00400d90 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400d90:	b480      	push	{r7}
  400d92:	b083      	sub	sp, #12
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
  400d98:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d9a:	687b      	ldr	r3, [r7, #4]
  400d9c:	695b      	ldr	r3, [r3, #20]
  400d9e:	f003 0301 	and.w	r3, r3, #1
  400da2:	2b00      	cmp	r3, #0
  400da4:	d101      	bne.n	400daa <uart_read+0x1a>
		return 1;
  400da6:	2301      	movs	r3, #1
  400da8:	e005      	b.n	400db6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400daa:	687b      	ldr	r3, [r7, #4]
  400dac:	699b      	ldr	r3, [r3, #24]
  400dae:	b2da      	uxtb	r2, r3
  400db0:	683b      	ldr	r3, [r7, #0]
  400db2:	701a      	strb	r2, [r3, #0]
	return 0;
  400db4:	2300      	movs	r3, #0
}
  400db6:	4618      	mov	r0, r3
  400db8:	370c      	adds	r7, #12
  400dba:	46bd      	mov	sp, r7
  400dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc0:	4770      	bx	lr

00400dc2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400dc2:	b480      	push	{r7}
  400dc4:	b089      	sub	sp, #36	; 0x24
  400dc6:	af00      	add	r7, sp, #0
  400dc8:	60f8      	str	r0, [r7, #12]
  400dca:	60b9      	str	r1, [r7, #8]
  400dcc:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dce:	68bb      	ldr	r3, [r7, #8]
  400dd0:	011a      	lsls	r2, r3, #4
  400dd2:	687b      	ldr	r3, [r7, #4]
  400dd4:	429a      	cmp	r2, r3
  400dd6:	d802      	bhi.n	400dde <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dd8:	2310      	movs	r3, #16
  400dda:	61fb      	str	r3, [r7, #28]
  400ddc:	e001      	b.n	400de2 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400dde:	2308      	movs	r3, #8
  400de0:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400de2:	687b      	ldr	r3, [r7, #4]
  400de4:	00da      	lsls	r2, r3, #3
  400de6:	69fb      	ldr	r3, [r7, #28]
  400de8:	68b9      	ldr	r1, [r7, #8]
  400dea:	fb01 f303 	mul.w	r3, r1, r3
  400dee:	085b      	lsrs	r3, r3, #1
  400df0:	441a      	add	r2, r3
  400df2:	69fb      	ldr	r3, [r7, #28]
  400df4:	68b9      	ldr	r1, [r7, #8]
  400df6:	fb01 f303 	mul.w	r3, r1, r3
  400dfa:	fbb2 f3f3 	udiv	r3, r2, r3
  400dfe:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	08db      	lsrs	r3, r3, #3
  400e04:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e06:	69bb      	ldr	r3, [r7, #24]
  400e08:	f003 0307 	and.w	r3, r3, #7
  400e0c:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e0e:	697b      	ldr	r3, [r7, #20]
  400e10:	2b00      	cmp	r3, #0
  400e12:	d003      	beq.n	400e1c <usart_set_async_baudrate+0x5a>
  400e14:	697b      	ldr	r3, [r7, #20]
  400e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e1a:	d301      	bcc.n	400e20 <usart_set_async_baudrate+0x5e>
		return 1;
  400e1c:	2301      	movs	r3, #1
  400e1e:	e00f      	b.n	400e40 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e20:	69fb      	ldr	r3, [r7, #28]
  400e22:	2b08      	cmp	r3, #8
  400e24:	d105      	bne.n	400e32 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e26:	68fb      	ldr	r3, [r7, #12]
  400e28:	685b      	ldr	r3, [r3, #4]
  400e2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e2e:	68fb      	ldr	r3, [r7, #12]
  400e30:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e32:	693b      	ldr	r3, [r7, #16]
  400e34:	041a      	lsls	r2, r3, #16
  400e36:	697b      	ldr	r3, [r7, #20]
  400e38:	431a      	orrs	r2, r3
  400e3a:	68fb      	ldr	r3, [r7, #12]
  400e3c:	621a      	str	r2, [r3, #32]

	return 0;
  400e3e:	2300      	movs	r3, #0
}
  400e40:	4618      	mov	r0, r3
  400e42:	3724      	adds	r7, #36	; 0x24
  400e44:	46bd      	mov	sp, r7
  400e46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4a:	4770      	bx	lr

00400e4c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	b082      	sub	sp, #8
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e54:	6878      	ldr	r0, [r7, #4]
  400e56:	4b0d      	ldr	r3, [pc, #52]	; (400e8c <usart_reset+0x40>)
  400e58:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	2200      	movs	r2, #0
  400e5e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	2200      	movs	r2, #0
  400e64:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	2200      	movs	r2, #0
  400e6a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e6c:	6878      	ldr	r0, [r7, #4]
  400e6e:	4b08      	ldr	r3, [pc, #32]	; (400e90 <usart_reset+0x44>)
  400e70:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e72:	6878      	ldr	r0, [r7, #4]
  400e74:	4b07      	ldr	r3, [pc, #28]	; (400e94 <usart_reset+0x48>)
  400e76:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b07      	ldr	r3, [pc, #28]	; (400e98 <usart_reset+0x4c>)
  400e7c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e7e:	6878      	ldr	r0, [r7, #4]
  400e80:	4b06      	ldr	r3, [pc, #24]	; (400e9c <usart_reset+0x50>)
  400e82:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400e84:	bf00      	nop
  400e86:	3708      	adds	r7, #8
  400e88:	46bd      	mov	sp, r7
  400e8a:	bd80      	pop	{r7, pc}
  400e8c:	00401011 	.word	0x00401011
  400e90:	00400f3f 	.word	0x00400f3f
  400e94:	00400f73 	.word	0x00400f73
  400e98:	00400fa5 	.word	0x00400fa5
  400e9c:	00400fc1 	.word	0x00400fc1

00400ea0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ea0:	b580      	push	{r7, lr}
  400ea2:	b084      	sub	sp, #16
  400ea4:	af00      	add	r7, sp, #0
  400ea6:	60f8      	str	r0, [r7, #12]
  400ea8:	60b9      	str	r1, [r7, #8]
  400eaa:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400eac:	68f8      	ldr	r0, [r7, #12]
  400eae:	4b1a      	ldr	r3, [pc, #104]	; (400f18 <usart_init_rs232+0x78>)
  400eb0:	4798      	blx	r3

	ul_reg_val = 0;
  400eb2:	4b1a      	ldr	r3, [pc, #104]	; (400f1c <usart_init_rs232+0x7c>)
  400eb4:	2200      	movs	r2, #0
  400eb6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400eb8:	68bb      	ldr	r3, [r7, #8]
  400eba:	2b00      	cmp	r3, #0
  400ebc:	d009      	beq.n	400ed2 <usart_init_rs232+0x32>
  400ebe:	68bb      	ldr	r3, [r7, #8]
  400ec0:	681b      	ldr	r3, [r3, #0]
  400ec2:	687a      	ldr	r2, [r7, #4]
  400ec4:	4619      	mov	r1, r3
  400ec6:	68f8      	ldr	r0, [r7, #12]
  400ec8:	4b15      	ldr	r3, [pc, #84]	; (400f20 <usart_init_rs232+0x80>)
  400eca:	4798      	blx	r3
  400ecc:	4603      	mov	r3, r0
  400ece:	2b00      	cmp	r3, #0
  400ed0:	d001      	beq.n	400ed6 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ed2:	2301      	movs	r3, #1
  400ed4:	e01b      	b.n	400f0e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ed6:	68bb      	ldr	r3, [r7, #8]
  400ed8:	685a      	ldr	r2, [r3, #4]
  400eda:	68bb      	ldr	r3, [r7, #8]
  400edc:	689b      	ldr	r3, [r3, #8]
  400ede:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ee0:	68bb      	ldr	r3, [r7, #8]
  400ee2:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee4:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ee6:	68bb      	ldr	r3, [r7, #8]
  400ee8:	68db      	ldr	r3, [r3, #12]
  400eea:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400eec:	4b0b      	ldr	r3, [pc, #44]	; (400f1c <usart_init_rs232+0x7c>)
  400eee:	681b      	ldr	r3, [r3, #0]
  400ef0:	4313      	orrs	r3, r2
  400ef2:	4a0a      	ldr	r2, [pc, #40]	; (400f1c <usart_init_rs232+0x7c>)
  400ef4:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400ef6:	4b09      	ldr	r3, [pc, #36]	; (400f1c <usart_init_rs232+0x7c>)
  400ef8:	681b      	ldr	r3, [r3, #0]
  400efa:	4a08      	ldr	r2, [pc, #32]	; (400f1c <usart_init_rs232+0x7c>)
  400efc:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400efe:	68fb      	ldr	r3, [r7, #12]
  400f00:	685a      	ldr	r2, [r3, #4]
  400f02:	4b06      	ldr	r3, [pc, #24]	; (400f1c <usart_init_rs232+0x7c>)
  400f04:	681b      	ldr	r3, [r3, #0]
  400f06:	431a      	orrs	r2, r3
  400f08:	68fb      	ldr	r3, [r7, #12]
  400f0a:	605a      	str	r2, [r3, #4]

	return 0;
  400f0c:	2300      	movs	r3, #0
}
  400f0e:	4618      	mov	r0, r3
  400f10:	3710      	adds	r7, #16
  400f12:	46bd      	mov	sp, r7
  400f14:	bd80      	pop	{r7, pc}
  400f16:	bf00      	nop
  400f18:	00400e4d 	.word	0x00400e4d
  400f1c:	20400af4 	.word	0x20400af4
  400f20:	00400dc3 	.word	0x00400dc3

00400f24 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f24:	b480      	push	{r7}
  400f26:	b083      	sub	sp, #12
  400f28:	af00      	add	r7, sp, #0
  400f2a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	2240      	movs	r2, #64	; 0x40
  400f30:	601a      	str	r2, [r3, #0]
}
  400f32:	bf00      	nop
  400f34:	370c      	adds	r7, #12
  400f36:	46bd      	mov	sp, r7
  400f38:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f3c:	4770      	bx	lr

00400f3e <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f3e:	b480      	push	{r7}
  400f40:	b083      	sub	sp, #12
  400f42:	af00      	add	r7, sp, #0
  400f44:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f46:	687b      	ldr	r3, [r7, #4]
  400f48:	2288      	movs	r2, #136	; 0x88
  400f4a:	601a      	str	r2, [r3, #0]
}
  400f4c:	bf00      	nop
  400f4e:	370c      	adds	r7, #12
  400f50:	46bd      	mov	sp, r7
  400f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f56:	4770      	bx	lr

00400f58 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f58:	b480      	push	{r7}
  400f5a:	b083      	sub	sp, #12
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f60:	687b      	ldr	r3, [r7, #4]
  400f62:	2210      	movs	r2, #16
  400f64:	601a      	str	r2, [r3, #0]
}
  400f66:	bf00      	nop
  400f68:	370c      	adds	r7, #12
  400f6a:	46bd      	mov	sp, r7
  400f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f70:	4770      	bx	lr

00400f72 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f72:	b480      	push	{r7}
  400f74:	b083      	sub	sp, #12
  400f76:	af00      	add	r7, sp, #0
  400f78:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f7a:	687b      	ldr	r3, [r7, #4]
  400f7c:	2224      	movs	r2, #36	; 0x24
  400f7e:	601a      	str	r2, [r3, #0]
}
  400f80:	bf00      	nop
  400f82:	370c      	adds	r7, #12
  400f84:	46bd      	mov	sp, r7
  400f86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f8a:	4770      	bx	lr

00400f8c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400f8c:	b480      	push	{r7}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	695b      	ldr	r3, [r3, #20]
}
  400f98:	4618      	mov	r0, r3
  400f9a:	370c      	adds	r7, #12
  400f9c:	46bd      	mov	sp, r7
  400f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fa2:	4770      	bx	lr

00400fa4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fa4:	b480      	push	{r7}
  400fa6:	b083      	sub	sp, #12
  400fa8:	af00      	add	r7, sp, #0
  400faa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fac:	687b      	ldr	r3, [r7, #4]
  400fae:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fb2:	601a      	str	r2, [r3, #0]
}
  400fb4:	bf00      	nop
  400fb6:	370c      	adds	r7, #12
  400fb8:	46bd      	mov	sp, r7
  400fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fbe:	4770      	bx	lr

00400fc0 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fc0:	b480      	push	{r7}
  400fc2:	b083      	sub	sp, #12
  400fc4:	af00      	add	r7, sp, #0
  400fc6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400fc8:	687b      	ldr	r3, [r7, #4]
  400fca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400fce:	601a      	str	r2, [r3, #0]
}
  400fd0:	bf00      	nop
  400fd2:	370c      	adds	r7, #12
  400fd4:	46bd      	mov	sp, r7
  400fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fda:	4770      	bx	lr

00400fdc <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400fdc:	b480      	push	{r7}
  400fde:	b083      	sub	sp, #12
  400fe0:	af00      	add	r7, sp, #0
  400fe2:	6078      	str	r0, [r7, #4]
  400fe4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	695b      	ldr	r3, [r3, #20]
  400fea:	f003 0301 	and.w	r3, r3, #1
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d101      	bne.n	400ff6 <usart_read+0x1a>
		return 1;
  400ff2:	2301      	movs	r3, #1
  400ff4:	e006      	b.n	401004 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	699b      	ldr	r3, [r3, #24]
  400ffa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400ffe:	683b      	ldr	r3, [r7, #0]
  401000:	601a      	str	r2, [r3, #0]

	return 0;
  401002:	2300      	movs	r3, #0
}
  401004:	4618      	mov	r0, r3
  401006:	370c      	adds	r7, #12
  401008:	46bd      	mov	sp, r7
  40100a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40100e:	4770      	bx	lr

00401010 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401010:	b480      	push	{r7}
  401012:	b083      	sub	sp, #12
  401014:	af00      	add	r7, sp, #0
  401016:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	4a04      	ldr	r2, [pc, #16]	; (40102c <usart_disable_writeprotect+0x1c>)
  40101c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401020:	bf00      	nop
  401022:	370c      	adds	r7, #12
  401024:	46bd      	mov	sp, r7
  401026:	f85d 7b04 	ldr.w	r7, [sp], #4
  40102a:	4770      	bx	lr
  40102c:	55534100 	.word	0x55534100

00401030 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401030:	b480      	push	{r7}
  401032:	b083      	sub	sp, #12
  401034:	af00      	add	r7, sp, #0
  401036:	6078      	str	r0, [r7, #4]
  401038:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40103a:	687a      	ldr	r2, [r7, #4]
  40103c:	683b      	ldr	r3, [r7, #0]
  40103e:	019b      	lsls	r3, r3, #6
  401040:	4413      	add	r3, r2
  401042:	335c      	adds	r3, #92	; 0x5c
  401044:	681b      	ldr	r3, [r3, #0]
}
  401046:	4618      	mov	r0, r3
  401048:	370c      	adds	r7, #12
  40104a:	46bd      	mov	sp, r7
  40104c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401050:	4770      	bx	lr

00401052 <xdmac_channel_set_source_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] src_addr Source address
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
  401052:	b480      	push	{r7}
  401054:	b085      	sub	sp, #20
  401056:	af00      	add	r7, sp, #0
  401058:	60f8      	str	r0, [r7, #12]
  40105a:	60b9      	str	r1, [r7, #8]
  40105c:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40105e:	68fa      	ldr	r2, [r7, #12]
  401060:	68bb      	ldr	r3, [r7, #8]
  401062:	019b      	lsls	r3, r3, #6
  401064:	4413      	add	r3, r2
  401066:	3360      	adds	r3, #96	; 0x60
  401068:	687a      	ldr	r2, [r7, #4]
  40106a:	601a      	str	r2, [r3, #0]
}
  40106c:	bf00      	nop
  40106e:	3714      	adds	r7, #20
  401070:	46bd      	mov	sp, r7
  401072:	f85d 7b04 	ldr.w	r7, [sp], #4
  401076:	4770      	bx	lr

00401078 <xdmac_channel_set_destination_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] dst_addr Destination address
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
  401078:	b480      	push	{r7}
  40107a:	b085      	sub	sp, #20
  40107c:	af00      	add	r7, sp, #0
  40107e:	60f8      	str	r0, [r7, #12]
  401080:	60b9      	str	r1, [r7, #8]
  401082:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  401084:	68fa      	ldr	r2, [r7, #12]
  401086:	68bb      	ldr	r3, [r7, #8]
  401088:	019b      	lsls	r3, r3, #6
  40108a:	4413      	add	r3, r2
  40108c:	3364      	adds	r3, #100	; 0x64
  40108e:	687a      	ldr	r2, [r7, #4]
  401090:	601a      	str	r2, [r3, #0]
}
  401092:	bf00      	nop
  401094:	3714      	adds	r7, #20
  401096:	46bd      	mov	sp, r7
  401098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40109c:	4770      	bx	lr

0040109e <xdmac_channel_set_microblock_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] ublen Microblock length.
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
  40109e:	b480      	push	{r7}
  4010a0:	b085      	sub	sp, #20
  4010a2:	af00      	add	r7, sp, #0
  4010a4:	60f8      	str	r0, [r7, #12]
  4010a6:	60b9      	str	r1, [r7, #8]
  4010a8:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4010aa:	687b      	ldr	r3, [r7, #4]
  4010ac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4010b0:	68f9      	ldr	r1, [r7, #12]
  4010b2:	68bb      	ldr	r3, [r7, #8]
  4010b4:	019b      	lsls	r3, r3, #6
  4010b6:	440b      	add	r3, r1
  4010b8:	3370      	adds	r3, #112	; 0x70
  4010ba:	601a      	str	r2, [r3, #0]
}
  4010bc:	bf00      	nop
  4010be:	3714      	adds	r7, #20
  4010c0:	46bd      	mov	sp, r7
  4010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c6:	4770      	bx	lr

004010c8 <xdmac_channel_set_block_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] blen Block length.
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
  4010c8:	b480      	push	{r7}
  4010ca:	b085      	sub	sp, #20
  4010cc:	af00      	add	r7, sp, #0
  4010ce:	60f8      	str	r0, [r7, #12]
  4010d0:	60b9      	str	r1, [r7, #8]
  4010d2:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4010d4:	687b      	ldr	r3, [r7, #4]
  4010d6:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4010da:	68f9      	ldr	r1, [r7, #12]
  4010dc:	68bb      	ldr	r3, [r7, #8]
  4010de:	019b      	lsls	r3, r3, #6
  4010e0:	440b      	add	r3, r1
  4010e2:	3374      	adds	r3, #116	; 0x74
  4010e4:	601a      	str	r2, [r3, #0]
}
  4010e6:	bf00      	nop
  4010e8:	3714      	adds	r7, #20
  4010ea:	46bd      	mov	sp, r7
  4010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f0:	4770      	bx	lr

004010f2 <xdmac_channel_set_config>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] config Channel configuration.
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  4010f2:	b480      	push	{r7}
  4010f4:	b085      	sub	sp, #20
  4010f6:	af00      	add	r7, sp, #0
  4010f8:	60f8      	str	r0, [r7, #12]
  4010fa:	60b9      	str	r1, [r7, #8]
  4010fc:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4010fe:	68fa      	ldr	r2, [r7, #12]
  401100:	68bb      	ldr	r3, [r7, #8]
  401102:	019b      	lsls	r3, r3, #6
  401104:	4413      	add	r3, r2
  401106:	3378      	adds	r3, #120	; 0x78
  401108:	687a      	ldr	r2, [r7, #4]
  40110a:	601a      	str	r2, [r3, #0]
}
  40110c:	bf00      	nop
  40110e:	3714      	adds	r7, #20
  401110:	46bd      	mov	sp, r7
  401112:	f85d 7b04 	ldr.w	r7, [sp], #4
  401116:	4770      	bx	lr

00401118 <xdmac_channel_set_datastride_mempattern>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dds_msp Data stride memory pattern.
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
  401118:	b480      	push	{r7}
  40111a:	b085      	sub	sp, #20
  40111c:	af00      	add	r7, sp, #0
  40111e:	60f8      	str	r0, [r7, #12]
  401120:	60b9      	str	r1, [r7, #8]
  401122:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  401124:	68fa      	ldr	r2, [r7, #12]
  401126:	68bb      	ldr	r3, [r7, #8]
  401128:	019b      	lsls	r3, r3, #6
  40112a:	4413      	add	r3, r2
  40112c:	337c      	adds	r3, #124	; 0x7c
  40112e:	687a      	ldr	r2, [r7, #4]
  401130:	601a      	str	r2, [r3, #0]
}
  401132:	bf00      	nop
  401134:	3714      	adds	r7, #20
  401136:	46bd      	mov	sp, r7
  401138:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113c:	4770      	bx	lr

0040113e <xdmac_channel_set_source_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] subs Source microblock stride.
 */
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
  40113e:	b480      	push	{r7}
  401140:	b085      	sub	sp, #20
  401142:	af00      	add	r7, sp, #0
  401144:	60f8      	str	r0, [r7, #12]
  401146:	60b9      	str	r1, [r7, #8]
  401148:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  40114a:	687b      	ldr	r3, [r7, #4]
  40114c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401150:	68f9      	ldr	r1, [r7, #12]
  401152:	68bb      	ldr	r3, [r7, #8]
  401154:	3302      	adds	r3, #2
  401156:	019b      	lsls	r3, r3, #6
  401158:	440b      	add	r3, r1
  40115a:	601a      	str	r2, [r3, #0]
}
  40115c:	bf00      	nop
  40115e:	3714      	adds	r7, #20
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr

00401168 <xdmac_channel_set_destination_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dubs Destination microblock stride.
 */
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
  401168:	b480      	push	{r7}
  40116a:	b085      	sub	sp, #20
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40117a:	68f9      	ldr	r1, [r7, #12]
  40117c:	68bb      	ldr	r3, [r7, #8]
  40117e:	3302      	adds	r3, #2
  401180:	019b      	lsls	r3, r3, #6
  401182:	440b      	add	r3, r1
  401184:	3304      	adds	r3, #4
  401186:	601a      	str	r2, [r3, #0]
}
  401188:	bf00      	nop
  40118a:	3714      	adds	r7, #20
  40118c:	46bd      	mov	sp, r7
  40118e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401192:	4770      	bx	lr

00401194 <xdmac_configure_transfer>:
 * \param[in] channel_num The used channel number.
 * \param[in] cfg   The configuration for used channel
 */
void xdmac_configure_transfer(Xdmac *xdmac,
		uint32_t channel_num, xdmac_channel_config_t *cfg)
{
  401194:	b580      	push	{r7, lr}
  401196:	b084      	sub	sp, #16
  401198:	af00      	add	r7, sp, #0
  40119a:	60f8      	str	r0, [r7, #12]
  40119c:	60b9      	str	r1, [r7, #8]
  40119e:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
  4011a0:	68b9      	ldr	r1, [r7, #8]
  4011a2:	68f8      	ldr	r0, [r7, #12]
  4011a4:	4b1e      	ldr	r3, [pc, #120]	; (401220 <xdmac_configure_transfer+0x8c>)
  4011a6:	4798      	blx	r3
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4011a8:	687b      	ldr	r3, [r7, #4]
  4011aa:	685b      	ldr	r3, [r3, #4]
  4011ac:	461a      	mov	r2, r3
  4011ae:	68b9      	ldr	r1, [r7, #8]
  4011b0:	68f8      	ldr	r0, [r7, #12]
  4011b2:	4b1c      	ldr	r3, [pc, #112]	; (401224 <xdmac_configure_transfer+0x90>)
  4011b4:	4798      	blx	r3
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4011b6:	687b      	ldr	r3, [r7, #4]
  4011b8:	689b      	ldr	r3, [r3, #8]
  4011ba:	461a      	mov	r2, r3
  4011bc:	68b9      	ldr	r1, [r7, #8]
  4011be:	68f8      	ldr	r0, [r7, #12]
  4011c0:	4b19      	ldr	r3, [pc, #100]	; (401228 <xdmac_configure_transfer+0x94>)
  4011c2:	4798      	blx	r3
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
  4011c4:	687b      	ldr	r3, [r7, #4]
  4011c6:	681b      	ldr	r3, [r3, #0]
  4011c8:	461a      	mov	r2, r3
  4011ca:	68b9      	ldr	r1, [r7, #8]
  4011cc:	68f8      	ldr	r0, [r7, #12]
  4011ce:	4b17      	ldr	r3, [pc, #92]	; (40122c <xdmac_configure_transfer+0x98>)
  4011d0:	4798      	blx	r3
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
  4011d2:	687b      	ldr	r3, [r7, #4]
  4011d4:	691b      	ldr	r3, [r3, #16]
  4011d6:	461a      	mov	r2, r3
  4011d8:	68b9      	ldr	r1, [r7, #8]
  4011da:	68f8      	ldr	r0, [r7, #12]
  4011dc:	4b14      	ldr	r3, [pc, #80]	; (401230 <xdmac_configure_transfer+0x9c>)
  4011de:	4798      	blx	r3
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4011e0:	687b      	ldr	r3, [r7, #4]
  4011e2:	695b      	ldr	r3, [r3, #20]
  4011e4:	461a      	mov	r2, r3
  4011e6:	68b9      	ldr	r1, [r7, #8]
  4011e8:	68f8      	ldr	r0, [r7, #12]
  4011ea:	4b12      	ldr	r3, [pc, #72]	; (401234 <xdmac_configure_transfer+0xa0>)
  4011ec:	4798      	blx	r3
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	699b      	ldr	r3, [r3, #24]
  4011f2:	461a      	mov	r2, r3
  4011f4:	68b9      	ldr	r1, [r7, #8]
  4011f6:	68f8      	ldr	r0, [r7, #12]
  4011f8:	4b0f      	ldr	r3, [pc, #60]	; (401238 <xdmac_configure_transfer+0xa4>)
  4011fa:	4798      	blx	r3
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	69db      	ldr	r3, [r3, #28]
  401200:	461a      	mov	r2, r3
  401202:	68b9      	ldr	r1, [r7, #8]
  401204:	68f8      	ldr	r0, [r7, #12]
  401206:	4b0d      	ldr	r3, [pc, #52]	; (40123c <xdmac_configure_transfer+0xa8>)
  401208:	4798      	blx	r3
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  40120a:	687b      	ldr	r3, [r7, #4]
  40120c:	68db      	ldr	r3, [r3, #12]
  40120e:	461a      	mov	r2, r3
  401210:	68b9      	ldr	r1, [r7, #8]
  401212:	68f8      	ldr	r0, [r7, #12]
  401214:	4b0a      	ldr	r3, [pc, #40]	; (401240 <xdmac_configure_transfer+0xac>)
  401216:	4798      	blx	r3
  401218:	bf00      	nop
  40121a:	3710      	adds	r7, #16
  40121c:	46bd      	mov	sp, r7
  40121e:	bd80      	pop	{r7, pc}
  401220:	00401031 	.word	0x00401031
  401224:	00401053 	.word	0x00401053
  401228:	00401079 	.word	0x00401079
  40122c:	0040109f 	.word	0x0040109f
  401230:	004010c9 	.word	0x004010c9
  401234:	00401119 	.word	0x00401119
  401238:	0040113f 	.word	0x0040113f
  40123c:	00401169 	.word	0x00401169
  401240:	004010f3 	.word	0x004010f3

00401244 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401244:	b480      	push	{r7}
  401246:	b083      	sub	sp, #12
  401248:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40124a:	f3ef 8310 	mrs	r3, PRIMASK
  40124e:	607b      	str	r3, [r7, #4]
  return(result);
  401250:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401252:	2b00      	cmp	r3, #0
  401254:	bf0c      	ite	eq
  401256:	2301      	moveq	r3, #1
  401258:	2300      	movne	r3, #0
  40125a:	b2db      	uxtb	r3, r3
  40125c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40125e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401260:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401264:	4b04      	ldr	r3, [pc, #16]	; (401278 <cpu_irq_save+0x34>)
  401266:	2200      	movs	r2, #0
  401268:	701a      	strb	r2, [r3, #0]
	return flags;
  40126a:	683b      	ldr	r3, [r7, #0]
}
  40126c:	4618      	mov	r0, r3
  40126e:	370c      	adds	r7, #12
  401270:	46bd      	mov	sp, r7
  401272:	f85d 7b04 	ldr.w	r7, [sp], #4
  401276:	4770      	bx	lr
  401278:	2040000a 	.word	0x2040000a

0040127c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  40127c:	b480      	push	{r7}
  40127e:	b083      	sub	sp, #12
  401280:	af00      	add	r7, sp, #0
  401282:	6078      	str	r0, [r7, #4]
	return (flags);
  401284:	687b      	ldr	r3, [r7, #4]
  401286:	2b00      	cmp	r3, #0
  401288:	bf14      	ite	ne
  40128a:	2301      	movne	r3, #1
  40128c:	2300      	moveq	r3, #0
  40128e:	b2db      	uxtb	r3, r3
}
  401290:	4618      	mov	r0, r3
  401292:	370c      	adds	r7, #12
  401294:	46bd      	mov	sp, r7
  401296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40129a:	4770      	bx	lr

0040129c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40129c:	b580      	push	{r7, lr}
  40129e:	b082      	sub	sp, #8
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012a4:	6878      	ldr	r0, [r7, #4]
  4012a6:	4b07      	ldr	r3, [pc, #28]	; (4012c4 <cpu_irq_restore+0x28>)
  4012a8:	4798      	blx	r3
  4012aa:	4603      	mov	r3, r0
  4012ac:	2b00      	cmp	r3, #0
  4012ae:	d005      	beq.n	4012bc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012b0:	4b05      	ldr	r3, [pc, #20]	; (4012c8 <cpu_irq_restore+0x2c>)
  4012b2:	2201      	movs	r2, #1
  4012b4:	701a      	strb	r2, [r3, #0]
  4012b6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012ba:	b662      	cpsie	i
}
  4012bc:	bf00      	nop
  4012be:	3708      	adds	r7, #8
  4012c0:	46bd      	mov	sp, r7
  4012c2:	bd80      	pop	{r7, pc}
  4012c4:	0040127d 	.word	0x0040127d
  4012c8:	2040000a 	.word	0x2040000a

004012cc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012cc:	b580      	push	{r7, lr}
  4012ce:	b084      	sub	sp, #16
  4012d0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4012d2:	4b1e      	ldr	r3, [pc, #120]	; (40134c <Reset_Handler+0x80>)
  4012d4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4012d6:	4b1e      	ldr	r3, [pc, #120]	; (401350 <Reset_Handler+0x84>)
  4012d8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4012da:	68fa      	ldr	r2, [r7, #12]
  4012dc:	68bb      	ldr	r3, [r7, #8]
  4012de:	429a      	cmp	r2, r3
  4012e0:	d00c      	beq.n	4012fc <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4012e2:	e007      	b.n	4012f4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4012e4:	68bb      	ldr	r3, [r7, #8]
  4012e6:	1d1a      	adds	r2, r3, #4
  4012e8:	60ba      	str	r2, [r7, #8]
  4012ea:	68fa      	ldr	r2, [r7, #12]
  4012ec:	1d11      	adds	r1, r2, #4
  4012ee:	60f9      	str	r1, [r7, #12]
  4012f0:	6812      	ldr	r2, [r2, #0]
  4012f2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4012f4:	68bb      	ldr	r3, [r7, #8]
  4012f6:	4a17      	ldr	r2, [pc, #92]	; (401354 <Reset_Handler+0x88>)
  4012f8:	4293      	cmp	r3, r2
  4012fa:	d3f3      	bcc.n	4012e4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4012fc:	4b16      	ldr	r3, [pc, #88]	; (401358 <Reset_Handler+0x8c>)
  4012fe:	60bb      	str	r3, [r7, #8]
  401300:	e004      	b.n	40130c <Reset_Handler+0x40>
                *pDest++ = 0;
  401302:	68bb      	ldr	r3, [r7, #8]
  401304:	1d1a      	adds	r2, r3, #4
  401306:	60ba      	str	r2, [r7, #8]
  401308:	2200      	movs	r2, #0
  40130a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	4a13      	ldr	r2, [pc, #76]	; (40135c <Reset_Handler+0x90>)
  401310:	4293      	cmp	r3, r2
  401312:	d3f6      	bcc.n	401302 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401314:	4b12      	ldr	r3, [pc, #72]	; (401360 <Reset_Handler+0x94>)
  401316:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401318:	4a12      	ldr	r2, [pc, #72]	; (401364 <Reset_Handler+0x98>)
  40131a:	68fb      	ldr	r3, [r7, #12]
  40131c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401320:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401322:	4b11      	ldr	r3, [pc, #68]	; (401368 <Reset_Handler+0x9c>)
  401324:	4798      	blx	r3
  401326:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401328:	4a10      	ldr	r2, [pc, #64]	; (40136c <Reset_Handler+0xa0>)
  40132a:	4b10      	ldr	r3, [pc, #64]	; (40136c <Reset_Handler+0xa0>)
  40132c:	681b      	ldr	r3, [r3, #0]
  40132e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401332:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401338:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40133c:	6878      	ldr	r0, [r7, #4]
  40133e:	4b0c      	ldr	r3, [pc, #48]	; (401370 <Reset_Handler+0xa4>)
  401340:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401342:	4b0c      	ldr	r3, [pc, #48]	; (401374 <Reset_Handler+0xa8>)
  401344:	4798      	blx	r3

        /* Branch to main function */
        main();
  401346:	4b0c      	ldr	r3, [pc, #48]	; (401378 <Reset_Handler+0xac>)
  401348:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40134a:	e7fe      	b.n	40134a <Reset_Handler+0x7e>
  40134c:	00406a0c 	.word	0x00406a0c
  401350:	20400000 	.word	0x20400000
  401354:	20400a64 	.word	0x20400a64
  401358:	20400a64 	.word	0x20400a64
  40135c:	20400c40 	.word	0x20400c40
  401360:	00400000 	.word	0x00400000
  401364:	e000ed00 	.word	0xe000ed00
  401368:	00401245 	.word	0x00401245
  40136c:	e000ed88 	.word	0xe000ed88
  401370:	0040129d 	.word	0x0040129d
  401374:	004021ad 	.word	0x004021ad
  401378:	00401d81 	.word	0x00401d81

0040137c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40137c:	b480      	push	{r7}
  40137e:	af00      	add	r7, sp, #0
        while (1) {
  401380:	e7fe      	b.n	401380 <Dummy_Handler+0x4>
	...

00401384 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401384:	b480      	push	{r7}
  401386:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401388:	4b52      	ldr	r3, [pc, #328]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40138c:	f003 0303 	and.w	r3, r3, #3
  401390:	2b01      	cmp	r3, #1
  401392:	d014      	beq.n	4013be <SystemCoreClockUpdate+0x3a>
  401394:	2b01      	cmp	r3, #1
  401396:	d302      	bcc.n	40139e <SystemCoreClockUpdate+0x1a>
  401398:	2b02      	cmp	r3, #2
  40139a:	d038      	beq.n	40140e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40139c:	e07a      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40139e:	4b4e      	ldr	r3, [pc, #312]	; (4014d8 <SystemCoreClockUpdate+0x154>)
  4013a0:	695b      	ldr	r3, [r3, #20]
  4013a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013a6:	2b00      	cmp	r3, #0
  4013a8:	d004      	beq.n	4013b4 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013aa:	4b4c      	ldr	r3, [pc, #304]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013b0:	601a      	str	r2, [r3, #0]
    break;
  4013b2:	e06f      	b.n	401494 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013b4:	4b49      	ldr	r3, [pc, #292]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013b6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013ba:	601a      	str	r2, [r3, #0]
    break;
  4013bc:	e06a      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013be:	4b45      	ldr	r3, [pc, #276]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4013c0:	6a1b      	ldr	r3, [r3, #32]
  4013c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013c6:	2b00      	cmp	r3, #0
  4013c8:	d003      	beq.n	4013d2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ca:	4b44      	ldr	r3, [pc, #272]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013cc:	4a44      	ldr	r2, [pc, #272]	; (4014e0 <SystemCoreClockUpdate+0x15c>)
  4013ce:	601a      	str	r2, [r3, #0]
    break;
  4013d0:	e060      	b.n	401494 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013d2:	4b42      	ldr	r3, [pc, #264]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013d4:	4a43      	ldr	r2, [pc, #268]	; (4014e4 <SystemCoreClockUpdate+0x160>)
  4013d6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013d8:	4b3e      	ldr	r3, [pc, #248]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4013da:	6a1b      	ldr	r3, [r3, #32]
  4013dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e0:	2b10      	cmp	r3, #16
  4013e2:	d004      	beq.n	4013ee <SystemCoreClockUpdate+0x6a>
  4013e4:	2b20      	cmp	r3, #32
  4013e6:	d008      	beq.n	4013fa <SystemCoreClockUpdate+0x76>
  4013e8:	2b00      	cmp	r3, #0
  4013ea:	d00e      	beq.n	40140a <SystemCoreClockUpdate+0x86>
          break;
  4013ec:	e00e      	b.n	40140c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  4013ee:	4b3b      	ldr	r3, [pc, #236]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013f0:	681b      	ldr	r3, [r3, #0]
  4013f2:	005b      	lsls	r3, r3, #1
  4013f4:	4a39      	ldr	r2, [pc, #228]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013f6:	6013      	str	r3, [r2, #0]
          break;
  4013f8:	e008      	b.n	40140c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  4013fa:	4b38      	ldr	r3, [pc, #224]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013fc:	681a      	ldr	r2, [r3, #0]
  4013fe:	4613      	mov	r3, r2
  401400:	005b      	lsls	r3, r3, #1
  401402:	4413      	add	r3, r2
  401404:	4a35      	ldr	r2, [pc, #212]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401406:	6013      	str	r3, [r2, #0]
          break;
  401408:	e000      	b.n	40140c <SystemCoreClockUpdate+0x88>
          break;
  40140a:	bf00      	nop
    break;
  40140c:	e042      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40140e:	4b31      	ldr	r3, [pc, #196]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401410:	6a1b      	ldr	r3, [r3, #32]
  401412:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401416:	2b00      	cmp	r3, #0
  401418:	d003      	beq.n	401422 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40141a:	4b30      	ldr	r3, [pc, #192]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40141c:	4a30      	ldr	r2, [pc, #192]	; (4014e0 <SystemCoreClockUpdate+0x15c>)
  40141e:	601a      	str	r2, [r3, #0]
  401420:	e01c      	b.n	40145c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401422:	4b2e      	ldr	r3, [pc, #184]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401424:	4a2f      	ldr	r2, [pc, #188]	; (4014e4 <SystemCoreClockUpdate+0x160>)
  401426:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401428:	4b2a      	ldr	r3, [pc, #168]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40142a:	6a1b      	ldr	r3, [r3, #32]
  40142c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401430:	2b10      	cmp	r3, #16
  401432:	d004      	beq.n	40143e <SystemCoreClockUpdate+0xba>
  401434:	2b20      	cmp	r3, #32
  401436:	d008      	beq.n	40144a <SystemCoreClockUpdate+0xc6>
  401438:	2b00      	cmp	r3, #0
  40143a:	d00e      	beq.n	40145a <SystemCoreClockUpdate+0xd6>
          break;
  40143c:	e00e      	b.n	40145c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40143e:	4b27      	ldr	r3, [pc, #156]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401440:	681b      	ldr	r3, [r3, #0]
  401442:	005b      	lsls	r3, r3, #1
  401444:	4a25      	ldr	r2, [pc, #148]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401446:	6013      	str	r3, [r2, #0]
          break;
  401448:	e008      	b.n	40145c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40144a:	4b24      	ldr	r3, [pc, #144]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40144c:	681a      	ldr	r2, [r3, #0]
  40144e:	4613      	mov	r3, r2
  401450:	005b      	lsls	r3, r3, #1
  401452:	4413      	add	r3, r2
  401454:	4a21      	ldr	r2, [pc, #132]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401456:	6013      	str	r3, [r2, #0]
          break;
  401458:	e000      	b.n	40145c <SystemCoreClockUpdate+0xd8>
          break;
  40145a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40145c:	4b1d      	ldr	r3, [pc, #116]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401460:	f003 0303 	and.w	r3, r3, #3
  401464:	2b02      	cmp	r3, #2
  401466:	d114      	bne.n	401492 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401468:	4b1a      	ldr	r3, [pc, #104]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40146a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40146c:	0c1b      	lsrs	r3, r3, #16
  40146e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401472:	3301      	adds	r3, #1
  401474:	4a19      	ldr	r2, [pc, #100]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401476:	6812      	ldr	r2, [r2, #0]
  401478:	fb02 f303 	mul.w	r3, r2, r3
  40147c:	4a17      	ldr	r2, [pc, #92]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40147e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401480:	4b14      	ldr	r3, [pc, #80]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401484:	b2db      	uxtb	r3, r3
  401486:	4a15      	ldr	r2, [pc, #84]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401488:	6812      	ldr	r2, [r2, #0]
  40148a:	fbb2 f3f3 	udiv	r3, r2, r3
  40148e:	4a13      	ldr	r2, [pc, #76]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401490:	6013      	str	r3, [r2, #0]
    break;
  401492:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401494:	4b0f      	ldr	r3, [pc, #60]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40149c:	2b70      	cmp	r3, #112	; 0x70
  40149e:	d108      	bne.n	4014b2 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014a0:	4b0e      	ldr	r3, [pc, #56]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014a2:	681b      	ldr	r3, [r3, #0]
  4014a4:	4a10      	ldr	r2, [pc, #64]	; (4014e8 <SystemCoreClockUpdate+0x164>)
  4014a6:	fba2 2303 	umull	r2, r3, r2, r3
  4014aa:	085b      	lsrs	r3, r3, #1
  4014ac:	4a0b      	ldr	r2, [pc, #44]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014ae:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014b0:	e00a      	b.n	4014c8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014b2:	4b08      	ldr	r3, [pc, #32]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014b6:	091b      	lsrs	r3, r3, #4
  4014b8:	f003 0307 	and.w	r3, r3, #7
  4014bc:	4a07      	ldr	r2, [pc, #28]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014be:	6812      	ldr	r2, [r2, #0]
  4014c0:	fa22 f303 	lsr.w	r3, r2, r3
  4014c4:	4a05      	ldr	r2, [pc, #20]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014c6:	6013      	str	r3, [r2, #0]
}
  4014c8:	bf00      	nop
  4014ca:	46bd      	mov	sp, r7
  4014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	400e0600 	.word	0x400e0600
  4014d8:	400e1810 	.word	0x400e1810
  4014dc:	2040000c 	.word	0x2040000c
  4014e0:	00b71b00 	.word	0x00b71b00
  4014e4:	003d0900 	.word	0x003d0900
  4014e8:	aaaaaaab 	.word	0xaaaaaaab

004014ec <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4014ec:	b480      	push	{r7}
  4014ee:	b083      	sub	sp, #12
  4014f0:	af00      	add	r7, sp, #0
  4014f2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	4a19      	ldr	r2, [pc, #100]	; (40155c <system_init_flash+0x70>)
  4014f8:	4293      	cmp	r3, r2
  4014fa:	d804      	bhi.n	401506 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014fc:	4b18      	ldr	r3, [pc, #96]	; (401560 <system_init_flash+0x74>)
  4014fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401502:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401504:	e023      	b.n	40154e <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401506:	687b      	ldr	r3, [r7, #4]
  401508:	4a16      	ldr	r2, [pc, #88]	; (401564 <system_init_flash+0x78>)
  40150a:	4293      	cmp	r3, r2
  40150c:	d803      	bhi.n	401516 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40150e:	4b14      	ldr	r3, [pc, #80]	; (401560 <system_init_flash+0x74>)
  401510:	4a15      	ldr	r2, [pc, #84]	; (401568 <system_init_flash+0x7c>)
  401512:	601a      	str	r2, [r3, #0]
}
  401514:	e01b      	b.n	40154e <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401516:	687b      	ldr	r3, [r7, #4]
  401518:	4a14      	ldr	r2, [pc, #80]	; (40156c <system_init_flash+0x80>)
  40151a:	4293      	cmp	r3, r2
  40151c:	d803      	bhi.n	401526 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40151e:	4b10      	ldr	r3, [pc, #64]	; (401560 <system_init_flash+0x74>)
  401520:	4a13      	ldr	r2, [pc, #76]	; (401570 <system_init_flash+0x84>)
  401522:	601a      	str	r2, [r3, #0]
}
  401524:	e013      	b.n	40154e <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401526:	687b      	ldr	r3, [r7, #4]
  401528:	4a12      	ldr	r2, [pc, #72]	; (401574 <system_init_flash+0x88>)
  40152a:	4293      	cmp	r3, r2
  40152c:	d803      	bhi.n	401536 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40152e:	4b0c      	ldr	r3, [pc, #48]	; (401560 <system_init_flash+0x74>)
  401530:	4a11      	ldr	r2, [pc, #68]	; (401578 <system_init_flash+0x8c>)
  401532:	601a      	str	r2, [r3, #0]
}
  401534:	e00b      	b.n	40154e <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401536:	687b      	ldr	r3, [r7, #4]
  401538:	4a10      	ldr	r2, [pc, #64]	; (40157c <system_init_flash+0x90>)
  40153a:	4293      	cmp	r3, r2
  40153c:	d804      	bhi.n	401548 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40153e:	4b08      	ldr	r3, [pc, #32]	; (401560 <system_init_flash+0x74>)
  401540:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401544:	601a      	str	r2, [r3, #0]
}
  401546:	e002      	b.n	40154e <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401548:	4b05      	ldr	r3, [pc, #20]	; (401560 <system_init_flash+0x74>)
  40154a:	4a0d      	ldr	r2, [pc, #52]	; (401580 <system_init_flash+0x94>)
  40154c:	601a      	str	r2, [r3, #0]
}
  40154e:	bf00      	nop
  401550:	370c      	adds	r7, #12
  401552:	46bd      	mov	sp, r7
  401554:	f85d 7b04 	ldr.w	r7, [sp], #4
  401558:	4770      	bx	lr
  40155a:	bf00      	nop
  40155c:	01312cff 	.word	0x01312cff
  401560:	400e0c00 	.word	0x400e0c00
  401564:	026259ff 	.word	0x026259ff
  401568:	04000100 	.word	0x04000100
  40156c:	039386ff 	.word	0x039386ff
  401570:	04000200 	.word	0x04000200
  401574:	04c4b3ff 	.word	0x04c4b3ff
  401578:	04000300 	.word	0x04000300
  40157c:	05f5e0ff 	.word	0x05f5e0ff
  401580:	04000500 	.word	0x04000500

00401584 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401584:	b480      	push	{r7}
  401586:	b085      	sub	sp, #20
  401588:	af00      	add	r7, sp, #0
  40158a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40158c:	4b10      	ldr	r3, [pc, #64]	; (4015d0 <_sbrk+0x4c>)
  40158e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401590:	4b10      	ldr	r3, [pc, #64]	; (4015d4 <_sbrk+0x50>)
  401592:	681b      	ldr	r3, [r3, #0]
  401594:	2b00      	cmp	r3, #0
  401596:	d102      	bne.n	40159e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401598:	4b0e      	ldr	r3, [pc, #56]	; (4015d4 <_sbrk+0x50>)
  40159a:	4a0f      	ldr	r2, [pc, #60]	; (4015d8 <_sbrk+0x54>)
  40159c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40159e:	4b0d      	ldr	r3, [pc, #52]	; (4015d4 <_sbrk+0x50>)
  4015a0:	681b      	ldr	r3, [r3, #0]
  4015a2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4015a4:	68ba      	ldr	r2, [r7, #8]
  4015a6:	687b      	ldr	r3, [r7, #4]
  4015a8:	441a      	add	r2, r3
  4015aa:	68fb      	ldr	r3, [r7, #12]
  4015ac:	429a      	cmp	r2, r3
  4015ae:	dd02      	ble.n	4015b6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4015b0:	f04f 33ff 	mov.w	r3, #4294967295
  4015b4:	e006      	b.n	4015c4 <_sbrk+0x40>
	}

	heap += incr;
  4015b6:	4b07      	ldr	r3, [pc, #28]	; (4015d4 <_sbrk+0x50>)
  4015b8:	681a      	ldr	r2, [r3, #0]
  4015ba:	687b      	ldr	r3, [r7, #4]
  4015bc:	4413      	add	r3, r2
  4015be:	4a05      	ldr	r2, [pc, #20]	; (4015d4 <_sbrk+0x50>)
  4015c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4015c2:	68bb      	ldr	r3, [r7, #8]
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	3714      	adds	r7, #20
  4015c8:	46bd      	mov	sp, r7
  4015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ce:	4770      	bx	lr
  4015d0:	2045fffc 	.word	0x2045fffc
  4015d4:	20400af8 	.word	0x20400af8
  4015d8:	20402e40 	.word	0x20402e40

004015dc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015dc:	b480      	push	{r7}
  4015de:	b083      	sub	sp, #12
  4015e0:	af00      	add	r7, sp, #0
  4015e2:	4603      	mov	r3, r0
  4015e4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015e6:	4909      	ldr	r1, [pc, #36]	; (40160c <NVIC_EnableIRQ+0x30>)
  4015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015ec:	095b      	lsrs	r3, r3, #5
  4015ee:	79fa      	ldrb	r2, [r7, #7]
  4015f0:	f002 021f 	and.w	r2, r2, #31
  4015f4:	2001      	movs	r0, #1
  4015f6:	fa00 f202 	lsl.w	r2, r0, r2
  4015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015fe:	bf00      	nop
  401600:	370c      	adds	r7, #12
  401602:	46bd      	mov	sp, r7
  401604:	f85d 7b04 	ldr.w	r7, [sp], #4
  401608:	4770      	bx	lr
  40160a:	bf00      	nop
  40160c:	e000e100 	.word	0xe000e100

00401610 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401610:	b480      	push	{r7}
  401612:	b083      	sub	sp, #12
  401614:	af00      	add	r7, sp, #0
  401616:	4603      	mov	r3, r0
  401618:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40161a:	4909      	ldr	r1, [pc, #36]	; (401640 <NVIC_ClearPendingIRQ+0x30>)
  40161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401620:	095b      	lsrs	r3, r3, #5
  401622:	79fa      	ldrb	r2, [r7, #7]
  401624:	f002 021f 	and.w	r2, r2, #31
  401628:	2001      	movs	r0, #1
  40162a:	fa00 f202 	lsl.w	r2, r0, r2
  40162e:	3360      	adds	r3, #96	; 0x60
  401630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401634:	bf00      	nop
  401636:	370c      	adds	r7, #12
  401638:	46bd      	mov	sp, r7
  40163a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163e:	4770      	bx	lr
  401640:	e000e100 	.word	0xe000e100

00401644 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401644:	b480      	push	{r7}
  401646:	b083      	sub	sp, #12
  401648:	af00      	add	r7, sp, #0
  40164a:	4603      	mov	r3, r0
  40164c:	6039      	str	r1, [r7, #0]
  40164e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401650:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401654:	2b00      	cmp	r3, #0
  401656:	da0b      	bge.n	401670 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401658:	490d      	ldr	r1, [pc, #52]	; (401690 <NVIC_SetPriority+0x4c>)
  40165a:	79fb      	ldrb	r3, [r7, #7]
  40165c:	f003 030f 	and.w	r3, r3, #15
  401660:	3b04      	subs	r3, #4
  401662:	683a      	ldr	r2, [r7, #0]
  401664:	b2d2      	uxtb	r2, r2
  401666:	0152      	lsls	r2, r2, #5
  401668:	b2d2      	uxtb	r2, r2
  40166a:	440b      	add	r3, r1
  40166c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40166e:	e009      	b.n	401684 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401670:	4908      	ldr	r1, [pc, #32]	; (401694 <NVIC_SetPriority+0x50>)
  401672:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401676:	683a      	ldr	r2, [r7, #0]
  401678:	b2d2      	uxtb	r2, r2
  40167a:	0152      	lsls	r2, r2, #5
  40167c:	b2d2      	uxtb	r2, r2
  40167e:	440b      	add	r3, r1
  401680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401684:	bf00      	nop
  401686:	370c      	adds	r7, #12
  401688:	46bd      	mov	sp, r7
  40168a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40168e:	4770      	bx	lr
  401690:	e000ed00 	.word	0xe000ed00
  401694:	e000e100 	.word	0xe000e100

00401698 <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  401698:	b480      	push	{r7}
  40169a:	b08b      	sub	sp, #44	; 0x2c
  40169c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40169e:	4b22      	ldr	r3, [pc, #136]	; (401728 <SCB_CleanInvalidateDCache+0x90>)
  4016a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4016a4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4016a6:	69fb      	ldr	r3, [r7, #28]
  4016a8:	0b5b      	lsrs	r3, r3, #13
  4016aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4016ae:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4016b0:	69fb      	ldr	r3, [r7, #28]
  4016b2:	f003 0307 	and.w	r3, r3, #7
  4016b6:	3304      	adds	r3, #4
  4016b8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4016ba:	69fb      	ldr	r3, [r7, #28]
  4016bc:	08db      	lsrs	r3, r3, #3
  4016be:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4016c2:	617b      	str	r3, [r7, #20]
  4016c4:	697b      	ldr	r3, [r7, #20]
  4016c6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4016c8:	68bb      	ldr	r3, [r7, #8]
  4016ca:	fab3 f383 	clz	r3, r3
  4016ce:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  4016d0:	687b      	ldr	r3, [r7, #4]
  4016d2:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  4016d4:	f003 031f 	and.w	r3, r3, #31
  4016d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4016da:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  4016de:	697b      	ldr	r3, [r7, #20]
  4016e0:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4016e2:	6a3a      	ldr	r2, [r7, #32]
  4016e4:	693b      	ldr	r3, [r7, #16]
  4016e6:	fa02 f303 	lsl.w	r3, r2, r3
  4016ea:	4619      	mov	r1, r3
  4016ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4016ee:	69bb      	ldr	r3, [r7, #24]
  4016f0:	fa02 f303 	lsl.w	r3, r2, r3
  4016f4:	430b      	orrs	r3, r1
  4016f6:	60fb      	str	r3, [r7, #12]
              SCB->DCCISW = sw;
  4016f8:	4a0b      	ldr	r2, [pc, #44]	; (401728 <SCB_CleanInvalidateDCache+0x90>)
  4016fa:	68fb      	ldr	r3, [r7, #12]
  4016fc:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  401700:	6a3b      	ldr	r3, [r7, #32]
  401702:	1e5a      	subs	r2, r3, #1
  401704:	623a      	str	r2, [r7, #32]
  401706:	2b00      	cmp	r3, #0
  401708:	d1eb      	bne.n	4016e2 <SCB_CleanInvalidateDCache+0x4a>
        } while(sets--);
  40170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40170c:	1e5a      	subs	r2, r3, #1
  40170e:	627a      	str	r2, [r7, #36]	; 0x24
  401710:	2b00      	cmp	r3, #0
  401712:	d1e4      	bne.n	4016de <SCB_CleanInvalidateDCache+0x46>
  401714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401718:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  40171c:	bf00      	nop
  40171e:	372c      	adds	r7, #44	; 0x2c
  401720:	46bd      	mov	sp, r7
  401722:	f85d 7b04 	ldr.w	r7, [sp], #4
  401726:	4770      	bx	lr
  401728:	e000ed00 	.word	0xe000ed00

0040172c <osc_get_rate>:
{
  40172c:	b480      	push	{r7}
  40172e:	b083      	sub	sp, #12
  401730:	af00      	add	r7, sp, #0
  401732:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	2b07      	cmp	r3, #7
  401738:	d825      	bhi.n	401786 <osc_get_rate+0x5a>
  40173a:	a201      	add	r2, pc, #4	; (adr r2, 401740 <osc_get_rate+0x14>)
  40173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401740:	00401761 	.word	0x00401761
  401744:	00401767 	.word	0x00401767
  401748:	0040176d 	.word	0x0040176d
  40174c:	00401773 	.word	0x00401773
  401750:	00401777 	.word	0x00401777
  401754:	0040177b 	.word	0x0040177b
  401758:	0040177f 	.word	0x0040177f
  40175c:	00401783 	.word	0x00401783
		return OSC_SLCK_32K_RC_HZ;
  401760:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401764:	e010      	b.n	401788 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401766:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40176a:	e00d      	b.n	401788 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40176c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401770:	e00a      	b.n	401788 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401772:	4b08      	ldr	r3, [pc, #32]	; (401794 <osc_get_rate+0x68>)
  401774:	e008      	b.n	401788 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401776:	4b08      	ldr	r3, [pc, #32]	; (401798 <osc_get_rate+0x6c>)
  401778:	e006      	b.n	401788 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40177a:	4b08      	ldr	r3, [pc, #32]	; (40179c <osc_get_rate+0x70>)
  40177c:	e004      	b.n	401788 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40177e:	4b07      	ldr	r3, [pc, #28]	; (40179c <osc_get_rate+0x70>)
  401780:	e002      	b.n	401788 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401782:	4b06      	ldr	r3, [pc, #24]	; (40179c <osc_get_rate+0x70>)
  401784:	e000      	b.n	401788 <osc_get_rate+0x5c>
	return 0;
  401786:	2300      	movs	r3, #0
}
  401788:	4618      	mov	r0, r3
  40178a:	370c      	adds	r7, #12
  40178c:	46bd      	mov	sp, r7
  40178e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401792:	4770      	bx	lr
  401794:	003d0900 	.word	0x003d0900
  401798:	007a1200 	.word	0x007a1200
  40179c:	00b71b00 	.word	0x00b71b00

004017a0 <sysclk_get_main_hz>:
{
  4017a0:	b580      	push	{r7, lr}
  4017a2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4017a4:	2006      	movs	r0, #6
  4017a6:	4b05      	ldr	r3, [pc, #20]	; (4017bc <sysclk_get_main_hz+0x1c>)
  4017a8:	4798      	blx	r3
  4017aa:	4602      	mov	r2, r0
  4017ac:	4613      	mov	r3, r2
  4017ae:	009b      	lsls	r3, r3, #2
  4017b0:	4413      	add	r3, r2
  4017b2:	009a      	lsls	r2, r3, #2
  4017b4:	4413      	add	r3, r2
}
  4017b6:	4618      	mov	r0, r3
  4017b8:	bd80      	pop	{r7, pc}
  4017ba:	bf00      	nop
  4017bc:	0040172d 	.word	0x0040172d

004017c0 <sysclk_get_cpu_hz>:
{
  4017c0:	b580      	push	{r7, lr}
  4017c2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4017c4:	4b02      	ldr	r3, [pc, #8]	; (4017d0 <sysclk_get_cpu_hz+0x10>)
  4017c6:	4798      	blx	r3
  4017c8:	4603      	mov	r3, r0
}
  4017ca:	4618      	mov	r0, r3
  4017cc:	bd80      	pop	{r7, pc}
  4017ce:	bf00      	nop
  4017d0:	004017a1 	.word	0x004017a1

004017d4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4017d4:	b580      	push	{r7, lr}
  4017d6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4017d8:	4b02      	ldr	r3, [pc, #8]	; (4017e4 <sysclk_get_peripheral_hz+0x10>)
  4017da:	4798      	blx	r3
  4017dc:	4603      	mov	r3, r0
  4017de:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4017e0:	4618      	mov	r0, r3
  4017e2:	bd80      	pop	{r7, pc}
  4017e4:	004017a1 	.word	0x004017a1

004017e8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4017e8:	b580      	push	{r7, lr}
  4017ea:	b082      	sub	sp, #8
  4017ec:	af00      	add	r7, sp, #0
  4017ee:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4017f0:	6878      	ldr	r0, [r7, #4]
  4017f2:	4b03      	ldr	r3, [pc, #12]	; (401800 <sysclk_enable_peripheral_clock+0x18>)
  4017f4:	4798      	blx	r3
}
  4017f6:	bf00      	nop
  4017f8:	3708      	adds	r7, #8
  4017fa:	46bd      	mov	sp, r7
  4017fc:	bd80      	pop	{r7, pc}
  4017fe:	bf00      	nop
  401800:	00400d0d 	.word	0x00400d0d

00401804 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401804:	b580      	push	{r7, lr}
  401806:	b084      	sub	sp, #16
  401808:	af00      	add	r7, sp, #0
  40180a:	6078      	str	r0, [r7, #4]
  40180c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40180e:	2300      	movs	r3, #0
  401810:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401812:	687b      	ldr	r3, [r7, #4]
  401814:	4a34      	ldr	r2, [pc, #208]	; (4018e8 <usart_serial_getchar+0xe4>)
  401816:	4293      	cmp	r3, r2
  401818:	d107      	bne.n	40182a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40181a:	bf00      	nop
  40181c:	6839      	ldr	r1, [r7, #0]
  40181e:	6878      	ldr	r0, [r7, #4]
  401820:	4b32      	ldr	r3, [pc, #200]	; (4018ec <usart_serial_getchar+0xe8>)
  401822:	4798      	blx	r3
  401824:	4603      	mov	r3, r0
  401826:	2b00      	cmp	r3, #0
  401828:	d1f8      	bne.n	40181c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40182a:	687b      	ldr	r3, [r7, #4]
  40182c:	4a30      	ldr	r2, [pc, #192]	; (4018f0 <usart_serial_getchar+0xec>)
  40182e:	4293      	cmp	r3, r2
  401830:	d107      	bne.n	401842 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401832:	bf00      	nop
  401834:	6839      	ldr	r1, [r7, #0]
  401836:	6878      	ldr	r0, [r7, #4]
  401838:	4b2c      	ldr	r3, [pc, #176]	; (4018ec <usart_serial_getchar+0xe8>)
  40183a:	4798      	blx	r3
  40183c:	4603      	mov	r3, r0
  40183e:	2b00      	cmp	r3, #0
  401840:	d1f8      	bne.n	401834 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401842:	687b      	ldr	r3, [r7, #4]
  401844:	4a2b      	ldr	r2, [pc, #172]	; (4018f4 <usart_serial_getchar+0xf0>)
  401846:	4293      	cmp	r3, r2
  401848:	d107      	bne.n	40185a <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  40184a:	bf00      	nop
  40184c:	6839      	ldr	r1, [r7, #0]
  40184e:	6878      	ldr	r0, [r7, #4]
  401850:	4b26      	ldr	r3, [pc, #152]	; (4018ec <usart_serial_getchar+0xe8>)
  401852:	4798      	blx	r3
  401854:	4603      	mov	r3, r0
  401856:	2b00      	cmp	r3, #0
  401858:	d1f8      	bne.n	40184c <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40185a:	687b      	ldr	r3, [r7, #4]
  40185c:	4a26      	ldr	r2, [pc, #152]	; (4018f8 <usart_serial_getchar+0xf4>)
  40185e:	4293      	cmp	r3, r2
  401860:	d107      	bne.n	401872 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401862:	bf00      	nop
  401864:	6839      	ldr	r1, [r7, #0]
  401866:	6878      	ldr	r0, [r7, #4]
  401868:	4b20      	ldr	r3, [pc, #128]	; (4018ec <usart_serial_getchar+0xe8>)
  40186a:	4798      	blx	r3
  40186c:	4603      	mov	r3, r0
  40186e:	2b00      	cmp	r3, #0
  401870:	d1f8      	bne.n	401864 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401872:	687b      	ldr	r3, [r7, #4]
  401874:	4a21      	ldr	r2, [pc, #132]	; (4018fc <usart_serial_getchar+0xf8>)
  401876:	4293      	cmp	r3, r2
  401878:	d10d      	bne.n	401896 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  40187a:	bf00      	nop
  40187c:	f107 030c 	add.w	r3, r7, #12
  401880:	4619      	mov	r1, r3
  401882:	6878      	ldr	r0, [r7, #4]
  401884:	4b1e      	ldr	r3, [pc, #120]	; (401900 <usart_serial_getchar+0xfc>)
  401886:	4798      	blx	r3
  401888:	4603      	mov	r3, r0
  40188a:	2b00      	cmp	r3, #0
  40188c:	d1f6      	bne.n	40187c <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40188e:	68fb      	ldr	r3, [r7, #12]
  401890:	b2da      	uxtb	r2, r3
  401892:	683b      	ldr	r3, [r7, #0]
  401894:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401896:	687b      	ldr	r3, [r7, #4]
  401898:	4a1a      	ldr	r2, [pc, #104]	; (401904 <usart_serial_getchar+0x100>)
  40189a:	4293      	cmp	r3, r2
  40189c:	d10d      	bne.n	4018ba <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40189e:	bf00      	nop
  4018a0:	f107 030c 	add.w	r3, r7, #12
  4018a4:	4619      	mov	r1, r3
  4018a6:	6878      	ldr	r0, [r7, #4]
  4018a8:	4b15      	ldr	r3, [pc, #84]	; (401900 <usart_serial_getchar+0xfc>)
  4018aa:	4798      	blx	r3
  4018ac:	4603      	mov	r3, r0
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	d1f6      	bne.n	4018a0 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  4018b2:	68fb      	ldr	r3, [r7, #12]
  4018b4:	b2da      	uxtb	r2, r3
  4018b6:	683b      	ldr	r3, [r7, #0]
  4018b8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4018ba:	687b      	ldr	r3, [r7, #4]
  4018bc:	4a12      	ldr	r2, [pc, #72]	; (401908 <usart_serial_getchar+0x104>)
  4018be:	4293      	cmp	r3, r2
  4018c0:	d10d      	bne.n	4018de <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  4018c2:	bf00      	nop
  4018c4:	f107 030c 	add.w	r3, r7, #12
  4018c8:	4619      	mov	r1, r3
  4018ca:	6878      	ldr	r0, [r7, #4]
  4018cc:	4b0c      	ldr	r3, [pc, #48]	; (401900 <usart_serial_getchar+0xfc>)
  4018ce:	4798      	blx	r3
  4018d0:	4603      	mov	r3, r0
  4018d2:	2b00      	cmp	r3, #0
  4018d4:	d1f6      	bne.n	4018c4 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4018d6:	68fb      	ldr	r3, [r7, #12]
  4018d8:	b2da      	uxtb	r2, r3
  4018da:	683b      	ldr	r3, [r7, #0]
  4018dc:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4018de:	bf00      	nop
  4018e0:	3710      	adds	r7, #16
  4018e2:	46bd      	mov	sp, r7
  4018e4:	bd80      	pop	{r7, pc}
  4018e6:	bf00      	nop
  4018e8:	400e0800 	.word	0x400e0800
  4018ec:	00400d91 	.word	0x00400d91
  4018f0:	400e0a00 	.word	0x400e0a00
  4018f4:	400e1a00 	.word	0x400e1a00
  4018f8:	400e1c00 	.word	0x400e1c00
  4018fc:	40024000 	.word	0x40024000
  401900:	00400fdd 	.word	0x00400fdd
  401904:	40028000 	.word	0x40028000
  401908:	4002c000 	.word	0x4002c000

0040190c <xdmac_enable_interrupt>:
{
  40190c:	b480      	push	{r7}
  40190e:	b083      	sub	sp, #12
  401910:	af00      	add	r7, sp, #0
  401912:	6078      	str	r0, [r7, #4]
  401914:	6039      	str	r1, [r7, #0]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  401916:	2201      	movs	r2, #1
  401918:	683b      	ldr	r3, [r7, #0]
  40191a:	409a      	lsls	r2, r3
  40191c:	687b      	ldr	r3, [r7, #4]
  40191e:	60da      	str	r2, [r3, #12]
}
  401920:	bf00      	nop
  401922:	370c      	adds	r7, #12
  401924:	46bd      	mov	sp, r7
  401926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40192a:	4770      	bx	lr

0040192c <xdmac_channel_enable>:
{
  40192c:	b580      	push	{r7, lr}
  40192e:	b082      	sub	sp, #8
  401930:	af00      	add	r7, sp, #0
  401932:	6078      	str	r0, [r7, #4]
  401934:	6039      	str	r1, [r7, #0]
	SCB_CleanInvalidateDCache();
  401936:	4b05      	ldr	r3, [pc, #20]	; (40194c <xdmac_channel_enable+0x20>)
  401938:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40193a:	2201      	movs	r2, #1
  40193c:	683b      	ldr	r3, [r7, #0]
  40193e:	409a      	lsls	r2, r3
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	61da      	str	r2, [r3, #28]
}
  401944:	bf00      	nop
  401946:	3708      	adds	r7, #8
  401948:	46bd      	mov	sp, r7
  40194a:	bd80      	pop	{r7, pc}
  40194c:	00401699 	.word	0x00401699

00401950 <xdmac_channel_enable_interrupt>:
{
  401950:	b480      	push	{r7}
  401952:	b085      	sub	sp, #20
  401954:	af00      	add	r7, sp, #0
  401956:	60f8      	str	r0, [r7, #12]
  401958:	60b9      	str	r1, [r7, #8]
  40195a:	607a      	str	r2, [r7, #4]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  40195c:	68fa      	ldr	r2, [r7, #12]
  40195e:	68bb      	ldr	r3, [r7, #8]
  401960:	019b      	lsls	r3, r3, #6
  401962:	4413      	add	r3, r2
  401964:	3350      	adds	r3, #80	; 0x50
  401966:	687a      	ldr	r2, [r7, #4]
  401968:	601a      	str	r2, [r3, #0]
}
  40196a:	bf00      	nop
  40196c:	3714      	adds	r7, #20
  40196e:	46bd      	mov	sp, r7
  401970:	f85d 7b04 	ldr.w	r7, [sp], #4
  401974:	4770      	bx	lr

00401976 <xdmac_channel_get_interrupt_status>:
{
  401976:	b480      	push	{r7}
  401978:	b083      	sub	sp, #12
  40197a:	af00      	add	r7, sp, #0
  40197c:	6078      	str	r0, [r7, #4]
  40197e:	6039      	str	r1, [r7, #0]
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401980:	687a      	ldr	r2, [r7, #4]
  401982:	683b      	ldr	r3, [r7, #0]
  401984:	019b      	lsls	r3, r3, #6
  401986:	4413      	add	r3, r2
  401988:	335c      	adds	r3, #92	; 0x5c
  40198a:	681b      	ldr	r3, [r3, #0]
}
  40198c:	4618      	mov	r0, r3
  40198e:	370c      	adds	r7, #12
  401990:	46bd      	mov	sp, r7
  401992:	f85d 7b04 	ldr.w	r7, [sp], #4
  401996:	4770      	bx	lr

00401998 <xdmac_channel_set_descriptor_control>:
{
  401998:	b480      	push	{r7}
  40199a:	b085      	sub	sp, #20
  40199c:	af00      	add	r7, sp, #0
  40199e:	60f8      	str	r0, [r7, #12]
  4019a0:	60b9      	str	r1, [r7, #8]
  4019a2:	607a      	str	r2, [r7, #4]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  4019a4:	68fa      	ldr	r2, [r7, #12]
  4019a6:	68bb      	ldr	r3, [r7, #8]
  4019a8:	019b      	lsls	r3, r3, #6
  4019aa:	4413      	add	r3, r2
  4019ac:	336c      	adds	r3, #108	; 0x6c
  4019ae:	687a      	ldr	r2, [r7, #4]
  4019b0:	601a      	str	r2, [r3, #0]
}
  4019b2:	bf00      	nop
  4019b4:	3714      	adds	r7, #20
  4019b6:	46bd      	mov	sp, r7
  4019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019bc:	4770      	bx	lr
	...

004019c0 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4019c0:	b580      	push	{r7, lr}
  4019c2:	b082      	sub	sp, #8
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	6078      	str	r0, [r7, #4]
  4019c8:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4019ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019ce:	4806      	ldr	r0, [pc, #24]	; (4019e8 <Button1_Handler+0x28>)
  4019d0:	4b06      	ldr	r3, [pc, #24]	; (4019ec <Button1_Handler+0x2c>)
  4019d2:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4019d4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4019d8:	4805      	ldr	r0, [pc, #20]	; (4019f0 <Button1_Handler+0x30>)
  4019da:	4b04      	ldr	r3, [pc, #16]	; (4019ec <Button1_Handler+0x2c>)
  4019dc:	4798      	blx	r3
}
  4019de:	bf00      	nop
  4019e0:	3708      	adds	r7, #8
  4019e2:	46bd      	mov	sp, r7
  4019e4:	bd80      	pop	{r7, pc}
  4019e6:	bf00      	nop
  4019e8:	400e1400 	.word	0x400e1400
  4019ec:	00401bd9 	.word	0x00401bd9
  4019f0:	400e1200 	.word	0x400e1200

004019f4 <USART1_Handler>:

void USART1_Handler(void){
  4019f4:	b580      	push	{r7, lr}
  4019f6:	b082      	sub	sp, #8
  4019f8:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  4019fa:	480a      	ldr	r0, [pc, #40]	; (401a24 <USART1_Handler+0x30>)
  4019fc:	4b0a      	ldr	r3, [pc, #40]	; (401a28 <USART1_Handler+0x34>)
  4019fe:	4798      	blx	r3
  401a00:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	f003 0301 	and.w	r3, r3, #1
  401a08:	2b00      	cmp	r3, #0
  401a0a:	d007      	beq.n	401a1c <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  401a0c:	1cfb      	adds	r3, r7, #3
  401a0e:	4619      	mov	r1, r3
  401a10:	4804      	ldr	r0, [pc, #16]	; (401a24 <USART1_Handler+0x30>)
  401a12:	4b06      	ldr	r3, [pc, #24]	; (401a2c <USART1_Handler+0x38>)
  401a14:	4798      	blx	r3
    usart_puts(bufferTX);
  401a16:	4806      	ldr	r0, [pc, #24]	; (401a30 <USART1_Handler+0x3c>)
  401a18:	4b06      	ldr	r3, [pc, #24]	; (401a34 <USART1_Handler+0x40>)
  401a1a:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  401a1c:	bf00      	nop
  401a1e:	3708      	adds	r7, #8
  401a20:	46bd      	mov	sp, r7
  401a22:	bd80      	pop	{r7, pc}
  401a24:	40028000 	.word	0x40028000
  401a28:	00400f8d 	.word	0x00400f8d
  401a2c:	00401805 	.word	0x00401805
  401a30:	20400bd8 	.word	0x20400bd8
  401a34:	00401d69 	.word	0x00401d69

00401a38 <XDMAC_Handler>:

/**
* \brief XDMAC interrupt handler.
*/
void XDMAC_Handler(void)
{
  401a38:	b580      	push	{r7, lr}
  401a3a:	b082      	sub	sp, #8
  401a3c:	af00      	add	r7, sp, #0
	uint32_t dma_status_tx, dma_status_rx;
	dma_status_tx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_TX_CH);
  401a3e:	2100      	movs	r1, #0
  401a40:	480a      	ldr	r0, [pc, #40]	; (401a6c <XDMAC_Handler+0x34>)
  401a42:	4b0b      	ldr	r3, [pc, #44]	; (401a70 <XDMAC_Handler+0x38>)
  401a44:	4798      	blx	r3
  401a46:	6078      	str	r0, [r7, #4]
	dma_status_rx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_RX_CH);
  401a48:	2101      	movs	r1, #1
  401a4a:	4808      	ldr	r0, [pc, #32]	; (401a6c <XDMAC_Handler+0x34>)
  401a4c:	4b08      	ldr	r3, [pc, #32]	; (401a70 <XDMAC_Handler+0x38>)
  401a4e:	4798      	blx	r3
  401a50:	6038      	str	r0, [r7, #0]
	UNUSED(dma_status_tx);
	UNUSED(dma_status_rx);
	// Verificamos se a transferncia foi completa
	if(dma_status_rx & (XDMAC_CIS_BIS | XDMAC_CIS_LIS)){
  401a52:	683b      	ldr	r3, [r7, #0]
  401a54:	f003 0303 	and.w	r3, r3, #3
  401a58:	2b00      	cmp	r3, #0
  401a5a:	d002      	beq.n	401a62 <XDMAC_Handler+0x2a>
		flag_rx = 1;
  401a5c:	4b05      	ldr	r3, [pc, #20]	; (401a74 <XDMAC_Handler+0x3c>)
  401a5e:	2201      	movs	r2, #1
  401a60:	701a      	strb	r2, [r3, #0]
	}
}
  401a62:	bf00      	nop
  401a64:	3708      	adds	r7, #8
  401a66:	46bd      	mov	sp, r7
  401a68:	bd80      	pop	{r7, pc}
  401a6a:	bf00      	nop
  401a6c:	40078000 	.word	0x40078000
  401a70:	00401977 	.word	0x00401977
  401a74:	20400b3c 	.word	0x20400b3c

00401a78 <uart_xdmac_configure>:


/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/
static void uart_xdmac_configure(){
  401a78:	b580      	push	{r7, lr}
  401a7a:	b082      	sub	sp, #8
  401a7c:	af00      	add	r7, sp, #0
	uint32_t xdmaint;
	
	/* Initialize and enable DMA controller */
	pmc_enable_periph_clk(ID_XDMAC);
  401a7e:	203a      	movs	r0, #58	; 0x3a
  401a80:	4b11      	ldr	r3, [pc, #68]	; (401ac8 <uart_xdmac_configure+0x50>)
  401a82:	4798      	blx	r3
	
	xdmaint = ( XDMAC_CIE_BIE |
  401a84:	237d      	movs	r3, #125	; 0x7d
  401a86:	607b      	str	r3, [r7, #4]
				XDMAC_CIE_FIE |
				XDMAC_CIE_RBIE |
				XDMAC_CIE_WBIE |
				XDMAC_CIE_ROIE);
	
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_TX_CH, xdmaint);
  401a88:	687a      	ldr	r2, [r7, #4]
  401a8a:	2100      	movs	r1, #0
  401a8c:	480f      	ldr	r0, [pc, #60]	; (401acc <uart_xdmac_configure+0x54>)
  401a8e:	4b10      	ldr	r3, [pc, #64]	; (401ad0 <uart_xdmac_configure+0x58>)
  401a90:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_TX_CH);
  401a92:	2100      	movs	r1, #0
  401a94:	480d      	ldr	r0, [pc, #52]	; (401acc <uart_xdmac_configure+0x54>)
  401a96:	4b0f      	ldr	r3, [pc, #60]	; (401ad4 <uart_xdmac_configure+0x5c>)
  401a98:	4798      	blx	r3
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_RX_CH, xdmaint);
  401a9a:	687a      	ldr	r2, [r7, #4]
  401a9c:	2101      	movs	r1, #1
  401a9e:	480b      	ldr	r0, [pc, #44]	; (401acc <uart_xdmac_configure+0x54>)
  401aa0:	4b0b      	ldr	r3, [pc, #44]	; (401ad0 <uart_xdmac_configure+0x58>)
  401aa2:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_RX_CH);
  401aa4:	2101      	movs	r1, #1
  401aa6:	4809      	ldr	r0, [pc, #36]	; (401acc <uart_xdmac_configure+0x54>)
  401aa8:	4b0a      	ldr	r3, [pc, #40]	; (401ad4 <uart_xdmac_configure+0x5c>)
  401aaa:	4798      	blx	r3
	
	/*Enable XDMAC interrupt */
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
  401aac:	203a      	movs	r0, #58	; 0x3a
  401aae:	4b0a      	ldr	r3, [pc, #40]	; (401ad8 <uart_xdmac_configure+0x60>)
  401ab0:	4798      	blx	r3
	NVIC_SetPriority( XDMAC_IRQn ,1);
  401ab2:	2101      	movs	r1, #1
  401ab4:	203a      	movs	r0, #58	; 0x3a
  401ab6:	4b09      	ldr	r3, [pc, #36]	; (401adc <uart_xdmac_configure+0x64>)
  401ab8:	4798      	blx	r3
	NVIC_EnableIRQ(XDMAC_IRQn);
  401aba:	203a      	movs	r0, #58	; 0x3a
  401abc:	4b08      	ldr	r3, [pc, #32]	; (401ae0 <uart_xdmac_configure+0x68>)
  401abe:	4798      	blx	r3
	
}
  401ac0:	bf00      	nop
  401ac2:	3708      	adds	r7, #8
  401ac4:	46bd      	mov	sp, r7
  401ac6:	bd80      	pop	{r7, pc}
  401ac8:	00400d0d 	.word	0x00400d0d
  401acc:	40078000 	.word	0x40078000
  401ad0:	00401951 	.word	0x00401951
  401ad4:	0040190d 	.word	0x0040190d
  401ad8:	00401611 	.word	0x00401611
  401adc:	00401645 	.word	0x00401645
  401ae0:	004015dd 	.word	0x004015dd

00401ae4 <uart_xdmac_Tx>:
static void uart_xdmac_Tx(uint32_t *peripheral_address,
						  uint32_t *orgin_address,
						  uint32_t buffer_size){
  401ae4:	b580      	push	{r7, lr}
  401ae6:	b084      	sub	sp, #16
  401ae8:	af00      	add	r7, sp, #0
  401aea:	60f8      	str	r0, [r7, #12]
  401aec:	60b9      	str	r1, [r7, #8]
  401aee:	607a      	str	r2, [r7, #4]
							  
	/* Initialize channel config for transmitter */
	g_xdmac_tx_cfg.mbr_ubc = buffer_size;
  401af0:	4a14      	ldr	r2, [pc, #80]	; (401b44 <uart_xdmac_Tx+0x60>)
  401af2:	687b      	ldr	r3, [r7, #4]
  401af4:	6013      	str	r3, [r2, #0]
	g_xdmac_tx_cfg.mbr_sa = (uint32_t)orgin_address;
  401af6:	68bb      	ldr	r3, [r7, #8]
  401af8:	4a12      	ldr	r2, [pc, #72]	; (401b44 <uart_xdmac_Tx+0x60>)
  401afa:	6053      	str	r3, [r2, #4]
	g_xdmac_tx_cfg.mbr_da = (uint32_t)peripheral_address;
  401afc:	68fb      	ldr	r3, [r7, #12]
  401afe:	4a11      	ldr	r2, [pc, #68]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b00:	6093      	str	r3, [r2, #8]
	
	g_xdmac_tx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  401b02:	4b10      	ldr	r3, [pc, #64]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b04:	4a10      	ldr	r2, [pc, #64]	; (401b48 <uart_xdmac_Tx+0x64>)
  401b06:	60da      	str	r2, [r3, #12]
							 XDMAC_CC_DIF_AHB_IF1 |
							 XDMAC_CC_SAM_INCREMENTED_AM |
							 XDMAC_CC_DAM_FIXED_AM |
							 XDMAC_CC_PERID(USART_XDMAC_TX_CH_NUM);
							 
	g_xdmac_tx_cfg.mbr_bc = 0;
  401b08:	4b0e      	ldr	r3, [pc, #56]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b0a:	2200      	movs	r2, #0
  401b0c:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  401b0e:	4b0d      	ldr	r3, [pc, #52]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b10:	2200      	movs	r2, #0
  401b12:	615a      	str	r2, [r3, #20]
	g_xdmac_tx_cfg.mbr_sus = 0;
  401b14:	4b0b      	ldr	r3, [pc, #44]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b16:	2200      	movs	r2, #0
  401b18:	619a      	str	r2, [r3, #24]
	g_xdmac_tx_cfg.mbr_dus = 0;
  401b1a:	4b0a      	ldr	r3, [pc, #40]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b1c:	2200      	movs	r2, #0
  401b1e:	61da      	str	r2, [r3, #28]
	xdmac_configure_transfer(XDMAC, XDMAC_TX_CH, &g_xdmac_tx_cfg);
  401b20:	4a08      	ldr	r2, [pc, #32]	; (401b44 <uart_xdmac_Tx+0x60>)
  401b22:	2100      	movs	r1, #0
  401b24:	4809      	ldr	r0, [pc, #36]	; (401b4c <uart_xdmac_Tx+0x68>)
  401b26:	4b0a      	ldr	r3, [pc, #40]	; (401b50 <uart_xdmac_Tx+0x6c>)
  401b28:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_TX_CH, 0);
  401b2a:	2200      	movs	r2, #0
  401b2c:	2100      	movs	r1, #0
  401b2e:	4807      	ldr	r0, [pc, #28]	; (401b4c <uart_xdmac_Tx+0x68>)
  401b30:	4b08      	ldr	r3, [pc, #32]	; (401b54 <uart_xdmac_Tx+0x70>)
  401b32:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_TX_CH);		  
  401b34:	2100      	movs	r1, #0
  401b36:	4805      	ldr	r0, [pc, #20]	; (401b4c <uart_xdmac_Tx+0x68>)
  401b38:	4b07      	ldr	r3, [pc, #28]	; (401b58 <uart_xdmac_Tx+0x74>)
  401b3a:	4798      	blx	r3
}
  401b3c:	bf00      	nop
  401b3e:	3710      	adds	r7, #16
  401b40:	46bd      	mov	sp, r7
  401b42:	bd80      	pop	{r7, pc}
  401b44:	20400afc 	.word	0x20400afc
  401b48:	09014011 	.word	0x09014011
  401b4c:	40078000 	.word	0x40078000
  401b50:	00401195 	.word	0x00401195
  401b54:	00401999 	.word	0x00401999
  401b58:	0040192d 	.word	0x0040192d

00401b5c <uart_xdmac_Rx>:

static void uart_xdmac_Rx(uint32_t *peripheral_address,
						  uint32_t *orgin_address,
						  uint32_t buffer_size){
  401b5c:	b580      	push	{r7, lr}
  401b5e:	b084      	sub	sp, #16
  401b60:	af00      	add	r7, sp, #0
  401b62:	60f8      	str	r0, [r7, #12]
  401b64:	60b9      	str	r1, [r7, #8]
  401b66:	607a      	str	r2, [r7, #4]
							  
	/* Initialize channel config for receiver */
	g_xdmac_rx_cfg.mbr_ubc = buffer_size;
  401b68:	4a14      	ldr	r2, [pc, #80]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b6a:	687b      	ldr	r3, [r7, #4]
  401b6c:	6013      	str	r3, [r2, #0]
	g_xdmac_rx_cfg.mbr_da = (uint32_t)orgin_address;
  401b6e:	68bb      	ldr	r3, [r7, #8]
  401b70:	4a12      	ldr	r2, [pc, #72]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b72:	6093      	str	r3, [r2, #8]
	g_xdmac_rx_cfg.mbr_sa = (uint32_t)peripheral_address;
  401b74:	68fb      	ldr	r3, [r7, #12]
  401b76:	4a11      	ldr	r2, [pc, #68]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b78:	6053      	str	r3, [r2, #4]
	
 	g_xdmac_rx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  401b7a:	4b10      	ldr	r3, [pc, #64]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b7c:	4a10      	ldr	r2, [pc, #64]	; (401bc0 <uart_xdmac_Rx+0x64>)
  401b7e:	60da      	str	r2, [r3, #12]
 							 XDMAC_CC_DIF_AHB_IF0 |
 							 XDMAC_CC_SAM_FIXED_AM |
 							 XDMAC_CC_DAM_INCREMENTED_AM |
 							 XDMAC_CC_PERID(USART_XDMAC_RX_CH_NUM);				  
							  
	g_xdmac_rx_cfg.mbr_bc = 0;
  401b80:	4b0e      	ldr	r3, [pc, #56]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b82:	2200      	movs	r2, #0
  401b84:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  401b86:	4b0f      	ldr	r3, [pc, #60]	; (401bc4 <uart_xdmac_Rx+0x68>)
  401b88:	2200      	movs	r2, #0
  401b8a:	615a      	str	r2, [r3, #20]
	g_xdmac_rx_cfg.mbr_sus = 0;
  401b8c:	4b0b      	ldr	r3, [pc, #44]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b8e:	2200      	movs	r2, #0
  401b90:	619a      	str	r2, [r3, #24]
	g_xdmac_rx_cfg.mbr_dus =0;
  401b92:	4b0a      	ldr	r3, [pc, #40]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b94:	2200      	movs	r2, #0
  401b96:	61da      	str	r2, [r3, #28]
	xdmac_configure_transfer(XDMAC, XDMAC_RX_CH, &g_xdmac_rx_cfg);
  401b98:	4a08      	ldr	r2, [pc, #32]	; (401bbc <uart_xdmac_Rx+0x60>)
  401b9a:	2101      	movs	r1, #1
  401b9c:	480a      	ldr	r0, [pc, #40]	; (401bc8 <uart_xdmac_Rx+0x6c>)
  401b9e:	4b0b      	ldr	r3, [pc, #44]	; (401bcc <uart_xdmac_Rx+0x70>)
  401ba0:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_RX_CH, 0);
  401ba2:	2200      	movs	r2, #0
  401ba4:	2101      	movs	r1, #1
  401ba6:	4808      	ldr	r0, [pc, #32]	; (401bc8 <uart_xdmac_Rx+0x6c>)
  401ba8:	4b09      	ldr	r3, [pc, #36]	; (401bd0 <uart_xdmac_Rx+0x74>)
  401baa:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_RX_CH);
  401bac:	2101      	movs	r1, #1
  401bae:	4806      	ldr	r0, [pc, #24]	; (401bc8 <uart_xdmac_Rx+0x6c>)
  401bb0:	4b08      	ldr	r3, [pc, #32]	; (401bd4 <uart_xdmac_Rx+0x78>)
  401bb2:	4798      	blx	r3
}
  401bb4:	bf00      	nop
  401bb6:	3710      	adds	r7, #16
  401bb8:	46bd      	mov	sp, r7
  401bba:	bd80      	pop	{r7, pc}
  401bbc:	20400b1c 	.word	0x20400b1c
  401bc0:	0a042001 	.word	0x0a042001
  401bc4:	20400afc 	.word	0x20400afc
  401bc8:	40078000 	.word	0x40078000
  401bcc:	00401195 	.word	0x00401195
  401bd0:	00401999 	.word	0x00401999
  401bd4:	0040192d 	.word	0x0040192d

00401bd8 <pin_toggle>:

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401bd8:	b580      	push	{r7, lr}
  401bda:	b082      	sub	sp, #8
  401bdc:	af00      	add	r7, sp, #0
  401bde:	6078      	str	r0, [r7, #4]
  401be0:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401be2:	6839      	ldr	r1, [r7, #0]
  401be4:	6878      	ldr	r0, [r7, #4]
  401be6:	4b09      	ldr	r3, [pc, #36]	; (401c0c <pin_toggle+0x34>)
  401be8:	4798      	blx	r3
  401bea:	4603      	mov	r3, r0
  401bec:	2b00      	cmp	r3, #0
  401bee:	d004      	beq.n	401bfa <pin_toggle+0x22>
    pio_clear(pio, mask);
  401bf0:	6839      	ldr	r1, [r7, #0]
  401bf2:	6878      	ldr	r0, [r7, #4]
  401bf4:	4b06      	ldr	r3, [pc, #24]	; (401c10 <pin_toggle+0x38>)
  401bf6:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401bf8:	e003      	b.n	401c02 <pin_toggle+0x2a>
    pio_set(pio,mask);
  401bfa:	6839      	ldr	r1, [r7, #0]
  401bfc:	6878      	ldr	r0, [r7, #4]
  401bfe:	4b05      	ldr	r3, [pc, #20]	; (401c14 <pin_toggle+0x3c>)
  401c00:	4798      	blx	r3
}
  401c02:	bf00      	nop
  401c04:	3708      	adds	r7, #8
  401c06:	46bd      	mov	sp, r7
  401c08:	bd80      	pop	{r7, pc}
  401c0a:	bf00      	nop
  401c0c:	00400781 	.word	0x00400781
  401c10:	00400571 	.word	0x00400571
  401c14:	00400555 	.word	0x00400555

00401c18 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401c18:	b590      	push	{r4, r7, lr}
  401c1a:	b083      	sub	sp, #12
  401c1c:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401c1e:	200a      	movs	r0, #10
  401c20:	4b10      	ldr	r3, [pc, #64]	; (401c64 <BUT_init+0x4c>)
  401c22:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401c24:	2209      	movs	r2, #9
  401c26:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401c2a:	480f      	ldr	r0, [pc, #60]	; (401c68 <BUT_init+0x50>)
  401c2c:	4b0f      	ldr	r3, [pc, #60]	; (401c6c <BUT_init+0x54>)
  401c2e:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401c30:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401c34:	480c      	ldr	r0, [pc, #48]	; (401c68 <BUT_init+0x50>)
  401c36:	4b0e      	ldr	r3, [pc, #56]	; (401c70 <BUT_init+0x58>)
  401c38:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401c3a:	4b0e      	ldr	r3, [pc, #56]	; (401c74 <BUT_init+0x5c>)
  401c3c:	9300      	str	r3, [sp, #0]
  401c3e:	2350      	movs	r3, #80	; 0x50
  401c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c44:	210a      	movs	r1, #10
  401c46:	4808      	ldr	r0, [pc, #32]	; (401c68 <BUT_init+0x50>)
  401c48:	4c0b      	ldr	r4, [pc, #44]	; (401c78 <BUT_init+0x60>)
  401c4a:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401c4c:	200a      	movs	r0, #10
  401c4e:	4b0b      	ldr	r3, [pc, #44]	; (401c7c <BUT_init+0x64>)
  401c50:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401c52:	2101      	movs	r1, #1
  401c54:	200a      	movs	r0, #10
  401c56:	4b0a      	ldr	r3, [pc, #40]	; (401c80 <BUT_init+0x68>)
  401c58:	4798      	blx	r3
};
  401c5a:	bf00      	nop
  401c5c:	3704      	adds	r7, #4
  401c5e:	46bd      	mov	sp, r7
  401c60:	bd90      	pop	{r4, r7, pc}
  401c62:	bf00      	nop
  401c64:	00400d0d 	.word	0x00400d0d
  401c68:	400e0e00 	.word	0x400e0e00
  401c6c:	0040069d 	.word	0x0040069d
  401c70:	00400815 	.word	0x00400815
  401c74:	004019c1 	.word	0x004019c1
  401c78:	00400931 	.word	0x00400931
  401c7c:	004015dd 	.word	0x004015dd
  401c80:	00401645 	.word	0x00401645

00401c84 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401c84:	b590      	push	{r4, r7, lr}
  401c86:	b085      	sub	sp, #20
  401c88:	af02      	add	r7, sp, #8
  401c8a:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401c8c:	200c      	movs	r0, #12
  401c8e:	4b07      	ldr	r3, [pc, #28]	; (401cac <LED_init+0x28>)
  401c90:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401c92:	687a      	ldr	r2, [r7, #4]
  401c94:	2300      	movs	r3, #0
  401c96:	9300      	str	r3, [sp, #0]
  401c98:	2300      	movs	r3, #0
  401c9a:	f44f 7180 	mov.w	r1, #256	; 0x100
  401c9e:	4804      	ldr	r0, [pc, #16]	; (401cb0 <LED_init+0x2c>)
  401ca0:	4c04      	ldr	r4, [pc, #16]	; (401cb4 <LED_init+0x30>)
  401ca2:	47a0      	blx	r4
};
  401ca4:	bf00      	nop
  401ca6:	370c      	adds	r7, #12
  401ca8:	46bd      	mov	sp, r7
  401caa:	bd90      	pop	{r4, r7, pc}
  401cac:	00400d0d 	.word	0x00400d0d
  401cb0:	400e1200 	.word	0x400e1200
  401cb4:	0040071d 	.word	0x0040071d

00401cb8 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401cb8:	b580      	push	{r7, lr}
  401cba:	b086      	sub	sp, #24
  401cbc:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401cbe:	200b      	movs	r0, #11
  401cc0:	4b1f      	ldr	r3, [pc, #124]	; (401d40 <USART1_init+0x88>)
  401cc2:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401cc4:	200a      	movs	r0, #10
  401cc6:	4b1e      	ldr	r3, [pc, #120]	; (401d40 <USART1_init+0x88>)
  401cc8:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401cca:	2210      	movs	r2, #16
  401ccc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401cd0:	481c      	ldr	r0, [pc, #112]	; (401d44 <USART1_init+0x8c>)
  401cd2:	4b1d      	ldr	r3, [pc, #116]	; (401d48 <USART1_init+0x90>)
  401cd4:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401cd6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401cda:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401cde:	481b      	ldr	r0, [pc, #108]	; (401d4c <USART1_init+0x94>)
  401ce0:	4b19      	ldr	r3, [pc, #100]	; (401d48 <USART1_init+0x90>)
  401ce2:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401ce4:	4a1a      	ldr	r2, [pc, #104]	; (401d50 <USART1_init+0x98>)
  401ce6:	4b1a      	ldr	r3, [pc, #104]	; (401d50 <USART1_init+0x98>)
  401ce8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401cec:	f043 0310 	orr.w	r3, r3, #16
  401cf0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401cf4:	463b      	mov	r3, r7
  401cf6:	2200      	movs	r2, #0
  401cf8:	601a      	str	r2, [r3, #0]
  401cfa:	605a      	str	r2, [r3, #4]
  401cfc:	609a      	str	r2, [r3, #8]
  401cfe:	60da      	str	r2, [r3, #12]
  401d00:	611a      	str	r2, [r3, #16]
  401d02:	615a      	str	r2, [r3, #20]
  401d04:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401d08:	603b      	str	r3, [r7, #0]
  401d0a:	23c0      	movs	r3, #192	; 0xc0
  401d0c:	607b      	str	r3, [r7, #4]
  401d0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d12:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401d14:	200e      	movs	r0, #14
  401d16:	4b0a      	ldr	r3, [pc, #40]	; (401d40 <USART1_init+0x88>)
  401d18:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401d1a:	4b0e      	ldr	r3, [pc, #56]	; (401d54 <USART1_init+0x9c>)
  401d1c:	4798      	blx	r3
  401d1e:	4602      	mov	r2, r0
  401d20:	463b      	mov	r3, r7
  401d22:	4619      	mov	r1, r3
  401d24:	480c      	ldr	r0, [pc, #48]	; (401d58 <USART1_init+0xa0>)
  401d26:	4b0d      	ldr	r3, [pc, #52]	; (401d5c <USART1_init+0xa4>)
  401d28:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401d2a:	480b      	ldr	r0, [pc, #44]	; (401d58 <USART1_init+0xa0>)
  401d2c:	4b0c      	ldr	r3, [pc, #48]	; (401d60 <USART1_init+0xa8>)
  401d2e:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401d30:	4809      	ldr	r0, [pc, #36]	; (401d58 <USART1_init+0xa0>)
  401d32:	4b0c      	ldr	r3, [pc, #48]	; (401d64 <USART1_init+0xac>)
  401d34:	4798      	blx	r3
 }
  401d36:	bf00      	nop
  401d38:	3718      	adds	r7, #24
  401d3a:	46bd      	mov	sp, r7
  401d3c:	bd80      	pop	{r7, pc}
  401d3e:	bf00      	nop
  401d40:	004017e9 	.word	0x004017e9
  401d44:	400e1000 	.word	0x400e1000
  401d48:	0040058d 	.word	0x0040058d
  401d4c:	400e0e00 	.word	0x400e0e00
  401d50:	40088000 	.word	0x40088000
  401d54:	004017d5 	.word	0x004017d5
  401d58:	40028000 	.word	0x40028000
  401d5c:	00400ea1 	.word	0x00400ea1
  401d60:	00400f25 	.word	0x00400f25
  401d64:	00400f59 	.word	0x00400f59

00401d68 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  401d68:	b480      	push	{r7}
  401d6a:	b083      	sub	sp, #12
  401d6c:	af00      	add	r7, sp, #0
  401d6e:	6078      	str	r0, [r7, #4]
     
  return 0;
  401d70:	2300      	movs	r3, #0
}
  401d72:	4618      	mov	r0, r3
  401d74:	370c      	adds	r7, #12
  401d76:	46bd      	mov	sp, r7
  401d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d7c:	4770      	bx	lr
	...

00401d80 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d84:	b083      	sub	sp, #12
  401d86:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401d88:	4b30      	ldr	r3, [pc, #192]	; (401e4c <main+0xcc>)
  401d8a:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401d8c:	4b30      	ldr	r3, [pc, #192]	; (401e50 <main+0xd0>)
  401d8e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d92:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401d94:	2001      	movs	r0, #1
  401d96:	4b2f      	ldr	r3, [pc, #188]	; (401e54 <main+0xd4>)
  401d98:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401d9a:	4b2f      	ldr	r3, [pc, #188]	; (401e58 <main+0xd8>)
  401d9c:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401d9e:	4b2f      	ldr	r3, [pc, #188]	; (401e5c <main+0xdc>)
  401da0:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
  
  uart_xdmac_configure();
  401da2:	4b2f      	ldr	r3, [pc, #188]	; (401e60 <main+0xe0>)
  401da4:	4798      	blx	r3
  
  /*configura uma transferncia do endereo g_tx_buffer de tamanho
  g_buffer_size para o registrador USART_XDMA_DEST_REG*/
  uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) g_tx_buffer, g_buffer_size);
  401da6:	4b2f      	ldr	r3, [pc, #188]	; (401e64 <main+0xe4>)
  401da8:	681b      	ldr	r3, [r3, #0]
  401daa:	461a      	mov	r2, r3
  401dac:	492e      	ldr	r1, [pc, #184]	; (401e68 <main+0xe8>)
  401dae:	482f      	ldr	r0, [pc, #188]	; (401e6c <main+0xec>)
  401db0:	4b2f      	ldr	r3, [pc, #188]	; (401e70 <main+0xf0>)
  401db2:	4798      	blx	r3
  
  /*configura uma transferncia do endereo de registrador do perifrico
  USART_XDMA_ORIG_REG para o buffer em memria : g_rx_buffer de tamanho
  g_buffer_size*/ 
  uart_xdmac_Rx(USART_XDMA_ORIG_REG, (uint32_t) g_rx_buffer, g_buffer_size);      
  401db4:	4b2b      	ldr	r3, [pc, #172]	; (401e64 <main+0xe4>)
  401db6:	681b      	ldr	r3, [r3, #0]
  401db8:	461a      	mov	r2, r3
  401dba:	492e      	ldr	r1, [pc, #184]	; (401e74 <main+0xf4>)
  401dbc:	482e      	ldr	r0, [pc, #184]	; (401e78 <main+0xf8>)
  401dbe:	4b2f      	ldr	r3, [pc, #188]	; (401e7c <main+0xfc>)
  401dc0:	4798      	blx	r3
	
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401dc2:	4a2f      	ldr	r2, [pc, #188]	; (401e80 <main+0x100>)
  401dc4:	492f      	ldr	r1, [pc, #188]	; (401e84 <main+0x104>)
  401dc6:	4830      	ldr	r0, [pc, #192]	; (401e88 <main+0x108>)
  401dc8:	4b30      	ldr	r3, [pc, #192]	; (401e8c <main+0x10c>)
  401dca:	4798      	blx	r3
    //usart_puts(bufferTX);
   // usart_gets(bufferRX);
    delay_s(1);
  401dcc:	4b30      	ldr	r3, [pc, #192]	; (401e90 <main+0x110>)
  401dce:	4798      	blx	r3
  401dd0:	4603      	mov	r3, r0
  401dd2:	4619      	mov	r1, r3
  401dd4:	f04f 0200 	mov.w	r2, #0
  401dd8:	460b      	mov	r3, r1
  401dda:	4614      	mov	r4, r2
  401ddc:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401de0:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401de4:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  401de8:	4653      	mov	r3, sl
  401dea:	465c      	mov	r4, fp
  401dec:	1a5b      	subs	r3, r3, r1
  401dee:	eb64 0402 	sbc.w	r4, r4, r2
  401df2:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401df6:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  401dfa:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401dfe:	4643      	mov	r3, r8
  401e00:	464c      	mov	r4, r9
  401e02:	185b      	adds	r3, r3, r1
  401e04:	eb44 0402 	adc.w	r4, r4, r2
  401e08:	00e2      	lsls	r2, r4, #3
  401e0a:	607a      	str	r2, [r7, #4]
  401e0c:	687a      	ldr	r2, [r7, #4]
  401e0e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401e12:	607a      	str	r2, [r7, #4]
  401e14:	00db      	lsls	r3, r3, #3
  401e16:	603b      	str	r3, [r7, #0]
  401e18:	e9d7 3400 	ldrd	r3, r4, [r7]
  401e1c:	4619      	mov	r1, r3
  401e1e:	4622      	mov	r2, r4
  401e20:	f241 732b 	movw	r3, #5931	; 0x172b
  401e24:	f04f 0400 	mov.w	r4, #0
  401e28:	18cd      	adds	r5, r1, r3
  401e2a:	eb42 0604 	adc.w	r6, r2, r4
  401e2e:	4628      	mov	r0, r5
  401e30:	4631      	mov	r1, r6
  401e32:	4c18      	ldr	r4, [pc, #96]	; (401e94 <main+0x114>)
  401e34:	f241 722c 	movw	r2, #5932	; 0x172c
  401e38:	f04f 0300 	mov.w	r3, #0
  401e3c:	47a0      	blx	r4
  401e3e:	4603      	mov	r3, r0
  401e40:	460c      	mov	r4, r1
  401e42:	4618      	mov	r0, r3
  401e44:	4b14      	ldr	r3, [pc, #80]	; (401e98 <main+0x118>)
  401e46:	4798      	blx	r3
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401e48:	e7bb      	b.n	401dc2 <main+0x42>
  401e4a:	bf00      	nop
  401e4c:	004004ad 	.word	0x004004ad
  401e50:	400e1850 	.word	0x400e1850
  401e54:	00401c85 	.word	0x00401c85
  401e58:	00401c19 	.word	0x00401c19
  401e5c:	00401cb9 	.word	0x00401cb9
  401e60:	00401a79 	.word	0x00401a79
  401e64:	204000b4 	.word	0x204000b4
  401e68:	20400010 	.word	0x20400010
  401e6c:	4002801c 	.word	0x4002801c
  401e70:	00401ae5 	.word	0x00401ae5
  401e74:	20400050 	.word	0x20400050
  401e78:	40028018 	.word	0x40028018
  401e7c:	00401b5d 	.word	0x00401b5d
  401e80:	00406744 	.word	0x00406744
  401e84:	00406750 	.word	0x00406750
  401e88:	20400bd8 	.word	0x20400bd8
  401e8c:	00402299 	.word	0x00402299
  401e90:	004017c1 	.word	0x004017c1
  401e94:	00401e9d 	.word	0x00401e9d
  401e98:	20400001 	.word	0x20400001

00401e9c <__aeabi_uldivmod>:
  401e9c:	b953      	cbnz	r3, 401eb4 <__aeabi_uldivmod+0x18>
  401e9e:	b94a      	cbnz	r2, 401eb4 <__aeabi_uldivmod+0x18>
  401ea0:	2900      	cmp	r1, #0
  401ea2:	bf08      	it	eq
  401ea4:	2800      	cmpeq	r0, #0
  401ea6:	bf1c      	itt	ne
  401ea8:	f04f 31ff 	movne.w	r1, #4294967295
  401eac:	f04f 30ff 	movne.w	r0, #4294967295
  401eb0:	f000 b97a 	b.w	4021a8 <__aeabi_idiv0>
  401eb4:	f1ad 0c08 	sub.w	ip, sp, #8
  401eb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401ebc:	f000 f806 	bl	401ecc <__udivmoddi4>
  401ec0:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ec4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401ec8:	b004      	add	sp, #16
  401eca:	4770      	bx	lr

00401ecc <__udivmoddi4>:
  401ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401ed0:	468c      	mov	ip, r1
  401ed2:	460d      	mov	r5, r1
  401ed4:	4604      	mov	r4, r0
  401ed6:	9e08      	ldr	r6, [sp, #32]
  401ed8:	2b00      	cmp	r3, #0
  401eda:	d151      	bne.n	401f80 <__udivmoddi4+0xb4>
  401edc:	428a      	cmp	r2, r1
  401ede:	4617      	mov	r7, r2
  401ee0:	d96d      	bls.n	401fbe <__udivmoddi4+0xf2>
  401ee2:	fab2 fe82 	clz	lr, r2
  401ee6:	f1be 0f00 	cmp.w	lr, #0
  401eea:	d00b      	beq.n	401f04 <__udivmoddi4+0x38>
  401eec:	f1ce 0c20 	rsb	ip, lr, #32
  401ef0:	fa01 f50e 	lsl.w	r5, r1, lr
  401ef4:	fa20 fc0c 	lsr.w	ip, r0, ip
  401ef8:	fa02 f70e 	lsl.w	r7, r2, lr
  401efc:	ea4c 0c05 	orr.w	ip, ip, r5
  401f00:	fa00 f40e 	lsl.w	r4, r0, lr
  401f04:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401f08:	0c25      	lsrs	r5, r4, #16
  401f0a:	fbbc f8fa 	udiv	r8, ip, sl
  401f0e:	fa1f f987 	uxth.w	r9, r7
  401f12:	fb0a cc18 	mls	ip, sl, r8, ip
  401f16:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401f1a:	fb08 f309 	mul.w	r3, r8, r9
  401f1e:	42ab      	cmp	r3, r5
  401f20:	d90a      	bls.n	401f38 <__udivmoddi4+0x6c>
  401f22:	19ed      	adds	r5, r5, r7
  401f24:	f108 32ff 	add.w	r2, r8, #4294967295
  401f28:	f080 8123 	bcs.w	402172 <__udivmoddi4+0x2a6>
  401f2c:	42ab      	cmp	r3, r5
  401f2e:	f240 8120 	bls.w	402172 <__udivmoddi4+0x2a6>
  401f32:	f1a8 0802 	sub.w	r8, r8, #2
  401f36:	443d      	add	r5, r7
  401f38:	1aed      	subs	r5, r5, r3
  401f3a:	b2a4      	uxth	r4, r4
  401f3c:	fbb5 f0fa 	udiv	r0, r5, sl
  401f40:	fb0a 5510 	mls	r5, sl, r0, r5
  401f44:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401f48:	fb00 f909 	mul.w	r9, r0, r9
  401f4c:	45a1      	cmp	r9, r4
  401f4e:	d909      	bls.n	401f64 <__udivmoddi4+0x98>
  401f50:	19e4      	adds	r4, r4, r7
  401f52:	f100 33ff 	add.w	r3, r0, #4294967295
  401f56:	f080 810a 	bcs.w	40216e <__udivmoddi4+0x2a2>
  401f5a:	45a1      	cmp	r9, r4
  401f5c:	f240 8107 	bls.w	40216e <__udivmoddi4+0x2a2>
  401f60:	3802      	subs	r0, #2
  401f62:	443c      	add	r4, r7
  401f64:	eba4 0409 	sub.w	r4, r4, r9
  401f68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401f6c:	2100      	movs	r1, #0
  401f6e:	2e00      	cmp	r6, #0
  401f70:	d061      	beq.n	402036 <__udivmoddi4+0x16a>
  401f72:	fa24 f40e 	lsr.w	r4, r4, lr
  401f76:	2300      	movs	r3, #0
  401f78:	6034      	str	r4, [r6, #0]
  401f7a:	6073      	str	r3, [r6, #4]
  401f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f80:	428b      	cmp	r3, r1
  401f82:	d907      	bls.n	401f94 <__udivmoddi4+0xc8>
  401f84:	2e00      	cmp	r6, #0
  401f86:	d054      	beq.n	402032 <__udivmoddi4+0x166>
  401f88:	2100      	movs	r1, #0
  401f8a:	e886 0021 	stmia.w	r6, {r0, r5}
  401f8e:	4608      	mov	r0, r1
  401f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f94:	fab3 f183 	clz	r1, r3
  401f98:	2900      	cmp	r1, #0
  401f9a:	f040 808e 	bne.w	4020ba <__udivmoddi4+0x1ee>
  401f9e:	42ab      	cmp	r3, r5
  401fa0:	d302      	bcc.n	401fa8 <__udivmoddi4+0xdc>
  401fa2:	4282      	cmp	r2, r0
  401fa4:	f200 80fa 	bhi.w	40219c <__udivmoddi4+0x2d0>
  401fa8:	1a84      	subs	r4, r0, r2
  401faa:	eb65 0503 	sbc.w	r5, r5, r3
  401fae:	2001      	movs	r0, #1
  401fb0:	46ac      	mov	ip, r5
  401fb2:	2e00      	cmp	r6, #0
  401fb4:	d03f      	beq.n	402036 <__udivmoddi4+0x16a>
  401fb6:	e886 1010 	stmia.w	r6, {r4, ip}
  401fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fbe:	b912      	cbnz	r2, 401fc6 <__udivmoddi4+0xfa>
  401fc0:	2701      	movs	r7, #1
  401fc2:	fbb7 f7f2 	udiv	r7, r7, r2
  401fc6:	fab7 fe87 	clz	lr, r7
  401fca:	f1be 0f00 	cmp.w	lr, #0
  401fce:	d134      	bne.n	40203a <__udivmoddi4+0x16e>
  401fd0:	1beb      	subs	r3, r5, r7
  401fd2:	0c3a      	lsrs	r2, r7, #16
  401fd4:	fa1f fc87 	uxth.w	ip, r7
  401fd8:	2101      	movs	r1, #1
  401fda:	fbb3 f8f2 	udiv	r8, r3, r2
  401fde:	0c25      	lsrs	r5, r4, #16
  401fe0:	fb02 3318 	mls	r3, r2, r8, r3
  401fe4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401fe8:	fb0c f308 	mul.w	r3, ip, r8
  401fec:	42ab      	cmp	r3, r5
  401fee:	d907      	bls.n	402000 <__udivmoddi4+0x134>
  401ff0:	19ed      	adds	r5, r5, r7
  401ff2:	f108 30ff 	add.w	r0, r8, #4294967295
  401ff6:	d202      	bcs.n	401ffe <__udivmoddi4+0x132>
  401ff8:	42ab      	cmp	r3, r5
  401ffa:	f200 80d1 	bhi.w	4021a0 <__udivmoddi4+0x2d4>
  401ffe:	4680      	mov	r8, r0
  402000:	1aed      	subs	r5, r5, r3
  402002:	b2a3      	uxth	r3, r4
  402004:	fbb5 f0f2 	udiv	r0, r5, r2
  402008:	fb02 5510 	mls	r5, r2, r0, r5
  40200c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402010:	fb0c fc00 	mul.w	ip, ip, r0
  402014:	45a4      	cmp	ip, r4
  402016:	d907      	bls.n	402028 <__udivmoddi4+0x15c>
  402018:	19e4      	adds	r4, r4, r7
  40201a:	f100 33ff 	add.w	r3, r0, #4294967295
  40201e:	d202      	bcs.n	402026 <__udivmoddi4+0x15a>
  402020:	45a4      	cmp	ip, r4
  402022:	f200 80b8 	bhi.w	402196 <__udivmoddi4+0x2ca>
  402026:	4618      	mov	r0, r3
  402028:	eba4 040c 	sub.w	r4, r4, ip
  40202c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402030:	e79d      	b.n	401f6e <__udivmoddi4+0xa2>
  402032:	4631      	mov	r1, r6
  402034:	4630      	mov	r0, r6
  402036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40203a:	f1ce 0420 	rsb	r4, lr, #32
  40203e:	fa05 f30e 	lsl.w	r3, r5, lr
  402042:	fa07 f70e 	lsl.w	r7, r7, lr
  402046:	fa20 f804 	lsr.w	r8, r0, r4
  40204a:	0c3a      	lsrs	r2, r7, #16
  40204c:	fa25 f404 	lsr.w	r4, r5, r4
  402050:	ea48 0803 	orr.w	r8, r8, r3
  402054:	fbb4 f1f2 	udiv	r1, r4, r2
  402058:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40205c:	fb02 4411 	mls	r4, r2, r1, r4
  402060:	fa1f fc87 	uxth.w	ip, r7
  402064:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402068:	fb01 f30c 	mul.w	r3, r1, ip
  40206c:	42ab      	cmp	r3, r5
  40206e:	fa00 f40e 	lsl.w	r4, r0, lr
  402072:	d909      	bls.n	402088 <__udivmoddi4+0x1bc>
  402074:	19ed      	adds	r5, r5, r7
  402076:	f101 30ff 	add.w	r0, r1, #4294967295
  40207a:	f080 808a 	bcs.w	402192 <__udivmoddi4+0x2c6>
  40207e:	42ab      	cmp	r3, r5
  402080:	f240 8087 	bls.w	402192 <__udivmoddi4+0x2c6>
  402084:	3902      	subs	r1, #2
  402086:	443d      	add	r5, r7
  402088:	1aeb      	subs	r3, r5, r3
  40208a:	fa1f f588 	uxth.w	r5, r8
  40208e:	fbb3 f0f2 	udiv	r0, r3, r2
  402092:	fb02 3310 	mls	r3, r2, r0, r3
  402096:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40209a:	fb00 f30c 	mul.w	r3, r0, ip
  40209e:	42ab      	cmp	r3, r5
  4020a0:	d907      	bls.n	4020b2 <__udivmoddi4+0x1e6>
  4020a2:	19ed      	adds	r5, r5, r7
  4020a4:	f100 38ff 	add.w	r8, r0, #4294967295
  4020a8:	d26f      	bcs.n	40218a <__udivmoddi4+0x2be>
  4020aa:	42ab      	cmp	r3, r5
  4020ac:	d96d      	bls.n	40218a <__udivmoddi4+0x2be>
  4020ae:	3802      	subs	r0, #2
  4020b0:	443d      	add	r5, r7
  4020b2:	1aeb      	subs	r3, r5, r3
  4020b4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4020b8:	e78f      	b.n	401fda <__udivmoddi4+0x10e>
  4020ba:	f1c1 0720 	rsb	r7, r1, #32
  4020be:	fa22 f807 	lsr.w	r8, r2, r7
  4020c2:	408b      	lsls	r3, r1
  4020c4:	fa05 f401 	lsl.w	r4, r5, r1
  4020c8:	ea48 0303 	orr.w	r3, r8, r3
  4020cc:	fa20 fe07 	lsr.w	lr, r0, r7
  4020d0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4020d4:	40fd      	lsrs	r5, r7
  4020d6:	ea4e 0e04 	orr.w	lr, lr, r4
  4020da:	fbb5 f9fc 	udiv	r9, r5, ip
  4020de:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4020e2:	fb0c 5519 	mls	r5, ip, r9, r5
  4020e6:	fa1f f883 	uxth.w	r8, r3
  4020ea:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4020ee:	fb09 f408 	mul.w	r4, r9, r8
  4020f2:	42ac      	cmp	r4, r5
  4020f4:	fa02 f201 	lsl.w	r2, r2, r1
  4020f8:	fa00 fa01 	lsl.w	sl, r0, r1
  4020fc:	d908      	bls.n	402110 <__udivmoddi4+0x244>
  4020fe:	18ed      	adds	r5, r5, r3
  402100:	f109 30ff 	add.w	r0, r9, #4294967295
  402104:	d243      	bcs.n	40218e <__udivmoddi4+0x2c2>
  402106:	42ac      	cmp	r4, r5
  402108:	d941      	bls.n	40218e <__udivmoddi4+0x2c2>
  40210a:	f1a9 0902 	sub.w	r9, r9, #2
  40210e:	441d      	add	r5, r3
  402110:	1b2d      	subs	r5, r5, r4
  402112:	fa1f fe8e 	uxth.w	lr, lr
  402116:	fbb5 f0fc 	udiv	r0, r5, ip
  40211a:	fb0c 5510 	mls	r5, ip, r0, r5
  40211e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402122:	fb00 f808 	mul.w	r8, r0, r8
  402126:	45a0      	cmp	r8, r4
  402128:	d907      	bls.n	40213a <__udivmoddi4+0x26e>
  40212a:	18e4      	adds	r4, r4, r3
  40212c:	f100 35ff 	add.w	r5, r0, #4294967295
  402130:	d229      	bcs.n	402186 <__udivmoddi4+0x2ba>
  402132:	45a0      	cmp	r8, r4
  402134:	d927      	bls.n	402186 <__udivmoddi4+0x2ba>
  402136:	3802      	subs	r0, #2
  402138:	441c      	add	r4, r3
  40213a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40213e:	eba4 0408 	sub.w	r4, r4, r8
  402142:	fba0 8902 	umull	r8, r9, r0, r2
  402146:	454c      	cmp	r4, r9
  402148:	46c6      	mov	lr, r8
  40214a:	464d      	mov	r5, r9
  40214c:	d315      	bcc.n	40217a <__udivmoddi4+0x2ae>
  40214e:	d012      	beq.n	402176 <__udivmoddi4+0x2aa>
  402150:	b156      	cbz	r6, 402168 <__udivmoddi4+0x29c>
  402152:	ebba 030e 	subs.w	r3, sl, lr
  402156:	eb64 0405 	sbc.w	r4, r4, r5
  40215a:	fa04 f707 	lsl.w	r7, r4, r7
  40215e:	40cb      	lsrs	r3, r1
  402160:	431f      	orrs	r7, r3
  402162:	40cc      	lsrs	r4, r1
  402164:	6037      	str	r7, [r6, #0]
  402166:	6074      	str	r4, [r6, #4]
  402168:	2100      	movs	r1, #0
  40216a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40216e:	4618      	mov	r0, r3
  402170:	e6f8      	b.n	401f64 <__udivmoddi4+0x98>
  402172:	4690      	mov	r8, r2
  402174:	e6e0      	b.n	401f38 <__udivmoddi4+0x6c>
  402176:	45c2      	cmp	sl, r8
  402178:	d2ea      	bcs.n	402150 <__udivmoddi4+0x284>
  40217a:	ebb8 0e02 	subs.w	lr, r8, r2
  40217e:	eb69 0503 	sbc.w	r5, r9, r3
  402182:	3801      	subs	r0, #1
  402184:	e7e4      	b.n	402150 <__udivmoddi4+0x284>
  402186:	4628      	mov	r0, r5
  402188:	e7d7      	b.n	40213a <__udivmoddi4+0x26e>
  40218a:	4640      	mov	r0, r8
  40218c:	e791      	b.n	4020b2 <__udivmoddi4+0x1e6>
  40218e:	4681      	mov	r9, r0
  402190:	e7be      	b.n	402110 <__udivmoddi4+0x244>
  402192:	4601      	mov	r1, r0
  402194:	e778      	b.n	402088 <__udivmoddi4+0x1bc>
  402196:	3802      	subs	r0, #2
  402198:	443c      	add	r4, r7
  40219a:	e745      	b.n	402028 <__udivmoddi4+0x15c>
  40219c:	4608      	mov	r0, r1
  40219e:	e708      	b.n	401fb2 <__udivmoddi4+0xe6>
  4021a0:	f1a8 0802 	sub.w	r8, r8, #2
  4021a4:	443d      	add	r5, r7
  4021a6:	e72b      	b.n	402000 <__udivmoddi4+0x134>

004021a8 <__aeabi_idiv0>:
  4021a8:	4770      	bx	lr
  4021aa:	bf00      	nop

004021ac <__libc_init_array>:
  4021ac:	b570      	push	{r4, r5, r6, lr}
  4021ae:	4e0f      	ldr	r6, [pc, #60]	; (4021ec <__libc_init_array+0x40>)
  4021b0:	4d0f      	ldr	r5, [pc, #60]	; (4021f0 <__libc_init_array+0x44>)
  4021b2:	1b76      	subs	r6, r6, r5
  4021b4:	10b6      	asrs	r6, r6, #2
  4021b6:	bf18      	it	ne
  4021b8:	2400      	movne	r4, #0
  4021ba:	d005      	beq.n	4021c8 <__libc_init_array+0x1c>
  4021bc:	3401      	adds	r4, #1
  4021be:	f855 3b04 	ldr.w	r3, [r5], #4
  4021c2:	4798      	blx	r3
  4021c4:	42a6      	cmp	r6, r4
  4021c6:	d1f9      	bne.n	4021bc <__libc_init_array+0x10>
  4021c8:	4e0a      	ldr	r6, [pc, #40]	; (4021f4 <__libc_init_array+0x48>)
  4021ca:	4d0b      	ldr	r5, [pc, #44]	; (4021f8 <__libc_init_array+0x4c>)
  4021cc:	1b76      	subs	r6, r6, r5
  4021ce:	f004 fc07 	bl	4069e0 <_init>
  4021d2:	10b6      	asrs	r6, r6, #2
  4021d4:	bf18      	it	ne
  4021d6:	2400      	movne	r4, #0
  4021d8:	d006      	beq.n	4021e8 <__libc_init_array+0x3c>
  4021da:	3401      	adds	r4, #1
  4021dc:	f855 3b04 	ldr.w	r3, [r5], #4
  4021e0:	4798      	blx	r3
  4021e2:	42a6      	cmp	r6, r4
  4021e4:	d1f9      	bne.n	4021da <__libc_init_array+0x2e>
  4021e6:	bd70      	pop	{r4, r5, r6, pc}
  4021e8:	bd70      	pop	{r4, r5, r6, pc}
  4021ea:	bf00      	nop
  4021ec:	004069ec 	.word	0x004069ec
  4021f0:	004069ec 	.word	0x004069ec
  4021f4:	004069f4 	.word	0x004069f4
  4021f8:	004069ec 	.word	0x004069ec

004021fc <memset>:
  4021fc:	b470      	push	{r4, r5, r6}
  4021fe:	0786      	lsls	r6, r0, #30
  402200:	d046      	beq.n	402290 <memset+0x94>
  402202:	1e54      	subs	r4, r2, #1
  402204:	2a00      	cmp	r2, #0
  402206:	d041      	beq.n	40228c <memset+0x90>
  402208:	b2ca      	uxtb	r2, r1
  40220a:	4603      	mov	r3, r0
  40220c:	e002      	b.n	402214 <memset+0x18>
  40220e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402212:	d33b      	bcc.n	40228c <memset+0x90>
  402214:	f803 2b01 	strb.w	r2, [r3], #1
  402218:	079d      	lsls	r5, r3, #30
  40221a:	d1f8      	bne.n	40220e <memset+0x12>
  40221c:	2c03      	cmp	r4, #3
  40221e:	d92e      	bls.n	40227e <memset+0x82>
  402220:	b2cd      	uxtb	r5, r1
  402222:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402226:	2c0f      	cmp	r4, #15
  402228:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40222c:	d919      	bls.n	402262 <memset+0x66>
  40222e:	f103 0210 	add.w	r2, r3, #16
  402232:	4626      	mov	r6, r4
  402234:	3e10      	subs	r6, #16
  402236:	2e0f      	cmp	r6, #15
  402238:	f842 5c10 	str.w	r5, [r2, #-16]
  40223c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402240:	f842 5c08 	str.w	r5, [r2, #-8]
  402244:	f842 5c04 	str.w	r5, [r2, #-4]
  402248:	f102 0210 	add.w	r2, r2, #16
  40224c:	d8f2      	bhi.n	402234 <memset+0x38>
  40224e:	f1a4 0210 	sub.w	r2, r4, #16
  402252:	f022 020f 	bic.w	r2, r2, #15
  402256:	f004 040f 	and.w	r4, r4, #15
  40225a:	3210      	adds	r2, #16
  40225c:	2c03      	cmp	r4, #3
  40225e:	4413      	add	r3, r2
  402260:	d90d      	bls.n	40227e <memset+0x82>
  402262:	461e      	mov	r6, r3
  402264:	4622      	mov	r2, r4
  402266:	3a04      	subs	r2, #4
  402268:	2a03      	cmp	r2, #3
  40226a:	f846 5b04 	str.w	r5, [r6], #4
  40226e:	d8fa      	bhi.n	402266 <memset+0x6a>
  402270:	1f22      	subs	r2, r4, #4
  402272:	f022 0203 	bic.w	r2, r2, #3
  402276:	3204      	adds	r2, #4
  402278:	4413      	add	r3, r2
  40227a:	f004 0403 	and.w	r4, r4, #3
  40227e:	b12c      	cbz	r4, 40228c <memset+0x90>
  402280:	b2c9      	uxtb	r1, r1
  402282:	441c      	add	r4, r3
  402284:	f803 1b01 	strb.w	r1, [r3], #1
  402288:	429c      	cmp	r4, r3
  40228a:	d1fb      	bne.n	402284 <memset+0x88>
  40228c:	bc70      	pop	{r4, r5, r6}
  40228e:	4770      	bx	lr
  402290:	4614      	mov	r4, r2
  402292:	4603      	mov	r3, r0
  402294:	e7c2      	b.n	40221c <memset+0x20>
  402296:	bf00      	nop

00402298 <sprintf>:
  402298:	b40e      	push	{r1, r2, r3}
  40229a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40229c:	b09c      	sub	sp, #112	; 0x70
  40229e:	ab21      	add	r3, sp, #132	; 0x84
  4022a0:	490f      	ldr	r1, [pc, #60]	; (4022e0 <sprintf+0x48>)
  4022a2:	f853 2b04 	ldr.w	r2, [r3], #4
  4022a6:	9301      	str	r3, [sp, #4]
  4022a8:	4605      	mov	r5, r0
  4022aa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4022ae:	6808      	ldr	r0, [r1, #0]
  4022b0:	9502      	str	r5, [sp, #8]
  4022b2:	f44f 7702 	mov.w	r7, #520	; 0x208
  4022b6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4022ba:	a902      	add	r1, sp, #8
  4022bc:	9506      	str	r5, [sp, #24]
  4022be:	f8ad 7014 	strh.w	r7, [sp, #20]
  4022c2:	9404      	str	r4, [sp, #16]
  4022c4:	9407      	str	r4, [sp, #28]
  4022c6:	f8ad 6016 	strh.w	r6, [sp, #22]
  4022ca:	f000 f80b 	bl	4022e4 <_svfprintf_r>
  4022ce:	9b02      	ldr	r3, [sp, #8]
  4022d0:	2200      	movs	r2, #0
  4022d2:	701a      	strb	r2, [r3, #0]
  4022d4:	b01c      	add	sp, #112	; 0x70
  4022d6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4022da:	b003      	add	sp, #12
  4022dc:	4770      	bx	lr
  4022de:	bf00      	nop
  4022e0:	204000b8 	.word	0x204000b8

004022e4 <_svfprintf_r>:
  4022e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022e8:	b0c3      	sub	sp, #268	; 0x10c
  4022ea:	460c      	mov	r4, r1
  4022ec:	910b      	str	r1, [sp, #44]	; 0x2c
  4022ee:	4692      	mov	sl, r2
  4022f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4022f2:	900c      	str	r0, [sp, #48]	; 0x30
  4022f4:	f002 fa04 	bl	404700 <_localeconv_r>
  4022f8:	6803      	ldr	r3, [r0, #0]
  4022fa:	931a      	str	r3, [sp, #104]	; 0x68
  4022fc:	4618      	mov	r0, r3
  4022fe:	f003 f8bf 	bl	405480 <strlen>
  402302:	89a3      	ldrh	r3, [r4, #12]
  402304:	9019      	str	r0, [sp, #100]	; 0x64
  402306:	0619      	lsls	r1, r3, #24
  402308:	d503      	bpl.n	402312 <_svfprintf_r+0x2e>
  40230a:	6923      	ldr	r3, [r4, #16]
  40230c:	2b00      	cmp	r3, #0
  40230e:	f001 8001 	beq.w	403314 <_svfprintf_r+0x1030>
  402312:	2300      	movs	r3, #0
  402314:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402318:	9313      	str	r3, [sp, #76]	; 0x4c
  40231a:	9314      	str	r3, [sp, #80]	; 0x50
  40231c:	9315      	str	r3, [sp, #84]	; 0x54
  40231e:	9327      	str	r3, [sp, #156]	; 0x9c
  402320:	9326      	str	r3, [sp, #152]	; 0x98
  402322:	9318      	str	r3, [sp, #96]	; 0x60
  402324:	931b      	str	r3, [sp, #108]	; 0x6c
  402326:	9309      	str	r3, [sp, #36]	; 0x24
  402328:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40232c:	46c8      	mov	r8, r9
  40232e:	9316      	str	r3, [sp, #88]	; 0x58
  402330:	9317      	str	r3, [sp, #92]	; 0x5c
  402332:	f89a 3000 	ldrb.w	r3, [sl]
  402336:	4654      	mov	r4, sl
  402338:	b1e3      	cbz	r3, 402374 <_svfprintf_r+0x90>
  40233a:	2b25      	cmp	r3, #37	; 0x25
  40233c:	d102      	bne.n	402344 <_svfprintf_r+0x60>
  40233e:	e019      	b.n	402374 <_svfprintf_r+0x90>
  402340:	2b25      	cmp	r3, #37	; 0x25
  402342:	d003      	beq.n	40234c <_svfprintf_r+0x68>
  402344:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402348:	2b00      	cmp	r3, #0
  40234a:	d1f9      	bne.n	402340 <_svfprintf_r+0x5c>
  40234c:	eba4 050a 	sub.w	r5, r4, sl
  402350:	b185      	cbz	r5, 402374 <_svfprintf_r+0x90>
  402352:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402354:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402356:	f8c8 a000 	str.w	sl, [r8]
  40235a:	3301      	adds	r3, #1
  40235c:	442a      	add	r2, r5
  40235e:	2b07      	cmp	r3, #7
  402360:	f8c8 5004 	str.w	r5, [r8, #4]
  402364:	9227      	str	r2, [sp, #156]	; 0x9c
  402366:	9326      	str	r3, [sp, #152]	; 0x98
  402368:	dc7f      	bgt.n	40246a <_svfprintf_r+0x186>
  40236a:	f108 0808 	add.w	r8, r8, #8
  40236e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402370:	442b      	add	r3, r5
  402372:	9309      	str	r3, [sp, #36]	; 0x24
  402374:	7823      	ldrb	r3, [r4, #0]
  402376:	2b00      	cmp	r3, #0
  402378:	d07f      	beq.n	40247a <_svfprintf_r+0x196>
  40237a:	2300      	movs	r3, #0
  40237c:	461a      	mov	r2, r3
  40237e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402382:	4619      	mov	r1, r3
  402384:	930d      	str	r3, [sp, #52]	; 0x34
  402386:	469b      	mov	fp, r3
  402388:	f04f 30ff 	mov.w	r0, #4294967295
  40238c:	7863      	ldrb	r3, [r4, #1]
  40238e:	900a      	str	r0, [sp, #40]	; 0x28
  402390:	f104 0a01 	add.w	sl, r4, #1
  402394:	f10a 0a01 	add.w	sl, sl, #1
  402398:	f1a3 0020 	sub.w	r0, r3, #32
  40239c:	2858      	cmp	r0, #88	; 0x58
  40239e:	f200 83c0 	bhi.w	402b22 <_svfprintf_r+0x83e>
  4023a2:	e8df f010 	tbh	[pc, r0, lsl #1]
  4023a6:	0238      	.short	0x0238
  4023a8:	03be03be 	.word	0x03be03be
  4023ac:	03be0240 	.word	0x03be0240
  4023b0:	03be03be 	.word	0x03be03be
  4023b4:	03be03be 	.word	0x03be03be
  4023b8:	024503be 	.word	0x024503be
  4023bc:	03be0203 	.word	0x03be0203
  4023c0:	026b005d 	.word	0x026b005d
  4023c4:	028603be 	.word	0x028603be
  4023c8:	039c039c 	.word	0x039c039c
  4023cc:	039c039c 	.word	0x039c039c
  4023d0:	039c039c 	.word	0x039c039c
  4023d4:	039c039c 	.word	0x039c039c
  4023d8:	03be039c 	.word	0x03be039c
  4023dc:	03be03be 	.word	0x03be03be
  4023e0:	03be03be 	.word	0x03be03be
  4023e4:	03be03be 	.word	0x03be03be
  4023e8:	03be03be 	.word	0x03be03be
  4023ec:	033703be 	.word	0x033703be
  4023f0:	03be0357 	.word	0x03be0357
  4023f4:	03be0357 	.word	0x03be0357
  4023f8:	03be03be 	.word	0x03be03be
  4023fc:	039703be 	.word	0x039703be
  402400:	03be03be 	.word	0x03be03be
  402404:	03be03ac 	.word	0x03be03ac
  402408:	03be03be 	.word	0x03be03be
  40240c:	03be03be 	.word	0x03be03be
  402410:	03be0259 	.word	0x03be0259
  402414:	031e03be 	.word	0x031e03be
  402418:	03be03be 	.word	0x03be03be
  40241c:	03be03be 	.word	0x03be03be
  402420:	03be03be 	.word	0x03be03be
  402424:	03be03be 	.word	0x03be03be
  402428:	03be03be 	.word	0x03be03be
  40242c:	02db02c6 	.word	0x02db02c6
  402430:	03570357 	.word	0x03570357
  402434:	028b0357 	.word	0x028b0357
  402438:	03be02db 	.word	0x03be02db
  40243c:	029003be 	.word	0x029003be
  402440:	029d03be 	.word	0x029d03be
  402444:	02b401cc 	.word	0x02b401cc
  402448:	03be0208 	.word	0x03be0208
  40244c:	03be01e1 	.word	0x03be01e1
  402450:	03be007e 	.word	0x03be007e
  402454:	020d03be 	.word	0x020d03be
  402458:	980d      	ldr	r0, [sp, #52]	; 0x34
  40245a:	930f      	str	r3, [sp, #60]	; 0x3c
  40245c:	4240      	negs	r0, r0
  40245e:	900d      	str	r0, [sp, #52]	; 0x34
  402460:	f04b 0b04 	orr.w	fp, fp, #4
  402464:	f89a 3000 	ldrb.w	r3, [sl]
  402468:	e794      	b.n	402394 <_svfprintf_r+0xb0>
  40246a:	aa25      	add	r2, sp, #148	; 0x94
  40246c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40246e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402470:	f003 f874 	bl	40555c <__ssprint_r>
  402474:	b940      	cbnz	r0, 402488 <_svfprintf_r+0x1a4>
  402476:	46c8      	mov	r8, r9
  402478:	e779      	b.n	40236e <_svfprintf_r+0x8a>
  40247a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40247c:	b123      	cbz	r3, 402488 <_svfprintf_r+0x1a4>
  40247e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402480:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402482:	aa25      	add	r2, sp, #148	; 0x94
  402484:	f003 f86a 	bl	40555c <__ssprint_r>
  402488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40248a:	899b      	ldrh	r3, [r3, #12]
  40248c:	f013 0f40 	tst.w	r3, #64	; 0x40
  402490:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402492:	bf18      	it	ne
  402494:	f04f 33ff 	movne.w	r3, #4294967295
  402498:	9309      	str	r3, [sp, #36]	; 0x24
  40249a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40249c:	b043      	add	sp, #268	; 0x10c
  40249e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024a2:	f01b 0f20 	tst.w	fp, #32
  4024a6:	9311      	str	r3, [sp, #68]	; 0x44
  4024a8:	f040 81dd 	bne.w	402866 <_svfprintf_r+0x582>
  4024ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024ae:	f01b 0f10 	tst.w	fp, #16
  4024b2:	4613      	mov	r3, r2
  4024b4:	f040 856c 	bne.w	402f90 <_svfprintf_r+0xcac>
  4024b8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4024bc:	f000 8568 	beq.w	402f90 <_svfprintf_r+0xcac>
  4024c0:	8814      	ldrh	r4, [r2, #0]
  4024c2:	3204      	adds	r2, #4
  4024c4:	2500      	movs	r5, #0
  4024c6:	2301      	movs	r3, #1
  4024c8:	920f      	str	r2, [sp, #60]	; 0x3c
  4024ca:	2700      	movs	r7, #0
  4024cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4024d0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4024d2:	1c4a      	adds	r2, r1, #1
  4024d4:	f000 8265 	beq.w	4029a2 <_svfprintf_r+0x6be>
  4024d8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4024dc:	9207      	str	r2, [sp, #28]
  4024de:	ea54 0205 	orrs.w	r2, r4, r5
  4024e2:	f040 8264 	bne.w	4029ae <_svfprintf_r+0x6ca>
  4024e6:	2900      	cmp	r1, #0
  4024e8:	f040 8439 	bne.w	402d5e <_svfprintf_r+0xa7a>
  4024ec:	2b00      	cmp	r3, #0
  4024ee:	f040 84d4 	bne.w	402e9a <_svfprintf_r+0xbb6>
  4024f2:	f01b 0301 	ands.w	r3, fp, #1
  4024f6:	930e      	str	r3, [sp, #56]	; 0x38
  4024f8:	f000 8602 	beq.w	403100 <_svfprintf_r+0xe1c>
  4024fc:	ae42      	add	r6, sp, #264	; 0x108
  4024fe:	2330      	movs	r3, #48	; 0x30
  402500:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402508:	4293      	cmp	r3, r2
  40250a:	bfb8      	it	lt
  40250c:	4613      	movlt	r3, r2
  40250e:	9308      	str	r3, [sp, #32]
  402510:	2300      	movs	r3, #0
  402512:	9312      	str	r3, [sp, #72]	; 0x48
  402514:	b117      	cbz	r7, 40251c <_svfprintf_r+0x238>
  402516:	9b08      	ldr	r3, [sp, #32]
  402518:	3301      	adds	r3, #1
  40251a:	9308      	str	r3, [sp, #32]
  40251c:	9b07      	ldr	r3, [sp, #28]
  40251e:	f013 0302 	ands.w	r3, r3, #2
  402522:	9310      	str	r3, [sp, #64]	; 0x40
  402524:	d002      	beq.n	40252c <_svfprintf_r+0x248>
  402526:	9b08      	ldr	r3, [sp, #32]
  402528:	3302      	adds	r3, #2
  40252a:	9308      	str	r3, [sp, #32]
  40252c:	9b07      	ldr	r3, [sp, #28]
  40252e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402532:	f040 830d 	bne.w	402b50 <_svfprintf_r+0x86c>
  402536:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402538:	9a08      	ldr	r2, [sp, #32]
  40253a:	eba3 0b02 	sub.w	fp, r3, r2
  40253e:	f1bb 0f00 	cmp.w	fp, #0
  402542:	f340 8305 	ble.w	402b50 <_svfprintf_r+0x86c>
  402546:	f1bb 0f10 	cmp.w	fp, #16
  40254a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40254c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40254e:	dd29      	ble.n	4025a4 <_svfprintf_r+0x2c0>
  402550:	4643      	mov	r3, r8
  402552:	4621      	mov	r1, r4
  402554:	46a8      	mov	r8, r5
  402556:	2710      	movs	r7, #16
  402558:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40255a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40255c:	e006      	b.n	40256c <_svfprintf_r+0x288>
  40255e:	f1ab 0b10 	sub.w	fp, fp, #16
  402562:	f1bb 0f10 	cmp.w	fp, #16
  402566:	f103 0308 	add.w	r3, r3, #8
  40256a:	dd18      	ble.n	40259e <_svfprintf_r+0x2ba>
  40256c:	3201      	adds	r2, #1
  40256e:	48b7      	ldr	r0, [pc, #732]	; (40284c <_svfprintf_r+0x568>)
  402570:	9226      	str	r2, [sp, #152]	; 0x98
  402572:	3110      	adds	r1, #16
  402574:	2a07      	cmp	r2, #7
  402576:	9127      	str	r1, [sp, #156]	; 0x9c
  402578:	e883 0081 	stmia.w	r3, {r0, r7}
  40257c:	ddef      	ble.n	40255e <_svfprintf_r+0x27a>
  40257e:	aa25      	add	r2, sp, #148	; 0x94
  402580:	4629      	mov	r1, r5
  402582:	4620      	mov	r0, r4
  402584:	f002 ffea 	bl	40555c <__ssprint_r>
  402588:	2800      	cmp	r0, #0
  40258a:	f47f af7d 	bne.w	402488 <_svfprintf_r+0x1a4>
  40258e:	f1ab 0b10 	sub.w	fp, fp, #16
  402592:	f1bb 0f10 	cmp.w	fp, #16
  402596:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402598:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40259a:	464b      	mov	r3, r9
  40259c:	dce6      	bgt.n	40256c <_svfprintf_r+0x288>
  40259e:	4645      	mov	r5, r8
  4025a0:	460c      	mov	r4, r1
  4025a2:	4698      	mov	r8, r3
  4025a4:	3201      	adds	r2, #1
  4025a6:	4ba9      	ldr	r3, [pc, #676]	; (40284c <_svfprintf_r+0x568>)
  4025a8:	9226      	str	r2, [sp, #152]	; 0x98
  4025aa:	445c      	add	r4, fp
  4025ac:	2a07      	cmp	r2, #7
  4025ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4025b0:	e888 0808 	stmia.w	r8, {r3, fp}
  4025b4:	f300 8495 	bgt.w	402ee2 <_svfprintf_r+0xbfe>
  4025b8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025bc:	f108 0808 	add.w	r8, r8, #8
  4025c0:	b177      	cbz	r7, 4025e0 <_svfprintf_r+0x2fc>
  4025c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025c4:	3301      	adds	r3, #1
  4025c6:	3401      	adds	r4, #1
  4025c8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4025cc:	2201      	movs	r2, #1
  4025ce:	2b07      	cmp	r3, #7
  4025d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4025d2:	9326      	str	r3, [sp, #152]	; 0x98
  4025d4:	e888 0006 	stmia.w	r8, {r1, r2}
  4025d8:	f300 83d8 	bgt.w	402d8c <_svfprintf_r+0xaa8>
  4025dc:	f108 0808 	add.w	r8, r8, #8
  4025e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4025e2:	b16b      	cbz	r3, 402600 <_svfprintf_r+0x31c>
  4025e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025e6:	3301      	adds	r3, #1
  4025e8:	3402      	adds	r4, #2
  4025ea:	a91e      	add	r1, sp, #120	; 0x78
  4025ec:	2202      	movs	r2, #2
  4025ee:	2b07      	cmp	r3, #7
  4025f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4025f2:	9326      	str	r3, [sp, #152]	; 0x98
  4025f4:	e888 0006 	stmia.w	r8, {r1, r2}
  4025f8:	f300 83d3 	bgt.w	402da2 <_svfprintf_r+0xabe>
  4025fc:	f108 0808 	add.w	r8, r8, #8
  402600:	2d80      	cmp	r5, #128	; 0x80
  402602:	f000 8313 	beq.w	402c2c <_svfprintf_r+0x948>
  402606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402608:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40260a:	1a9f      	subs	r7, r3, r2
  40260c:	2f00      	cmp	r7, #0
  40260e:	dd36      	ble.n	40267e <_svfprintf_r+0x39a>
  402610:	2f10      	cmp	r7, #16
  402612:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402614:	4d8e      	ldr	r5, [pc, #568]	; (402850 <_svfprintf_r+0x56c>)
  402616:	dd27      	ble.n	402668 <_svfprintf_r+0x384>
  402618:	4642      	mov	r2, r8
  40261a:	4621      	mov	r1, r4
  40261c:	46b0      	mov	r8, r6
  40261e:	f04f 0b10 	mov.w	fp, #16
  402622:	462e      	mov	r6, r5
  402624:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402626:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402628:	e004      	b.n	402634 <_svfprintf_r+0x350>
  40262a:	3f10      	subs	r7, #16
  40262c:	2f10      	cmp	r7, #16
  40262e:	f102 0208 	add.w	r2, r2, #8
  402632:	dd15      	ble.n	402660 <_svfprintf_r+0x37c>
  402634:	3301      	adds	r3, #1
  402636:	3110      	adds	r1, #16
  402638:	2b07      	cmp	r3, #7
  40263a:	9127      	str	r1, [sp, #156]	; 0x9c
  40263c:	9326      	str	r3, [sp, #152]	; 0x98
  40263e:	e882 0840 	stmia.w	r2, {r6, fp}
  402642:	ddf2      	ble.n	40262a <_svfprintf_r+0x346>
  402644:	aa25      	add	r2, sp, #148	; 0x94
  402646:	4629      	mov	r1, r5
  402648:	4620      	mov	r0, r4
  40264a:	f002 ff87 	bl	40555c <__ssprint_r>
  40264e:	2800      	cmp	r0, #0
  402650:	f47f af1a 	bne.w	402488 <_svfprintf_r+0x1a4>
  402654:	3f10      	subs	r7, #16
  402656:	2f10      	cmp	r7, #16
  402658:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40265a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40265c:	464a      	mov	r2, r9
  40265e:	dce9      	bgt.n	402634 <_svfprintf_r+0x350>
  402660:	4635      	mov	r5, r6
  402662:	460c      	mov	r4, r1
  402664:	4646      	mov	r6, r8
  402666:	4690      	mov	r8, r2
  402668:	3301      	adds	r3, #1
  40266a:	443c      	add	r4, r7
  40266c:	2b07      	cmp	r3, #7
  40266e:	9427      	str	r4, [sp, #156]	; 0x9c
  402670:	9326      	str	r3, [sp, #152]	; 0x98
  402672:	e888 00a0 	stmia.w	r8, {r5, r7}
  402676:	f300 837e 	bgt.w	402d76 <_svfprintf_r+0xa92>
  40267a:	f108 0808 	add.w	r8, r8, #8
  40267e:	9b07      	ldr	r3, [sp, #28]
  402680:	05df      	lsls	r7, r3, #23
  402682:	f100 8267 	bmi.w	402b54 <_svfprintf_r+0x870>
  402686:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402688:	990e      	ldr	r1, [sp, #56]	; 0x38
  40268a:	f8c8 6000 	str.w	r6, [r8]
  40268e:	3301      	adds	r3, #1
  402690:	440c      	add	r4, r1
  402692:	2b07      	cmp	r3, #7
  402694:	9427      	str	r4, [sp, #156]	; 0x9c
  402696:	f8c8 1004 	str.w	r1, [r8, #4]
  40269a:	9326      	str	r3, [sp, #152]	; 0x98
  40269c:	f300 834a 	bgt.w	402d34 <_svfprintf_r+0xa50>
  4026a0:	f108 0808 	add.w	r8, r8, #8
  4026a4:	9b07      	ldr	r3, [sp, #28]
  4026a6:	075b      	lsls	r3, r3, #29
  4026a8:	d53a      	bpl.n	402720 <_svfprintf_r+0x43c>
  4026aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026ac:	9a08      	ldr	r2, [sp, #32]
  4026ae:	1a9d      	subs	r5, r3, r2
  4026b0:	2d00      	cmp	r5, #0
  4026b2:	dd35      	ble.n	402720 <_svfprintf_r+0x43c>
  4026b4:	2d10      	cmp	r5, #16
  4026b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026b8:	dd20      	ble.n	4026fc <_svfprintf_r+0x418>
  4026ba:	2610      	movs	r6, #16
  4026bc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4026be:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4026c2:	e004      	b.n	4026ce <_svfprintf_r+0x3ea>
  4026c4:	3d10      	subs	r5, #16
  4026c6:	2d10      	cmp	r5, #16
  4026c8:	f108 0808 	add.w	r8, r8, #8
  4026cc:	dd16      	ble.n	4026fc <_svfprintf_r+0x418>
  4026ce:	3301      	adds	r3, #1
  4026d0:	4a5e      	ldr	r2, [pc, #376]	; (40284c <_svfprintf_r+0x568>)
  4026d2:	9326      	str	r3, [sp, #152]	; 0x98
  4026d4:	3410      	adds	r4, #16
  4026d6:	2b07      	cmp	r3, #7
  4026d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4026da:	e888 0044 	stmia.w	r8, {r2, r6}
  4026de:	ddf1      	ble.n	4026c4 <_svfprintf_r+0x3e0>
  4026e0:	aa25      	add	r2, sp, #148	; 0x94
  4026e2:	4659      	mov	r1, fp
  4026e4:	4638      	mov	r0, r7
  4026e6:	f002 ff39 	bl	40555c <__ssprint_r>
  4026ea:	2800      	cmp	r0, #0
  4026ec:	f47f aecc 	bne.w	402488 <_svfprintf_r+0x1a4>
  4026f0:	3d10      	subs	r5, #16
  4026f2:	2d10      	cmp	r5, #16
  4026f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026f8:	46c8      	mov	r8, r9
  4026fa:	dce8      	bgt.n	4026ce <_svfprintf_r+0x3ea>
  4026fc:	3301      	adds	r3, #1
  4026fe:	4a53      	ldr	r2, [pc, #332]	; (40284c <_svfprintf_r+0x568>)
  402700:	9326      	str	r3, [sp, #152]	; 0x98
  402702:	442c      	add	r4, r5
  402704:	2b07      	cmp	r3, #7
  402706:	9427      	str	r4, [sp, #156]	; 0x9c
  402708:	e888 0024 	stmia.w	r8, {r2, r5}
  40270c:	dd08      	ble.n	402720 <_svfprintf_r+0x43c>
  40270e:	aa25      	add	r2, sp, #148	; 0x94
  402710:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402712:	980c      	ldr	r0, [sp, #48]	; 0x30
  402714:	f002 ff22 	bl	40555c <__ssprint_r>
  402718:	2800      	cmp	r0, #0
  40271a:	f47f aeb5 	bne.w	402488 <_svfprintf_r+0x1a4>
  40271e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402720:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402722:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402724:	9908      	ldr	r1, [sp, #32]
  402726:	428a      	cmp	r2, r1
  402728:	bfac      	ite	ge
  40272a:	189b      	addge	r3, r3, r2
  40272c:	185b      	addlt	r3, r3, r1
  40272e:	9309      	str	r3, [sp, #36]	; 0x24
  402730:	2c00      	cmp	r4, #0
  402732:	f040 830a 	bne.w	402d4a <_svfprintf_r+0xa66>
  402736:	2300      	movs	r3, #0
  402738:	9326      	str	r3, [sp, #152]	; 0x98
  40273a:	46c8      	mov	r8, r9
  40273c:	e5f9      	b.n	402332 <_svfprintf_r+0x4e>
  40273e:	9311      	str	r3, [sp, #68]	; 0x44
  402740:	f01b 0320 	ands.w	r3, fp, #32
  402744:	f040 81e2 	bne.w	402b0c <_svfprintf_r+0x828>
  402748:	f01b 0210 	ands.w	r2, fp, #16
  40274c:	f040 842c 	bne.w	402fa8 <_svfprintf_r+0xcc4>
  402750:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402754:	f000 8428 	beq.w	402fa8 <_svfprintf_r+0xcc4>
  402758:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40275a:	4613      	mov	r3, r2
  40275c:	460a      	mov	r2, r1
  40275e:	3204      	adds	r2, #4
  402760:	880c      	ldrh	r4, [r1, #0]
  402762:	920f      	str	r2, [sp, #60]	; 0x3c
  402764:	2500      	movs	r5, #0
  402766:	e6b0      	b.n	4024ca <_svfprintf_r+0x1e6>
  402768:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40276a:	9311      	str	r3, [sp, #68]	; 0x44
  40276c:	6816      	ldr	r6, [r2, #0]
  40276e:	2400      	movs	r4, #0
  402770:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402774:	1d15      	adds	r5, r2, #4
  402776:	2e00      	cmp	r6, #0
  402778:	f000 86a5 	beq.w	4034c6 <_svfprintf_r+0x11e2>
  40277c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40277e:	1c53      	adds	r3, r2, #1
  402780:	f000 8607 	beq.w	403392 <_svfprintf_r+0x10ae>
  402784:	4621      	mov	r1, r4
  402786:	4630      	mov	r0, r6
  402788:	f002 fa7a 	bl	404c80 <memchr>
  40278c:	2800      	cmp	r0, #0
  40278e:	f000 86df 	beq.w	403550 <_svfprintf_r+0x126c>
  402792:	1b83      	subs	r3, r0, r6
  402794:	930e      	str	r3, [sp, #56]	; 0x38
  402796:	940a      	str	r4, [sp, #40]	; 0x28
  402798:	950f      	str	r5, [sp, #60]	; 0x3c
  40279a:	f8cd b01c 	str.w	fp, [sp, #28]
  40279e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027a2:	9308      	str	r3, [sp, #32]
  4027a4:	9412      	str	r4, [sp, #72]	; 0x48
  4027a6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4027aa:	e6b3      	b.n	402514 <_svfprintf_r+0x230>
  4027ac:	f89a 3000 	ldrb.w	r3, [sl]
  4027b0:	2201      	movs	r2, #1
  4027b2:	212b      	movs	r1, #43	; 0x2b
  4027b4:	e5ee      	b.n	402394 <_svfprintf_r+0xb0>
  4027b6:	f04b 0b20 	orr.w	fp, fp, #32
  4027ba:	f89a 3000 	ldrb.w	r3, [sl]
  4027be:	e5e9      	b.n	402394 <_svfprintf_r+0xb0>
  4027c0:	9311      	str	r3, [sp, #68]	; 0x44
  4027c2:	2a00      	cmp	r2, #0
  4027c4:	f040 878d 	bne.w	4036e2 <_svfprintf_r+0x13fe>
  4027c8:	4b22      	ldr	r3, [pc, #136]	; (402854 <_svfprintf_r+0x570>)
  4027ca:	9318      	str	r3, [sp, #96]	; 0x60
  4027cc:	f01b 0f20 	tst.w	fp, #32
  4027d0:	f040 8111 	bne.w	4029f6 <_svfprintf_r+0x712>
  4027d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027d6:	f01b 0f10 	tst.w	fp, #16
  4027da:	4613      	mov	r3, r2
  4027dc:	f040 83df 	bne.w	402f9e <_svfprintf_r+0xcba>
  4027e0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4027e4:	f000 83db 	beq.w	402f9e <_svfprintf_r+0xcba>
  4027e8:	3304      	adds	r3, #4
  4027ea:	8814      	ldrh	r4, [r2, #0]
  4027ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4027ee:	2500      	movs	r5, #0
  4027f0:	f01b 0f01 	tst.w	fp, #1
  4027f4:	f000 810c 	beq.w	402a10 <_svfprintf_r+0x72c>
  4027f8:	ea54 0305 	orrs.w	r3, r4, r5
  4027fc:	f000 8108 	beq.w	402a10 <_svfprintf_r+0x72c>
  402800:	2330      	movs	r3, #48	; 0x30
  402802:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402806:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40280a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40280e:	f04b 0b02 	orr.w	fp, fp, #2
  402812:	2302      	movs	r3, #2
  402814:	e659      	b.n	4024ca <_svfprintf_r+0x1e6>
  402816:	f89a 3000 	ldrb.w	r3, [sl]
  40281a:	2900      	cmp	r1, #0
  40281c:	f47f adba 	bne.w	402394 <_svfprintf_r+0xb0>
  402820:	2201      	movs	r2, #1
  402822:	2120      	movs	r1, #32
  402824:	e5b6      	b.n	402394 <_svfprintf_r+0xb0>
  402826:	f04b 0b01 	orr.w	fp, fp, #1
  40282a:	f89a 3000 	ldrb.w	r3, [sl]
  40282e:	e5b1      	b.n	402394 <_svfprintf_r+0xb0>
  402830:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402832:	6823      	ldr	r3, [r4, #0]
  402834:	930d      	str	r3, [sp, #52]	; 0x34
  402836:	4618      	mov	r0, r3
  402838:	2800      	cmp	r0, #0
  40283a:	4623      	mov	r3, r4
  40283c:	f103 0304 	add.w	r3, r3, #4
  402840:	f6ff ae0a 	blt.w	402458 <_svfprintf_r+0x174>
  402844:	930f      	str	r3, [sp, #60]	; 0x3c
  402846:	f89a 3000 	ldrb.w	r3, [sl]
  40284a:	e5a3      	b.n	402394 <_svfprintf_r+0xb0>
  40284c:	004067a0 	.word	0x004067a0
  402850:	004067b0 	.word	0x004067b0
  402854:	00406780 	.word	0x00406780
  402858:	f04b 0b10 	orr.w	fp, fp, #16
  40285c:	f01b 0f20 	tst.w	fp, #32
  402860:	9311      	str	r3, [sp, #68]	; 0x44
  402862:	f43f ae23 	beq.w	4024ac <_svfprintf_r+0x1c8>
  402866:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402868:	3507      	adds	r5, #7
  40286a:	f025 0307 	bic.w	r3, r5, #7
  40286e:	f103 0208 	add.w	r2, r3, #8
  402872:	e9d3 4500 	ldrd	r4, r5, [r3]
  402876:	920f      	str	r2, [sp, #60]	; 0x3c
  402878:	2301      	movs	r3, #1
  40287a:	e626      	b.n	4024ca <_svfprintf_r+0x1e6>
  40287c:	f89a 3000 	ldrb.w	r3, [sl]
  402880:	2b2a      	cmp	r3, #42	; 0x2a
  402882:	f10a 0401 	add.w	r4, sl, #1
  402886:	f000 871f 	beq.w	4036c8 <_svfprintf_r+0x13e4>
  40288a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40288e:	2809      	cmp	r0, #9
  402890:	46a2      	mov	sl, r4
  402892:	f200 86ab 	bhi.w	4035ec <_svfprintf_r+0x1308>
  402896:	2300      	movs	r3, #0
  402898:	461c      	mov	r4, r3
  40289a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40289e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028a2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4028a6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028aa:	2809      	cmp	r0, #9
  4028ac:	d9f5      	bls.n	40289a <_svfprintf_r+0x5b6>
  4028ae:	940a      	str	r4, [sp, #40]	; 0x28
  4028b0:	e572      	b.n	402398 <_svfprintf_r+0xb4>
  4028b2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4028b6:	f89a 3000 	ldrb.w	r3, [sl]
  4028ba:	e56b      	b.n	402394 <_svfprintf_r+0xb0>
  4028bc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4028c0:	f89a 3000 	ldrb.w	r3, [sl]
  4028c4:	e566      	b.n	402394 <_svfprintf_r+0xb0>
  4028c6:	f89a 3000 	ldrb.w	r3, [sl]
  4028ca:	2b6c      	cmp	r3, #108	; 0x6c
  4028cc:	bf03      	ittte	eq
  4028ce:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4028d2:	f04b 0b20 	orreq.w	fp, fp, #32
  4028d6:	f10a 0a01 	addeq.w	sl, sl, #1
  4028da:	f04b 0b10 	orrne.w	fp, fp, #16
  4028de:	e559      	b.n	402394 <_svfprintf_r+0xb0>
  4028e0:	2a00      	cmp	r2, #0
  4028e2:	f040 8709 	bne.w	4036f8 <_svfprintf_r+0x1414>
  4028e6:	f01b 0f20 	tst.w	fp, #32
  4028ea:	f040 84f7 	bne.w	4032dc <_svfprintf_r+0xff8>
  4028ee:	f01b 0f10 	tst.w	fp, #16
  4028f2:	f040 84aa 	bne.w	40324a <_svfprintf_r+0xf66>
  4028f6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4028fa:	f000 84a6 	beq.w	40324a <_svfprintf_r+0xf66>
  4028fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402900:	6813      	ldr	r3, [r2, #0]
  402902:	3204      	adds	r2, #4
  402904:	920f      	str	r2, [sp, #60]	; 0x3c
  402906:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40290a:	801a      	strh	r2, [r3, #0]
  40290c:	e511      	b.n	402332 <_svfprintf_r+0x4e>
  40290e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402910:	4bb2      	ldr	r3, [pc, #712]	; (402bdc <_svfprintf_r+0x8f8>)
  402912:	680c      	ldr	r4, [r1, #0]
  402914:	9318      	str	r3, [sp, #96]	; 0x60
  402916:	2230      	movs	r2, #48	; 0x30
  402918:	2378      	movs	r3, #120	; 0x78
  40291a:	3104      	adds	r1, #4
  40291c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402920:	9311      	str	r3, [sp, #68]	; 0x44
  402922:	f04b 0b02 	orr.w	fp, fp, #2
  402926:	910f      	str	r1, [sp, #60]	; 0x3c
  402928:	2500      	movs	r5, #0
  40292a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40292e:	2302      	movs	r3, #2
  402930:	e5cb      	b.n	4024ca <_svfprintf_r+0x1e6>
  402932:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402934:	9311      	str	r3, [sp, #68]	; 0x44
  402936:	680a      	ldr	r2, [r1, #0]
  402938:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40293c:	2300      	movs	r3, #0
  40293e:	460a      	mov	r2, r1
  402940:	461f      	mov	r7, r3
  402942:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402946:	3204      	adds	r2, #4
  402948:	2301      	movs	r3, #1
  40294a:	9308      	str	r3, [sp, #32]
  40294c:	f8cd b01c 	str.w	fp, [sp, #28]
  402950:	970a      	str	r7, [sp, #40]	; 0x28
  402952:	9712      	str	r7, [sp, #72]	; 0x48
  402954:	920f      	str	r2, [sp, #60]	; 0x3c
  402956:	930e      	str	r3, [sp, #56]	; 0x38
  402958:	ae28      	add	r6, sp, #160	; 0xa0
  40295a:	e5df      	b.n	40251c <_svfprintf_r+0x238>
  40295c:	9311      	str	r3, [sp, #68]	; 0x44
  40295e:	2a00      	cmp	r2, #0
  402960:	f040 86e2 	bne.w	403728 <_svfprintf_r+0x1444>
  402964:	f01b 0f20 	tst.w	fp, #32
  402968:	d15d      	bne.n	402a26 <_svfprintf_r+0x742>
  40296a:	f01b 0f10 	tst.w	fp, #16
  40296e:	f040 8306 	bne.w	402f7e <_svfprintf_r+0xc9a>
  402972:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402976:	f000 8302 	beq.w	402f7e <_svfprintf_r+0xc9a>
  40297a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40297c:	f9b1 4000 	ldrsh.w	r4, [r1]
  402980:	3104      	adds	r1, #4
  402982:	17e5      	asrs	r5, r4, #31
  402984:	4622      	mov	r2, r4
  402986:	462b      	mov	r3, r5
  402988:	910f      	str	r1, [sp, #60]	; 0x3c
  40298a:	2a00      	cmp	r2, #0
  40298c:	f173 0300 	sbcs.w	r3, r3, #0
  402990:	db58      	blt.n	402a44 <_svfprintf_r+0x760>
  402992:	990a      	ldr	r1, [sp, #40]	; 0x28
  402994:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402998:	1c4a      	adds	r2, r1, #1
  40299a:	f04f 0301 	mov.w	r3, #1
  40299e:	f47f ad9b 	bne.w	4024d8 <_svfprintf_r+0x1f4>
  4029a2:	ea54 0205 	orrs.w	r2, r4, r5
  4029a6:	f000 81dc 	beq.w	402d62 <_svfprintf_r+0xa7e>
  4029aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4029ae:	2b01      	cmp	r3, #1
  4029b0:	f000 8278 	beq.w	402ea4 <_svfprintf_r+0xbc0>
  4029b4:	2b02      	cmp	r3, #2
  4029b6:	f040 8203 	bne.w	402dc0 <_svfprintf_r+0xadc>
  4029ba:	9818      	ldr	r0, [sp, #96]	; 0x60
  4029bc:	464e      	mov	r6, r9
  4029be:	0923      	lsrs	r3, r4, #4
  4029c0:	f004 010f 	and.w	r1, r4, #15
  4029c4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4029c8:	092a      	lsrs	r2, r5, #4
  4029ca:	461c      	mov	r4, r3
  4029cc:	4615      	mov	r5, r2
  4029ce:	5c43      	ldrb	r3, [r0, r1]
  4029d0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4029d4:	ea54 0305 	orrs.w	r3, r4, r5
  4029d8:	d1f1      	bne.n	4029be <_svfprintf_r+0x6da>
  4029da:	eba9 0306 	sub.w	r3, r9, r6
  4029de:	930e      	str	r3, [sp, #56]	; 0x38
  4029e0:	e590      	b.n	402504 <_svfprintf_r+0x220>
  4029e2:	9311      	str	r3, [sp, #68]	; 0x44
  4029e4:	2a00      	cmp	r2, #0
  4029e6:	f040 869b 	bne.w	403720 <_svfprintf_r+0x143c>
  4029ea:	4b7d      	ldr	r3, [pc, #500]	; (402be0 <_svfprintf_r+0x8fc>)
  4029ec:	9318      	str	r3, [sp, #96]	; 0x60
  4029ee:	f01b 0f20 	tst.w	fp, #32
  4029f2:	f43f aeef 	beq.w	4027d4 <_svfprintf_r+0x4f0>
  4029f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029f8:	3507      	adds	r5, #7
  4029fa:	f025 0307 	bic.w	r3, r5, #7
  4029fe:	f103 0208 	add.w	r2, r3, #8
  402a02:	f01b 0f01 	tst.w	fp, #1
  402a06:	920f      	str	r2, [sp, #60]	; 0x3c
  402a08:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a0c:	f47f aef4 	bne.w	4027f8 <_svfprintf_r+0x514>
  402a10:	2302      	movs	r3, #2
  402a12:	e55a      	b.n	4024ca <_svfprintf_r+0x1e6>
  402a14:	9311      	str	r3, [sp, #68]	; 0x44
  402a16:	2a00      	cmp	r2, #0
  402a18:	f040 867e 	bne.w	403718 <_svfprintf_r+0x1434>
  402a1c:	f04b 0b10 	orr.w	fp, fp, #16
  402a20:	f01b 0f20 	tst.w	fp, #32
  402a24:	d0a1      	beq.n	40296a <_svfprintf_r+0x686>
  402a26:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a28:	3507      	adds	r5, #7
  402a2a:	f025 0507 	bic.w	r5, r5, #7
  402a2e:	e9d5 2300 	ldrd	r2, r3, [r5]
  402a32:	2a00      	cmp	r2, #0
  402a34:	f105 0108 	add.w	r1, r5, #8
  402a38:	461d      	mov	r5, r3
  402a3a:	f173 0300 	sbcs.w	r3, r3, #0
  402a3e:	910f      	str	r1, [sp, #60]	; 0x3c
  402a40:	4614      	mov	r4, r2
  402a42:	daa6      	bge.n	402992 <_svfprintf_r+0x6ae>
  402a44:	272d      	movs	r7, #45	; 0x2d
  402a46:	4264      	negs	r4, r4
  402a48:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402a4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402a50:	2301      	movs	r3, #1
  402a52:	e53d      	b.n	4024d0 <_svfprintf_r+0x1ec>
  402a54:	9311      	str	r3, [sp, #68]	; 0x44
  402a56:	2a00      	cmp	r2, #0
  402a58:	f040 865a 	bne.w	403710 <_svfprintf_r+0x142c>
  402a5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a5e:	3507      	adds	r5, #7
  402a60:	f025 0307 	bic.w	r3, r5, #7
  402a64:	f103 0208 	add.w	r2, r3, #8
  402a68:	920f      	str	r2, [sp, #60]	; 0x3c
  402a6a:	681a      	ldr	r2, [r3, #0]
  402a6c:	9214      	str	r2, [sp, #80]	; 0x50
  402a6e:	685b      	ldr	r3, [r3, #4]
  402a70:	9315      	str	r3, [sp, #84]	; 0x54
  402a72:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402a74:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402a76:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402a7a:	4628      	mov	r0, r5
  402a7c:	4621      	mov	r1, r4
  402a7e:	f04f 32ff 	mov.w	r2, #4294967295
  402a82:	4b58      	ldr	r3, [pc, #352]	; (402be4 <_svfprintf_r+0x900>)
  402a84:	f003 fe20 	bl	4066c8 <__aeabi_dcmpun>
  402a88:	2800      	cmp	r0, #0
  402a8a:	f040 8348 	bne.w	40311e <_svfprintf_r+0xe3a>
  402a8e:	4628      	mov	r0, r5
  402a90:	4621      	mov	r1, r4
  402a92:	f04f 32ff 	mov.w	r2, #4294967295
  402a96:	4b53      	ldr	r3, [pc, #332]	; (402be4 <_svfprintf_r+0x900>)
  402a98:	f003 fdf8 	bl	40668c <__aeabi_dcmple>
  402a9c:	2800      	cmp	r0, #0
  402a9e:	f040 833e 	bne.w	40311e <_svfprintf_r+0xe3a>
  402aa2:	a814      	add	r0, sp, #80	; 0x50
  402aa4:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402aa6:	f003 fde7 	bl	406678 <__aeabi_dcmplt>
  402aaa:	2800      	cmp	r0, #0
  402aac:	f040 852f 	bne.w	40350e <_svfprintf_r+0x122a>
  402ab0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ab4:	4e4c      	ldr	r6, [pc, #304]	; (402be8 <_svfprintf_r+0x904>)
  402ab6:	4b4d      	ldr	r3, [pc, #308]	; (402bec <_svfprintf_r+0x908>)
  402ab8:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402abc:	9007      	str	r0, [sp, #28]
  402abe:	9811      	ldr	r0, [sp, #68]	; 0x44
  402ac0:	2203      	movs	r2, #3
  402ac2:	2100      	movs	r1, #0
  402ac4:	9208      	str	r2, [sp, #32]
  402ac6:	910a      	str	r1, [sp, #40]	; 0x28
  402ac8:	2847      	cmp	r0, #71	; 0x47
  402aca:	bfd8      	it	le
  402acc:	461e      	movle	r6, r3
  402ace:	920e      	str	r2, [sp, #56]	; 0x38
  402ad0:	9112      	str	r1, [sp, #72]	; 0x48
  402ad2:	e51f      	b.n	402514 <_svfprintf_r+0x230>
  402ad4:	f04b 0b08 	orr.w	fp, fp, #8
  402ad8:	f89a 3000 	ldrb.w	r3, [sl]
  402adc:	e45a      	b.n	402394 <_svfprintf_r+0xb0>
  402ade:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ae2:	2300      	movs	r3, #0
  402ae4:	461c      	mov	r4, r3
  402ae6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402aea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402aee:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402af2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402af6:	2809      	cmp	r0, #9
  402af8:	d9f5      	bls.n	402ae6 <_svfprintf_r+0x802>
  402afa:	940d      	str	r4, [sp, #52]	; 0x34
  402afc:	e44c      	b.n	402398 <_svfprintf_r+0xb4>
  402afe:	f04b 0b10 	orr.w	fp, fp, #16
  402b02:	9311      	str	r3, [sp, #68]	; 0x44
  402b04:	f01b 0320 	ands.w	r3, fp, #32
  402b08:	f43f ae1e 	beq.w	402748 <_svfprintf_r+0x464>
  402b0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b0e:	3507      	adds	r5, #7
  402b10:	f025 0307 	bic.w	r3, r5, #7
  402b14:	f103 0208 	add.w	r2, r3, #8
  402b18:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b1c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b1e:	2300      	movs	r3, #0
  402b20:	e4d3      	b.n	4024ca <_svfprintf_r+0x1e6>
  402b22:	9311      	str	r3, [sp, #68]	; 0x44
  402b24:	2a00      	cmp	r2, #0
  402b26:	f040 85e0 	bne.w	4036ea <_svfprintf_r+0x1406>
  402b2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b2c:	2a00      	cmp	r2, #0
  402b2e:	f43f aca4 	beq.w	40247a <_svfprintf_r+0x196>
  402b32:	2300      	movs	r3, #0
  402b34:	2101      	movs	r1, #1
  402b36:	461f      	mov	r7, r3
  402b38:	9108      	str	r1, [sp, #32]
  402b3a:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402b3e:	f8cd b01c 	str.w	fp, [sp, #28]
  402b42:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402b46:	930a      	str	r3, [sp, #40]	; 0x28
  402b48:	9312      	str	r3, [sp, #72]	; 0x48
  402b4a:	910e      	str	r1, [sp, #56]	; 0x38
  402b4c:	ae28      	add	r6, sp, #160	; 0xa0
  402b4e:	e4e5      	b.n	40251c <_svfprintf_r+0x238>
  402b50:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b52:	e535      	b.n	4025c0 <_svfprintf_r+0x2dc>
  402b54:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b56:	2b65      	cmp	r3, #101	; 0x65
  402b58:	f340 80a6 	ble.w	402ca8 <_svfprintf_r+0x9c4>
  402b5c:	a814      	add	r0, sp, #80	; 0x50
  402b5e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402b60:	f003 fd80 	bl	406664 <__aeabi_dcmpeq>
  402b64:	2800      	cmp	r0, #0
  402b66:	f000 814f 	beq.w	402e08 <_svfprintf_r+0xb24>
  402b6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b6c:	4a20      	ldr	r2, [pc, #128]	; (402bf0 <_svfprintf_r+0x90c>)
  402b6e:	f8c8 2000 	str.w	r2, [r8]
  402b72:	3301      	adds	r3, #1
  402b74:	3401      	adds	r4, #1
  402b76:	2201      	movs	r2, #1
  402b78:	2b07      	cmp	r3, #7
  402b7a:	9427      	str	r4, [sp, #156]	; 0x9c
  402b7c:	9326      	str	r3, [sp, #152]	; 0x98
  402b7e:	f8c8 2004 	str.w	r2, [r8, #4]
  402b82:	f300 836a 	bgt.w	40325a <_svfprintf_r+0xf76>
  402b86:	f108 0808 	add.w	r8, r8, #8
  402b8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b8e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b90:	4293      	cmp	r3, r2
  402b92:	db03      	blt.n	402b9c <_svfprintf_r+0x8b8>
  402b94:	9b07      	ldr	r3, [sp, #28]
  402b96:	07dd      	lsls	r5, r3, #31
  402b98:	f57f ad84 	bpl.w	4026a4 <_svfprintf_r+0x3c0>
  402b9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b9e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402ba0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ba2:	f8c8 2000 	str.w	r2, [r8]
  402ba6:	3301      	adds	r3, #1
  402ba8:	440c      	add	r4, r1
  402baa:	2b07      	cmp	r3, #7
  402bac:	f8c8 1004 	str.w	r1, [r8, #4]
  402bb0:	9427      	str	r4, [sp, #156]	; 0x9c
  402bb2:	9326      	str	r3, [sp, #152]	; 0x98
  402bb4:	f300 839e 	bgt.w	4032f4 <_svfprintf_r+0x1010>
  402bb8:	f108 0808 	add.w	r8, r8, #8
  402bbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bbe:	1e5e      	subs	r6, r3, #1
  402bc0:	2e00      	cmp	r6, #0
  402bc2:	f77f ad6f 	ble.w	4026a4 <_svfprintf_r+0x3c0>
  402bc6:	2e10      	cmp	r6, #16
  402bc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bca:	4d0a      	ldr	r5, [pc, #40]	; (402bf4 <_svfprintf_r+0x910>)
  402bcc:	f340 81f5 	ble.w	402fba <_svfprintf_r+0xcd6>
  402bd0:	4622      	mov	r2, r4
  402bd2:	2710      	movs	r7, #16
  402bd4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402bd8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402bda:	e013      	b.n	402c04 <_svfprintf_r+0x920>
  402bdc:	00406780 	.word	0x00406780
  402be0:	0040676c 	.word	0x0040676c
  402be4:	7fefffff 	.word	0x7fefffff
  402be8:	00406760 	.word	0x00406760
  402bec:	0040675c 	.word	0x0040675c
  402bf0:	0040679c 	.word	0x0040679c
  402bf4:	004067b0 	.word	0x004067b0
  402bf8:	f108 0808 	add.w	r8, r8, #8
  402bfc:	3e10      	subs	r6, #16
  402bfe:	2e10      	cmp	r6, #16
  402c00:	f340 81da 	ble.w	402fb8 <_svfprintf_r+0xcd4>
  402c04:	3301      	adds	r3, #1
  402c06:	3210      	adds	r2, #16
  402c08:	2b07      	cmp	r3, #7
  402c0a:	9227      	str	r2, [sp, #156]	; 0x9c
  402c0c:	9326      	str	r3, [sp, #152]	; 0x98
  402c0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c12:	ddf1      	ble.n	402bf8 <_svfprintf_r+0x914>
  402c14:	aa25      	add	r2, sp, #148	; 0x94
  402c16:	4621      	mov	r1, r4
  402c18:	4658      	mov	r0, fp
  402c1a:	f002 fc9f 	bl	40555c <__ssprint_r>
  402c1e:	2800      	cmp	r0, #0
  402c20:	f47f ac32 	bne.w	402488 <_svfprintf_r+0x1a4>
  402c24:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c28:	46c8      	mov	r8, r9
  402c2a:	e7e7      	b.n	402bfc <_svfprintf_r+0x918>
  402c2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402c2e:	9a08      	ldr	r2, [sp, #32]
  402c30:	1a9f      	subs	r7, r3, r2
  402c32:	2f00      	cmp	r7, #0
  402c34:	f77f ace7 	ble.w	402606 <_svfprintf_r+0x322>
  402c38:	2f10      	cmp	r7, #16
  402c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c3c:	4db6      	ldr	r5, [pc, #728]	; (402f18 <_svfprintf_r+0xc34>)
  402c3e:	dd27      	ble.n	402c90 <_svfprintf_r+0x9ac>
  402c40:	4642      	mov	r2, r8
  402c42:	4621      	mov	r1, r4
  402c44:	46b0      	mov	r8, r6
  402c46:	f04f 0b10 	mov.w	fp, #16
  402c4a:	462e      	mov	r6, r5
  402c4c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c4e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c50:	e004      	b.n	402c5c <_svfprintf_r+0x978>
  402c52:	3f10      	subs	r7, #16
  402c54:	2f10      	cmp	r7, #16
  402c56:	f102 0208 	add.w	r2, r2, #8
  402c5a:	dd15      	ble.n	402c88 <_svfprintf_r+0x9a4>
  402c5c:	3301      	adds	r3, #1
  402c5e:	3110      	adds	r1, #16
  402c60:	2b07      	cmp	r3, #7
  402c62:	9127      	str	r1, [sp, #156]	; 0x9c
  402c64:	9326      	str	r3, [sp, #152]	; 0x98
  402c66:	e882 0840 	stmia.w	r2, {r6, fp}
  402c6a:	ddf2      	ble.n	402c52 <_svfprintf_r+0x96e>
  402c6c:	aa25      	add	r2, sp, #148	; 0x94
  402c6e:	4629      	mov	r1, r5
  402c70:	4620      	mov	r0, r4
  402c72:	f002 fc73 	bl	40555c <__ssprint_r>
  402c76:	2800      	cmp	r0, #0
  402c78:	f47f ac06 	bne.w	402488 <_svfprintf_r+0x1a4>
  402c7c:	3f10      	subs	r7, #16
  402c7e:	2f10      	cmp	r7, #16
  402c80:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c84:	464a      	mov	r2, r9
  402c86:	dce9      	bgt.n	402c5c <_svfprintf_r+0x978>
  402c88:	4635      	mov	r5, r6
  402c8a:	460c      	mov	r4, r1
  402c8c:	4646      	mov	r6, r8
  402c8e:	4690      	mov	r8, r2
  402c90:	3301      	adds	r3, #1
  402c92:	443c      	add	r4, r7
  402c94:	2b07      	cmp	r3, #7
  402c96:	9427      	str	r4, [sp, #156]	; 0x9c
  402c98:	9326      	str	r3, [sp, #152]	; 0x98
  402c9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c9e:	f300 8232 	bgt.w	403106 <_svfprintf_r+0xe22>
  402ca2:	f108 0808 	add.w	r8, r8, #8
  402ca6:	e4ae      	b.n	402606 <_svfprintf_r+0x322>
  402ca8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402caa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402cac:	2b01      	cmp	r3, #1
  402cae:	f340 81fe 	ble.w	4030ae <_svfprintf_r+0xdca>
  402cb2:	3701      	adds	r7, #1
  402cb4:	3401      	adds	r4, #1
  402cb6:	2301      	movs	r3, #1
  402cb8:	2f07      	cmp	r7, #7
  402cba:	9427      	str	r4, [sp, #156]	; 0x9c
  402cbc:	9726      	str	r7, [sp, #152]	; 0x98
  402cbe:	f8c8 6000 	str.w	r6, [r8]
  402cc2:	f8c8 3004 	str.w	r3, [r8, #4]
  402cc6:	f300 8203 	bgt.w	4030d0 <_svfprintf_r+0xdec>
  402cca:	f108 0808 	add.w	r8, r8, #8
  402cce:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402cd0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402cd2:	f8c8 3000 	str.w	r3, [r8]
  402cd6:	3701      	adds	r7, #1
  402cd8:	4414      	add	r4, r2
  402cda:	2f07      	cmp	r7, #7
  402cdc:	9427      	str	r4, [sp, #156]	; 0x9c
  402cde:	9726      	str	r7, [sp, #152]	; 0x98
  402ce0:	f8c8 2004 	str.w	r2, [r8, #4]
  402ce4:	f300 8200 	bgt.w	4030e8 <_svfprintf_r+0xe04>
  402ce8:	f108 0808 	add.w	r8, r8, #8
  402cec:	a814      	add	r0, sp, #80	; 0x50
  402cee:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402cf0:	f003 fcb8 	bl	406664 <__aeabi_dcmpeq>
  402cf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cf6:	2800      	cmp	r0, #0
  402cf8:	f040 8101 	bne.w	402efe <_svfprintf_r+0xc1a>
  402cfc:	3b01      	subs	r3, #1
  402cfe:	3701      	adds	r7, #1
  402d00:	3601      	adds	r6, #1
  402d02:	441c      	add	r4, r3
  402d04:	2f07      	cmp	r7, #7
  402d06:	9726      	str	r7, [sp, #152]	; 0x98
  402d08:	9427      	str	r4, [sp, #156]	; 0x9c
  402d0a:	f8c8 6000 	str.w	r6, [r8]
  402d0e:	f8c8 3004 	str.w	r3, [r8, #4]
  402d12:	f300 8128 	bgt.w	402f66 <_svfprintf_r+0xc82>
  402d16:	f108 0808 	add.w	r8, r8, #8
  402d1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402d1c:	f8c8 2004 	str.w	r2, [r8, #4]
  402d20:	3701      	adds	r7, #1
  402d22:	4414      	add	r4, r2
  402d24:	ab21      	add	r3, sp, #132	; 0x84
  402d26:	2f07      	cmp	r7, #7
  402d28:	9427      	str	r4, [sp, #156]	; 0x9c
  402d2a:	9726      	str	r7, [sp, #152]	; 0x98
  402d2c:	f8c8 3000 	str.w	r3, [r8]
  402d30:	f77f acb6 	ble.w	4026a0 <_svfprintf_r+0x3bc>
  402d34:	aa25      	add	r2, sp, #148	; 0x94
  402d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d38:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d3a:	f002 fc0f 	bl	40555c <__ssprint_r>
  402d3e:	2800      	cmp	r0, #0
  402d40:	f47f aba2 	bne.w	402488 <_svfprintf_r+0x1a4>
  402d44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d46:	46c8      	mov	r8, r9
  402d48:	e4ac      	b.n	4026a4 <_svfprintf_r+0x3c0>
  402d4a:	aa25      	add	r2, sp, #148	; 0x94
  402d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d50:	f002 fc04 	bl	40555c <__ssprint_r>
  402d54:	2800      	cmp	r0, #0
  402d56:	f43f acee 	beq.w	402736 <_svfprintf_r+0x452>
  402d5a:	f7ff bb95 	b.w	402488 <_svfprintf_r+0x1a4>
  402d5e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d62:	2b01      	cmp	r3, #1
  402d64:	f000 8135 	beq.w	402fd2 <_svfprintf_r+0xcee>
  402d68:	2b02      	cmp	r3, #2
  402d6a:	d125      	bne.n	402db8 <_svfprintf_r+0xad4>
  402d6c:	f8cd b01c 	str.w	fp, [sp, #28]
  402d70:	2400      	movs	r4, #0
  402d72:	2500      	movs	r5, #0
  402d74:	e621      	b.n	4029ba <_svfprintf_r+0x6d6>
  402d76:	aa25      	add	r2, sp, #148	; 0x94
  402d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d7c:	f002 fbee 	bl	40555c <__ssprint_r>
  402d80:	2800      	cmp	r0, #0
  402d82:	f47f ab81 	bne.w	402488 <_svfprintf_r+0x1a4>
  402d86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d88:	46c8      	mov	r8, r9
  402d8a:	e478      	b.n	40267e <_svfprintf_r+0x39a>
  402d8c:	aa25      	add	r2, sp, #148	; 0x94
  402d8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d90:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d92:	f002 fbe3 	bl	40555c <__ssprint_r>
  402d96:	2800      	cmp	r0, #0
  402d98:	f47f ab76 	bne.w	402488 <_svfprintf_r+0x1a4>
  402d9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d9e:	46c8      	mov	r8, r9
  402da0:	e41e      	b.n	4025e0 <_svfprintf_r+0x2fc>
  402da2:	aa25      	add	r2, sp, #148	; 0x94
  402da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da8:	f002 fbd8 	bl	40555c <__ssprint_r>
  402dac:	2800      	cmp	r0, #0
  402dae:	f47f ab6b 	bne.w	402488 <_svfprintf_r+0x1a4>
  402db2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db4:	46c8      	mov	r8, r9
  402db6:	e423      	b.n	402600 <_svfprintf_r+0x31c>
  402db8:	f8cd b01c 	str.w	fp, [sp, #28]
  402dbc:	2400      	movs	r4, #0
  402dbe:	2500      	movs	r5, #0
  402dc0:	4649      	mov	r1, r9
  402dc2:	e000      	b.n	402dc6 <_svfprintf_r+0xae2>
  402dc4:	4631      	mov	r1, r6
  402dc6:	08e2      	lsrs	r2, r4, #3
  402dc8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402dcc:	08e8      	lsrs	r0, r5, #3
  402dce:	f004 0307 	and.w	r3, r4, #7
  402dd2:	4605      	mov	r5, r0
  402dd4:	4614      	mov	r4, r2
  402dd6:	3330      	adds	r3, #48	; 0x30
  402dd8:	ea54 0205 	orrs.w	r2, r4, r5
  402ddc:	f801 3c01 	strb.w	r3, [r1, #-1]
  402de0:	f101 36ff 	add.w	r6, r1, #4294967295
  402de4:	d1ee      	bne.n	402dc4 <_svfprintf_r+0xae0>
  402de6:	9a07      	ldr	r2, [sp, #28]
  402de8:	07d2      	lsls	r2, r2, #31
  402dea:	f57f adf6 	bpl.w	4029da <_svfprintf_r+0x6f6>
  402dee:	2b30      	cmp	r3, #48	; 0x30
  402df0:	f43f adf3 	beq.w	4029da <_svfprintf_r+0x6f6>
  402df4:	3902      	subs	r1, #2
  402df6:	2330      	movs	r3, #48	; 0x30
  402df8:	f806 3c01 	strb.w	r3, [r6, #-1]
  402dfc:	eba9 0301 	sub.w	r3, r9, r1
  402e00:	930e      	str	r3, [sp, #56]	; 0x38
  402e02:	460e      	mov	r6, r1
  402e04:	f7ff bb7e 	b.w	402504 <_svfprintf_r+0x220>
  402e08:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e0a:	2900      	cmp	r1, #0
  402e0c:	f340 822f 	ble.w	40326e <_svfprintf_r+0xf8a>
  402e10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e14:	4293      	cmp	r3, r2
  402e16:	bfa8      	it	ge
  402e18:	4613      	movge	r3, r2
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	461f      	mov	r7, r3
  402e1e:	dd0d      	ble.n	402e3c <_svfprintf_r+0xb58>
  402e20:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e22:	f8c8 6000 	str.w	r6, [r8]
  402e26:	3301      	adds	r3, #1
  402e28:	443c      	add	r4, r7
  402e2a:	2b07      	cmp	r3, #7
  402e2c:	9427      	str	r4, [sp, #156]	; 0x9c
  402e2e:	f8c8 7004 	str.w	r7, [r8, #4]
  402e32:	9326      	str	r3, [sp, #152]	; 0x98
  402e34:	f300 8320 	bgt.w	403478 <_svfprintf_r+0x1194>
  402e38:	f108 0808 	add.w	r8, r8, #8
  402e3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e3e:	2f00      	cmp	r7, #0
  402e40:	bfa8      	it	ge
  402e42:	1bdb      	subge	r3, r3, r7
  402e44:	2b00      	cmp	r3, #0
  402e46:	461f      	mov	r7, r3
  402e48:	f340 80d7 	ble.w	402ffa <_svfprintf_r+0xd16>
  402e4c:	2f10      	cmp	r7, #16
  402e4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e50:	4d31      	ldr	r5, [pc, #196]	; (402f18 <_svfprintf_r+0xc34>)
  402e52:	f340 81ee 	ble.w	403232 <_svfprintf_r+0xf4e>
  402e56:	4642      	mov	r2, r8
  402e58:	4621      	mov	r1, r4
  402e5a:	46b0      	mov	r8, r6
  402e5c:	f04f 0b10 	mov.w	fp, #16
  402e60:	462e      	mov	r6, r5
  402e62:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e64:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402e66:	e004      	b.n	402e72 <_svfprintf_r+0xb8e>
  402e68:	3208      	adds	r2, #8
  402e6a:	3f10      	subs	r7, #16
  402e6c:	2f10      	cmp	r7, #16
  402e6e:	f340 81dc 	ble.w	40322a <_svfprintf_r+0xf46>
  402e72:	3301      	adds	r3, #1
  402e74:	3110      	adds	r1, #16
  402e76:	2b07      	cmp	r3, #7
  402e78:	9127      	str	r1, [sp, #156]	; 0x9c
  402e7a:	9326      	str	r3, [sp, #152]	; 0x98
  402e7c:	e882 0840 	stmia.w	r2, {r6, fp}
  402e80:	ddf2      	ble.n	402e68 <_svfprintf_r+0xb84>
  402e82:	aa25      	add	r2, sp, #148	; 0x94
  402e84:	4629      	mov	r1, r5
  402e86:	4620      	mov	r0, r4
  402e88:	f002 fb68 	bl	40555c <__ssprint_r>
  402e8c:	2800      	cmp	r0, #0
  402e8e:	f47f aafb 	bne.w	402488 <_svfprintf_r+0x1a4>
  402e92:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402e94:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e96:	464a      	mov	r2, r9
  402e98:	e7e7      	b.n	402e6a <_svfprintf_r+0xb86>
  402e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e9c:	930e      	str	r3, [sp, #56]	; 0x38
  402e9e:	464e      	mov	r6, r9
  402ea0:	f7ff bb30 	b.w	402504 <_svfprintf_r+0x220>
  402ea4:	2d00      	cmp	r5, #0
  402ea6:	bf08      	it	eq
  402ea8:	2c0a      	cmpeq	r4, #10
  402eaa:	f0c0 8090 	bcc.w	402fce <_svfprintf_r+0xcea>
  402eae:	464e      	mov	r6, r9
  402eb0:	4620      	mov	r0, r4
  402eb2:	4629      	mov	r1, r5
  402eb4:	220a      	movs	r2, #10
  402eb6:	2300      	movs	r3, #0
  402eb8:	f7fe fff0 	bl	401e9c <__aeabi_uldivmod>
  402ebc:	3230      	adds	r2, #48	; 0x30
  402ebe:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402ec2:	4620      	mov	r0, r4
  402ec4:	4629      	mov	r1, r5
  402ec6:	2300      	movs	r3, #0
  402ec8:	220a      	movs	r2, #10
  402eca:	f7fe ffe7 	bl	401e9c <__aeabi_uldivmod>
  402ece:	4604      	mov	r4, r0
  402ed0:	460d      	mov	r5, r1
  402ed2:	ea54 0305 	orrs.w	r3, r4, r5
  402ed6:	d1eb      	bne.n	402eb0 <_svfprintf_r+0xbcc>
  402ed8:	eba9 0306 	sub.w	r3, r9, r6
  402edc:	930e      	str	r3, [sp, #56]	; 0x38
  402ede:	f7ff bb11 	b.w	402504 <_svfprintf_r+0x220>
  402ee2:	aa25      	add	r2, sp, #148	; 0x94
  402ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ee8:	f002 fb38 	bl	40555c <__ssprint_r>
  402eec:	2800      	cmp	r0, #0
  402eee:	f47f aacb 	bne.w	402488 <_svfprintf_r+0x1a4>
  402ef2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ef6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ef8:	46c8      	mov	r8, r9
  402efa:	f7ff bb61 	b.w	4025c0 <_svfprintf_r+0x2dc>
  402efe:	1e5e      	subs	r6, r3, #1
  402f00:	2e00      	cmp	r6, #0
  402f02:	f77f af0a 	ble.w	402d1a <_svfprintf_r+0xa36>
  402f06:	2e10      	cmp	r6, #16
  402f08:	4d03      	ldr	r5, [pc, #12]	; (402f18 <_svfprintf_r+0xc34>)
  402f0a:	dd23      	ble.n	402f54 <_svfprintf_r+0xc70>
  402f0c:	4622      	mov	r2, r4
  402f0e:	f04f 0b10 	mov.w	fp, #16
  402f12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f14:	e007      	b.n	402f26 <_svfprintf_r+0xc42>
  402f16:	bf00      	nop
  402f18:	004067b0 	.word	0x004067b0
  402f1c:	3e10      	subs	r6, #16
  402f1e:	2e10      	cmp	r6, #16
  402f20:	f108 0808 	add.w	r8, r8, #8
  402f24:	dd15      	ble.n	402f52 <_svfprintf_r+0xc6e>
  402f26:	3701      	adds	r7, #1
  402f28:	3210      	adds	r2, #16
  402f2a:	2f07      	cmp	r7, #7
  402f2c:	9227      	str	r2, [sp, #156]	; 0x9c
  402f2e:	9726      	str	r7, [sp, #152]	; 0x98
  402f30:	e888 0820 	stmia.w	r8, {r5, fp}
  402f34:	ddf2      	ble.n	402f1c <_svfprintf_r+0xc38>
  402f36:	aa25      	add	r2, sp, #148	; 0x94
  402f38:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f3a:	4620      	mov	r0, r4
  402f3c:	f002 fb0e 	bl	40555c <__ssprint_r>
  402f40:	2800      	cmp	r0, #0
  402f42:	f47f aaa1 	bne.w	402488 <_svfprintf_r+0x1a4>
  402f46:	3e10      	subs	r6, #16
  402f48:	2e10      	cmp	r6, #16
  402f4a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f4c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f4e:	46c8      	mov	r8, r9
  402f50:	dce9      	bgt.n	402f26 <_svfprintf_r+0xc42>
  402f52:	4614      	mov	r4, r2
  402f54:	3701      	adds	r7, #1
  402f56:	4434      	add	r4, r6
  402f58:	2f07      	cmp	r7, #7
  402f5a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f5c:	9726      	str	r7, [sp, #152]	; 0x98
  402f5e:	e888 0060 	stmia.w	r8, {r5, r6}
  402f62:	f77f aed8 	ble.w	402d16 <_svfprintf_r+0xa32>
  402f66:	aa25      	add	r2, sp, #148	; 0x94
  402f68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f6c:	f002 faf6 	bl	40555c <__ssprint_r>
  402f70:	2800      	cmp	r0, #0
  402f72:	f47f aa89 	bne.w	402488 <_svfprintf_r+0x1a4>
  402f76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f78:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f7a:	46c8      	mov	r8, r9
  402f7c:	e6cd      	b.n	402d1a <_svfprintf_r+0xa36>
  402f7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f80:	6814      	ldr	r4, [r2, #0]
  402f82:	4613      	mov	r3, r2
  402f84:	3304      	adds	r3, #4
  402f86:	17e5      	asrs	r5, r4, #31
  402f88:	930f      	str	r3, [sp, #60]	; 0x3c
  402f8a:	4622      	mov	r2, r4
  402f8c:	462b      	mov	r3, r5
  402f8e:	e4fc      	b.n	40298a <_svfprintf_r+0x6a6>
  402f90:	3204      	adds	r2, #4
  402f92:	681c      	ldr	r4, [r3, #0]
  402f94:	920f      	str	r2, [sp, #60]	; 0x3c
  402f96:	2301      	movs	r3, #1
  402f98:	2500      	movs	r5, #0
  402f9a:	f7ff ba96 	b.w	4024ca <_svfprintf_r+0x1e6>
  402f9e:	681c      	ldr	r4, [r3, #0]
  402fa0:	3304      	adds	r3, #4
  402fa2:	930f      	str	r3, [sp, #60]	; 0x3c
  402fa4:	2500      	movs	r5, #0
  402fa6:	e423      	b.n	4027f0 <_svfprintf_r+0x50c>
  402fa8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402faa:	460a      	mov	r2, r1
  402fac:	3204      	adds	r2, #4
  402fae:	680c      	ldr	r4, [r1, #0]
  402fb0:	920f      	str	r2, [sp, #60]	; 0x3c
  402fb2:	2500      	movs	r5, #0
  402fb4:	f7ff ba89 	b.w	4024ca <_svfprintf_r+0x1e6>
  402fb8:	4614      	mov	r4, r2
  402fba:	3301      	adds	r3, #1
  402fbc:	4434      	add	r4, r6
  402fbe:	2b07      	cmp	r3, #7
  402fc0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fc2:	9326      	str	r3, [sp, #152]	; 0x98
  402fc4:	e888 0060 	stmia.w	r8, {r5, r6}
  402fc8:	f77f ab6a 	ble.w	4026a0 <_svfprintf_r+0x3bc>
  402fcc:	e6b2      	b.n	402d34 <_svfprintf_r+0xa50>
  402fce:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402fd2:	f8cd b01c 	str.w	fp, [sp, #28]
  402fd6:	ae42      	add	r6, sp, #264	; 0x108
  402fd8:	3430      	adds	r4, #48	; 0x30
  402fda:	2301      	movs	r3, #1
  402fdc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402fe0:	930e      	str	r3, [sp, #56]	; 0x38
  402fe2:	f7ff ba8f 	b.w	402504 <_svfprintf_r+0x220>
  402fe6:	aa25      	add	r2, sp, #148	; 0x94
  402fe8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fea:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fec:	f002 fab6 	bl	40555c <__ssprint_r>
  402ff0:	2800      	cmp	r0, #0
  402ff2:	f47f aa49 	bne.w	402488 <_svfprintf_r+0x1a4>
  402ff6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ff8:	46c8      	mov	r8, r9
  402ffa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ffc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ffe:	429a      	cmp	r2, r3
  403000:	db44      	blt.n	40308c <_svfprintf_r+0xda8>
  403002:	9b07      	ldr	r3, [sp, #28]
  403004:	07d9      	lsls	r1, r3, #31
  403006:	d441      	bmi.n	40308c <_svfprintf_r+0xda8>
  403008:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40300a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40300c:	1a9a      	subs	r2, r3, r2
  40300e:	1a1d      	subs	r5, r3, r0
  403010:	4295      	cmp	r5, r2
  403012:	bfa8      	it	ge
  403014:	4615      	movge	r5, r2
  403016:	2d00      	cmp	r5, #0
  403018:	dd0e      	ble.n	403038 <_svfprintf_r+0xd54>
  40301a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40301c:	f8c8 5004 	str.w	r5, [r8, #4]
  403020:	3101      	adds	r1, #1
  403022:	4406      	add	r6, r0
  403024:	442c      	add	r4, r5
  403026:	2907      	cmp	r1, #7
  403028:	f8c8 6000 	str.w	r6, [r8]
  40302c:	9427      	str	r4, [sp, #156]	; 0x9c
  40302e:	9126      	str	r1, [sp, #152]	; 0x98
  403030:	f300 823b 	bgt.w	4034aa <_svfprintf_r+0x11c6>
  403034:	f108 0808 	add.w	r8, r8, #8
  403038:	2d00      	cmp	r5, #0
  40303a:	bfac      	ite	ge
  40303c:	1b56      	subge	r6, r2, r5
  40303e:	4616      	movlt	r6, r2
  403040:	2e00      	cmp	r6, #0
  403042:	f77f ab2f 	ble.w	4026a4 <_svfprintf_r+0x3c0>
  403046:	2e10      	cmp	r6, #16
  403048:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40304a:	4db0      	ldr	r5, [pc, #704]	; (40330c <_svfprintf_r+0x1028>)
  40304c:	ddb5      	ble.n	402fba <_svfprintf_r+0xcd6>
  40304e:	4622      	mov	r2, r4
  403050:	2710      	movs	r7, #16
  403052:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403056:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403058:	e004      	b.n	403064 <_svfprintf_r+0xd80>
  40305a:	f108 0808 	add.w	r8, r8, #8
  40305e:	3e10      	subs	r6, #16
  403060:	2e10      	cmp	r6, #16
  403062:	dda9      	ble.n	402fb8 <_svfprintf_r+0xcd4>
  403064:	3301      	adds	r3, #1
  403066:	3210      	adds	r2, #16
  403068:	2b07      	cmp	r3, #7
  40306a:	9227      	str	r2, [sp, #156]	; 0x9c
  40306c:	9326      	str	r3, [sp, #152]	; 0x98
  40306e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403072:	ddf2      	ble.n	40305a <_svfprintf_r+0xd76>
  403074:	aa25      	add	r2, sp, #148	; 0x94
  403076:	4621      	mov	r1, r4
  403078:	4658      	mov	r0, fp
  40307a:	f002 fa6f 	bl	40555c <__ssprint_r>
  40307e:	2800      	cmp	r0, #0
  403080:	f47f aa02 	bne.w	402488 <_svfprintf_r+0x1a4>
  403084:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403086:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403088:	46c8      	mov	r8, r9
  40308a:	e7e8      	b.n	40305e <_svfprintf_r+0xd7a>
  40308c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40308e:	9819      	ldr	r0, [sp, #100]	; 0x64
  403090:	991a      	ldr	r1, [sp, #104]	; 0x68
  403092:	f8c8 1000 	str.w	r1, [r8]
  403096:	3301      	adds	r3, #1
  403098:	4404      	add	r4, r0
  40309a:	2b07      	cmp	r3, #7
  40309c:	9427      	str	r4, [sp, #156]	; 0x9c
  40309e:	f8c8 0004 	str.w	r0, [r8, #4]
  4030a2:	9326      	str	r3, [sp, #152]	; 0x98
  4030a4:	f300 81f5 	bgt.w	403492 <_svfprintf_r+0x11ae>
  4030a8:	f108 0808 	add.w	r8, r8, #8
  4030ac:	e7ac      	b.n	403008 <_svfprintf_r+0xd24>
  4030ae:	9b07      	ldr	r3, [sp, #28]
  4030b0:	07da      	lsls	r2, r3, #31
  4030b2:	f53f adfe 	bmi.w	402cb2 <_svfprintf_r+0x9ce>
  4030b6:	3701      	adds	r7, #1
  4030b8:	3401      	adds	r4, #1
  4030ba:	2301      	movs	r3, #1
  4030bc:	2f07      	cmp	r7, #7
  4030be:	9427      	str	r4, [sp, #156]	; 0x9c
  4030c0:	9726      	str	r7, [sp, #152]	; 0x98
  4030c2:	f8c8 6000 	str.w	r6, [r8]
  4030c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4030ca:	f77f ae24 	ble.w	402d16 <_svfprintf_r+0xa32>
  4030ce:	e74a      	b.n	402f66 <_svfprintf_r+0xc82>
  4030d0:	aa25      	add	r2, sp, #148	; 0x94
  4030d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030d6:	f002 fa41 	bl	40555c <__ssprint_r>
  4030da:	2800      	cmp	r0, #0
  4030dc:	f47f a9d4 	bne.w	402488 <_svfprintf_r+0x1a4>
  4030e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030e2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030e4:	46c8      	mov	r8, r9
  4030e6:	e5f2      	b.n	402cce <_svfprintf_r+0x9ea>
  4030e8:	aa25      	add	r2, sp, #148	; 0x94
  4030ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030ee:	f002 fa35 	bl	40555c <__ssprint_r>
  4030f2:	2800      	cmp	r0, #0
  4030f4:	f47f a9c8 	bne.w	402488 <_svfprintf_r+0x1a4>
  4030f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030fa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030fc:	46c8      	mov	r8, r9
  4030fe:	e5f5      	b.n	402cec <_svfprintf_r+0xa08>
  403100:	464e      	mov	r6, r9
  403102:	f7ff b9ff 	b.w	402504 <_svfprintf_r+0x220>
  403106:	aa25      	add	r2, sp, #148	; 0x94
  403108:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40310a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40310c:	f002 fa26 	bl	40555c <__ssprint_r>
  403110:	2800      	cmp	r0, #0
  403112:	f47f a9b9 	bne.w	402488 <_svfprintf_r+0x1a4>
  403116:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403118:	46c8      	mov	r8, r9
  40311a:	f7ff ba74 	b.w	402606 <_svfprintf_r+0x322>
  40311e:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403120:	4622      	mov	r2, r4
  403122:	4620      	mov	r0, r4
  403124:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403126:	4623      	mov	r3, r4
  403128:	4621      	mov	r1, r4
  40312a:	f003 facd 	bl	4066c8 <__aeabi_dcmpun>
  40312e:	2800      	cmp	r0, #0
  403130:	f040 8286 	bne.w	403640 <_svfprintf_r+0x135c>
  403134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403136:	3301      	adds	r3, #1
  403138:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40313a:	f023 0320 	bic.w	r3, r3, #32
  40313e:	930e      	str	r3, [sp, #56]	; 0x38
  403140:	f000 81e2 	beq.w	403508 <_svfprintf_r+0x1224>
  403144:	2b47      	cmp	r3, #71	; 0x47
  403146:	f000 811e 	beq.w	403386 <_svfprintf_r+0x10a2>
  40314a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40314e:	9307      	str	r3, [sp, #28]
  403150:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403152:	1e1f      	subs	r7, r3, #0
  403154:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403156:	9308      	str	r3, [sp, #32]
  403158:	bfbb      	ittet	lt
  40315a:	463b      	movlt	r3, r7
  40315c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403160:	2300      	movge	r3, #0
  403162:	232d      	movlt	r3, #45	; 0x2d
  403164:	9310      	str	r3, [sp, #64]	; 0x40
  403166:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403168:	2b66      	cmp	r3, #102	; 0x66
  40316a:	f000 81bb 	beq.w	4034e4 <_svfprintf_r+0x1200>
  40316e:	2b46      	cmp	r3, #70	; 0x46
  403170:	f000 80df 	beq.w	403332 <_svfprintf_r+0x104e>
  403174:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403176:	9a08      	ldr	r2, [sp, #32]
  403178:	2b45      	cmp	r3, #69	; 0x45
  40317a:	bf0c      	ite	eq
  40317c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40317e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403180:	a823      	add	r0, sp, #140	; 0x8c
  403182:	a920      	add	r1, sp, #128	; 0x80
  403184:	bf08      	it	eq
  403186:	1c5d      	addeq	r5, r3, #1
  403188:	9004      	str	r0, [sp, #16]
  40318a:	9103      	str	r1, [sp, #12]
  40318c:	a81f      	add	r0, sp, #124	; 0x7c
  40318e:	2102      	movs	r1, #2
  403190:	463b      	mov	r3, r7
  403192:	9002      	str	r0, [sp, #8]
  403194:	9501      	str	r5, [sp, #4]
  403196:	9100      	str	r1, [sp, #0]
  403198:	980c      	ldr	r0, [sp, #48]	; 0x30
  40319a:	f000 fb6d 	bl	403878 <_dtoa_r>
  40319e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031a0:	2b67      	cmp	r3, #103	; 0x67
  4031a2:	4606      	mov	r6, r0
  4031a4:	f040 81e0 	bne.w	403568 <_svfprintf_r+0x1284>
  4031a8:	f01b 0f01 	tst.w	fp, #1
  4031ac:	f000 8246 	beq.w	40363c <_svfprintf_r+0x1358>
  4031b0:	1974      	adds	r4, r6, r5
  4031b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4031b4:	9808      	ldr	r0, [sp, #32]
  4031b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4031b8:	4639      	mov	r1, r7
  4031ba:	f003 fa53 	bl	406664 <__aeabi_dcmpeq>
  4031be:	2800      	cmp	r0, #0
  4031c0:	f040 8165 	bne.w	40348e <_svfprintf_r+0x11aa>
  4031c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031c6:	42a3      	cmp	r3, r4
  4031c8:	d206      	bcs.n	4031d8 <_svfprintf_r+0xef4>
  4031ca:	2130      	movs	r1, #48	; 0x30
  4031cc:	1c5a      	adds	r2, r3, #1
  4031ce:	9223      	str	r2, [sp, #140]	; 0x8c
  4031d0:	7019      	strb	r1, [r3, #0]
  4031d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031d4:	429c      	cmp	r4, r3
  4031d6:	d8f9      	bhi.n	4031cc <_svfprintf_r+0xee8>
  4031d8:	1b9b      	subs	r3, r3, r6
  4031da:	9313      	str	r3, [sp, #76]	; 0x4c
  4031dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031de:	2b47      	cmp	r3, #71	; 0x47
  4031e0:	f000 80e9 	beq.w	4033b6 <_svfprintf_r+0x10d2>
  4031e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031e6:	2b65      	cmp	r3, #101	; 0x65
  4031e8:	f340 81cd 	ble.w	403586 <_svfprintf_r+0x12a2>
  4031ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031ee:	2b66      	cmp	r3, #102	; 0x66
  4031f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031f2:	9312      	str	r3, [sp, #72]	; 0x48
  4031f4:	f000 819e 	beq.w	403534 <_svfprintf_r+0x1250>
  4031f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031fc:	4619      	mov	r1, r3
  4031fe:	4291      	cmp	r1, r2
  403200:	f300 818a 	bgt.w	403518 <_svfprintf_r+0x1234>
  403204:	f01b 0f01 	tst.w	fp, #1
  403208:	f040 8213 	bne.w	403632 <_svfprintf_r+0x134e>
  40320c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403210:	9308      	str	r3, [sp, #32]
  403212:	2367      	movs	r3, #103	; 0x67
  403214:	920e      	str	r2, [sp, #56]	; 0x38
  403216:	9311      	str	r3, [sp, #68]	; 0x44
  403218:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40321a:	2b00      	cmp	r3, #0
  40321c:	f040 80c4 	bne.w	4033a8 <_svfprintf_r+0x10c4>
  403220:	930a      	str	r3, [sp, #40]	; 0x28
  403222:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403226:	f7ff b975 	b.w	402514 <_svfprintf_r+0x230>
  40322a:	4635      	mov	r5, r6
  40322c:	460c      	mov	r4, r1
  40322e:	4646      	mov	r6, r8
  403230:	4690      	mov	r8, r2
  403232:	3301      	adds	r3, #1
  403234:	443c      	add	r4, r7
  403236:	2b07      	cmp	r3, #7
  403238:	9427      	str	r4, [sp, #156]	; 0x9c
  40323a:	9326      	str	r3, [sp, #152]	; 0x98
  40323c:	e888 00a0 	stmia.w	r8, {r5, r7}
  403240:	f73f aed1 	bgt.w	402fe6 <_svfprintf_r+0xd02>
  403244:	f108 0808 	add.w	r8, r8, #8
  403248:	e6d7      	b.n	402ffa <_svfprintf_r+0xd16>
  40324a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40324c:	6813      	ldr	r3, [r2, #0]
  40324e:	3204      	adds	r2, #4
  403250:	920f      	str	r2, [sp, #60]	; 0x3c
  403252:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403254:	601a      	str	r2, [r3, #0]
  403256:	f7ff b86c 	b.w	402332 <_svfprintf_r+0x4e>
  40325a:	aa25      	add	r2, sp, #148	; 0x94
  40325c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40325e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403260:	f002 f97c 	bl	40555c <__ssprint_r>
  403264:	2800      	cmp	r0, #0
  403266:	f47f a90f 	bne.w	402488 <_svfprintf_r+0x1a4>
  40326a:	46c8      	mov	r8, r9
  40326c:	e48d      	b.n	402b8a <_svfprintf_r+0x8a6>
  40326e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403270:	4a27      	ldr	r2, [pc, #156]	; (403310 <_svfprintf_r+0x102c>)
  403272:	f8c8 2000 	str.w	r2, [r8]
  403276:	3301      	adds	r3, #1
  403278:	3401      	adds	r4, #1
  40327a:	2201      	movs	r2, #1
  40327c:	2b07      	cmp	r3, #7
  40327e:	9427      	str	r4, [sp, #156]	; 0x9c
  403280:	9326      	str	r3, [sp, #152]	; 0x98
  403282:	f8c8 2004 	str.w	r2, [r8, #4]
  403286:	dc72      	bgt.n	40336e <_svfprintf_r+0x108a>
  403288:	f108 0808 	add.w	r8, r8, #8
  40328c:	b929      	cbnz	r1, 40329a <_svfprintf_r+0xfb6>
  40328e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403290:	b91b      	cbnz	r3, 40329a <_svfprintf_r+0xfb6>
  403292:	9b07      	ldr	r3, [sp, #28]
  403294:	07d8      	lsls	r0, r3, #31
  403296:	f57f aa05 	bpl.w	4026a4 <_svfprintf_r+0x3c0>
  40329a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40329c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40329e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4032a0:	f8c8 2000 	str.w	r2, [r8]
  4032a4:	3301      	adds	r3, #1
  4032a6:	4602      	mov	r2, r0
  4032a8:	4422      	add	r2, r4
  4032aa:	2b07      	cmp	r3, #7
  4032ac:	9227      	str	r2, [sp, #156]	; 0x9c
  4032ae:	f8c8 0004 	str.w	r0, [r8, #4]
  4032b2:	9326      	str	r3, [sp, #152]	; 0x98
  4032b4:	f300 818d 	bgt.w	4035d2 <_svfprintf_r+0x12ee>
  4032b8:	f108 0808 	add.w	r8, r8, #8
  4032bc:	2900      	cmp	r1, #0
  4032be:	f2c0 8165 	blt.w	40358c <_svfprintf_r+0x12a8>
  4032c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4032c4:	f8c8 6000 	str.w	r6, [r8]
  4032c8:	3301      	adds	r3, #1
  4032ca:	188c      	adds	r4, r1, r2
  4032cc:	2b07      	cmp	r3, #7
  4032ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4032d0:	9326      	str	r3, [sp, #152]	; 0x98
  4032d2:	f8c8 1004 	str.w	r1, [r8, #4]
  4032d6:	f77f a9e3 	ble.w	4026a0 <_svfprintf_r+0x3bc>
  4032da:	e52b      	b.n	402d34 <_svfprintf_r+0xa50>
  4032dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032de:	9909      	ldr	r1, [sp, #36]	; 0x24
  4032e0:	6813      	ldr	r3, [r2, #0]
  4032e2:	17cd      	asrs	r5, r1, #31
  4032e4:	4608      	mov	r0, r1
  4032e6:	3204      	adds	r2, #4
  4032e8:	4629      	mov	r1, r5
  4032ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4032ec:	e9c3 0100 	strd	r0, r1, [r3]
  4032f0:	f7ff b81f 	b.w	402332 <_svfprintf_r+0x4e>
  4032f4:	aa25      	add	r2, sp, #148	; 0x94
  4032f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032fa:	f002 f92f 	bl	40555c <__ssprint_r>
  4032fe:	2800      	cmp	r0, #0
  403300:	f47f a8c2 	bne.w	402488 <_svfprintf_r+0x1a4>
  403304:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403306:	46c8      	mov	r8, r9
  403308:	e458      	b.n	402bbc <_svfprintf_r+0x8d8>
  40330a:	bf00      	nop
  40330c:	004067b0 	.word	0x004067b0
  403310:	0040679c 	.word	0x0040679c
  403314:	2140      	movs	r1, #64	; 0x40
  403316:	980c      	ldr	r0, [sp, #48]	; 0x30
  403318:	f001 fa00 	bl	40471c <_malloc_r>
  40331c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40331e:	6010      	str	r0, [r2, #0]
  403320:	6110      	str	r0, [r2, #16]
  403322:	2800      	cmp	r0, #0
  403324:	f000 81ec 	beq.w	403700 <_svfprintf_r+0x141c>
  403328:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40332a:	2340      	movs	r3, #64	; 0x40
  40332c:	6153      	str	r3, [r2, #20]
  40332e:	f7fe bff0 	b.w	402312 <_svfprintf_r+0x2e>
  403332:	a823      	add	r0, sp, #140	; 0x8c
  403334:	a920      	add	r1, sp, #128	; 0x80
  403336:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403338:	9004      	str	r0, [sp, #16]
  40333a:	9103      	str	r1, [sp, #12]
  40333c:	a81f      	add	r0, sp, #124	; 0x7c
  40333e:	2103      	movs	r1, #3
  403340:	9002      	str	r0, [sp, #8]
  403342:	9a08      	ldr	r2, [sp, #32]
  403344:	9401      	str	r4, [sp, #4]
  403346:	463b      	mov	r3, r7
  403348:	9100      	str	r1, [sp, #0]
  40334a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40334c:	f000 fa94 	bl	403878 <_dtoa_r>
  403350:	4625      	mov	r5, r4
  403352:	4606      	mov	r6, r0
  403354:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403356:	2b46      	cmp	r3, #70	; 0x46
  403358:	eb06 0405 	add.w	r4, r6, r5
  40335c:	f47f af29 	bne.w	4031b2 <_svfprintf_r+0xece>
  403360:	7833      	ldrb	r3, [r6, #0]
  403362:	2b30      	cmp	r3, #48	; 0x30
  403364:	f000 8172 	beq.w	40364c <_svfprintf_r+0x1368>
  403368:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40336a:	442c      	add	r4, r5
  40336c:	e721      	b.n	4031b2 <_svfprintf_r+0xece>
  40336e:	aa25      	add	r2, sp, #148	; 0x94
  403370:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403372:	980c      	ldr	r0, [sp, #48]	; 0x30
  403374:	f002 f8f2 	bl	40555c <__ssprint_r>
  403378:	2800      	cmp	r0, #0
  40337a:	f47f a885 	bne.w	402488 <_svfprintf_r+0x1a4>
  40337e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403380:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403382:	46c8      	mov	r8, r9
  403384:	e782      	b.n	40328c <_svfprintf_r+0xfa8>
  403386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403388:	2b00      	cmp	r3, #0
  40338a:	bf08      	it	eq
  40338c:	2301      	moveq	r3, #1
  40338e:	930a      	str	r3, [sp, #40]	; 0x28
  403390:	e6db      	b.n	40314a <_svfprintf_r+0xe66>
  403392:	4630      	mov	r0, r6
  403394:	940a      	str	r4, [sp, #40]	; 0x28
  403396:	f002 f873 	bl	405480 <strlen>
  40339a:	950f      	str	r5, [sp, #60]	; 0x3c
  40339c:	900e      	str	r0, [sp, #56]	; 0x38
  40339e:	f8cd b01c 	str.w	fp, [sp, #28]
  4033a2:	4603      	mov	r3, r0
  4033a4:	f7ff b9fb 	b.w	40279e <_svfprintf_r+0x4ba>
  4033a8:	272d      	movs	r7, #45	; 0x2d
  4033aa:	2300      	movs	r3, #0
  4033ac:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4033b0:	930a      	str	r3, [sp, #40]	; 0x28
  4033b2:	f7ff b8b0 	b.w	402516 <_svfprintf_r+0x232>
  4033b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033b8:	9312      	str	r3, [sp, #72]	; 0x48
  4033ba:	461a      	mov	r2, r3
  4033bc:	3303      	adds	r3, #3
  4033be:	db04      	blt.n	4033ca <_svfprintf_r+0x10e6>
  4033c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033c2:	4619      	mov	r1, r3
  4033c4:	4291      	cmp	r1, r2
  4033c6:	f6bf af17 	bge.w	4031f8 <_svfprintf_r+0xf14>
  4033ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033cc:	3b02      	subs	r3, #2
  4033ce:	9311      	str	r3, [sp, #68]	; 0x44
  4033d0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4033d4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4033d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033da:	3b01      	subs	r3, #1
  4033dc:	2b00      	cmp	r3, #0
  4033de:	931f      	str	r3, [sp, #124]	; 0x7c
  4033e0:	bfbd      	ittte	lt
  4033e2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4033e4:	f1c3 0301 	rsblt	r3, r3, #1
  4033e8:	222d      	movlt	r2, #45	; 0x2d
  4033ea:	222b      	movge	r2, #43	; 0x2b
  4033ec:	2b09      	cmp	r3, #9
  4033ee:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4033f2:	f340 8116 	ble.w	403622 <_svfprintf_r+0x133e>
  4033f6:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4033fa:	4620      	mov	r0, r4
  4033fc:	4dad      	ldr	r5, [pc, #692]	; (4036b4 <_svfprintf_r+0x13d0>)
  4033fe:	e000      	b.n	403402 <_svfprintf_r+0x111e>
  403400:	4610      	mov	r0, r2
  403402:	fb85 1203 	smull	r1, r2, r5, r3
  403406:	17d9      	asrs	r1, r3, #31
  403408:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40340c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403410:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403414:	3230      	adds	r2, #48	; 0x30
  403416:	2909      	cmp	r1, #9
  403418:	f800 2c01 	strb.w	r2, [r0, #-1]
  40341c:	460b      	mov	r3, r1
  40341e:	f100 32ff 	add.w	r2, r0, #4294967295
  403422:	dced      	bgt.n	403400 <_svfprintf_r+0x111c>
  403424:	3330      	adds	r3, #48	; 0x30
  403426:	3802      	subs	r0, #2
  403428:	b2d9      	uxtb	r1, r3
  40342a:	4284      	cmp	r4, r0
  40342c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403430:	f240 815f 	bls.w	4036f2 <_svfprintf_r+0x140e>
  403434:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403438:	4613      	mov	r3, r2
  40343a:	e001      	b.n	403440 <_svfprintf_r+0x115c>
  40343c:	f813 1b01 	ldrb.w	r1, [r3], #1
  403440:	f800 1b01 	strb.w	r1, [r0], #1
  403444:	42a3      	cmp	r3, r4
  403446:	d1f9      	bne.n	40343c <_svfprintf_r+0x1158>
  403448:	3301      	adds	r3, #1
  40344a:	1a9b      	subs	r3, r3, r2
  40344c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403450:	4413      	add	r3, r2
  403452:	aa21      	add	r2, sp, #132	; 0x84
  403454:	1a9b      	subs	r3, r3, r2
  403456:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403458:	931b      	str	r3, [sp, #108]	; 0x6c
  40345a:	2a01      	cmp	r2, #1
  40345c:	4413      	add	r3, r2
  40345e:	930e      	str	r3, [sp, #56]	; 0x38
  403460:	f340 8113 	ble.w	40368a <_svfprintf_r+0x13a6>
  403464:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403466:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403468:	4413      	add	r3, r2
  40346a:	930e      	str	r3, [sp, #56]	; 0x38
  40346c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403470:	9308      	str	r3, [sp, #32]
  403472:	2300      	movs	r3, #0
  403474:	9312      	str	r3, [sp, #72]	; 0x48
  403476:	e6cf      	b.n	403218 <_svfprintf_r+0xf34>
  403478:	aa25      	add	r2, sp, #148	; 0x94
  40347a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40347c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40347e:	f002 f86d 	bl	40555c <__ssprint_r>
  403482:	2800      	cmp	r0, #0
  403484:	f47f a800 	bne.w	402488 <_svfprintf_r+0x1a4>
  403488:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40348a:	46c8      	mov	r8, r9
  40348c:	e4d6      	b.n	402e3c <_svfprintf_r+0xb58>
  40348e:	4623      	mov	r3, r4
  403490:	e6a2      	b.n	4031d8 <_svfprintf_r+0xef4>
  403492:	aa25      	add	r2, sp, #148	; 0x94
  403494:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403496:	980c      	ldr	r0, [sp, #48]	; 0x30
  403498:	f002 f860 	bl	40555c <__ssprint_r>
  40349c:	2800      	cmp	r0, #0
  40349e:	f47e aff3 	bne.w	402488 <_svfprintf_r+0x1a4>
  4034a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4034a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034a6:	46c8      	mov	r8, r9
  4034a8:	e5ae      	b.n	403008 <_svfprintf_r+0xd24>
  4034aa:	aa25      	add	r2, sp, #148	; 0x94
  4034ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034b0:	f002 f854 	bl	40555c <__ssprint_r>
  4034b4:	2800      	cmp	r0, #0
  4034b6:	f47e afe7 	bne.w	402488 <_svfprintf_r+0x1a4>
  4034ba:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4034bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034c0:	1a9a      	subs	r2, r3, r2
  4034c2:	46c8      	mov	r8, r9
  4034c4:	e5b8      	b.n	403038 <_svfprintf_r+0xd54>
  4034c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034c8:	9612      	str	r6, [sp, #72]	; 0x48
  4034ca:	2b06      	cmp	r3, #6
  4034cc:	bf28      	it	cs
  4034ce:	2306      	movcs	r3, #6
  4034d0:	960a      	str	r6, [sp, #40]	; 0x28
  4034d2:	4637      	mov	r7, r6
  4034d4:	9308      	str	r3, [sp, #32]
  4034d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4034d8:	f8cd b01c 	str.w	fp, [sp, #28]
  4034dc:	930e      	str	r3, [sp, #56]	; 0x38
  4034de:	4e76      	ldr	r6, [pc, #472]	; (4036b8 <_svfprintf_r+0x13d4>)
  4034e0:	f7ff b818 	b.w	402514 <_svfprintf_r+0x230>
  4034e4:	a823      	add	r0, sp, #140	; 0x8c
  4034e6:	a920      	add	r1, sp, #128	; 0x80
  4034e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4034ea:	9004      	str	r0, [sp, #16]
  4034ec:	9103      	str	r1, [sp, #12]
  4034ee:	a81f      	add	r0, sp, #124	; 0x7c
  4034f0:	2103      	movs	r1, #3
  4034f2:	9002      	str	r0, [sp, #8]
  4034f4:	9a08      	ldr	r2, [sp, #32]
  4034f6:	9501      	str	r5, [sp, #4]
  4034f8:	463b      	mov	r3, r7
  4034fa:	9100      	str	r1, [sp, #0]
  4034fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034fe:	f000 f9bb 	bl	403878 <_dtoa_r>
  403502:	4606      	mov	r6, r0
  403504:	1944      	adds	r4, r0, r5
  403506:	e72b      	b.n	403360 <_svfprintf_r+0x107c>
  403508:	2306      	movs	r3, #6
  40350a:	930a      	str	r3, [sp, #40]	; 0x28
  40350c:	e61d      	b.n	40314a <_svfprintf_r+0xe66>
  40350e:	272d      	movs	r7, #45	; 0x2d
  403510:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403514:	f7ff bace 	b.w	402ab4 <_svfprintf_r+0x7d0>
  403518:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40351a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40351c:	4413      	add	r3, r2
  40351e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403520:	930e      	str	r3, [sp, #56]	; 0x38
  403522:	2a00      	cmp	r2, #0
  403524:	f340 80aa 	ble.w	40367c <_svfprintf_r+0x1398>
  403528:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40352c:	9308      	str	r3, [sp, #32]
  40352e:	2367      	movs	r3, #103	; 0x67
  403530:	9311      	str	r3, [sp, #68]	; 0x44
  403532:	e671      	b.n	403218 <_svfprintf_r+0xf34>
  403534:	2b00      	cmp	r3, #0
  403536:	f340 80b2 	ble.w	40369e <_svfprintf_r+0x13ba>
  40353a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40353c:	2a00      	cmp	r2, #0
  40353e:	f040 8093 	bne.w	403668 <_svfprintf_r+0x1384>
  403542:	f01b 0f01 	tst.w	fp, #1
  403546:	f040 808f 	bne.w	403668 <_svfprintf_r+0x1384>
  40354a:	9308      	str	r3, [sp, #32]
  40354c:	930e      	str	r3, [sp, #56]	; 0x38
  40354e:	e663      	b.n	403218 <_svfprintf_r+0xf34>
  403550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403552:	9308      	str	r3, [sp, #32]
  403554:	930e      	str	r3, [sp, #56]	; 0x38
  403556:	900a      	str	r0, [sp, #40]	; 0x28
  403558:	950f      	str	r5, [sp, #60]	; 0x3c
  40355a:	f8cd b01c 	str.w	fp, [sp, #28]
  40355e:	9012      	str	r0, [sp, #72]	; 0x48
  403560:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403564:	f7fe bfd6 	b.w	402514 <_svfprintf_r+0x230>
  403568:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40356a:	2b47      	cmp	r3, #71	; 0x47
  40356c:	f47f ae20 	bne.w	4031b0 <_svfprintf_r+0xecc>
  403570:	f01b 0f01 	tst.w	fp, #1
  403574:	f47f aeee 	bne.w	403354 <_svfprintf_r+0x1070>
  403578:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40357a:	1b9b      	subs	r3, r3, r6
  40357c:	9313      	str	r3, [sp, #76]	; 0x4c
  40357e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403580:	2b47      	cmp	r3, #71	; 0x47
  403582:	f43f af18 	beq.w	4033b6 <_svfprintf_r+0x10d2>
  403586:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403588:	9312      	str	r3, [sp, #72]	; 0x48
  40358a:	e721      	b.n	4033d0 <_svfprintf_r+0x10ec>
  40358c:	424f      	negs	r7, r1
  40358e:	3110      	adds	r1, #16
  403590:	4d4a      	ldr	r5, [pc, #296]	; (4036bc <_svfprintf_r+0x13d8>)
  403592:	da2f      	bge.n	4035f4 <_svfprintf_r+0x1310>
  403594:	2410      	movs	r4, #16
  403596:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40359a:	e004      	b.n	4035a6 <_svfprintf_r+0x12c2>
  40359c:	f108 0808 	add.w	r8, r8, #8
  4035a0:	3f10      	subs	r7, #16
  4035a2:	2f10      	cmp	r7, #16
  4035a4:	dd26      	ble.n	4035f4 <_svfprintf_r+0x1310>
  4035a6:	3301      	adds	r3, #1
  4035a8:	3210      	adds	r2, #16
  4035aa:	2b07      	cmp	r3, #7
  4035ac:	9227      	str	r2, [sp, #156]	; 0x9c
  4035ae:	9326      	str	r3, [sp, #152]	; 0x98
  4035b0:	f8c8 5000 	str.w	r5, [r8]
  4035b4:	f8c8 4004 	str.w	r4, [r8, #4]
  4035b8:	ddf0      	ble.n	40359c <_svfprintf_r+0x12b8>
  4035ba:	aa25      	add	r2, sp, #148	; 0x94
  4035bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035be:	4658      	mov	r0, fp
  4035c0:	f001 ffcc 	bl	40555c <__ssprint_r>
  4035c4:	2800      	cmp	r0, #0
  4035c6:	f47e af5f 	bne.w	402488 <_svfprintf_r+0x1a4>
  4035ca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035ce:	46c8      	mov	r8, r9
  4035d0:	e7e6      	b.n	4035a0 <_svfprintf_r+0x12bc>
  4035d2:	aa25      	add	r2, sp, #148	; 0x94
  4035d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035d8:	f001 ffc0 	bl	40555c <__ssprint_r>
  4035dc:	2800      	cmp	r0, #0
  4035de:	f47e af53 	bne.w	402488 <_svfprintf_r+0x1a4>
  4035e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4035e4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035e8:	46c8      	mov	r8, r9
  4035ea:	e667      	b.n	4032bc <_svfprintf_r+0xfd8>
  4035ec:	2000      	movs	r0, #0
  4035ee:	900a      	str	r0, [sp, #40]	; 0x28
  4035f0:	f7fe bed2 	b.w	402398 <_svfprintf_r+0xb4>
  4035f4:	3301      	adds	r3, #1
  4035f6:	443a      	add	r2, r7
  4035f8:	2b07      	cmp	r3, #7
  4035fa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4035fe:	9227      	str	r2, [sp, #156]	; 0x9c
  403600:	9326      	str	r3, [sp, #152]	; 0x98
  403602:	f108 0808 	add.w	r8, r8, #8
  403606:	f77f ae5c 	ble.w	4032c2 <_svfprintf_r+0xfde>
  40360a:	aa25      	add	r2, sp, #148	; 0x94
  40360c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40360e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403610:	f001 ffa4 	bl	40555c <__ssprint_r>
  403614:	2800      	cmp	r0, #0
  403616:	f47e af37 	bne.w	402488 <_svfprintf_r+0x1a4>
  40361a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40361c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40361e:	46c8      	mov	r8, r9
  403620:	e64f      	b.n	4032c2 <_svfprintf_r+0xfde>
  403622:	3330      	adds	r3, #48	; 0x30
  403624:	2230      	movs	r2, #48	; 0x30
  403626:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40362a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40362e:	ab22      	add	r3, sp, #136	; 0x88
  403630:	e70f      	b.n	403452 <_svfprintf_r+0x116e>
  403632:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403634:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403636:	4413      	add	r3, r2
  403638:	930e      	str	r3, [sp, #56]	; 0x38
  40363a:	e775      	b.n	403528 <_svfprintf_r+0x1244>
  40363c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40363e:	e5cb      	b.n	4031d8 <_svfprintf_r+0xef4>
  403640:	4e1f      	ldr	r6, [pc, #124]	; (4036c0 <_svfprintf_r+0x13dc>)
  403642:	4b20      	ldr	r3, [pc, #128]	; (4036c4 <_svfprintf_r+0x13e0>)
  403644:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403648:	f7ff ba36 	b.w	402ab8 <_svfprintf_r+0x7d4>
  40364c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40364e:	9808      	ldr	r0, [sp, #32]
  403650:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403652:	4639      	mov	r1, r7
  403654:	f003 f806 	bl	406664 <__aeabi_dcmpeq>
  403658:	2800      	cmp	r0, #0
  40365a:	f47f ae85 	bne.w	403368 <_svfprintf_r+0x1084>
  40365e:	f1c5 0501 	rsb	r5, r5, #1
  403662:	951f      	str	r5, [sp, #124]	; 0x7c
  403664:	442c      	add	r4, r5
  403666:	e5a4      	b.n	4031b2 <_svfprintf_r+0xece>
  403668:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40366a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40366c:	4413      	add	r3, r2
  40366e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403670:	441a      	add	r2, r3
  403672:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403676:	920e      	str	r2, [sp, #56]	; 0x38
  403678:	9308      	str	r3, [sp, #32]
  40367a:	e5cd      	b.n	403218 <_svfprintf_r+0xf34>
  40367c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40367e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403680:	f1c3 0301 	rsb	r3, r3, #1
  403684:	441a      	add	r2, r3
  403686:	4613      	mov	r3, r2
  403688:	e7d6      	b.n	403638 <_svfprintf_r+0x1354>
  40368a:	f01b 0301 	ands.w	r3, fp, #1
  40368e:	9312      	str	r3, [sp, #72]	; 0x48
  403690:	f47f aee8 	bne.w	403464 <_svfprintf_r+0x1180>
  403694:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403696:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40369a:	9308      	str	r3, [sp, #32]
  40369c:	e5bc      	b.n	403218 <_svfprintf_r+0xf34>
  40369e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036a0:	b913      	cbnz	r3, 4036a8 <_svfprintf_r+0x13c4>
  4036a2:	f01b 0f01 	tst.w	fp, #1
  4036a6:	d002      	beq.n	4036ae <_svfprintf_r+0x13ca>
  4036a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036aa:	3301      	adds	r3, #1
  4036ac:	e7df      	b.n	40366e <_svfprintf_r+0x138a>
  4036ae:	2301      	movs	r3, #1
  4036b0:	e74b      	b.n	40354a <_svfprintf_r+0x1266>
  4036b2:	bf00      	nop
  4036b4:	66666667 	.word	0x66666667
  4036b8:	00406794 	.word	0x00406794
  4036bc:	004067b0 	.word	0x004067b0
  4036c0:	00406768 	.word	0x00406768
  4036c4:	00406764 	.word	0x00406764
  4036c8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4036ca:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4036ce:	6828      	ldr	r0, [r5, #0]
  4036d0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4036d4:	900a      	str	r0, [sp, #40]	; 0x28
  4036d6:	4628      	mov	r0, r5
  4036d8:	3004      	adds	r0, #4
  4036da:	46a2      	mov	sl, r4
  4036dc:	900f      	str	r0, [sp, #60]	; 0x3c
  4036de:	f7fe be59 	b.w	402394 <_svfprintf_r+0xb0>
  4036e2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036e6:	f7ff b86f 	b.w	4027c8 <_svfprintf_r+0x4e4>
  4036ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036ee:	f7ff ba1c 	b.w	402b2a <_svfprintf_r+0x846>
  4036f2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4036f6:	e6ac      	b.n	403452 <_svfprintf_r+0x116e>
  4036f8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036fc:	f7ff b8f3 	b.w	4028e6 <_svfprintf_r+0x602>
  403700:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403702:	230c      	movs	r3, #12
  403704:	6013      	str	r3, [r2, #0]
  403706:	f04f 33ff 	mov.w	r3, #4294967295
  40370a:	9309      	str	r3, [sp, #36]	; 0x24
  40370c:	f7fe bec5 	b.w	40249a <_svfprintf_r+0x1b6>
  403710:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403714:	f7ff b9a2 	b.w	402a5c <_svfprintf_r+0x778>
  403718:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40371c:	f7ff b97e 	b.w	402a1c <_svfprintf_r+0x738>
  403720:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403724:	f7ff b961 	b.w	4029ea <_svfprintf_r+0x706>
  403728:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40372c:	f7ff b91a 	b.w	402964 <_svfprintf_r+0x680>

00403730 <register_fini>:
  403730:	4b02      	ldr	r3, [pc, #8]	; (40373c <register_fini+0xc>)
  403732:	b113      	cbz	r3, 40373a <register_fini+0xa>
  403734:	4802      	ldr	r0, [pc, #8]	; (403740 <register_fini+0x10>)
  403736:	f000 b805 	b.w	403744 <atexit>
  40373a:	4770      	bx	lr
  40373c:	00000000 	.word	0x00000000
  403740:	004046cd 	.word	0x004046cd

00403744 <atexit>:
  403744:	2300      	movs	r3, #0
  403746:	4601      	mov	r1, r0
  403748:	461a      	mov	r2, r3
  40374a:	4618      	mov	r0, r3
  40374c:	f001 bf84 	b.w	405658 <__register_exitproc>

00403750 <quorem>:
  403750:	6902      	ldr	r2, [r0, #16]
  403752:	690b      	ldr	r3, [r1, #16]
  403754:	4293      	cmp	r3, r2
  403756:	f300 808d 	bgt.w	403874 <quorem+0x124>
  40375a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40375e:	f103 38ff 	add.w	r8, r3, #4294967295
  403762:	f101 0714 	add.w	r7, r1, #20
  403766:	f100 0b14 	add.w	fp, r0, #20
  40376a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40376e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403772:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403776:	b083      	sub	sp, #12
  403778:	3201      	adds	r2, #1
  40377a:	fbb3 f9f2 	udiv	r9, r3, r2
  40377e:	eb0b 0304 	add.w	r3, fp, r4
  403782:	9400      	str	r4, [sp, #0]
  403784:	eb07 0a04 	add.w	sl, r7, r4
  403788:	9301      	str	r3, [sp, #4]
  40378a:	f1b9 0f00 	cmp.w	r9, #0
  40378e:	d039      	beq.n	403804 <quorem+0xb4>
  403790:	2500      	movs	r5, #0
  403792:	462e      	mov	r6, r5
  403794:	46bc      	mov	ip, r7
  403796:	46de      	mov	lr, fp
  403798:	f85c 4b04 	ldr.w	r4, [ip], #4
  40379c:	f8de 3000 	ldr.w	r3, [lr]
  4037a0:	b2a2      	uxth	r2, r4
  4037a2:	fb09 5502 	mla	r5, r9, r2, r5
  4037a6:	0c22      	lsrs	r2, r4, #16
  4037a8:	0c2c      	lsrs	r4, r5, #16
  4037aa:	fb09 4202 	mla	r2, r9, r2, r4
  4037ae:	b2ad      	uxth	r5, r5
  4037b0:	1b75      	subs	r5, r6, r5
  4037b2:	b296      	uxth	r6, r2
  4037b4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4037b8:	fa15 f383 	uxtah	r3, r5, r3
  4037bc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4037c0:	b29b      	uxth	r3, r3
  4037c2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4037c6:	45e2      	cmp	sl, ip
  4037c8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4037cc:	f84e 3b04 	str.w	r3, [lr], #4
  4037d0:	ea4f 4626 	mov.w	r6, r6, asr #16
  4037d4:	d2e0      	bcs.n	403798 <quorem+0x48>
  4037d6:	9b00      	ldr	r3, [sp, #0]
  4037d8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4037dc:	b993      	cbnz	r3, 403804 <quorem+0xb4>
  4037de:	9c01      	ldr	r4, [sp, #4]
  4037e0:	1f23      	subs	r3, r4, #4
  4037e2:	459b      	cmp	fp, r3
  4037e4:	d20c      	bcs.n	403800 <quorem+0xb0>
  4037e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4037ea:	b94b      	cbnz	r3, 403800 <quorem+0xb0>
  4037ec:	f1a4 0308 	sub.w	r3, r4, #8
  4037f0:	e002      	b.n	4037f8 <quorem+0xa8>
  4037f2:	681a      	ldr	r2, [r3, #0]
  4037f4:	3b04      	subs	r3, #4
  4037f6:	b91a      	cbnz	r2, 403800 <quorem+0xb0>
  4037f8:	459b      	cmp	fp, r3
  4037fa:	f108 38ff 	add.w	r8, r8, #4294967295
  4037fe:	d3f8      	bcc.n	4037f2 <quorem+0xa2>
  403800:	f8c0 8010 	str.w	r8, [r0, #16]
  403804:	4604      	mov	r4, r0
  403806:	f001 fd27 	bl	405258 <__mcmp>
  40380a:	2800      	cmp	r0, #0
  40380c:	db2e      	blt.n	40386c <quorem+0x11c>
  40380e:	f109 0901 	add.w	r9, r9, #1
  403812:	465d      	mov	r5, fp
  403814:	2300      	movs	r3, #0
  403816:	f857 1b04 	ldr.w	r1, [r7], #4
  40381a:	6828      	ldr	r0, [r5, #0]
  40381c:	b28a      	uxth	r2, r1
  40381e:	1a9a      	subs	r2, r3, r2
  403820:	0c0b      	lsrs	r3, r1, #16
  403822:	fa12 f280 	uxtah	r2, r2, r0
  403826:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40382a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40382e:	b292      	uxth	r2, r2
  403830:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403834:	45ba      	cmp	sl, r7
  403836:	f845 2b04 	str.w	r2, [r5], #4
  40383a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40383e:	d2ea      	bcs.n	403816 <quorem+0xc6>
  403840:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403844:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403848:	b982      	cbnz	r2, 40386c <quorem+0x11c>
  40384a:	1f1a      	subs	r2, r3, #4
  40384c:	4593      	cmp	fp, r2
  40384e:	d20b      	bcs.n	403868 <quorem+0x118>
  403850:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403854:	b942      	cbnz	r2, 403868 <quorem+0x118>
  403856:	3b08      	subs	r3, #8
  403858:	e002      	b.n	403860 <quorem+0x110>
  40385a:	681a      	ldr	r2, [r3, #0]
  40385c:	3b04      	subs	r3, #4
  40385e:	b91a      	cbnz	r2, 403868 <quorem+0x118>
  403860:	459b      	cmp	fp, r3
  403862:	f108 38ff 	add.w	r8, r8, #4294967295
  403866:	d3f8      	bcc.n	40385a <quorem+0x10a>
  403868:	f8c4 8010 	str.w	r8, [r4, #16]
  40386c:	4648      	mov	r0, r9
  40386e:	b003      	add	sp, #12
  403870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403874:	2000      	movs	r0, #0
  403876:	4770      	bx	lr

00403878 <_dtoa_r>:
  403878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40387c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40387e:	b09b      	sub	sp, #108	; 0x6c
  403880:	4604      	mov	r4, r0
  403882:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403884:	4692      	mov	sl, r2
  403886:	469b      	mov	fp, r3
  403888:	b141      	cbz	r1, 40389c <_dtoa_r+0x24>
  40388a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40388c:	604a      	str	r2, [r1, #4]
  40388e:	2301      	movs	r3, #1
  403890:	4093      	lsls	r3, r2
  403892:	608b      	str	r3, [r1, #8]
  403894:	f001 fb08 	bl	404ea8 <_Bfree>
  403898:	2300      	movs	r3, #0
  40389a:	6423      	str	r3, [r4, #64]	; 0x40
  40389c:	f1bb 0f00 	cmp.w	fp, #0
  4038a0:	465d      	mov	r5, fp
  4038a2:	db35      	blt.n	403910 <_dtoa_r+0x98>
  4038a4:	2300      	movs	r3, #0
  4038a6:	6033      	str	r3, [r6, #0]
  4038a8:	4b9d      	ldr	r3, [pc, #628]	; (403b20 <_dtoa_r+0x2a8>)
  4038aa:	43ab      	bics	r3, r5
  4038ac:	d015      	beq.n	4038da <_dtoa_r+0x62>
  4038ae:	4650      	mov	r0, sl
  4038b0:	4659      	mov	r1, fp
  4038b2:	2200      	movs	r2, #0
  4038b4:	2300      	movs	r3, #0
  4038b6:	f002 fed5 	bl	406664 <__aeabi_dcmpeq>
  4038ba:	4680      	mov	r8, r0
  4038bc:	2800      	cmp	r0, #0
  4038be:	d02d      	beq.n	40391c <_dtoa_r+0xa4>
  4038c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038c2:	2301      	movs	r3, #1
  4038c4:	6013      	str	r3, [r2, #0]
  4038c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038c8:	2b00      	cmp	r3, #0
  4038ca:	f000 80bd 	beq.w	403a48 <_dtoa_r+0x1d0>
  4038ce:	4895      	ldr	r0, [pc, #596]	; (403b24 <_dtoa_r+0x2ac>)
  4038d0:	6018      	str	r0, [r3, #0]
  4038d2:	3801      	subs	r0, #1
  4038d4:	b01b      	add	sp, #108	; 0x6c
  4038d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038da:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038dc:	f242 730f 	movw	r3, #9999	; 0x270f
  4038e0:	6013      	str	r3, [r2, #0]
  4038e2:	f1ba 0f00 	cmp.w	sl, #0
  4038e6:	d10d      	bne.n	403904 <_dtoa_r+0x8c>
  4038e8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4038ec:	b955      	cbnz	r5, 403904 <_dtoa_r+0x8c>
  4038ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038f0:	488d      	ldr	r0, [pc, #564]	; (403b28 <_dtoa_r+0x2b0>)
  4038f2:	2b00      	cmp	r3, #0
  4038f4:	d0ee      	beq.n	4038d4 <_dtoa_r+0x5c>
  4038f6:	f100 0308 	add.w	r3, r0, #8
  4038fa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4038fc:	6013      	str	r3, [r2, #0]
  4038fe:	b01b      	add	sp, #108	; 0x6c
  403900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403904:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403906:	4889      	ldr	r0, [pc, #548]	; (403b2c <_dtoa_r+0x2b4>)
  403908:	2b00      	cmp	r3, #0
  40390a:	d0e3      	beq.n	4038d4 <_dtoa_r+0x5c>
  40390c:	1cc3      	adds	r3, r0, #3
  40390e:	e7f4      	b.n	4038fa <_dtoa_r+0x82>
  403910:	2301      	movs	r3, #1
  403912:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403916:	6033      	str	r3, [r6, #0]
  403918:	46ab      	mov	fp, r5
  40391a:	e7c5      	b.n	4038a8 <_dtoa_r+0x30>
  40391c:	aa18      	add	r2, sp, #96	; 0x60
  40391e:	ab19      	add	r3, sp, #100	; 0x64
  403920:	9201      	str	r2, [sp, #4]
  403922:	9300      	str	r3, [sp, #0]
  403924:	4652      	mov	r2, sl
  403926:	465b      	mov	r3, fp
  403928:	4620      	mov	r0, r4
  40392a:	f001 fd35 	bl	405398 <__d2b>
  40392e:	0d2b      	lsrs	r3, r5, #20
  403930:	4681      	mov	r9, r0
  403932:	d071      	beq.n	403a18 <_dtoa_r+0x1a0>
  403934:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403938:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40393c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40393e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403942:	4650      	mov	r0, sl
  403944:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403948:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40394c:	2200      	movs	r2, #0
  40394e:	4b78      	ldr	r3, [pc, #480]	; (403b30 <_dtoa_r+0x2b8>)
  403950:	f002 fa6c 	bl	405e2c <__aeabi_dsub>
  403954:	a36c      	add	r3, pc, #432	; (adr r3, 403b08 <_dtoa_r+0x290>)
  403956:	e9d3 2300 	ldrd	r2, r3, [r3]
  40395a:	f002 fc1b 	bl	406194 <__aeabi_dmul>
  40395e:	a36c      	add	r3, pc, #432	; (adr r3, 403b10 <_dtoa_r+0x298>)
  403960:	e9d3 2300 	ldrd	r2, r3, [r3]
  403964:	f002 fa64 	bl	405e30 <__adddf3>
  403968:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40396c:	4630      	mov	r0, r6
  40396e:	f002 fbab 	bl	4060c8 <__aeabi_i2d>
  403972:	a369      	add	r3, pc, #420	; (adr r3, 403b18 <_dtoa_r+0x2a0>)
  403974:	e9d3 2300 	ldrd	r2, r3, [r3]
  403978:	f002 fc0c 	bl	406194 <__aeabi_dmul>
  40397c:	4602      	mov	r2, r0
  40397e:	460b      	mov	r3, r1
  403980:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403984:	f002 fa54 	bl	405e30 <__adddf3>
  403988:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40398c:	f002 feb2 	bl	4066f4 <__aeabi_d2iz>
  403990:	2200      	movs	r2, #0
  403992:	9002      	str	r0, [sp, #8]
  403994:	2300      	movs	r3, #0
  403996:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40399a:	f002 fe6d 	bl	406678 <__aeabi_dcmplt>
  40399e:	2800      	cmp	r0, #0
  4039a0:	f040 8173 	bne.w	403c8a <_dtoa_r+0x412>
  4039a4:	9d02      	ldr	r5, [sp, #8]
  4039a6:	2d16      	cmp	r5, #22
  4039a8:	f200 815d 	bhi.w	403c66 <_dtoa_r+0x3ee>
  4039ac:	4b61      	ldr	r3, [pc, #388]	; (403b34 <_dtoa_r+0x2bc>)
  4039ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4039b2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4039b6:	4652      	mov	r2, sl
  4039b8:	465b      	mov	r3, fp
  4039ba:	f002 fe7b 	bl	4066b4 <__aeabi_dcmpgt>
  4039be:	2800      	cmp	r0, #0
  4039c0:	f000 81c5 	beq.w	403d4e <_dtoa_r+0x4d6>
  4039c4:	1e6b      	subs	r3, r5, #1
  4039c6:	9302      	str	r3, [sp, #8]
  4039c8:	2300      	movs	r3, #0
  4039ca:	930e      	str	r3, [sp, #56]	; 0x38
  4039cc:	1bbf      	subs	r7, r7, r6
  4039ce:	1e7b      	subs	r3, r7, #1
  4039d0:	9306      	str	r3, [sp, #24]
  4039d2:	f100 8154 	bmi.w	403c7e <_dtoa_r+0x406>
  4039d6:	2300      	movs	r3, #0
  4039d8:	9308      	str	r3, [sp, #32]
  4039da:	9b02      	ldr	r3, [sp, #8]
  4039dc:	2b00      	cmp	r3, #0
  4039de:	f2c0 8145 	blt.w	403c6c <_dtoa_r+0x3f4>
  4039e2:	9a06      	ldr	r2, [sp, #24]
  4039e4:	930d      	str	r3, [sp, #52]	; 0x34
  4039e6:	4611      	mov	r1, r2
  4039e8:	4419      	add	r1, r3
  4039ea:	2300      	movs	r3, #0
  4039ec:	9106      	str	r1, [sp, #24]
  4039ee:	930c      	str	r3, [sp, #48]	; 0x30
  4039f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039f2:	2b09      	cmp	r3, #9
  4039f4:	d82a      	bhi.n	403a4c <_dtoa_r+0x1d4>
  4039f6:	2b05      	cmp	r3, #5
  4039f8:	f340 865b 	ble.w	4046b2 <_dtoa_r+0xe3a>
  4039fc:	3b04      	subs	r3, #4
  4039fe:	9324      	str	r3, [sp, #144]	; 0x90
  403a00:	2500      	movs	r5, #0
  403a02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a04:	3b02      	subs	r3, #2
  403a06:	2b03      	cmp	r3, #3
  403a08:	f200 8642 	bhi.w	404690 <_dtoa_r+0xe18>
  403a0c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403a10:	02c903d4 	.word	0x02c903d4
  403a14:	046103df 	.word	0x046103df
  403a18:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a1a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403a1c:	443e      	add	r6, r7
  403a1e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403a22:	2b20      	cmp	r3, #32
  403a24:	f340 818e 	ble.w	403d44 <_dtoa_r+0x4cc>
  403a28:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403a2c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403a30:	409d      	lsls	r5, r3
  403a32:	fa2a f000 	lsr.w	r0, sl, r0
  403a36:	4328      	orrs	r0, r5
  403a38:	f002 fb36 	bl	4060a8 <__aeabi_ui2d>
  403a3c:	2301      	movs	r3, #1
  403a3e:	3e01      	subs	r6, #1
  403a40:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403a44:	9314      	str	r3, [sp, #80]	; 0x50
  403a46:	e781      	b.n	40394c <_dtoa_r+0xd4>
  403a48:	483b      	ldr	r0, [pc, #236]	; (403b38 <_dtoa_r+0x2c0>)
  403a4a:	e743      	b.n	4038d4 <_dtoa_r+0x5c>
  403a4c:	2100      	movs	r1, #0
  403a4e:	6461      	str	r1, [r4, #68]	; 0x44
  403a50:	4620      	mov	r0, r4
  403a52:	9125      	str	r1, [sp, #148]	; 0x94
  403a54:	f001 fa02 	bl	404e5c <_Balloc>
  403a58:	f04f 33ff 	mov.w	r3, #4294967295
  403a5c:	930a      	str	r3, [sp, #40]	; 0x28
  403a5e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a60:	930f      	str	r3, [sp, #60]	; 0x3c
  403a62:	2301      	movs	r3, #1
  403a64:	9004      	str	r0, [sp, #16]
  403a66:	6420      	str	r0, [r4, #64]	; 0x40
  403a68:	9224      	str	r2, [sp, #144]	; 0x90
  403a6a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403a6e:	2b00      	cmp	r3, #0
  403a70:	f2c0 80d9 	blt.w	403c26 <_dtoa_r+0x3ae>
  403a74:	9a02      	ldr	r2, [sp, #8]
  403a76:	2a0e      	cmp	r2, #14
  403a78:	f300 80d5 	bgt.w	403c26 <_dtoa_r+0x3ae>
  403a7c:	4b2d      	ldr	r3, [pc, #180]	; (403b34 <_dtoa_r+0x2bc>)
  403a7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a82:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a86:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403a8a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403a8c:	2b00      	cmp	r3, #0
  403a8e:	f2c0 83ba 	blt.w	404206 <_dtoa_r+0x98e>
  403a92:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403a96:	4650      	mov	r0, sl
  403a98:	462a      	mov	r2, r5
  403a9a:	4633      	mov	r3, r6
  403a9c:	4659      	mov	r1, fp
  403a9e:	f002 fca3 	bl	4063e8 <__aeabi_ddiv>
  403aa2:	f002 fe27 	bl	4066f4 <__aeabi_d2iz>
  403aa6:	4680      	mov	r8, r0
  403aa8:	f002 fb0e 	bl	4060c8 <__aeabi_i2d>
  403aac:	462a      	mov	r2, r5
  403aae:	4633      	mov	r3, r6
  403ab0:	f002 fb70 	bl	406194 <__aeabi_dmul>
  403ab4:	460b      	mov	r3, r1
  403ab6:	4602      	mov	r2, r0
  403ab8:	4659      	mov	r1, fp
  403aba:	4650      	mov	r0, sl
  403abc:	f002 f9b6 	bl	405e2c <__aeabi_dsub>
  403ac0:	9d04      	ldr	r5, [sp, #16]
  403ac2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403ac6:	702b      	strb	r3, [r5, #0]
  403ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aca:	2b01      	cmp	r3, #1
  403acc:	4606      	mov	r6, r0
  403ace:	460f      	mov	r7, r1
  403ad0:	f105 0501 	add.w	r5, r5, #1
  403ad4:	d068      	beq.n	403ba8 <_dtoa_r+0x330>
  403ad6:	2200      	movs	r2, #0
  403ad8:	4b18      	ldr	r3, [pc, #96]	; (403b3c <_dtoa_r+0x2c4>)
  403ada:	f002 fb5b 	bl	406194 <__aeabi_dmul>
  403ade:	2200      	movs	r2, #0
  403ae0:	2300      	movs	r3, #0
  403ae2:	4606      	mov	r6, r0
  403ae4:	460f      	mov	r7, r1
  403ae6:	f002 fdbd 	bl	406664 <__aeabi_dcmpeq>
  403aea:	2800      	cmp	r0, #0
  403aec:	f040 8088 	bne.w	403c00 <_dtoa_r+0x388>
  403af0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403af4:	f04f 0a00 	mov.w	sl, #0
  403af8:	f8df b040 	ldr.w	fp, [pc, #64]	; 403b3c <_dtoa_r+0x2c4>
  403afc:	940c      	str	r4, [sp, #48]	; 0x30
  403afe:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403b02:	e028      	b.n	403b56 <_dtoa_r+0x2de>
  403b04:	f3af 8000 	nop.w
  403b08:	636f4361 	.word	0x636f4361
  403b0c:	3fd287a7 	.word	0x3fd287a7
  403b10:	8b60c8b3 	.word	0x8b60c8b3
  403b14:	3fc68a28 	.word	0x3fc68a28
  403b18:	509f79fb 	.word	0x509f79fb
  403b1c:	3fd34413 	.word	0x3fd34413
  403b20:	7ff00000 	.word	0x7ff00000
  403b24:	0040679d 	.word	0x0040679d
  403b28:	004067c0 	.word	0x004067c0
  403b2c:	004067cc 	.word	0x004067cc
  403b30:	3ff80000 	.word	0x3ff80000
  403b34:	004067f8 	.word	0x004067f8
  403b38:	0040679c 	.word	0x0040679c
  403b3c:	40240000 	.word	0x40240000
  403b40:	f002 fb28 	bl	406194 <__aeabi_dmul>
  403b44:	2200      	movs	r2, #0
  403b46:	2300      	movs	r3, #0
  403b48:	4606      	mov	r6, r0
  403b4a:	460f      	mov	r7, r1
  403b4c:	f002 fd8a 	bl	406664 <__aeabi_dcmpeq>
  403b50:	2800      	cmp	r0, #0
  403b52:	f040 83c1 	bne.w	4042d8 <_dtoa_r+0xa60>
  403b56:	4642      	mov	r2, r8
  403b58:	464b      	mov	r3, r9
  403b5a:	4630      	mov	r0, r6
  403b5c:	4639      	mov	r1, r7
  403b5e:	f002 fc43 	bl	4063e8 <__aeabi_ddiv>
  403b62:	f002 fdc7 	bl	4066f4 <__aeabi_d2iz>
  403b66:	4604      	mov	r4, r0
  403b68:	f002 faae 	bl	4060c8 <__aeabi_i2d>
  403b6c:	4642      	mov	r2, r8
  403b6e:	464b      	mov	r3, r9
  403b70:	f002 fb10 	bl	406194 <__aeabi_dmul>
  403b74:	4602      	mov	r2, r0
  403b76:	460b      	mov	r3, r1
  403b78:	4630      	mov	r0, r6
  403b7a:	4639      	mov	r1, r7
  403b7c:	f002 f956 	bl	405e2c <__aeabi_dsub>
  403b80:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403b84:	9e04      	ldr	r6, [sp, #16]
  403b86:	f805 eb01 	strb.w	lr, [r5], #1
  403b8a:	eba5 0e06 	sub.w	lr, r5, r6
  403b8e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403b90:	45b6      	cmp	lr, r6
  403b92:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403b96:	4652      	mov	r2, sl
  403b98:	465b      	mov	r3, fp
  403b9a:	d1d1      	bne.n	403b40 <_dtoa_r+0x2c8>
  403b9c:	46a0      	mov	r8, r4
  403b9e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403ba2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ba4:	4606      	mov	r6, r0
  403ba6:	460f      	mov	r7, r1
  403ba8:	4632      	mov	r2, r6
  403baa:	463b      	mov	r3, r7
  403bac:	4630      	mov	r0, r6
  403bae:	4639      	mov	r1, r7
  403bb0:	f002 f93e 	bl	405e30 <__adddf3>
  403bb4:	4606      	mov	r6, r0
  403bb6:	460f      	mov	r7, r1
  403bb8:	4602      	mov	r2, r0
  403bba:	460b      	mov	r3, r1
  403bbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403bc0:	f002 fd5a 	bl	406678 <__aeabi_dcmplt>
  403bc4:	b948      	cbnz	r0, 403bda <_dtoa_r+0x362>
  403bc6:	4632      	mov	r2, r6
  403bc8:	463b      	mov	r3, r7
  403bca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403bce:	f002 fd49 	bl	406664 <__aeabi_dcmpeq>
  403bd2:	b1a8      	cbz	r0, 403c00 <_dtoa_r+0x388>
  403bd4:	f018 0f01 	tst.w	r8, #1
  403bd8:	d012      	beq.n	403c00 <_dtoa_r+0x388>
  403bda:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403bde:	9a04      	ldr	r2, [sp, #16]
  403be0:	1e6b      	subs	r3, r5, #1
  403be2:	e004      	b.n	403bee <_dtoa_r+0x376>
  403be4:	429a      	cmp	r2, r3
  403be6:	f000 8401 	beq.w	4043ec <_dtoa_r+0xb74>
  403bea:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403bee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403bf2:	f103 0501 	add.w	r5, r3, #1
  403bf6:	d0f5      	beq.n	403be4 <_dtoa_r+0x36c>
  403bf8:	f108 0801 	add.w	r8, r8, #1
  403bfc:	f883 8000 	strb.w	r8, [r3]
  403c00:	4649      	mov	r1, r9
  403c02:	4620      	mov	r0, r4
  403c04:	f001 f950 	bl	404ea8 <_Bfree>
  403c08:	2200      	movs	r2, #0
  403c0a:	9b02      	ldr	r3, [sp, #8]
  403c0c:	702a      	strb	r2, [r5, #0]
  403c0e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403c10:	3301      	adds	r3, #1
  403c12:	6013      	str	r3, [r2, #0]
  403c14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403c16:	2b00      	cmp	r3, #0
  403c18:	f000 839e 	beq.w	404358 <_dtoa_r+0xae0>
  403c1c:	9804      	ldr	r0, [sp, #16]
  403c1e:	601d      	str	r5, [r3, #0]
  403c20:	b01b      	add	sp, #108	; 0x6c
  403c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c28:	2a00      	cmp	r2, #0
  403c2a:	d03e      	beq.n	403caa <_dtoa_r+0x432>
  403c2c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c2e:	2a01      	cmp	r2, #1
  403c30:	f340 8311 	ble.w	404256 <_dtoa_r+0x9de>
  403c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c38:	1e5f      	subs	r7, r3, #1
  403c3a:	42ba      	cmp	r2, r7
  403c3c:	f2c0 838f 	blt.w	40435e <_dtoa_r+0xae6>
  403c40:	1bd7      	subs	r7, r2, r7
  403c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c44:	2b00      	cmp	r3, #0
  403c46:	f2c0 848b 	blt.w	404560 <_dtoa_r+0xce8>
  403c4a:	9d08      	ldr	r5, [sp, #32]
  403c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c4e:	9a08      	ldr	r2, [sp, #32]
  403c50:	441a      	add	r2, r3
  403c52:	9208      	str	r2, [sp, #32]
  403c54:	9a06      	ldr	r2, [sp, #24]
  403c56:	2101      	movs	r1, #1
  403c58:	441a      	add	r2, r3
  403c5a:	4620      	mov	r0, r4
  403c5c:	9206      	str	r2, [sp, #24]
  403c5e:	f001 f9bd 	bl	404fdc <__i2b>
  403c62:	4606      	mov	r6, r0
  403c64:	e024      	b.n	403cb0 <_dtoa_r+0x438>
  403c66:	2301      	movs	r3, #1
  403c68:	930e      	str	r3, [sp, #56]	; 0x38
  403c6a:	e6af      	b.n	4039cc <_dtoa_r+0x154>
  403c6c:	9a08      	ldr	r2, [sp, #32]
  403c6e:	9b02      	ldr	r3, [sp, #8]
  403c70:	1ad2      	subs	r2, r2, r3
  403c72:	425b      	negs	r3, r3
  403c74:	930c      	str	r3, [sp, #48]	; 0x30
  403c76:	2300      	movs	r3, #0
  403c78:	9208      	str	r2, [sp, #32]
  403c7a:	930d      	str	r3, [sp, #52]	; 0x34
  403c7c:	e6b8      	b.n	4039f0 <_dtoa_r+0x178>
  403c7e:	f1c7 0301 	rsb	r3, r7, #1
  403c82:	9308      	str	r3, [sp, #32]
  403c84:	2300      	movs	r3, #0
  403c86:	9306      	str	r3, [sp, #24]
  403c88:	e6a7      	b.n	4039da <_dtoa_r+0x162>
  403c8a:	9d02      	ldr	r5, [sp, #8]
  403c8c:	4628      	mov	r0, r5
  403c8e:	f002 fa1b 	bl	4060c8 <__aeabi_i2d>
  403c92:	4602      	mov	r2, r0
  403c94:	460b      	mov	r3, r1
  403c96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c9a:	f002 fce3 	bl	406664 <__aeabi_dcmpeq>
  403c9e:	2800      	cmp	r0, #0
  403ca0:	f47f ae80 	bne.w	4039a4 <_dtoa_r+0x12c>
  403ca4:	1e6b      	subs	r3, r5, #1
  403ca6:	9302      	str	r3, [sp, #8]
  403ca8:	e67c      	b.n	4039a4 <_dtoa_r+0x12c>
  403caa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403cac:	9d08      	ldr	r5, [sp, #32]
  403cae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403cb0:	2d00      	cmp	r5, #0
  403cb2:	dd0c      	ble.n	403cce <_dtoa_r+0x456>
  403cb4:	9906      	ldr	r1, [sp, #24]
  403cb6:	2900      	cmp	r1, #0
  403cb8:	460b      	mov	r3, r1
  403cba:	dd08      	ble.n	403cce <_dtoa_r+0x456>
  403cbc:	42a9      	cmp	r1, r5
  403cbe:	9a08      	ldr	r2, [sp, #32]
  403cc0:	bfa8      	it	ge
  403cc2:	462b      	movge	r3, r5
  403cc4:	1ad2      	subs	r2, r2, r3
  403cc6:	1aed      	subs	r5, r5, r3
  403cc8:	1acb      	subs	r3, r1, r3
  403cca:	9208      	str	r2, [sp, #32]
  403ccc:	9306      	str	r3, [sp, #24]
  403cce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cd0:	b1d3      	cbz	r3, 403d08 <_dtoa_r+0x490>
  403cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cd4:	2b00      	cmp	r3, #0
  403cd6:	f000 82b7 	beq.w	404248 <_dtoa_r+0x9d0>
  403cda:	2f00      	cmp	r7, #0
  403cdc:	dd10      	ble.n	403d00 <_dtoa_r+0x488>
  403cde:	4631      	mov	r1, r6
  403ce0:	463a      	mov	r2, r7
  403ce2:	4620      	mov	r0, r4
  403ce4:	f001 fa16 	bl	405114 <__pow5mult>
  403ce8:	464a      	mov	r2, r9
  403cea:	4601      	mov	r1, r0
  403cec:	4606      	mov	r6, r0
  403cee:	4620      	mov	r0, r4
  403cf0:	f001 f97e 	bl	404ff0 <__multiply>
  403cf4:	4649      	mov	r1, r9
  403cf6:	4680      	mov	r8, r0
  403cf8:	4620      	mov	r0, r4
  403cfa:	f001 f8d5 	bl	404ea8 <_Bfree>
  403cfe:	46c1      	mov	r9, r8
  403d00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d02:	1bda      	subs	r2, r3, r7
  403d04:	f040 82a1 	bne.w	40424a <_dtoa_r+0x9d2>
  403d08:	2101      	movs	r1, #1
  403d0a:	4620      	mov	r0, r4
  403d0c:	f001 f966 	bl	404fdc <__i2b>
  403d10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d12:	2b00      	cmp	r3, #0
  403d14:	4680      	mov	r8, r0
  403d16:	dd1c      	ble.n	403d52 <_dtoa_r+0x4da>
  403d18:	4601      	mov	r1, r0
  403d1a:	461a      	mov	r2, r3
  403d1c:	4620      	mov	r0, r4
  403d1e:	f001 f9f9 	bl	405114 <__pow5mult>
  403d22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d24:	2b01      	cmp	r3, #1
  403d26:	4680      	mov	r8, r0
  403d28:	f340 8254 	ble.w	4041d4 <_dtoa_r+0x95c>
  403d2c:	2300      	movs	r3, #0
  403d2e:	930c      	str	r3, [sp, #48]	; 0x30
  403d30:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403d34:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403d38:	6918      	ldr	r0, [r3, #16]
  403d3a:	f001 f8ff 	bl	404f3c <__hi0bits>
  403d3e:	f1c0 0020 	rsb	r0, r0, #32
  403d42:	e010      	b.n	403d66 <_dtoa_r+0x4ee>
  403d44:	f1c3 0520 	rsb	r5, r3, #32
  403d48:	fa0a f005 	lsl.w	r0, sl, r5
  403d4c:	e674      	b.n	403a38 <_dtoa_r+0x1c0>
  403d4e:	900e      	str	r0, [sp, #56]	; 0x38
  403d50:	e63c      	b.n	4039cc <_dtoa_r+0x154>
  403d52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d54:	2b01      	cmp	r3, #1
  403d56:	f340 8287 	ble.w	404268 <_dtoa_r+0x9f0>
  403d5a:	2300      	movs	r3, #0
  403d5c:	930c      	str	r3, [sp, #48]	; 0x30
  403d5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d60:	2001      	movs	r0, #1
  403d62:	2b00      	cmp	r3, #0
  403d64:	d1e4      	bne.n	403d30 <_dtoa_r+0x4b8>
  403d66:	9a06      	ldr	r2, [sp, #24]
  403d68:	4410      	add	r0, r2
  403d6a:	f010 001f 	ands.w	r0, r0, #31
  403d6e:	f000 80a1 	beq.w	403eb4 <_dtoa_r+0x63c>
  403d72:	f1c0 0320 	rsb	r3, r0, #32
  403d76:	2b04      	cmp	r3, #4
  403d78:	f340 849e 	ble.w	4046b8 <_dtoa_r+0xe40>
  403d7c:	9b08      	ldr	r3, [sp, #32]
  403d7e:	f1c0 001c 	rsb	r0, r0, #28
  403d82:	4403      	add	r3, r0
  403d84:	9308      	str	r3, [sp, #32]
  403d86:	4613      	mov	r3, r2
  403d88:	4403      	add	r3, r0
  403d8a:	4405      	add	r5, r0
  403d8c:	9306      	str	r3, [sp, #24]
  403d8e:	9b08      	ldr	r3, [sp, #32]
  403d90:	2b00      	cmp	r3, #0
  403d92:	dd05      	ble.n	403da0 <_dtoa_r+0x528>
  403d94:	4649      	mov	r1, r9
  403d96:	461a      	mov	r2, r3
  403d98:	4620      	mov	r0, r4
  403d9a:	f001 fa0b 	bl	4051b4 <__lshift>
  403d9e:	4681      	mov	r9, r0
  403da0:	9b06      	ldr	r3, [sp, #24]
  403da2:	2b00      	cmp	r3, #0
  403da4:	dd05      	ble.n	403db2 <_dtoa_r+0x53a>
  403da6:	4641      	mov	r1, r8
  403da8:	461a      	mov	r2, r3
  403daa:	4620      	mov	r0, r4
  403dac:	f001 fa02 	bl	4051b4 <__lshift>
  403db0:	4680      	mov	r8, r0
  403db2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403db4:	2b00      	cmp	r3, #0
  403db6:	f040 8086 	bne.w	403ec6 <_dtoa_r+0x64e>
  403dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dbc:	2b00      	cmp	r3, #0
  403dbe:	f340 8266 	ble.w	40428e <_dtoa_r+0xa16>
  403dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dc4:	2b00      	cmp	r3, #0
  403dc6:	f000 8098 	beq.w	403efa <_dtoa_r+0x682>
  403dca:	2d00      	cmp	r5, #0
  403dcc:	dd05      	ble.n	403dda <_dtoa_r+0x562>
  403dce:	4631      	mov	r1, r6
  403dd0:	462a      	mov	r2, r5
  403dd2:	4620      	mov	r0, r4
  403dd4:	f001 f9ee 	bl	4051b4 <__lshift>
  403dd8:	4606      	mov	r6, r0
  403dda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ddc:	2b00      	cmp	r3, #0
  403dde:	f040 8337 	bne.w	404450 <_dtoa_r+0xbd8>
  403de2:	9606      	str	r6, [sp, #24]
  403de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403de6:	9a04      	ldr	r2, [sp, #16]
  403de8:	f8dd b018 	ldr.w	fp, [sp, #24]
  403dec:	3b01      	subs	r3, #1
  403dee:	18d3      	adds	r3, r2, r3
  403df0:	930b      	str	r3, [sp, #44]	; 0x2c
  403df2:	f00a 0301 	and.w	r3, sl, #1
  403df6:	930c      	str	r3, [sp, #48]	; 0x30
  403df8:	4617      	mov	r7, r2
  403dfa:	46c2      	mov	sl, r8
  403dfc:	4651      	mov	r1, sl
  403dfe:	4648      	mov	r0, r9
  403e00:	f7ff fca6 	bl	403750 <quorem>
  403e04:	4631      	mov	r1, r6
  403e06:	4605      	mov	r5, r0
  403e08:	4648      	mov	r0, r9
  403e0a:	f001 fa25 	bl	405258 <__mcmp>
  403e0e:	465a      	mov	r2, fp
  403e10:	900a      	str	r0, [sp, #40]	; 0x28
  403e12:	4651      	mov	r1, sl
  403e14:	4620      	mov	r0, r4
  403e16:	f001 fa3b 	bl	405290 <__mdiff>
  403e1a:	68c2      	ldr	r2, [r0, #12]
  403e1c:	4680      	mov	r8, r0
  403e1e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403e22:	2a00      	cmp	r2, #0
  403e24:	f040 822b 	bne.w	40427e <_dtoa_r+0xa06>
  403e28:	4601      	mov	r1, r0
  403e2a:	4648      	mov	r0, r9
  403e2c:	9308      	str	r3, [sp, #32]
  403e2e:	f001 fa13 	bl	405258 <__mcmp>
  403e32:	4641      	mov	r1, r8
  403e34:	9006      	str	r0, [sp, #24]
  403e36:	4620      	mov	r0, r4
  403e38:	f001 f836 	bl	404ea8 <_Bfree>
  403e3c:	9a06      	ldr	r2, [sp, #24]
  403e3e:	9b08      	ldr	r3, [sp, #32]
  403e40:	b932      	cbnz	r2, 403e50 <_dtoa_r+0x5d8>
  403e42:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e44:	b921      	cbnz	r1, 403e50 <_dtoa_r+0x5d8>
  403e46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403e48:	2a00      	cmp	r2, #0
  403e4a:	f000 83ef 	beq.w	40462c <_dtoa_r+0xdb4>
  403e4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e50:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e52:	2900      	cmp	r1, #0
  403e54:	f2c0 829f 	blt.w	404396 <_dtoa_r+0xb1e>
  403e58:	d105      	bne.n	403e66 <_dtoa_r+0x5ee>
  403e5a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e5c:	b919      	cbnz	r1, 403e66 <_dtoa_r+0x5ee>
  403e5e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403e60:	2900      	cmp	r1, #0
  403e62:	f000 8298 	beq.w	404396 <_dtoa_r+0xb1e>
  403e66:	2a00      	cmp	r2, #0
  403e68:	f300 8306 	bgt.w	404478 <_dtoa_r+0xc00>
  403e6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e6e:	703b      	strb	r3, [r7, #0]
  403e70:	f107 0801 	add.w	r8, r7, #1
  403e74:	4297      	cmp	r7, r2
  403e76:	4645      	mov	r5, r8
  403e78:	f000 830c 	beq.w	404494 <_dtoa_r+0xc1c>
  403e7c:	4649      	mov	r1, r9
  403e7e:	2300      	movs	r3, #0
  403e80:	220a      	movs	r2, #10
  403e82:	4620      	mov	r0, r4
  403e84:	f001 f81a 	bl	404ebc <__multadd>
  403e88:	455e      	cmp	r6, fp
  403e8a:	4681      	mov	r9, r0
  403e8c:	4631      	mov	r1, r6
  403e8e:	f04f 0300 	mov.w	r3, #0
  403e92:	f04f 020a 	mov.w	r2, #10
  403e96:	4620      	mov	r0, r4
  403e98:	f000 81eb 	beq.w	404272 <_dtoa_r+0x9fa>
  403e9c:	f001 f80e 	bl	404ebc <__multadd>
  403ea0:	4659      	mov	r1, fp
  403ea2:	4606      	mov	r6, r0
  403ea4:	2300      	movs	r3, #0
  403ea6:	220a      	movs	r2, #10
  403ea8:	4620      	mov	r0, r4
  403eaa:	f001 f807 	bl	404ebc <__multadd>
  403eae:	4647      	mov	r7, r8
  403eb0:	4683      	mov	fp, r0
  403eb2:	e7a3      	b.n	403dfc <_dtoa_r+0x584>
  403eb4:	201c      	movs	r0, #28
  403eb6:	9b08      	ldr	r3, [sp, #32]
  403eb8:	4403      	add	r3, r0
  403eba:	9308      	str	r3, [sp, #32]
  403ebc:	9b06      	ldr	r3, [sp, #24]
  403ebe:	4403      	add	r3, r0
  403ec0:	4405      	add	r5, r0
  403ec2:	9306      	str	r3, [sp, #24]
  403ec4:	e763      	b.n	403d8e <_dtoa_r+0x516>
  403ec6:	4641      	mov	r1, r8
  403ec8:	4648      	mov	r0, r9
  403eca:	f001 f9c5 	bl	405258 <__mcmp>
  403ece:	2800      	cmp	r0, #0
  403ed0:	f6bf af73 	bge.w	403dba <_dtoa_r+0x542>
  403ed4:	9f02      	ldr	r7, [sp, #8]
  403ed6:	4649      	mov	r1, r9
  403ed8:	2300      	movs	r3, #0
  403eda:	220a      	movs	r2, #10
  403edc:	4620      	mov	r0, r4
  403ede:	3f01      	subs	r7, #1
  403ee0:	9702      	str	r7, [sp, #8]
  403ee2:	f000 ffeb 	bl	404ebc <__multadd>
  403ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ee8:	4681      	mov	r9, r0
  403eea:	2b00      	cmp	r3, #0
  403eec:	f040 83b6 	bne.w	40465c <_dtoa_r+0xde4>
  403ef0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ef2:	2b00      	cmp	r3, #0
  403ef4:	f340 83bf 	ble.w	404676 <_dtoa_r+0xdfe>
  403ef8:	930a      	str	r3, [sp, #40]	; 0x28
  403efa:	f8dd b010 	ldr.w	fp, [sp, #16]
  403efe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403f00:	465d      	mov	r5, fp
  403f02:	e002      	b.n	403f0a <_dtoa_r+0x692>
  403f04:	f000 ffda 	bl	404ebc <__multadd>
  403f08:	4681      	mov	r9, r0
  403f0a:	4641      	mov	r1, r8
  403f0c:	4648      	mov	r0, r9
  403f0e:	f7ff fc1f 	bl	403750 <quorem>
  403f12:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403f16:	f805 ab01 	strb.w	sl, [r5], #1
  403f1a:	eba5 030b 	sub.w	r3, r5, fp
  403f1e:	42bb      	cmp	r3, r7
  403f20:	f04f 020a 	mov.w	r2, #10
  403f24:	f04f 0300 	mov.w	r3, #0
  403f28:	4649      	mov	r1, r9
  403f2a:	4620      	mov	r0, r4
  403f2c:	dbea      	blt.n	403f04 <_dtoa_r+0x68c>
  403f2e:	9b04      	ldr	r3, [sp, #16]
  403f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f32:	2a01      	cmp	r2, #1
  403f34:	bfac      	ite	ge
  403f36:	189b      	addge	r3, r3, r2
  403f38:	3301      	addlt	r3, #1
  403f3a:	461d      	mov	r5, r3
  403f3c:	f04f 0b00 	mov.w	fp, #0
  403f40:	4649      	mov	r1, r9
  403f42:	2201      	movs	r2, #1
  403f44:	4620      	mov	r0, r4
  403f46:	f001 f935 	bl	4051b4 <__lshift>
  403f4a:	4641      	mov	r1, r8
  403f4c:	4681      	mov	r9, r0
  403f4e:	f001 f983 	bl	405258 <__mcmp>
  403f52:	2800      	cmp	r0, #0
  403f54:	f340 823d 	ble.w	4043d2 <_dtoa_r+0xb5a>
  403f58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403f5c:	9904      	ldr	r1, [sp, #16]
  403f5e:	1e6b      	subs	r3, r5, #1
  403f60:	e004      	b.n	403f6c <_dtoa_r+0x6f4>
  403f62:	428b      	cmp	r3, r1
  403f64:	f000 81ae 	beq.w	4042c4 <_dtoa_r+0xa4c>
  403f68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403f6c:	2a39      	cmp	r2, #57	; 0x39
  403f6e:	f103 0501 	add.w	r5, r3, #1
  403f72:	d0f6      	beq.n	403f62 <_dtoa_r+0x6ea>
  403f74:	3201      	adds	r2, #1
  403f76:	701a      	strb	r2, [r3, #0]
  403f78:	4641      	mov	r1, r8
  403f7a:	4620      	mov	r0, r4
  403f7c:	f000 ff94 	bl	404ea8 <_Bfree>
  403f80:	2e00      	cmp	r6, #0
  403f82:	f43f ae3d 	beq.w	403c00 <_dtoa_r+0x388>
  403f86:	f1bb 0f00 	cmp.w	fp, #0
  403f8a:	d005      	beq.n	403f98 <_dtoa_r+0x720>
  403f8c:	45b3      	cmp	fp, r6
  403f8e:	d003      	beq.n	403f98 <_dtoa_r+0x720>
  403f90:	4659      	mov	r1, fp
  403f92:	4620      	mov	r0, r4
  403f94:	f000 ff88 	bl	404ea8 <_Bfree>
  403f98:	4631      	mov	r1, r6
  403f9a:	4620      	mov	r0, r4
  403f9c:	f000 ff84 	bl	404ea8 <_Bfree>
  403fa0:	e62e      	b.n	403c00 <_dtoa_r+0x388>
  403fa2:	2300      	movs	r3, #0
  403fa4:	930b      	str	r3, [sp, #44]	; 0x2c
  403fa6:	9b02      	ldr	r3, [sp, #8]
  403fa8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403faa:	4413      	add	r3, r2
  403fac:	930f      	str	r3, [sp, #60]	; 0x3c
  403fae:	3301      	adds	r3, #1
  403fb0:	2b01      	cmp	r3, #1
  403fb2:	461f      	mov	r7, r3
  403fb4:	461e      	mov	r6, r3
  403fb6:	930a      	str	r3, [sp, #40]	; 0x28
  403fb8:	bfb8      	it	lt
  403fba:	2701      	movlt	r7, #1
  403fbc:	2100      	movs	r1, #0
  403fbe:	2f17      	cmp	r7, #23
  403fc0:	6461      	str	r1, [r4, #68]	; 0x44
  403fc2:	d90a      	bls.n	403fda <_dtoa_r+0x762>
  403fc4:	2201      	movs	r2, #1
  403fc6:	2304      	movs	r3, #4
  403fc8:	005b      	lsls	r3, r3, #1
  403fca:	f103 0014 	add.w	r0, r3, #20
  403fce:	4287      	cmp	r7, r0
  403fd0:	4611      	mov	r1, r2
  403fd2:	f102 0201 	add.w	r2, r2, #1
  403fd6:	d2f7      	bcs.n	403fc8 <_dtoa_r+0x750>
  403fd8:	6461      	str	r1, [r4, #68]	; 0x44
  403fda:	4620      	mov	r0, r4
  403fdc:	f000 ff3e 	bl	404e5c <_Balloc>
  403fe0:	2e0e      	cmp	r6, #14
  403fe2:	9004      	str	r0, [sp, #16]
  403fe4:	6420      	str	r0, [r4, #64]	; 0x40
  403fe6:	f63f ad41 	bhi.w	403a6c <_dtoa_r+0x1f4>
  403fea:	2d00      	cmp	r5, #0
  403fec:	f43f ad3e 	beq.w	403a6c <_dtoa_r+0x1f4>
  403ff0:	9902      	ldr	r1, [sp, #8]
  403ff2:	2900      	cmp	r1, #0
  403ff4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403ff8:	f340 8202 	ble.w	404400 <_dtoa_r+0xb88>
  403ffc:	4bb8      	ldr	r3, [pc, #736]	; (4042e0 <_dtoa_r+0xa68>)
  403ffe:	f001 020f 	and.w	r2, r1, #15
  404002:	110d      	asrs	r5, r1, #4
  404004:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404008:	06e9      	lsls	r1, r5, #27
  40400a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40400e:	f140 81ae 	bpl.w	40436e <_dtoa_r+0xaf6>
  404012:	4bb4      	ldr	r3, [pc, #720]	; (4042e4 <_dtoa_r+0xa6c>)
  404014:	4650      	mov	r0, sl
  404016:	4659      	mov	r1, fp
  404018:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40401c:	f002 f9e4 	bl	4063e8 <__aeabi_ddiv>
  404020:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404024:	f005 050f 	and.w	r5, r5, #15
  404028:	f04f 0a03 	mov.w	sl, #3
  40402c:	b18d      	cbz	r5, 404052 <_dtoa_r+0x7da>
  40402e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4042e4 <_dtoa_r+0xa6c>
  404032:	07ea      	lsls	r2, r5, #31
  404034:	d509      	bpl.n	40404a <_dtoa_r+0x7d2>
  404036:	4630      	mov	r0, r6
  404038:	4639      	mov	r1, r7
  40403a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40403e:	f002 f8a9 	bl	406194 <__aeabi_dmul>
  404042:	f10a 0a01 	add.w	sl, sl, #1
  404046:	4606      	mov	r6, r0
  404048:	460f      	mov	r7, r1
  40404a:	106d      	asrs	r5, r5, #1
  40404c:	f108 0808 	add.w	r8, r8, #8
  404050:	d1ef      	bne.n	404032 <_dtoa_r+0x7ba>
  404052:	463b      	mov	r3, r7
  404054:	4632      	mov	r2, r6
  404056:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40405a:	f002 f9c5 	bl	4063e8 <__aeabi_ddiv>
  40405e:	4607      	mov	r7, r0
  404060:	4688      	mov	r8, r1
  404062:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404064:	b143      	cbz	r3, 404078 <_dtoa_r+0x800>
  404066:	2200      	movs	r2, #0
  404068:	4b9f      	ldr	r3, [pc, #636]	; (4042e8 <_dtoa_r+0xa70>)
  40406a:	4638      	mov	r0, r7
  40406c:	4641      	mov	r1, r8
  40406e:	f002 fb03 	bl	406678 <__aeabi_dcmplt>
  404072:	2800      	cmp	r0, #0
  404074:	f040 8286 	bne.w	404584 <_dtoa_r+0xd0c>
  404078:	4650      	mov	r0, sl
  40407a:	f002 f825 	bl	4060c8 <__aeabi_i2d>
  40407e:	463a      	mov	r2, r7
  404080:	4643      	mov	r3, r8
  404082:	f002 f887 	bl	406194 <__aeabi_dmul>
  404086:	4b99      	ldr	r3, [pc, #612]	; (4042ec <_dtoa_r+0xa74>)
  404088:	2200      	movs	r2, #0
  40408a:	f001 fed1 	bl	405e30 <__adddf3>
  40408e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404090:	4605      	mov	r5, r0
  404092:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404096:	2b00      	cmp	r3, #0
  404098:	f000 813e 	beq.w	404318 <_dtoa_r+0xaa0>
  40409c:	9b02      	ldr	r3, [sp, #8]
  40409e:	9315      	str	r3, [sp, #84]	; 0x54
  4040a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040a2:	9312      	str	r3, [sp, #72]	; 0x48
  4040a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4040a6:	2b00      	cmp	r3, #0
  4040a8:	f000 81fa 	beq.w	4044a0 <_dtoa_r+0xc28>
  4040ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4040ae:	4b8c      	ldr	r3, [pc, #560]	; (4042e0 <_dtoa_r+0xa68>)
  4040b0:	498f      	ldr	r1, [pc, #572]	; (4042f0 <_dtoa_r+0xa78>)
  4040b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4040ba:	2000      	movs	r0, #0
  4040bc:	f002 f994 	bl	4063e8 <__aeabi_ddiv>
  4040c0:	462a      	mov	r2, r5
  4040c2:	4633      	mov	r3, r6
  4040c4:	f001 feb2 	bl	405e2c <__aeabi_dsub>
  4040c8:	4682      	mov	sl, r0
  4040ca:	468b      	mov	fp, r1
  4040cc:	4638      	mov	r0, r7
  4040ce:	4641      	mov	r1, r8
  4040d0:	f002 fb10 	bl	4066f4 <__aeabi_d2iz>
  4040d4:	4605      	mov	r5, r0
  4040d6:	f001 fff7 	bl	4060c8 <__aeabi_i2d>
  4040da:	4602      	mov	r2, r0
  4040dc:	460b      	mov	r3, r1
  4040de:	4638      	mov	r0, r7
  4040e0:	4641      	mov	r1, r8
  4040e2:	f001 fea3 	bl	405e2c <__aeabi_dsub>
  4040e6:	3530      	adds	r5, #48	; 0x30
  4040e8:	fa5f f885 	uxtb.w	r8, r5
  4040ec:	9d04      	ldr	r5, [sp, #16]
  4040ee:	4606      	mov	r6, r0
  4040f0:	460f      	mov	r7, r1
  4040f2:	f885 8000 	strb.w	r8, [r5]
  4040f6:	4602      	mov	r2, r0
  4040f8:	460b      	mov	r3, r1
  4040fa:	4650      	mov	r0, sl
  4040fc:	4659      	mov	r1, fp
  4040fe:	3501      	adds	r5, #1
  404100:	f002 fad8 	bl	4066b4 <__aeabi_dcmpgt>
  404104:	2800      	cmp	r0, #0
  404106:	d154      	bne.n	4041b2 <_dtoa_r+0x93a>
  404108:	4632      	mov	r2, r6
  40410a:	463b      	mov	r3, r7
  40410c:	2000      	movs	r0, #0
  40410e:	4976      	ldr	r1, [pc, #472]	; (4042e8 <_dtoa_r+0xa70>)
  404110:	f001 fe8c 	bl	405e2c <__aeabi_dsub>
  404114:	4602      	mov	r2, r0
  404116:	460b      	mov	r3, r1
  404118:	4650      	mov	r0, sl
  40411a:	4659      	mov	r1, fp
  40411c:	f002 faca 	bl	4066b4 <__aeabi_dcmpgt>
  404120:	2800      	cmp	r0, #0
  404122:	f040 8270 	bne.w	404606 <_dtoa_r+0xd8e>
  404126:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404128:	2a01      	cmp	r2, #1
  40412a:	f000 8111 	beq.w	404350 <_dtoa_r+0xad8>
  40412e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404130:	9a04      	ldr	r2, [sp, #16]
  404132:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404136:	4413      	add	r3, r2
  404138:	4699      	mov	r9, r3
  40413a:	e00d      	b.n	404158 <_dtoa_r+0x8e0>
  40413c:	2000      	movs	r0, #0
  40413e:	496a      	ldr	r1, [pc, #424]	; (4042e8 <_dtoa_r+0xa70>)
  404140:	f001 fe74 	bl	405e2c <__aeabi_dsub>
  404144:	4652      	mov	r2, sl
  404146:	465b      	mov	r3, fp
  404148:	f002 fa96 	bl	406678 <__aeabi_dcmplt>
  40414c:	2800      	cmp	r0, #0
  40414e:	f040 8258 	bne.w	404602 <_dtoa_r+0xd8a>
  404152:	454d      	cmp	r5, r9
  404154:	f000 80fa 	beq.w	40434c <_dtoa_r+0xad4>
  404158:	4650      	mov	r0, sl
  40415a:	4659      	mov	r1, fp
  40415c:	2200      	movs	r2, #0
  40415e:	4b65      	ldr	r3, [pc, #404]	; (4042f4 <_dtoa_r+0xa7c>)
  404160:	f002 f818 	bl	406194 <__aeabi_dmul>
  404164:	2200      	movs	r2, #0
  404166:	4b63      	ldr	r3, [pc, #396]	; (4042f4 <_dtoa_r+0xa7c>)
  404168:	4682      	mov	sl, r0
  40416a:	468b      	mov	fp, r1
  40416c:	4630      	mov	r0, r6
  40416e:	4639      	mov	r1, r7
  404170:	f002 f810 	bl	406194 <__aeabi_dmul>
  404174:	460f      	mov	r7, r1
  404176:	4606      	mov	r6, r0
  404178:	f002 fabc 	bl	4066f4 <__aeabi_d2iz>
  40417c:	4680      	mov	r8, r0
  40417e:	f001 ffa3 	bl	4060c8 <__aeabi_i2d>
  404182:	4602      	mov	r2, r0
  404184:	460b      	mov	r3, r1
  404186:	4630      	mov	r0, r6
  404188:	4639      	mov	r1, r7
  40418a:	f001 fe4f 	bl	405e2c <__aeabi_dsub>
  40418e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404192:	fa5f f888 	uxtb.w	r8, r8
  404196:	4652      	mov	r2, sl
  404198:	465b      	mov	r3, fp
  40419a:	f805 8b01 	strb.w	r8, [r5], #1
  40419e:	4606      	mov	r6, r0
  4041a0:	460f      	mov	r7, r1
  4041a2:	f002 fa69 	bl	406678 <__aeabi_dcmplt>
  4041a6:	4632      	mov	r2, r6
  4041a8:	463b      	mov	r3, r7
  4041aa:	2800      	cmp	r0, #0
  4041ac:	d0c6      	beq.n	40413c <_dtoa_r+0x8c4>
  4041ae:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4041b4:	9302      	str	r3, [sp, #8]
  4041b6:	e523      	b.n	403c00 <_dtoa_r+0x388>
  4041b8:	2300      	movs	r3, #0
  4041ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4041bc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4041be:	2b00      	cmp	r3, #0
  4041c0:	f340 80dc 	ble.w	40437c <_dtoa_r+0xb04>
  4041c4:	461f      	mov	r7, r3
  4041c6:	461e      	mov	r6, r3
  4041c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ca:	930a      	str	r3, [sp, #40]	; 0x28
  4041cc:	e6f6      	b.n	403fbc <_dtoa_r+0x744>
  4041ce:	2301      	movs	r3, #1
  4041d0:	930b      	str	r3, [sp, #44]	; 0x2c
  4041d2:	e7f3      	b.n	4041bc <_dtoa_r+0x944>
  4041d4:	f1ba 0f00 	cmp.w	sl, #0
  4041d8:	f47f ada8 	bne.w	403d2c <_dtoa_r+0x4b4>
  4041dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4041e0:	2b00      	cmp	r3, #0
  4041e2:	f47f adba 	bne.w	403d5a <_dtoa_r+0x4e2>
  4041e6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4041ea:	0d3f      	lsrs	r7, r7, #20
  4041ec:	053f      	lsls	r7, r7, #20
  4041ee:	2f00      	cmp	r7, #0
  4041f0:	f000 820d 	beq.w	40460e <_dtoa_r+0xd96>
  4041f4:	9b08      	ldr	r3, [sp, #32]
  4041f6:	3301      	adds	r3, #1
  4041f8:	9308      	str	r3, [sp, #32]
  4041fa:	9b06      	ldr	r3, [sp, #24]
  4041fc:	3301      	adds	r3, #1
  4041fe:	9306      	str	r3, [sp, #24]
  404200:	2301      	movs	r3, #1
  404202:	930c      	str	r3, [sp, #48]	; 0x30
  404204:	e5ab      	b.n	403d5e <_dtoa_r+0x4e6>
  404206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404208:	2b00      	cmp	r3, #0
  40420a:	f73f ac42 	bgt.w	403a92 <_dtoa_r+0x21a>
  40420e:	f040 8221 	bne.w	404654 <_dtoa_r+0xddc>
  404212:	2200      	movs	r2, #0
  404214:	4b38      	ldr	r3, [pc, #224]	; (4042f8 <_dtoa_r+0xa80>)
  404216:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40421a:	f001 ffbb 	bl	406194 <__aeabi_dmul>
  40421e:	4652      	mov	r2, sl
  404220:	465b      	mov	r3, fp
  404222:	f002 fa3d 	bl	4066a0 <__aeabi_dcmpge>
  404226:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40422a:	4646      	mov	r6, r8
  40422c:	2800      	cmp	r0, #0
  40422e:	d041      	beq.n	4042b4 <_dtoa_r+0xa3c>
  404230:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404232:	9d04      	ldr	r5, [sp, #16]
  404234:	43db      	mvns	r3, r3
  404236:	9302      	str	r3, [sp, #8]
  404238:	4641      	mov	r1, r8
  40423a:	4620      	mov	r0, r4
  40423c:	f000 fe34 	bl	404ea8 <_Bfree>
  404240:	2e00      	cmp	r6, #0
  404242:	f43f acdd 	beq.w	403c00 <_dtoa_r+0x388>
  404246:	e6a7      	b.n	403f98 <_dtoa_r+0x720>
  404248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40424a:	4649      	mov	r1, r9
  40424c:	4620      	mov	r0, r4
  40424e:	f000 ff61 	bl	405114 <__pow5mult>
  404252:	4681      	mov	r9, r0
  404254:	e558      	b.n	403d08 <_dtoa_r+0x490>
  404256:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404258:	2a00      	cmp	r2, #0
  40425a:	f000 8187 	beq.w	40456c <_dtoa_r+0xcf4>
  40425e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404262:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404264:	9d08      	ldr	r5, [sp, #32]
  404266:	e4f2      	b.n	403c4e <_dtoa_r+0x3d6>
  404268:	f1ba 0f00 	cmp.w	sl, #0
  40426c:	f47f ad75 	bne.w	403d5a <_dtoa_r+0x4e2>
  404270:	e7b4      	b.n	4041dc <_dtoa_r+0x964>
  404272:	f000 fe23 	bl	404ebc <__multadd>
  404276:	4647      	mov	r7, r8
  404278:	4606      	mov	r6, r0
  40427a:	4683      	mov	fp, r0
  40427c:	e5be      	b.n	403dfc <_dtoa_r+0x584>
  40427e:	4601      	mov	r1, r0
  404280:	4620      	mov	r0, r4
  404282:	9306      	str	r3, [sp, #24]
  404284:	f000 fe10 	bl	404ea8 <_Bfree>
  404288:	2201      	movs	r2, #1
  40428a:	9b06      	ldr	r3, [sp, #24]
  40428c:	e5e0      	b.n	403e50 <_dtoa_r+0x5d8>
  40428e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404290:	2b02      	cmp	r3, #2
  404292:	f77f ad96 	ble.w	403dc2 <_dtoa_r+0x54a>
  404296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404298:	2b00      	cmp	r3, #0
  40429a:	d1c9      	bne.n	404230 <_dtoa_r+0x9b8>
  40429c:	4641      	mov	r1, r8
  40429e:	2205      	movs	r2, #5
  4042a0:	4620      	mov	r0, r4
  4042a2:	f000 fe0b 	bl	404ebc <__multadd>
  4042a6:	4601      	mov	r1, r0
  4042a8:	4680      	mov	r8, r0
  4042aa:	4648      	mov	r0, r9
  4042ac:	f000 ffd4 	bl	405258 <__mcmp>
  4042b0:	2800      	cmp	r0, #0
  4042b2:	ddbd      	ble.n	404230 <_dtoa_r+0x9b8>
  4042b4:	9a02      	ldr	r2, [sp, #8]
  4042b6:	9904      	ldr	r1, [sp, #16]
  4042b8:	2331      	movs	r3, #49	; 0x31
  4042ba:	3201      	adds	r2, #1
  4042bc:	9202      	str	r2, [sp, #8]
  4042be:	700b      	strb	r3, [r1, #0]
  4042c0:	1c4d      	adds	r5, r1, #1
  4042c2:	e7b9      	b.n	404238 <_dtoa_r+0x9c0>
  4042c4:	9a02      	ldr	r2, [sp, #8]
  4042c6:	3201      	adds	r2, #1
  4042c8:	9202      	str	r2, [sp, #8]
  4042ca:	9a04      	ldr	r2, [sp, #16]
  4042cc:	2331      	movs	r3, #49	; 0x31
  4042ce:	7013      	strb	r3, [r2, #0]
  4042d0:	e652      	b.n	403f78 <_dtoa_r+0x700>
  4042d2:	2301      	movs	r3, #1
  4042d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4042d6:	e666      	b.n	403fa6 <_dtoa_r+0x72e>
  4042d8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4042dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042de:	e48f      	b.n	403c00 <_dtoa_r+0x388>
  4042e0:	004067f8 	.word	0x004067f8
  4042e4:	004067d0 	.word	0x004067d0
  4042e8:	3ff00000 	.word	0x3ff00000
  4042ec:	401c0000 	.word	0x401c0000
  4042f0:	3fe00000 	.word	0x3fe00000
  4042f4:	40240000 	.word	0x40240000
  4042f8:	40140000 	.word	0x40140000
  4042fc:	4650      	mov	r0, sl
  4042fe:	f001 fee3 	bl	4060c8 <__aeabi_i2d>
  404302:	463a      	mov	r2, r7
  404304:	4643      	mov	r3, r8
  404306:	f001 ff45 	bl	406194 <__aeabi_dmul>
  40430a:	2200      	movs	r2, #0
  40430c:	4bc1      	ldr	r3, [pc, #772]	; (404614 <_dtoa_r+0xd9c>)
  40430e:	f001 fd8f 	bl	405e30 <__adddf3>
  404312:	4605      	mov	r5, r0
  404314:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404318:	4641      	mov	r1, r8
  40431a:	2200      	movs	r2, #0
  40431c:	4bbe      	ldr	r3, [pc, #760]	; (404618 <_dtoa_r+0xda0>)
  40431e:	4638      	mov	r0, r7
  404320:	f001 fd84 	bl	405e2c <__aeabi_dsub>
  404324:	462a      	mov	r2, r5
  404326:	4633      	mov	r3, r6
  404328:	4682      	mov	sl, r0
  40432a:	468b      	mov	fp, r1
  40432c:	f002 f9c2 	bl	4066b4 <__aeabi_dcmpgt>
  404330:	4680      	mov	r8, r0
  404332:	2800      	cmp	r0, #0
  404334:	f040 8110 	bne.w	404558 <_dtoa_r+0xce0>
  404338:	462a      	mov	r2, r5
  40433a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40433e:	4650      	mov	r0, sl
  404340:	4659      	mov	r1, fp
  404342:	f002 f999 	bl	406678 <__aeabi_dcmplt>
  404346:	b118      	cbz	r0, 404350 <_dtoa_r+0xad8>
  404348:	4646      	mov	r6, r8
  40434a:	e771      	b.n	404230 <_dtoa_r+0x9b8>
  40434c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404350:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404354:	f7ff bb8a 	b.w	403a6c <_dtoa_r+0x1f4>
  404358:	9804      	ldr	r0, [sp, #16]
  40435a:	f7ff babb 	b.w	4038d4 <_dtoa_r+0x5c>
  40435e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404360:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404362:	970c      	str	r7, [sp, #48]	; 0x30
  404364:	1afb      	subs	r3, r7, r3
  404366:	441a      	add	r2, r3
  404368:	920d      	str	r2, [sp, #52]	; 0x34
  40436a:	2700      	movs	r7, #0
  40436c:	e469      	b.n	403c42 <_dtoa_r+0x3ca>
  40436e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404372:	f04f 0a02 	mov.w	sl, #2
  404376:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40437a:	e657      	b.n	40402c <_dtoa_r+0x7b4>
  40437c:	2100      	movs	r1, #0
  40437e:	2301      	movs	r3, #1
  404380:	6461      	str	r1, [r4, #68]	; 0x44
  404382:	4620      	mov	r0, r4
  404384:	9325      	str	r3, [sp, #148]	; 0x94
  404386:	f000 fd69 	bl	404e5c <_Balloc>
  40438a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40438c:	9004      	str	r0, [sp, #16]
  40438e:	6420      	str	r0, [r4, #64]	; 0x40
  404390:	930a      	str	r3, [sp, #40]	; 0x28
  404392:	930f      	str	r3, [sp, #60]	; 0x3c
  404394:	e629      	b.n	403fea <_dtoa_r+0x772>
  404396:	2a00      	cmp	r2, #0
  404398:	46d0      	mov	r8, sl
  40439a:	f8cd b018 	str.w	fp, [sp, #24]
  40439e:	469a      	mov	sl, r3
  4043a0:	dd11      	ble.n	4043c6 <_dtoa_r+0xb4e>
  4043a2:	4649      	mov	r1, r9
  4043a4:	2201      	movs	r2, #1
  4043a6:	4620      	mov	r0, r4
  4043a8:	f000 ff04 	bl	4051b4 <__lshift>
  4043ac:	4641      	mov	r1, r8
  4043ae:	4681      	mov	r9, r0
  4043b0:	f000 ff52 	bl	405258 <__mcmp>
  4043b4:	2800      	cmp	r0, #0
  4043b6:	f340 8146 	ble.w	404646 <_dtoa_r+0xdce>
  4043ba:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4043be:	f000 8106 	beq.w	4045ce <_dtoa_r+0xd56>
  4043c2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4043c6:	46b3      	mov	fp, r6
  4043c8:	f887 a000 	strb.w	sl, [r7]
  4043cc:	1c7d      	adds	r5, r7, #1
  4043ce:	9e06      	ldr	r6, [sp, #24]
  4043d0:	e5d2      	b.n	403f78 <_dtoa_r+0x700>
  4043d2:	d104      	bne.n	4043de <_dtoa_r+0xb66>
  4043d4:	f01a 0f01 	tst.w	sl, #1
  4043d8:	d001      	beq.n	4043de <_dtoa_r+0xb66>
  4043da:	e5bd      	b.n	403f58 <_dtoa_r+0x6e0>
  4043dc:	4615      	mov	r5, r2
  4043de:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4043e2:	2b30      	cmp	r3, #48	; 0x30
  4043e4:	f105 32ff 	add.w	r2, r5, #4294967295
  4043e8:	d0f8      	beq.n	4043dc <_dtoa_r+0xb64>
  4043ea:	e5c5      	b.n	403f78 <_dtoa_r+0x700>
  4043ec:	9904      	ldr	r1, [sp, #16]
  4043ee:	2230      	movs	r2, #48	; 0x30
  4043f0:	700a      	strb	r2, [r1, #0]
  4043f2:	9a02      	ldr	r2, [sp, #8]
  4043f4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4043f8:	3201      	adds	r2, #1
  4043fa:	9202      	str	r2, [sp, #8]
  4043fc:	f7ff bbfc 	b.w	403bf8 <_dtoa_r+0x380>
  404400:	f000 80bb 	beq.w	40457a <_dtoa_r+0xd02>
  404404:	9b02      	ldr	r3, [sp, #8]
  404406:	425d      	negs	r5, r3
  404408:	4b84      	ldr	r3, [pc, #528]	; (40461c <_dtoa_r+0xda4>)
  40440a:	f005 020f 	and.w	r2, r5, #15
  40440e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404412:	e9d3 2300 	ldrd	r2, r3, [r3]
  404416:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40441a:	f001 febb 	bl	406194 <__aeabi_dmul>
  40441e:	112d      	asrs	r5, r5, #4
  404420:	4607      	mov	r7, r0
  404422:	4688      	mov	r8, r1
  404424:	f000 812c 	beq.w	404680 <_dtoa_r+0xe08>
  404428:	4e7d      	ldr	r6, [pc, #500]	; (404620 <_dtoa_r+0xda8>)
  40442a:	f04f 0a02 	mov.w	sl, #2
  40442e:	07eb      	lsls	r3, r5, #31
  404430:	d509      	bpl.n	404446 <_dtoa_r+0xbce>
  404432:	4638      	mov	r0, r7
  404434:	4641      	mov	r1, r8
  404436:	e9d6 2300 	ldrd	r2, r3, [r6]
  40443a:	f001 feab 	bl	406194 <__aeabi_dmul>
  40443e:	f10a 0a01 	add.w	sl, sl, #1
  404442:	4607      	mov	r7, r0
  404444:	4688      	mov	r8, r1
  404446:	106d      	asrs	r5, r5, #1
  404448:	f106 0608 	add.w	r6, r6, #8
  40444c:	d1ef      	bne.n	40442e <_dtoa_r+0xbb6>
  40444e:	e608      	b.n	404062 <_dtoa_r+0x7ea>
  404450:	6871      	ldr	r1, [r6, #4]
  404452:	4620      	mov	r0, r4
  404454:	f000 fd02 	bl	404e5c <_Balloc>
  404458:	6933      	ldr	r3, [r6, #16]
  40445a:	3302      	adds	r3, #2
  40445c:	009a      	lsls	r2, r3, #2
  40445e:	4605      	mov	r5, r0
  404460:	f106 010c 	add.w	r1, r6, #12
  404464:	300c      	adds	r0, #12
  404466:	f000 fc5b 	bl	404d20 <memcpy>
  40446a:	4629      	mov	r1, r5
  40446c:	2201      	movs	r2, #1
  40446e:	4620      	mov	r0, r4
  404470:	f000 fea0 	bl	4051b4 <__lshift>
  404474:	9006      	str	r0, [sp, #24]
  404476:	e4b5      	b.n	403de4 <_dtoa_r+0x56c>
  404478:	2b39      	cmp	r3, #57	; 0x39
  40447a:	f8cd b018 	str.w	fp, [sp, #24]
  40447e:	46d0      	mov	r8, sl
  404480:	f000 80a5 	beq.w	4045ce <_dtoa_r+0xd56>
  404484:	f103 0a01 	add.w	sl, r3, #1
  404488:	46b3      	mov	fp, r6
  40448a:	f887 a000 	strb.w	sl, [r7]
  40448e:	1c7d      	adds	r5, r7, #1
  404490:	9e06      	ldr	r6, [sp, #24]
  404492:	e571      	b.n	403f78 <_dtoa_r+0x700>
  404494:	465a      	mov	r2, fp
  404496:	46d0      	mov	r8, sl
  404498:	46b3      	mov	fp, r6
  40449a:	469a      	mov	sl, r3
  40449c:	4616      	mov	r6, r2
  40449e:	e54f      	b.n	403f40 <_dtoa_r+0x6c8>
  4044a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044a2:	495e      	ldr	r1, [pc, #376]	; (40461c <_dtoa_r+0xda4>)
  4044a4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4044a8:	462a      	mov	r2, r5
  4044aa:	4633      	mov	r3, r6
  4044ac:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4044b0:	f001 fe70 	bl	406194 <__aeabi_dmul>
  4044b4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4044b8:	4638      	mov	r0, r7
  4044ba:	4641      	mov	r1, r8
  4044bc:	f002 f91a 	bl	4066f4 <__aeabi_d2iz>
  4044c0:	4605      	mov	r5, r0
  4044c2:	f001 fe01 	bl	4060c8 <__aeabi_i2d>
  4044c6:	460b      	mov	r3, r1
  4044c8:	4602      	mov	r2, r0
  4044ca:	4641      	mov	r1, r8
  4044cc:	4638      	mov	r0, r7
  4044ce:	f001 fcad 	bl	405e2c <__aeabi_dsub>
  4044d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044d4:	460f      	mov	r7, r1
  4044d6:	9904      	ldr	r1, [sp, #16]
  4044d8:	3530      	adds	r5, #48	; 0x30
  4044da:	2b01      	cmp	r3, #1
  4044dc:	700d      	strb	r5, [r1, #0]
  4044de:	4606      	mov	r6, r0
  4044e0:	f101 0501 	add.w	r5, r1, #1
  4044e4:	d026      	beq.n	404534 <_dtoa_r+0xcbc>
  4044e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044e8:	9a04      	ldr	r2, [sp, #16]
  4044ea:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404628 <_dtoa_r+0xdb0>
  4044ee:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4044f2:	4413      	add	r3, r2
  4044f4:	f04f 0a00 	mov.w	sl, #0
  4044f8:	4699      	mov	r9, r3
  4044fa:	4652      	mov	r2, sl
  4044fc:	465b      	mov	r3, fp
  4044fe:	4630      	mov	r0, r6
  404500:	4639      	mov	r1, r7
  404502:	f001 fe47 	bl	406194 <__aeabi_dmul>
  404506:	460f      	mov	r7, r1
  404508:	4606      	mov	r6, r0
  40450a:	f002 f8f3 	bl	4066f4 <__aeabi_d2iz>
  40450e:	4680      	mov	r8, r0
  404510:	f001 fdda 	bl	4060c8 <__aeabi_i2d>
  404514:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404518:	4602      	mov	r2, r0
  40451a:	460b      	mov	r3, r1
  40451c:	4630      	mov	r0, r6
  40451e:	4639      	mov	r1, r7
  404520:	f001 fc84 	bl	405e2c <__aeabi_dsub>
  404524:	f805 8b01 	strb.w	r8, [r5], #1
  404528:	454d      	cmp	r5, r9
  40452a:	4606      	mov	r6, r0
  40452c:	460f      	mov	r7, r1
  40452e:	d1e4      	bne.n	4044fa <_dtoa_r+0xc82>
  404530:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404534:	4b3b      	ldr	r3, [pc, #236]	; (404624 <_dtoa_r+0xdac>)
  404536:	2200      	movs	r2, #0
  404538:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40453c:	f001 fc78 	bl	405e30 <__adddf3>
  404540:	4632      	mov	r2, r6
  404542:	463b      	mov	r3, r7
  404544:	f002 f898 	bl	406678 <__aeabi_dcmplt>
  404548:	2800      	cmp	r0, #0
  40454a:	d046      	beq.n	4045da <_dtoa_r+0xd62>
  40454c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40454e:	9302      	str	r3, [sp, #8]
  404550:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404554:	f7ff bb43 	b.w	403bde <_dtoa_r+0x366>
  404558:	f04f 0800 	mov.w	r8, #0
  40455c:	4646      	mov	r6, r8
  40455e:	e6a9      	b.n	4042b4 <_dtoa_r+0xa3c>
  404560:	9b08      	ldr	r3, [sp, #32]
  404562:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404564:	1a9d      	subs	r5, r3, r2
  404566:	2300      	movs	r3, #0
  404568:	f7ff bb71 	b.w	403c4e <_dtoa_r+0x3d6>
  40456c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40456e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404570:	9d08      	ldr	r5, [sp, #32]
  404572:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404576:	f7ff bb6a 	b.w	403c4e <_dtoa_r+0x3d6>
  40457a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40457e:	f04f 0a02 	mov.w	sl, #2
  404582:	e56e      	b.n	404062 <_dtoa_r+0x7ea>
  404584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404586:	2b00      	cmp	r3, #0
  404588:	f43f aeb8 	beq.w	4042fc <_dtoa_r+0xa84>
  40458c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40458e:	2b00      	cmp	r3, #0
  404590:	f77f aede 	ble.w	404350 <_dtoa_r+0xad8>
  404594:	2200      	movs	r2, #0
  404596:	4b24      	ldr	r3, [pc, #144]	; (404628 <_dtoa_r+0xdb0>)
  404598:	4638      	mov	r0, r7
  40459a:	4641      	mov	r1, r8
  40459c:	f001 fdfa 	bl	406194 <__aeabi_dmul>
  4045a0:	4607      	mov	r7, r0
  4045a2:	4688      	mov	r8, r1
  4045a4:	f10a 0001 	add.w	r0, sl, #1
  4045a8:	f001 fd8e 	bl	4060c8 <__aeabi_i2d>
  4045ac:	463a      	mov	r2, r7
  4045ae:	4643      	mov	r3, r8
  4045b0:	f001 fdf0 	bl	406194 <__aeabi_dmul>
  4045b4:	2200      	movs	r2, #0
  4045b6:	4b17      	ldr	r3, [pc, #92]	; (404614 <_dtoa_r+0xd9c>)
  4045b8:	f001 fc3a 	bl	405e30 <__adddf3>
  4045bc:	9a02      	ldr	r2, [sp, #8]
  4045be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045c0:	9312      	str	r3, [sp, #72]	; 0x48
  4045c2:	3a01      	subs	r2, #1
  4045c4:	4605      	mov	r5, r0
  4045c6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4045ca:	9215      	str	r2, [sp, #84]	; 0x54
  4045cc:	e56a      	b.n	4040a4 <_dtoa_r+0x82c>
  4045ce:	2239      	movs	r2, #57	; 0x39
  4045d0:	46b3      	mov	fp, r6
  4045d2:	703a      	strb	r2, [r7, #0]
  4045d4:	9e06      	ldr	r6, [sp, #24]
  4045d6:	1c7d      	adds	r5, r7, #1
  4045d8:	e4c0      	b.n	403f5c <_dtoa_r+0x6e4>
  4045da:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4045de:	2000      	movs	r0, #0
  4045e0:	4910      	ldr	r1, [pc, #64]	; (404624 <_dtoa_r+0xdac>)
  4045e2:	f001 fc23 	bl	405e2c <__aeabi_dsub>
  4045e6:	4632      	mov	r2, r6
  4045e8:	463b      	mov	r3, r7
  4045ea:	f002 f863 	bl	4066b4 <__aeabi_dcmpgt>
  4045ee:	b908      	cbnz	r0, 4045f4 <_dtoa_r+0xd7c>
  4045f0:	e6ae      	b.n	404350 <_dtoa_r+0xad8>
  4045f2:	4615      	mov	r5, r2
  4045f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4045f8:	2b30      	cmp	r3, #48	; 0x30
  4045fa:	f105 32ff 	add.w	r2, r5, #4294967295
  4045fe:	d0f8      	beq.n	4045f2 <_dtoa_r+0xd7a>
  404600:	e5d7      	b.n	4041b2 <_dtoa_r+0x93a>
  404602:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404606:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404608:	9302      	str	r3, [sp, #8]
  40460a:	f7ff bae8 	b.w	403bde <_dtoa_r+0x366>
  40460e:	970c      	str	r7, [sp, #48]	; 0x30
  404610:	f7ff bba5 	b.w	403d5e <_dtoa_r+0x4e6>
  404614:	401c0000 	.word	0x401c0000
  404618:	40140000 	.word	0x40140000
  40461c:	004067f8 	.word	0x004067f8
  404620:	004067d0 	.word	0x004067d0
  404624:	3fe00000 	.word	0x3fe00000
  404628:	40240000 	.word	0x40240000
  40462c:	2b39      	cmp	r3, #57	; 0x39
  40462e:	f8cd b018 	str.w	fp, [sp, #24]
  404632:	46d0      	mov	r8, sl
  404634:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404638:	469a      	mov	sl, r3
  40463a:	d0c8      	beq.n	4045ce <_dtoa_r+0xd56>
  40463c:	f1bb 0f00 	cmp.w	fp, #0
  404640:	f73f aebf 	bgt.w	4043c2 <_dtoa_r+0xb4a>
  404644:	e6bf      	b.n	4043c6 <_dtoa_r+0xb4e>
  404646:	f47f aebe 	bne.w	4043c6 <_dtoa_r+0xb4e>
  40464a:	f01a 0f01 	tst.w	sl, #1
  40464e:	f43f aeba 	beq.w	4043c6 <_dtoa_r+0xb4e>
  404652:	e6b2      	b.n	4043ba <_dtoa_r+0xb42>
  404654:	f04f 0800 	mov.w	r8, #0
  404658:	4646      	mov	r6, r8
  40465a:	e5e9      	b.n	404230 <_dtoa_r+0x9b8>
  40465c:	4631      	mov	r1, r6
  40465e:	2300      	movs	r3, #0
  404660:	220a      	movs	r2, #10
  404662:	4620      	mov	r0, r4
  404664:	f000 fc2a 	bl	404ebc <__multadd>
  404668:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40466a:	2b00      	cmp	r3, #0
  40466c:	4606      	mov	r6, r0
  40466e:	dd0a      	ble.n	404686 <_dtoa_r+0xe0e>
  404670:	930a      	str	r3, [sp, #40]	; 0x28
  404672:	f7ff bbaa 	b.w	403dca <_dtoa_r+0x552>
  404676:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404678:	2b02      	cmp	r3, #2
  40467a:	dc23      	bgt.n	4046c4 <_dtoa_r+0xe4c>
  40467c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40467e:	e43b      	b.n	403ef8 <_dtoa_r+0x680>
  404680:	f04f 0a02 	mov.w	sl, #2
  404684:	e4ed      	b.n	404062 <_dtoa_r+0x7ea>
  404686:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404688:	2b02      	cmp	r3, #2
  40468a:	dc1b      	bgt.n	4046c4 <_dtoa_r+0xe4c>
  40468c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40468e:	e7ef      	b.n	404670 <_dtoa_r+0xdf8>
  404690:	2500      	movs	r5, #0
  404692:	6465      	str	r5, [r4, #68]	; 0x44
  404694:	4629      	mov	r1, r5
  404696:	4620      	mov	r0, r4
  404698:	f000 fbe0 	bl	404e5c <_Balloc>
  40469c:	f04f 33ff 	mov.w	r3, #4294967295
  4046a0:	930a      	str	r3, [sp, #40]	; 0x28
  4046a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4046a4:	2301      	movs	r3, #1
  4046a6:	9004      	str	r0, [sp, #16]
  4046a8:	9525      	str	r5, [sp, #148]	; 0x94
  4046aa:	6420      	str	r0, [r4, #64]	; 0x40
  4046ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4046ae:	f7ff b9dd 	b.w	403a6c <_dtoa_r+0x1f4>
  4046b2:	2501      	movs	r5, #1
  4046b4:	f7ff b9a5 	b.w	403a02 <_dtoa_r+0x18a>
  4046b8:	f43f ab69 	beq.w	403d8e <_dtoa_r+0x516>
  4046bc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4046c0:	f7ff bbf9 	b.w	403eb6 <_dtoa_r+0x63e>
  4046c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046c6:	930a      	str	r3, [sp, #40]	; 0x28
  4046c8:	e5e5      	b.n	404296 <_dtoa_r+0xa1e>
  4046ca:	bf00      	nop

004046cc <__libc_fini_array>:
  4046cc:	b538      	push	{r3, r4, r5, lr}
  4046ce:	4c0a      	ldr	r4, [pc, #40]	; (4046f8 <__libc_fini_array+0x2c>)
  4046d0:	4d0a      	ldr	r5, [pc, #40]	; (4046fc <__libc_fini_array+0x30>)
  4046d2:	1b64      	subs	r4, r4, r5
  4046d4:	10a4      	asrs	r4, r4, #2
  4046d6:	d00a      	beq.n	4046ee <__libc_fini_array+0x22>
  4046d8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4046dc:	3b01      	subs	r3, #1
  4046de:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4046e2:	3c01      	subs	r4, #1
  4046e4:	f855 3904 	ldr.w	r3, [r5], #-4
  4046e8:	4798      	blx	r3
  4046ea:	2c00      	cmp	r4, #0
  4046ec:	d1f9      	bne.n	4046e2 <__libc_fini_array+0x16>
  4046ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4046f2:	f002 b97f 	b.w	4069f4 <_fini>
  4046f6:	bf00      	nop
  4046f8:	00406a04 	.word	0x00406a04
  4046fc:	00406a00 	.word	0x00406a00

00404700 <_localeconv_r>:
  404700:	4a04      	ldr	r2, [pc, #16]	; (404714 <_localeconv_r+0x14>)
  404702:	4b05      	ldr	r3, [pc, #20]	; (404718 <_localeconv_r+0x18>)
  404704:	6812      	ldr	r2, [r2, #0]
  404706:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404708:	2800      	cmp	r0, #0
  40470a:	bf08      	it	eq
  40470c:	4618      	moveq	r0, r3
  40470e:	30f0      	adds	r0, #240	; 0xf0
  404710:	4770      	bx	lr
  404712:	bf00      	nop
  404714:	204000b8 	.word	0x204000b8
  404718:	204008f8 	.word	0x204008f8

0040471c <_malloc_r>:
  40471c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404720:	f101 060b 	add.w	r6, r1, #11
  404724:	2e16      	cmp	r6, #22
  404726:	b083      	sub	sp, #12
  404728:	4605      	mov	r5, r0
  40472a:	f240 809e 	bls.w	40486a <_malloc_r+0x14e>
  40472e:	f036 0607 	bics.w	r6, r6, #7
  404732:	f100 80bd 	bmi.w	4048b0 <_malloc_r+0x194>
  404736:	42b1      	cmp	r1, r6
  404738:	f200 80ba 	bhi.w	4048b0 <_malloc_r+0x194>
  40473c:	f000 fb8a 	bl	404e54 <__malloc_lock>
  404740:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404744:	f0c0 8293 	bcc.w	404c6e <_malloc_r+0x552>
  404748:	0a73      	lsrs	r3, r6, #9
  40474a:	f000 80b8 	beq.w	4048be <_malloc_r+0x1a2>
  40474e:	2b04      	cmp	r3, #4
  404750:	f200 8179 	bhi.w	404a46 <_malloc_r+0x32a>
  404754:	09b3      	lsrs	r3, r6, #6
  404756:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40475a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40475e:	00c3      	lsls	r3, r0, #3
  404760:	4fbf      	ldr	r7, [pc, #764]	; (404a60 <_malloc_r+0x344>)
  404762:	443b      	add	r3, r7
  404764:	f1a3 0108 	sub.w	r1, r3, #8
  404768:	685c      	ldr	r4, [r3, #4]
  40476a:	42a1      	cmp	r1, r4
  40476c:	d106      	bne.n	40477c <_malloc_r+0x60>
  40476e:	e00c      	b.n	40478a <_malloc_r+0x6e>
  404770:	2a00      	cmp	r2, #0
  404772:	f280 80aa 	bge.w	4048ca <_malloc_r+0x1ae>
  404776:	68e4      	ldr	r4, [r4, #12]
  404778:	42a1      	cmp	r1, r4
  40477a:	d006      	beq.n	40478a <_malloc_r+0x6e>
  40477c:	6863      	ldr	r3, [r4, #4]
  40477e:	f023 0303 	bic.w	r3, r3, #3
  404782:	1b9a      	subs	r2, r3, r6
  404784:	2a0f      	cmp	r2, #15
  404786:	ddf3      	ble.n	404770 <_malloc_r+0x54>
  404788:	4670      	mov	r0, lr
  40478a:	693c      	ldr	r4, [r7, #16]
  40478c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404a74 <_malloc_r+0x358>
  404790:	4574      	cmp	r4, lr
  404792:	f000 81ab 	beq.w	404aec <_malloc_r+0x3d0>
  404796:	6863      	ldr	r3, [r4, #4]
  404798:	f023 0303 	bic.w	r3, r3, #3
  40479c:	1b9a      	subs	r2, r3, r6
  40479e:	2a0f      	cmp	r2, #15
  4047a0:	f300 8190 	bgt.w	404ac4 <_malloc_r+0x3a8>
  4047a4:	2a00      	cmp	r2, #0
  4047a6:	f8c7 e014 	str.w	lr, [r7, #20]
  4047aa:	f8c7 e010 	str.w	lr, [r7, #16]
  4047ae:	f280 809d 	bge.w	4048ec <_malloc_r+0x1d0>
  4047b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4047b6:	f080 8161 	bcs.w	404a7c <_malloc_r+0x360>
  4047ba:	08db      	lsrs	r3, r3, #3
  4047bc:	f103 0c01 	add.w	ip, r3, #1
  4047c0:	1099      	asrs	r1, r3, #2
  4047c2:	687a      	ldr	r2, [r7, #4]
  4047c4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4047c8:	f8c4 8008 	str.w	r8, [r4, #8]
  4047cc:	2301      	movs	r3, #1
  4047ce:	408b      	lsls	r3, r1
  4047d0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4047d4:	4313      	orrs	r3, r2
  4047d6:	3908      	subs	r1, #8
  4047d8:	60e1      	str	r1, [r4, #12]
  4047da:	607b      	str	r3, [r7, #4]
  4047dc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4047e0:	f8c8 400c 	str.w	r4, [r8, #12]
  4047e4:	1082      	asrs	r2, r0, #2
  4047e6:	2401      	movs	r4, #1
  4047e8:	4094      	lsls	r4, r2
  4047ea:	429c      	cmp	r4, r3
  4047ec:	f200 808b 	bhi.w	404906 <_malloc_r+0x1ea>
  4047f0:	421c      	tst	r4, r3
  4047f2:	d106      	bne.n	404802 <_malloc_r+0xe6>
  4047f4:	f020 0003 	bic.w	r0, r0, #3
  4047f8:	0064      	lsls	r4, r4, #1
  4047fa:	421c      	tst	r4, r3
  4047fc:	f100 0004 	add.w	r0, r0, #4
  404800:	d0fa      	beq.n	4047f8 <_malloc_r+0xdc>
  404802:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404806:	46cc      	mov	ip, r9
  404808:	4680      	mov	r8, r0
  40480a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40480e:	459c      	cmp	ip, r3
  404810:	d107      	bne.n	404822 <_malloc_r+0x106>
  404812:	e16d      	b.n	404af0 <_malloc_r+0x3d4>
  404814:	2a00      	cmp	r2, #0
  404816:	f280 817b 	bge.w	404b10 <_malloc_r+0x3f4>
  40481a:	68db      	ldr	r3, [r3, #12]
  40481c:	459c      	cmp	ip, r3
  40481e:	f000 8167 	beq.w	404af0 <_malloc_r+0x3d4>
  404822:	6859      	ldr	r1, [r3, #4]
  404824:	f021 0103 	bic.w	r1, r1, #3
  404828:	1b8a      	subs	r2, r1, r6
  40482a:	2a0f      	cmp	r2, #15
  40482c:	ddf2      	ble.n	404814 <_malloc_r+0xf8>
  40482e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404832:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404836:	9300      	str	r3, [sp, #0]
  404838:	199c      	adds	r4, r3, r6
  40483a:	4628      	mov	r0, r5
  40483c:	f046 0601 	orr.w	r6, r6, #1
  404840:	f042 0501 	orr.w	r5, r2, #1
  404844:	605e      	str	r6, [r3, #4]
  404846:	f8c8 c00c 	str.w	ip, [r8, #12]
  40484a:	f8cc 8008 	str.w	r8, [ip, #8]
  40484e:	617c      	str	r4, [r7, #20]
  404850:	613c      	str	r4, [r7, #16]
  404852:	f8c4 e00c 	str.w	lr, [r4, #12]
  404856:	f8c4 e008 	str.w	lr, [r4, #8]
  40485a:	6065      	str	r5, [r4, #4]
  40485c:	505a      	str	r2, [r3, r1]
  40485e:	f000 fafb 	bl	404e58 <__malloc_unlock>
  404862:	9b00      	ldr	r3, [sp, #0]
  404864:	f103 0408 	add.w	r4, r3, #8
  404868:	e01e      	b.n	4048a8 <_malloc_r+0x18c>
  40486a:	2910      	cmp	r1, #16
  40486c:	d820      	bhi.n	4048b0 <_malloc_r+0x194>
  40486e:	f000 faf1 	bl	404e54 <__malloc_lock>
  404872:	2610      	movs	r6, #16
  404874:	2318      	movs	r3, #24
  404876:	2002      	movs	r0, #2
  404878:	4f79      	ldr	r7, [pc, #484]	; (404a60 <_malloc_r+0x344>)
  40487a:	443b      	add	r3, r7
  40487c:	f1a3 0208 	sub.w	r2, r3, #8
  404880:	685c      	ldr	r4, [r3, #4]
  404882:	4294      	cmp	r4, r2
  404884:	f000 813d 	beq.w	404b02 <_malloc_r+0x3e6>
  404888:	6863      	ldr	r3, [r4, #4]
  40488a:	68e1      	ldr	r1, [r4, #12]
  40488c:	68a6      	ldr	r6, [r4, #8]
  40488e:	f023 0303 	bic.w	r3, r3, #3
  404892:	4423      	add	r3, r4
  404894:	4628      	mov	r0, r5
  404896:	685a      	ldr	r2, [r3, #4]
  404898:	60f1      	str	r1, [r6, #12]
  40489a:	f042 0201 	orr.w	r2, r2, #1
  40489e:	608e      	str	r6, [r1, #8]
  4048a0:	605a      	str	r2, [r3, #4]
  4048a2:	f000 fad9 	bl	404e58 <__malloc_unlock>
  4048a6:	3408      	adds	r4, #8
  4048a8:	4620      	mov	r0, r4
  4048aa:	b003      	add	sp, #12
  4048ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048b0:	2400      	movs	r4, #0
  4048b2:	230c      	movs	r3, #12
  4048b4:	4620      	mov	r0, r4
  4048b6:	602b      	str	r3, [r5, #0]
  4048b8:	b003      	add	sp, #12
  4048ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048be:	2040      	movs	r0, #64	; 0x40
  4048c0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4048c4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4048c8:	e74a      	b.n	404760 <_malloc_r+0x44>
  4048ca:	4423      	add	r3, r4
  4048cc:	68e1      	ldr	r1, [r4, #12]
  4048ce:	685a      	ldr	r2, [r3, #4]
  4048d0:	68a6      	ldr	r6, [r4, #8]
  4048d2:	f042 0201 	orr.w	r2, r2, #1
  4048d6:	60f1      	str	r1, [r6, #12]
  4048d8:	4628      	mov	r0, r5
  4048da:	608e      	str	r6, [r1, #8]
  4048dc:	605a      	str	r2, [r3, #4]
  4048de:	f000 fabb 	bl	404e58 <__malloc_unlock>
  4048e2:	3408      	adds	r4, #8
  4048e4:	4620      	mov	r0, r4
  4048e6:	b003      	add	sp, #12
  4048e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048ec:	4423      	add	r3, r4
  4048ee:	4628      	mov	r0, r5
  4048f0:	685a      	ldr	r2, [r3, #4]
  4048f2:	f042 0201 	orr.w	r2, r2, #1
  4048f6:	605a      	str	r2, [r3, #4]
  4048f8:	f000 faae 	bl	404e58 <__malloc_unlock>
  4048fc:	3408      	adds	r4, #8
  4048fe:	4620      	mov	r0, r4
  404900:	b003      	add	sp, #12
  404902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404906:	68bc      	ldr	r4, [r7, #8]
  404908:	6863      	ldr	r3, [r4, #4]
  40490a:	f023 0803 	bic.w	r8, r3, #3
  40490e:	45b0      	cmp	r8, r6
  404910:	d304      	bcc.n	40491c <_malloc_r+0x200>
  404912:	eba8 0306 	sub.w	r3, r8, r6
  404916:	2b0f      	cmp	r3, #15
  404918:	f300 8085 	bgt.w	404a26 <_malloc_r+0x30a>
  40491c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404a78 <_malloc_r+0x35c>
  404920:	4b50      	ldr	r3, [pc, #320]	; (404a64 <_malloc_r+0x348>)
  404922:	f8d9 2000 	ldr.w	r2, [r9]
  404926:	681b      	ldr	r3, [r3, #0]
  404928:	3201      	adds	r2, #1
  40492a:	4433      	add	r3, r6
  40492c:	eb04 0a08 	add.w	sl, r4, r8
  404930:	f000 8155 	beq.w	404bde <_malloc_r+0x4c2>
  404934:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404938:	330f      	adds	r3, #15
  40493a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40493e:	f02b 0b0f 	bic.w	fp, fp, #15
  404942:	4659      	mov	r1, fp
  404944:	4628      	mov	r0, r5
  404946:	f000 fd83 	bl	405450 <_sbrk_r>
  40494a:	1c41      	adds	r1, r0, #1
  40494c:	4602      	mov	r2, r0
  40494e:	f000 80fc 	beq.w	404b4a <_malloc_r+0x42e>
  404952:	4582      	cmp	sl, r0
  404954:	f200 80f7 	bhi.w	404b46 <_malloc_r+0x42a>
  404958:	4b43      	ldr	r3, [pc, #268]	; (404a68 <_malloc_r+0x34c>)
  40495a:	6819      	ldr	r1, [r3, #0]
  40495c:	4459      	add	r1, fp
  40495e:	6019      	str	r1, [r3, #0]
  404960:	f000 814d 	beq.w	404bfe <_malloc_r+0x4e2>
  404964:	f8d9 0000 	ldr.w	r0, [r9]
  404968:	3001      	adds	r0, #1
  40496a:	bf1b      	ittet	ne
  40496c:	eba2 0a0a 	subne.w	sl, r2, sl
  404970:	4451      	addne	r1, sl
  404972:	f8c9 2000 	streq.w	r2, [r9]
  404976:	6019      	strne	r1, [r3, #0]
  404978:	f012 0107 	ands.w	r1, r2, #7
  40497c:	f000 8115 	beq.w	404baa <_malloc_r+0x48e>
  404980:	f1c1 0008 	rsb	r0, r1, #8
  404984:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404988:	4402      	add	r2, r0
  40498a:	3108      	adds	r1, #8
  40498c:	eb02 090b 	add.w	r9, r2, fp
  404990:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404994:	eba1 0909 	sub.w	r9, r1, r9
  404998:	4649      	mov	r1, r9
  40499a:	4628      	mov	r0, r5
  40499c:	9301      	str	r3, [sp, #4]
  40499e:	9200      	str	r2, [sp, #0]
  4049a0:	f000 fd56 	bl	405450 <_sbrk_r>
  4049a4:	1c43      	adds	r3, r0, #1
  4049a6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4049aa:	f000 8143 	beq.w	404c34 <_malloc_r+0x518>
  4049ae:	1a80      	subs	r0, r0, r2
  4049b0:	4448      	add	r0, r9
  4049b2:	f040 0001 	orr.w	r0, r0, #1
  4049b6:	6819      	ldr	r1, [r3, #0]
  4049b8:	60ba      	str	r2, [r7, #8]
  4049ba:	4449      	add	r1, r9
  4049bc:	42bc      	cmp	r4, r7
  4049be:	6050      	str	r0, [r2, #4]
  4049c0:	6019      	str	r1, [r3, #0]
  4049c2:	d017      	beq.n	4049f4 <_malloc_r+0x2d8>
  4049c4:	f1b8 0f0f 	cmp.w	r8, #15
  4049c8:	f240 80fb 	bls.w	404bc2 <_malloc_r+0x4a6>
  4049cc:	6860      	ldr	r0, [r4, #4]
  4049ce:	f1a8 020c 	sub.w	r2, r8, #12
  4049d2:	f022 0207 	bic.w	r2, r2, #7
  4049d6:	eb04 0e02 	add.w	lr, r4, r2
  4049da:	f000 0001 	and.w	r0, r0, #1
  4049de:	f04f 0c05 	mov.w	ip, #5
  4049e2:	4310      	orrs	r0, r2
  4049e4:	2a0f      	cmp	r2, #15
  4049e6:	6060      	str	r0, [r4, #4]
  4049e8:	f8ce c004 	str.w	ip, [lr, #4]
  4049ec:	f8ce c008 	str.w	ip, [lr, #8]
  4049f0:	f200 8117 	bhi.w	404c22 <_malloc_r+0x506>
  4049f4:	4b1d      	ldr	r3, [pc, #116]	; (404a6c <_malloc_r+0x350>)
  4049f6:	68bc      	ldr	r4, [r7, #8]
  4049f8:	681a      	ldr	r2, [r3, #0]
  4049fa:	4291      	cmp	r1, r2
  4049fc:	bf88      	it	hi
  4049fe:	6019      	strhi	r1, [r3, #0]
  404a00:	4b1b      	ldr	r3, [pc, #108]	; (404a70 <_malloc_r+0x354>)
  404a02:	681a      	ldr	r2, [r3, #0]
  404a04:	4291      	cmp	r1, r2
  404a06:	6862      	ldr	r2, [r4, #4]
  404a08:	bf88      	it	hi
  404a0a:	6019      	strhi	r1, [r3, #0]
  404a0c:	f022 0203 	bic.w	r2, r2, #3
  404a10:	4296      	cmp	r6, r2
  404a12:	eba2 0306 	sub.w	r3, r2, r6
  404a16:	d801      	bhi.n	404a1c <_malloc_r+0x300>
  404a18:	2b0f      	cmp	r3, #15
  404a1a:	dc04      	bgt.n	404a26 <_malloc_r+0x30a>
  404a1c:	4628      	mov	r0, r5
  404a1e:	f000 fa1b 	bl	404e58 <__malloc_unlock>
  404a22:	2400      	movs	r4, #0
  404a24:	e740      	b.n	4048a8 <_malloc_r+0x18c>
  404a26:	19a2      	adds	r2, r4, r6
  404a28:	f043 0301 	orr.w	r3, r3, #1
  404a2c:	f046 0601 	orr.w	r6, r6, #1
  404a30:	6066      	str	r6, [r4, #4]
  404a32:	4628      	mov	r0, r5
  404a34:	60ba      	str	r2, [r7, #8]
  404a36:	6053      	str	r3, [r2, #4]
  404a38:	f000 fa0e 	bl	404e58 <__malloc_unlock>
  404a3c:	3408      	adds	r4, #8
  404a3e:	4620      	mov	r0, r4
  404a40:	b003      	add	sp, #12
  404a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a46:	2b14      	cmp	r3, #20
  404a48:	d971      	bls.n	404b2e <_malloc_r+0x412>
  404a4a:	2b54      	cmp	r3, #84	; 0x54
  404a4c:	f200 80a3 	bhi.w	404b96 <_malloc_r+0x47a>
  404a50:	0b33      	lsrs	r3, r6, #12
  404a52:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404a56:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404a5a:	00c3      	lsls	r3, r0, #3
  404a5c:	e680      	b.n	404760 <_malloc_r+0x44>
  404a5e:	bf00      	nop
  404a60:	204004e8 	.word	0x204004e8
  404a64:	20400b70 	.word	0x20400b70
  404a68:	20400b40 	.word	0x20400b40
  404a6c:	20400b68 	.word	0x20400b68
  404a70:	20400b6c 	.word	0x20400b6c
  404a74:	204004f0 	.word	0x204004f0
  404a78:	204008f0 	.word	0x204008f0
  404a7c:	0a5a      	lsrs	r2, r3, #9
  404a7e:	2a04      	cmp	r2, #4
  404a80:	d95b      	bls.n	404b3a <_malloc_r+0x41e>
  404a82:	2a14      	cmp	r2, #20
  404a84:	f200 80ae 	bhi.w	404be4 <_malloc_r+0x4c8>
  404a88:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404a8c:	00c9      	lsls	r1, r1, #3
  404a8e:	325b      	adds	r2, #91	; 0x5b
  404a90:	eb07 0c01 	add.w	ip, r7, r1
  404a94:	5879      	ldr	r1, [r7, r1]
  404a96:	f1ac 0c08 	sub.w	ip, ip, #8
  404a9a:	458c      	cmp	ip, r1
  404a9c:	f000 8088 	beq.w	404bb0 <_malloc_r+0x494>
  404aa0:	684a      	ldr	r2, [r1, #4]
  404aa2:	f022 0203 	bic.w	r2, r2, #3
  404aa6:	4293      	cmp	r3, r2
  404aa8:	d273      	bcs.n	404b92 <_malloc_r+0x476>
  404aaa:	6889      	ldr	r1, [r1, #8]
  404aac:	458c      	cmp	ip, r1
  404aae:	d1f7      	bne.n	404aa0 <_malloc_r+0x384>
  404ab0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404ab4:	687b      	ldr	r3, [r7, #4]
  404ab6:	60e2      	str	r2, [r4, #12]
  404ab8:	f8c4 c008 	str.w	ip, [r4, #8]
  404abc:	6094      	str	r4, [r2, #8]
  404abe:	f8cc 400c 	str.w	r4, [ip, #12]
  404ac2:	e68f      	b.n	4047e4 <_malloc_r+0xc8>
  404ac4:	19a1      	adds	r1, r4, r6
  404ac6:	f046 0c01 	orr.w	ip, r6, #1
  404aca:	f042 0601 	orr.w	r6, r2, #1
  404ace:	f8c4 c004 	str.w	ip, [r4, #4]
  404ad2:	4628      	mov	r0, r5
  404ad4:	6179      	str	r1, [r7, #20]
  404ad6:	6139      	str	r1, [r7, #16]
  404ad8:	f8c1 e00c 	str.w	lr, [r1, #12]
  404adc:	f8c1 e008 	str.w	lr, [r1, #8]
  404ae0:	604e      	str	r6, [r1, #4]
  404ae2:	50e2      	str	r2, [r4, r3]
  404ae4:	f000 f9b8 	bl	404e58 <__malloc_unlock>
  404ae8:	3408      	adds	r4, #8
  404aea:	e6dd      	b.n	4048a8 <_malloc_r+0x18c>
  404aec:	687b      	ldr	r3, [r7, #4]
  404aee:	e679      	b.n	4047e4 <_malloc_r+0xc8>
  404af0:	f108 0801 	add.w	r8, r8, #1
  404af4:	f018 0f03 	tst.w	r8, #3
  404af8:	f10c 0c08 	add.w	ip, ip, #8
  404afc:	f47f ae85 	bne.w	40480a <_malloc_r+0xee>
  404b00:	e02d      	b.n	404b5e <_malloc_r+0x442>
  404b02:	68dc      	ldr	r4, [r3, #12]
  404b04:	42a3      	cmp	r3, r4
  404b06:	bf08      	it	eq
  404b08:	3002      	addeq	r0, #2
  404b0a:	f43f ae3e 	beq.w	40478a <_malloc_r+0x6e>
  404b0e:	e6bb      	b.n	404888 <_malloc_r+0x16c>
  404b10:	4419      	add	r1, r3
  404b12:	461c      	mov	r4, r3
  404b14:	684a      	ldr	r2, [r1, #4]
  404b16:	68db      	ldr	r3, [r3, #12]
  404b18:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404b1c:	f042 0201 	orr.w	r2, r2, #1
  404b20:	604a      	str	r2, [r1, #4]
  404b22:	4628      	mov	r0, r5
  404b24:	60f3      	str	r3, [r6, #12]
  404b26:	609e      	str	r6, [r3, #8]
  404b28:	f000 f996 	bl	404e58 <__malloc_unlock>
  404b2c:	e6bc      	b.n	4048a8 <_malloc_r+0x18c>
  404b2e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404b32:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404b36:	00c3      	lsls	r3, r0, #3
  404b38:	e612      	b.n	404760 <_malloc_r+0x44>
  404b3a:	099a      	lsrs	r2, r3, #6
  404b3c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404b40:	00c9      	lsls	r1, r1, #3
  404b42:	3238      	adds	r2, #56	; 0x38
  404b44:	e7a4      	b.n	404a90 <_malloc_r+0x374>
  404b46:	42bc      	cmp	r4, r7
  404b48:	d054      	beq.n	404bf4 <_malloc_r+0x4d8>
  404b4a:	68bc      	ldr	r4, [r7, #8]
  404b4c:	6862      	ldr	r2, [r4, #4]
  404b4e:	f022 0203 	bic.w	r2, r2, #3
  404b52:	e75d      	b.n	404a10 <_malloc_r+0x2f4>
  404b54:	f859 3908 	ldr.w	r3, [r9], #-8
  404b58:	4599      	cmp	r9, r3
  404b5a:	f040 8086 	bne.w	404c6a <_malloc_r+0x54e>
  404b5e:	f010 0f03 	tst.w	r0, #3
  404b62:	f100 30ff 	add.w	r0, r0, #4294967295
  404b66:	d1f5      	bne.n	404b54 <_malloc_r+0x438>
  404b68:	687b      	ldr	r3, [r7, #4]
  404b6a:	ea23 0304 	bic.w	r3, r3, r4
  404b6e:	607b      	str	r3, [r7, #4]
  404b70:	0064      	lsls	r4, r4, #1
  404b72:	429c      	cmp	r4, r3
  404b74:	f63f aec7 	bhi.w	404906 <_malloc_r+0x1ea>
  404b78:	2c00      	cmp	r4, #0
  404b7a:	f43f aec4 	beq.w	404906 <_malloc_r+0x1ea>
  404b7e:	421c      	tst	r4, r3
  404b80:	4640      	mov	r0, r8
  404b82:	f47f ae3e 	bne.w	404802 <_malloc_r+0xe6>
  404b86:	0064      	lsls	r4, r4, #1
  404b88:	421c      	tst	r4, r3
  404b8a:	f100 0004 	add.w	r0, r0, #4
  404b8e:	d0fa      	beq.n	404b86 <_malloc_r+0x46a>
  404b90:	e637      	b.n	404802 <_malloc_r+0xe6>
  404b92:	468c      	mov	ip, r1
  404b94:	e78c      	b.n	404ab0 <_malloc_r+0x394>
  404b96:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404b9a:	d815      	bhi.n	404bc8 <_malloc_r+0x4ac>
  404b9c:	0bf3      	lsrs	r3, r6, #15
  404b9e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404ba2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404ba6:	00c3      	lsls	r3, r0, #3
  404ba8:	e5da      	b.n	404760 <_malloc_r+0x44>
  404baa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404bae:	e6ed      	b.n	40498c <_malloc_r+0x270>
  404bb0:	687b      	ldr	r3, [r7, #4]
  404bb2:	1092      	asrs	r2, r2, #2
  404bb4:	2101      	movs	r1, #1
  404bb6:	fa01 f202 	lsl.w	r2, r1, r2
  404bba:	4313      	orrs	r3, r2
  404bbc:	607b      	str	r3, [r7, #4]
  404bbe:	4662      	mov	r2, ip
  404bc0:	e779      	b.n	404ab6 <_malloc_r+0x39a>
  404bc2:	2301      	movs	r3, #1
  404bc4:	6053      	str	r3, [r2, #4]
  404bc6:	e729      	b.n	404a1c <_malloc_r+0x300>
  404bc8:	f240 5254 	movw	r2, #1364	; 0x554
  404bcc:	4293      	cmp	r3, r2
  404bce:	d822      	bhi.n	404c16 <_malloc_r+0x4fa>
  404bd0:	0cb3      	lsrs	r3, r6, #18
  404bd2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404bd6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404bda:	00c3      	lsls	r3, r0, #3
  404bdc:	e5c0      	b.n	404760 <_malloc_r+0x44>
  404bde:	f103 0b10 	add.w	fp, r3, #16
  404be2:	e6ae      	b.n	404942 <_malloc_r+0x226>
  404be4:	2a54      	cmp	r2, #84	; 0x54
  404be6:	d829      	bhi.n	404c3c <_malloc_r+0x520>
  404be8:	0b1a      	lsrs	r2, r3, #12
  404bea:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404bee:	00c9      	lsls	r1, r1, #3
  404bf0:	326e      	adds	r2, #110	; 0x6e
  404bf2:	e74d      	b.n	404a90 <_malloc_r+0x374>
  404bf4:	4b20      	ldr	r3, [pc, #128]	; (404c78 <_malloc_r+0x55c>)
  404bf6:	6819      	ldr	r1, [r3, #0]
  404bf8:	4459      	add	r1, fp
  404bfa:	6019      	str	r1, [r3, #0]
  404bfc:	e6b2      	b.n	404964 <_malloc_r+0x248>
  404bfe:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404c02:	2800      	cmp	r0, #0
  404c04:	f47f aeae 	bne.w	404964 <_malloc_r+0x248>
  404c08:	eb08 030b 	add.w	r3, r8, fp
  404c0c:	68ba      	ldr	r2, [r7, #8]
  404c0e:	f043 0301 	orr.w	r3, r3, #1
  404c12:	6053      	str	r3, [r2, #4]
  404c14:	e6ee      	b.n	4049f4 <_malloc_r+0x2d8>
  404c16:	207f      	movs	r0, #127	; 0x7f
  404c18:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404c1c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404c20:	e59e      	b.n	404760 <_malloc_r+0x44>
  404c22:	f104 0108 	add.w	r1, r4, #8
  404c26:	4628      	mov	r0, r5
  404c28:	9300      	str	r3, [sp, #0]
  404c2a:	f000 fde7 	bl	4057fc <_free_r>
  404c2e:	9b00      	ldr	r3, [sp, #0]
  404c30:	6819      	ldr	r1, [r3, #0]
  404c32:	e6df      	b.n	4049f4 <_malloc_r+0x2d8>
  404c34:	2001      	movs	r0, #1
  404c36:	f04f 0900 	mov.w	r9, #0
  404c3a:	e6bc      	b.n	4049b6 <_malloc_r+0x29a>
  404c3c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c40:	d805      	bhi.n	404c4e <_malloc_r+0x532>
  404c42:	0bda      	lsrs	r2, r3, #15
  404c44:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404c48:	00c9      	lsls	r1, r1, #3
  404c4a:	3277      	adds	r2, #119	; 0x77
  404c4c:	e720      	b.n	404a90 <_malloc_r+0x374>
  404c4e:	f240 5154 	movw	r1, #1364	; 0x554
  404c52:	428a      	cmp	r2, r1
  404c54:	d805      	bhi.n	404c62 <_malloc_r+0x546>
  404c56:	0c9a      	lsrs	r2, r3, #18
  404c58:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404c5c:	00c9      	lsls	r1, r1, #3
  404c5e:	327c      	adds	r2, #124	; 0x7c
  404c60:	e716      	b.n	404a90 <_malloc_r+0x374>
  404c62:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404c66:	227e      	movs	r2, #126	; 0x7e
  404c68:	e712      	b.n	404a90 <_malloc_r+0x374>
  404c6a:	687b      	ldr	r3, [r7, #4]
  404c6c:	e780      	b.n	404b70 <_malloc_r+0x454>
  404c6e:	08f0      	lsrs	r0, r6, #3
  404c70:	f106 0308 	add.w	r3, r6, #8
  404c74:	e600      	b.n	404878 <_malloc_r+0x15c>
  404c76:	bf00      	nop
  404c78:	20400b40 	.word	0x20400b40
  404c7c:	00000000 	.word	0x00000000

00404c80 <memchr>:
  404c80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c84:	2a10      	cmp	r2, #16
  404c86:	db2b      	blt.n	404ce0 <memchr+0x60>
  404c88:	f010 0f07 	tst.w	r0, #7
  404c8c:	d008      	beq.n	404ca0 <memchr+0x20>
  404c8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404c92:	3a01      	subs	r2, #1
  404c94:	428b      	cmp	r3, r1
  404c96:	d02d      	beq.n	404cf4 <memchr+0x74>
  404c98:	f010 0f07 	tst.w	r0, #7
  404c9c:	b342      	cbz	r2, 404cf0 <memchr+0x70>
  404c9e:	d1f6      	bne.n	404c8e <memchr+0xe>
  404ca0:	b4f0      	push	{r4, r5, r6, r7}
  404ca2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404ca6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404caa:	f022 0407 	bic.w	r4, r2, #7
  404cae:	f07f 0700 	mvns.w	r7, #0
  404cb2:	2300      	movs	r3, #0
  404cb4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404cb8:	3c08      	subs	r4, #8
  404cba:	ea85 0501 	eor.w	r5, r5, r1
  404cbe:	ea86 0601 	eor.w	r6, r6, r1
  404cc2:	fa85 f547 	uadd8	r5, r5, r7
  404cc6:	faa3 f587 	sel	r5, r3, r7
  404cca:	fa86 f647 	uadd8	r6, r6, r7
  404cce:	faa5 f687 	sel	r6, r5, r7
  404cd2:	b98e      	cbnz	r6, 404cf8 <memchr+0x78>
  404cd4:	d1ee      	bne.n	404cb4 <memchr+0x34>
  404cd6:	bcf0      	pop	{r4, r5, r6, r7}
  404cd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404cdc:	f002 0207 	and.w	r2, r2, #7
  404ce0:	b132      	cbz	r2, 404cf0 <memchr+0x70>
  404ce2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ce6:	3a01      	subs	r2, #1
  404ce8:	ea83 0301 	eor.w	r3, r3, r1
  404cec:	b113      	cbz	r3, 404cf4 <memchr+0x74>
  404cee:	d1f8      	bne.n	404ce2 <memchr+0x62>
  404cf0:	2000      	movs	r0, #0
  404cf2:	4770      	bx	lr
  404cf4:	3801      	subs	r0, #1
  404cf6:	4770      	bx	lr
  404cf8:	2d00      	cmp	r5, #0
  404cfa:	bf06      	itte	eq
  404cfc:	4635      	moveq	r5, r6
  404cfe:	3803      	subeq	r0, #3
  404d00:	3807      	subne	r0, #7
  404d02:	f015 0f01 	tst.w	r5, #1
  404d06:	d107      	bne.n	404d18 <memchr+0x98>
  404d08:	3001      	adds	r0, #1
  404d0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404d0e:	bf02      	ittt	eq
  404d10:	3001      	addeq	r0, #1
  404d12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404d16:	3001      	addeq	r0, #1
  404d18:	bcf0      	pop	{r4, r5, r6, r7}
  404d1a:	3801      	subs	r0, #1
  404d1c:	4770      	bx	lr
  404d1e:	bf00      	nop

00404d20 <memcpy>:
  404d20:	4684      	mov	ip, r0
  404d22:	ea41 0300 	orr.w	r3, r1, r0
  404d26:	f013 0303 	ands.w	r3, r3, #3
  404d2a:	d16d      	bne.n	404e08 <memcpy+0xe8>
  404d2c:	3a40      	subs	r2, #64	; 0x40
  404d2e:	d341      	bcc.n	404db4 <memcpy+0x94>
  404d30:	f851 3b04 	ldr.w	r3, [r1], #4
  404d34:	f840 3b04 	str.w	r3, [r0], #4
  404d38:	f851 3b04 	ldr.w	r3, [r1], #4
  404d3c:	f840 3b04 	str.w	r3, [r0], #4
  404d40:	f851 3b04 	ldr.w	r3, [r1], #4
  404d44:	f840 3b04 	str.w	r3, [r0], #4
  404d48:	f851 3b04 	ldr.w	r3, [r1], #4
  404d4c:	f840 3b04 	str.w	r3, [r0], #4
  404d50:	f851 3b04 	ldr.w	r3, [r1], #4
  404d54:	f840 3b04 	str.w	r3, [r0], #4
  404d58:	f851 3b04 	ldr.w	r3, [r1], #4
  404d5c:	f840 3b04 	str.w	r3, [r0], #4
  404d60:	f851 3b04 	ldr.w	r3, [r1], #4
  404d64:	f840 3b04 	str.w	r3, [r0], #4
  404d68:	f851 3b04 	ldr.w	r3, [r1], #4
  404d6c:	f840 3b04 	str.w	r3, [r0], #4
  404d70:	f851 3b04 	ldr.w	r3, [r1], #4
  404d74:	f840 3b04 	str.w	r3, [r0], #4
  404d78:	f851 3b04 	ldr.w	r3, [r1], #4
  404d7c:	f840 3b04 	str.w	r3, [r0], #4
  404d80:	f851 3b04 	ldr.w	r3, [r1], #4
  404d84:	f840 3b04 	str.w	r3, [r0], #4
  404d88:	f851 3b04 	ldr.w	r3, [r1], #4
  404d8c:	f840 3b04 	str.w	r3, [r0], #4
  404d90:	f851 3b04 	ldr.w	r3, [r1], #4
  404d94:	f840 3b04 	str.w	r3, [r0], #4
  404d98:	f851 3b04 	ldr.w	r3, [r1], #4
  404d9c:	f840 3b04 	str.w	r3, [r0], #4
  404da0:	f851 3b04 	ldr.w	r3, [r1], #4
  404da4:	f840 3b04 	str.w	r3, [r0], #4
  404da8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dac:	f840 3b04 	str.w	r3, [r0], #4
  404db0:	3a40      	subs	r2, #64	; 0x40
  404db2:	d2bd      	bcs.n	404d30 <memcpy+0x10>
  404db4:	3230      	adds	r2, #48	; 0x30
  404db6:	d311      	bcc.n	404ddc <memcpy+0xbc>
  404db8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dbc:	f840 3b04 	str.w	r3, [r0], #4
  404dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc4:	f840 3b04 	str.w	r3, [r0], #4
  404dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dcc:	f840 3b04 	str.w	r3, [r0], #4
  404dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd4:	f840 3b04 	str.w	r3, [r0], #4
  404dd8:	3a10      	subs	r2, #16
  404dda:	d2ed      	bcs.n	404db8 <memcpy+0x98>
  404ddc:	320c      	adds	r2, #12
  404dde:	d305      	bcc.n	404dec <memcpy+0xcc>
  404de0:	f851 3b04 	ldr.w	r3, [r1], #4
  404de4:	f840 3b04 	str.w	r3, [r0], #4
  404de8:	3a04      	subs	r2, #4
  404dea:	d2f9      	bcs.n	404de0 <memcpy+0xc0>
  404dec:	3204      	adds	r2, #4
  404dee:	d008      	beq.n	404e02 <memcpy+0xe2>
  404df0:	07d2      	lsls	r2, r2, #31
  404df2:	bf1c      	itt	ne
  404df4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404df8:	f800 3b01 	strbne.w	r3, [r0], #1
  404dfc:	d301      	bcc.n	404e02 <memcpy+0xe2>
  404dfe:	880b      	ldrh	r3, [r1, #0]
  404e00:	8003      	strh	r3, [r0, #0]
  404e02:	4660      	mov	r0, ip
  404e04:	4770      	bx	lr
  404e06:	bf00      	nop
  404e08:	2a08      	cmp	r2, #8
  404e0a:	d313      	bcc.n	404e34 <memcpy+0x114>
  404e0c:	078b      	lsls	r3, r1, #30
  404e0e:	d08d      	beq.n	404d2c <memcpy+0xc>
  404e10:	f010 0303 	ands.w	r3, r0, #3
  404e14:	d08a      	beq.n	404d2c <memcpy+0xc>
  404e16:	f1c3 0304 	rsb	r3, r3, #4
  404e1a:	1ad2      	subs	r2, r2, r3
  404e1c:	07db      	lsls	r3, r3, #31
  404e1e:	bf1c      	itt	ne
  404e20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e24:	f800 3b01 	strbne.w	r3, [r0], #1
  404e28:	d380      	bcc.n	404d2c <memcpy+0xc>
  404e2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404e2e:	f820 3b02 	strh.w	r3, [r0], #2
  404e32:	e77b      	b.n	404d2c <memcpy+0xc>
  404e34:	3a04      	subs	r2, #4
  404e36:	d3d9      	bcc.n	404dec <memcpy+0xcc>
  404e38:	3a01      	subs	r2, #1
  404e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404e3e:	f800 3b01 	strb.w	r3, [r0], #1
  404e42:	d2f9      	bcs.n	404e38 <memcpy+0x118>
  404e44:	780b      	ldrb	r3, [r1, #0]
  404e46:	7003      	strb	r3, [r0, #0]
  404e48:	784b      	ldrb	r3, [r1, #1]
  404e4a:	7043      	strb	r3, [r0, #1]
  404e4c:	788b      	ldrb	r3, [r1, #2]
  404e4e:	7083      	strb	r3, [r0, #2]
  404e50:	4660      	mov	r0, ip
  404e52:	4770      	bx	lr

00404e54 <__malloc_lock>:
  404e54:	4770      	bx	lr
  404e56:	bf00      	nop

00404e58 <__malloc_unlock>:
  404e58:	4770      	bx	lr
  404e5a:	bf00      	nop

00404e5c <_Balloc>:
  404e5c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404e5e:	b570      	push	{r4, r5, r6, lr}
  404e60:	4605      	mov	r5, r0
  404e62:	460c      	mov	r4, r1
  404e64:	b14b      	cbz	r3, 404e7a <_Balloc+0x1e>
  404e66:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404e6a:	b180      	cbz	r0, 404e8e <_Balloc+0x32>
  404e6c:	6802      	ldr	r2, [r0, #0]
  404e6e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404e72:	2300      	movs	r3, #0
  404e74:	6103      	str	r3, [r0, #16]
  404e76:	60c3      	str	r3, [r0, #12]
  404e78:	bd70      	pop	{r4, r5, r6, pc}
  404e7a:	2221      	movs	r2, #33	; 0x21
  404e7c:	2104      	movs	r1, #4
  404e7e:	f000 fc3d 	bl	4056fc <_calloc_r>
  404e82:	64e8      	str	r0, [r5, #76]	; 0x4c
  404e84:	4603      	mov	r3, r0
  404e86:	2800      	cmp	r0, #0
  404e88:	d1ed      	bne.n	404e66 <_Balloc+0xa>
  404e8a:	2000      	movs	r0, #0
  404e8c:	bd70      	pop	{r4, r5, r6, pc}
  404e8e:	2101      	movs	r1, #1
  404e90:	fa01 f604 	lsl.w	r6, r1, r4
  404e94:	1d72      	adds	r2, r6, #5
  404e96:	4628      	mov	r0, r5
  404e98:	0092      	lsls	r2, r2, #2
  404e9a:	f000 fc2f 	bl	4056fc <_calloc_r>
  404e9e:	2800      	cmp	r0, #0
  404ea0:	d0f3      	beq.n	404e8a <_Balloc+0x2e>
  404ea2:	6044      	str	r4, [r0, #4]
  404ea4:	6086      	str	r6, [r0, #8]
  404ea6:	e7e4      	b.n	404e72 <_Balloc+0x16>

00404ea8 <_Bfree>:
  404ea8:	b131      	cbz	r1, 404eb8 <_Bfree+0x10>
  404eaa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404eac:	684a      	ldr	r2, [r1, #4]
  404eae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404eb2:	6008      	str	r0, [r1, #0]
  404eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404eb8:	4770      	bx	lr
  404eba:	bf00      	nop

00404ebc <__multadd>:
  404ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
  404ebe:	690c      	ldr	r4, [r1, #16]
  404ec0:	b083      	sub	sp, #12
  404ec2:	460d      	mov	r5, r1
  404ec4:	4606      	mov	r6, r0
  404ec6:	f101 0e14 	add.w	lr, r1, #20
  404eca:	2700      	movs	r7, #0
  404ecc:	f8de 0000 	ldr.w	r0, [lr]
  404ed0:	b281      	uxth	r1, r0
  404ed2:	fb02 3301 	mla	r3, r2, r1, r3
  404ed6:	0c01      	lsrs	r1, r0, #16
  404ed8:	0c18      	lsrs	r0, r3, #16
  404eda:	fb02 0101 	mla	r1, r2, r1, r0
  404ede:	b29b      	uxth	r3, r3
  404ee0:	3701      	adds	r7, #1
  404ee2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404ee6:	42bc      	cmp	r4, r7
  404ee8:	f84e 3b04 	str.w	r3, [lr], #4
  404eec:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404ef0:	dcec      	bgt.n	404ecc <__multadd+0x10>
  404ef2:	b13b      	cbz	r3, 404f04 <__multadd+0x48>
  404ef4:	68aa      	ldr	r2, [r5, #8]
  404ef6:	4294      	cmp	r4, r2
  404ef8:	da07      	bge.n	404f0a <__multadd+0x4e>
  404efa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404efe:	3401      	adds	r4, #1
  404f00:	6153      	str	r3, [r2, #20]
  404f02:	612c      	str	r4, [r5, #16]
  404f04:	4628      	mov	r0, r5
  404f06:	b003      	add	sp, #12
  404f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f0a:	6869      	ldr	r1, [r5, #4]
  404f0c:	9301      	str	r3, [sp, #4]
  404f0e:	3101      	adds	r1, #1
  404f10:	4630      	mov	r0, r6
  404f12:	f7ff ffa3 	bl	404e5c <_Balloc>
  404f16:	692a      	ldr	r2, [r5, #16]
  404f18:	3202      	adds	r2, #2
  404f1a:	f105 010c 	add.w	r1, r5, #12
  404f1e:	4607      	mov	r7, r0
  404f20:	0092      	lsls	r2, r2, #2
  404f22:	300c      	adds	r0, #12
  404f24:	f7ff fefc 	bl	404d20 <memcpy>
  404f28:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404f2a:	6869      	ldr	r1, [r5, #4]
  404f2c:	9b01      	ldr	r3, [sp, #4]
  404f2e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404f32:	6028      	str	r0, [r5, #0]
  404f34:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404f38:	463d      	mov	r5, r7
  404f3a:	e7de      	b.n	404efa <__multadd+0x3e>

00404f3c <__hi0bits>:
  404f3c:	0c02      	lsrs	r2, r0, #16
  404f3e:	0412      	lsls	r2, r2, #16
  404f40:	4603      	mov	r3, r0
  404f42:	b9b2      	cbnz	r2, 404f72 <__hi0bits+0x36>
  404f44:	0403      	lsls	r3, r0, #16
  404f46:	2010      	movs	r0, #16
  404f48:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404f4c:	bf04      	itt	eq
  404f4e:	021b      	lsleq	r3, r3, #8
  404f50:	3008      	addeq	r0, #8
  404f52:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404f56:	bf04      	itt	eq
  404f58:	011b      	lsleq	r3, r3, #4
  404f5a:	3004      	addeq	r0, #4
  404f5c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404f60:	bf04      	itt	eq
  404f62:	009b      	lsleq	r3, r3, #2
  404f64:	3002      	addeq	r0, #2
  404f66:	2b00      	cmp	r3, #0
  404f68:	db02      	blt.n	404f70 <__hi0bits+0x34>
  404f6a:	005b      	lsls	r3, r3, #1
  404f6c:	d403      	bmi.n	404f76 <__hi0bits+0x3a>
  404f6e:	2020      	movs	r0, #32
  404f70:	4770      	bx	lr
  404f72:	2000      	movs	r0, #0
  404f74:	e7e8      	b.n	404f48 <__hi0bits+0xc>
  404f76:	3001      	adds	r0, #1
  404f78:	4770      	bx	lr
  404f7a:	bf00      	nop

00404f7c <__lo0bits>:
  404f7c:	6803      	ldr	r3, [r0, #0]
  404f7e:	f013 0207 	ands.w	r2, r3, #7
  404f82:	4601      	mov	r1, r0
  404f84:	d007      	beq.n	404f96 <__lo0bits+0x1a>
  404f86:	07da      	lsls	r2, r3, #31
  404f88:	d421      	bmi.n	404fce <__lo0bits+0x52>
  404f8a:	0798      	lsls	r0, r3, #30
  404f8c:	d421      	bmi.n	404fd2 <__lo0bits+0x56>
  404f8e:	089b      	lsrs	r3, r3, #2
  404f90:	600b      	str	r3, [r1, #0]
  404f92:	2002      	movs	r0, #2
  404f94:	4770      	bx	lr
  404f96:	b298      	uxth	r0, r3
  404f98:	b198      	cbz	r0, 404fc2 <__lo0bits+0x46>
  404f9a:	4610      	mov	r0, r2
  404f9c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404fa0:	bf04      	itt	eq
  404fa2:	0a1b      	lsreq	r3, r3, #8
  404fa4:	3008      	addeq	r0, #8
  404fa6:	071a      	lsls	r2, r3, #28
  404fa8:	bf04      	itt	eq
  404faa:	091b      	lsreq	r3, r3, #4
  404fac:	3004      	addeq	r0, #4
  404fae:	079a      	lsls	r2, r3, #30
  404fb0:	bf04      	itt	eq
  404fb2:	089b      	lsreq	r3, r3, #2
  404fb4:	3002      	addeq	r0, #2
  404fb6:	07da      	lsls	r2, r3, #31
  404fb8:	d407      	bmi.n	404fca <__lo0bits+0x4e>
  404fba:	085b      	lsrs	r3, r3, #1
  404fbc:	d104      	bne.n	404fc8 <__lo0bits+0x4c>
  404fbe:	2020      	movs	r0, #32
  404fc0:	4770      	bx	lr
  404fc2:	0c1b      	lsrs	r3, r3, #16
  404fc4:	2010      	movs	r0, #16
  404fc6:	e7e9      	b.n	404f9c <__lo0bits+0x20>
  404fc8:	3001      	adds	r0, #1
  404fca:	600b      	str	r3, [r1, #0]
  404fcc:	4770      	bx	lr
  404fce:	2000      	movs	r0, #0
  404fd0:	4770      	bx	lr
  404fd2:	085b      	lsrs	r3, r3, #1
  404fd4:	600b      	str	r3, [r1, #0]
  404fd6:	2001      	movs	r0, #1
  404fd8:	4770      	bx	lr
  404fda:	bf00      	nop

00404fdc <__i2b>:
  404fdc:	b510      	push	{r4, lr}
  404fde:	460c      	mov	r4, r1
  404fe0:	2101      	movs	r1, #1
  404fe2:	f7ff ff3b 	bl	404e5c <_Balloc>
  404fe6:	2201      	movs	r2, #1
  404fe8:	6144      	str	r4, [r0, #20]
  404fea:	6102      	str	r2, [r0, #16]
  404fec:	bd10      	pop	{r4, pc}
  404fee:	bf00      	nop

00404ff0 <__multiply>:
  404ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ff4:	690c      	ldr	r4, [r1, #16]
  404ff6:	6915      	ldr	r5, [r2, #16]
  404ff8:	42ac      	cmp	r4, r5
  404ffa:	b083      	sub	sp, #12
  404ffc:	468b      	mov	fp, r1
  404ffe:	4616      	mov	r6, r2
  405000:	da04      	bge.n	40500c <__multiply+0x1c>
  405002:	4622      	mov	r2, r4
  405004:	46b3      	mov	fp, r6
  405006:	462c      	mov	r4, r5
  405008:	460e      	mov	r6, r1
  40500a:	4615      	mov	r5, r2
  40500c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405010:	f8db 1004 	ldr.w	r1, [fp, #4]
  405014:	eb04 0805 	add.w	r8, r4, r5
  405018:	4598      	cmp	r8, r3
  40501a:	bfc8      	it	gt
  40501c:	3101      	addgt	r1, #1
  40501e:	f7ff ff1d 	bl	404e5c <_Balloc>
  405022:	f100 0914 	add.w	r9, r0, #20
  405026:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40502a:	45d1      	cmp	r9, sl
  40502c:	9000      	str	r0, [sp, #0]
  40502e:	d205      	bcs.n	40503c <__multiply+0x4c>
  405030:	464b      	mov	r3, r9
  405032:	2100      	movs	r1, #0
  405034:	f843 1b04 	str.w	r1, [r3], #4
  405038:	459a      	cmp	sl, r3
  40503a:	d8fb      	bhi.n	405034 <__multiply+0x44>
  40503c:	f106 0c14 	add.w	ip, r6, #20
  405040:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405044:	f10b 0b14 	add.w	fp, fp, #20
  405048:	459c      	cmp	ip, r3
  40504a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40504e:	d24c      	bcs.n	4050ea <__multiply+0xfa>
  405050:	f8cd a004 	str.w	sl, [sp, #4]
  405054:	469a      	mov	sl, r3
  405056:	f8dc 5000 	ldr.w	r5, [ip]
  40505a:	b2af      	uxth	r7, r5
  40505c:	b1ef      	cbz	r7, 40509a <__multiply+0xaa>
  40505e:	2100      	movs	r1, #0
  405060:	464d      	mov	r5, r9
  405062:	465e      	mov	r6, fp
  405064:	460c      	mov	r4, r1
  405066:	f856 2b04 	ldr.w	r2, [r6], #4
  40506a:	6828      	ldr	r0, [r5, #0]
  40506c:	b293      	uxth	r3, r2
  40506e:	b281      	uxth	r1, r0
  405070:	fb07 1303 	mla	r3, r7, r3, r1
  405074:	0c12      	lsrs	r2, r2, #16
  405076:	0c01      	lsrs	r1, r0, #16
  405078:	4423      	add	r3, r4
  40507a:	fb07 1102 	mla	r1, r7, r2, r1
  40507e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405082:	b29b      	uxth	r3, r3
  405084:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405088:	45b6      	cmp	lr, r6
  40508a:	f845 3b04 	str.w	r3, [r5], #4
  40508e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405092:	d8e8      	bhi.n	405066 <__multiply+0x76>
  405094:	602c      	str	r4, [r5, #0]
  405096:	f8dc 5000 	ldr.w	r5, [ip]
  40509a:	0c2d      	lsrs	r5, r5, #16
  40509c:	d01d      	beq.n	4050da <__multiply+0xea>
  40509e:	f8d9 3000 	ldr.w	r3, [r9]
  4050a2:	4648      	mov	r0, r9
  4050a4:	461c      	mov	r4, r3
  4050a6:	4659      	mov	r1, fp
  4050a8:	2200      	movs	r2, #0
  4050aa:	880e      	ldrh	r6, [r1, #0]
  4050ac:	0c24      	lsrs	r4, r4, #16
  4050ae:	fb05 4406 	mla	r4, r5, r6, r4
  4050b2:	4422      	add	r2, r4
  4050b4:	b29b      	uxth	r3, r3
  4050b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4050ba:	f840 3b04 	str.w	r3, [r0], #4
  4050be:	f851 3b04 	ldr.w	r3, [r1], #4
  4050c2:	6804      	ldr	r4, [r0, #0]
  4050c4:	0c1b      	lsrs	r3, r3, #16
  4050c6:	b2a6      	uxth	r6, r4
  4050c8:	fb05 6303 	mla	r3, r5, r3, r6
  4050cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4050d0:	458e      	cmp	lr, r1
  4050d2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4050d6:	d8e8      	bhi.n	4050aa <__multiply+0xba>
  4050d8:	6003      	str	r3, [r0, #0]
  4050da:	f10c 0c04 	add.w	ip, ip, #4
  4050de:	45e2      	cmp	sl, ip
  4050e0:	f109 0904 	add.w	r9, r9, #4
  4050e4:	d8b7      	bhi.n	405056 <__multiply+0x66>
  4050e6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4050ea:	f1b8 0f00 	cmp.w	r8, #0
  4050ee:	dd0b      	ble.n	405108 <__multiply+0x118>
  4050f0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4050f4:	f1aa 0a04 	sub.w	sl, sl, #4
  4050f8:	b11b      	cbz	r3, 405102 <__multiply+0x112>
  4050fa:	e005      	b.n	405108 <__multiply+0x118>
  4050fc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405100:	b913      	cbnz	r3, 405108 <__multiply+0x118>
  405102:	f1b8 0801 	subs.w	r8, r8, #1
  405106:	d1f9      	bne.n	4050fc <__multiply+0x10c>
  405108:	9800      	ldr	r0, [sp, #0]
  40510a:	f8c0 8010 	str.w	r8, [r0, #16]
  40510e:	b003      	add	sp, #12
  405110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405114 <__pow5mult>:
  405114:	f012 0303 	ands.w	r3, r2, #3
  405118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40511c:	4614      	mov	r4, r2
  40511e:	4607      	mov	r7, r0
  405120:	d12e      	bne.n	405180 <__pow5mult+0x6c>
  405122:	460d      	mov	r5, r1
  405124:	10a4      	asrs	r4, r4, #2
  405126:	d01c      	beq.n	405162 <__pow5mult+0x4e>
  405128:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40512a:	b396      	cbz	r6, 405192 <__pow5mult+0x7e>
  40512c:	07e3      	lsls	r3, r4, #31
  40512e:	f04f 0800 	mov.w	r8, #0
  405132:	d406      	bmi.n	405142 <__pow5mult+0x2e>
  405134:	1064      	asrs	r4, r4, #1
  405136:	d014      	beq.n	405162 <__pow5mult+0x4e>
  405138:	6830      	ldr	r0, [r6, #0]
  40513a:	b1a8      	cbz	r0, 405168 <__pow5mult+0x54>
  40513c:	4606      	mov	r6, r0
  40513e:	07e3      	lsls	r3, r4, #31
  405140:	d5f8      	bpl.n	405134 <__pow5mult+0x20>
  405142:	4632      	mov	r2, r6
  405144:	4629      	mov	r1, r5
  405146:	4638      	mov	r0, r7
  405148:	f7ff ff52 	bl	404ff0 <__multiply>
  40514c:	b1b5      	cbz	r5, 40517c <__pow5mult+0x68>
  40514e:	686a      	ldr	r2, [r5, #4]
  405150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405152:	1064      	asrs	r4, r4, #1
  405154:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405158:	6029      	str	r1, [r5, #0]
  40515a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40515e:	4605      	mov	r5, r0
  405160:	d1ea      	bne.n	405138 <__pow5mult+0x24>
  405162:	4628      	mov	r0, r5
  405164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405168:	4632      	mov	r2, r6
  40516a:	4631      	mov	r1, r6
  40516c:	4638      	mov	r0, r7
  40516e:	f7ff ff3f 	bl	404ff0 <__multiply>
  405172:	6030      	str	r0, [r6, #0]
  405174:	f8c0 8000 	str.w	r8, [r0]
  405178:	4606      	mov	r6, r0
  40517a:	e7e0      	b.n	40513e <__pow5mult+0x2a>
  40517c:	4605      	mov	r5, r0
  40517e:	e7d9      	b.n	405134 <__pow5mult+0x20>
  405180:	1e5a      	subs	r2, r3, #1
  405182:	4d0b      	ldr	r5, [pc, #44]	; (4051b0 <__pow5mult+0x9c>)
  405184:	2300      	movs	r3, #0
  405186:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40518a:	f7ff fe97 	bl	404ebc <__multadd>
  40518e:	4605      	mov	r5, r0
  405190:	e7c8      	b.n	405124 <__pow5mult+0x10>
  405192:	2101      	movs	r1, #1
  405194:	4638      	mov	r0, r7
  405196:	f7ff fe61 	bl	404e5c <_Balloc>
  40519a:	f240 2171 	movw	r1, #625	; 0x271
  40519e:	2201      	movs	r2, #1
  4051a0:	2300      	movs	r3, #0
  4051a2:	6141      	str	r1, [r0, #20]
  4051a4:	6102      	str	r2, [r0, #16]
  4051a6:	4606      	mov	r6, r0
  4051a8:	64b8      	str	r0, [r7, #72]	; 0x48
  4051aa:	6003      	str	r3, [r0, #0]
  4051ac:	e7be      	b.n	40512c <__pow5mult+0x18>
  4051ae:	bf00      	nop
  4051b0:	004068c0 	.word	0x004068c0

004051b4 <__lshift>:
  4051b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4051b8:	4691      	mov	r9, r2
  4051ba:	690a      	ldr	r2, [r1, #16]
  4051bc:	688b      	ldr	r3, [r1, #8]
  4051be:	ea4f 1469 	mov.w	r4, r9, asr #5
  4051c2:	eb04 0802 	add.w	r8, r4, r2
  4051c6:	f108 0501 	add.w	r5, r8, #1
  4051ca:	429d      	cmp	r5, r3
  4051cc:	460e      	mov	r6, r1
  4051ce:	4607      	mov	r7, r0
  4051d0:	6849      	ldr	r1, [r1, #4]
  4051d2:	dd04      	ble.n	4051de <__lshift+0x2a>
  4051d4:	005b      	lsls	r3, r3, #1
  4051d6:	429d      	cmp	r5, r3
  4051d8:	f101 0101 	add.w	r1, r1, #1
  4051dc:	dcfa      	bgt.n	4051d4 <__lshift+0x20>
  4051de:	4638      	mov	r0, r7
  4051e0:	f7ff fe3c 	bl	404e5c <_Balloc>
  4051e4:	2c00      	cmp	r4, #0
  4051e6:	f100 0314 	add.w	r3, r0, #20
  4051ea:	dd06      	ble.n	4051fa <__lshift+0x46>
  4051ec:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4051f0:	2100      	movs	r1, #0
  4051f2:	f843 1b04 	str.w	r1, [r3], #4
  4051f6:	429a      	cmp	r2, r3
  4051f8:	d1fb      	bne.n	4051f2 <__lshift+0x3e>
  4051fa:	6934      	ldr	r4, [r6, #16]
  4051fc:	f106 0114 	add.w	r1, r6, #20
  405200:	f019 091f 	ands.w	r9, r9, #31
  405204:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405208:	d01d      	beq.n	405246 <__lshift+0x92>
  40520a:	f1c9 0c20 	rsb	ip, r9, #32
  40520e:	2200      	movs	r2, #0
  405210:	680c      	ldr	r4, [r1, #0]
  405212:	fa04 f409 	lsl.w	r4, r4, r9
  405216:	4314      	orrs	r4, r2
  405218:	f843 4b04 	str.w	r4, [r3], #4
  40521c:	f851 2b04 	ldr.w	r2, [r1], #4
  405220:	458e      	cmp	lr, r1
  405222:	fa22 f20c 	lsr.w	r2, r2, ip
  405226:	d8f3      	bhi.n	405210 <__lshift+0x5c>
  405228:	601a      	str	r2, [r3, #0]
  40522a:	b10a      	cbz	r2, 405230 <__lshift+0x7c>
  40522c:	f108 0502 	add.w	r5, r8, #2
  405230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405232:	6872      	ldr	r2, [r6, #4]
  405234:	3d01      	subs	r5, #1
  405236:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40523a:	6105      	str	r5, [r0, #16]
  40523c:	6031      	str	r1, [r6, #0]
  40523e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405246:	3b04      	subs	r3, #4
  405248:	f851 2b04 	ldr.w	r2, [r1], #4
  40524c:	f843 2f04 	str.w	r2, [r3, #4]!
  405250:	458e      	cmp	lr, r1
  405252:	d8f9      	bhi.n	405248 <__lshift+0x94>
  405254:	e7ec      	b.n	405230 <__lshift+0x7c>
  405256:	bf00      	nop

00405258 <__mcmp>:
  405258:	b430      	push	{r4, r5}
  40525a:	690b      	ldr	r3, [r1, #16]
  40525c:	4605      	mov	r5, r0
  40525e:	6900      	ldr	r0, [r0, #16]
  405260:	1ac0      	subs	r0, r0, r3
  405262:	d10f      	bne.n	405284 <__mcmp+0x2c>
  405264:	009b      	lsls	r3, r3, #2
  405266:	3514      	adds	r5, #20
  405268:	3114      	adds	r1, #20
  40526a:	4419      	add	r1, r3
  40526c:	442b      	add	r3, r5
  40526e:	e001      	b.n	405274 <__mcmp+0x1c>
  405270:	429d      	cmp	r5, r3
  405272:	d207      	bcs.n	405284 <__mcmp+0x2c>
  405274:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405278:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40527c:	4294      	cmp	r4, r2
  40527e:	d0f7      	beq.n	405270 <__mcmp+0x18>
  405280:	d302      	bcc.n	405288 <__mcmp+0x30>
  405282:	2001      	movs	r0, #1
  405284:	bc30      	pop	{r4, r5}
  405286:	4770      	bx	lr
  405288:	f04f 30ff 	mov.w	r0, #4294967295
  40528c:	e7fa      	b.n	405284 <__mcmp+0x2c>
  40528e:	bf00      	nop

00405290 <__mdiff>:
  405290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405294:	690f      	ldr	r7, [r1, #16]
  405296:	460e      	mov	r6, r1
  405298:	6911      	ldr	r1, [r2, #16]
  40529a:	1a7f      	subs	r7, r7, r1
  40529c:	2f00      	cmp	r7, #0
  40529e:	4690      	mov	r8, r2
  4052a0:	d117      	bne.n	4052d2 <__mdiff+0x42>
  4052a2:	0089      	lsls	r1, r1, #2
  4052a4:	f106 0514 	add.w	r5, r6, #20
  4052a8:	f102 0e14 	add.w	lr, r2, #20
  4052ac:	186b      	adds	r3, r5, r1
  4052ae:	4471      	add	r1, lr
  4052b0:	e001      	b.n	4052b6 <__mdiff+0x26>
  4052b2:	429d      	cmp	r5, r3
  4052b4:	d25c      	bcs.n	405370 <__mdiff+0xe0>
  4052b6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4052ba:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4052be:	42a2      	cmp	r2, r4
  4052c0:	d0f7      	beq.n	4052b2 <__mdiff+0x22>
  4052c2:	d25e      	bcs.n	405382 <__mdiff+0xf2>
  4052c4:	4633      	mov	r3, r6
  4052c6:	462c      	mov	r4, r5
  4052c8:	4646      	mov	r6, r8
  4052ca:	4675      	mov	r5, lr
  4052cc:	4698      	mov	r8, r3
  4052ce:	2701      	movs	r7, #1
  4052d0:	e005      	b.n	4052de <__mdiff+0x4e>
  4052d2:	db58      	blt.n	405386 <__mdiff+0xf6>
  4052d4:	f106 0514 	add.w	r5, r6, #20
  4052d8:	f108 0414 	add.w	r4, r8, #20
  4052dc:	2700      	movs	r7, #0
  4052de:	6871      	ldr	r1, [r6, #4]
  4052e0:	f7ff fdbc 	bl	404e5c <_Balloc>
  4052e4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4052e8:	6936      	ldr	r6, [r6, #16]
  4052ea:	60c7      	str	r7, [r0, #12]
  4052ec:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4052f0:	46a6      	mov	lr, r4
  4052f2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4052f6:	f100 0414 	add.w	r4, r0, #20
  4052fa:	2300      	movs	r3, #0
  4052fc:	f85e 1b04 	ldr.w	r1, [lr], #4
  405300:	f855 8b04 	ldr.w	r8, [r5], #4
  405304:	b28a      	uxth	r2, r1
  405306:	fa13 f388 	uxtah	r3, r3, r8
  40530a:	0c09      	lsrs	r1, r1, #16
  40530c:	1a9a      	subs	r2, r3, r2
  40530e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405312:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405316:	b292      	uxth	r2, r2
  405318:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40531c:	45f4      	cmp	ip, lr
  40531e:	f844 2b04 	str.w	r2, [r4], #4
  405322:	ea4f 4323 	mov.w	r3, r3, asr #16
  405326:	d8e9      	bhi.n	4052fc <__mdiff+0x6c>
  405328:	42af      	cmp	r7, r5
  40532a:	d917      	bls.n	40535c <__mdiff+0xcc>
  40532c:	46a4      	mov	ip, r4
  40532e:	46ae      	mov	lr, r5
  405330:	f85e 2b04 	ldr.w	r2, [lr], #4
  405334:	fa13 f382 	uxtah	r3, r3, r2
  405338:	1419      	asrs	r1, r3, #16
  40533a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40533e:	b29b      	uxth	r3, r3
  405340:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405344:	4577      	cmp	r7, lr
  405346:	f84c 2b04 	str.w	r2, [ip], #4
  40534a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40534e:	d8ef      	bhi.n	405330 <__mdiff+0xa0>
  405350:	43ed      	mvns	r5, r5
  405352:	442f      	add	r7, r5
  405354:	f027 0703 	bic.w	r7, r7, #3
  405358:	3704      	adds	r7, #4
  40535a:	443c      	add	r4, r7
  40535c:	3c04      	subs	r4, #4
  40535e:	b922      	cbnz	r2, 40536a <__mdiff+0xda>
  405360:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405364:	3e01      	subs	r6, #1
  405366:	2b00      	cmp	r3, #0
  405368:	d0fa      	beq.n	405360 <__mdiff+0xd0>
  40536a:	6106      	str	r6, [r0, #16]
  40536c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405370:	2100      	movs	r1, #0
  405372:	f7ff fd73 	bl	404e5c <_Balloc>
  405376:	2201      	movs	r2, #1
  405378:	2300      	movs	r3, #0
  40537a:	6102      	str	r2, [r0, #16]
  40537c:	6143      	str	r3, [r0, #20]
  40537e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405382:	4674      	mov	r4, lr
  405384:	e7ab      	b.n	4052de <__mdiff+0x4e>
  405386:	4633      	mov	r3, r6
  405388:	f106 0414 	add.w	r4, r6, #20
  40538c:	f102 0514 	add.w	r5, r2, #20
  405390:	4616      	mov	r6, r2
  405392:	2701      	movs	r7, #1
  405394:	4698      	mov	r8, r3
  405396:	e7a2      	b.n	4052de <__mdiff+0x4e>

00405398 <__d2b>:
  405398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40539c:	b082      	sub	sp, #8
  40539e:	2101      	movs	r1, #1
  4053a0:	461c      	mov	r4, r3
  4053a2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4053a6:	4615      	mov	r5, r2
  4053a8:	9e08      	ldr	r6, [sp, #32]
  4053aa:	f7ff fd57 	bl	404e5c <_Balloc>
  4053ae:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4053b2:	4680      	mov	r8, r0
  4053b4:	b10f      	cbz	r7, 4053ba <__d2b+0x22>
  4053b6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4053ba:	9401      	str	r4, [sp, #4]
  4053bc:	b31d      	cbz	r5, 405406 <__d2b+0x6e>
  4053be:	a802      	add	r0, sp, #8
  4053c0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4053c4:	f7ff fdda 	bl	404f7c <__lo0bits>
  4053c8:	2800      	cmp	r0, #0
  4053ca:	d134      	bne.n	405436 <__d2b+0x9e>
  4053cc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4053d0:	f8c8 2014 	str.w	r2, [r8, #20]
  4053d4:	2b00      	cmp	r3, #0
  4053d6:	bf0c      	ite	eq
  4053d8:	2101      	moveq	r1, #1
  4053da:	2102      	movne	r1, #2
  4053dc:	f8c8 3018 	str.w	r3, [r8, #24]
  4053e0:	f8c8 1010 	str.w	r1, [r8, #16]
  4053e4:	b9df      	cbnz	r7, 40541e <__d2b+0x86>
  4053e6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4053ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4053ee:	6030      	str	r0, [r6, #0]
  4053f0:	6918      	ldr	r0, [r3, #16]
  4053f2:	f7ff fda3 	bl	404f3c <__hi0bits>
  4053f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053f8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4053fc:	6018      	str	r0, [r3, #0]
  4053fe:	4640      	mov	r0, r8
  405400:	b002      	add	sp, #8
  405402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405406:	a801      	add	r0, sp, #4
  405408:	f7ff fdb8 	bl	404f7c <__lo0bits>
  40540c:	9b01      	ldr	r3, [sp, #4]
  40540e:	f8c8 3014 	str.w	r3, [r8, #20]
  405412:	2101      	movs	r1, #1
  405414:	3020      	adds	r0, #32
  405416:	f8c8 1010 	str.w	r1, [r8, #16]
  40541a:	2f00      	cmp	r7, #0
  40541c:	d0e3      	beq.n	4053e6 <__d2b+0x4e>
  40541e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405420:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405424:	4407      	add	r7, r0
  405426:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40542a:	6037      	str	r7, [r6, #0]
  40542c:	6018      	str	r0, [r3, #0]
  40542e:	4640      	mov	r0, r8
  405430:	b002      	add	sp, #8
  405432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405436:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40543a:	f1c0 0220 	rsb	r2, r0, #32
  40543e:	fa03 f202 	lsl.w	r2, r3, r2
  405442:	430a      	orrs	r2, r1
  405444:	40c3      	lsrs	r3, r0
  405446:	9301      	str	r3, [sp, #4]
  405448:	f8c8 2014 	str.w	r2, [r8, #20]
  40544c:	e7c2      	b.n	4053d4 <__d2b+0x3c>
  40544e:	bf00      	nop

00405450 <_sbrk_r>:
  405450:	b538      	push	{r3, r4, r5, lr}
  405452:	4c07      	ldr	r4, [pc, #28]	; (405470 <_sbrk_r+0x20>)
  405454:	2300      	movs	r3, #0
  405456:	4605      	mov	r5, r0
  405458:	4608      	mov	r0, r1
  40545a:	6023      	str	r3, [r4, #0]
  40545c:	f7fc f892 	bl	401584 <_sbrk>
  405460:	1c43      	adds	r3, r0, #1
  405462:	d000      	beq.n	405466 <_sbrk_r+0x16>
  405464:	bd38      	pop	{r3, r4, r5, pc}
  405466:	6823      	ldr	r3, [r4, #0]
  405468:	2b00      	cmp	r3, #0
  40546a:	d0fb      	beq.n	405464 <_sbrk_r+0x14>
  40546c:	602b      	str	r3, [r5, #0]
  40546e:	bd38      	pop	{r3, r4, r5, pc}
  405470:	20400c3c 	.word	0x20400c3c
	...

00405480 <strlen>:
  405480:	f890 f000 	pld	[r0]
  405484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405488:	f020 0107 	bic.w	r1, r0, #7
  40548c:	f06f 0c00 	mvn.w	ip, #0
  405490:	f010 0407 	ands.w	r4, r0, #7
  405494:	f891 f020 	pld	[r1, #32]
  405498:	f040 8049 	bne.w	40552e <strlen+0xae>
  40549c:	f04f 0400 	mov.w	r4, #0
  4054a0:	f06f 0007 	mvn.w	r0, #7
  4054a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4054ac:	f100 0008 	add.w	r0, r0, #8
  4054b0:	fa82 f24c 	uadd8	r2, r2, ip
  4054b4:	faa4 f28c 	sel	r2, r4, ip
  4054b8:	fa83 f34c 	uadd8	r3, r3, ip
  4054bc:	faa2 f38c 	sel	r3, r2, ip
  4054c0:	bb4b      	cbnz	r3, 405516 <strlen+0x96>
  4054c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4054c6:	fa82 f24c 	uadd8	r2, r2, ip
  4054ca:	f100 0008 	add.w	r0, r0, #8
  4054ce:	faa4 f28c 	sel	r2, r4, ip
  4054d2:	fa83 f34c 	uadd8	r3, r3, ip
  4054d6:	faa2 f38c 	sel	r3, r2, ip
  4054da:	b9e3      	cbnz	r3, 405516 <strlen+0x96>
  4054dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4054e0:	fa82 f24c 	uadd8	r2, r2, ip
  4054e4:	f100 0008 	add.w	r0, r0, #8
  4054e8:	faa4 f28c 	sel	r2, r4, ip
  4054ec:	fa83 f34c 	uadd8	r3, r3, ip
  4054f0:	faa2 f38c 	sel	r3, r2, ip
  4054f4:	b97b      	cbnz	r3, 405516 <strlen+0x96>
  4054f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4054fa:	f101 0120 	add.w	r1, r1, #32
  4054fe:	fa82 f24c 	uadd8	r2, r2, ip
  405502:	f100 0008 	add.w	r0, r0, #8
  405506:	faa4 f28c 	sel	r2, r4, ip
  40550a:	fa83 f34c 	uadd8	r3, r3, ip
  40550e:	faa2 f38c 	sel	r3, r2, ip
  405512:	2b00      	cmp	r3, #0
  405514:	d0c6      	beq.n	4054a4 <strlen+0x24>
  405516:	2a00      	cmp	r2, #0
  405518:	bf04      	itt	eq
  40551a:	3004      	addeq	r0, #4
  40551c:	461a      	moveq	r2, r3
  40551e:	ba12      	rev	r2, r2
  405520:	fab2 f282 	clz	r2, r2
  405524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40552c:	4770      	bx	lr
  40552e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405532:	f004 0503 	and.w	r5, r4, #3
  405536:	f1c4 0000 	rsb	r0, r4, #0
  40553a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40553e:	f014 0f04 	tst.w	r4, #4
  405542:	f891 f040 	pld	[r1, #64]	; 0x40
  405546:	fa0c f505 	lsl.w	r5, ip, r5
  40554a:	ea62 0205 	orn	r2, r2, r5
  40554e:	bf1c      	itt	ne
  405550:	ea63 0305 	ornne	r3, r3, r5
  405554:	4662      	movne	r2, ip
  405556:	f04f 0400 	mov.w	r4, #0
  40555a:	e7a9      	b.n	4054b0 <strlen+0x30>

0040555c <__ssprint_r>:
  40555c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405560:	6893      	ldr	r3, [r2, #8]
  405562:	b083      	sub	sp, #12
  405564:	4690      	mov	r8, r2
  405566:	2b00      	cmp	r3, #0
  405568:	d070      	beq.n	40564c <__ssprint_r+0xf0>
  40556a:	4682      	mov	sl, r0
  40556c:	460c      	mov	r4, r1
  40556e:	6817      	ldr	r7, [r2, #0]
  405570:	688d      	ldr	r5, [r1, #8]
  405572:	6808      	ldr	r0, [r1, #0]
  405574:	e042      	b.n	4055fc <__ssprint_r+0xa0>
  405576:	89a3      	ldrh	r3, [r4, #12]
  405578:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40557c:	d02e      	beq.n	4055dc <__ssprint_r+0x80>
  40557e:	6965      	ldr	r5, [r4, #20]
  405580:	6921      	ldr	r1, [r4, #16]
  405582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405586:	eba0 0b01 	sub.w	fp, r0, r1
  40558a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40558e:	f10b 0001 	add.w	r0, fp, #1
  405592:	106d      	asrs	r5, r5, #1
  405594:	4430      	add	r0, r6
  405596:	42a8      	cmp	r0, r5
  405598:	462a      	mov	r2, r5
  40559a:	bf84      	itt	hi
  40559c:	4605      	movhi	r5, r0
  40559e:	462a      	movhi	r2, r5
  4055a0:	055b      	lsls	r3, r3, #21
  4055a2:	d538      	bpl.n	405616 <__ssprint_r+0xba>
  4055a4:	4611      	mov	r1, r2
  4055a6:	4650      	mov	r0, sl
  4055a8:	f7ff f8b8 	bl	40471c <_malloc_r>
  4055ac:	2800      	cmp	r0, #0
  4055ae:	d03c      	beq.n	40562a <__ssprint_r+0xce>
  4055b0:	465a      	mov	r2, fp
  4055b2:	6921      	ldr	r1, [r4, #16]
  4055b4:	9001      	str	r0, [sp, #4]
  4055b6:	f7ff fbb3 	bl	404d20 <memcpy>
  4055ba:	89a2      	ldrh	r2, [r4, #12]
  4055bc:	9b01      	ldr	r3, [sp, #4]
  4055be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4055c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4055c6:	81a2      	strh	r2, [r4, #12]
  4055c8:	eba5 020b 	sub.w	r2, r5, fp
  4055cc:	eb03 000b 	add.w	r0, r3, fp
  4055d0:	6165      	str	r5, [r4, #20]
  4055d2:	6123      	str	r3, [r4, #16]
  4055d4:	6020      	str	r0, [r4, #0]
  4055d6:	60a2      	str	r2, [r4, #8]
  4055d8:	4635      	mov	r5, r6
  4055da:	46b3      	mov	fp, r6
  4055dc:	465a      	mov	r2, fp
  4055de:	4649      	mov	r1, r9
  4055e0:	f000 fa08 	bl	4059f4 <memmove>
  4055e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4055e8:	68a2      	ldr	r2, [r4, #8]
  4055ea:	6820      	ldr	r0, [r4, #0]
  4055ec:	1b55      	subs	r5, r2, r5
  4055ee:	4458      	add	r0, fp
  4055f0:	1b9e      	subs	r6, r3, r6
  4055f2:	60a5      	str	r5, [r4, #8]
  4055f4:	6020      	str	r0, [r4, #0]
  4055f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4055fa:	b33e      	cbz	r6, 40564c <__ssprint_r+0xf0>
  4055fc:	687e      	ldr	r6, [r7, #4]
  4055fe:	463b      	mov	r3, r7
  405600:	3708      	adds	r7, #8
  405602:	2e00      	cmp	r6, #0
  405604:	d0fa      	beq.n	4055fc <__ssprint_r+0xa0>
  405606:	42ae      	cmp	r6, r5
  405608:	f8d3 9000 	ldr.w	r9, [r3]
  40560c:	46ab      	mov	fp, r5
  40560e:	d2b2      	bcs.n	405576 <__ssprint_r+0x1a>
  405610:	4635      	mov	r5, r6
  405612:	46b3      	mov	fp, r6
  405614:	e7e2      	b.n	4055dc <__ssprint_r+0x80>
  405616:	4650      	mov	r0, sl
  405618:	f000 fa50 	bl	405abc <_realloc_r>
  40561c:	4603      	mov	r3, r0
  40561e:	2800      	cmp	r0, #0
  405620:	d1d2      	bne.n	4055c8 <__ssprint_r+0x6c>
  405622:	6921      	ldr	r1, [r4, #16]
  405624:	4650      	mov	r0, sl
  405626:	f000 f8e9 	bl	4057fc <_free_r>
  40562a:	230c      	movs	r3, #12
  40562c:	f8ca 3000 	str.w	r3, [sl]
  405630:	89a3      	ldrh	r3, [r4, #12]
  405632:	2200      	movs	r2, #0
  405634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405638:	f04f 30ff 	mov.w	r0, #4294967295
  40563c:	81a3      	strh	r3, [r4, #12]
  40563e:	f8c8 2008 	str.w	r2, [r8, #8]
  405642:	f8c8 2004 	str.w	r2, [r8, #4]
  405646:	b003      	add	sp, #12
  405648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40564c:	2000      	movs	r0, #0
  40564e:	f8c8 0004 	str.w	r0, [r8, #4]
  405652:	b003      	add	sp, #12
  405654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405658 <__register_exitproc>:
  405658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40565c:	4c25      	ldr	r4, [pc, #148]	; (4056f4 <__register_exitproc+0x9c>)
  40565e:	6825      	ldr	r5, [r4, #0]
  405660:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405664:	4606      	mov	r6, r0
  405666:	4688      	mov	r8, r1
  405668:	4692      	mov	sl, r2
  40566a:	4699      	mov	r9, r3
  40566c:	b3c4      	cbz	r4, 4056e0 <__register_exitproc+0x88>
  40566e:	6860      	ldr	r0, [r4, #4]
  405670:	281f      	cmp	r0, #31
  405672:	dc17      	bgt.n	4056a4 <__register_exitproc+0x4c>
  405674:	1c43      	adds	r3, r0, #1
  405676:	b176      	cbz	r6, 405696 <__register_exitproc+0x3e>
  405678:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40567c:	2201      	movs	r2, #1
  40567e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405682:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405686:	4082      	lsls	r2, r0
  405688:	4311      	orrs	r1, r2
  40568a:	2e02      	cmp	r6, #2
  40568c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405690:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405694:	d01e      	beq.n	4056d4 <__register_exitproc+0x7c>
  405696:	3002      	adds	r0, #2
  405698:	6063      	str	r3, [r4, #4]
  40569a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40569e:	2000      	movs	r0, #0
  4056a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056a4:	4b14      	ldr	r3, [pc, #80]	; (4056f8 <__register_exitproc+0xa0>)
  4056a6:	b303      	cbz	r3, 4056ea <__register_exitproc+0x92>
  4056a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4056ac:	f3af 8000 	nop.w
  4056b0:	4604      	mov	r4, r0
  4056b2:	b1d0      	cbz	r0, 4056ea <__register_exitproc+0x92>
  4056b4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4056b8:	2700      	movs	r7, #0
  4056ba:	e880 0088 	stmia.w	r0, {r3, r7}
  4056be:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4056c2:	4638      	mov	r0, r7
  4056c4:	2301      	movs	r3, #1
  4056c6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4056ca:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4056ce:	2e00      	cmp	r6, #0
  4056d0:	d0e1      	beq.n	405696 <__register_exitproc+0x3e>
  4056d2:	e7d1      	b.n	405678 <__register_exitproc+0x20>
  4056d4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4056d8:	430a      	orrs	r2, r1
  4056da:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4056de:	e7da      	b.n	405696 <__register_exitproc+0x3e>
  4056e0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4056e4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4056e8:	e7c1      	b.n	40566e <__register_exitproc+0x16>
  4056ea:	f04f 30ff 	mov.w	r0, #4294967295
  4056ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056f2:	bf00      	nop
  4056f4:	00406758 	.word	0x00406758
  4056f8:	00000000 	.word	0x00000000

004056fc <_calloc_r>:
  4056fc:	b510      	push	{r4, lr}
  4056fe:	fb02 f101 	mul.w	r1, r2, r1
  405702:	f7ff f80b 	bl	40471c <_malloc_r>
  405706:	4604      	mov	r4, r0
  405708:	b1d8      	cbz	r0, 405742 <_calloc_r+0x46>
  40570a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40570e:	f022 0203 	bic.w	r2, r2, #3
  405712:	3a04      	subs	r2, #4
  405714:	2a24      	cmp	r2, #36	; 0x24
  405716:	d818      	bhi.n	40574a <_calloc_r+0x4e>
  405718:	2a13      	cmp	r2, #19
  40571a:	d914      	bls.n	405746 <_calloc_r+0x4a>
  40571c:	2300      	movs	r3, #0
  40571e:	2a1b      	cmp	r2, #27
  405720:	6003      	str	r3, [r0, #0]
  405722:	6043      	str	r3, [r0, #4]
  405724:	d916      	bls.n	405754 <_calloc_r+0x58>
  405726:	2a24      	cmp	r2, #36	; 0x24
  405728:	6083      	str	r3, [r0, #8]
  40572a:	60c3      	str	r3, [r0, #12]
  40572c:	bf11      	iteee	ne
  40572e:	f100 0210 	addne.w	r2, r0, #16
  405732:	6103      	streq	r3, [r0, #16]
  405734:	6143      	streq	r3, [r0, #20]
  405736:	f100 0218 	addeq.w	r2, r0, #24
  40573a:	2300      	movs	r3, #0
  40573c:	6013      	str	r3, [r2, #0]
  40573e:	6053      	str	r3, [r2, #4]
  405740:	6093      	str	r3, [r2, #8]
  405742:	4620      	mov	r0, r4
  405744:	bd10      	pop	{r4, pc}
  405746:	4602      	mov	r2, r0
  405748:	e7f7      	b.n	40573a <_calloc_r+0x3e>
  40574a:	2100      	movs	r1, #0
  40574c:	f7fc fd56 	bl	4021fc <memset>
  405750:	4620      	mov	r0, r4
  405752:	bd10      	pop	{r4, pc}
  405754:	f100 0208 	add.w	r2, r0, #8
  405758:	e7ef      	b.n	40573a <_calloc_r+0x3e>
  40575a:	bf00      	nop

0040575c <_malloc_trim_r>:
  40575c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40575e:	4f24      	ldr	r7, [pc, #144]	; (4057f0 <_malloc_trim_r+0x94>)
  405760:	460c      	mov	r4, r1
  405762:	4606      	mov	r6, r0
  405764:	f7ff fb76 	bl	404e54 <__malloc_lock>
  405768:	68bb      	ldr	r3, [r7, #8]
  40576a:	685d      	ldr	r5, [r3, #4]
  40576c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405770:	310f      	adds	r1, #15
  405772:	f025 0503 	bic.w	r5, r5, #3
  405776:	4429      	add	r1, r5
  405778:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40577c:	f021 010f 	bic.w	r1, r1, #15
  405780:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405784:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405788:	db07      	blt.n	40579a <_malloc_trim_r+0x3e>
  40578a:	2100      	movs	r1, #0
  40578c:	4630      	mov	r0, r6
  40578e:	f7ff fe5f 	bl	405450 <_sbrk_r>
  405792:	68bb      	ldr	r3, [r7, #8]
  405794:	442b      	add	r3, r5
  405796:	4298      	cmp	r0, r3
  405798:	d004      	beq.n	4057a4 <_malloc_trim_r+0x48>
  40579a:	4630      	mov	r0, r6
  40579c:	f7ff fb5c 	bl	404e58 <__malloc_unlock>
  4057a0:	2000      	movs	r0, #0
  4057a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057a4:	4261      	negs	r1, r4
  4057a6:	4630      	mov	r0, r6
  4057a8:	f7ff fe52 	bl	405450 <_sbrk_r>
  4057ac:	3001      	adds	r0, #1
  4057ae:	d00d      	beq.n	4057cc <_malloc_trim_r+0x70>
  4057b0:	4b10      	ldr	r3, [pc, #64]	; (4057f4 <_malloc_trim_r+0x98>)
  4057b2:	68ba      	ldr	r2, [r7, #8]
  4057b4:	6819      	ldr	r1, [r3, #0]
  4057b6:	1b2d      	subs	r5, r5, r4
  4057b8:	f045 0501 	orr.w	r5, r5, #1
  4057bc:	4630      	mov	r0, r6
  4057be:	1b09      	subs	r1, r1, r4
  4057c0:	6055      	str	r5, [r2, #4]
  4057c2:	6019      	str	r1, [r3, #0]
  4057c4:	f7ff fb48 	bl	404e58 <__malloc_unlock>
  4057c8:	2001      	movs	r0, #1
  4057ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057cc:	2100      	movs	r1, #0
  4057ce:	4630      	mov	r0, r6
  4057d0:	f7ff fe3e 	bl	405450 <_sbrk_r>
  4057d4:	68ba      	ldr	r2, [r7, #8]
  4057d6:	1a83      	subs	r3, r0, r2
  4057d8:	2b0f      	cmp	r3, #15
  4057da:	ddde      	ble.n	40579a <_malloc_trim_r+0x3e>
  4057dc:	4c06      	ldr	r4, [pc, #24]	; (4057f8 <_malloc_trim_r+0x9c>)
  4057de:	4905      	ldr	r1, [pc, #20]	; (4057f4 <_malloc_trim_r+0x98>)
  4057e0:	6824      	ldr	r4, [r4, #0]
  4057e2:	f043 0301 	orr.w	r3, r3, #1
  4057e6:	1b00      	subs	r0, r0, r4
  4057e8:	6053      	str	r3, [r2, #4]
  4057ea:	6008      	str	r0, [r1, #0]
  4057ec:	e7d5      	b.n	40579a <_malloc_trim_r+0x3e>
  4057ee:	bf00      	nop
  4057f0:	204004e8 	.word	0x204004e8
  4057f4:	20400b40 	.word	0x20400b40
  4057f8:	204008f0 	.word	0x204008f0

004057fc <_free_r>:
  4057fc:	2900      	cmp	r1, #0
  4057fe:	d044      	beq.n	40588a <_free_r+0x8e>
  405800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405804:	460d      	mov	r5, r1
  405806:	4680      	mov	r8, r0
  405808:	f7ff fb24 	bl	404e54 <__malloc_lock>
  40580c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405810:	4969      	ldr	r1, [pc, #420]	; (4059b8 <_free_r+0x1bc>)
  405812:	f027 0301 	bic.w	r3, r7, #1
  405816:	f1a5 0408 	sub.w	r4, r5, #8
  40581a:	18e2      	adds	r2, r4, r3
  40581c:	688e      	ldr	r6, [r1, #8]
  40581e:	6850      	ldr	r0, [r2, #4]
  405820:	42b2      	cmp	r2, r6
  405822:	f020 0003 	bic.w	r0, r0, #3
  405826:	d05e      	beq.n	4058e6 <_free_r+0xea>
  405828:	07fe      	lsls	r6, r7, #31
  40582a:	6050      	str	r0, [r2, #4]
  40582c:	d40b      	bmi.n	405846 <_free_r+0x4a>
  40582e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405832:	1be4      	subs	r4, r4, r7
  405834:	f101 0e08 	add.w	lr, r1, #8
  405838:	68a5      	ldr	r5, [r4, #8]
  40583a:	4575      	cmp	r5, lr
  40583c:	443b      	add	r3, r7
  40583e:	d06d      	beq.n	40591c <_free_r+0x120>
  405840:	68e7      	ldr	r7, [r4, #12]
  405842:	60ef      	str	r7, [r5, #12]
  405844:	60bd      	str	r5, [r7, #8]
  405846:	1815      	adds	r5, r2, r0
  405848:	686d      	ldr	r5, [r5, #4]
  40584a:	07ed      	lsls	r5, r5, #31
  40584c:	d53e      	bpl.n	4058cc <_free_r+0xd0>
  40584e:	f043 0201 	orr.w	r2, r3, #1
  405852:	6062      	str	r2, [r4, #4]
  405854:	50e3      	str	r3, [r4, r3]
  405856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40585a:	d217      	bcs.n	40588c <_free_r+0x90>
  40585c:	08db      	lsrs	r3, r3, #3
  40585e:	1c58      	adds	r0, r3, #1
  405860:	109a      	asrs	r2, r3, #2
  405862:	684d      	ldr	r5, [r1, #4]
  405864:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405868:	60a7      	str	r7, [r4, #8]
  40586a:	2301      	movs	r3, #1
  40586c:	4093      	lsls	r3, r2
  40586e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405872:	432b      	orrs	r3, r5
  405874:	3a08      	subs	r2, #8
  405876:	60e2      	str	r2, [r4, #12]
  405878:	604b      	str	r3, [r1, #4]
  40587a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40587e:	60fc      	str	r4, [r7, #12]
  405880:	4640      	mov	r0, r8
  405882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405886:	f7ff bae7 	b.w	404e58 <__malloc_unlock>
  40588a:	4770      	bx	lr
  40588c:	0a5a      	lsrs	r2, r3, #9
  40588e:	2a04      	cmp	r2, #4
  405890:	d852      	bhi.n	405938 <_free_r+0x13c>
  405892:	099a      	lsrs	r2, r3, #6
  405894:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405898:	00ff      	lsls	r7, r7, #3
  40589a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40589e:	19c8      	adds	r0, r1, r7
  4058a0:	59ca      	ldr	r2, [r1, r7]
  4058a2:	3808      	subs	r0, #8
  4058a4:	4290      	cmp	r0, r2
  4058a6:	d04f      	beq.n	405948 <_free_r+0x14c>
  4058a8:	6851      	ldr	r1, [r2, #4]
  4058aa:	f021 0103 	bic.w	r1, r1, #3
  4058ae:	428b      	cmp	r3, r1
  4058b0:	d232      	bcs.n	405918 <_free_r+0x11c>
  4058b2:	6892      	ldr	r2, [r2, #8]
  4058b4:	4290      	cmp	r0, r2
  4058b6:	d1f7      	bne.n	4058a8 <_free_r+0xac>
  4058b8:	68c3      	ldr	r3, [r0, #12]
  4058ba:	60a0      	str	r0, [r4, #8]
  4058bc:	60e3      	str	r3, [r4, #12]
  4058be:	609c      	str	r4, [r3, #8]
  4058c0:	60c4      	str	r4, [r0, #12]
  4058c2:	4640      	mov	r0, r8
  4058c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058c8:	f7ff bac6 	b.w	404e58 <__malloc_unlock>
  4058cc:	6895      	ldr	r5, [r2, #8]
  4058ce:	4f3b      	ldr	r7, [pc, #236]	; (4059bc <_free_r+0x1c0>)
  4058d0:	42bd      	cmp	r5, r7
  4058d2:	4403      	add	r3, r0
  4058d4:	d040      	beq.n	405958 <_free_r+0x15c>
  4058d6:	68d0      	ldr	r0, [r2, #12]
  4058d8:	60e8      	str	r0, [r5, #12]
  4058da:	f043 0201 	orr.w	r2, r3, #1
  4058de:	6085      	str	r5, [r0, #8]
  4058e0:	6062      	str	r2, [r4, #4]
  4058e2:	50e3      	str	r3, [r4, r3]
  4058e4:	e7b7      	b.n	405856 <_free_r+0x5a>
  4058e6:	07ff      	lsls	r7, r7, #31
  4058e8:	4403      	add	r3, r0
  4058ea:	d407      	bmi.n	4058fc <_free_r+0x100>
  4058ec:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4058f0:	1aa4      	subs	r4, r4, r2
  4058f2:	4413      	add	r3, r2
  4058f4:	68a0      	ldr	r0, [r4, #8]
  4058f6:	68e2      	ldr	r2, [r4, #12]
  4058f8:	60c2      	str	r2, [r0, #12]
  4058fa:	6090      	str	r0, [r2, #8]
  4058fc:	4a30      	ldr	r2, [pc, #192]	; (4059c0 <_free_r+0x1c4>)
  4058fe:	6812      	ldr	r2, [r2, #0]
  405900:	f043 0001 	orr.w	r0, r3, #1
  405904:	4293      	cmp	r3, r2
  405906:	6060      	str	r0, [r4, #4]
  405908:	608c      	str	r4, [r1, #8]
  40590a:	d3b9      	bcc.n	405880 <_free_r+0x84>
  40590c:	4b2d      	ldr	r3, [pc, #180]	; (4059c4 <_free_r+0x1c8>)
  40590e:	4640      	mov	r0, r8
  405910:	6819      	ldr	r1, [r3, #0]
  405912:	f7ff ff23 	bl	40575c <_malloc_trim_r>
  405916:	e7b3      	b.n	405880 <_free_r+0x84>
  405918:	4610      	mov	r0, r2
  40591a:	e7cd      	b.n	4058b8 <_free_r+0xbc>
  40591c:	1811      	adds	r1, r2, r0
  40591e:	6849      	ldr	r1, [r1, #4]
  405920:	07c9      	lsls	r1, r1, #31
  405922:	d444      	bmi.n	4059ae <_free_r+0x1b2>
  405924:	6891      	ldr	r1, [r2, #8]
  405926:	68d2      	ldr	r2, [r2, #12]
  405928:	60ca      	str	r2, [r1, #12]
  40592a:	4403      	add	r3, r0
  40592c:	f043 0001 	orr.w	r0, r3, #1
  405930:	6091      	str	r1, [r2, #8]
  405932:	6060      	str	r0, [r4, #4]
  405934:	50e3      	str	r3, [r4, r3]
  405936:	e7a3      	b.n	405880 <_free_r+0x84>
  405938:	2a14      	cmp	r2, #20
  40593a:	d816      	bhi.n	40596a <_free_r+0x16e>
  40593c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405940:	00ff      	lsls	r7, r7, #3
  405942:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405946:	e7aa      	b.n	40589e <_free_r+0xa2>
  405948:	10aa      	asrs	r2, r5, #2
  40594a:	2301      	movs	r3, #1
  40594c:	684d      	ldr	r5, [r1, #4]
  40594e:	4093      	lsls	r3, r2
  405950:	432b      	orrs	r3, r5
  405952:	604b      	str	r3, [r1, #4]
  405954:	4603      	mov	r3, r0
  405956:	e7b0      	b.n	4058ba <_free_r+0xbe>
  405958:	f043 0201 	orr.w	r2, r3, #1
  40595c:	614c      	str	r4, [r1, #20]
  40595e:	610c      	str	r4, [r1, #16]
  405960:	60e5      	str	r5, [r4, #12]
  405962:	60a5      	str	r5, [r4, #8]
  405964:	6062      	str	r2, [r4, #4]
  405966:	50e3      	str	r3, [r4, r3]
  405968:	e78a      	b.n	405880 <_free_r+0x84>
  40596a:	2a54      	cmp	r2, #84	; 0x54
  40596c:	d806      	bhi.n	40597c <_free_r+0x180>
  40596e:	0b1a      	lsrs	r2, r3, #12
  405970:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405974:	00ff      	lsls	r7, r7, #3
  405976:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40597a:	e790      	b.n	40589e <_free_r+0xa2>
  40597c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405980:	d806      	bhi.n	405990 <_free_r+0x194>
  405982:	0bda      	lsrs	r2, r3, #15
  405984:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405988:	00ff      	lsls	r7, r7, #3
  40598a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40598e:	e786      	b.n	40589e <_free_r+0xa2>
  405990:	f240 5054 	movw	r0, #1364	; 0x554
  405994:	4282      	cmp	r2, r0
  405996:	d806      	bhi.n	4059a6 <_free_r+0x1aa>
  405998:	0c9a      	lsrs	r2, r3, #18
  40599a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40599e:	00ff      	lsls	r7, r7, #3
  4059a0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4059a4:	e77b      	b.n	40589e <_free_r+0xa2>
  4059a6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4059aa:	257e      	movs	r5, #126	; 0x7e
  4059ac:	e777      	b.n	40589e <_free_r+0xa2>
  4059ae:	f043 0101 	orr.w	r1, r3, #1
  4059b2:	6061      	str	r1, [r4, #4]
  4059b4:	6013      	str	r3, [r2, #0]
  4059b6:	e763      	b.n	405880 <_free_r+0x84>
  4059b8:	204004e8 	.word	0x204004e8
  4059bc:	204004f0 	.word	0x204004f0
  4059c0:	204008f4 	.word	0x204008f4
  4059c4:	20400b70 	.word	0x20400b70

004059c8 <__ascii_mbtowc>:
  4059c8:	b082      	sub	sp, #8
  4059ca:	b149      	cbz	r1, 4059e0 <__ascii_mbtowc+0x18>
  4059cc:	b15a      	cbz	r2, 4059e6 <__ascii_mbtowc+0x1e>
  4059ce:	b16b      	cbz	r3, 4059ec <__ascii_mbtowc+0x24>
  4059d0:	7813      	ldrb	r3, [r2, #0]
  4059d2:	600b      	str	r3, [r1, #0]
  4059d4:	7812      	ldrb	r2, [r2, #0]
  4059d6:	1c10      	adds	r0, r2, #0
  4059d8:	bf18      	it	ne
  4059da:	2001      	movne	r0, #1
  4059dc:	b002      	add	sp, #8
  4059de:	4770      	bx	lr
  4059e0:	a901      	add	r1, sp, #4
  4059e2:	2a00      	cmp	r2, #0
  4059e4:	d1f3      	bne.n	4059ce <__ascii_mbtowc+0x6>
  4059e6:	4610      	mov	r0, r2
  4059e8:	b002      	add	sp, #8
  4059ea:	4770      	bx	lr
  4059ec:	f06f 0001 	mvn.w	r0, #1
  4059f0:	e7f4      	b.n	4059dc <__ascii_mbtowc+0x14>
  4059f2:	bf00      	nop

004059f4 <memmove>:
  4059f4:	4288      	cmp	r0, r1
  4059f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4059f8:	d90d      	bls.n	405a16 <memmove+0x22>
  4059fa:	188b      	adds	r3, r1, r2
  4059fc:	4298      	cmp	r0, r3
  4059fe:	d20a      	bcs.n	405a16 <memmove+0x22>
  405a00:	1884      	adds	r4, r0, r2
  405a02:	2a00      	cmp	r2, #0
  405a04:	d051      	beq.n	405aaa <memmove+0xb6>
  405a06:	4622      	mov	r2, r4
  405a08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405a0c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405a10:	4299      	cmp	r1, r3
  405a12:	d1f9      	bne.n	405a08 <memmove+0x14>
  405a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a16:	2a0f      	cmp	r2, #15
  405a18:	d948      	bls.n	405aac <memmove+0xb8>
  405a1a:	ea41 0300 	orr.w	r3, r1, r0
  405a1e:	079b      	lsls	r3, r3, #30
  405a20:	d146      	bne.n	405ab0 <memmove+0xbc>
  405a22:	f100 0410 	add.w	r4, r0, #16
  405a26:	f101 0310 	add.w	r3, r1, #16
  405a2a:	4615      	mov	r5, r2
  405a2c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405a30:	f844 6c10 	str.w	r6, [r4, #-16]
  405a34:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405a38:	f844 6c0c 	str.w	r6, [r4, #-12]
  405a3c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405a40:	f844 6c08 	str.w	r6, [r4, #-8]
  405a44:	3d10      	subs	r5, #16
  405a46:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405a4a:	f844 6c04 	str.w	r6, [r4, #-4]
  405a4e:	2d0f      	cmp	r5, #15
  405a50:	f103 0310 	add.w	r3, r3, #16
  405a54:	f104 0410 	add.w	r4, r4, #16
  405a58:	d8e8      	bhi.n	405a2c <memmove+0x38>
  405a5a:	f1a2 0310 	sub.w	r3, r2, #16
  405a5e:	f023 030f 	bic.w	r3, r3, #15
  405a62:	f002 0e0f 	and.w	lr, r2, #15
  405a66:	3310      	adds	r3, #16
  405a68:	f1be 0f03 	cmp.w	lr, #3
  405a6c:	4419      	add	r1, r3
  405a6e:	4403      	add	r3, r0
  405a70:	d921      	bls.n	405ab6 <memmove+0xc2>
  405a72:	1f1e      	subs	r6, r3, #4
  405a74:	460d      	mov	r5, r1
  405a76:	4674      	mov	r4, lr
  405a78:	3c04      	subs	r4, #4
  405a7a:	f855 7b04 	ldr.w	r7, [r5], #4
  405a7e:	f846 7f04 	str.w	r7, [r6, #4]!
  405a82:	2c03      	cmp	r4, #3
  405a84:	d8f8      	bhi.n	405a78 <memmove+0x84>
  405a86:	f1ae 0404 	sub.w	r4, lr, #4
  405a8a:	f024 0403 	bic.w	r4, r4, #3
  405a8e:	3404      	adds	r4, #4
  405a90:	4421      	add	r1, r4
  405a92:	4423      	add	r3, r4
  405a94:	f002 0203 	and.w	r2, r2, #3
  405a98:	b162      	cbz	r2, 405ab4 <memmove+0xc0>
  405a9a:	3b01      	subs	r3, #1
  405a9c:	440a      	add	r2, r1
  405a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
  405aa6:	428a      	cmp	r2, r1
  405aa8:	d1f9      	bne.n	405a9e <memmove+0xaa>
  405aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405aac:	4603      	mov	r3, r0
  405aae:	e7f3      	b.n	405a98 <memmove+0xa4>
  405ab0:	4603      	mov	r3, r0
  405ab2:	e7f2      	b.n	405a9a <memmove+0xa6>
  405ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ab6:	4672      	mov	r2, lr
  405ab8:	e7ee      	b.n	405a98 <memmove+0xa4>
  405aba:	bf00      	nop

00405abc <_realloc_r>:
  405abc:	2900      	cmp	r1, #0
  405abe:	f000 8095 	beq.w	405bec <_realloc_r+0x130>
  405ac2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ac6:	460d      	mov	r5, r1
  405ac8:	4616      	mov	r6, r2
  405aca:	b083      	sub	sp, #12
  405acc:	4680      	mov	r8, r0
  405ace:	f106 070b 	add.w	r7, r6, #11
  405ad2:	f7ff f9bf 	bl	404e54 <__malloc_lock>
  405ad6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405ada:	2f16      	cmp	r7, #22
  405adc:	f02e 0403 	bic.w	r4, lr, #3
  405ae0:	f1a5 0908 	sub.w	r9, r5, #8
  405ae4:	d83c      	bhi.n	405b60 <_realloc_r+0xa4>
  405ae6:	2210      	movs	r2, #16
  405ae8:	4617      	mov	r7, r2
  405aea:	42be      	cmp	r6, r7
  405aec:	d83d      	bhi.n	405b6a <_realloc_r+0xae>
  405aee:	4294      	cmp	r4, r2
  405af0:	da43      	bge.n	405b7a <_realloc_r+0xbe>
  405af2:	4bc4      	ldr	r3, [pc, #784]	; (405e04 <_realloc_r+0x348>)
  405af4:	6899      	ldr	r1, [r3, #8]
  405af6:	eb09 0004 	add.w	r0, r9, r4
  405afa:	4288      	cmp	r0, r1
  405afc:	f000 80b4 	beq.w	405c68 <_realloc_r+0x1ac>
  405b00:	6843      	ldr	r3, [r0, #4]
  405b02:	f023 0101 	bic.w	r1, r3, #1
  405b06:	4401      	add	r1, r0
  405b08:	6849      	ldr	r1, [r1, #4]
  405b0a:	07c9      	lsls	r1, r1, #31
  405b0c:	d54c      	bpl.n	405ba8 <_realloc_r+0xec>
  405b0e:	f01e 0f01 	tst.w	lr, #1
  405b12:	f000 809b 	beq.w	405c4c <_realloc_r+0x190>
  405b16:	4631      	mov	r1, r6
  405b18:	4640      	mov	r0, r8
  405b1a:	f7fe fdff 	bl	40471c <_malloc_r>
  405b1e:	4606      	mov	r6, r0
  405b20:	2800      	cmp	r0, #0
  405b22:	d03a      	beq.n	405b9a <_realloc_r+0xde>
  405b24:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405b28:	f023 0301 	bic.w	r3, r3, #1
  405b2c:	444b      	add	r3, r9
  405b2e:	f1a0 0208 	sub.w	r2, r0, #8
  405b32:	429a      	cmp	r2, r3
  405b34:	f000 8121 	beq.w	405d7a <_realloc_r+0x2be>
  405b38:	1f22      	subs	r2, r4, #4
  405b3a:	2a24      	cmp	r2, #36	; 0x24
  405b3c:	f200 8107 	bhi.w	405d4e <_realloc_r+0x292>
  405b40:	2a13      	cmp	r2, #19
  405b42:	f200 80db 	bhi.w	405cfc <_realloc_r+0x240>
  405b46:	4603      	mov	r3, r0
  405b48:	462a      	mov	r2, r5
  405b4a:	6811      	ldr	r1, [r2, #0]
  405b4c:	6019      	str	r1, [r3, #0]
  405b4e:	6851      	ldr	r1, [r2, #4]
  405b50:	6059      	str	r1, [r3, #4]
  405b52:	6892      	ldr	r2, [r2, #8]
  405b54:	609a      	str	r2, [r3, #8]
  405b56:	4629      	mov	r1, r5
  405b58:	4640      	mov	r0, r8
  405b5a:	f7ff fe4f 	bl	4057fc <_free_r>
  405b5e:	e01c      	b.n	405b9a <_realloc_r+0xde>
  405b60:	f027 0707 	bic.w	r7, r7, #7
  405b64:	2f00      	cmp	r7, #0
  405b66:	463a      	mov	r2, r7
  405b68:	dabf      	bge.n	405aea <_realloc_r+0x2e>
  405b6a:	2600      	movs	r6, #0
  405b6c:	230c      	movs	r3, #12
  405b6e:	4630      	mov	r0, r6
  405b70:	f8c8 3000 	str.w	r3, [r8]
  405b74:	b003      	add	sp, #12
  405b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b7a:	462e      	mov	r6, r5
  405b7c:	1be3      	subs	r3, r4, r7
  405b7e:	2b0f      	cmp	r3, #15
  405b80:	d81e      	bhi.n	405bc0 <_realloc_r+0x104>
  405b82:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405b86:	f003 0301 	and.w	r3, r3, #1
  405b8a:	4323      	orrs	r3, r4
  405b8c:	444c      	add	r4, r9
  405b8e:	f8c9 3004 	str.w	r3, [r9, #4]
  405b92:	6863      	ldr	r3, [r4, #4]
  405b94:	f043 0301 	orr.w	r3, r3, #1
  405b98:	6063      	str	r3, [r4, #4]
  405b9a:	4640      	mov	r0, r8
  405b9c:	f7ff f95c 	bl	404e58 <__malloc_unlock>
  405ba0:	4630      	mov	r0, r6
  405ba2:	b003      	add	sp, #12
  405ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ba8:	f023 0303 	bic.w	r3, r3, #3
  405bac:	18e1      	adds	r1, r4, r3
  405bae:	4291      	cmp	r1, r2
  405bb0:	db1f      	blt.n	405bf2 <_realloc_r+0x136>
  405bb2:	68c3      	ldr	r3, [r0, #12]
  405bb4:	6882      	ldr	r2, [r0, #8]
  405bb6:	462e      	mov	r6, r5
  405bb8:	60d3      	str	r3, [r2, #12]
  405bba:	460c      	mov	r4, r1
  405bbc:	609a      	str	r2, [r3, #8]
  405bbe:	e7dd      	b.n	405b7c <_realloc_r+0xc0>
  405bc0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405bc4:	eb09 0107 	add.w	r1, r9, r7
  405bc8:	f002 0201 	and.w	r2, r2, #1
  405bcc:	444c      	add	r4, r9
  405bce:	f043 0301 	orr.w	r3, r3, #1
  405bd2:	4317      	orrs	r7, r2
  405bd4:	f8c9 7004 	str.w	r7, [r9, #4]
  405bd8:	604b      	str	r3, [r1, #4]
  405bda:	6863      	ldr	r3, [r4, #4]
  405bdc:	f043 0301 	orr.w	r3, r3, #1
  405be0:	3108      	adds	r1, #8
  405be2:	6063      	str	r3, [r4, #4]
  405be4:	4640      	mov	r0, r8
  405be6:	f7ff fe09 	bl	4057fc <_free_r>
  405bea:	e7d6      	b.n	405b9a <_realloc_r+0xde>
  405bec:	4611      	mov	r1, r2
  405bee:	f7fe bd95 	b.w	40471c <_malloc_r>
  405bf2:	f01e 0f01 	tst.w	lr, #1
  405bf6:	d18e      	bne.n	405b16 <_realloc_r+0x5a>
  405bf8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405bfc:	eba9 0a01 	sub.w	sl, r9, r1
  405c00:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c04:	f021 0103 	bic.w	r1, r1, #3
  405c08:	440b      	add	r3, r1
  405c0a:	4423      	add	r3, r4
  405c0c:	4293      	cmp	r3, r2
  405c0e:	db25      	blt.n	405c5c <_realloc_r+0x1a0>
  405c10:	68c2      	ldr	r2, [r0, #12]
  405c12:	6881      	ldr	r1, [r0, #8]
  405c14:	4656      	mov	r6, sl
  405c16:	60ca      	str	r2, [r1, #12]
  405c18:	6091      	str	r1, [r2, #8]
  405c1a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c1e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405c22:	1f22      	subs	r2, r4, #4
  405c24:	2a24      	cmp	r2, #36	; 0x24
  405c26:	60c1      	str	r1, [r0, #12]
  405c28:	6088      	str	r0, [r1, #8]
  405c2a:	f200 8094 	bhi.w	405d56 <_realloc_r+0x29a>
  405c2e:	2a13      	cmp	r2, #19
  405c30:	d96f      	bls.n	405d12 <_realloc_r+0x256>
  405c32:	6829      	ldr	r1, [r5, #0]
  405c34:	f8ca 1008 	str.w	r1, [sl, #8]
  405c38:	6869      	ldr	r1, [r5, #4]
  405c3a:	f8ca 100c 	str.w	r1, [sl, #12]
  405c3e:	2a1b      	cmp	r2, #27
  405c40:	f200 80a2 	bhi.w	405d88 <_realloc_r+0x2cc>
  405c44:	3508      	adds	r5, #8
  405c46:	f10a 0210 	add.w	r2, sl, #16
  405c4a:	e063      	b.n	405d14 <_realloc_r+0x258>
  405c4c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405c50:	eba9 0a03 	sub.w	sl, r9, r3
  405c54:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c58:	f021 0103 	bic.w	r1, r1, #3
  405c5c:	1863      	adds	r3, r4, r1
  405c5e:	4293      	cmp	r3, r2
  405c60:	f6ff af59 	blt.w	405b16 <_realloc_r+0x5a>
  405c64:	4656      	mov	r6, sl
  405c66:	e7d8      	b.n	405c1a <_realloc_r+0x15e>
  405c68:	6841      	ldr	r1, [r0, #4]
  405c6a:	f021 0b03 	bic.w	fp, r1, #3
  405c6e:	44a3      	add	fp, r4
  405c70:	f107 0010 	add.w	r0, r7, #16
  405c74:	4583      	cmp	fp, r0
  405c76:	da56      	bge.n	405d26 <_realloc_r+0x26a>
  405c78:	f01e 0f01 	tst.w	lr, #1
  405c7c:	f47f af4b 	bne.w	405b16 <_realloc_r+0x5a>
  405c80:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c84:	eba9 0a01 	sub.w	sl, r9, r1
  405c88:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c8c:	f021 0103 	bic.w	r1, r1, #3
  405c90:	448b      	add	fp, r1
  405c92:	4558      	cmp	r0, fp
  405c94:	dce2      	bgt.n	405c5c <_realloc_r+0x1a0>
  405c96:	4656      	mov	r6, sl
  405c98:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c9c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405ca0:	1f22      	subs	r2, r4, #4
  405ca2:	2a24      	cmp	r2, #36	; 0x24
  405ca4:	60c1      	str	r1, [r0, #12]
  405ca6:	6088      	str	r0, [r1, #8]
  405ca8:	f200 808f 	bhi.w	405dca <_realloc_r+0x30e>
  405cac:	2a13      	cmp	r2, #19
  405cae:	f240 808a 	bls.w	405dc6 <_realloc_r+0x30a>
  405cb2:	6829      	ldr	r1, [r5, #0]
  405cb4:	f8ca 1008 	str.w	r1, [sl, #8]
  405cb8:	6869      	ldr	r1, [r5, #4]
  405cba:	f8ca 100c 	str.w	r1, [sl, #12]
  405cbe:	2a1b      	cmp	r2, #27
  405cc0:	f200 808a 	bhi.w	405dd8 <_realloc_r+0x31c>
  405cc4:	3508      	adds	r5, #8
  405cc6:	f10a 0210 	add.w	r2, sl, #16
  405cca:	6829      	ldr	r1, [r5, #0]
  405ccc:	6011      	str	r1, [r2, #0]
  405cce:	6869      	ldr	r1, [r5, #4]
  405cd0:	6051      	str	r1, [r2, #4]
  405cd2:	68a9      	ldr	r1, [r5, #8]
  405cd4:	6091      	str	r1, [r2, #8]
  405cd6:	eb0a 0107 	add.w	r1, sl, r7
  405cda:	ebab 0207 	sub.w	r2, fp, r7
  405cde:	f042 0201 	orr.w	r2, r2, #1
  405ce2:	6099      	str	r1, [r3, #8]
  405ce4:	604a      	str	r2, [r1, #4]
  405ce6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405cea:	f003 0301 	and.w	r3, r3, #1
  405cee:	431f      	orrs	r7, r3
  405cf0:	4640      	mov	r0, r8
  405cf2:	f8ca 7004 	str.w	r7, [sl, #4]
  405cf6:	f7ff f8af 	bl	404e58 <__malloc_unlock>
  405cfa:	e751      	b.n	405ba0 <_realloc_r+0xe4>
  405cfc:	682b      	ldr	r3, [r5, #0]
  405cfe:	6003      	str	r3, [r0, #0]
  405d00:	686b      	ldr	r3, [r5, #4]
  405d02:	6043      	str	r3, [r0, #4]
  405d04:	2a1b      	cmp	r2, #27
  405d06:	d82d      	bhi.n	405d64 <_realloc_r+0x2a8>
  405d08:	f100 0308 	add.w	r3, r0, #8
  405d0c:	f105 0208 	add.w	r2, r5, #8
  405d10:	e71b      	b.n	405b4a <_realloc_r+0x8e>
  405d12:	4632      	mov	r2, r6
  405d14:	6829      	ldr	r1, [r5, #0]
  405d16:	6011      	str	r1, [r2, #0]
  405d18:	6869      	ldr	r1, [r5, #4]
  405d1a:	6051      	str	r1, [r2, #4]
  405d1c:	68a9      	ldr	r1, [r5, #8]
  405d1e:	6091      	str	r1, [r2, #8]
  405d20:	461c      	mov	r4, r3
  405d22:	46d1      	mov	r9, sl
  405d24:	e72a      	b.n	405b7c <_realloc_r+0xc0>
  405d26:	eb09 0107 	add.w	r1, r9, r7
  405d2a:	ebab 0b07 	sub.w	fp, fp, r7
  405d2e:	f04b 0201 	orr.w	r2, fp, #1
  405d32:	6099      	str	r1, [r3, #8]
  405d34:	604a      	str	r2, [r1, #4]
  405d36:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d3a:	f003 0301 	and.w	r3, r3, #1
  405d3e:	431f      	orrs	r7, r3
  405d40:	4640      	mov	r0, r8
  405d42:	f845 7c04 	str.w	r7, [r5, #-4]
  405d46:	f7ff f887 	bl	404e58 <__malloc_unlock>
  405d4a:	462e      	mov	r6, r5
  405d4c:	e728      	b.n	405ba0 <_realloc_r+0xe4>
  405d4e:	4629      	mov	r1, r5
  405d50:	f7ff fe50 	bl	4059f4 <memmove>
  405d54:	e6ff      	b.n	405b56 <_realloc_r+0x9a>
  405d56:	4629      	mov	r1, r5
  405d58:	4630      	mov	r0, r6
  405d5a:	461c      	mov	r4, r3
  405d5c:	46d1      	mov	r9, sl
  405d5e:	f7ff fe49 	bl	4059f4 <memmove>
  405d62:	e70b      	b.n	405b7c <_realloc_r+0xc0>
  405d64:	68ab      	ldr	r3, [r5, #8]
  405d66:	6083      	str	r3, [r0, #8]
  405d68:	68eb      	ldr	r3, [r5, #12]
  405d6a:	60c3      	str	r3, [r0, #12]
  405d6c:	2a24      	cmp	r2, #36	; 0x24
  405d6e:	d017      	beq.n	405da0 <_realloc_r+0x2e4>
  405d70:	f100 0310 	add.w	r3, r0, #16
  405d74:	f105 0210 	add.w	r2, r5, #16
  405d78:	e6e7      	b.n	405b4a <_realloc_r+0x8e>
  405d7a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405d7e:	f023 0303 	bic.w	r3, r3, #3
  405d82:	441c      	add	r4, r3
  405d84:	462e      	mov	r6, r5
  405d86:	e6f9      	b.n	405b7c <_realloc_r+0xc0>
  405d88:	68a9      	ldr	r1, [r5, #8]
  405d8a:	f8ca 1010 	str.w	r1, [sl, #16]
  405d8e:	68e9      	ldr	r1, [r5, #12]
  405d90:	f8ca 1014 	str.w	r1, [sl, #20]
  405d94:	2a24      	cmp	r2, #36	; 0x24
  405d96:	d00c      	beq.n	405db2 <_realloc_r+0x2f6>
  405d98:	3510      	adds	r5, #16
  405d9a:	f10a 0218 	add.w	r2, sl, #24
  405d9e:	e7b9      	b.n	405d14 <_realloc_r+0x258>
  405da0:	692b      	ldr	r3, [r5, #16]
  405da2:	6103      	str	r3, [r0, #16]
  405da4:	696b      	ldr	r3, [r5, #20]
  405da6:	6143      	str	r3, [r0, #20]
  405da8:	f105 0218 	add.w	r2, r5, #24
  405dac:	f100 0318 	add.w	r3, r0, #24
  405db0:	e6cb      	b.n	405b4a <_realloc_r+0x8e>
  405db2:	692a      	ldr	r2, [r5, #16]
  405db4:	f8ca 2018 	str.w	r2, [sl, #24]
  405db8:	696a      	ldr	r2, [r5, #20]
  405dba:	f8ca 201c 	str.w	r2, [sl, #28]
  405dbe:	3518      	adds	r5, #24
  405dc0:	f10a 0220 	add.w	r2, sl, #32
  405dc4:	e7a6      	b.n	405d14 <_realloc_r+0x258>
  405dc6:	4632      	mov	r2, r6
  405dc8:	e77f      	b.n	405cca <_realloc_r+0x20e>
  405dca:	4629      	mov	r1, r5
  405dcc:	4630      	mov	r0, r6
  405dce:	9301      	str	r3, [sp, #4]
  405dd0:	f7ff fe10 	bl	4059f4 <memmove>
  405dd4:	9b01      	ldr	r3, [sp, #4]
  405dd6:	e77e      	b.n	405cd6 <_realloc_r+0x21a>
  405dd8:	68a9      	ldr	r1, [r5, #8]
  405dda:	f8ca 1010 	str.w	r1, [sl, #16]
  405dde:	68e9      	ldr	r1, [r5, #12]
  405de0:	f8ca 1014 	str.w	r1, [sl, #20]
  405de4:	2a24      	cmp	r2, #36	; 0x24
  405de6:	d003      	beq.n	405df0 <_realloc_r+0x334>
  405de8:	3510      	adds	r5, #16
  405dea:	f10a 0218 	add.w	r2, sl, #24
  405dee:	e76c      	b.n	405cca <_realloc_r+0x20e>
  405df0:	692a      	ldr	r2, [r5, #16]
  405df2:	f8ca 2018 	str.w	r2, [sl, #24]
  405df6:	696a      	ldr	r2, [r5, #20]
  405df8:	f8ca 201c 	str.w	r2, [sl, #28]
  405dfc:	3518      	adds	r5, #24
  405dfe:	f10a 0220 	add.w	r2, sl, #32
  405e02:	e762      	b.n	405cca <_realloc_r+0x20e>
  405e04:	204004e8 	.word	0x204004e8

00405e08 <__ascii_wctomb>:
  405e08:	b121      	cbz	r1, 405e14 <__ascii_wctomb+0xc>
  405e0a:	2aff      	cmp	r2, #255	; 0xff
  405e0c:	d804      	bhi.n	405e18 <__ascii_wctomb+0x10>
  405e0e:	700a      	strb	r2, [r1, #0]
  405e10:	2001      	movs	r0, #1
  405e12:	4770      	bx	lr
  405e14:	4608      	mov	r0, r1
  405e16:	4770      	bx	lr
  405e18:	238a      	movs	r3, #138	; 0x8a
  405e1a:	6003      	str	r3, [r0, #0]
  405e1c:	f04f 30ff 	mov.w	r0, #4294967295
  405e20:	4770      	bx	lr
  405e22:	bf00      	nop

00405e24 <__aeabi_drsub>:
  405e24:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405e28:	e002      	b.n	405e30 <__adddf3>
  405e2a:	bf00      	nop

00405e2c <__aeabi_dsub>:
  405e2c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405e30 <__adddf3>:
  405e30:	b530      	push	{r4, r5, lr}
  405e32:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405e36:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405e3a:	ea94 0f05 	teq	r4, r5
  405e3e:	bf08      	it	eq
  405e40:	ea90 0f02 	teqeq	r0, r2
  405e44:	bf1f      	itttt	ne
  405e46:	ea54 0c00 	orrsne.w	ip, r4, r0
  405e4a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405e4e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405e52:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405e56:	f000 80e2 	beq.w	40601e <__adddf3+0x1ee>
  405e5a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405e5e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405e62:	bfb8      	it	lt
  405e64:	426d      	neglt	r5, r5
  405e66:	dd0c      	ble.n	405e82 <__adddf3+0x52>
  405e68:	442c      	add	r4, r5
  405e6a:	ea80 0202 	eor.w	r2, r0, r2
  405e6e:	ea81 0303 	eor.w	r3, r1, r3
  405e72:	ea82 0000 	eor.w	r0, r2, r0
  405e76:	ea83 0101 	eor.w	r1, r3, r1
  405e7a:	ea80 0202 	eor.w	r2, r0, r2
  405e7e:	ea81 0303 	eor.w	r3, r1, r3
  405e82:	2d36      	cmp	r5, #54	; 0x36
  405e84:	bf88      	it	hi
  405e86:	bd30      	pophi	{r4, r5, pc}
  405e88:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405e8c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405e90:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405e94:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405e98:	d002      	beq.n	405ea0 <__adddf3+0x70>
  405e9a:	4240      	negs	r0, r0
  405e9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ea0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405ea4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405ea8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405eac:	d002      	beq.n	405eb4 <__adddf3+0x84>
  405eae:	4252      	negs	r2, r2
  405eb0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405eb4:	ea94 0f05 	teq	r4, r5
  405eb8:	f000 80a7 	beq.w	40600a <__adddf3+0x1da>
  405ebc:	f1a4 0401 	sub.w	r4, r4, #1
  405ec0:	f1d5 0e20 	rsbs	lr, r5, #32
  405ec4:	db0d      	blt.n	405ee2 <__adddf3+0xb2>
  405ec6:	fa02 fc0e 	lsl.w	ip, r2, lr
  405eca:	fa22 f205 	lsr.w	r2, r2, r5
  405ece:	1880      	adds	r0, r0, r2
  405ed0:	f141 0100 	adc.w	r1, r1, #0
  405ed4:	fa03 f20e 	lsl.w	r2, r3, lr
  405ed8:	1880      	adds	r0, r0, r2
  405eda:	fa43 f305 	asr.w	r3, r3, r5
  405ede:	4159      	adcs	r1, r3
  405ee0:	e00e      	b.n	405f00 <__adddf3+0xd0>
  405ee2:	f1a5 0520 	sub.w	r5, r5, #32
  405ee6:	f10e 0e20 	add.w	lr, lr, #32
  405eea:	2a01      	cmp	r2, #1
  405eec:	fa03 fc0e 	lsl.w	ip, r3, lr
  405ef0:	bf28      	it	cs
  405ef2:	f04c 0c02 	orrcs.w	ip, ip, #2
  405ef6:	fa43 f305 	asr.w	r3, r3, r5
  405efa:	18c0      	adds	r0, r0, r3
  405efc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405f00:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f04:	d507      	bpl.n	405f16 <__adddf3+0xe6>
  405f06:	f04f 0e00 	mov.w	lr, #0
  405f0a:	f1dc 0c00 	rsbs	ip, ip, #0
  405f0e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405f12:	eb6e 0101 	sbc.w	r1, lr, r1
  405f16:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405f1a:	d31b      	bcc.n	405f54 <__adddf3+0x124>
  405f1c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405f20:	d30c      	bcc.n	405f3c <__adddf3+0x10c>
  405f22:	0849      	lsrs	r1, r1, #1
  405f24:	ea5f 0030 	movs.w	r0, r0, rrx
  405f28:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405f2c:	f104 0401 	add.w	r4, r4, #1
  405f30:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405f34:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405f38:	f080 809a 	bcs.w	406070 <__adddf3+0x240>
  405f3c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405f40:	bf08      	it	eq
  405f42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405f46:	f150 0000 	adcs.w	r0, r0, #0
  405f4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405f4e:	ea41 0105 	orr.w	r1, r1, r5
  405f52:	bd30      	pop	{r4, r5, pc}
  405f54:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405f58:	4140      	adcs	r0, r0
  405f5a:	eb41 0101 	adc.w	r1, r1, r1
  405f5e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f62:	f1a4 0401 	sub.w	r4, r4, #1
  405f66:	d1e9      	bne.n	405f3c <__adddf3+0x10c>
  405f68:	f091 0f00 	teq	r1, #0
  405f6c:	bf04      	itt	eq
  405f6e:	4601      	moveq	r1, r0
  405f70:	2000      	moveq	r0, #0
  405f72:	fab1 f381 	clz	r3, r1
  405f76:	bf08      	it	eq
  405f78:	3320      	addeq	r3, #32
  405f7a:	f1a3 030b 	sub.w	r3, r3, #11
  405f7e:	f1b3 0220 	subs.w	r2, r3, #32
  405f82:	da0c      	bge.n	405f9e <__adddf3+0x16e>
  405f84:	320c      	adds	r2, #12
  405f86:	dd08      	ble.n	405f9a <__adddf3+0x16a>
  405f88:	f102 0c14 	add.w	ip, r2, #20
  405f8c:	f1c2 020c 	rsb	r2, r2, #12
  405f90:	fa01 f00c 	lsl.w	r0, r1, ip
  405f94:	fa21 f102 	lsr.w	r1, r1, r2
  405f98:	e00c      	b.n	405fb4 <__adddf3+0x184>
  405f9a:	f102 0214 	add.w	r2, r2, #20
  405f9e:	bfd8      	it	le
  405fa0:	f1c2 0c20 	rsble	ip, r2, #32
  405fa4:	fa01 f102 	lsl.w	r1, r1, r2
  405fa8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405fac:	bfdc      	itt	le
  405fae:	ea41 010c 	orrle.w	r1, r1, ip
  405fb2:	4090      	lslle	r0, r2
  405fb4:	1ae4      	subs	r4, r4, r3
  405fb6:	bfa2      	ittt	ge
  405fb8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405fbc:	4329      	orrge	r1, r5
  405fbe:	bd30      	popge	{r4, r5, pc}
  405fc0:	ea6f 0404 	mvn.w	r4, r4
  405fc4:	3c1f      	subs	r4, #31
  405fc6:	da1c      	bge.n	406002 <__adddf3+0x1d2>
  405fc8:	340c      	adds	r4, #12
  405fca:	dc0e      	bgt.n	405fea <__adddf3+0x1ba>
  405fcc:	f104 0414 	add.w	r4, r4, #20
  405fd0:	f1c4 0220 	rsb	r2, r4, #32
  405fd4:	fa20 f004 	lsr.w	r0, r0, r4
  405fd8:	fa01 f302 	lsl.w	r3, r1, r2
  405fdc:	ea40 0003 	orr.w	r0, r0, r3
  405fe0:	fa21 f304 	lsr.w	r3, r1, r4
  405fe4:	ea45 0103 	orr.w	r1, r5, r3
  405fe8:	bd30      	pop	{r4, r5, pc}
  405fea:	f1c4 040c 	rsb	r4, r4, #12
  405fee:	f1c4 0220 	rsb	r2, r4, #32
  405ff2:	fa20 f002 	lsr.w	r0, r0, r2
  405ff6:	fa01 f304 	lsl.w	r3, r1, r4
  405ffa:	ea40 0003 	orr.w	r0, r0, r3
  405ffe:	4629      	mov	r1, r5
  406000:	bd30      	pop	{r4, r5, pc}
  406002:	fa21 f004 	lsr.w	r0, r1, r4
  406006:	4629      	mov	r1, r5
  406008:	bd30      	pop	{r4, r5, pc}
  40600a:	f094 0f00 	teq	r4, #0
  40600e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406012:	bf06      	itte	eq
  406014:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406018:	3401      	addeq	r4, #1
  40601a:	3d01      	subne	r5, #1
  40601c:	e74e      	b.n	405ebc <__adddf3+0x8c>
  40601e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406022:	bf18      	it	ne
  406024:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406028:	d029      	beq.n	40607e <__adddf3+0x24e>
  40602a:	ea94 0f05 	teq	r4, r5
  40602e:	bf08      	it	eq
  406030:	ea90 0f02 	teqeq	r0, r2
  406034:	d005      	beq.n	406042 <__adddf3+0x212>
  406036:	ea54 0c00 	orrs.w	ip, r4, r0
  40603a:	bf04      	itt	eq
  40603c:	4619      	moveq	r1, r3
  40603e:	4610      	moveq	r0, r2
  406040:	bd30      	pop	{r4, r5, pc}
  406042:	ea91 0f03 	teq	r1, r3
  406046:	bf1e      	ittt	ne
  406048:	2100      	movne	r1, #0
  40604a:	2000      	movne	r0, #0
  40604c:	bd30      	popne	{r4, r5, pc}
  40604e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406052:	d105      	bne.n	406060 <__adddf3+0x230>
  406054:	0040      	lsls	r0, r0, #1
  406056:	4149      	adcs	r1, r1
  406058:	bf28      	it	cs
  40605a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40605e:	bd30      	pop	{r4, r5, pc}
  406060:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406064:	bf3c      	itt	cc
  406066:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40606a:	bd30      	popcc	{r4, r5, pc}
  40606c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406070:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406074:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406078:	f04f 0000 	mov.w	r0, #0
  40607c:	bd30      	pop	{r4, r5, pc}
  40607e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406082:	bf1a      	itte	ne
  406084:	4619      	movne	r1, r3
  406086:	4610      	movne	r0, r2
  406088:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40608c:	bf1c      	itt	ne
  40608e:	460b      	movne	r3, r1
  406090:	4602      	movne	r2, r0
  406092:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406096:	bf06      	itte	eq
  406098:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40609c:	ea91 0f03 	teqeq	r1, r3
  4060a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4060a4:	bd30      	pop	{r4, r5, pc}
  4060a6:	bf00      	nop

004060a8 <__aeabi_ui2d>:
  4060a8:	f090 0f00 	teq	r0, #0
  4060ac:	bf04      	itt	eq
  4060ae:	2100      	moveq	r1, #0
  4060b0:	4770      	bxeq	lr
  4060b2:	b530      	push	{r4, r5, lr}
  4060b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060bc:	f04f 0500 	mov.w	r5, #0
  4060c0:	f04f 0100 	mov.w	r1, #0
  4060c4:	e750      	b.n	405f68 <__adddf3+0x138>
  4060c6:	bf00      	nop

004060c8 <__aeabi_i2d>:
  4060c8:	f090 0f00 	teq	r0, #0
  4060cc:	bf04      	itt	eq
  4060ce:	2100      	moveq	r1, #0
  4060d0:	4770      	bxeq	lr
  4060d2:	b530      	push	{r4, r5, lr}
  4060d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4060e0:	bf48      	it	mi
  4060e2:	4240      	negmi	r0, r0
  4060e4:	f04f 0100 	mov.w	r1, #0
  4060e8:	e73e      	b.n	405f68 <__adddf3+0x138>
  4060ea:	bf00      	nop

004060ec <__aeabi_f2d>:
  4060ec:	0042      	lsls	r2, r0, #1
  4060ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4060f2:	ea4f 0131 	mov.w	r1, r1, rrx
  4060f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4060fa:	bf1f      	itttt	ne
  4060fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406100:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406104:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406108:	4770      	bxne	lr
  40610a:	f092 0f00 	teq	r2, #0
  40610e:	bf14      	ite	ne
  406110:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406114:	4770      	bxeq	lr
  406116:	b530      	push	{r4, r5, lr}
  406118:	f44f 7460 	mov.w	r4, #896	; 0x380
  40611c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406120:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406124:	e720      	b.n	405f68 <__adddf3+0x138>
  406126:	bf00      	nop

00406128 <__aeabi_ul2d>:
  406128:	ea50 0201 	orrs.w	r2, r0, r1
  40612c:	bf08      	it	eq
  40612e:	4770      	bxeq	lr
  406130:	b530      	push	{r4, r5, lr}
  406132:	f04f 0500 	mov.w	r5, #0
  406136:	e00a      	b.n	40614e <__aeabi_l2d+0x16>

00406138 <__aeabi_l2d>:
  406138:	ea50 0201 	orrs.w	r2, r0, r1
  40613c:	bf08      	it	eq
  40613e:	4770      	bxeq	lr
  406140:	b530      	push	{r4, r5, lr}
  406142:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406146:	d502      	bpl.n	40614e <__aeabi_l2d+0x16>
  406148:	4240      	negs	r0, r0
  40614a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40614e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406152:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406156:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40615a:	f43f aedc 	beq.w	405f16 <__adddf3+0xe6>
  40615e:	f04f 0203 	mov.w	r2, #3
  406162:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406166:	bf18      	it	ne
  406168:	3203      	addne	r2, #3
  40616a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40616e:	bf18      	it	ne
  406170:	3203      	addne	r2, #3
  406172:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406176:	f1c2 0320 	rsb	r3, r2, #32
  40617a:	fa00 fc03 	lsl.w	ip, r0, r3
  40617e:	fa20 f002 	lsr.w	r0, r0, r2
  406182:	fa01 fe03 	lsl.w	lr, r1, r3
  406186:	ea40 000e 	orr.w	r0, r0, lr
  40618a:	fa21 f102 	lsr.w	r1, r1, r2
  40618e:	4414      	add	r4, r2
  406190:	e6c1      	b.n	405f16 <__adddf3+0xe6>
  406192:	bf00      	nop

00406194 <__aeabi_dmul>:
  406194:	b570      	push	{r4, r5, r6, lr}
  406196:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40619a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40619e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4061a2:	bf1d      	ittte	ne
  4061a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4061a8:	ea94 0f0c 	teqne	r4, ip
  4061ac:	ea95 0f0c 	teqne	r5, ip
  4061b0:	f000 f8de 	bleq	406370 <__aeabi_dmul+0x1dc>
  4061b4:	442c      	add	r4, r5
  4061b6:	ea81 0603 	eor.w	r6, r1, r3
  4061ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4061be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4061c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4061c6:	bf18      	it	ne
  4061c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4061cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4061d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4061d4:	d038      	beq.n	406248 <__aeabi_dmul+0xb4>
  4061d6:	fba0 ce02 	umull	ip, lr, r0, r2
  4061da:	f04f 0500 	mov.w	r5, #0
  4061de:	fbe1 e502 	umlal	lr, r5, r1, r2
  4061e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4061e6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4061ea:	f04f 0600 	mov.w	r6, #0
  4061ee:	fbe1 5603 	umlal	r5, r6, r1, r3
  4061f2:	f09c 0f00 	teq	ip, #0
  4061f6:	bf18      	it	ne
  4061f8:	f04e 0e01 	orrne.w	lr, lr, #1
  4061fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406200:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406204:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406208:	d204      	bcs.n	406214 <__aeabi_dmul+0x80>
  40620a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40620e:	416d      	adcs	r5, r5
  406210:	eb46 0606 	adc.w	r6, r6, r6
  406214:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406218:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40621c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406220:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406224:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406228:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40622c:	bf88      	it	hi
  40622e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406232:	d81e      	bhi.n	406272 <__aeabi_dmul+0xde>
  406234:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406238:	bf08      	it	eq
  40623a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40623e:	f150 0000 	adcs.w	r0, r0, #0
  406242:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406246:	bd70      	pop	{r4, r5, r6, pc}
  406248:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40624c:	ea46 0101 	orr.w	r1, r6, r1
  406250:	ea40 0002 	orr.w	r0, r0, r2
  406254:	ea81 0103 	eor.w	r1, r1, r3
  406258:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40625c:	bfc2      	ittt	gt
  40625e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406262:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406266:	bd70      	popgt	{r4, r5, r6, pc}
  406268:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40626c:	f04f 0e00 	mov.w	lr, #0
  406270:	3c01      	subs	r4, #1
  406272:	f300 80ab 	bgt.w	4063cc <__aeabi_dmul+0x238>
  406276:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40627a:	bfde      	ittt	le
  40627c:	2000      	movle	r0, #0
  40627e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406282:	bd70      	pople	{r4, r5, r6, pc}
  406284:	f1c4 0400 	rsb	r4, r4, #0
  406288:	3c20      	subs	r4, #32
  40628a:	da35      	bge.n	4062f8 <__aeabi_dmul+0x164>
  40628c:	340c      	adds	r4, #12
  40628e:	dc1b      	bgt.n	4062c8 <__aeabi_dmul+0x134>
  406290:	f104 0414 	add.w	r4, r4, #20
  406294:	f1c4 0520 	rsb	r5, r4, #32
  406298:	fa00 f305 	lsl.w	r3, r0, r5
  40629c:	fa20 f004 	lsr.w	r0, r0, r4
  4062a0:	fa01 f205 	lsl.w	r2, r1, r5
  4062a4:	ea40 0002 	orr.w	r0, r0, r2
  4062a8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4062ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4062b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4062b4:	fa21 f604 	lsr.w	r6, r1, r4
  4062b8:	eb42 0106 	adc.w	r1, r2, r6
  4062bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4062c0:	bf08      	it	eq
  4062c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4062c6:	bd70      	pop	{r4, r5, r6, pc}
  4062c8:	f1c4 040c 	rsb	r4, r4, #12
  4062cc:	f1c4 0520 	rsb	r5, r4, #32
  4062d0:	fa00 f304 	lsl.w	r3, r0, r4
  4062d4:	fa20 f005 	lsr.w	r0, r0, r5
  4062d8:	fa01 f204 	lsl.w	r2, r1, r4
  4062dc:	ea40 0002 	orr.w	r0, r0, r2
  4062e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4062e8:	f141 0100 	adc.w	r1, r1, #0
  4062ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4062f0:	bf08      	it	eq
  4062f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4062f6:	bd70      	pop	{r4, r5, r6, pc}
  4062f8:	f1c4 0520 	rsb	r5, r4, #32
  4062fc:	fa00 f205 	lsl.w	r2, r0, r5
  406300:	ea4e 0e02 	orr.w	lr, lr, r2
  406304:	fa20 f304 	lsr.w	r3, r0, r4
  406308:	fa01 f205 	lsl.w	r2, r1, r5
  40630c:	ea43 0302 	orr.w	r3, r3, r2
  406310:	fa21 f004 	lsr.w	r0, r1, r4
  406314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406318:	fa21 f204 	lsr.w	r2, r1, r4
  40631c:	ea20 0002 	bic.w	r0, r0, r2
  406320:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406324:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406328:	bf08      	it	eq
  40632a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40632e:	bd70      	pop	{r4, r5, r6, pc}
  406330:	f094 0f00 	teq	r4, #0
  406334:	d10f      	bne.n	406356 <__aeabi_dmul+0x1c2>
  406336:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40633a:	0040      	lsls	r0, r0, #1
  40633c:	eb41 0101 	adc.w	r1, r1, r1
  406340:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406344:	bf08      	it	eq
  406346:	3c01      	subeq	r4, #1
  406348:	d0f7      	beq.n	40633a <__aeabi_dmul+0x1a6>
  40634a:	ea41 0106 	orr.w	r1, r1, r6
  40634e:	f095 0f00 	teq	r5, #0
  406352:	bf18      	it	ne
  406354:	4770      	bxne	lr
  406356:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40635a:	0052      	lsls	r2, r2, #1
  40635c:	eb43 0303 	adc.w	r3, r3, r3
  406360:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406364:	bf08      	it	eq
  406366:	3d01      	subeq	r5, #1
  406368:	d0f7      	beq.n	40635a <__aeabi_dmul+0x1c6>
  40636a:	ea43 0306 	orr.w	r3, r3, r6
  40636e:	4770      	bx	lr
  406370:	ea94 0f0c 	teq	r4, ip
  406374:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406378:	bf18      	it	ne
  40637a:	ea95 0f0c 	teqne	r5, ip
  40637e:	d00c      	beq.n	40639a <__aeabi_dmul+0x206>
  406380:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406384:	bf18      	it	ne
  406386:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40638a:	d1d1      	bne.n	406330 <__aeabi_dmul+0x19c>
  40638c:	ea81 0103 	eor.w	r1, r1, r3
  406390:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406394:	f04f 0000 	mov.w	r0, #0
  406398:	bd70      	pop	{r4, r5, r6, pc}
  40639a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40639e:	bf06      	itte	eq
  4063a0:	4610      	moveq	r0, r2
  4063a2:	4619      	moveq	r1, r3
  4063a4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4063a8:	d019      	beq.n	4063de <__aeabi_dmul+0x24a>
  4063aa:	ea94 0f0c 	teq	r4, ip
  4063ae:	d102      	bne.n	4063b6 <__aeabi_dmul+0x222>
  4063b0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4063b4:	d113      	bne.n	4063de <__aeabi_dmul+0x24a>
  4063b6:	ea95 0f0c 	teq	r5, ip
  4063ba:	d105      	bne.n	4063c8 <__aeabi_dmul+0x234>
  4063bc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4063c0:	bf1c      	itt	ne
  4063c2:	4610      	movne	r0, r2
  4063c4:	4619      	movne	r1, r3
  4063c6:	d10a      	bne.n	4063de <__aeabi_dmul+0x24a>
  4063c8:	ea81 0103 	eor.w	r1, r1, r3
  4063cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063d0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4063d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4063d8:	f04f 0000 	mov.w	r0, #0
  4063dc:	bd70      	pop	{r4, r5, r6, pc}
  4063de:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4063e2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4063e6:	bd70      	pop	{r4, r5, r6, pc}

004063e8 <__aeabi_ddiv>:
  4063e8:	b570      	push	{r4, r5, r6, lr}
  4063ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4063ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4063f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4063f6:	bf1d      	ittte	ne
  4063f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4063fc:	ea94 0f0c 	teqne	r4, ip
  406400:	ea95 0f0c 	teqne	r5, ip
  406404:	f000 f8a7 	bleq	406556 <__aeabi_ddiv+0x16e>
  406408:	eba4 0405 	sub.w	r4, r4, r5
  40640c:	ea81 0e03 	eor.w	lr, r1, r3
  406410:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406414:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406418:	f000 8088 	beq.w	40652c <__aeabi_ddiv+0x144>
  40641c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406420:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406424:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406428:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40642c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406430:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406434:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406438:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40643c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406440:	429d      	cmp	r5, r3
  406442:	bf08      	it	eq
  406444:	4296      	cmpeq	r6, r2
  406446:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40644a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40644e:	d202      	bcs.n	406456 <__aeabi_ddiv+0x6e>
  406450:	085b      	lsrs	r3, r3, #1
  406452:	ea4f 0232 	mov.w	r2, r2, rrx
  406456:	1ab6      	subs	r6, r6, r2
  406458:	eb65 0503 	sbc.w	r5, r5, r3
  40645c:	085b      	lsrs	r3, r3, #1
  40645e:	ea4f 0232 	mov.w	r2, r2, rrx
  406462:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406466:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40646a:	ebb6 0e02 	subs.w	lr, r6, r2
  40646e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406472:	bf22      	ittt	cs
  406474:	1ab6      	subcs	r6, r6, r2
  406476:	4675      	movcs	r5, lr
  406478:	ea40 000c 	orrcs.w	r0, r0, ip
  40647c:	085b      	lsrs	r3, r3, #1
  40647e:	ea4f 0232 	mov.w	r2, r2, rrx
  406482:	ebb6 0e02 	subs.w	lr, r6, r2
  406486:	eb75 0e03 	sbcs.w	lr, r5, r3
  40648a:	bf22      	ittt	cs
  40648c:	1ab6      	subcs	r6, r6, r2
  40648e:	4675      	movcs	r5, lr
  406490:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406494:	085b      	lsrs	r3, r3, #1
  406496:	ea4f 0232 	mov.w	r2, r2, rrx
  40649a:	ebb6 0e02 	subs.w	lr, r6, r2
  40649e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064a2:	bf22      	ittt	cs
  4064a4:	1ab6      	subcs	r6, r6, r2
  4064a6:	4675      	movcs	r5, lr
  4064a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4064ac:	085b      	lsrs	r3, r3, #1
  4064ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4064b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4064b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064ba:	bf22      	ittt	cs
  4064bc:	1ab6      	subcs	r6, r6, r2
  4064be:	4675      	movcs	r5, lr
  4064c0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4064c4:	ea55 0e06 	orrs.w	lr, r5, r6
  4064c8:	d018      	beq.n	4064fc <__aeabi_ddiv+0x114>
  4064ca:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4064ce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4064d2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4064d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4064da:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4064de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4064e2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4064e6:	d1c0      	bne.n	40646a <__aeabi_ddiv+0x82>
  4064e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4064ec:	d10b      	bne.n	406506 <__aeabi_ddiv+0x11e>
  4064ee:	ea41 0100 	orr.w	r1, r1, r0
  4064f2:	f04f 0000 	mov.w	r0, #0
  4064f6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4064fa:	e7b6      	b.n	40646a <__aeabi_ddiv+0x82>
  4064fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406500:	bf04      	itt	eq
  406502:	4301      	orreq	r1, r0
  406504:	2000      	moveq	r0, #0
  406506:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40650a:	bf88      	it	hi
  40650c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406510:	f63f aeaf 	bhi.w	406272 <__aeabi_dmul+0xde>
  406514:	ebb5 0c03 	subs.w	ip, r5, r3
  406518:	bf04      	itt	eq
  40651a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40651e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406522:	f150 0000 	adcs.w	r0, r0, #0
  406526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40652a:	bd70      	pop	{r4, r5, r6, pc}
  40652c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406530:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406534:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406538:	bfc2      	ittt	gt
  40653a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40653e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406542:	bd70      	popgt	{r4, r5, r6, pc}
  406544:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406548:	f04f 0e00 	mov.w	lr, #0
  40654c:	3c01      	subs	r4, #1
  40654e:	e690      	b.n	406272 <__aeabi_dmul+0xde>
  406550:	ea45 0e06 	orr.w	lr, r5, r6
  406554:	e68d      	b.n	406272 <__aeabi_dmul+0xde>
  406556:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40655a:	ea94 0f0c 	teq	r4, ip
  40655e:	bf08      	it	eq
  406560:	ea95 0f0c 	teqeq	r5, ip
  406564:	f43f af3b 	beq.w	4063de <__aeabi_dmul+0x24a>
  406568:	ea94 0f0c 	teq	r4, ip
  40656c:	d10a      	bne.n	406584 <__aeabi_ddiv+0x19c>
  40656e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406572:	f47f af34 	bne.w	4063de <__aeabi_dmul+0x24a>
  406576:	ea95 0f0c 	teq	r5, ip
  40657a:	f47f af25 	bne.w	4063c8 <__aeabi_dmul+0x234>
  40657e:	4610      	mov	r0, r2
  406580:	4619      	mov	r1, r3
  406582:	e72c      	b.n	4063de <__aeabi_dmul+0x24a>
  406584:	ea95 0f0c 	teq	r5, ip
  406588:	d106      	bne.n	406598 <__aeabi_ddiv+0x1b0>
  40658a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40658e:	f43f aefd 	beq.w	40638c <__aeabi_dmul+0x1f8>
  406592:	4610      	mov	r0, r2
  406594:	4619      	mov	r1, r3
  406596:	e722      	b.n	4063de <__aeabi_dmul+0x24a>
  406598:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40659c:	bf18      	it	ne
  40659e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4065a2:	f47f aec5 	bne.w	406330 <__aeabi_dmul+0x19c>
  4065a6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4065aa:	f47f af0d 	bne.w	4063c8 <__aeabi_dmul+0x234>
  4065ae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4065b2:	f47f aeeb 	bne.w	40638c <__aeabi_dmul+0x1f8>
  4065b6:	e712      	b.n	4063de <__aeabi_dmul+0x24a>

004065b8 <__gedf2>:
  4065b8:	f04f 3cff 	mov.w	ip, #4294967295
  4065bc:	e006      	b.n	4065cc <__cmpdf2+0x4>
  4065be:	bf00      	nop

004065c0 <__ledf2>:
  4065c0:	f04f 0c01 	mov.w	ip, #1
  4065c4:	e002      	b.n	4065cc <__cmpdf2+0x4>
  4065c6:	bf00      	nop

004065c8 <__cmpdf2>:
  4065c8:	f04f 0c01 	mov.w	ip, #1
  4065cc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4065d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4065dc:	bf18      	it	ne
  4065de:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4065e2:	d01b      	beq.n	40661c <__cmpdf2+0x54>
  4065e4:	b001      	add	sp, #4
  4065e6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4065ea:	bf0c      	ite	eq
  4065ec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4065f0:	ea91 0f03 	teqne	r1, r3
  4065f4:	bf02      	ittt	eq
  4065f6:	ea90 0f02 	teqeq	r0, r2
  4065fa:	2000      	moveq	r0, #0
  4065fc:	4770      	bxeq	lr
  4065fe:	f110 0f00 	cmn.w	r0, #0
  406602:	ea91 0f03 	teq	r1, r3
  406606:	bf58      	it	pl
  406608:	4299      	cmppl	r1, r3
  40660a:	bf08      	it	eq
  40660c:	4290      	cmpeq	r0, r2
  40660e:	bf2c      	ite	cs
  406610:	17d8      	asrcs	r0, r3, #31
  406612:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406616:	f040 0001 	orr.w	r0, r0, #1
  40661a:	4770      	bx	lr
  40661c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406624:	d102      	bne.n	40662c <__cmpdf2+0x64>
  406626:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40662a:	d107      	bne.n	40663c <__cmpdf2+0x74>
  40662c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406630:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406634:	d1d6      	bne.n	4065e4 <__cmpdf2+0x1c>
  406636:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40663a:	d0d3      	beq.n	4065e4 <__cmpdf2+0x1c>
  40663c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406640:	4770      	bx	lr
  406642:	bf00      	nop

00406644 <__aeabi_cdrcmple>:
  406644:	4684      	mov	ip, r0
  406646:	4610      	mov	r0, r2
  406648:	4662      	mov	r2, ip
  40664a:	468c      	mov	ip, r1
  40664c:	4619      	mov	r1, r3
  40664e:	4663      	mov	r3, ip
  406650:	e000      	b.n	406654 <__aeabi_cdcmpeq>
  406652:	bf00      	nop

00406654 <__aeabi_cdcmpeq>:
  406654:	b501      	push	{r0, lr}
  406656:	f7ff ffb7 	bl	4065c8 <__cmpdf2>
  40665a:	2800      	cmp	r0, #0
  40665c:	bf48      	it	mi
  40665e:	f110 0f00 	cmnmi.w	r0, #0
  406662:	bd01      	pop	{r0, pc}

00406664 <__aeabi_dcmpeq>:
  406664:	f84d ed08 	str.w	lr, [sp, #-8]!
  406668:	f7ff fff4 	bl	406654 <__aeabi_cdcmpeq>
  40666c:	bf0c      	ite	eq
  40666e:	2001      	moveq	r0, #1
  406670:	2000      	movne	r0, #0
  406672:	f85d fb08 	ldr.w	pc, [sp], #8
  406676:	bf00      	nop

00406678 <__aeabi_dcmplt>:
  406678:	f84d ed08 	str.w	lr, [sp, #-8]!
  40667c:	f7ff ffea 	bl	406654 <__aeabi_cdcmpeq>
  406680:	bf34      	ite	cc
  406682:	2001      	movcc	r0, #1
  406684:	2000      	movcs	r0, #0
  406686:	f85d fb08 	ldr.w	pc, [sp], #8
  40668a:	bf00      	nop

0040668c <__aeabi_dcmple>:
  40668c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406690:	f7ff ffe0 	bl	406654 <__aeabi_cdcmpeq>
  406694:	bf94      	ite	ls
  406696:	2001      	movls	r0, #1
  406698:	2000      	movhi	r0, #0
  40669a:	f85d fb08 	ldr.w	pc, [sp], #8
  40669e:	bf00      	nop

004066a0 <__aeabi_dcmpge>:
  4066a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066a4:	f7ff ffce 	bl	406644 <__aeabi_cdrcmple>
  4066a8:	bf94      	ite	ls
  4066aa:	2001      	movls	r0, #1
  4066ac:	2000      	movhi	r0, #0
  4066ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4066b2:	bf00      	nop

004066b4 <__aeabi_dcmpgt>:
  4066b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066b8:	f7ff ffc4 	bl	406644 <__aeabi_cdrcmple>
  4066bc:	bf34      	ite	cc
  4066be:	2001      	movcc	r0, #1
  4066c0:	2000      	movcs	r0, #0
  4066c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4066c6:	bf00      	nop

004066c8 <__aeabi_dcmpun>:
  4066c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4066cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4066d0:	d102      	bne.n	4066d8 <__aeabi_dcmpun+0x10>
  4066d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4066d6:	d10a      	bne.n	4066ee <__aeabi_dcmpun+0x26>
  4066d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4066dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4066e0:	d102      	bne.n	4066e8 <__aeabi_dcmpun+0x20>
  4066e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4066e6:	d102      	bne.n	4066ee <__aeabi_dcmpun+0x26>
  4066e8:	f04f 0000 	mov.w	r0, #0
  4066ec:	4770      	bx	lr
  4066ee:	f04f 0001 	mov.w	r0, #1
  4066f2:	4770      	bx	lr

004066f4 <__aeabi_d2iz>:
  4066f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4066f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4066fc:	d215      	bcs.n	40672a <__aeabi_d2iz+0x36>
  4066fe:	d511      	bpl.n	406724 <__aeabi_d2iz+0x30>
  406700:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406704:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406708:	d912      	bls.n	406730 <__aeabi_d2iz+0x3c>
  40670a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40670e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406712:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406716:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40671a:	fa23 f002 	lsr.w	r0, r3, r2
  40671e:	bf18      	it	ne
  406720:	4240      	negne	r0, r0
  406722:	4770      	bx	lr
  406724:	f04f 0000 	mov.w	r0, #0
  406728:	4770      	bx	lr
  40672a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40672e:	d105      	bne.n	40673c <__aeabi_d2iz+0x48>
  406730:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406734:	bf08      	it	eq
  406736:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40673a:	4770      	bx	lr
  40673c:	f04f 0000 	mov.w	r0, #0
  406740:	4770      	bx	lr
  406742:	bf00      	nop
  406744:	20616c4f 	.word	0x20616c4f
  406748:	65636f56 	.word	0x65636f56
  40674c:	00000000 	.word	0x00000000
  406750:	0a207325 	.word	0x0a207325
  406754:	00000000 	.word	0x00000000

00406758 <_global_impure_ptr>:
  406758:	204000c0 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  406768:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  406778:	46454443 00000000 33323130 37363534     CDEF....01234567
  406788:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406798:	0000296c 00000030                       l)..0...

004067a0 <blanks.7208>:
  4067a0:	20202020 20202020 20202020 20202020                     

004067b0 <zeroes.7209>:
  4067b0:	30303030 30303030 30303030 30303030     0000000000000000
  4067c0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

004067d0 <__mprec_bigtens>:
  4067d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4067e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4067f0:	7f73bf3c 75154fdd                       <.s..O.u

004067f8 <__mprec_tens>:
  4067f8:	00000000 3ff00000 00000000 40240000     .......?......$@
  406808:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406818:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406828:	00000000 412e8480 00000000 416312d0     .......A......cA
  406838:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406848:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406858:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406868:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406878:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406888:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406898:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4068a8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4068b8:	79d99db4 44ea7843                       ...yCx.D

004068c0 <p05.6040>:
  4068c0:	00000005 00000019 0000007d 00000043     ........}...C...
  4068d0:	49534f50 00000058 0000002e              POSIX.......

004068dc <_ctype_>:
  4068dc:	20202000 20202020 28282020 20282828     .         ((((( 
  4068ec:	20202020 20202020 20202020 20202020                     
  4068fc:	10108820 10101010 10101010 10101010      ...............
  40690c:	04040410 04040404 10040404 10101010     ................
  40691c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40692c:	01010101 01010101 01010101 10101010     ................
  40693c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40694c:	02020202 02020202 02020202 10101010     ................
  40695c:	00000020 00000000 00000000 00000000      ...............
	...

004069e0 <_init>:
  4069e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069e2:	bf00      	nop
  4069e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069e6:	bc08      	pop	{r3}
  4069e8:	469e      	mov	lr, r3
  4069ea:	4770      	bx	lr

004069ec <__init_array_start>:
  4069ec:	00403731 	.word	0x00403731

004069f0 <__frame_dummy_init_array_entry>:
  4069f0:	00400165                                e.@.

004069f4 <_fini>:
  4069f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069f6:	bf00      	nop
  4069f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069fa:	bc08      	pop	{r3}
  4069fc:	469e      	mov	lr, r3
  4069fe:	4770      	bx	lr

00406a00 <__fini_array_start>:
  406a00:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <g_tx_buffer>:
20400010:	6854 7369 6920 2073 656d 7373 6761 2065     This is message 
20400020:	7266 6d6f 5520 4153 5452 6d20 7361 6574     from USART maste
20400030:	2072 7274 6e61 6673 7265 6572 2064 7962     r transferred by
20400040:	5820 4d44 4341 7420 7365 2074 000a 0000      XDMAC test ....

20400050 <g_rx_buffer>:
20400050:	0030 0000 0000 0000 0000 0000 0000 0000     0...............
	...

204000b4 <g_buffer_size>:
204000b4:	003e 0000                                   >...

204000b8 <_impure_ptr>:
204000b8:	00c0 2040 0000 0000                         ..@ ....

204000c0 <impure_data>:
204000c0:	0000 0000 03ac 2040 0414 2040 047c 2040     ......@ ..@ |.@ 
	...
20400168:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400178:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

204004e8 <__malloc_av_>:
	...
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 

204008f0 <__malloc_sbrk_base>:
204008f0:	ffff ffff                                   ....

204008f4 <__malloc_trim_threshold>:
204008f4:	0000 0002                                   ....

204008f8 <__global_locale>:
204008f8:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400918:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400938:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400958:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400978:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400998:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009b8:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009d8:	5e09 0040 59c9 0040 0000 0000 68dc 0040     .^@..Y@......h@.
204009e8:	68d8 0040 677c 0040 677c 0040 677c 0040     .h@.|g@.|g@.|g@.
204009f8:	677c 0040 677c 0040 677c 0040 677c 0040     |g@.|g@.|g@.|g@.
20400a08:	677c 0040 677c 0040 ffff ffff ffff ffff     |g@.|g@.........
20400a18:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400a40:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
