8274
ixAUDIO_DESCRIPTOR0 2 0x1 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR1 2 0x2 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR10 2 0xb 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR11 2 0xc 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR12 2 0xd 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR13 2 0xe 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR2 2 0x3 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR3 2 0x4 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR4 2 0x5 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR5 2 0x6 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR6 2 0x7 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR7 2 0x8 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR8 2 0x9 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAUDIO_DESCRIPTOR9 2 0xa 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZALIA_CRC0_CHANNEL0 2 0x0 1 0 4294967295
	CRC_CHANNEL0 0 31
ixAZALIA_CRC0_CHANNEL1 2 0x1 1 0 4294967295
	CRC_CHANNEL1 0 31
ixAZALIA_CRC0_CHANNEL2 2 0x2 1 0 4294967295
	CRC_CHANNEL2 0 31
ixAZALIA_CRC0_CHANNEL3 2 0x3 1 0 4294967295
	CRC_CHANNEL3 0 31
ixAZALIA_CRC0_CHANNEL4 2 0x4 1 0 4294967295
	CRC_CHANNEL4 0 31
ixAZALIA_CRC0_CHANNEL5 2 0x5 1 0 4294967295
	CRC_CHANNEL5 0 31
ixAZALIA_CRC0_CHANNEL6 2 0x6 1 0 4294967295
	CRC_CHANNEL6 0 31
ixAZALIA_CRC0_CHANNEL7 2 0x7 1 0 4294967295
	CRC_CHANNEL7 0 31
ixAZALIA_CRC1_CHANNEL0 2 0x0 1 0 4294967295
	CRC_CHANNEL0 0 31
ixAZALIA_CRC1_CHANNEL1 2 0x1 1 0 4294967295
	CRC_CHANNEL1 0 31
ixAZALIA_CRC1_CHANNEL2 2 0x2 1 0 4294967295
	CRC_CHANNEL2 0 31
ixAZALIA_CRC1_CHANNEL3 2 0x3 1 0 4294967295
	CRC_CHANNEL3 0 31
ixAZALIA_CRC1_CHANNEL4 2 0x4 1 0 4294967295
	CRC_CHANNEL4 0 31
ixAZALIA_CRC1_CHANNEL5 2 0x5 1 0 4294967295
	CRC_CHANNEL5 0 31
ixAZALIA_CRC1_CHANNEL6 2 0x6 1 0 4294967295
	CRC_CHANNEL6 0 31
ixAZALIA_CRC1_CHANNEL7 2 0x7 1 0 4294967295
	CRC_CHANNEL7 0 31
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x2706 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2200 7 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
	STREAM_TYPE_R 15 15
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x270d 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2 2 0x270e 1 0 4294967295
	CC 0 6
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3 2 0x273e 1 0 4294967295
	KEEPALIVE 7 7
ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x2770 1 0 4294967295
	RAMP_RATE 0 7
ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x2f09 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x2f0b 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x2f0a 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL 2 0x2724 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION 2 0x1770 1 0 4294967295
	CONVERTER_SYNCHRONIZATION 0 7
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE 2 0x1705 4 0 4294967295
	POWER_STATE_SET 0 3
	POWER_STATE_ACT 4 7
	CLKSTOPOK 9 9
	POWER_STATE_SETTINGS_RESET 10 10
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET 2 0x17ff 1 0 4294967295
	CODEC_RESET 0 0
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID 2 0x1720 4 0 4294967295
	SUBSYSTEM_ID_BYTE0 0 7
	SUBSYSTEM_ID_BYTE1 8 15
	SUBSYSTEM_ID_BYTE2 16 23
	SUBSYSTEM_ID_BYTE3 24 31
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2 2 0x1721 1 0 4294967295
	SUBSYSTEM_ID_BYTE1 0 7
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3 2 0x1722 1 0 4294967295
	SUBSYSTEM_ID_BYTE2 0 7
ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4 2 0x1723 1 0 4294967295
	SUBSYSTEM_ID_BYTE3 0 7
ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 2 0x1f05 1 0 4294967295
	AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 0 31
ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES 2 0x1f0f 3 0 4294967295
	AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES 0 29
	CLKSTOP 30 30
	EPSS 31 31
ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 2 0x1f0b 1 0 4294967295
	AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 0 31
ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT 2 0x1f04 1 0 4294967295
	AZALIA_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT 0 31
ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES 2 0x1f0a 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x6706 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x6200 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x670d 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x6f09 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x6f0b 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6f0a 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x7771 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H 2 0x779e 1 0 4294967295
	CHANNEL_STATUS_H 0 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L 2 0x779d 1 0 4294967295
	CHANNEL_STATUS_L 0 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR 2 0x777c 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x779c 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x779b 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x7799 1 0 4294967295
	LPIB 0 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x7798 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x779a 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE 2 0x7777 3 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE 2 0x7785 3 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE 2 0x7778 3 0 4294967295
	MULTICHANNEL2_ENABLE 0 0
	MULTICHANNEL2_MUTE 1 1
	MULTICHANNEL2_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE 2 0x7786 3 0 4294967295
	MULTICHANNEL3_ENABLE 0 0
	MULTICHANNEL3_MUTE 1 1
	MULTICHANNEL3_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE 2 0x7779 3 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE 2 0x7787 3 0 4294967295
	MULTICHANNEL5_ENABLE 0 0
	MULTICHANNEL5_MUTE 1 1
	MULTICHANNEL5_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE 2 0x777a 3 0 4294967295
	MULTICHANNEL6_ENABLE 0 0
	MULTICHANNEL6_MUTE 1 1
	MULTICHANNEL6_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE 2 0x7788 3 0 4294967295
	MULTICHANNEL7_ENABLE 0 0
	MULTICHANNEL7_MUTE 1 1
	MULTICHANNEL7_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x771c 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2 2 0x771d 2 0 4294967295
	MISC 0 3
	COLOR 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3 2 0x771e 2 0 4294967295
	CONNECTION_TYPE 0 3
	DEFAULT_DEVICE 4 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4 2 0x771f 2 0 4294967295
	LOCATION 0 5
	PORT_CONNECTIVITY 6 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x7709 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x7708 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x7707 1 0 4294967295
	IN_ENABLE 5 5
ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x7f09 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x7f0c 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO 2 0x3793 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_ACP_DATA 2 0x3775 1 0 4294967295
	ACP_DATA 0 7
ixAZALIA_F2_CODEC_PIN_CONTROL_ACP_INDEX 2 0x3774 3 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR 2 0x3776 5 0 4294967295
	MAX_CHANNELS 0 2
	FORMAT_CODE 3 6
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA 2 0x3776 1 0 4294967295
	DESCRIPTOR 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA 2 0x3781 1 0 4294967295
	SINK_DATA 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX 2 0x3780 1 0 4294967295
	SINK_INFO_INDEX 0 7
ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x3771 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE 2 0x379b 1 0 4294967295
	CODING_TYPE 0 7
ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x3797 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO 2 0x3772 3 0 4294967295
	LFE_PLAYBACK_LEVEL 0 1
	LEVEL_SHIFT 3 6
	DOWN_MIX_INHIBIT 7 7
ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x379c 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZALIA_F2_CODEC_PIN_CONTROL_HBR 2 0x377c 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC 2 0x377b 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB 2 0x3799 1 0 4294967295
	LPIB 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x3798 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x379a 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID 2 0x0 1 0 4294967295
	MANUFACTURER_ID 0 15
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE 2 0x3777 3 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE 2 0x3785 3 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE 2 0x3778 3 0 4294967295
	MULTICHANNEL23_ENABLE 0 0
	MULTICHANNEL23_MUTE 1 1
	MULTICHANNEL23_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE 2 0x3786 3 0 4294967295
	MULTICHANNEL3_ENABLE 0 0
	MULTICHANNEL3_MUTE 1 1
	MULTICHANNEL3_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE 2 0x3779 3 0 4294967295
	MULTICHANNEL45_ENABLE 0 0
	MULTICHANNEL45_MUTE 1 1
	MULTICHANNEL45_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE 2 0x3787 3 0 4294967295
	MULTICHANNEL5_ENABLE 0 0
	MULTICHANNEL5_MUTE 1 1
	MULTICHANNEL5_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE 2 0x377a 3 0 4294967295
	MULTICHANNEL67_ENABLE 0 0
	MULTICHANNEL67_MUTE 1 1
	MULTICHANNEL67_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE 2 0x3788 3 0 4294967295
	MULTICHANNEL7_ENABLE 0 0
	MULTICHANNEL7_MUTE 1 1
	MULTICHANNEL7_CHANNEL_ID 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x3789 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0 2 0x3 1 0 4294967295
	PORTID 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 2 0x4 1 0 4294967295
	PORTID 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID 2 0x1 1 0 4294967295
	PRODUCT_ID 0 15
ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x379e 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x371c 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2 2 0x371d 2 0 4294967295
	MISC 0 3
	COLOR 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3 2 0x371e 2 0 4294967295
	CONNECTION_TYPE 0 3
	DEFAULT_DEVICE 4 7
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4 2 0x371f 2 0 4294967295
	LOCATION 0 5
	PORT_CONNECTIVITY 6 7
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY 2 0x3702 1 0 4294967295
	CONNECTION_LIST_ENTRY 0 31
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x3709 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION 2 0x3770 4 0 4294967295
	SPEAKER_ALLOCATION 0 6
	HDMI_CONNECTION 8 8
	DP_CONNECTION 9 9
	EXTRA_CONNECTION_INFO 10 15
ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN 2 0x2 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x3708 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x3707 1 0 4294967295
	OUT_ENABLE 6 6
ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x379d 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x3f09 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x3f0c 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH 2 0x3f0e 1 0 4294967295
	CONNECTION_LIST_LENGTH 0 31
ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID 2 0xf02 1 0 4294967295
	AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID 0 31
ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT 2 0xf04 1 0 4294967295
	AZALIA_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT 0 31
ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 2 0xf00 1 0 4294967295
	AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 0 31
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x378a 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x378b 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x378c 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x378d 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x378e 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x378f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x3790 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x3791 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x3792 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZALIA_INPUT_CRC0_CHANNEL0 2 0x0 1 0 4294967295
	INPUT_CRC_CHANNEL0 0 31
ixAZALIA_INPUT_CRC0_CHANNEL1 2 0x1 1 0 4294967295
	INPUT_CRC_CHANNEL1 0 31
ixAZALIA_INPUT_CRC0_CHANNEL2 2 0x2 1 0 4294967295
	INPUT_CRC_CHANNEL2 0 31
ixAZALIA_INPUT_CRC0_CHANNEL3 2 0x3 1 0 4294967295
	INPUT_CRC_CHANNEL3 0 31
ixAZALIA_INPUT_CRC0_CHANNEL4 2 0x4 1 0 4294967295
	INPUT_CRC_CHANNEL4 0 31
ixAZALIA_INPUT_CRC0_CHANNEL5 2 0x5 1 0 4294967295
	INPUT_CRC_CHANNEL5 0 31
ixAZALIA_INPUT_CRC0_CHANNEL6 2 0x6 1 0 4294967295
	INPUT_CRC_CHANNEL6 0 31
ixAZALIA_INPUT_CRC0_CHANNEL7 2 0x7 1 0 4294967295
	INPUT_CRC_CHANNEL7 0 31
ixAZALIA_INPUT_CRC1_CHANNEL0 2 0x0 1 0 4294967295
	INPUT_CRC_CHANNEL0 0 31
ixAZALIA_INPUT_CRC1_CHANNEL1 2 0x1 1 0 4294967295
	INPUT_CRC_CHANNEL1 0 31
ixAZALIA_INPUT_CRC1_CHANNEL2 2 0x2 1 0 4294967295
	INPUT_CRC_CHANNEL2 0 31
ixAZALIA_INPUT_CRC1_CHANNEL3 2 0x3 1 0 4294967295
	INPUT_CRC_CHANNEL3 0 31
ixAZALIA_INPUT_CRC1_CHANNEL4 2 0x4 1 0 4294967295
	INPUT_CRC_CHANNEL4 0 31
ixAZALIA_INPUT_CRC1_CHANNEL5 2 0x5 1 0 4294967295
	INPUT_CRC_CHANNEL5 0 31
ixAZALIA_INPUT_CRC1_CHANNEL6 2 0x6 1 0 4294967295
	INPUT_CRC_CHANNEL6 0 31
ixAZALIA_INPUT_CRC1_CHANNEL7 2 0x7 1 0 4294967295
	INPUT_CRC_CHANNEL7 0 31
ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT0_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT1_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT2_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT3_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT4_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT5_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT6_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS 2 0x6d 3 0 4294967295
	AUDIO_DISABLED_FLAG 0 0
	AUDIO_DISABLED_MASK 4 4
	AUDIO_DISABLED_TYPE 8 8
ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS 2 0x6c 3 0 4294967295
	AUDIO_ENABLED_FLAG 0 0
	AUDIO_ENABLED_MASK 4 4
	AUDIO_ENABLED_TYPE 8 8
ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS 2 0x6b 1 0 4294967295
	AUDIO_ENABLE_STATUS 0 0
ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS 2 0x6e 3 0 4294967295
	AUDIO_FORMAT_CHANGED_FLAG 0 0
	AUDIO_FORMAT_CHANGED_MASK 4 4
	AUDIO_FORMAT_CHANGED_TYPE 8 8
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 2 0x8 1 0 4294967295
	RAMP_RATE 0 7
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 2 0x7 2 0 4294967295
	STRIPE_CONTROL 0 1
	STRIPE_CAPABILITY 20 22
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 2 0x62 1 0 4294967295
	ASSOCIATION_INFO 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_ACP_DATA 2 0x27 6 0 4294967295
	ACP_INDEX 0 5
	SUPPORTS_AI 6 6
	ACP_PACKET_ENABLE 7 7
	ACP_TYPE 8 9
	ACP_TYPE_DEPENDENT_BYTE0 16 23
	ACP_TYPE_DEPENDENT_BYTE1 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 2 0x28 4 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
	SUPPORTED_FREQUENCIES_STEREO 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 2 0x29 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 2 0x32 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 2 0x33 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 2 0x34 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 2 0x35 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 2 0x2a 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 2 0x2b 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 2 0x2c 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 2 0x2d 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 2 0x2e 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 2 0x2f 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 2 0x30 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 2 0x31 3 0 4294967295
	MAX_CHANNELS 0 2
	SUPPORTED_FREQUENCIES 8 15
	DESCRIPTOR_BYTE_2 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 2 0x25 8 0 4294967295
	SPEAKER_ALLOCATION 0 6
	CHANNEL_ALLOCATION 8 15
	HDMI_CONNECTION 16 16
	DP_CONNECTION 17 17
	EXTRA_CONNECTION_INFO 18 23
	LFE_PLAYBACK_LEVEL 24 25
	LEVEL_SHIFT 27 30
	DOWN_MIX_INHIBIT 31 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE 2 0x67 1 0 4294967295
	CODING_TYPE 0 7
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS 2 0x63 1 0 4294967295
	OUTPUT_ACTIVE 0 0
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED 2 0x68 4 0 4294967295
	FORMAT_CHANGED 0 0
	FORMAT_CHANGED_ACK_UR_ENABLE 1 1
	FORMAT_CHANGE_REASON 8 15
	FORMAT_CHANGE_RESPONSE 16 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL01_ENABLE 0 0
	MULTICHANNEL01_MUTE 1 1
	MULTICHANNEL01_CHANNEL_ID 4 7
	MULTICHANNEL23_ENABLE 8 8
	MULTICHANNEL23_MUTE 9 9
	MULTICHANNEL23_CHANNEL_ID 12 15
	MULTICHANNEL45_ENABLE 16 16
	MULTICHANNEL45_MUTE 17 17
	MULTICHANNEL45_CHANNEL_ID 20 23
	MULTICHANNEL67_ENABLE 24 24
	MULTICHANNEL67_MUTE 25 25
	MULTICHANNEL67_CHANNEL_ID 28 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x57 12 0 4294967295
	MULTICHANNEL1_ENABLE 0 0
	MULTICHANNEL1_MUTE 1 1
	MULTICHANNEL1_CHANNEL_ID 4 7
	MULTICHANNEL3_ENABLE 8 8
	MULTICHANNEL3_MUTE 9 9
	MULTICHANNEL3_CHANNEL_ID 12 15
	MULTICHANNEL5_ENABLE 16 16
	MULTICHANNEL5_MUTE 17 17
	MULTICHANNEL5_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 2 0x58 1 0 4294967295
	MULTICHANNEL_MODE 0 0
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE 2 0x6a 2 0 4294967295
	REMOTE_KEEP_ALIVE_ENABLE 0 0
	REMOTE_KEEP_ALIVE_CAPABILITY 4 4
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 2 0x37 2 0 4294967295
	VIDEO_LIPSYNC 0 7
	AUDIO_LIPSYNC 8 15
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 2 0x23 1 0 4294967295
	IMPEDANCE_SENSE 0 30
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 2 0x3a 2 0 4294967295
	MANUFACTURER_ID 0 15
	PRODUCT_ID 16 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 2 0x3b 1 0 4294967295
	SINK_DESCRIPTION_LEN 0 7
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 2 0x3c 1 0 4294967295
	PORT_ID0 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 2 0x3d 1 0 4294967295
	PORT_ID1 0 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 2 0x3e 4 0 4294967295
	DESCRIPTION0 0 7
	DESCRIPTION1 8 15
	DESCRIPTION2 16 23
	DESCRIPTION3 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 2 0x3f 4 0 4294967295
	DESCRIPTION4 0 7
	DESCRIPTION5 8 15
	DESCRIPTION6 16 23
	DESCRIPTION7 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 2 0x40 4 0 4294967295
	DESCRIPTION8 0 7
	DESCRIPTION9 8 15
	DESCRIPTION10 16 23
	DESCRIPTION11 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 2 0x41 4 0 4294967295
	DESCRIPTION12 0 7
	DESCRIPTION13 8 15
	DESCRIPTION14 16 23
	DESCRIPTION15 24 31
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 2 0x42 2 0 4294967295
	DESCRIPTION16 0 7
	DESCRIPTION17 8 15
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	OUT_ENABLE 6 6
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION 2 0x69 1 0 4294967295
	WIRELESS_DISPLAY_IDENTIFICATION 0 1
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0ENDPOINT7_AZALIA_F0_ENDPOINT_FGCG_REP_DIS 2 0x70 1 0 4294967295
	ENDPOINT_FGCG_REP_DIS 0 0
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 2 0x59 2 0 4294967295
	IEC_60958_CS_MODE 0 1
	IEC_60958_CS_SOURCE_NUMBER 2 5
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 2 0x5a 4 0 4294967295
	IEC_60958_CS_CLOCK_ACCURACY 0 1
	IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN 2 2
	IEC_60958_CS_WORD_LENGTH 3 6
	IEC_60958_CS_WORD_LENGTH_OVRRD_EN 7 7
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 2 0x5b 2 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY 0 5
	IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN 6 6
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 2 0x5c 2 0 4294967295
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 0 3
	IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN 4 4
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 2 0x5d 4 0 4294967295
	IEC_60958_CS_SAMPLING_FREQUENCY_COEFF 0 3
	IEC_60958_CS_MPEG_SURROUND_INFO 4 4
	IEC_60958_CS_CGMS_A 5 6
	IEC_60958_CS_CGMS_A_VALID 7 7
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 2 0x5e 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_L 0 3
	IEC_60958_CS_CHANNEL_NUMBER_R 4 7
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 2 0x5f 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_2 0 3
	IEC_60958_CS_CHANNEL_NUMBER_3 4 7
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 2 0x60 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_4 0 3
	IEC_60958_CS_CHANNEL_NUMBER_5 4 7
ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 2 0x61 2 0 4294967295
	IEC_60958_CS_CHANNEL_NUMBER_6 0 3
	IEC_60958_CS_CHANNEL_NUMBER_7 4 7
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID 2 0x3 2 0 4294967295
	CHANNEL_ID 0 3
	STREAM_ID 4 7
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT 2 0x2 6 0 4294967295
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
	STREAM_TYPE 15 15
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER 2 0x4 10 0 4294967295
	DIGEN 0 0
	V 1 1
	VCFG 2 2
	PRE 3 3
	COPY 4 4
	NON_AUDIO 5 5
	PRO 6 6
	L 7 7
	CC 8 14
	KEEPALIVE 23 23
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x1 14 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	FORMAT_OVERRIDE 4 4
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS 2 0x5 1 0 4294967295
	STREAM_FORMATS 0 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 2 0x6 2 0 4294967295
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION 2 0x53 1 0 4294967295
	CHANNEL_ALLOCATION 0 7
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL 2 0x54 3 0 4294967295
	CLOCK_GATING_DISABLE 0 0
	CLOCK_ON_STATE 4 4
	AUDIO_ENABLED 31 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME 2 0x68 4 0 4294967295
	CHANNEL_COUNT 0 2
	CHANNEL_ALLOCATION 8 15
	INFOFRAME_BYTE_5 16 23
	INFOFRAME_VALID 31 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL 2 0x67 4 0 4294967295
	INPUT_ACTIVITY 0 0
	CHANNEL_LAYOUT 1 2
	INPUT_ACTIVITY_UR_ENABLE 4 4
	INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE 5 5
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB 2 0x65 1 0 4294967295
	LPIB 0 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL 2 0x64 2 0 4294967295
	LPIB_SNAPSHOT_LOCK 0 0
	CYCLIC_BUFFER_WRAP_COUNT 8 15
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT 2 0x66 1 0 4294967295
	LPIB_TIMER_SNAPSHOT 0 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE 2 0x36 12 0 4294967295
	MULTICHANNEL0_ENABLE 0 0
	MULTICHANNEL0_MUTE 1 1
	MULTICHANNEL0_CHANNEL_ID 4 7
	MULTICHANNEL1_ENABLE 8 8
	MULTICHANNEL1_MUTE 9 9
	MULTICHANNEL1_CHANNEL_ID 12 15
	MULTICHANNEL2_ENABLE 16 16
	MULTICHANNEL2_MUTE 17 17
	MULTICHANNEL2_CHANNEL_ID 20 23
	MULTICHANNEL3_ENABLE 24 24
	MULTICHANNEL3_MUTE 25 25
	MULTICHANNEL3_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2 2 0x37 12 0 4294967295
	MULTICHANNEL4_ENABLE 0 0
	MULTICHANNEL4_MUTE 1 1
	MULTICHANNEL4_CHANNEL_ID 4 7
	MULTICHANNEL5_ENABLE 8 8
	MULTICHANNEL5_MUTE 9 9
	MULTICHANNEL5_CHANNEL_ID 12 15
	MULTICHANNEL6_ENABLE 16 16
	MULTICHANNEL6_MUTE 17 17
	MULTICHANNEL6_CHANNEL_ID 20 23
	MULTICHANNEL7_ENABLE 24 24
	MULTICHANNEL7_MUTE 25 25
	MULTICHANNEL7_CHANNEL_ID 28 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 2 0x56 8 0 4294967295
	SEQUENCE 0 3
	DEFAULT_ASSOCIATION 4 7
	MISC 8 11
	COLOR 12 15
	CONNECTION_TYPE 16 19
	DEFAULT_DEVICE 20 23
	LOCATION 24 29
	PORT_CONNECTIVITY 30 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR 2 0x38 2 0 4294967295
	HBR_CAPABLE 0 0
	HBR_ENABLE 4 4
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE 2 0x23 2 0 4294967295
	IMPEDANCE_SENSE 0 30
	PRESENCE_DETECT 31 31
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE 2 0x22 2 0 4294967295
	TAG 0 5
	ENABLE 7 7
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 2 0x55 2 0 4294967295
	UNSOLICITED_RESPONSE_PAYLOAD 0 25
	UNSOLICITED_RESPONSE_FORCE 28 28
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL 2 0x24 1 0 4294967295
	IN_ENABLE 5 5
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 2 0x20 13 0 4294967295
	AUDIO_CHANNEL_CAPABILITIES 0 0
	INPUT_AMPLIFIER_PRESENT 1 1
	OUTPUT_AMPLIFIER_PRESENT 2 2
	AMPLIFIER_PARAMETER_OVERRIDE 3 3
	STRIPE 5 5
	PROCESSING_WIDGET 6 6
	UNSOLICITED_RESPONSE_CAPABILITY 7 7
	CONNECTION_LIST 8 8
	DIGITAL 9 9
	POWER_CONTROL 10 10
	LR_SWAP 11 11
	AUDIO_WIDGET_CAPABILITIES_DELAY 16 19
	TYPE 20 23
ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES 2 0x21 11 0 4294967295
	IMPEDANCE_SENSE_CAPABLE 0 0
	TRIGGER_REQUIRED 1 1
	JACK_DETECTION_CAPABILITY 2 2
	HEADPHONE_DRIVE_CAPABLE 3 3
	OUTPUT_CAPABLE 4 4
	INPUT_CAPABLE 5 5
	BALANCED_I_O_PINS 6 6
	HDMI 7 7
	VREF_CONTROL 8 15
	EAPD_CAPABLE 16 16
	DP 24 24
ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT 2 0x3 1 0 4294967295
	AZALIA_CUMULATIVE_LATENCY_COUNT 0 31
ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT 2 0x4 1 0 4294967295
	AZALIA_CUMULATIVE_REQUEST_COUNT 0 31
ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL 2 0x0 3 0 4294967295
	MIN_FIFO_SIZE 0 6
	MAX_FIFO_SIZE 8 14
	MAX_LATENCY_SUPPORT 16 23
ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL 2 0x1 1 0 4294967295
	AZALIA_LATENCY_COUNTER_RESET 0 0
ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT 2 0x2 1 0 4294967295
	AZALIA_WORSTCASE_LATENCY_COUNT 0 31
ixDCIO_DEBUG1B 2 0x1b 0 0 4294967295
ixDCIO_DEBUG1C 2 0x1c 0 0 4294967295
ixDCIO_DEBUG1D 2 0x1d 0 0 4294967295
ixDCIO_DEBUG1E 2 0x1e 0 0 4294967295
ixDCIO_DEBUG1F 2 0x1f 0 0 4294967295
ixDCIO_DEBUG20 2 0x20 0 0 4294967295
ixDCIO_DEBUG21 2 0x21 0 0 4294967295
ixDCIO_DEBUG22 2 0x22 0 0 4294967295
ixDCIO_DEBUG_ID 2 0x0 0 0 4294967295
ixID01_WB_FMT_DBG 2 0x1 1 0 4294967295
	ID01_WB_FMT_DBG 0 31
ixID02_WB_FMT_DBG 2 0x2 1 0 4294967295
	ID02_WB_FMT_DBG 0 31
ixID03_WB_FMT_DBG 2 0x3 1 0 4294967295
	ID03_WB_FMT_DBG 0 31
ixID04_WB_MGR_DBG 2 0x4 1 0 4294967295
	ID04_WB_MGR_DBG 0 31
ixID05_WB_MGR_DBG 2 0x5 1 0 4294967295
	ID05_WB_MGR_DBG 0 31
ixID06_WB_MGR_DBG 2 0x6 1 0 4294967295
	ID06_WB_MGR_DBG 0 31
ixID07_WB_MGR_DBG 2 0x7 1 0 4294967295
	ID07_WB_MGR_DBG 0 31
ixID08_WB_ARB_DBG 2 0x8 1 0 4294967295
	ID08_WB_ARB_DBG 0 31
ixID09_WB_ARB_DBG 2 0x9 1 0 4294967295
	ID09_WB_ARB_DBG 0 31
ixID0A_WB_ARB_DBG 2 0xa 1 0 4294967295
	ID0A_WB_ARB_DBG 0 31
ixID0B_WB_ARB_DBG 2 0xb 1 0 4294967295
	ID0B_WB_ARB_DBG 0 31
ixID0C_WB_ARB_DBG 2 0xc 1 0 4294967295
	ID0C_WB_ARB_DBG 0 31
ixID0D_WB_ARB_DBG 2 0xd 1 0 4294967295
	ID0D_WB_ARB_DBG 0 31
ixID0E_WB_ARB_DBG 2 0xe 1 0 4294967295
	ID0E_WB_ARB_DBG 0 31
ixID0F_P010_WB_FMT_DBG_Y 2 0xf 1 0 4294967295
	ID0F_P010_WB_FMT_DBG_Y 0 31
ixID10_P010_WB_FMT_DBG_C 2 0x10 1 0 4294967295
	ID10_P010_WB_FMT_DBG_C 0 31
ixID11_WB_ARB_P010_DBG 2 0x11 1 0 4294967295
	ID11_WB_ARB_P010_DBG 0 31
ixID12_WB_ARB_P010_DBG 2 0x12 1 0 4294967295
	ID12_WB_ARB_P010_DBG 0 31
ixID1_CM_FLOW_CONTROL 2 0x1 23 0 4294967295
	ID1_CM_VREADY 0 0
	ID1_CM_VSTARTUP 1 1
	ID1_CM_DYN_CLK_ON 2 2
	ID1_CM_ORTR 3 3
	ID1_CM_IRTS 4 4
	ID1_DEALPHA_IRTR 5 5
	ID1_DEALPHA_ORTS 6 6
	ID1_CMIN_IRTR 7 7
	ID1_CMIN_ORTS 8 8
	ID1_BNS_IRTR 9 9
	ID1_BNS_ORTS 10 10
	ID1_POST_CSC_IRTR 11 11
	ID1_POST_CSC_ORTS 12 12
	ID1_GAMCOR_IRTR 13 13
	ID1_GAMCOR_ORTS 14 14
	ID1_HDR_IRTR 15 15
	ID1_HDR_ORTS 16 16
	ID1_BREAK_IRTR 21 21
	ID1_BREAK_ORTS 22 22
	ID1_CMOUT_IRTR 27 27
	ID1_CMOUT_ORTS 28 28
	ID1_CM_IRTR 29 29
	ID1_CM_ORTS 30 30
ixID1_MPC_OUT0_CSC_MODE_DB 2 0x1 2 0 4294967295
	ID1_MPC_OUT0_CSC_MODE_MPC_OCSC_MODE_DB 0 1
	ID1_MPC_OUT0_CSC_MODE_MPC_OCSC_COEF_FORMAT 3 3
ixID2_CM_BYPASS 2 0x2 7 0 4294967295
	ID2_VUPDATE_CFG 0 0
	ID2_CM_BYPASS 1 1
	ID2_DEALPHA_BYPASS 2 2
	ID2_BIAS_BYPASS 3 3
	ID2_POST_CSC_BYPASS 4 4
	ID2_GAMCOR_BYPASS 5 5
	ID2_HDR_BYPASS 6 6
ixID2_CNVC_FLOW_CONTROL 2 0x2 23 0 4294967295
	ID2_CNVC_VREADY 0 0
	ID2_CNVC_VSTARUP 1 1
	ID2_CNVC_DYN_CLK_ON 2 2
	ID2_CNVC_ISEND 3 3
	ID2_CNVC_OFREE 4 4
	ID2_CNVC_ISEND_C 5 5
	ID2_CNVC_OFREE_C 6 6
	ID2_SFR_IRTR 7 7
	ID2_SFR_ORTS 8 8
	ID2_SFR_IRTR_C 9 9
	ID2_SFR_ORTS_C 10 10
	ID2_INTF_IRTR 11 11
	ID2_INTF_ORTS 12 12
	ID2_INTF_IRTR_C 13 13
	ID2_INTF_ORTS_C 14 14
	ID2_FCNV_IRTR 15 15
	ID2_FCNV_ORTS 16 16
	ID2_FCNV_IRTR_C 17 17
	ID2_FCNV_ORTS_C 18 18
	ID2_PRE_CM_IRTR 19 19
	ID2_PRE_CM_ORTS 20 20
	ID2_PRE_CM_IRTR_C 21 21
	ID2_PRE_CM_ORTS_C 22 22
ixID2_MPC_OUT1_CSC_MODE_DB 2 0x2 2 0 4294967295
	ID2_MPC_OUT1_CSC_MODE_MPC_OCSC_MODE_DB 0 1
	ID2_MPC_OUT1_CSC_MODE_MPC_OCSC_COEF_FORMAT 3 3
ixID3_CM_REG_TO_FP_CSC_INPUT 2 0x3 2 0 4294967295
	ID3_PREVIOUS_INPUT_UPPER 0 15
	ID3_PREVIOUS_INPUT_LOWER 16 31
ixID3_MPC_OUT2_CSC_MODE_DB 2 0x3 2 0 4294967295
	ID3_MPC_OUT2_CSC_MODE_MPC_OCSC_MODE_DB 0 1
	ID3_MPC_OUT2_CSC_MODE_MPC_OCSC_COEF_FORMAT 3 3
ixID4_CM_REG_TO_FP_CSC_OUTPUT_UPPER_0 2 0x4 1 0 4294967295
	ID4_PREVIOUS_OUTPUT_UPPER_0 0 18
ixID4_CNVC_FLOW_CONTROL_2 2 0x4 7 0 4294967295
	ID4_CNVC_VREADY 0 0
	ID4_CNVC_VSTARUP 1 1
	ID4_CNVC_DYN_CLK_ON 2 2
	ID4_OUT_IRTR 11 11
	ID4_OUT_ORTS 12 12
	ID4_OUT_IRTR_C 13 13
	ID4_OUT_ORTS_C 14 14
ixID4_MPC_OUT3_CSC_MODE_DB 2 0x4 2 0 4294967295
	ID4_MPC_OUT3_CSC_MODE_MPC_OCSC_MODE_DB 0 1
	ID4_MPC_OUT3_CSC_MODE_MPC_OCSC_COEF_FORMAT 3 3
ixID5_CM_REG_TO_FP_CSC_OUTPUT_LOWER_0 2 0x5 1 0 4294967295
	ID5_PREVIOUS_OUTPUT_LOWER_0 0 18
ixID5_CNVC_REG_TO_FP_INPUT 2 0x5 2 0 4294967295
	ID5_PREVIOUS_INPUT_UPPER 0 15
	ID5_PREVIOUS_INPUT_LOWER 16 31
ixID6_CM_REG_TO_FP_BIAS_INPUT 2 0x6 2 0 4294967295
	ID6_PREVIOUS_INPUT_UPPER 0 15
	ID6_PREVIOUS_INPUT_LOWER 16 31
ixID6_CNVC_REG_TO_FP_OUTPUT_UPPER_0 2 0x6 1 0 4294967295
	ID6_PREVIOUS_OUTPUT_UPPER_0 0 18
ixID7_CM_REG_TO_FP_BIAS_OUTPUT_UPPER_0 2 0x7 1 0 4294967295
	ID7_PREVIOUS_OUTPUT_UPPER_0 0 18
ixID7_CNVC_REG_TO_FP_OUTPUT_LOWER_0 2 0x7 1 0 4294967295
	ID7_PREVIOUS_OUTPUT_LOWER_0 0 18
ixID8_CM_REG_TO_FP_BIAS_OUTPUT_LOWER_0 2 0x8 1 0 4294967295
	ID8_PREVIOUS_OUTPUT_LOWER_0 0 18
ixID8_CNVC_REG_TO_FP_OUTPUT_UPPER_1 2 0x8 1 0 4294967295
	ID8_PREVIOUS_OUTPUT_UPPER_1 0 18
ixID9_CM_STATUS 2 0x9 6 0 4294967295
	ID9_VUPDATE_CFG 0 0
	ID9_DEALPHA_BYPASS 1 1
	ID9_BIAS_BYPASS 2 2
	ID9_POST_CSC_MODE 3 4
	ID9_GAMCOR_MODE 5 6
	ID9_HDR_BYPASS 8 8
ixID9_CNVC_REG_TO_FP_OUTPUT_LOWER_1 2 0x9 1 0 4294967295
	ID9_PREVIOUS_OUTPUT_LOWER_1 0 18
ixIDA_CM_REG_TO_FP_CSC_OUTPUT_UPPER_1 2 0xa 1 0 4294967295
	IDA_PREVIOUS_OUTPUT_UPPER_1 0 18
ixIDB_CM_REG_TO_FP_CSC_OUTPUT_LOWER_1 2 0xb 1 0 4294967295
	IDB_PREVIOUS_OUTPUT_LOWER_1 0 18
ixIDC_CM_REG_TO_FP_BIAS_OUTPUT_UPPER_1 2 0xc 1 0 4294967295
	IDC_PREVIOUS_OUTPUT_UPPER_1 0 18
ixIDD_CM_REG_TO_FP_BIAS_OUTPUT_LOWER_1 2 0xd 1 0 4294967295
	IDD_PREVIOUS_OUTPUT_LOWER_1 0 18
ixMPCC0_ID01_MPCC_SEL_DB 2 0x1 3 0 4294967295
	ID01_MPCC_TOP_SEL_DB 0 3
	ID01_MPCC_BOT_SEL_DB 4 7
	ID01_MPCC_OPP_ID_DB 12 15
ixMPCC0_ID02_MPCC_TOP_GAIN_DB 2 0x2 1 0 4294967295
	ID02_MPCC_TOP_GAIN_DB 0 18
ixMPCC0_ID03_MPCC_BOT_GAIN_INSIDE_DB 2 0x3 1 0 4294967295
	ID03_MPCC_BOT_GAIN_INSIDE_DB 0 18
ixMPCC0_ID04_MPCC_BOT_GAIN_OUTSIDE_DB 2 0x4 1 0 4294967295
	ID04_MPCC_BOT_GAIN_OUTSIDE_DB 0 18
ixMPCC0_ID05_MPCC_BG_R_CR_DB 2 0x5 1 0 4294967295
	ID05_MPCC_BG_R_CR_DB 0 11
ixMPCC0_ID06_MPCC_BG_G_Y_DB 2 0x6 1 0 4294967295
	ID06_MPCC_BG_G_Y_DB 0 11
ixMPCC0_ID07_MPCC_BG_B_CB_DB 2 0x7 1 0 4294967295
	ID07_MPCC_BG_B_CB_DB 0 11
ixMPCC0_ID08_MPCC_CONTROL_DB 2 0x8 8 0 4294967295
	ID08_MPCC_CONTROL_MPCC_MODE_DB 0 1
	ID08_MPCC_CONTROL_MPCC_ALPHA_BLND_MODE_DB 4 5
	ID08_MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_DB 6 6
	ID08_MPCC_CONTROL_MPCC_BLND_ACTIVE_OVERLAP_ONLY_DB 7 7
	ID08_MPCC_CONTROL_MPCC_BG_BPC_DB 8 10
	ID08_MPCC_CONTROL_MPCC_BOT_GAIN_MODE_DB 11 11
	ID08_MPCC_CONTROL_MPCC_GLOBAL_ALPHA_DB 16 23
	ID08_MPCC_CONTROL_MPCC_GLOBAL_GAIN_DB 24 31
ixMPCC0_ID09_MPCC_SM_CONTROL_DB 2 0x9 4 0 4294967295
	ID09_MPCC_SM_CONTROL_MPCC_SM_EN_DB 0 0
	ID09_MPCC_SM_CONTROL_MPCC_SM_MODE_DB 1 3
	ID09_MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_DB 4 4
	ID09_MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_DB 5 5
ixMPCC0_ID17_MPCC_TOP_PIX 2 0x11 5 0 4294967295
	ID17_MPCC_TOP_PIX_G_Y 0 18
	ID17_MPCC_TOP_RTR 20 20
	ID17_MPCC_TOP_RTS 21 21
	ID17_MPCC_TOP_EOL 22 22
	ID17_MPCC_TOP_EOF 23 23
ixMPCC0_ID18_MPCC_recout_start 2 0x12 2 0 4294967295
	ID18_DPP_MPCC_recout_start_x 0 13
	ID18_DPP_MPCC_recout_start_y 16 29
ixMPCC0_ID19_MPCC_recout_size 2 0x13 2 0 4294967295
	ID19_DPP_MPCC_recout_width 0 13
	ID19_DPP_MPCC_recout_height 16 29
ixMPCC0_ID20_MPCC_mpc_size 2 0x14 2 0 4294967295
	ID20_DPP_MPCC_mpc_width 0 13
	ID20_DPP_MPCC_mpc_height 16 29
ixMPCC0_ID21_MPCC_TOP_sideband 2 0x15 15 0 4294967295
	ID21_DPP_MPCC_flip_pending 5 5
	ID21_DPP_MPCC_update_pending 6 6
	ID21_DPP_MPCC_cursor_update_pending 7 7
	ID21_DPP_MPCC_vflip_gsl_pending 8 8
	ID21_DPP_MPCC_iflip_gsl_pending 9 9
	ID21_DPP_MPCC_tmz_status 10 10
	ID21_MPCC_DPP_interlace_en 12 12
	ID21_MPCC_DPP_interlace_out_field 13 13
	ID21_MPCC_DPP_stereo_select 14 14
	ID21_MPCC_DPP_vbi 15 15
	ID21_MPCC_DPP_snapshot_trigger 16 16
	ID21_MPCC_DPP_gsl_allow_flip 17 17
	ID21_MPCC_DPP_gsl_vupdate_unblock 18 18
	ID21_MPCC_DPP_master_update_lock 19 19
	ID21_MPCC_TOP_mpcc_update_pending 22 22
ixMPCC0_ID22_MPCC_BOT_PIX 2 0x16 5 0 4294967295
	ID22_MPCC_BOT_PIX_G_Y 0 18
	ID22_MPCC_BOT_RTR 20 20
	ID22_MPCC_BOT_RTS 21 21
	ID22_MPCC_BOT_EOL 22 22
	ID22_MPCC_BOT_EOF 23 23
ixMPCC0_ID23_MPCC_BOT_sideband 2 0x17 2 0 4294967295
	ID23_MPCC_BOT_tmz_status 0 0
	ID23_MPCC_BOT_tmz_mask 1 1
ixMPCC0_ID24_MPCC_OPP_PIX 2 0x18 5 0 4294967295
	ID24_MPCC_OPP_PIX_G_Y 0 18
	ID24_MPCC_OPP_RTR 20 20
	ID24_MPCC_OPP_RTS 21 21
	ID24_MPCC_OPP_EOL 22 22
	ID24_MPCC_OPP_EOF 23 23
ixMPCC0_ID25_MPCC_OPP_sideband 2 0x19 15 0 4294967295
	ID25_MPCC_OPP_flip_pending 5 5
	ID25_MPCC_OPP_update_pending 6 6
	ID25_MPCC_OPP_cursor_update_pending 7 7
	ID25_MPCC_OPP_vflip_gsl_pending 8 8
	ID25_MPCC_OPP_iflip_gsl_pending 9 9
	ID25_MPCC_OPP_tmz_status 10 10
	ID25_MPCC_OPP_tmz_mask 11 11
	ID25_OPP_MPCC_interlace_en 12 12
	ID25_OPP_MPCC_interlace_out_field 13 13
	ID25_OPP_MPCC_stereo_select 14 14
	ID25_OPP_MPCC_vbi 15 15
	ID25_OPP_MPCC_snapshot_trigger 16 16
	ID25_OPP_MPCC_gsl_allow_flip 17 17
	ID25_OPP_MPCC_gsl_vupdate_unblock 18 18
	ID25_OPP_MPCC_master_update_lock 19 19
ixMPCC1_ID01_MPCC_SEL_DB 2 0x1 3 0 4294967295
	ID01_MPCC_TOP_SEL_DB 0 3
	ID01_MPCC_BOT_SEL_DB 4 7
	ID01_MPCC_OPP_ID_DB 12 15
ixMPCC1_ID02_MPCC_TOP_GAIN_DB 2 0x2 1 0 4294967295
	ID02_MPCC_TOP_GAIN_DB 0 18
ixMPCC1_ID03_MPCC_BOT_GAIN_INSIDE_DB 2 0x3 1 0 4294967295
	ID03_MPCC_BOT_GAIN_INSIDE_DB 0 18
ixMPCC1_ID04_MPCC_BOT_GAIN_OUTSIDE_DB 2 0x4 1 0 4294967295
	ID04_MPCC_BOT_GAIN_OUTSIDE_DB 0 18
ixMPCC1_ID05_MPCC_BG_R_CR_DB 2 0x5 1 0 4294967295
	ID05_MPCC_BG_R_CR_DB 0 11
ixMPCC1_ID06_MPCC_BG_G_Y_DB 2 0x6 1 0 4294967295
	ID06_MPCC_BG_G_Y_DB 0 11
ixMPCC1_ID07_MPCC_BG_B_CB_DB 2 0x7 1 0 4294967295
	ID07_MPCC_BG_B_CB_DB 0 11
ixMPCC1_ID08_MPCC_CONTROL_DB 2 0x8 8 0 4294967295
	ID08_MPCC_CONTROL_MPCC_MODE_DB 0 1
	ID08_MPCC_CONTROL_MPCC_ALPHA_BLND_MODE_DB 4 5
	ID08_MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_DB 6 6
	ID08_MPCC_CONTROL_MPCC_BLND_ACTIVE_OVERLAP_ONLY_DB 7 7
	ID08_MPCC_CONTROL_MPCC_BG_BPC_DB 8 10
	ID08_MPCC_CONTROL_MPCC_BOT_GAIN_MODE_DB 11 11
	ID08_MPCC_CONTROL_MPCC_GLOBAL_ALPHA_DB 16 23
	ID08_MPCC_CONTROL_MPCC_GLOBAL_GAIN_DB 24 31
ixMPCC1_ID09_MPCC_SM_CONTROL_DB 2 0x9 4 0 4294967295
	ID09_MPCC_SM_CONTROL_MPCC_SM_EN_DB 0 0
	ID09_MPCC_SM_CONTROL_MPCC_SM_MODE_DB 1 3
	ID09_MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_DB 4 4
	ID09_MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_DB 5 5
ixMPCC1_ID17_MPCC_TOP_PIX 2 0x11 5 0 4294967295
	ID17_MPCC_TOP_PIX_G_Y 0 18
	ID17_MPCC_TOP_RTR 20 20
	ID17_MPCC_TOP_RTS 21 21
	ID17_MPCC_TOP_EOL 22 22
	ID17_MPCC_TOP_EOF 23 23
ixMPCC1_ID18_MPCC_recout_start 2 0x12 2 0 4294967295
	ID18_DPP_MPCC_recout_start_x 0 13
	ID18_DPP_MPCC_recout_start_y 16 29
ixMPCC1_ID19_MPCC_recout_size 2 0x13 2 0 4294967295
	ID19_DPP_MPCC_recout_width 0 13
	ID19_DPP_MPCC_recout_height 16 29
ixMPCC1_ID20_MPCC_mpc_size 2 0x14 2 0 4294967295
	ID20_DPP_MPCC_mpc_width 0 13
	ID20_DPP_MPCC_mpc_height 16 29
ixMPCC1_ID21_MPCC_TOP_sideband 2 0x15 15 0 4294967295
	ID21_DPP_MPCC_flip_pending 5 5
	ID21_DPP_MPCC_update_pending 6 6
	ID21_DPP_MPCC_cursor_update_pending 7 7
	ID21_DPP_MPCC_vflip_gsl_pending 8 8
	ID21_DPP_MPCC_iflip_gsl_pending 9 9
	ID21_DPP_MPCC_tmz_status 10 10
	ID21_MPCC_DPP_interlace_en 12 12
	ID21_MPCC_DPP_interlace_out_field 13 13
	ID21_MPCC_DPP_stereo_select 14 14
	ID21_MPCC_DPP_vbi 15 15
	ID21_MPCC_DPP_snapshot_trigger 16 16
	ID21_MPCC_DPP_gsl_allow_flip 17 17
	ID21_MPCC_DPP_gsl_vupdate_unblock 18 18
	ID21_MPCC_DPP_master_update_lock 19 19
	ID21_MPCC_TOP_mpcc_update_pending 22 22
ixMPCC1_ID22_MPCC_BOT_PIX 2 0x16 5 0 4294967295
	ID22_MPCC_BOT_PIX_G_Y 0 18
	ID22_MPCC_BOT_RTR 20 20
	ID22_MPCC_BOT_RTS 21 21
	ID22_MPCC_BOT_EOL 22 22
	ID22_MPCC_BOT_EOF 23 23
ixMPCC1_ID23_MPCC_BOT_sideband 2 0x17 2 0 4294967295
	ID23_MPCC_BOT_tmz_status 0 0
	ID23_MPCC_BOT_tmz_mask 1 1
ixMPCC1_ID24_MPCC_OPP_PIX 2 0x18 5 0 4294967295
	ID24_MPCC_OPP_PIX_G_Y 0 18
	ID24_MPCC_OPP_RTR 20 20
	ID24_MPCC_OPP_RTS 21 21
	ID24_MPCC_OPP_EOL 22 22
	ID24_MPCC_OPP_EOF 23 23
ixMPCC1_ID25_MPCC_OPP_sideband 2 0x19 15 0 4294967295
	ID25_MPCC_OPP_flip_pending 5 5
	ID25_MPCC_OPP_update_pending 6 6
	ID25_MPCC_OPP_cursor_update_pending 7 7
	ID25_MPCC_OPP_vflip_gsl_pending 8 8
	ID25_MPCC_OPP_iflip_gsl_pending 9 9
	ID25_MPCC_OPP_tmz_status 10 10
	ID25_MPCC_OPP_tmz_mask 11 11
	ID25_OPP_MPCC_interlace_en 12 12
	ID25_OPP_MPCC_interlace_out_field 13 13
	ID25_OPP_MPCC_stereo_select 14 14
	ID25_OPP_MPCC_vbi 15 15
	ID25_OPP_MPCC_snapshot_trigger 16 16
	ID25_OPP_MPCC_gsl_allow_flip 17 17
	ID25_OPP_MPCC_gsl_vupdate_unblock 18 18
	ID25_OPP_MPCC_master_update_lock 19 19
ixMPCC2_ID01_MPCC_SEL_DB 2 0x1 3 0 4294967295
	ID01_MPCC_TOP_SEL_DB 0 3
	ID01_MPCC_BOT_SEL_DB 4 7
	ID01_MPCC_OPP_ID_DB 12 15
ixMPCC2_ID02_MPCC_TOP_GAIN_DB 2 0x2 1 0 4294967295
	ID02_MPCC_TOP_GAIN_DB 0 18
ixMPCC2_ID03_MPCC_BOT_GAIN_INSIDE_DB 2 0x3 1 0 4294967295
	ID03_MPCC_BOT_GAIN_INSIDE_DB 0 18
ixMPCC2_ID04_MPCC_BOT_GAIN_OUTSIDE_DB 2 0x4 1 0 4294967295
	ID04_MPCC_BOT_GAIN_OUTSIDE_DB 0 18
ixMPCC2_ID05_MPCC_BG_R_CR_DB 2 0x5 1 0 4294967295
	ID05_MPCC_BG_R_CR_DB 0 11
ixMPCC2_ID06_MPCC_BG_G_Y_DB 2 0x6 1 0 4294967295
	ID06_MPCC_BG_G_Y_DB 0 11
ixMPCC2_ID07_MPCC_BG_B_CB_DB 2 0x7 1 0 4294967295
	ID07_MPCC_BG_B_CB_DB 0 11
ixMPCC2_ID08_MPCC_CONTROL_DB 2 0x8 8 0 4294967295
	ID08_MPCC_CONTROL_MPCC_MODE_DB 0 1
	ID08_MPCC_CONTROL_MPCC_ALPHA_BLND_MODE_DB 4 5
	ID08_MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_DB 6 6
	ID08_MPCC_CONTROL_MPCC_BLND_ACTIVE_OVERLAP_ONLY_DB 7 7
	ID08_MPCC_CONTROL_MPCC_BG_BPC_DB 8 10
	ID08_MPCC_CONTROL_MPCC_BOT_GAIN_MODE_DB 11 11
	ID08_MPCC_CONTROL_MPCC_GLOBAL_ALPHA_DB 16 23
	ID08_MPCC_CONTROL_MPCC_GLOBAL_GAIN_DB 24 31
ixMPCC2_ID09_MPCC_SM_CONTROL_DB 2 0x9 4 0 4294967295
	ID09_MPCC_SM_CONTROL_MPCC_SM_EN_DB 0 0
	ID09_MPCC_SM_CONTROL_MPCC_SM_MODE_DB 1 3
	ID09_MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_DB 4 4
	ID09_MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_DB 5 5
ixMPCC2_ID17_MPCC_TOP_PIX 2 0x11 5 0 4294967295
	ID17_MPCC_TOP_PIX_G_Y 0 18
	ID17_MPCC_TOP_RTR 20 20
	ID17_MPCC_TOP_RTS 21 21
	ID17_MPCC_TOP_EOL 22 22
	ID17_MPCC_TOP_EOF 23 23
ixMPCC2_ID18_MPCC_recout_start 2 0x12 2 0 4294967295
	ID18_DPP_MPCC_recout_start_x 0 13
	ID18_DPP_MPCC_recout_start_y 16 29
ixMPCC2_ID19_MPCC_recout_size 2 0x13 2 0 4294967295
	ID19_DPP_MPCC_recout_width 0 13
	ID19_DPP_MPCC_recout_height 16 29
ixMPCC2_ID20_MPCC_mpc_size 2 0x14 2 0 4294967295
	ID20_DPP_MPCC_mpc_width 0 13
	ID20_DPP_MPCC_mpc_height 16 29
ixMPCC2_ID21_MPCC_TOP_sideband 2 0x15 15 0 4294967295
	ID21_DPP_MPCC_flip_pending 5 5
	ID21_DPP_MPCC_update_pending 6 6
	ID21_DPP_MPCC_cursor_update_pending 7 7
	ID21_DPP_MPCC_vflip_gsl_pending 8 8
	ID21_DPP_MPCC_iflip_gsl_pending 9 9
	ID21_DPP_MPCC_tmz_status 10 10
	ID21_MPCC_DPP_interlace_en 12 12
	ID21_MPCC_DPP_interlace_out_field 13 13
	ID21_MPCC_DPP_stereo_select 14 14
	ID21_MPCC_DPP_vbi 15 15
	ID21_MPCC_DPP_snapshot_trigger 16 16
	ID21_MPCC_DPP_gsl_allow_flip 17 17
	ID21_MPCC_DPP_gsl_vupdate_unblock 18 18
	ID21_MPCC_DPP_master_update_lock 19 19
	ID21_MPCC_TOP_mpcc_update_pending 22 22
ixMPCC2_ID22_MPCC_BOT_PIX 2 0x16 5 0 4294967295
	ID22_MPCC_BOT_PIX_G_Y 0 18
	ID22_MPCC_BOT_RTR 20 20
	ID22_MPCC_BOT_RTS 21 21
	ID22_MPCC_BOT_EOL 22 22
	ID22_MPCC_BOT_EOF 23 23
ixMPCC2_ID23_MPCC_BOT_sideband 2 0x17 2 0 4294967295
	ID23_MPCC_BOT_tmz_status 0 0
	ID23_MPCC_BOT_tmz_mask 1 1
ixMPCC2_ID24_MPCC_OPP_PIX 2 0x18 5 0 4294967295
	ID24_MPCC_OPP_PIX_G_Y 0 18
	ID24_MPCC_OPP_RTR 20 20
	ID24_MPCC_OPP_RTS 21 21
	ID24_MPCC_OPP_EOL 22 22
	ID24_MPCC_OPP_EOF 23 23
ixMPCC2_ID25_MPCC_OPP_sideband 2 0x19 15 0 4294967295
	ID25_MPCC_OPP_flip_pending 5 5
	ID25_MPCC_OPP_update_pending 6 6
	ID25_MPCC_OPP_cursor_update_pending 7 7
	ID25_MPCC_OPP_vflip_gsl_pending 8 8
	ID25_MPCC_OPP_iflip_gsl_pending 9 9
	ID25_MPCC_OPP_tmz_status 10 10
	ID25_MPCC_OPP_tmz_mask 11 11
	ID25_OPP_MPCC_interlace_en 12 12
	ID25_OPP_MPCC_interlace_out_field 13 13
	ID25_OPP_MPCC_stereo_select 14 14
	ID25_OPP_MPCC_vbi 15 15
	ID25_OPP_MPCC_snapshot_trigger 16 16
	ID25_OPP_MPCC_gsl_allow_flip 17 17
	ID25_OPP_MPCC_gsl_vupdate_unblock 18 18
	ID25_OPP_MPCC_master_update_lock 19 19
ixMPCC3_ID01_MPCC_SEL_DB 2 0x1 3 0 4294967295
	ID01_MPCC_TOP_SEL_DB 0 3
	ID01_MPCC_BOT_SEL_DB 4 7
	ID01_MPCC_OPP_ID_DB 12 15
ixMPCC3_ID02_MPCC_TOP_GAIN_DB 2 0x2 1 0 4294967295
	ID02_MPCC_TOP_GAIN_DB 0 18
ixMPCC3_ID03_MPCC_BOT_GAIN_INSIDE_DB 2 0x3 1 0 4294967295
	ID03_MPCC_BOT_GAIN_INSIDE_DB 0 18
ixMPCC3_ID04_MPCC_BOT_GAIN_OUTSIDE_DB 2 0x4 1 0 4294967295
	ID04_MPCC_BOT_GAIN_OUTSIDE_DB 0 18
ixMPCC3_ID05_MPCC_BG_R_CR_DB 2 0x5 1 0 4294967295
	ID05_MPCC_BG_R_CR_DB 0 11
ixMPCC3_ID06_MPCC_BG_G_Y_DB 2 0x6 1 0 4294967295
	ID06_MPCC_BG_G_Y_DB 0 11
ixMPCC3_ID07_MPCC_BG_B_CB_DB 2 0x7 1 0 4294967295
	ID07_MPCC_BG_B_CB_DB 0 11
ixMPCC3_ID08_MPCC_CONTROL_DB 2 0x8 8 0 4294967295
	ID08_MPCC_CONTROL_MPCC_MODE_DB 0 1
	ID08_MPCC_CONTROL_MPCC_ALPHA_BLND_MODE_DB 4 5
	ID08_MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_DB 6 6
	ID08_MPCC_CONTROL_MPCC_BLND_ACTIVE_OVERLAP_ONLY_DB 7 7
	ID08_MPCC_CONTROL_MPCC_BG_BPC_DB 8 10
	ID08_MPCC_CONTROL_MPCC_BOT_GAIN_MODE_DB 11 11
	ID08_MPCC_CONTROL_MPCC_GLOBAL_ALPHA_DB 16 23
	ID08_MPCC_CONTROL_MPCC_GLOBAL_GAIN_DB 24 31
ixMPCC3_ID09_MPCC_SM_CONTROL_DB 2 0x9 4 0 4294967295
	ID09_MPCC_SM_CONTROL_MPCC_SM_EN_DB 0 0
	ID09_MPCC_SM_CONTROL_MPCC_SM_MODE_DB 1 3
	ID09_MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_DB 4 4
	ID09_MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_DB 5 5
ixMPCC3_ID17_MPCC_TOP_PIX 2 0x11 5 0 4294967295
	ID17_MPCC_TOP_PIX_G_Y 0 18
	ID17_MPCC_TOP_RTR 20 20
	ID17_MPCC_TOP_RTS 21 21
	ID17_MPCC_TOP_EOL 22 22
	ID17_MPCC_TOP_EOF 23 23
ixMPCC3_ID18_MPCC_recout_start 2 0x12 2 0 4294967295
	ID18_DPP_MPCC_recout_start_x 0 13
	ID18_DPP_MPCC_recout_start_y 16 29
ixMPCC3_ID19_MPCC_recout_size 2 0x13 2 0 4294967295
	ID19_DPP_MPCC_recout_width 0 13
	ID19_DPP_MPCC_recout_height 16 29
ixMPCC3_ID20_MPCC_mpc_size 2 0x14 2 0 4294967295
	ID20_DPP_MPCC_mpc_width 0 13
	ID20_DPP_MPCC_mpc_height 16 29
ixMPCC3_ID21_MPCC_TOP_sideband 2 0x15 15 0 4294967295
	ID21_DPP_MPCC_flip_pending 5 5
	ID21_DPP_MPCC_update_pending 6 6
	ID21_DPP_MPCC_cursor_update_pending 7 7
	ID21_DPP_MPCC_vflip_gsl_pending 8 8
	ID21_DPP_MPCC_iflip_gsl_pending 9 9
	ID21_DPP_MPCC_tmz_status 10 10
	ID21_MPCC_DPP_interlace_en 12 12
	ID21_MPCC_DPP_interlace_out_field 13 13
	ID21_MPCC_DPP_stereo_select 14 14
	ID21_MPCC_DPP_vbi 15 15
	ID21_MPCC_DPP_snapshot_trigger 16 16
	ID21_MPCC_DPP_gsl_allow_flip 17 17
	ID21_MPCC_DPP_gsl_vupdate_unblock 18 18
	ID21_MPCC_DPP_master_update_lock 19 19
	ID21_MPCC_TOP_mpcc_update_pending 22 22
ixMPCC3_ID22_MPCC_BOT_PIX 2 0x16 5 0 4294967295
	ID22_MPCC_BOT_PIX_G_Y 0 18
	ID22_MPCC_BOT_RTR 20 20
	ID22_MPCC_BOT_RTS 21 21
	ID22_MPCC_BOT_EOL 22 22
	ID22_MPCC_BOT_EOF 23 23
ixMPCC3_ID23_MPCC_BOT_sideband 2 0x17 2 0 4294967295
	ID23_MPCC_BOT_tmz_status 0 0
	ID23_MPCC_BOT_tmz_mask 1 1
ixMPCC3_ID24_MPCC_OPP_PIX 2 0x18 5 0 4294967295
	ID24_MPCC_OPP_PIX_G_Y 0 18
	ID24_MPCC_OPP_RTR 20 20
	ID24_MPCC_OPP_RTS 21 21
	ID24_MPCC_OPP_EOL 22 22
	ID24_MPCC_OPP_EOF 23 23
ixMPCC3_ID25_MPCC_OPP_sideband 2 0x19 15 0 4294967295
	ID25_MPCC_OPP_flip_pending 5 5
	ID25_MPCC_OPP_update_pending 6 6
	ID25_MPCC_OPP_cursor_update_pending 7 7
	ID25_MPCC_OPP_vflip_gsl_pending 8 8
	ID25_MPCC_OPP_iflip_gsl_pending 9 9
	ID25_MPCC_OPP_tmz_status 10 10
	ID25_MPCC_OPP_tmz_mask 11 11
	ID25_OPP_MPCC_interlace_en 12 12
	ID25_OPP_MPCC_interlace_out_field 13 13
	ID25_OPP_MPCC_stereo_select 14 14
	ID25_OPP_MPCC_vbi 15 15
	ID25_OPP_MPCC_snapshot_trigger 16 16
	ID25_OPP_MPCC_gsl_allow_flip 17 17
	ID25_OPP_MPCC_gsl_vupdate_unblock 18 18
	ID25_OPP_MPCC_master_update_lock 19 19
ixMPCC_MCM0_ID10_MPCC_MCM_R2F_3DLUT 2 0xa 1 0 4294967295
	ID10_MPCC_MCM_R2F_3DLUT 0 31
ixMPCC_MCM0_ID11_MPCC_MCM_FIRST_GAMUT_REMAP 2 0xb 1 0 4294967295
	ID11_MPCC_MCM_FIRST_GAMUT_REMAP 0 31
ixMPCC_MCM0_ID12_MPCC_MCM_SECOND_GAMUT_REMAP 2 0xc 1 0 4294967295
	ID12_MPCC_MCM_SECOND_GAMUT_REMAP 0 31
ixMPCC_MCM0_ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 2 0x8 1 0 4294967295
	ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 0 18
ixMPCC_MCM0_ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 2 0x9 1 0 4294967295
	ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 0 18
ixMPCC_MCM1_ID10_MPCC_MCM_R2F_3DLUT 2 0xa 1 0 4294967295
	ID10_MPCC_MCM_R2F_3DLUT 0 31
ixMPCC_MCM1_ID11_MPCC_MCM_FIRST_GAMUT_REMAP 2 0xb 1 0 4294967295
	ID11_MPCC_MCM_FIRST_GAMUT_REMAP 0 31
ixMPCC_MCM1_ID12_MPCC_MCM_SECOND_GAMUT_REMAP 2 0xc 1 0 4294967295
	ID12_MPCC_MCM_SECOND_GAMUT_REMAP 0 31
ixMPCC_MCM1_ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 2 0x8 1 0 4294967295
	ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 0 18
ixMPCC_MCM1_ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 2 0x9 1 0 4294967295
	ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 0 18
ixMPCC_MCM2_ID10_MPCC_MCM_R2F_3DLUT 2 0xa 1 0 4294967295
	ID10_MPCC_MCM_R2F_3DLUT 0 31
ixMPCC_MCM2_ID11_MPCC_MCM_FIRST_GAMUT_REMAP 2 0xb 1 0 4294967295
	ID11_MPCC_MCM_FIRST_GAMUT_REMAP 0 31
ixMPCC_MCM2_ID12_MPCC_MCM_SECOND_GAMUT_REMAP 2 0xc 1 0 4294967295
	ID12_MPCC_MCM_SECOND_GAMUT_REMAP 0 31
ixMPCC_MCM2_ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 2 0x8 1 0 4294967295
	ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 0 18
ixMPCC_MCM2_ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 2 0x9 1 0 4294967295
	ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 0 18
ixMPCC_MCM3_ID10_MPCC_MCM_R2F_3DLUT 2 0xa 1 0 4294967295
	ID10_MPCC_MCM_R2F_3DLUT 0 31
ixMPCC_MCM3_ID11_MPCC_MCM_FIRST_GAMUT_REMAP 2 0xb 1 0 4294967295
	ID11_MPCC_MCM_FIRST_GAMUT_REMAP 0 31
ixMPCC_MCM3_ID12_MPCC_MCM_SECOND_GAMUT_REMAP 2 0xc 1 0 4294967295
	ID12_MPCC_MCM_SECOND_GAMUT_REMAP 0 31
ixMPCC_MCM3_ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 2 0x8 1 0 4294967295
	ID8_MPCC_MCM_R2F_3DLUT_FP_TO_FP_UPPER 0 18
ixMPCC_MCM3_ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 2 0x9 1 0 4294967295
	ID9_MPCC_MCM_R2F_3DLUT_FP_TO_FP_LOWER 0 18
ixMPCC_OGAM0_ID01_MPCC_OGAM_CONTROL 2 0x1 5 0 4294967295
	ID01_MPCC_OGAM_MODE_DB 0 1
	ID01_MPCC_OGAM_LUT_WRITE_EN_MASK 4 6
	ID01_MPCC_OGAM_LUT_RAM_SEL 7 7
	ID01_MPCC_OGAM_BYPASS 8 8
	ID01_MPCC_OGAM_MEM_PWR_STATE 9 10
ixMPCC_OGAM1_ID01_MPCC_OGAM_CONTROL 2 0x1 5 0 4294967295
	ID01_MPCC_OGAM_MODE_DB 0 1
	ID01_MPCC_OGAM_LUT_WRITE_EN_MASK 4 6
	ID01_MPCC_OGAM_LUT_RAM_SEL 7 7
	ID01_MPCC_OGAM_BYPASS 8 8
	ID01_MPCC_OGAM_MEM_PWR_STATE 9 10
ixMPCC_OGAM2_ID01_MPCC_OGAM_CONTROL 2 0x1 5 0 4294967295
	ID01_MPCC_OGAM_MODE_DB 0 1
	ID01_MPCC_OGAM_LUT_WRITE_EN_MASK 4 6
	ID01_MPCC_OGAM_LUT_RAM_SEL 7 7
	ID01_MPCC_OGAM_BYPASS 8 8
	ID01_MPCC_OGAM_MEM_PWR_STATE 9 10
ixMPCC_OGAM3_ID01_MPCC_OGAM_CONTROL 2 0x1 5 0 4294967295
	ID01_MPCC_OGAM_MODE_DB 0 1
	ID01_MPCC_OGAM_LUT_WRITE_EN_MASK 4 6
	ID01_MPCC_OGAM_LUT_RAM_SEL 7 7
	ID01_MPCC_OGAM_BYPASS 8 8
	ID01_MPCC_OGAM_MEM_PWR_STATE 9 10
ixOTG0_OTG_DBG_DATA1 2 0x1 1 0 4294967295
	OTG_DBG_DATA1 0 31
ixOTG0_OTG_DBG_DATA10 2 0xa 1 0 4294967295
	OTG_DBG_DATA10 0 31
ixOTG0_OTG_DBG_DATA2 2 0x2 1 0 4294967295
	OTG_DBG_DATA2 0 31
ixOTG0_OTG_DBG_DATA3 2 0x3 1 0 4294967295
	OTG_DBG_DATA3 0 31
ixOTG0_OTG_DBG_DATA4 2 0x4 1 0 4294967295
	OTG_DBG_DATA4 0 31
ixOTG0_OTG_DBG_DATA5 2 0x5 1 0 4294967295
	OTG_DBG_DATA5 0 31
ixOTG0_OTG_DBG_DATA6 2 0x6 1 0 4294967295
	OTG_DBG_DATA6 0 31
ixOTG0_OTG_DBG_DATA7 2 0x7 1 0 4294967295
	OTG_DBG_DATA7 0 31
ixOTG0_OTG_DBG_DATA8 2 0x8 1 0 4294967295
	OTG_DBG_DATA8 0 31
ixOTG0_OTG_DBG_DATA9 2 0x9 1 0 4294967295
	OTG_DBG_DATA9 0 31
ixOTG0_OTG_DOUT_INTERFACE_01_A 2 0x43 4 0 4294967295
	ID43_OTG_DOUT_DATA_ACTIVE 0 0
	ID43_OTG_DOUT_BLANK 1 1
	ID43_OTG_CRC_DATA_ACTIVE 2 2
	ID43_OTG_DOUT_DATA_R 16 31
ixOTG0_OTG_DOUT_INTERFACE_01_B 2 0x44 2 0 4294967295
	ID43_OTG_DOUT_DATA_G 0 15
	ID43_OTG_DOUT_DATA_B 16 31
ixOTG0_OTG_DOUT_INTERFACE_02 2 0x45 12 0 4294967295
	ID45_OTG_DOUT_HSYNC_A 0 0
	ID45_OTG_DOUT_VSYNC_A 1 1
	ID45_OTG_DOUT_CAPTURESTART_A 2 2
	ID45_OTG_DOUT_DATA_ACTIVE 3 3
	ID45_OTG_DOUT_BLANK 4 4
	ID45_OTG_DOUT_STEREOSYNC 5 5
	ID45_OTG_DOUT_FIELD_NUMBER 6 6
	ID45_OTG_DOUT_FREEZE 7 7
	ID45_OTG_DOUT_HSYNC_B 8 8
	ID45_OTG_DOUT_VSYNC_B 9 9
	ID45_OTG_DOUT_CAPTURESTART_B 10 10
	ID45_OTG_DOUT_VALID_PIXEL 11 11
ixOTG0_OTG_SCL_INTERFACE 2 0x42 10 0 4294967295
	ID42_OTG_SCL_READ_REQUEST_DIS 0 0
	ID42_OTG_SCL_READ_REQUEST 1 1
	ID42_OTG_SCL_START_LINE 2 2
	ID42_OTG_SCL_EOL 3 3
	ID42_OTG_SCL_END_LINE 4 4
	ID42_OTG_SCL_SOL 5 5
	ID42_OTG_SCL_V_UPDATE 6 6
	ID42_OTG_SCL_HTOTAL_BY_8 7 7
	ID42_OTG_SCL_INTERLACE_SELECT 8 8
	ID42_OTG_SCL_STEREO_SELECT 9 9
ixOTG1_OTG_DBG_DATA1 2 0x1 1 0 4294967295
	OTG_DBG_DATA1 0 31
ixOTG1_OTG_DBG_DATA10 2 0xa 1 0 4294967295
	OTG_DBG_DATA10 0 31
ixOTG1_OTG_DBG_DATA2 2 0x2 1 0 4294967295
	OTG_DBG_DATA2 0 31
ixOTG1_OTG_DBG_DATA3 2 0x3 1 0 4294967295
	OTG_DBG_DATA3 0 31
ixOTG1_OTG_DBG_DATA4 2 0x4 1 0 4294967295
	OTG_DBG_DATA4 0 31
ixOTG1_OTG_DBG_DATA5 2 0x5 1 0 4294967295
	OTG_DBG_DATA5 0 31
ixOTG1_OTG_DBG_DATA6 2 0x6 1 0 4294967295
	OTG_DBG_DATA6 0 31
ixOTG1_OTG_DBG_DATA7 2 0x7 1 0 4294967295
	OTG_DBG_DATA7 0 31
ixOTG1_OTG_DBG_DATA8 2 0x8 1 0 4294967295
	OTG_DBG_DATA8 0 31
ixOTG1_OTG_DBG_DATA9 2 0x9 1 0 4294967295
	OTG_DBG_DATA9 0 31
ixOTG1_OTG_DOUT_INTERFACE_01_A 2 0x43 4 0 4294967295
	ID43_OTG_DOUT_DATA_ACTIVE 0 0
	ID43_OTG_DOUT_BLANK 1 1
	ID43_OTG_CRC_DATA_ACTIVE 2 2
	ID43_OTG_DOUT_DATA_R 16 31
ixOTG1_OTG_DOUT_INTERFACE_01_B 2 0x44 2 0 4294967295
	ID43_OTG_DOUT_DATA_G 0 15
	ID43_OTG_DOUT_DATA_B 16 31
ixOTG1_OTG_DOUT_INTERFACE_02 2 0x45 12 0 4294967295
	ID45_OTG_DOUT_HSYNC_A 0 0
	ID45_OTG_DOUT_VSYNC_A 1 1
	ID45_OTG_DOUT_CAPTURESTART_A 2 2
	ID45_OTG_DOUT_DATA_ACTIVE 3 3
	ID45_OTG_DOUT_BLANK 4 4
	ID45_OTG_DOUT_STEREOSYNC 5 5
	ID45_OTG_DOUT_FIELD_NUMBER 6 6
	ID45_OTG_DOUT_FREEZE 7 7
	ID45_OTG_DOUT_HSYNC_B 8 8
	ID45_OTG_DOUT_VSYNC_B 9 9
	ID45_OTG_DOUT_CAPTURESTART_B 10 10
	ID45_OTG_DOUT_VALID_PIXEL 11 11
ixOTG1_OTG_SCL_INTERFACE 2 0x42 10 0 4294967295
	ID42_OTG_SCL_READ_REQUEST_DIS 0 0
	ID42_OTG_SCL_READ_REQUEST 1 1
	ID42_OTG_SCL_START_LINE 2 2
	ID42_OTG_SCL_EOL 3 3
	ID42_OTG_SCL_END_LINE 4 4
	ID42_OTG_SCL_SOL 5 5
	ID42_OTG_SCL_V_UPDATE 6 6
	ID42_OTG_SCL_HTOTAL_BY_8 7 7
	ID42_OTG_SCL_INTERLACE_SELECT 8 8
	ID42_OTG_SCL_STEREO_SELECT 9 9
ixOTG2_OTG_DBG_DATA1 2 0x1 1 0 4294967295
	OTG_DBG_DATA1 0 31
ixOTG2_OTG_DBG_DATA10 2 0xa 1 0 4294967295
	OTG_DBG_DATA10 0 31
ixOTG2_OTG_DBG_DATA2 2 0x2 1 0 4294967295
	OTG_DBG_DATA2 0 31
ixOTG2_OTG_DBG_DATA3 2 0x3 1 0 4294967295
	OTG_DBG_DATA3 0 31
ixOTG2_OTG_DBG_DATA4 2 0x4 1 0 4294967295
	OTG_DBG_DATA4 0 31
ixOTG2_OTG_DBG_DATA5 2 0x5 1 0 4294967295
	OTG_DBG_DATA5 0 31
ixOTG2_OTG_DBG_DATA6 2 0x6 1 0 4294967295
	OTG_DBG_DATA6 0 31
ixOTG2_OTG_DBG_DATA7 2 0x7 1 0 4294967295
	OTG_DBG_DATA7 0 31
ixOTG2_OTG_DBG_DATA8 2 0x8 1 0 4294967295
	OTG_DBG_DATA8 0 31
ixOTG2_OTG_DBG_DATA9 2 0x9 1 0 4294967295
	OTG_DBG_DATA9 0 31
ixOTG2_OTG_DOUT_INTERFACE_01_A 2 0x43 4 0 4294967295
	ID43_OTG_DOUT_DATA_ACTIVE 0 0
	ID43_OTG_DOUT_BLANK 1 1
	ID43_OTG_CRC_DATA_ACTIVE 2 2
	ID43_OTG_DOUT_DATA_R 16 31
ixOTG2_OTG_DOUT_INTERFACE_01_B 2 0x44 2 0 4294967295
	ID43_OTG_DOUT_DATA_G 0 15
	ID43_OTG_DOUT_DATA_B 16 31
ixOTG2_OTG_DOUT_INTERFACE_02 2 0x45 12 0 4294967295
	ID45_OTG_DOUT_HSYNC_A 0 0
	ID45_OTG_DOUT_VSYNC_A 1 1
	ID45_OTG_DOUT_CAPTURESTART_A 2 2
	ID45_OTG_DOUT_DATA_ACTIVE 3 3
	ID45_OTG_DOUT_BLANK 4 4
	ID45_OTG_DOUT_STEREOSYNC 5 5
	ID45_OTG_DOUT_FIELD_NUMBER 6 6
	ID45_OTG_DOUT_FREEZE 7 7
	ID45_OTG_DOUT_HSYNC_B 8 8
	ID45_OTG_DOUT_VSYNC_B 9 9
	ID45_OTG_DOUT_CAPTURESTART_B 10 10
	ID45_OTG_DOUT_VALID_PIXEL 11 11
ixOTG2_OTG_SCL_INTERFACE 2 0x42 10 0 4294967295
	ID42_OTG_SCL_READ_REQUEST_DIS 0 0
	ID42_OTG_SCL_READ_REQUEST 1 1
	ID42_OTG_SCL_START_LINE 2 2
	ID42_OTG_SCL_EOL 3 3
	ID42_OTG_SCL_END_LINE 4 4
	ID42_OTG_SCL_SOL 5 5
	ID42_OTG_SCL_V_UPDATE 6 6
	ID42_OTG_SCL_HTOTAL_BY_8 7 7
	ID42_OTG_SCL_INTERLACE_SELECT 8 8
	ID42_OTG_SCL_STEREO_SELECT 9 9
ixOTG3_OTG_DBG_DATA1 2 0x1 1 0 4294967295
	OTG_DBG_DATA1 0 31
ixOTG3_OTG_DBG_DATA10 2 0xa 1 0 4294967295
	OTG_DBG_DATA10 0 31
ixOTG3_OTG_DBG_DATA2 2 0x2 1 0 4294967295
	OTG_DBG_DATA2 0 31
ixOTG3_OTG_DBG_DATA3 2 0x3 1 0 4294967295
	OTG_DBG_DATA3 0 31
ixOTG3_OTG_DBG_DATA4 2 0x4 1 0 4294967295
	OTG_DBG_DATA4 0 31
ixOTG3_OTG_DBG_DATA5 2 0x5 1 0 4294967295
	OTG_DBG_DATA5 0 31
ixOTG3_OTG_DBG_DATA6 2 0x6 1 0 4294967295
	OTG_DBG_DATA6 0 31
ixOTG3_OTG_DBG_DATA7 2 0x7 1 0 4294967295
	OTG_DBG_DATA7 0 31
ixOTG3_OTG_DBG_DATA8 2 0x8 1 0 4294967295
	OTG_DBG_DATA8 0 31
ixOTG3_OTG_DBG_DATA9 2 0x9 1 0 4294967295
	OTG_DBG_DATA9 0 31
ixOTG3_OTG_DOUT_INTERFACE_01_A 2 0x43 4 0 4294967295
	ID43_OTG_DOUT_DATA_ACTIVE 0 0
	ID43_OTG_DOUT_BLANK 1 1
	ID43_OTG_CRC_DATA_ACTIVE 2 2
	ID43_OTG_DOUT_DATA_R 16 31
ixOTG3_OTG_DOUT_INTERFACE_01_B 2 0x44 2 0 4294967295
	ID43_OTG_DOUT_DATA_G 0 15
	ID43_OTG_DOUT_DATA_B 16 31
ixOTG3_OTG_DOUT_INTERFACE_02 2 0x45 12 0 4294967295
	ID45_OTG_DOUT_HSYNC_A 0 0
	ID45_OTG_DOUT_VSYNC_A 1 1
	ID45_OTG_DOUT_CAPTURESTART_A 2 2
	ID45_OTG_DOUT_DATA_ACTIVE 3 3
	ID45_OTG_DOUT_BLANK 4 4
	ID45_OTG_DOUT_STEREOSYNC 5 5
	ID45_OTG_DOUT_FIELD_NUMBER 6 6
	ID45_OTG_DOUT_FREEZE 7 7
	ID45_OTG_DOUT_HSYNC_B 8 8
	ID45_OTG_DOUT_VSYNC_B 9 9
	ID45_OTG_DOUT_CAPTURESTART_B 10 10
	ID45_OTG_DOUT_VALID_PIXEL 11 11
ixOTG3_OTG_SCL_INTERFACE 2 0x42 10 0 4294967295
	ID42_OTG_SCL_READ_REQUEST_DIS 0 0
	ID42_OTG_SCL_READ_REQUEST 1 1
	ID42_OTG_SCL_START_LINE 2 2
	ID42_OTG_SCL_EOL 3 3
	ID42_OTG_SCL_END_LINE 4 4
	ID42_OTG_SCL_SOL 5 5
	ID42_OTG_SCL_V_UPDATE 6 6
	ID42_OTG_SCL_HTOTAL_BY_8 7 7
	ID42_OTG_SCL_INTERLACE_SELECT 8 8
	ID42_OTG_SCL_STEREO_SELECT 9 9
ixSINK_DESCRIPTION0 2 0x5 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION1 2 0x6 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION10 2 0xf 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION11 2 0x10 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION12 2 0x11 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION13 2 0x12 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION14 2 0x13 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION15 2 0x14 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION16 2 0x15 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION17 2 0x16 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION2 2 0x7 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION3 2 0x8 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION4 2 0x9 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION5 2 0xa 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION6 2 0xb 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION7 2 0xc 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION8 2 0xd 1 0 4294967295
	DESCRIPTION 0 7
ixSINK_DESCRIPTION9 2 0xe 1 0 4294967295
	DESCRIPTION 0 7
regABM0_BL1_PWM_ABM_CNTL 0 0xe80 5 0 3
	BL1_PWM_USE_ABM_EN 0 0
	BL1_PWM_USE_AMBIENT_LEVEL_EN 1 1
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN 2 2
	BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN 3 3
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE 16 31
regABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL 0 0xe7a 1 0 3
	BL1_PWM_AMBIENT_LIGHT_LEVEL 0 16
regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0 0xe81 5 0 3
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN 0 0
	BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT 8 15
	BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM0_BL1_PWM_CURRENT_ABM_LEVEL 0 0xe7d 1 0 3
	BL1_PWM_CURRENT_ABM_LEVEL 0 16
regABM0_BL1_PWM_FINAL_DUTY_CYCLE 0 0xe7e 1 0 3
	BL1_PWM_FINAL_DUTY_CYCLE 0 16
regABM0_BL1_PWM_GRP2_REG_LOCK 0 0xe82 6 0 3
	BL1_PWM_GRP2_REG_LOCK 0 0
	BL1_PWM_GRP2_REG_UPDATE_PENDING 8 8
	BL1_PWM_GRP2_UPDATE_AT_FRAME_START 16 16
	BL1_PWM_GRP2_FRAME_START_DISP_SEL 17 19
	BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN 24 24
	BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN 31 31
regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE 0 0xe7f 1 0 3
	BL1_PWM_MINIMUM_DUTY_CYCLE 0 16
regABM0_BL1_PWM_TARGET_ABM_LEVEL 0 0xe7c 1 0 3
	BL1_PWM_TARGET_ABM_LEVEL 0 16
regABM0_BL1_PWM_USER_LEVEL 0 0xe7b 1 0 3
	BL1_PWM_USER_LEVEL 0 16
regABM0_DC_ABM1_ACE_CNTL_MISC 0 0xe88 2 0 3
	ABM1_ACE_REG_WR_MISSED_FRAME 0 0
	ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR 8 8
regABM0_DC_ABM1_ACE_OFFSET_SLOPE_DATA 0 0xe86 2 0 3
	ABM1_ACE_SLOPE_DATA 0 14
	ABM1_ACE_OFFSET_DATA 16 26
regABM0_DC_ABM1_ACE_PWL_CNTL 0 0xe85 6 0 3
	ABM1_ACE_OFFSET_SLOPE_INDEX 0 5
	ABM1_ACE_THRES_INDEX 16 20
	ABM1_ACE_IGNORE_MASTER_LOCK_EN 28 28
	ABM1_ACE_READBACK_DB_REG_VALUE_EN 29 29
	ABM1_ACE_DBUF_REG_UPDATE_PENDING 30 30
	ABM1_ACE_LOCK 31 31
regABM0_DC_ABM1_ACE_THRES_DATA 0 0xe87 2 0 3
	ABM1_ACE_THRES_DATA_1 0 9
	ABM1_ACE_THRES_DATA_2 16 25
regABM0_DC_ABM1_BL_MASTER_LOCK 0 0xea1 1 0 3
	ABM1_BL_MASTER_LOCK 31 31
regABM0_DC_ABM1_CNTL 0 0xe83 2 0 3
	ABM1_EN 0 0
	ABM1_PROCESSING_BYPASS 4 4
regABM0_DC_ABM1_HGLS_REG_READ_PROGRESS 0 0xe8a 9 0 3
	ABM1_HG_REG_READ_IN_PROGRESS 0 0
	ABM1_LS_REG_READ_IN_PROGRESS 1 1
	ABM1_BL_REG_READ_IN_PROGRESS 2 2
	ABM1_HG_REG_READ_MISSED_FRAME 8 8
	ABM1_LS_REG_READ_MISSED_FRAME 9 9
	ABM1_BL_REG_READ_MISSED_FRAME 10 10
	ABM1_HG_REG_READ_MISSED_FRAME_CLEAR 16 16
	ABM1_LS_REG_READ_MISSED_FRAME_CLEAR 24 24
	ABM1_BL_REG_READ_MISSED_FRAME_CLEAR 31 31
regABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0 0xe99 1 0 3
	ABM1_HG_BIN_17_24_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0 0xe95 1 0 3
	ABM1_HG_BIN_1_32_SHIFT_FLAG 0 31
regABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0 0xe97 1 0 3
	ABM1_HG_BIN_1_8_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0 0xe9a 1 0 3
	ABM1_HG_BIN_25_32_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX 0 0xe9b 1 0 3
	ABM1_HG_BIN_33_40_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG 0 0xe96 1 0 3
	ABM1_HG_BIN_33_64_SHIFT_FLAG 0 31
regABM0_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX 0 0xe9c 1 0 3
	ABM1_HG_BIN_41_48_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX 0 0xe9d 1 0 3
	ABM1_HG_BIN_49_56_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX 0 0xe9e 1 0 3
	ABM1_HG_BIN_57_64_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0 0xe98 1 0 3
	ABM1_HG_BIN_9_16_SHIFT_INDEX 0 31
regABM0_DC_ABM1_HG_MISC_CTRL 0 0xe8b 11 0 3
	ABM1_HG_NUM_OF_BINS_SEL 0 1
	ABM1_HG_VMAX_SEL 8 8
	ABM1_HG_FINE_MODE_BIN_SEL 12 12
	ABM1_HG_BIN_BITWIDTH_SIZE_SEL 16 17
	ABM1_OVR_SCAN_PIXEL_PROCESS_EN 20 20
	ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN 23 23
	ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL 24 26
	ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START 28 28
	ABM1_HGLS_IGNORE_MASTER_LOCK_EN 29 29
	ABM1_DBUF_HGLS_REG_UPDATE_PENDING 30 30
	ABM1_HGLS_REG_LOCK 31 31
regABM0_DC_ABM1_HG_RESULT_DATA 0 0xea0 1 0 3
	ABM1_HG_RESULT_DATA 0 31
regABM0_DC_ABM1_HG_RESULT_INDEX 0 0xe9f 1 0 3
	ABM1_HG_RESULT_INDEX 0 5
regABM0_DC_ABM1_HG_SAMPLE_RATE 0 0xe93 5 0 3
	ABM1_HG_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_HG_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM0_DC_ABM1_IPCSC_COEFF_SEL 0 0xe84 4 0 3
	ABM1_IPCSC_COEFF_SEL_B 0 8
	ABM1_IPCSC_COEFF_SEL_G 10 18
	ABM1_IPCSC_COEFF_SEL_R 20 28
	ABM1_HGLS_REG_LOCK 31 31
regABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0 0xe8e 2 0 3
	ABM1_LS_FILTERED_MIN_LUMA 0 9
	ABM1_LS_FILTERED_MAX_LUMA 16 25
regABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 0xe92 1 0 3
	ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 23
regABM0_DC_ABM1_LS_MIN_MAX_LUMA 0 0xe8d 2 0 3
	ABM1_LS_MIN_LUMA 0 9
	ABM1_LS_MAX_LUMA 16 25
regABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0 0xe90 3 0 3
	ABM1_LS_MIN_PIXEL_VALUE_THRES 0 9
	ABM1_LS_MAX_PIXEL_VALUE_THRES 16 25
	ABM1_HGLS_REG_LOCK 31 31
regABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 0xe91 1 0 3
	ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 23
regABM0_DC_ABM1_LS_PIXEL_COUNT 0 0xe8f 2 0 3
	ABM1_LS_PIXEL_COUNT 0 23
	ABM1_LS_SUM_OF_LUMA_MSB 24 31
regABM0_DC_ABM1_LS_SAMPLE_RATE 0 0xe94 5 0 3
	ABM1_LS_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_LS_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM0_DC_ABM1_LS_SUM_OF_LUMA 0 0xe8c 1 0 3
	ABM1_LS_SUM_OF_LUMA 0 31
regABM1_BL1_PWM_ABM_CNTL 0 0xec1 5 0 3
	BL1_PWM_USE_ABM_EN 0 0
	BL1_PWM_USE_AMBIENT_LEVEL_EN 1 1
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN 2 2
	BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN 3 3
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE 16 31
regABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL 0 0xebb 1 0 3
	BL1_PWM_AMBIENT_LIGHT_LEVEL 0 16
regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0 0xec2 5 0 3
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN 0 0
	BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT 8 15
	BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM1_BL1_PWM_CURRENT_ABM_LEVEL 0 0xebe 1 0 3
	BL1_PWM_CURRENT_ABM_LEVEL 0 16
regABM1_BL1_PWM_FINAL_DUTY_CYCLE 0 0xebf 1 0 3
	BL1_PWM_FINAL_DUTY_CYCLE 0 16
regABM1_BL1_PWM_GRP2_REG_LOCK 0 0xec3 6 0 3
	BL1_PWM_GRP2_REG_LOCK 0 0
	BL1_PWM_GRP2_REG_UPDATE_PENDING 8 8
	BL1_PWM_GRP2_UPDATE_AT_FRAME_START 16 16
	BL1_PWM_GRP2_FRAME_START_DISP_SEL 17 19
	BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN 24 24
	BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN 31 31
regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE 0 0xec0 1 0 3
	BL1_PWM_MINIMUM_DUTY_CYCLE 0 16
regABM1_BL1_PWM_TARGET_ABM_LEVEL 0 0xebd 1 0 3
	BL1_PWM_TARGET_ABM_LEVEL 0 16
regABM1_BL1_PWM_USER_LEVEL 0 0xebc 1 0 3
	BL1_PWM_USER_LEVEL 0 16
regABM1_DC_ABM1_ACE_CNTL_MISC 0 0xec9 2 0 3
	ABM1_ACE_REG_WR_MISSED_FRAME 0 0
	ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR 8 8
regABM1_DC_ABM1_ACE_OFFSET_SLOPE_DATA 0 0xec7 2 0 3
	ABM1_ACE_SLOPE_DATA 0 14
	ABM1_ACE_OFFSET_DATA 16 26
regABM1_DC_ABM1_ACE_PWL_CNTL 0 0xec6 6 0 3
	ABM1_ACE_OFFSET_SLOPE_INDEX 0 5
	ABM1_ACE_THRES_INDEX 16 20
	ABM1_ACE_IGNORE_MASTER_LOCK_EN 28 28
	ABM1_ACE_READBACK_DB_REG_VALUE_EN 29 29
	ABM1_ACE_DBUF_REG_UPDATE_PENDING 30 30
	ABM1_ACE_LOCK 31 31
regABM1_DC_ABM1_ACE_THRES_DATA 0 0xec8 2 0 3
	ABM1_ACE_THRES_DATA_1 0 9
	ABM1_ACE_THRES_DATA_2 16 25
regABM1_DC_ABM1_BL_MASTER_LOCK 0 0xee2 1 0 3
	ABM1_BL_MASTER_LOCK 31 31
regABM1_DC_ABM1_CNTL 0 0xec4 2 0 3
	ABM1_EN 0 0
	ABM1_PROCESSING_BYPASS 4 4
regABM1_DC_ABM1_HGLS_REG_READ_PROGRESS 0 0xecb 9 0 3
	ABM1_HG_REG_READ_IN_PROGRESS 0 0
	ABM1_LS_REG_READ_IN_PROGRESS 1 1
	ABM1_BL_REG_READ_IN_PROGRESS 2 2
	ABM1_HG_REG_READ_MISSED_FRAME 8 8
	ABM1_LS_REG_READ_MISSED_FRAME 9 9
	ABM1_BL_REG_READ_MISSED_FRAME 10 10
	ABM1_HG_REG_READ_MISSED_FRAME_CLEAR 16 16
	ABM1_LS_REG_READ_MISSED_FRAME_CLEAR 24 24
	ABM1_BL_REG_READ_MISSED_FRAME_CLEAR 31 31
regABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0 0xeda 1 0 3
	ABM1_HG_BIN_17_24_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0 0xed6 1 0 3
	ABM1_HG_BIN_1_32_SHIFT_FLAG 0 31
regABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0 0xed8 1 0 3
	ABM1_HG_BIN_1_8_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0 0xedb 1 0 3
	ABM1_HG_BIN_25_32_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX 0 0xedc 1 0 3
	ABM1_HG_BIN_33_40_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG 0 0xed7 1 0 3
	ABM1_HG_BIN_33_64_SHIFT_FLAG 0 31
regABM1_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX 0 0xedd 1 0 3
	ABM1_HG_BIN_41_48_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX 0 0xede 1 0 3
	ABM1_HG_BIN_49_56_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX 0 0xedf 1 0 3
	ABM1_HG_BIN_57_64_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0 0xed9 1 0 3
	ABM1_HG_BIN_9_16_SHIFT_INDEX 0 31
regABM1_DC_ABM1_HG_MISC_CTRL 0 0xecc 11 0 3
	ABM1_HG_NUM_OF_BINS_SEL 0 1
	ABM1_HG_VMAX_SEL 8 8
	ABM1_HG_FINE_MODE_BIN_SEL 12 12
	ABM1_HG_BIN_BITWIDTH_SIZE_SEL 16 17
	ABM1_OVR_SCAN_PIXEL_PROCESS_EN 20 20
	ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN 23 23
	ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL 24 26
	ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START 28 28
	ABM1_HGLS_IGNORE_MASTER_LOCK_EN 29 29
	ABM1_DBUF_HGLS_REG_UPDATE_PENDING 30 30
	ABM1_HGLS_REG_LOCK 31 31
regABM1_DC_ABM1_HG_RESULT_DATA 0 0xee1 1 0 3
	ABM1_HG_RESULT_DATA 0 31
regABM1_DC_ABM1_HG_RESULT_INDEX 0 0xee0 1 0 3
	ABM1_HG_RESULT_INDEX 0 5
regABM1_DC_ABM1_HG_SAMPLE_RATE 0 0xed4 5 0 3
	ABM1_HG_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_HG_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM1_DC_ABM1_IPCSC_COEFF_SEL 0 0xec5 4 0 3
	ABM1_IPCSC_COEFF_SEL_B 0 8
	ABM1_IPCSC_COEFF_SEL_G 10 18
	ABM1_IPCSC_COEFF_SEL_R 20 28
	ABM1_HGLS_REG_LOCK 31 31
regABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0 0xecf 2 0 3
	ABM1_LS_FILTERED_MIN_LUMA 0 9
	ABM1_LS_FILTERED_MAX_LUMA 16 25
regABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 0xed3 1 0 3
	ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 23
regABM1_DC_ABM1_LS_MIN_MAX_LUMA 0 0xece 2 0 3
	ABM1_LS_MIN_LUMA 0 9
	ABM1_LS_MAX_LUMA 16 25
regABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0 0xed1 3 0 3
	ABM1_LS_MIN_PIXEL_VALUE_THRES 0 9
	ABM1_LS_MAX_PIXEL_VALUE_THRES 16 25
	ABM1_HGLS_REG_LOCK 31 31
regABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 0xed2 1 0 3
	ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 23
regABM1_DC_ABM1_LS_PIXEL_COUNT 0 0xed0 2 0 3
	ABM1_LS_PIXEL_COUNT 0 23
	ABM1_LS_SUM_OF_LUMA_MSB 24 31
regABM1_DC_ABM1_LS_SAMPLE_RATE 0 0xed5 5 0 3
	ABM1_LS_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_LS_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM1_DC_ABM1_LS_SUM_OF_LUMA 0 0xecd 1 0 3
	ABM1_LS_SUM_OF_LUMA 0 31
regABM2_BL1_PWM_ABM_CNTL 0 0xf02 5 0 3
	BL1_PWM_USE_ABM_EN 0 0
	BL1_PWM_USE_AMBIENT_LEVEL_EN 1 1
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN 2 2
	BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN 3 3
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE 16 31
regABM2_BL1_PWM_AMBIENT_LIGHT_LEVEL 0 0xefc 1 0 3
	BL1_PWM_AMBIENT_LIGHT_LEVEL 0 16
regABM2_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0 0xf03 5 0 3
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN 0 0
	BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT 8 15
	BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM2_BL1_PWM_CURRENT_ABM_LEVEL 0 0xeff 1 0 3
	BL1_PWM_CURRENT_ABM_LEVEL 0 16
regABM2_BL1_PWM_FINAL_DUTY_CYCLE 0 0xf00 1 0 3
	BL1_PWM_FINAL_DUTY_CYCLE 0 16
regABM2_BL1_PWM_GRP2_REG_LOCK 0 0xf04 6 0 3
	BL1_PWM_GRP2_REG_LOCK 0 0
	BL1_PWM_GRP2_REG_UPDATE_PENDING 8 8
	BL1_PWM_GRP2_UPDATE_AT_FRAME_START 16 16
	BL1_PWM_GRP2_FRAME_START_DISP_SEL 17 19
	BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN 24 24
	BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN 31 31
regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE 0 0xf01 1 0 3
	BL1_PWM_MINIMUM_DUTY_CYCLE 0 16
regABM2_BL1_PWM_TARGET_ABM_LEVEL 0 0xefe 1 0 3
	BL1_PWM_TARGET_ABM_LEVEL 0 16
regABM2_BL1_PWM_USER_LEVEL 0 0xefd 1 0 3
	BL1_PWM_USER_LEVEL 0 16
regABM2_DC_ABM1_ACE_CNTL_MISC 0 0xf0a 2 0 3
	ABM1_ACE_REG_WR_MISSED_FRAME 0 0
	ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR 8 8
regABM2_DC_ABM1_ACE_OFFSET_SLOPE_DATA 0 0xf08 2 0 3
	ABM1_ACE_SLOPE_DATA 0 14
	ABM1_ACE_OFFSET_DATA 16 26
regABM2_DC_ABM1_ACE_PWL_CNTL 0 0xf07 6 0 3
	ABM1_ACE_OFFSET_SLOPE_INDEX 0 5
	ABM1_ACE_THRES_INDEX 16 20
	ABM1_ACE_IGNORE_MASTER_LOCK_EN 28 28
	ABM1_ACE_READBACK_DB_REG_VALUE_EN 29 29
	ABM1_ACE_DBUF_REG_UPDATE_PENDING 30 30
	ABM1_ACE_LOCK 31 31
regABM2_DC_ABM1_ACE_THRES_DATA 0 0xf09 2 0 3
	ABM1_ACE_THRES_DATA_1 0 9
	ABM1_ACE_THRES_DATA_2 16 25
regABM2_DC_ABM1_BL_MASTER_LOCK 0 0xf23 1 0 3
	ABM1_BL_MASTER_LOCK 31 31
regABM2_DC_ABM1_CNTL 0 0xf05 2 0 3
	ABM1_EN 0 0
	ABM1_PROCESSING_BYPASS 4 4
regABM2_DC_ABM1_HGLS_REG_READ_PROGRESS 0 0xf0c 9 0 3
	ABM1_HG_REG_READ_IN_PROGRESS 0 0
	ABM1_LS_REG_READ_IN_PROGRESS 1 1
	ABM1_BL_REG_READ_IN_PROGRESS 2 2
	ABM1_HG_REG_READ_MISSED_FRAME 8 8
	ABM1_LS_REG_READ_MISSED_FRAME 9 9
	ABM1_BL_REG_READ_MISSED_FRAME 10 10
	ABM1_HG_REG_READ_MISSED_FRAME_CLEAR 16 16
	ABM1_LS_REG_READ_MISSED_FRAME_CLEAR 24 24
	ABM1_BL_REG_READ_MISSED_FRAME_CLEAR 31 31
regABM2_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0 0xf1b 1 0 3
	ABM1_HG_BIN_17_24_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0 0xf17 1 0 3
	ABM1_HG_BIN_1_32_SHIFT_FLAG 0 31
regABM2_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0 0xf19 1 0 3
	ABM1_HG_BIN_1_8_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0 0xf1c 1 0 3
	ABM1_HG_BIN_25_32_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX 0 0xf1d 1 0 3
	ABM1_HG_BIN_33_40_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG 0 0xf18 1 0 3
	ABM1_HG_BIN_33_64_SHIFT_FLAG 0 31
regABM2_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX 0 0xf1e 1 0 3
	ABM1_HG_BIN_41_48_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX 0 0xf1f 1 0 3
	ABM1_HG_BIN_49_56_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX 0 0xf20 1 0 3
	ABM1_HG_BIN_57_64_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0 0xf1a 1 0 3
	ABM1_HG_BIN_9_16_SHIFT_INDEX 0 31
regABM2_DC_ABM1_HG_MISC_CTRL 0 0xf0d 11 0 3
	ABM1_HG_NUM_OF_BINS_SEL 0 1
	ABM1_HG_VMAX_SEL 8 8
	ABM1_HG_FINE_MODE_BIN_SEL 12 12
	ABM1_HG_BIN_BITWIDTH_SIZE_SEL 16 17
	ABM1_OVR_SCAN_PIXEL_PROCESS_EN 20 20
	ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN 23 23
	ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL 24 26
	ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START 28 28
	ABM1_HGLS_IGNORE_MASTER_LOCK_EN 29 29
	ABM1_DBUF_HGLS_REG_UPDATE_PENDING 30 30
	ABM1_HGLS_REG_LOCK 31 31
regABM2_DC_ABM1_HG_RESULT_DATA 0 0xf22 1 0 3
	ABM1_HG_RESULT_DATA 0 31
regABM2_DC_ABM1_HG_RESULT_INDEX 0 0xf21 1 0 3
	ABM1_HG_RESULT_INDEX 0 5
regABM2_DC_ABM1_HG_SAMPLE_RATE 0 0xf15 5 0 3
	ABM1_HG_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_HG_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM2_DC_ABM1_IPCSC_COEFF_SEL 0 0xf06 4 0 3
	ABM1_IPCSC_COEFF_SEL_B 0 8
	ABM1_IPCSC_COEFF_SEL_G 10 18
	ABM1_IPCSC_COEFF_SEL_R 20 28
	ABM1_HGLS_REG_LOCK 31 31
regABM2_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0 0xf10 2 0 3
	ABM1_LS_FILTERED_MIN_LUMA 0 9
	ABM1_LS_FILTERED_MAX_LUMA 16 25
regABM2_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 0xf14 1 0 3
	ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 23
regABM2_DC_ABM1_LS_MIN_MAX_LUMA 0 0xf0f 2 0 3
	ABM1_LS_MIN_LUMA 0 9
	ABM1_LS_MAX_LUMA 16 25
regABM2_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0 0xf12 3 0 3
	ABM1_LS_MIN_PIXEL_VALUE_THRES 0 9
	ABM1_LS_MAX_PIXEL_VALUE_THRES 16 25
	ABM1_HGLS_REG_LOCK 31 31
regABM2_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 0xf13 1 0 3
	ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 23
regABM2_DC_ABM1_LS_PIXEL_COUNT 0 0xf11 2 0 3
	ABM1_LS_PIXEL_COUNT 0 23
	ABM1_LS_SUM_OF_LUMA_MSB 24 31
regABM2_DC_ABM1_LS_SAMPLE_RATE 0 0xf16 5 0 3
	ABM1_LS_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_LS_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM2_DC_ABM1_LS_SUM_OF_LUMA 0 0xf0e 1 0 3
	ABM1_LS_SUM_OF_LUMA 0 31
regABM3_BL1_PWM_ABM_CNTL 0 0xf43 5 0 3
	BL1_PWM_USE_ABM_EN 0 0
	BL1_PWM_USE_AMBIENT_LEVEL_EN 1 1
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN 2 2
	BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN 3 3
	BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE 16 31
regABM3_BL1_PWM_AMBIENT_LIGHT_LEVEL 0 0xf3d 1 0 3
	BL1_PWM_AMBIENT_LIGHT_LEVEL 0 16
regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0 0xf44 5 0 3
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN 0 0
	BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT 8 15
	BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM3_BL1_PWM_CURRENT_ABM_LEVEL 0 0xf40 1 0 3
	BL1_PWM_CURRENT_ABM_LEVEL 0 16
regABM3_BL1_PWM_FINAL_DUTY_CYCLE 0 0xf41 1 0 3
	BL1_PWM_FINAL_DUTY_CYCLE 0 16
regABM3_BL1_PWM_GRP2_REG_LOCK 0 0xf45 6 0 3
	BL1_PWM_GRP2_REG_LOCK 0 0
	BL1_PWM_GRP2_REG_UPDATE_PENDING 8 8
	BL1_PWM_GRP2_UPDATE_AT_FRAME_START 16 16
	BL1_PWM_GRP2_FRAME_START_DISP_SEL 17 19
	BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN 24 24
	BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN 31 31
regABM3_BL1_PWM_MINIMUM_DUTY_CYCLE 0 0xf42 1 0 3
	BL1_PWM_MINIMUM_DUTY_CYCLE 0 16
regABM3_BL1_PWM_TARGET_ABM_LEVEL 0 0xf3f 1 0 3
	BL1_PWM_TARGET_ABM_LEVEL 0 16
regABM3_BL1_PWM_USER_LEVEL 0 0xf3e 1 0 3
	BL1_PWM_USER_LEVEL 0 16
regABM3_DC_ABM1_ACE_CNTL_MISC 0 0xf4b 2 0 3
	ABM1_ACE_REG_WR_MISSED_FRAME 0 0
	ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR 8 8
regABM3_DC_ABM1_ACE_OFFSET_SLOPE_DATA 0 0xf49 2 0 3
	ABM1_ACE_SLOPE_DATA 0 14
	ABM1_ACE_OFFSET_DATA 16 26
regABM3_DC_ABM1_ACE_PWL_CNTL 0 0xf48 6 0 3
	ABM1_ACE_OFFSET_SLOPE_INDEX 0 5
	ABM1_ACE_THRES_INDEX 16 20
	ABM1_ACE_IGNORE_MASTER_LOCK_EN 28 28
	ABM1_ACE_READBACK_DB_REG_VALUE_EN 29 29
	ABM1_ACE_DBUF_REG_UPDATE_PENDING 30 30
	ABM1_ACE_LOCK 31 31
regABM3_DC_ABM1_ACE_THRES_DATA 0 0xf4a 2 0 3
	ABM1_ACE_THRES_DATA_1 0 9
	ABM1_ACE_THRES_DATA_2 16 25
regABM3_DC_ABM1_BL_MASTER_LOCK 0 0xf64 1 0 3
	ABM1_BL_MASTER_LOCK 31 31
regABM3_DC_ABM1_CNTL 0 0xf46 2 0 3
	ABM1_EN 0 0
	ABM1_PROCESSING_BYPASS 4 4
regABM3_DC_ABM1_HGLS_REG_READ_PROGRESS 0 0xf4d 9 0 3
	ABM1_HG_REG_READ_IN_PROGRESS 0 0
	ABM1_LS_REG_READ_IN_PROGRESS 1 1
	ABM1_BL_REG_READ_IN_PROGRESS 2 2
	ABM1_HG_REG_READ_MISSED_FRAME 8 8
	ABM1_LS_REG_READ_MISSED_FRAME 9 9
	ABM1_BL_REG_READ_MISSED_FRAME 10 10
	ABM1_HG_REG_READ_MISSED_FRAME_CLEAR 16 16
	ABM1_LS_REG_READ_MISSED_FRAME_CLEAR 24 24
	ABM1_BL_REG_READ_MISSED_FRAME_CLEAR 31 31
regABM3_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0 0xf5c 1 0 3
	ABM1_HG_BIN_17_24_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0 0xf58 1 0 3
	ABM1_HG_BIN_1_32_SHIFT_FLAG 0 31
regABM3_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0 0xf5a 1 0 3
	ABM1_HG_BIN_1_8_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0 0xf5d 1 0 3
	ABM1_HG_BIN_25_32_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX 0 0xf5e 1 0 3
	ABM1_HG_BIN_33_40_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG 0 0xf59 1 0 3
	ABM1_HG_BIN_33_64_SHIFT_FLAG 0 31
regABM3_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX 0 0xf5f 1 0 3
	ABM1_HG_BIN_41_48_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX 0 0xf60 1 0 3
	ABM1_HG_BIN_49_56_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX 0 0xf61 1 0 3
	ABM1_HG_BIN_57_64_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0 0xf5b 1 0 3
	ABM1_HG_BIN_9_16_SHIFT_INDEX 0 31
regABM3_DC_ABM1_HG_MISC_CTRL 0 0xf4e 11 0 3
	ABM1_HG_NUM_OF_BINS_SEL 0 1
	ABM1_HG_VMAX_SEL 8 8
	ABM1_HG_FINE_MODE_BIN_SEL 12 12
	ABM1_HG_BIN_BITWIDTH_SIZE_SEL 16 17
	ABM1_OVR_SCAN_PIXEL_PROCESS_EN 20 20
	ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN 23 23
	ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL 24 26
	ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START 28 28
	ABM1_HGLS_IGNORE_MASTER_LOCK_EN 29 29
	ABM1_DBUF_HGLS_REG_UPDATE_PENDING 30 30
	ABM1_HGLS_REG_LOCK 31 31
regABM3_DC_ABM1_HG_RESULT_DATA 0 0xf63 1 0 3
	ABM1_HG_RESULT_DATA 0 31
regABM3_DC_ABM1_HG_RESULT_INDEX 0 0xf62 1 0 3
	ABM1_HG_RESULT_INDEX 0 5
regABM3_DC_ABM1_HG_SAMPLE_RATE 0 0xf56 5 0 3
	ABM1_HG_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_HG_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM3_DC_ABM1_IPCSC_COEFF_SEL 0 0xf47 4 0 3
	ABM1_IPCSC_COEFF_SEL_B 0 8
	ABM1_IPCSC_COEFF_SEL_G 10 18
	ABM1_IPCSC_COEFF_SEL_R 20 28
	ABM1_HGLS_REG_LOCK 31 31
regABM3_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0 0xf51 2 0 3
	ABM1_LS_FILTERED_MIN_LUMA 0 9
	ABM1_LS_FILTERED_MAX_LUMA 16 25
regABM3_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 0xf55 1 0 3
	ABM1_LS_MAX_PIXEL_VALUE_COUNT 0 23
regABM3_DC_ABM1_LS_MIN_MAX_LUMA 0 0xf50 2 0 3
	ABM1_LS_MIN_LUMA 0 9
	ABM1_LS_MAX_LUMA 16 25
regABM3_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0 0xf53 3 0 3
	ABM1_LS_MIN_PIXEL_VALUE_THRES 0 9
	ABM1_LS_MAX_PIXEL_VALUE_THRES 16 25
	ABM1_HGLS_REG_LOCK 31 31
regABM3_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 0xf54 1 0 3
	ABM1_LS_MIN_PIXEL_VALUE_COUNT 0 23
regABM3_DC_ABM1_LS_PIXEL_COUNT 0 0xf52 2 0 3
	ABM1_LS_PIXEL_COUNT 0 23
	ABM1_LS_SUM_OF_LUMA_MSB 24 31
regABM3_DC_ABM1_LS_SAMPLE_RATE 0 0xf57 5 0 3
	ABM1_LS_SAMPLE_RATE_COUNT_EN 0 0
	ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER 1 1
	ABM1_LS_SAMPLE_RATE_FRAME_COUNT 8 15
	ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET 16 23
	ABM1_HGLS_REG_LOCK 31 31
regABM3_DC_ABM1_LS_SUM_OF_LUMA 0 0xf4f 1 0 3
	ABM1_LS_SUM_OF_LUMA 0 31
regADR_CFG_CUR_VUPDATE_LOCK_SET0 0 0x2c1 1 0 3
	ADR_CFG_CUR_VUPDATE_LOCK_SET 0 0
regADR_CFG_CUR_VUPDATE_LOCK_SET1 0 0x2c6 1 0 3
	ADR_CFG_CUR_VUPDATE_LOCK_SET 0 0
regADR_CFG_CUR_VUPDATE_LOCK_SET2 0 0x2cb 1 0 3
	ADR_CFG_CUR_VUPDATE_LOCK_SET 0 0
regADR_CFG_CUR_VUPDATE_LOCK_SET3 0 0x2d0 1 0 3
	ADR_CFG_CUR_VUPDATE_LOCK_SET 0 0
regADR_CFG_VUPDATE_LOCK_SET0 0 0x2c2 1 0 3
	ADR_CFG_VUPDATE_LOCK_SET 0 0
regADR_CFG_VUPDATE_LOCK_SET1 0 0x2c7 1 0 3
	ADR_CFG_VUPDATE_LOCK_SET 0 0
regADR_CFG_VUPDATE_LOCK_SET2 0 0x2cc 1 0 3
	ADR_CFG_VUPDATE_LOCK_SET 0 0
regADR_CFG_VUPDATE_LOCK_SET3 0 0x2d1 1 0 3
	ADR_CFG_VUPDATE_LOCK_SET 0 0
regADR_VUPDATE_LOCK_SET0 0 0x2c3 1 0 3
	ADR_VUPDATE_LOCK_SET 0 0
regADR_VUPDATE_LOCK_SET1 0 0x2c8 1 0 3
	ADR_VUPDATE_LOCK_SET 0 0
regADR_VUPDATE_LOCK_SET2 0 0x2cd 1 0 3
	ADR_VUPDATE_LOCK_SET 0 0
regADR_VUPDATE_LOCK_SET3 0 0x2d2 1 0 3
	ADR_VUPDATE_LOCK_SET 0 0
regAFMT0_AFMT_60958_0 0 0x2078 10 0 2
	AFMT_60958_CS_A 0 0
	AFMT_60958_CS_B 1 1
	AFMT_60958_CS_C 2 2
	AFMT_60958_CS_D 3 5
	AFMT_60958_CS_MODE 6 7
	AFMT_60958_CS_CATEGORY_CODE 8 15
	AFMT_60958_CS_SOURCE_NUMBER 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_L 20 23
	AFMT_60958_CS_SAMPLING_FREQUENCY 24 27
	AFMT_60958_CS_CLOCK_ACCURACY 28 29
regAFMT0_AFMT_60958_1 0 0x2079 5 0 2
	AFMT_60958_CS_WORD_LENGTH 0 3
	AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	AFMT_60958_VALID_L 16 16
	AFMT_60958_VALID_R 18 18
	AFMT_60958_CS_CHANNEL_NUMBER_R 20 23
regAFMT0_AFMT_60958_2 0 0x207f 6 0 2
	AFMT_60958_CS_CHANNEL_NUMBER_2 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_3 4 7
	AFMT_60958_CS_CHANNEL_NUMBER_4 8 11
	AFMT_60958_CS_CHANNEL_NUMBER_5 12 15
	AFMT_60958_CS_CHANNEL_NUMBER_6 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_7 20 23
regAFMT0_AFMT_ACP 0 0x2073 3 0 2
	AFMT_ACP_TYPE 0 1
	AFMT_ACP_TYPE_DEPENDENT_BYTE0 8 15
	AFMT_ACP_TYPE_DEPENDENT_BYTE1 16 23
regAFMT0_AFMT_AUDIO_CRC_CONTROL 0 0x207a 5 0 2
	AFMT_AUDIO_CRC_EN 0 0
	AFMT_AUDIO_CRC_CONT 4 4
	AFMT_AUDIO_CRC_SOURCE 8 8
	AFMT_AUDIO_CRC_CH_SEL 12 15
	AFMT_AUDIO_CRC_COUNT 16 31
regAFMT0_AFMT_AUDIO_CRC_RESULT 0 0x2080 2 0 2
	AFMT_AUDIO_CRC_DONE 0 0
	AFMT_AUDIO_CRC 8 31
regAFMT0_AFMT_AUDIO_DBG_DTO_CNTL 0 0x2086 4 0 2
	AFMT_AUDIO_DTO_FS_DIV_SEL 0 2
	AFMT_AUDIO_DTO_DBG_BASE 8 8
	AFMT_AUDIO_DTO_DBG_MULTI 12 14
	AFMT_AUDIO_DTO_DBG_DIV 16 18
regAFMT0_AFMT_AUDIO_INFO0 0 0x2076 5 0 2
	AFMT_AUDIO_INFO_CHECKSUM 0 7
	AFMT_AUDIO_INFO_CC 8 10
	AFMT_AUDIO_INFO_CT 11 14
	AFMT_AUDIO_INFO_CHECKSUM_OFFSET 16 23
	AFMT_AUDIO_INFO_CXT 24 28
regAFMT0_AFMT_AUDIO_INFO1 0 0x2077 4 0 2
	AFMT_AUDIO_INFO_CA 0 7
	AFMT_AUDIO_INFO_LSV 11 14
	AFMT_AUDIO_INFO_DM_INH 15 15
	AFMT_AUDIO_INFO_LFEPBL 16 17
regAFMT0_AFMT_AUDIO_PACKET_CONTROL 0 0x2082 10 0 2
	AFMT_AUDIO_SAMPLE_SEND 0 0
	AFMT_AUDIO_SAMPLE_SEND_DOUBLE_BUFFER_ENABLE 4 4
	AFMT_RESET_FIFO_WHEN_AUDIO_DIS 11 11
	AFMT_AUDIO_TEST_EN 12 12
	AFMT_AUDIO_TEST_MODE 14 14
	AFMT_AUDIO_FIFO_OVERFLOW_ACK 23 23
	AFMT_AUDIO_CHANNEL_SWAP 24 24
	AFMT_60958_CS_UPDATE 26 26
	AFMT_AZ_AUDIO_ENABLE_CHG_ACK 30 30
	AFMT_BLANK_TEST_DATA_ON_ENC_ENB 31 31
regAFMT0_AFMT_AUDIO_PACKET_CONTROL2 0 0x2075 6 0 2
	AFMT_AUDIO_LAYOUT_OVRD 0 0
	AFMT_AUDIO_LAYOUT_SELECT 1 1
	AFMT_AUDIO_CHANNEL_ENABLE 8 15
	AFMT_DP_AUDIO_STREAM_ID 16 23
	AFMT_HBR_ENABLE_OVRD 24 24
	AFMT_60958_OSF_OVRD 28 28
regAFMT0_AFMT_AUDIO_SRC_CONTROL 0 0x2085 1 0 2
	AFMT_AUDIO_SRC_SELECT 0 2
regAFMT0_AFMT_INFOFRAME_CONTROL0 0 0x2083 2 0 2
	AFMT_AUDIO_INFO_SOURCE 6 6
	AFMT_AUDIO_INFO_UPDATE 7 7
regAFMT0_AFMT_INTERRUPT_STATUS 0 0x2084 0 0 2
regAFMT0_AFMT_MEM_PWR 0 0x2087 3 0 2
	AFMT_MEM_PWR_DIS 0 0
	AFMT_MEM_PWR_FORCE 4 5
	AFMT_MEM_PWR_STATE 8 9
regAFMT0_AFMT_RAMP_CONTROL0 0 0x207b 2 0 2
	AFMT_RAMP_MAX_COUNT 0 23
	AFMT_RAMP_DATA_SIGN 31 31
regAFMT0_AFMT_RAMP_CONTROL1 0 0x207c 2 0 2
	AFMT_RAMP_MIN_COUNT 0 23
	AFMT_AUDIO_TEST_CH_DISABLE 24 31
regAFMT0_AFMT_RAMP_CONTROL2 0 0x207d 1 0 2
	AFMT_RAMP_INC_COUNT 0 23
regAFMT0_AFMT_RAMP_CONTROL3 0 0x207e 1 0 2
	AFMT_RAMP_DEC_COUNT 0 23
regAFMT0_AFMT_STATUS 0 0x2081 4 0 2
	AFMT_AUDIO_ENABLE 4 4
	AFMT_AZ_HBR_ENABLE 8 8
	AFMT_AUDIO_FIFO_OVERFLOW 24 24
	AFMT_AZ_AUDIO_ENABLE_CHG 30 30
regAFMT0_AFMT_VBI_PACKET_CONTROL 0 0x2074 3 0 2
	AFMT_ACP_SOURCE 13 13
	AFMT_HDMI_AUDIO_PACKETS_PER_LINE 16 20
	AFMT_HDMI_AUDIO_SEND_MAX_PACKETS 24 24
regAFMT1_AFMT_60958_0 0 0x219c 10 0 2
	AFMT_60958_CS_A 0 0
	AFMT_60958_CS_B 1 1
	AFMT_60958_CS_C 2 2
	AFMT_60958_CS_D 3 5
	AFMT_60958_CS_MODE 6 7
	AFMT_60958_CS_CATEGORY_CODE 8 15
	AFMT_60958_CS_SOURCE_NUMBER 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_L 20 23
	AFMT_60958_CS_SAMPLING_FREQUENCY 24 27
	AFMT_60958_CS_CLOCK_ACCURACY 28 29
regAFMT1_AFMT_60958_1 0 0x219d 5 0 2
	AFMT_60958_CS_WORD_LENGTH 0 3
	AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	AFMT_60958_VALID_L 16 16
	AFMT_60958_VALID_R 18 18
	AFMT_60958_CS_CHANNEL_NUMBER_R 20 23
regAFMT1_AFMT_60958_2 0 0x21a3 6 0 2
	AFMT_60958_CS_CHANNEL_NUMBER_2 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_3 4 7
	AFMT_60958_CS_CHANNEL_NUMBER_4 8 11
	AFMT_60958_CS_CHANNEL_NUMBER_5 12 15
	AFMT_60958_CS_CHANNEL_NUMBER_6 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_7 20 23
regAFMT1_AFMT_ACP 0 0x2197 3 0 2
	AFMT_ACP_TYPE 0 1
	AFMT_ACP_TYPE_DEPENDENT_BYTE0 8 15
	AFMT_ACP_TYPE_DEPENDENT_BYTE1 16 23
regAFMT1_AFMT_AUDIO_CRC_CONTROL 0 0x219e 5 0 2
	AFMT_AUDIO_CRC_EN 0 0
	AFMT_AUDIO_CRC_CONT 4 4
	AFMT_AUDIO_CRC_SOURCE 8 8
	AFMT_AUDIO_CRC_CH_SEL 12 15
	AFMT_AUDIO_CRC_COUNT 16 31
regAFMT1_AFMT_AUDIO_CRC_RESULT 0 0x21a4 2 0 2
	AFMT_AUDIO_CRC_DONE 0 0
	AFMT_AUDIO_CRC 8 31
regAFMT1_AFMT_AUDIO_DBG_DTO_CNTL 0 0x21aa 4 0 2
	AFMT_AUDIO_DTO_FS_DIV_SEL 0 2
	AFMT_AUDIO_DTO_DBG_BASE 8 8
	AFMT_AUDIO_DTO_DBG_MULTI 12 14
	AFMT_AUDIO_DTO_DBG_DIV 16 18
regAFMT1_AFMT_AUDIO_INFO0 0 0x219a 5 0 2
	AFMT_AUDIO_INFO_CHECKSUM 0 7
	AFMT_AUDIO_INFO_CC 8 10
	AFMT_AUDIO_INFO_CT 11 14
	AFMT_AUDIO_INFO_CHECKSUM_OFFSET 16 23
	AFMT_AUDIO_INFO_CXT 24 28
regAFMT1_AFMT_AUDIO_INFO1 0 0x219b 4 0 2
	AFMT_AUDIO_INFO_CA 0 7
	AFMT_AUDIO_INFO_LSV 11 14
	AFMT_AUDIO_INFO_DM_INH 15 15
	AFMT_AUDIO_INFO_LFEPBL 16 17
regAFMT1_AFMT_AUDIO_PACKET_CONTROL 0 0x21a6 10 0 2
	AFMT_AUDIO_SAMPLE_SEND 0 0
	AFMT_AUDIO_SAMPLE_SEND_DOUBLE_BUFFER_ENABLE 4 4
	AFMT_RESET_FIFO_WHEN_AUDIO_DIS 11 11
	AFMT_AUDIO_TEST_EN 12 12
	AFMT_AUDIO_TEST_MODE 14 14
	AFMT_AUDIO_FIFO_OVERFLOW_ACK 23 23
	AFMT_AUDIO_CHANNEL_SWAP 24 24
	AFMT_60958_CS_UPDATE 26 26
	AFMT_AZ_AUDIO_ENABLE_CHG_ACK 30 30
	AFMT_BLANK_TEST_DATA_ON_ENC_ENB 31 31
regAFMT1_AFMT_AUDIO_PACKET_CONTROL2 0 0x2199 6 0 2
	AFMT_AUDIO_LAYOUT_OVRD 0 0
	AFMT_AUDIO_LAYOUT_SELECT 1 1
	AFMT_AUDIO_CHANNEL_ENABLE 8 15
	AFMT_DP_AUDIO_STREAM_ID 16 23
	AFMT_HBR_ENABLE_OVRD 24 24
	AFMT_60958_OSF_OVRD 28 28
regAFMT1_AFMT_AUDIO_SRC_CONTROL 0 0x21a9 1 0 2
	AFMT_AUDIO_SRC_SELECT 0 2
regAFMT1_AFMT_INFOFRAME_CONTROL0 0 0x21a7 2 0 2
	AFMT_AUDIO_INFO_SOURCE 6 6
	AFMT_AUDIO_INFO_UPDATE 7 7
regAFMT1_AFMT_INTERRUPT_STATUS 0 0x21a8 0 0 2
regAFMT1_AFMT_MEM_PWR 0 0x21ab 3 0 2
	AFMT_MEM_PWR_DIS 0 0
	AFMT_MEM_PWR_FORCE 4 5
	AFMT_MEM_PWR_STATE 8 9
regAFMT1_AFMT_RAMP_CONTROL0 0 0x219f 2 0 2
	AFMT_RAMP_MAX_COUNT 0 23
	AFMT_RAMP_DATA_SIGN 31 31
regAFMT1_AFMT_RAMP_CONTROL1 0 0x21a0 2 0 2
	AFMT_RAMP_MIN_COUNT 0 23
	AFMT_AUDIO_TEST_CH_DISABLE 24 31
regAFMT1_AFMT_RAMP_CONTROL2 0 0x21a1 1 0 2
	AFMT_RAMP_INC_COUNT 0 23
regAFMT1_AFMT_RAMP_CONTROL3 0 0x21a2 1 0 2
	AFMT_RAMP_DEC_COUNT 0 23
regAFMT1_AFMT_STATUS 0 0x21a5 4 0 2
	AFMT_AUDIO_ENABLE 4 4
	AFMT_AZ_HBR_ENABLE 8 8
	AFMT_AUDIO_FIFO_OVERFLOW 24 24
	AFMT_AZ_AUDIO_ENABLE_CHG 30 30
regAFMT1_AFMT_VBI_PACKET_CONTROL 0 0x2198 3 0 2
	AFMT_ACP_SOURCE 13 13
	AFMT_HDMI_AUDIO_PACKETS_PER_LINE 16 20
	AFMT_HDMI_AUDIO_SEND_MAX_PACKETS 24 24
regAFMT2_AFMT_60958_0 0 0x22c0 10 0 2
	AFMT_60958_CS_A 0 0
	AFMT_60958_CS_B 1 1
	AFMT_60958_CS_C 2 2
	AFMT_60958_CS_D 3 5
	AFMT_60958_CS_MODE 6 7
	AFMT_60958_CS_CATEGORY_CODE 8 15
	AFMT_60958_CS_SOURCE_NUMBER 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_L 20 23
	AFMT_60958_CS_SAMPLING_FREQUENCY 24 27
	AFMT_60958_CS_CLOCK_ACCURACY 28 29
regAFMT2_AFMT_60958_1 0 0x22c1 5 0 2
	AFMT_60958_CS_WORD_LENGTH 0 3
	AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	AFMT_60958_VALID_L 16 16
	AFMT_60958_VALID_R 18 18
	AFMT_60958_CS_CHANNEL_NUMBER_R 20 23
regAFMT2_AFMT_60958_2 0 0x22c7 6 0 2
	AFMT_60958_CS_CHANNEL_NUMBER_2 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_3 4 7
	AFMT_60958_CS_CHANNEL_NUMBER_4 8 11
	AFMT_60958_CS_CHANNEL_NUMBER_5 12 15
	AFMT_60958_CS_CHANNEL_NUMBER_6 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_7 20 23
regAFMT2_AFMT_ACP 0 0x22bb 3 0 2
	AFMT_ACP_TYPE 0 1
	AFMT_ACP_TYPE_DEPENDENT_BYTE0 8 15
	AFMT_ACP_TYPE_DEPENDENT_BYTE1 16 23
regAFMT2_AFMT_AUDIO_CRC_CONTROL 0 0x22c2 5 0 2
	AFMT_AUDIO_CRC_EN 0 0
	AFMT_AUDIO_CRC_CONT 4 4
	AFMT_AUDIO_CRC_SOURCE 8 8
	AFMT_AUDIO_CRC_CH_SEL 12 15
	AFMT_AUDIO_CRC_COUNT 16 31
regAFMT2_AFMT_AUDIO_CRC_RESULT 0 0x22c8 2 0 2
	AFMT_AUDIO_CRC_DONE 0 0
	AFMT_AUDIO_CRC 8 31
regAFMT2_AFMT_AUDIO_DBG_DTO_CNTL 0 0x22ce 4 0 2
	AFMT_AUDIO_DTO_FS_DIV_SEL 0 2
	AFMT_AUDIO_DTO_DBG_BASE 8 8
	AFMT_AUDIO_DTO_DBG_MULTI 12 14
	AFMT_AUDIO_DTO_DBG_DIV 16 18
regAFMT2_AFMT_AUDIO_INFO0 0 0x22be 5 0 2
	AFMT_AUDIO_INFO_CHECKSUM 0 7
	AFMT_AUDIO_INFO_CC 8 10
	AFMT_AUDIO_INFO_CT 11 14
	AFMT_AUDIO_INFO_CHECKSUM_OFFSET 16 23
	AFMT_AUDIO_INFO_CXT 24 28
regAFMT2_AFMT_AUDIO_INFO1 0 0x22bf 4 0 2
	AFMT_AUDIO_INFO_CA 0 7
	AFMT_AUDIO_INFO_LSV 11 14
	AFMT_AUDIO_INFO_DM_INH 15 15
	AFMT_AUDIO_INFO_LFEPBL 16 17
regAFMT2_AFMT_AUDIO_PACKET_CONTROL 0 0x22ca 10 0 2
	AFMT_AUDIO_SAMPLE_SEND 0 0
	AFMT_AUDIO_SAMPLE_SEND_DOUBLE_BUFFER_ENABLE 4 4
	AFMT_RESET_FIFO_WHEN_AUDIO_DIS 11 11
	AFMT_AUDIO_TEST_EN 12 12
	AFMT_AUDIO_TEST_MODE 14 14
	AFMT_AUDIO_FIFO_OVERFLOW_ACK 23 23
	AFMT_AUDIO_CHANNEL_SWAP 24 24
	AFMT_60958_CS_UPDATE 26 26
	AFMT_AZ_AUDIO_ENABLE_CHG_ACK 30 30
	AFMT_BLANK_TEST_DATA_ON_ENC_ENB 31 31
regAFMT2_AFMT_AUDIO_PACKET_CONTROL2 0 0x22bd 6 0 2
	AFMT_AUDIO_LAYOUT_OVRD 0 0
	AFMT_AUDIO_LAYOUT_SELECT 1 1
	AFMT_AUDIO_CHANNEL_ENABLE 8 15
	AFMT_DP_AUDIO_STREAM_ID 16 23
	AFMT_HBR_ENABLE_OVRD 24 24
	AFMT_60958_OSF_OVRD 28 28
regAFMT2_AFMT_AUDIO_SRC_CONTROL 0 0x22cd 1 0 2
	AFMT_AUDIO_SRC_SELECT 0 2
regAFMT2_AFMT_INFOFRAME_CONTROL0 0 0x22cb 2 0 2
	AFMT_AUDIO_INFO_SOURCE 6 6
	AFMT_AUDIO_INFO_UPDATE 7 7
regAFMT2_AFMT_INTERRUPT_STATUS 0 0x22cc 0 0 2
regAFMT2_AFMT_MEM_PWR 0 0x22cf 3 0 2
	AFMT_MEM_PWR_DIS 0 0
	AFMT_MEM_PWR_FORCE 4 5
	AFMT_MEM_PWR_STATE 8 9
regAFMT2_AFMT_RAMP_CONTROL0 0 0x22c3 2 0 2
	AFMT_RAMP_MAX_COUNT 0 23
	AFMT_RAMP_DATA_SIGN 31 31
regAFMT2_AFMT_RAMP_CONTROL1 0 0x22c4 2 0 2
	AFMT_RAMP_MIN_COUNT 0 23
	AFMT_AUDIO_TEST_CH_DISABLE 24 31
regAFMT2_AFMT_RAMP_CONTROL2 0 0x22c5 1 0 2
	AFMT_RAMP_INC_COUNT 0 23
regAFMT2_AFMT_RAMP_CONTROL3 0 0x22c6 1 0 2
	AFMT_RAMP_DEC_COUNT 0 23
regAFMT2_AFMT_STATUS 0 0x22c9 4 0 2
	AFMT_AUDIO_ENABLE 4 4
	AFMT_AZ_HBR_ENABLE 8 8
	AFMT_AUDIO_FIFO_OVERFLOW 24 24
	AFMT_AZ_AUDIO_ENABLE_CHG 30 30
regAFMT2_AFMT_VBI_PACKET_CONTROL 0 0x22bc 3 0 2
	AFMT_ACP_SOURCE 13 13
	AFMT_HDMI_AUDIO_PACKETS_PER_LINE 16 20
	AFMT_HDMI_AUDIO_SEND_MAX_PACKETS 24 24
regAFMT3_AFMT_60958_0 0 0x23e4 10 0 2
	AFMT_60958_CS_A 0 0
	AFMT_60958_CS_B 1 1
	AFMT_60958_CS_C 2 2
	AFMT_60958_CS_D 3 5
	AFMT_60958_CS_MODE 6 7
	AFMT_60958_CS_CATEGORY_CODE 8 15
	AFMT_60958_CS_SOURCE_NUMBER 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_L 20 23
	AFMT_60958_CS_SAMPLING_FREQUENCY 24 27
	AFMT_60958_CS_CLOCK_ACCURACY 28 29
regAFMT3_AFMT_60958_1 0 0x23e5 5 0 2
	AFMT_60958_CS_WORD_LENGTH 0 3
	AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	AFMT_60958_VALID_L 16 16
	AFMT_60958_VALID_R 18 18
	AFMT_60958_CS_CHANNEL_NUMBER_R 20 23
regAFMT3_AFMT_60958_2 0 0x23eb 6 0 2
	AFMT_60958_CS_CHANNEL_NUMBER_2 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_3 4 7
	AFMT_60958_CS_CHANNEL_NUMBER_4 8 11
	AFMT_60958_CS_CHANNEL_NUMBER_5 12 15
	AFMT_60958_CS_CHANNEL_NUMBER_6 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_7 20 23
regAFMT3_AFMT_ACP 0 0x23df 3 0 2
	AFMT_ACP_TYPE 0 1
	AFMT_ACP_TYPE_DEPENDENT_BYTE0 8 15
	AFMT_ACP_TYPE_DEPENDENT_BYTE1 16 23
regAFMT3_AFMT_AUDIO_CRC_CONTROL 0 0x23e6 5 0 2
	AFMT_AUDIO_CRC_EN 0 0
	AFMT_AUDIO_CRC_CONT 4 4
	AFMT_AUDIO_CRC_SOURCE 8 8
	AFMT_AUDIO_CRC_CH_SEL 12 15
	AFMT_AUDIO_CRC_COUNT 16 31
regAFMT3_AFMT_AUDIO_CRC_RESULT 0 0x23ec 2 0 2
	AFMT_AUDIO_CRC_DONE 0 0
	AFMT_AUDIO_CRC 8 31
regAFMT3_AFMT_AUDIO_DBG_DTO_CNTL 0 0x23f2 4 0 2
	AFMT_AUDIO_DTO_FS_DIV_SEL 0 2
	AFMT_AUDIO_DTO_DBG_BASE 8 8
	AFMT_AUDIO_DTO_DBG_MULTI 12 14
	AFMT_AUDIO_DTO_DBG_DIV 16 18
regAFMT3_AFMT_AUDIO_INFO0 0 0x23e2 5 0 2
	AFMT_AUDIO_INFO_CHECKSUM 0 7
	AFMT_AUDIO_INFO_CC 8 10
	AFMT_AUDIO_INFO_CT 11 14
	AFMT_AUDIO_INFO_CHECKSUM_OFFSET 16 23
	AFMT_AUDIO_INFO_CXT 24 28
regAFMT3_AFMT_AUDIO_INFO1 0 0x23e3 4 0 2
	AFMT_AUDIO_INFO_CA 0 7
	AFMT_AUDIO_INFO_LSV 11 14
	AFMT_AUDIO_INFO_DM_INH 15 15
	AFMT_AUDIO_INFO_LFEPBL 16 17
regAFMT3_AFMT_AUDIO_PACKET_CONTROL 0 0x23ee 10 0 2
	AFMT_AUDIO_SAMPLE_SEND 0 0
	AFMT_AUDIO_SAMPLE_SEND_DOUBLE_BUFFER_ENABLE 4 4
	AFMT_RESET_FIFO_WHEN_AUDIO_DIS 11 11
	AFMT_AUDIO_TEST_EN 12 12
	AFMT_AUDIO_TEST_MODE 14 14
	AFMT_AUDIO_FIFO_OVERFLOW_ACK 23 23
	AFMT_AUDIO_CHANNEL_SWAP 24 24
	AFMT_60958_CS_UPDATE 26 26
	AFMT_AZ_AUDIO_ENABLE_CHG_ACK 30 30
	AFMT_BLANK_TEST_DATA_ON_ENC_ENB 31 31
regAFMT3_AFMT_AUDIO_PACKET_CONTROL2 0 0x23e1 6 0 2
	AFMT_AUDIO_LAYOUT_OVRD 0 0
	AFMT_AUDIO_LAYOUT_SELECT 1 1
	AFMT_AUDIO_CHANNEL_ENABLE 8 15
	AFMT_DP_AUDIO_STREAM_ID 16 23
	AFMT_HBR_ENABLE_OVRD 24 24
	AFMT_60958_OSF_OVRD 28 28
regAFMT3_AFMT_AUDIO_SRC_CONTROL 0 0x23f1 1 0 2
	AFMT_AUDIO_SRC_SELECT 0 2
regAFMT3_AFMT_INFOFRAME_CONTROL0 0 0x23ef 2 0 2
	AFMT_AUDIO_INFO_SOURCE 6 6
	AFMT_AUDIO_INFO_UPDATE 7 7
regAFMT3_AFMT_INTERRUPT_STATUS 0 0x23f0 0 0 2
regAFMT3_AFMT_MEM_PWR 0 0x23f3 3 0 2
	AFMT_MEM_PWR_DIS 0 0
	AFMT_MEM_PWR_FORCE 4 5
	AFMT_MEM_PWR_STATE 8 9
regAFMT3_AFMT_RAMP_CONTROL0 0 0x23e7 2 0 2
	AFMT_RAMP_MAX_COUNT 0 23
	AFMT_RAMP_DATA_SIGN 31 31
regAFMT3_AFMT_RAMP_CONTROL1 0 0x23e8 2 0 2
	AFMT_RAMP_MIN_COUNT 0 23
	AFMT_AUDIO_TEST_CH_DISABLE 24 31
regAFMT3_AFMT_RAMP_CONTROL2 0 0x23e9 1 0 2
	AFMT_RAMP_INC_COUNT 0 23
regAFMT3_AFMT_RAMP_CONTROL3 0 0x23ea 1 0 2
	AFMT_RAMP_DEC_COUNT 0 23
regAFMT3_AFMT_STATUS 0 0x23ed 4 0 2
	AFMT_AUDIO_ENABLE 4 4
	AFMT_AZ_HBR_ENABLE 8 8
	AFMT_AUDIO_FIFO_OVERFLOW 24 24
	AFMT_AZ_AUDIO_ENABLE_CHG 30 30
regAFMT3_AFMT_VBI_PACKET_CONTROL 0 0x23e0 3 0 2
	AFMT_ACP_SOURCE 13 13
	AFMT_HDMI_AUDIO_PACKETS_PER_LINE 16 20
	AFMT_HDMI_AUDIO_SEND_MAX_PACKETS 24 24
regAFMT4_AFMT_60958_0 0 0x920 10 0 3
	AFMT_60958_CS_A 0 0
	AFMT_60958_CS_B 1 1
	AFMT_60958_CS_C 2 2
	AFMT_60958_CS_D 3 5
	AFMT_60958_CS_MODE 6 7
	AFMT_60958_CS_CATEGORY_CODE 8 15
	AFMT_60958_CS_SOURCE_NUMBER 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_L 20 23
	AFMT_60958_CS_SAMPLING_FREQUENCY 24 27
	AFMT_60958_CS_CLOCK_ACCURACY 28 29
regAFMT4_AFMT_60958_1 0 0x921 5 0 3
	AFMT_60958_CS_WORD_LENGTH 0 3
	AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	AFMT_60958_VALID_L 16 16
	AFMT_60958_VALID_R 18 18
	AFMT_60958_CS_CHANNEL_NUMBER_R 20 23
regAFMT4_AFMT_60958_2 0 0x927 6 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_2 0 3
	AFMT_60958_CS_CHANNEL_NUMBER_3 4 7
	AFMT_60958_CS_CHANNEL_NUMBER_4 8 11
	AFMT_60958_CS_CHANNEL_NUMBER_5 12 15
	AFMT_60958_CS_CHANNEL_NUMBER_6 16 19
	AFMT_60958_CS_CHANNEL_NUMBER_7 20 23
regAFMT4_AFMT_ACP 0 0x91b 3 0 3
	AFMT_ACP_TYPE 0 1
	AFMT_ACP_TYPE_DEPENDENT_BYTE0 8 15
	AFMT_ACP_TYPE_DEPENDENT_BYTE1 16 23
regAFMT4_AFMT_AUDIO_CRC_CONTROL 0 0x922 5 0 3
	AFMT_AUDIO_CRC_EN 0 0
	AFMT_AUDIO_CRC_CONT 4 4
	AFMT_AUDIO_CRC_SOURCE 8 8
	AFMT_AUDIO_CRC_CH_SEL 12 15
	AFMT_AUDIO_CRC_COUNT 16 31
regAFMT4_AFMT_AUDIO_CRC_RESULT 0 0x928 2 0 3
	AFMT_AUDIO_CRC_DONE 0 0
	AFMT_AUDIO_CRC 8 31
regAFMT4_AFMT_AUDIO_DBG_DTO_CNTL 0 0x92e 4 0 3
	AFMT_AUDIO_DTO_FS_DIV_SEL 0 2
	AFMT_AUDIO_DTO_DBG_BASE 8 8
	AFMT_AUDIO_DTO_DBG_MULTI 12 14
	AFMT_AUDIO_DTO_DBG_DIV 16 18
regAFMT4_AFMT_AUDIO_INFO0 0 0x91e 5 0 3
	AFMT_AUDIO_INFO_CHECKSUM 0 7
	AFMT_AUDIO_INFO_CC 8 10
	AFMT_AUDIO_INFO_CT 11 14
	AFMT_AUDIO_INFO_CHECKSUM_OFFSET 16 23
	AFMT_AUDIO_INFO_CXT 24 28
regAFMT4_AFMT_AUDIO_INFO1 0 0x91f 4 0 3
	AFMT_AUDIO_INFO_CA 0 7
	AFMT_AUDIO_INFO_LSV 11 14
	AFMT_AUDIO_INFO_DM_INH 15 15
	AFMT_AUDIO_INFO_LFEPBL 16 17
regAFMT4_AFMT_AUDIO_PACKET_CONTROL 0 0x92a 10 0 3
	AFMT_AUDIO_SAMPLE_SEND 0 0
	AFMT_AUDIO_SAMPLE_SEND_DOUBLE_BUFFER_ENABLE 4 4
	AFMT_RESET_FIFO_WHEN_AUDIO_DIS 11 11
	AFMT_AUDIO_TEST_EN 12 12
	AFMT_AUDIO_TEST_MODE 14 14
	AFMT_AUDIO_FIFO_OVERFLOW_ACK 23 23
	AFMT_AUDIO_CHANNEL_SWAP 24 24
	AFMT_60958_CS_UPDATE 26 26
	AFMT_AZ_AUDIO_ENABLE_CHG_ACK 30 30
	AFMT_BLANK_TEST_DATA_ON_ENC_ENB 31 31
regAFMT4_AFMT_AUDIO_PACKET_CONTROL2 0 0x91d 6 0 3
	AFMT_AUDIO_LAYOUT_OVRD 0 0
	AFMT_AUDIO_LAYOUT_SELECT 1 1
	AFMT_AUDIO_CHANNEL_ENABLE 8 15
	AFMT_DP_AUDIO_STREAM_ID 16 23
	AFMT_HBR_ENABLE_OVRD 24 24
	AFMT_60958_OSF_OVRD 28 28
regAFMT4_AFMT_AUDIO_SRC_CONTROL 0 0x92d 1 0 3
	AFMT_AUDIO_SRC_SELECT 0 2
regAFMT4_AFMT_INFOFRAME_CONTROL0 0 0x92b 2 0 3
	AFMT_AUDIO_INFO_SOURCE 6 6
	AFMT_AUDIO_INFO_UPDATE 7 7
regAFMT4_AFMT_INTERRUPT_STATUS 0 0x92c 0 0 3
regAFMT4_AFMT_MEM_PWR 0 0x92f 3 0 3
	AFMT_MEM_PWR_DIS 0 0
	AFMT_MEM_PWR_FORCE 4 5
	AFMT_MEM_PWR_STATE 8 9
regAFMT4_AFMT_RAMP_CONTROL0 0 0x923 2 0 3
	AFMT_RAMP_MAX_COUNT 0 23
	AFMT_RAMP_DATA_SIGN 31 31
regAFMT4_AFMT_RAMP_CONTROL1 0 0x924 2 0 3
	AFMT_RAMP_MIN_COUNT 0 23
	AFMT_AUDIO_TEST_CH_DISABLE 24 31
regAFMT4_AFMT_RAMP_CONTROL2 0 0x925 1 0 3
	AFMT_RAMP_INC_COUNT 0 23
regAFMT4_AFMT_RAMP_CONTROL3 0 0x926 1 0 3
	AFMT_RAMP_DEC_COUNT 0 23
regAFMT4_AFMT_STATUS 0 0x929 4 0 3
	AFMT_AUDIO_ENABLE 4 4
	AFMT_AZ_HBR_ENABLE 8 8
	AFMT_AUDIO_FIFO_OVERFLOW 24 24
	AFMT_AZ_AUDIO_ENABLE_CHG 30 30
regAFMT4_AFMT_VBI_PACKET_CONTROL 0 0x91c 3 0 3
	AFMT_ACP_SOURCE 13 13
	AFMT_HDMI_AUDIO_PACKETS_PER_LINE 16 20
	AFMT_HDMI_AUDIO_SEND_MAX_PACKETS 24 24
regAOMCLK0_CNTL 0 0x59 1 0 1
	AOMCLK0_CLOCK_EN 0 0
regAOMCLK1_CNTL 0 0x5a 1 0 1
	AOMCLK1_CLOCK_EN 0 0
regAOMCLK2_CNTL 0 0x5b 2 0 1
	AOMCLK2_CLOCK_EN 0 0
	AOMCLK2_SOURCE_SEL 16 16
regAPG0_APG_AUDIO_CRC_CONTROL 0 0x363a 4 0 2
	APG_AUDIO_CRC_EN 0 0
	APG_AUDIO_CRC_CONT 4 4
	APG_AUDIO_CRC_CH_SEL 13 15
	APG_AUDIO_CRC_COUNT 16 31
regAPG0_APG_AUDIO_CRC_CONTROL2 0 0x363b 1 0 2
	APG_AUDIO_CRC_COUNT_FORCE_DEFAULT 0 15
regAPG0_APG_AUDIO_CRC_RESULT 0 0x363c 3 0 2
	APG_AUDIO_CRC_DONE 0 0
	APG_AUDIO_CRC_DONE_CLEAR 8 8
	APG_AUDIO_CRC 16 31
regAPG0_APG_AUDIO_INFO 0 0x3635 4 0 2
	APG_AUDIO_INFO_CHECKSUM_OFFSET 0 7
	APG_AUDIO_INFO_CT 16 19
	APG_AUDIO_INFO_CXT 20 24
	APG_AIP_VERSION_NUMBER 25 30
regAPG0_APG_CONTROL 0 0x3630 2 0 2
	APG_RESET 1 1
	APG_RESET_DONE 2 2
regAPG0_APG_CONTROL2 0 0x3631 3 0 2
	APG_ENABLE 0 0
	APG_DP_AUDIO_STREAM_ID 8 15
	APG_DP_ASP_CHANNEL_COUNT_OVERRIDE 24 24
regAPG0_APG_DBG_60958_0 0 0x3637 10 0 2
	APG_DBG_60958_CS_A 0 0
	APG_DBG_60958_CS_B 1 1
	APG_DBG_60958_CS_C 2 2
	APG_DBG_60958_CS_D 3 5
	APG_DBG_60958_CS_MODE 6 7
	APG_DBG_60958_CS_CATEGORY_CODE 8 15
	APG_DBG_60958_CS_SOURCE_NUMBER 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_L 20 23
	APG_DBG_60958_CS_SAMPLING_FREQUENCY 24 27
	APG_DBG_60958_CS_CLOCK_ACCURACY 28 29
regAPG0_APG_DBG_60958_1 0 0x3638 4 0 2
	APG_DBG_60958_CS_WORD_LENGTH 0 3
	APG_DBG_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	APG_DBG_60958_VALID 16 16
	APG_DBG_60958_CS_CHANNEL_NUMBER_R 20 23
regAPG0_APG_DBG_60958_2 0 0x3639 6 0 2
	APG_DBG_60958_CS_CHANNEL_NUMBER_2 0 3
	APG_DBG_60958_CS_CHANNEL_NUMBER_3 4 7
	APG_DBG_60958_CS_CHANNEL_NUMBER_4 8 11
	APG_DBG_60958_CS_CHANNEL_NUMBER_5 12 15
	APG_DBG_60958_CS_CHANNEL_NUMBER_6 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_7 20 23
regAPG0_APG_DBG_ACP 0 0x3634 4 0 2
	APG_DBG_ACP_TYPE 0 1
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE0 8 15
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE1 16 23
	APG_DBG_ACP_REQUIRED 24 24
regAPG0_APG_DBG_AUDIO_DTO_CNTL 0 0x3643 3 0 2
	APG_DBG_AUDIO_DTO_BASE 8 8
	APG_DBG_AUDIO_DTO_MULTI 12 14
	APG_DBG_AUDIO_DTO_DIV 16 18
regAPG0_APG_DBG_AUDIO_INFO 0 0x3636 5 0 2
	APG_DBG_AUDIO_INFO_CA 0 7
	APG_DBG_AUDIO_INFO_CC 8 10
	APG_DBG_AUDIO_INFO_LSV 11 14
	APG_DBG_AUDIO_INFO_DM_INH 15 15
	APG_DBG_AUDIO_INFO_LFEPBL 16 17
regAPG0_APG_DBG_GEN_CONTROL 0 0x3632 4 0 2
	APG_DBG_GEN_ENABLE 0 0
	APG_DBG_GEN_RESET 1 1
	APG_DBG_AUDIO_CHANNEL_ENABLE 8 15
	APG_DBG_AUDIO_TEST_CH_DISABLE 24 31
regAPG0_APG_DBG_RAMP_CONTROL0 0 0x363d 2 0 2
	APG_DBG_RAMP_MAX_COUNT 0 23
	APG_DBG_RAMP_DATA_SIGN 31 31
regAPG0_APG_DBG_RAMP_CONTROL1 0 0x363e 1 0 2
	APG_DBG_RAMP_MIN_COUNT 0 23
regAPG0_APG_DBG_RAMP_CONTROL2 0 0x363f 1 0 2
	APG_DBG_RAMP_INC_COUNT 0 23
regAPG0_APG_DBG_RAMP_CONTROL3 0 0x3640 1 0 2
	APG_DBG_RAMP_DEC_COUNT 0 23
regAPG0_APG_MEM_PWR 0 0x3644 4 0 2
	APG_MEM_PWR_DIS 0 0
	APG_MEM_PWR_FORCE 4 5
	APG_MEM_PWR_STATE 8 9
	APG_MEM_DEFAULT_LOW_POWER_STATE 12 13
regAPG0_APG_PACKET_CONTROL 0 0x3633 3 0 2
	APG_DBG_MUX_SEL 0 0
	APG_ACP_SOURCE 1 1
	APG_AUDIO_INFO_SOURCE 2 2
regAPG0_APG_SPARE 0 0x3646 1 0 2
	APG_SPARE 0 31
regAPG0_APG_STATUS 0 0x3641 4 0 2
	APG_AUDIO_ENABLE 4 4
	APG_HBR_ENABLE 8 8
	APG_AUDIO_FIFO_OVERFLOW_STATUS 24 24
	APG_AUDIO_FIFO_OVERFLOW_STATUS_CLEAR 25 25
regAPG0_APG_STATUS2 0 0x3642 1 0 2
	APG_OUTPUT_ACTIVE 0 0
regAPG1_APG_AUDIO_CRC_CONTROL 0 0x370e 4 0 2
	APG_AUDIO_CRC_EN 0 0
	APG_AUDIO_CRC_CONT 4 4
	APG_AUDIO_CRC_CH_SEL 13 15
	APG_AUDIO_CRC_COUNT 16 31
regAPG1_APG_AUDIO_CRC_CONTROL2 0 0x370f 1 0 2
	APG_AUDIO_CRC_COUNT_FORCE_DEFAULT 0 15
regAPG1_APG_AUDIO_CRC_RESULT 0 0x3710 3 0 2
	APG_AUDIO_CRC_DONE 0 0
	APG_AUDIO_CRC_DONE_CLEAR 8 8
	APG_AUDIO_CRC 16 31
regAPG1_APG_AUDIO_INFO 0 0x3709 4 0 2
	APG_AUDIO_INFO_CHECKSUM_OFFSET 0 7
	APG_AUDIO_INFO_CT 16 19
	APG_AUDIO_INFO_CXT 20 24
	APG_AIP_VERSION_NUMBER 25 30
regAPG1_APG_CONTROL 0 0x3704 2 0 2
	APG_RESET 1 1
	APG_RESET_DONE 2 2
regAPG1_APG_CONTROL2 0 0x3705 3 0 2
	APG_ENABLE 0 0
	APG_DP_AUDIO_STREAM_ID 8 15
	APG_DP_ASP_CHANNEL_COUNT_OVERRIDE 24 24
regAPG1_APG_DBG_60958_0 0 0x370b 10 0 2
	APG_DBG_60958_CS_A 0 0
	APG_DBG_60958_CS_B 1 1
	APG_DBG_60958_CS_C 2 2
	APG_DBG_60958_CS_D 3 5
	APG_DBG_60958_CS_MODE 6 7
	APG_DBG_60958_CS_CATEGORY_CODE 8 15
	APG_DBG_60958_CS_SOURCE_NUMBER 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_L 20 23
	APG_DBG_60958_CS_SAMPLING_FREQUENCY 24 27
	APG_DBG_60958_CS_CLOCK_ACCURACY 28 29
regAPG1_APG_DBG_60958_1 0 0x370c 4 0 2
	APG_DBG_60958_CS_WORD_LENGTH 0 3
	APG_DBG_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	APG_DBG_60958_VALID 16 16
	APG_DBG_60958_CS_CHANNEL_NUMBER_R 20 23
regAPG1_APG_DBG_60958_2 0 0x370d 6 0 2
	APG_DBG_60958_CS_CHANNEL_NUMBER_2 0 3
	APG_DBG_60958_CS_CHANNEL_NUMBER_3 4 7
	APG_DBG_60958_CS_CHANNEL_NUMBER_4 8 11
	APG_DBG_60958_CS_CHANNEL_NUMBER_5 12 15
	APG_DBG_60958_CS_CHANNEL_NUMBER_6 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_7 20 23
regAPG1_APG_DBG_ACP 0 0x3708 4 0 2
	APG_DBG_ACP_TYPE 0 1
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE0 8 15
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE1 16 23
	APG_DBG_ACP_REQUIRED 24 24
regAPG1_APG_DBG_AUDIO_DTO_CNTL 0 0x3717 3 0 2
	APG_DBG_AUDIO_DTO_BASE 8 8
	APG_DBG_AUDIO_DTO_MULTI 12 14
	APG_DBG_AUDIO_DTO_DIV 16 18
regAPG1_APG_DBG_AUDIO_INFO 0 0x370a 5 0 2
	APG_DBG_AUDIO_INFO_CA 0 7
	APG_DBG_AUDIO_INFO_CC 8 10
	APG_DBG_AUDIO_INFO_LSV 11 14
	APG_DBG_AUDIO_INFO_DM_INH 15 15
	APG_DBG_AUDIO_INFO_LFEPBL 16 17
regAPG1_APG_DBG_GEN_CONTROL 0 0x3706 4 0 2
	APG_DBG_GEN_ENABLE 0 0
	APG_DBG_GEN_RESET 1 1
	APG_DBG_AUDIO_CHANNEL_ENABLE 8 15
	APG_DBG_AUDIO_TEST_CH_DISABLE 24 31
regAPG1_APG_DBG_RAMP_CONTROL0 0 0x3711 2 0 2
	APG_DBG_RAMP_MAX_COUNT 0 23
	APG_DBG_RAMP_DATA_SIGN 31 31
regAPG1_APG_DBG_RAMP_CONTROL1 0 0x3712 1 0 2
	APG_DBG_RAMP_MIN_COUNT 0 23
regAPG1_APG_DBG_RAMP_CONTROL2 0 0x3713 1 0 2
	APG_DBG_RAMP_INC_COUNT 0 23
regAPG1_APG_DBG_RAMP_CONTROL3 0 0x3714 1 0 2
	APG_DBG_RAMP_DEC_COUNT 0 23
regAPG1_APG_MEM_PWR 0 0x3718 4 0 2
	APG_MEM_PWR_DIS 0 0
	APG_MEM_PWR_FORCE 4 5
	APG_MEM_PWR_STATE 8 9
	APG_MEM_DEFAULT_LOW_POWER_STATE 12 13
regAPG1_APG_PACKET_CONTROL 0 0x3707 3 0 2
	APG_DBG_MUX_SEL 0 0
	APG_ACP_SOURCE 1 1
	APG_AUDIO_INFO_SOURCE 2 2
regAPG1_APG_SPARE 0 0x371a 1 0 2
	APG_SPARE 0 31
regAPG1_APG_STATUS 0 0x3715 4 0 2
	APG_AUDIO_ENABLE 4 4
	APG_HBR_ENABLE 8 8
	APG_AUDIO_FIFO_OVERFLOW_STATUS 24 24
	APG_AUDIO_FIFO_OVERFLOW_STATUS_CLEAR 25 25
regAPG1_APG_STATUS2 0 0x3716 1 0 2
	APG_OUTPUT_ACTIVE 0 0
regAPG2_APG_AUDIO_CRC_CONTROL 0 0x37e2 4 0 2
	APG_AUDIO_CRC_EN 0 0
	APG_AUDIO_CRC_CONT 4 4
	APG_AUDIO_CRC_CH_SEL 13 15
	APG_AUDIO_CRC_COUNT 16 31
regAPG2_APG_AUDIO_CRC_CONTROL2 0 0x37e3 1 0 2
	APG_AUDIO_CRC_COUNT_FORCE_DEFAULT 0 15
regAPG2_APG_AUDIO_CRC_RESULT 0 0x37e4 3 0 2
	APG_AUDIO_CRC_DONE 0 0
	APG_AUDIO_CRC_DONE_CLEAR 8 8
	APG_AUDIO_CRC 16 31
regAPG2_APG_AUDIO_INFO 0 0x37dd 4 0 2
	APG_AUDIO_INFO_CHECKSUM_OFFSET 0 7
	APG_AUDIO_INFO_CT 16 19
	APG_AUDIO_INFO_CXT 20 24
	APG_AIP_VERSION_NUMBER 25 30
regAPG2_APG_CONTROL 0 0x37d8 2 0 2
	APG_RESET 1 1
	APG_RESET_DONE 2 2
regAPG2_APG_CONTROL2 0 0x37d9 3 0 2
	APG_ENABLE 0 0
	APG_DP_AUDIO_STREAM_ID 8 15
	APG_DP_ASP_CHANNEL_COUNT_OVERRIDE 24 24
regAPG2_APG_DBG_60958_0 0 0x37df 10 0 2
	APG_DBG_60958_CS_A 0 0
	APG_DBG_60958_CS_B 1 1
	APG_DBG_60958_CS_C 2 2
	APG_DBG_60958_CS_D 3 5
	APG_DBG_60958_CS_MODE 6 7
	APG_DBG_60958_CS_CATEGORY_CODE 8 15
	APG_DBG_60958_CS_SOURCE_NUMBER 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_L 20 23
	APG_DBG_60958_CS_SAMPLING_FREQUENCY 24 27
	APG_DBG_60958_CS_CLOCK_ACCURACY 28 29
regAPG2_APG_DBG_60958_1 0 0x37e0 4 0 2
	APG_DBG_60958_CS_WORD_LENGTH 0 3
	APG_DBG_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	APG_DBG_60958_VALID 16 16
	APG_DBG_60958_CS_CHANNEL_NUMBER_R 20 23
regAPG2_APG_DBG_60958_2 0 0x37e1 6 0 2
	APG_DBG_60958_CS_CHANNEL_NUMBER_2 0 3
	APG_DBG_60958_CS_CHANNEL_NUMBER_3 4 7
	APG_DBG_60958_CS_CHANNEL_NUMBER_4 8 11
	APG_DBG_60958_CS_CHANNEL_NUMBER_5 12 15
	APG_DBG_60958_CS_CHANNEL_NUMBER_6 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_7 20 23
regAPG2_APG_DBG_ACP 0 0x37dc 4 0 2
	APG_DBG_ACP_TYPE 0 1
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE0 8 15
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE1 16 23
	APG_DBG_ACP_REQUIRED 24 24
regAPG2_APG_DBG_AUDIO_DTO_CNTL 0 0x37eb 3 0 2
	APG_DBG_AUDIO_DTO_BASE 8 8
	APG_DBG_AUDIO_DTO_MULTI 12 14
	APG_DBG_AUDIO_DTO_DIV 16 18
regAPG2_APG_DBG_AUDIO_INFO 0 0x37de 5 0 2
	APG_DBG_AUDIO_INFO_CA 0 7
	APG_DBG_AUDIO_INFO_CC 8 10
	APG_DBG_AUDIO_INFO_LSV 11 14
	APG_DBG_AUDIO_INFO_DM_INH 15 15
	APG_DBG_AUDIO_INFO_LFEPBL 16 17
regAPG2_APG_DBG_GEN_CONTROL 0 0x37da 4 0 2
	APG_DBG_GEN_ENABLE 0 0
	APG_DBG_GEN_RESET 1 1
	APG_DBG_AUDIO_CHANNEL_ENABLE 8 15
	APG_DBG_AUDIO_TEST_CH_DISABLE 24 31
regAPG2_APG_DBG_RAMP_CONTROL0 0 0x37e5 2 0 2
	APG_DBG_RAMP_MAX_COUNT 0 23
	APG_DBG_RAMP_DATA_SIGN 31 31
regAPG2_APG_DBG_RAMP_CONTROL1 0 0x37e6 1 0 2
	APG_DBG_RAMP_MIN_COUNT 0 23
regAPG2_APG_DBG_RAMP_CONTROL2 0 0x37e7 1 0 2
	APG_DBG_RAMP_INC_COUNT 0 23
regAPG2_APG_DBG_RAMP_CONTROL3 0 0x37e8 1 0 2
	APG_DBG_RAMP_DEC_COUNT 0 23
regAPG2_APG_MEM_PWR 0 0x37ec 4 0 2
	APG_MEM_PWR_DIS 0 0
	APG_MEM_PWR_FORCE 4 5
	APG_MEM_PWR_STATE 8 9
	APG_MEM_DEFAULT_LOW_POWER_STATE 12 13
regAPG2_APG_PACKET_CONTROL 0 0x37db 3 0 2
	APG_DBG_MUX_SEL 0 0
	APG_ACP_SOURCE 1 1
	APG_AUDIO_INFO_SOURCE 2 2
regAPG2_APG_SPARE 0 0x37ee 1 0 2
	APG_SPARE 0 31
regAPG2_APG_STATUS 0 0x37e9 4 0 2
	APG_AUDIO_ENABLE 4 4
	APG_HBR_ENABLE 8 8
	APG_AUDIO_FIFO_OVERFLOW_STATUS 24 24
	APG_AUDIO_FIFO_OVERFLOW_STATUS_CLEAR 25 25
regAPG2_APG_STATUS2 0 0x37ea 1 0 2
	APG_OUTPUT_ACTIVE 0 0
regAPG3_APG_AUDIO_CRC_CONTROL 0 0x38b6 4 0 2
	APG_AUDIO_CRC_EN 0 0
	APG_AUDIO_CRC_CONT 4 4
	APG_AUDIO_CRC_CH_SEL 13 15
	APG_AUDIO_CRC_COUNT 16 31
regAPG3_APG_AUDIO_CRC_CONTROL2 0 0x38b7 1 0 2
	APG_AUDIO_CRC_COUNT_FORCE_DEFAULT 0 15
regAPG3_APG_AUDIO_CRC_RESULT 0 0x38b8 3 0 2
	APG_AUDIO_CRC_DONE 0 0
	APG_AUDIO_CRC_DONE_CLEAR 8 8
	APG_AUDIO_CRC 16 31
regAPG3_APG_AUDIO_INFO 0 0x38b1 4 0 2
	APG_AUDIO_INFO_CHECKSUM_OFFSET 0 7
	APG_AUDIO_INFO_CT 16 19
	APG_AUDIO_INFO_CXT 20 24
	APG_AIP_VERSION_NUMBER 25 30
regAPG3_APG_CONTROL 0 0x38ac 2 0 2
	APG_RESET 1 1
	APG_RESET_DONE 2 2
regAPG3_APG_CONTROL2 0 0x38ad 3 0 2
	APG_ENABLE 0 0
	APG_DP_AUDIO_STREAM_ID 8 15
	APG_DP_ASP_CHANNEL_COUNT_OVERRIDE 24 24
regAPG3_APG_DBG_60958_0 0 0x38b3 10 0 2
	APG_DBG_60958_CS_A 0 0
	APG_DBG_60958_CS_B 1 1
	APG_DBG_60958_CS_C 2 2
	APG_DBG_60958_CS_D 3 5
	APG_DBG_60958_CS_MODE 6 7
	APG_DBG_60958_CS_CATEGORY_CODE 8 15
	APG_DBG_60958_CS_SOURCE_NUMBER 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_L 20 23
	APG_DBG_60958_CS_SAMPLING_FREQUENCY 24 27
	APG_DBG_60958_CS_CLOCK_ACCURACY 28 29
regAPG3_APG_DBG_60958_1 0 0x38b4 4 0 2
	APG_DBG_60958_CS_WORD_LENGTH 0 3
	APG_DBG_60958_CS_ORIGINAL_SAMPLING_FREQUENCY 4 7
	APG_DBG_60958_VALID 16 16
	APG_DBG_60958_CS_CHANNEL_NUMBER_R 20 23
regAPG3_APG_DBG_60958_2 0 0x38b5 6 0 2
	APG_DBG_60958_CS_CHANNEL_NUMBER_2 0 3
	APG_DBG_60958_CS_CHANNEL_NUMBER_3 4 7
	APG_DBG_60958_CS_CHANNEL_NUMBER_4 8 11
	APG_DBG_60958_CS_CHANNEL_NUMBER_5 12 15
	APG_DBG_60958_CS_CHANNEL_NUMBER_6 16 19
	APG_DBG_60958_CS_CHANNEL_NUMBER_7 20 23
regAPG3_APG_DBG_ACP 0 0x38b0 4 0 2
	APG_DBG_ACP_TYPE 0 1
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE0 8 15
	APG_DBG_ACP_TYPE_DEPENDENT_BYTE1 16 23
	APG_DBG_ACP_REQUIRED 24 24
regAPG3_APG_DBG_AUDIO_DTO_CNTL 0 0x38bf 3 0 2
	APG_DBG_AUDIO_DTO_BASE 8 8
	APG_DBG_AUDIO_DTO_MULTI 12 14
	APG_DBG_AUDIO_DTO_DIV 16 18
regAPG3_APG_DBG_AUDIO_INFO 0 0x38b2 5 0 2
	APG_DBG_AUDIO_INFO_CA 0 7
	APG_DBG_AUDIO_INFO_CC 8 10
	APG_DBG_AUDIO_INFO_LSV 11 14
	APG_DBG_AUDIO_INFO_DM_INH 15 15
	APG_DBG_AUDIO_INFO_LFEPBL 16 17
regAPG3_APG_DBG_GEN_CONTROL 0 0x38ae 4 0 2
	APG_DBG_GEN_ENABLE 0 0
	APG_DBG_GEN_RESET 1 1
	APG_DBG_AUDIO_CHANNEL_ENABLE 8 15
	APG_DBG_AUDIO_TEST_CH_DISABLE 24 31
regAPG3_APG_DBG_RAMP_CONTROL0 0 0x38b9 2 0 2
	APG_DBG_RAMP_MAX_COUNT 0 23
	APG_DBG_RAMP_DATA_SIGN 31 31
regAPG3_APG_DBG_RAMP_CONTROL1 0 0x38ba 1 0 2
	APG_DBG_RAMP_MIN_COUNT 0 23
regAPG3_APG_DBG_RAMP_CONTROL2 0 0x38bb 1 0 2
	APG_DBG_RAMP_INC_COUNT 0 23
regAPG3_APG_DBG_RAMP_CONTROL3 0 0x38bc 1 0 2
	APG_DBG_RAMP_DEC_COUNT 0 23
regAPG3_APG_MEM_PWR 0 0x38c0 4 0 2
	APG_MEM_PWR_DIS 0 0
	APG_MEM_PWR_FORCE 4 5
	APG_MEM_PWR_STATE 8 9
	APG_MEM_DEFAULT_LOW_POWER_STATE 12 13
regAPG3_APG_PACKET_CONTROL 0 0x38af 3 0 2
	APG_DBG_MUX_SEL 0 0
	APG_ACP_SOURCE 1 1
	APG_AUDIO_INFO_SOURCE 2 2
regAPG3_APG_SPARE 0 0x38c2 1 0 2
	APG_SPARE 0 31
regAPG3_APG_STATUS 0 0x38bd 4 0 2
	APG_AUDIO_ENABLE 4 4
	APG_HBR_ENABLE 8 8
	APG_AUDIO_FIFO_OVERFLOW_STATUS 24 24
	APG_AUDIO_FIFO_OVERFLOW_STATUS_CLEAR 25 25
regAPG3_APG_STATUS2 0 0x38be 1 0 2
	APG_OUTPUT_ACTIVE 0 0
regAUXI2C_PAD_ALL_PWR_OK 0 0x291e 6 0 2
	AUXI2C_PHY1_ALL_PWR_OK 0 0
	AUXI2C_PHY2_ALL_PWR_OK 1 1
	AUXI2C_PHY3_ALL_PWR_OK 2 2
	AUXI2C_PHY4_ALL_PWR_OK 3 3
	AUXI2C_PHY5_ALL_PWR_OK 4 4
	AUXI2C_PHY6_ALL_PWR_OK 5 5
regAUX_INTERRUPT_DEST 0 0x163 12 0 2
	DOUT_IHC_AUX1_SW_DONE_INTERRUPT_DEST 0 0
	DOUT_IHC_AUX1_LS_DONE_INTERRUPT_DEST 1 1
	DOUT_IHC_AUX2_SW_DONE_INTERRUPT_DEST 2 2
	DOUT_IHC_AUX2_LS_DONE_INTERRUPT_DEST 3 3
	DOUT_IHC_AUX3_SW_DONE_INTERRUPT_DEST 4 4
	DOUT_IHC_AUX3_LS_DONE_INTERRUPT_DEST 5 5
	DOUT_IHC_AUX4_SW_DONE_INTERRUPT_DEST 6 6
	DOUT_IHC_AUX4_LS_DONE_INTERRUPT_DEST 7 7
	DOUT_IHC_AUX5_SW_DONE_INTERRUPT_DEST 8 8
	DOUT_IHC_AUX5_LS_DONE_INTERRUPT_DEST 9 9
	DOUT_IHC_AUX6_SW_DONE_INTERRUPT_DEST 10 10
	DOUT_IHC_AUX6_LS_DONE_INTERRUPT_DEST 11 11
regAZALIA_AUDIO_DTO 0 0x3c3 2 0 2
	AZALIA_AUDIO_DTO_PHASE 0 15
	AZALIA_AUDIO_DTO_MODULE 16 31
regAZALIA_AUDIO_DTO_CONTROL 0 0x3c4 1 0 2
	AZALIA_AUDIO_FORCE_DTO 8 9
regAZALIA_BDL_DMA_CONTROL 0 0x3c8 4 0 2
	BDL_DMA_NON_SNOOP 0 1
	INPUT_BDL_DMA_NON_SNOOP 2 3
	BDL_DMA_ISOCHRONOUS 4 5
	INPUT_BDL_DMA_ISOCHRONOUS 6 7
regAZALIA_CONTROLLER_CLOCK_GATING 0 0x3c2 2 0 2
	ENABLE_CLOCK_GATING 0 0
	CLOCK_ON_STATE 4 4
regAZALIA_CORB_DMA_CONTROL 0 0x3ca 2 0 2
	CORB_DMA_NON_SNOOP 0 0
	CORB_DMA_ISOCHRONOUS 4 4
regAZALIA_CRC0_CONTROL0 0 0x3e3 4 0 2
	CRC_EN 0 0
	CRC_BLOCK_MODE 4 4
	CRC_INSTANCE_SEL 8 10
	CRC_SOURCE_SEL 12 12
regAZALIA_CRC0_CONTROL1 0 0x3e4 1 0 2
	CRC_BLOCK_SIZE 0 31
regAZALIA_CRC0_CONTROL2 0 0x3e5 1 0 2
	CRC_BLOCK_ITERATION 0 15
regAZALIA_CRC0_CONTROL3 0 0x3e6 3 0 2
	CRC_COMPLETE 0 0
	CRC_BLOCK_COMPLETE_PHASE 4 4
	CRC_CHANNEL_RESULT_SEL 8 10
regAZALIA_CRC0_RESULT 0 0x3e7 1 0 2
	CRC_RESULT 0 31
regAZALIA_CRC1_CONTROL0 0 0x3e8 4 0 2
	CRC_EN 0 0
	CRC_BLOCK_MODE 4 4
	CRC_INSTANCE_SEL 8 10
	CRC_SOURCE_SEL 12 12
regAZALIA_CRC1_CONTROL1 0 0x3e9 1 0 2
	CRC_BLOCK_SIZE 0 31
regAZALIA_CRC1_CONTROL2 0 0x3ea 1 0 2
	CRC_BLOCK_ITERATION 0 15
regAZALIA_CRC1_CONTROL3 0 0x3eb 3 0 2
	CRC_COMPLETE 0 0
	CRC_BLOCK_COMPLETE_PHASE 4 4
	CRC_CHANNEL_RESULT_SEL 8 10
regAZALIA_CRC1_RESULT 0 0x3ec 1 0 2
	CRC_RESULT 0 31
regAZALIA_DATA_DMA_CONTROL 0 0x3c7 6 0 2
	DATA_DMA_NON_SNOOP 0 1
	INPUT_DATA_DMA_NON_SNOOP 2 3
	DATA_DMA_ISOCHRONOUS 4 5
	INPUT_DATA_DMA_ISOCHRONOUS 6 7
	AZALIA_IOC_GENERATION_METHOD 16 16
	AZALIA_UNDERFLOW_CONTROL 17 17
regAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL 0 0x408 2 0 2
	HBR_CHANNEL_COUNT 0 2
	COMPRESSED_CHANNEL_COUNT 4 6
regAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION 0 0x411 1 0 2
	CONVERTER_SYNCHRONIZATION 0 7
regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE 0 0x40e 4 0 2
	POWER_STATE_SET 0 3
	POWER_STATE_ACT 4 7
	CLKSTOPOK 9 9
	POWER_STATE_SETTINGS_RESET 10 10
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET 0 0x40f 1 0 2
	CODEC_RESET 0 0
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID 0 0x410 4 0 2
	SUBSYSTEM_ID_BYTE0 0 7
	SUBSYSTEM_ID_BYTE1 8 15
	SUBSYSTEM_ID_BYTE2 16 23
	SUBSYSTEM_ID_BYTE3 24 31
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 0 0x40a 1 0 2
	AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 0 31
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES 0 0x40d 3 0 2
	AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES 0 29
	CLKSTOP 30 30
	EPSS 31 31
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 0 0x40c 1 0 2
	AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 0 31
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES 0 0x40b 2 0 2
	AUDIO_RATE_CAPABILITIES 0 11
	AUDIO_BIT_CAPABILITIES 16 20
regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL 0 0x409 1 0 2
	RESYNC_FIFO_STARTUP_KEEPOUT_WINDOW 0 5
regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID 0 0x407 1 0 2
	AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID 0 31
regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 0 0x406 1 0 2
	AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 0 31
regAZALIA_GLOBAL_CAPABILITIES 0 0x3d3 1 0 2
	NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS 1 2
regAZALIA_INPUT_CRC0_CONTROL0 0 0x3d9 3 0 2
	INPUT_CRC_EN 0 0
	INPUT_CRC_BLOCK_MODE 4 4
	INPUT_CRC_INSTANCE_SEL 8 10
regAZALIA_INPUT_CRC0_CONTROL1 0 0x3da 1 0 2
	INPUT_CRC_BLOCK_SIZE 0 31
regAZALIA_INPUT_CRC0_CONTROL2 0 0x3db 1 0 2
	INPUT_CRC_BLOCK_ITERATION 0 15
regAZALIA_INPUT_CRC0_CONTROL3 0 0x3dc 3 0 2
	INPUT_CRC_COMPLETE 0 0
	INPUT_CRC_BLOCK_COMPLETE_PHASE 4 4
	INPUT_CRC_CHANNEL_RESULT_SEL 8 10
regAZALIA_INPUT_CRC0_RESULT 0 0x3dd 1 0 2
	INPUT_CRC_RESULT 0 31
regAZALIA_INPUT_CRC1_CONTROL0 0 0x3de 3 0 2
	INPUT_CRC_EN 0 0
	INPUT_CRC_BLOCK_MODE 4 4
	INPUT_CRC_INSTANCE_SEL 8 10
regAZALIA_INPUT_CRC1_CONTROL1 0 0x3df 1 0 2
	INPUT_CRC_BLOCK_SIZE 0 31
regAZALIA_INPUT_CRC1_CONTROL2 0 0x3e0 1 0 2
	INPUT_CRC_BLOCK_ITERATION 0 15
regAZALIA_INPUT_CRC1_CONTROL3 0 0x3e1 3 0 2
	INPUT_CRC_COMPLETE 0 0
	INPUT_CRC_BLOCK_COMPLETE_PHASE 4 4
	INPUT_CRC_CHANNEL_RESULT_SEL 8 10
regAZALIA_INPUT_CRC1_RESULT 0 0x3e2 1 0 2
	INPUT_CRC_RESULT 0 31
regAZALIA_INPUT_PAYLOAD_CAPABILITY 0 0x3d6 2 0 2
	INPUT_PAYLOAD_CAPABILITY 0 15
	INSTRMPAY 16 31
regAZALIA_MEM_PWR_CTRL 0 0x3ee 15 0 2
	AZ_MEM_PWR_FORCE 0 1
	AZ_MEM_PWR_DIS 2 2
	AZ_INPUT_STREAM0_MEM_PWR_FORCE 3 4
	AZ_INPUT_STREAM0_MEM_PWR_DIS 5 5
	AZ_INPUT_STREAM1_MEM_PWR_FORCE 6 7
	AZ_INPUT_STREAM1_MEM_PWR_DIS 8 8
	AZ_INPUT_STREAM2_MEM_PWR_FORCE 9 10
	AZ_INPUT_STREAM2_MEM_PWR_DIS 11 11
	AZ_INPUT_STREAM3_MEM_PWR_FORCE 12 13
	AZ_INPUT_STREAM3_MEM_PWR_DIS 14 14
	AZ_INPUT_STREAM4_MEM_PWR_FORCE 15 16
	AZ_INPUT_STREAM4_MEM_PWR_DIS 17 17
	AZ_INPUT_STREAM5_MEM_PWR_FORCE 18 19
	AZ_INPUT_STREAM5_MEM_PWR_DIS 20 20
	AZ_MEM_PWR_MODE_SEL 28 29
regAZALIA_MEM_PWR_STATUS 0 0x3ef 7 0 2
	AZ_MEM_PWR_STATE 0 1
	AZ_INPUT_STREAM0_MEM_PWR_STATE 2 3
	AZ_INPUT_STREAM1_MEM_PWR_STATE 4 5
	AZ_INPUT_STREAM2_MEM_PWR_STATE 6 7
	AZ_INPUT_STREAM3_MEM_PWR_STATE 8 9
	AZ_INPUT_STREAM4_MEM_PWR_STATE 10 11
	AZ_INPUT_STREAM5_MEM_PWR_STATE 12 13
regAZALIA_OUTPUT_PAYLOAD_CAPABILITY 0 0x3d4 2 0 2
	OUTPUT_PAYLOAD_CAPABILITY 0 15
	OUTSTRMPAY 16 31
regAZALIA_OUTPUT_STREAM_ARBITER_CONTROL 0 0x3d5 3 0 2
	LATENCY_HIDING_LEVEL 0 7
	SYS_MEM_ACTIVE_ENABLE 8 8
	INPUT_LATENCY_HIDING_LEVEL 16 23
regAZALIA_RIRB_AND_DP_CONTROL 0 0x3c9 3 0 2
	RIRB_NON_SNOOP 0 0
	DP_DMA_NON_SNOOP 4 4
	DP_UPDATE_FREQ_DIVIDER 5 8
regAZALIA_SOCCLK_CONTROL 0 0x3c5 1 0 2
	AUDIO_STREAM_SOCCLK_DEEP_SLEEP_EXIT_EN 1 1
regAZALIA_SOFT_RESET 0 0x3ed 1 0 2
	REFCLK_SOFT_RESET 0 0
regAZALIA_UNDERFLOW_FILLER_SAMPLE 0 0x3c6 1 0 2
	AZALIA_UNDERFLOW_FILLER_SAMPLE 0 31
regAZCONTROLLER0_CORB_CONTROL 0 0x1 2 0 0
	CORB_MEMORY_ERROR_INTERRUPT_ENABLE 0 0
	ENABLE_CORB_DMA_ENGINE 1 1
regAZCONTROLLER0_CORB_READ_POINTER 0 0x0 2 0 0
	CORB_READ_POINTER 0 7
	CORB_READ_POINTER_RESET 15 15
regAZCONTROLLER0_CORB_SIZE 0 0x1 2 0 0
	CORB_SIZE 0 1
	CORB_SIZE_CAPABILITY 4 7
regAZCONTROLLER0_CORB_STATUS 0 0x1 1 0 0
	CORB_MEMORY_ERROR_INDICATION 0 0
regAZCONTROLLER0_CORB_WRITE_POINTER 0 0x0 1 0 0
	CORB_WRITE_POINTER 0 7
regAZCONTROLLER0_DMA_POSITION_LOWER_BASE_ADDRESS 0 0xa 3 0 0
	DMA_POSITION_BUFFER_ENABLE 0 0
	DMA_POSITION_LOWER_BASE_UNIMPLEMENTED_BITS 1 6
	DMA_POSITION_LOWER_BASE_ADDRESS 7 31
regAZCONTROLLER0_DMA_POSITION_UPPER_BASE_ADDRESS 0 0xb 1 0 0
	DMA_POSITION_UPPER_BASE_ADDRESS 0 31
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE 0 0x6 2 0 0
	IMMEDIATE_COMMAND_WRITE_VERB_AND_PAYLOAD 0 27
	IMMEDIATE_COMMAND_WRITE_CODEC_ADDRESS 28 31
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 31
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 15
regAZCONTROLLER0_IMMEDIATE_COMMAND_STATUS 0 0x8 2 0 0
	IMMEDIATE_COMMAND_BUSY 0 0
	IMMEDIATE_RESULT_VALID 1 1
regAZCONTROLLER0_IMMEDIATE_RESPONSE_INPUT_INTERFACE 0 0x7 1 0 0
	IMMEDIATE_RESPONSE_READ 0 31
regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT 0 0x4 1 0 0
	N_RESPONSE_INTERRUPT_COUNT 0 7
regAZCONTROLLER0_RIRB_CONTROL 0 0x5 3 0 0
	RESPONSE_INTERRUPT_CONTROL 0 0
	RIRB_DMA_ENABLE 1 1
	RESPONSE_OVERRUN_INTERRUPT_CONTROL 2 2
regAZCONTROLLER0_RIRB_LOWER_BASE_ADDRESS 0 0x2 2 0 0
	RIRB_LOWER_BASE_UNIMPLEMENTED_BITS 0 6
	RIRB_LOWER_BASE_ADDRESS 7 31
regAZCONTROLLER0_RIRB_SIZE 0 0x5 2 0 0
	RIRB_SIZE 0 1
	RIRB_SIZE_CAPABILITY 4 7
regAZCONTROLLER0_RIRB_STATUS 0 0x5 2 0 0
	RESPONSE_INTERRUPT 0 0
	RESPONSE_OVERRUN_INTERRUPT_STATUS 2 2
regAZCONTROLLER0_RIRB_UPPER_BASE_ADDRESS 0 0x3 1 0 0
	RIRB_UPPER_BASE_ADDRESS 0 31
regAZCONTROLLER0_RIRB_WRITE_POINTER 0 0x4 2 0 0
	RIRB_WRITE_POINTER 0 7
	RIRB_WRITE_POINTER_RESET 15 15
regAZCONTROLLER0_WALL_CLOCK_COUNTER_ALIAS 0 0x74c 1 0 1
	WALL_CLOCK_COUNTER_ALIAS 0 31
regAZCONTROLLER1_CORB_CONTROL 0 0x4b7013 2 0 3
	CORB_MEMORY_ERROR_INTERRUPT_ENABLE 0 0
	ENABLE_CORB_DMA_ENGINE 1 1
regAZCONTROLLER1_CORB_READ_POINTER 0 0x4b7012 2 0 3
	CORB_READ_POINTER 0 7
	CORB_READ_POINTER_RESET 15 15
regAZCONTROLLER1_CORB_SIZE 0 0x4b7013 2 0 3
	CORB_SIZE 0 1
	CORB_SIZE_CAPABILITY 4 7
regAZCONTROLLER1_CORB_STATUS 0 0x4b7013 1 0 3
	CORB_MEMORY_ERROR_INDICATION 0 0
regAZCONTROLLER1_CORB_WRITE_POINTER 0 0x4b7012 1 0 3
	CORB_WRITE_POINTER 0 7
regAZCONTROLLER1_DMA_POSITION_LOWER_BASE_ADDRESS 0 0x4b701c 3 0 3
	DMA_POSITION_BUFFER_ENABLE 0 0
	DMA_POSITION_LOWER_BASE_UNIMPLEMENTED_BITS 1 6
	DMA_POSITION_LOWER_BASE_ADDRESS 7 31
regAZCONTROLLER1_DMA_POSITION_UPPER_BASE_ADDRESS 0 0x4b701d 1 0 3
	DMA_POSITION_UPPER_BASE_ADDRESS 0 31
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE 0 0x4b7018 2 0 3
	IMMEDIATE_COMMAND_WRITE_VERB_AND_PAYLOAD 0 27
	IMMEDIATE_COMMAND_WRITE_CODEC_ADDRESS 28 31
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 31
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 15
regAZCONTROLLER1_IMMEDIATE_COMMAND_STATUS 0 0x4b701a 2 0 3
	IMMEDIATE_COMMAND_BUSY 0 0
	IMMEDIATE_RESULT_VALID 1 1
regAZCONTROLLER1_IMMEDIATE_RESPONSE_INPUT_INTERFACE 0 0x4b7019 1 0 3
	IMMEDIATE_RESPONSE_READ 0 31
regAZCONTROLLER1_RESPONSE_INTERRUPT_COUNT 0 0x4b7016 1 0 3
	N_RESPONSE_INTERRUPT_COUNT 0 7
regAZCONTROLLER1_RIRB_CONTROL 0 0x4b7017 3 0 3
	RESPONSE_INTERRUPT_CONTROL 0 0
	RIRB_DMA_ENABLE 1 1
	RESPONSE_OVERRUN_INTERRUPT_CONTROL 2 2
regAZCONTROLLER1_RIRB_LOWER_BASE_ADDRESS 0 0x4b7014 2 0 3
	RIRB_LOWER_BASE_UNIMPLEMENTED_BITS 0 6
	RIRB_LOWER_BASE_ADDRESS 7 31
regAZCONTROLLER1_RIRB_SIZE 0 0x4b7017 2 0 3
	RIRB_SIZE 0 1
	RIRB_SIZE_CAPABILITY 4 7
regAZCONTROLLER1_RIRB_STATUS 0 0x4b7017 2 0 3
	RESPONSE_INTERRUPT 0 0
	RESPONSE_OVERRUN_INTERRUPT_STATUS 2 2
regAZCONTROLLER1_RIRB_UPPER_BASE_ADDRESS 0 0x4b7015 1 0 3
	RIRB_UPPER_BASE_ADDRESS 0 31
regAZCONTROLLER1_RIRB_WRITE_POINTER 0 0x4b7016 2 0 3
	RIRB_WRITE_POINTER 0 7
	RIRB_WRITE_POINTER_RESET 15 15
regAZCONTROLLER1_WALL_CLOCK_COUNTER_ALIAS 0 0x4b780c 1 0 3
	WALL_CLOCK_COUNTER_ALIAS 0 31
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 31
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 16
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 31
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 16
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x387 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x386 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x38d 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x38c 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x393 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x392 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x399 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x398 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x39f 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x39e 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x3a5 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x3a4 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x3ab 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x3aa 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA 0 0x3b1 1 0 2
	AZALIA_ENDPOINT_REG_DATA 0 31
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX 0 0x3b0 1 0 2
	AZALIA_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x43b 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x43a 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x43f 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x43e 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x443 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x442 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x447 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x446 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x44b 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x44a 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x44f 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x44e 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x453 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x452 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA 0 0x457 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_DATA 0 31
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX 0 0x456 1 0 2
	AZALIA_INPUT_ENDPOINT_REG_INDEX 0 13
regAZF0STREAM0_AZALIA_STREAM_DATA 0 0x35f 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM0_AZALIA_STREAM_INDEX 0 0x35e 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM10_AZALIA_STREAM_DATA 0 0x42b 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM10_AZALIA_STREAM_INDEX 0 0x42a 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM11_AZALIA_STREAM_DATA 0 0x42d 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM11_AZALIA_STREAM_INDEX 0 0x42c 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM12_AZALIA_STREAM_DATA 0 0x42f 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM12_AZALIA_STREAM_INDEX 0 0x42e 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM13_AZALIA_STREAM_DATA 0 0x431 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM13_AZALIA_STREAM_INDEX 0 0x430 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM14_AZALIA_STREAM_DATA 0 0x433 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM14_AZALIA_STREAM_INDEX 0 0x432 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM15_AZALIA_STREAM_DATA 0 0x435 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM15_AZALIA_STREAM_INDEX 0 0x434 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM1_AZALIA_STREAM_DATA 0 0x361 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM1_AZALIA_STREAM_INDEX 0 0x360 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM2_AZALIA_STREAM_DATA 0 0x363 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM2_AZALIA_STREAM_INDEX 0 0x362 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM3_AZALIA_STREAM_DATA 0 0x365 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM3_AZALIA_STREAM_INDEX 0 0x364 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM4_AZALIA_STREAM_DATA 0 0x367 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM4_AZALIA_STREAM_INDEX 0 0x366 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM5_AZALIA_STREAM_DATA 0 0x369 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM5_AZALIA_STREAM_INDEX 0 0x368 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM6_AZALIA_STREAM_DATA 0 0x36b 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM6_AZALIA_STREAM_INDEX 0 0x36a 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM7_AZALIA_STREAM_DATA 0 0x36d 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM7_AZALIA_STREAM_INDEX 0 0x36c 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM8_AZALIA_STREAM_DATA 0 0x427 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM8_AZALIA_STREAM_INDEX 0 0x426 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZF0STREAM9_AZALIA_STREAM_DATA 0 0x429 1 0 2
	AZALIA_STREAM_REG_DATA 0 31
regAZF0STREAM9_AZALIA_STREAM_INDEX 0 0x428 2 0 2
	AZALIA_STREAM_REG_INDEX 0 7
	AZALIA_STREAM_REG_WRITE_EN 8 8
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 31
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 16
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 31
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 16
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 31
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x6 1 0 0
	IMMEDIATE_COMMAND_WRITE 0 16
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 31
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX 0 0x4b7018 1 0 3
	IMMEDIATE_COMMAND_WRITE 0 16
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x14 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x15 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0xe 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x10 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x12 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x12 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x11 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0xf 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x761 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b7026 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b7027 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7020 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b7022 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b7024 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b7024 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b7023 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7021 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7821 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x1c 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x1d 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x16 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x18 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x1a 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x1a 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x19 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x17 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x769 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b702e 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b702f 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7028 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b702a 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b702c 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b702c 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b702b 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7029 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7829 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x24 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x25 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x1e 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x20 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x22 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x22 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x21 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x1f 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x771 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b7036 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b7037 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7030 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b7032 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b7034 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b7034 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b7033 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7031 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7831 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x2c 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x2d 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x26 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x28 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x2a 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x2a 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x29 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x27 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x779 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b703e 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b703f 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7038 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b703a 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b703c 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b703c 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b703b 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7039 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7839 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x34 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x35 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x2e 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x30 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x32 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x32 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x31 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x2f 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x781 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b7046 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b7047 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7040 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b7042 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b7044 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b7044 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b7043 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7041 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7841 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x3c 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x3d 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x36 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x38 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x3a 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x3a 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x39 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x37 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x789 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b704e 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b704f 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7048 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b704a 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b704c 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b704c 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b704b 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7049 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7849 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x44 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x45 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x3e 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x40 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x42 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x42 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x41 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x3f 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x791 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b7056 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b7057 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7050 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b7052 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b7054 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b7054 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b7053 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7051 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7851 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4c 2 0 0
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4d 1 0 0
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x46 12 0 0
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x48 1 0 0
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4a 1 0 0
	FIFO_SIZE 0 15
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4a 5 0 0
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x49 1 0 0
	LAST_VALID_INDEX 0 7
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x47 1 0 0
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x799 1 0 1
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS 0 0x4b705e 2 0 3
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS 0 6
	BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS 7 31
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS 0 0x4b705f 1 0 3
	BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS 0 31
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS 0 0x4b7058 12 0 3
	STREAM_RESET 0 0
	STREAM_RUN 1 1
	INTERRUPT_ON_COMPLETION_ENABLE 2 2
	FIFO_ERROR_INTERRUPT_ENABLE 3 3
	DESCRIPTOR_ERROR_INTERRUPT_ENABLE 4 4
	STRIPE_CONTROL 16 17
	TRAFFIC_PRIORITY 18 18
	STREAM_NUMBER 20 23
	BUFFER_COMPLETION_INTERRUPT_STATUS 26 26
	FIFO_ERROR 27 27
	DESCRIPTOR_ERROR 28 28
	FIFO_READY 29 29
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH 0 0x4b705a 1 0 3
	CYCLIC_BUFFER_LENGTH 0 31
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE 0 0x4b705c 1 0 3
	FIFO_SIZE 0 15
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT 0 0x4b705c 5 0 3
	NUMBER_OF_CHANNELS 0 3
	BITS_PER_SAMPLE 4 6
	SAMPLE_BASE_DIVISOR 8 10
	SAMPLE_BASE_MULTIPLE 11 13
	SAMPLE_BASE_RATE 14 14
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX 0 0x4b705b 1 0 3
	LAST_VALID_INDEX 0 7
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER 0 0x4b7059 1 0 3
	LINK_POSITION_IN_BUFFER 0 31
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS 0 0x4b7859 1 0 3
	LINK_POSITION_IN_BUFFER_ALIAS 0 31
regAZ_CLOCK_CNTL 0 0x372 8 0 2
	SCLK_G_STREAM_AZ_GATE_DIS 0 0
	AZ_GLOBAL_FGCG_REP_DIS 1 1
	SCLK_R_AZ_GATE_DIS 4 4
	SCLK_G_CNTL_AZ_GATE_DIS 8 8
	DCIPG_TEST_CLK_SEL 12 15
	SCLK_GATE_DIS 16 16
	SCLK_TURN_ON_DELAY 20 23
	SCLK_TURN_OFF_DELAY 24 31
regAZ_INTERRUPT_DEST 0 0x162 24 0 2
	AZ_IHC_ENDPOINT0_AUDIO_FORMAT_CHANGED_INT_DEST 0 0
	AZ_IHC_ENDPOINT1_AUDIO_FORMAT_CHANGED_INT_DEST 1 1
	AZ_IHC_ENDPOINT2_AUDIO_FORMAT_CHANGED_INT_DEST 2 2
	AZ_IHC_ENDPOINT3_AUDIO_FORMAT_CHANGED_INT_DEST 3 3
	AZ_IHC_ENDPOINT4_AUDIO_FORMAT_CHANGED_INT_DEST 4 4
	AZ_IHC_ENDPOINT5_AUDIO_FORMAT_CHANGED_INT_DEST 5 5
	AZ_IHC_ENDPOINT6_AUDIO_FORMAT_CHANGED_INT_DEST 6 6
	AZ_IHC_ENDPOINT7_AUDIO_FORMAT_CHANGED_INT_DEST 7 7
	AZ_IHC_ENDPOINT0_AUDIO_ENABLED_INT_DEST 8 8
	AZ_IHC_ENDPOINT1_AUDIO_ENABLED_INT_DEST 9 9
	AZ_IHC_ENDPOINT2_AUDIO_ENABLED_INT_DEST 10 10
	AZ_IHC_ENDPOINT3_AUDIO_ENABLED_INT_DEST 11 11
	AZ_IHC_ENDPOINT4_AUDIO_ENABLED_INT_DEST 12 12
	AZ_IHC_ENDPOINT5_AUDIO_ENABLED_INT_DEST 13 13
	AZ_IHC_ENDPOINT6_AUDIO_ENABLED_INT_DEST 14 14
	AZ_IHC_ENDPOINT7_AUDIO_ENABLED_INT_DEST 15 15
	AZ_IHC_ENDPOINT0_AUDIO_DISABLED_INT_DEST 16 16
	AZ_IHC_ENDPOINT1_AUDIO_DISABLED_INT_DEST 17 17
	AZ_IHC_ENDPOINT2_AUDIO_DISABLED_INT_DEST 18 18
	AZ_IHC_ENDPOINT3_AUDIO_DISABLED_INT_DEST 19 19
	AZ_IHC_ENDPOINT4_AUDIO_DISABLED_INT_DEST 20 20
	AZ_IHC_ENDPOINT5_AUDIO_DISABLED_INT_DEST 21 21
	AZ_IHC_ENDPOINT6_AUDIO_DISABLED_INT_DEST 22 22
	AZ_IHC_ENDPOINT7_AUDIO_DISABLED_INT_DEST 23 23
regAZ_MEM_GLOBAL_PWR_REQ_CNTL 0 0x373 1 0 2
	AZ_MEM_GLOBAL_PWR_REQ_DIS 0 0
regAZ_STRAPS 0 0x374 2 0 2
	AUDIO_PORT_CONNECTIVITY 0 2
	AUDIO_STREAM_NUMBER 4 6
regBL_PWM_CNTL 0 0x2f19 6 0 2
	BL_ACTIVE_INT_FRAC_CNT 0 15
	BL_PWM_EN_EQ_ZERO 19 19
	FRAME_START_EVENT_RECOGNIZED 20 20
	RECOGNIZE_POST_FRAME_START_DELAY_BEFORE_UPDATE 21 21
	BL_PWM_FRACTIONAL_EN 30 30
	BL_PWM_EN 31 31
regBL_PWM_CNTL2 0 0x2f1a 4 0 2
	BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE 0 15
	DBG_BL_PWM_INPUT_REFCLK_SELECT 28 29
	BL_PWM_OVERRIDE_BL_OUT_ENABLE 30 30
	BL_PWM_OVERRIDE_PANEL_PWRSEQ_EN 31 31
regBL_PWM_GRP1_REG_LOCK 0 0x2f1c 5 0 2
	BL_PWM_GRP1_REG_LOCK 0 0
	BL_PWM_GRP1_REG_UPDATE_PENDING 8 8
	BL_PWM_GRP1_UPDATE_AT_FRAME_START 16 16
	BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN 24 24
	BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN 31 31
regBL_PWM_PERIOD_CNTL 0 0x2f1b 2 0 2
	BL_PWM_PERIOD 0 15
	BL_PWM_PERIOD_BITCNT 16 19
regCC_DC_MISC_STRAPS 0 0x2881 5 0 2
	DC_WRITE_DIS 0 0
	SPARE 1 2
	HDCP_DIS 3 3
	HDCP_KEYS_INVALID 5 5
	HDMI_DISABLE 6 6
regCC_DC_PIPE_DIS 0 0xca 3 0 2
	DC_PIPE_DIS 0 7
	DC_FULL_DIS 12 12
	DC_DMCUB_ENABLE 16 16
regCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY 0 0x413 2 0 2
	INPUT_PORT_CONNECTIVITY 0 2
	INPUT_PORT_CONNECTIVITY_OVERRIDE_ENABLE 4 4
regCC_RCU_DC_AUDIO_PORT_CONNECTIVITY 0 0x412 2 0 2
	PORT_CONNECTIVITY 0 2
	PORT_CONNECTIVITY_OVERRIDE_ENABLE 4 4
regCFG_VUPDATE_LOCK_SET0 0 0x2c4 1 0 3
	CFG_VUPDATE_LOCK_SET 0 0
regCFG_VUPDATE_LOCK_SET1 0 0x2c9 1 0 3
	CFG_VUPDATE_LOCK_SET 0 0
regCFG_VUPDATE_LOCK_SET2 0 0x2ce 1 0 3
	CFG_VUPDATE_LOCK_SET 0 0
regCFG_VUPDATE_LOCK_SET3 0 0x2d3 1 0 3
	CFG_VUPDATE_LOCK_SET 0 0
regCM0_CM_BIAS_CR_R 0 0xd75 1 0 2
	CM_BIAS_CR_R 0 15
regCM0_CM_BIAS_Y_G_CB_B 0 0xd76 2 0 2
	CM_BIAS_Y_G 0 15
	CM_BIAS_CB_B 16 31
regCM0_CM_COEF_FORMAT 0 0xdc6 2 0 2
	CM_BIAS_FORMAT 0 0
	CM_POST_CSC_COEF_FORMAT 4 4
regCM0_CM_CONTROL 0 0xd67 2 0 2
	CM_BYPASS 0 0
	CM_UPDATE_PENDING 8 8
regCM0_CM_DEALPHA 0 0xdc5 2 0 2
	CM_DEALPHA_EN 0 0
	CM_DEALPHA_ABLND 1 1
regCM0_CM_GAMCOR_CONTROL 0 0xd77 5 0 2
	CM_GAMCOR_MODE 0 1
	CM_GAMCOR_SELECT 2 2
	CM_GAMCOR_PWL_DISABLE 3 3
	CM_GAMCOR_MODE_CURRENT 4 5
	CM_GAMCOR_SELECT_CURRENT 6 6
regCM0_CM_GAMCOR_LUT_CONTROL 0 0xd7a 5 0 2
	CM_GAMCOR_LUT_WRITE_COLOR_MASK 0 2
	CM_GAMCOR_LUT_READ_COLOR_SEL 3 4
	CM_GAMCOR_LUT_READ_DBG 5 5
	CM_GAMCOR_LUT_HOST_SEL 6 6
	CM_GAMCOR_LUT_CONFIG_MODE 7 7
regCM0_CM_GAMCOR_LUT_DATA 0 0xd79 1 0 2
	CM_GAMCOR_LUT_DATA 0 17
regCM0_CM_GAMCOR_LUT_INDEX 0 0xd78 1 0 2
	CM_GAMCOR_LUT_INDEX 0 8
regCM0_CM_GAMCOR_RAMA_END_CNTL1_B 0 0xd84 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B 0 17
regCM0_CM_GAMCOR_RAMA_END_CNTL1_G 0 0xd86 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_G 0 17
regCM0_CM_GAMCOR_RAMA_END_CNTL1_R 0 0xd88 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_R 0 17
regCM0_CM_GAMCOR_RAMA_END_CNTL2_B 0 0xd85 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B 16 31
regCM0_CM_GAMCOR_RAMA_END_CNTL2_G 0 0xd87 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_G 16 31
regCM0_CM_GAMCOR_RAMA_END_CNTL2_R 0 0xd89 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_R 16 31
regCM0_CM_GAMCOR_RAMA_OFFSET_B 0 0xd8a 1 0 2
	CM_GAMCOR_RAMA_OFFSET_B 0 18
regCM0_CM_GAMCOR_RAMA_OFFSET_G 0 0xd8b 1 0 2
	CM_GAMCOR_RAMA_OFFSET_G 0 18
regCM0_CM_GAMCOR_RAMA_OFFSET_R 0 0xd8c 1 0 2
	CM_GAMCOR_RAMA_OFFSET_R 0 18
regCM0_CM_GAMCOR_RAMA_REGION_0_1 0 0xd8d 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_10_11 0 0xd92 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_12_13 0 0xd93 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_14_15 0 0xd94 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_16_17 0 0xd95 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_18_19 0 0xd96 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_20_21 0 0xd97 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_22_23 0 0xd98 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_24_25 0 0xd99 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_26_27 0 0xd9a 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_28_29 0 0xd9b 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_2_3 0 0xd8e 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_30_31 0 0xd9c 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_32_33 0 0xd9d 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_4_5 0 0xd8f 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_6_7 0 0xd90 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_REGION_8_9 0 0xd91 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B 0 0xd81 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B 0 17
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G 0 0xd82 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_G 0 17
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R 0 0xd83 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_R 0 17
regCM0_CM_GAMCOR_RAMA_START_CNTL_B 0 0xd7b 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regCM0_CM_GAMCOR_RAMA_START_CNTL_G 0 0xd7c 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regCM0_CM_GAMCOR_RAMA_START_CNTL_R 0 0xd7d 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B 0 0xd7e 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B 0 17
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G 0 0xd7f 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_G 0 17
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R 0 0xd80 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_R 0 17
regCM0_CM_GAMCOR_RAMB_END_CNTL1_B 0 0xda7 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_B 0 17
regCM0_CM_GAMCOR_RAMB_END_CNTL1_G 0 0xda9 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_G 0 17
regCM0_CM_GAMCOR_RAMB_END_CNTL1_R 0 0xdab 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_R 0 17
regCM0_CM_GAMCOR_RAMB_END_CNTL2_B 0 0xda8 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_B 16 31
regCM0_CM_GAMCOR_RAMB_END_CNTL2_G 0 0xdaa 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_G 16 31
regCM0_CM_GAMCOR_RAMB_END_CNTL2_R 0 0xdac 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_R 16 31
regCM0_CM_GAMCOR_RAMB_OFFSET_B 0 0xdad 1 0 2
	CM_GAMCOR_RAMB_OFFSET_B 0 18
regCM0_CM_GAMCOR_RAMB_OFFSET_G 0 0xdae 1 0 2
	CM_GAMCOR_RAMB_OFFSET_G 0 18
regCM0_CM_GAMCOR_RAMB_OFFSET_R 0 0xdaf 1 0 2
	CM_GAMCOR_RAMB_OFFSET_R 0 18
regCM0_CM_GAMCOR_RAMB_REGION_0_1 0 0xdb0 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_10_11 0 0xdb5 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_12_13 0 0xdb6 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_14_15 0 0xdb7 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_16_17 0 0xdb8 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_18_19 0 0xdb9 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_20_21 0 0xdba 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_22_23 0 0xdbb 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_24_25 0 0xdbc 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_26_27 0 0xdbd 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_28_29 0 0xdbe 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_2_3 0 0xdb1 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_30_31 0 0xdbf 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_32_33 0 0xdc0 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_4_5 0 0xdb2 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_6_7 0 0xdb3 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_REGION_8_9 0 0xdb4 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B 0 0xda4 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_B 0 17
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G 0 0xda5 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_G 0 17
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R 0 0xda6 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_R 0 17
regCM0_CM_GAMCOR_RAMB_START_CNTL_B 0 0xd9e 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regCM0_CM_GAMCOR_RAMB_START_CNTL_G 0 0xd9f 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regCM0_CM_GAMCOR_RAMB_START_CNTL_R 0 0xda0 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0 0xda1 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_B 0 17
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G 0 0xda2 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_G 0 17
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R 0 0xda3 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_R 0 17
regCM0_CM_HDR_MULT_COEF 0 0xdc1 1 0 2
	CM_HDR_MULT_COEF 0 18
regCM0_CM_MEM_PWR_CTRL 0 0xdc2 2 0 2
	GAMCOR_MEM_PWR_FORCE 0 1
	GAMCOR_MEM_PWR_DIS 2 2
regCM0_CM_MEM_PWR_STATUS 0 0xdc3 1 0 2
	GAMCOR_MEM_PWR_STATE 0 1
regCM0_CM_POST_CSC_B_C11_C12 0 0xd6f 2 0 2
	CM_POST_CSC_B_C11 0 15
	CM_POST_CSC_B_C12 16 31
regCM0_CM_POST_CSC_B_C13_C14 0 0xd70 2 0 2
	CM_POST_CSC_B_C13 0 15
	CM_POST_CSC_B_C14 16 31
regCM0_CM_POST_CSC_B_C21_C22 0 0xd71 2 0 2
	CM_POST_CSC_B_C21 0 15
	CM_POST_CSC_B_C22 16 31
regCM0_CM_POST_CSC_B_C23_C24 0 0xd72 2 0 2
	CM_POST_CSC_B_C23 0 15
	CM_POST_CSC_B_C24 16 31
regCM0_CM_POST_CSC_B_C31_C32 0 0xd73 2 0 2
	CM_POST_CSC_B_C31 0 15
	CM_POST_CSC_B_C32 16 31
regCM0_CM_POST_CSC_B_C33_C34 0 0xd74 2 0 2
	CM_POST_CSC_B_C33 0 15
	CM_POST_CSC_B_C34 16 31
regCM0_CM_POST_CSC_C11_C12 0 0xd69 2 0 2
	CM_POST_CSC_C11 0 15
	CM_POST_CSC_C12 16 31
regCM0_CM_POST_CSC_C13_C14 0 0xd6a 2 0 2
	CM_POST_CSC_C13 0 15
	CM_POST_CSC_C14 16 31
regCM0_CM_POST_CSC_C21_C22 0 0xd6b 2 0 2
	CM_POST_CSC_C21 0 15
	CM_POST_CSC_C22 16 31
regCM0_CM_POST_CSC_C23_C24 0 0xd6c 2 0 2
	CM_POST_CSC_C23 0 15
	CM_POST_CSC_C24 16 31
regCM0_CM_POST_CSC_C31_C32 0 0xd6d 2 0 2
	CM_POST_CSC_C31 0 15
	CM_POST_CSC_C32 16 31
regCM0_CM_POST_CSC_C33_C34 0 0xd6e 2 0 2
	CM_POST_CSC_C33 0 15
	CM_POST_CSC_C34 16 31
regCM0_CM_POST_CSC_CONTROL 0 0xd68 2 0 2
	CM_POST_CSC_MODE 0 1
	CM_POST_CSC_MODE_CURRENT 2 3
regCM0_CM_TEST_DEBUG_DATA 0 0xdc8 1 0 2
	CM_TEST_DEBUG_DATA 0 31
regCM0_CM_TEST_DEBUG_INDEX 0 0xdc7 2 0 2
	CM_TEST_DEBUG_INDEX 0 7
	CM_TEST_DEBUG_WRITE_EN 8 8
regCM1_CM_BIAS_CR_R 0 0xee0 1 0 2
	CM_BIAS_CR_R 0 15
regCM1_CM_BIAS_Y_G_CB_B 0 0xee1 2 0 2
	CM_BIAS_Y_G 0 15
	CM_BIAS_CB_B 16 31
regCM1_CM_COEF_FORMAT 0 0xf31 2 0 2
	CM_BIAS_FORMAT 0 0
	CM_POST_CSC_COEF_FORMAT 4 4
regCM1_CM_CONTROL 0 0xed2 2 0 2
	CM_BYPASS 0 0
	CM_UPDATE_PENDING 8 8
regCM1_CM_DEALPHA 0 0xf30 2 0 2
	CM_DEALPHA_EN 0 0
	CM_DEALPHA_ABLND 1 1
regCM1_CM_GAMCOR_CONTROL 0 0xee2 5 0 2
	CM_GAMCOR_MODE 0 1
	CM_GAMCOR_SELECT 2 2
	CM_GAMCOR_PWL_DISABLE 3 3
	CM_GAMCOR_MODE_CURRENT 4 5
	CM_GAMCOR_SELECT_CURRENT 6 6
regCM1_CM_GAMCOR_LUT_CONTROL 0 0xee5 5 0 2
	CM_GAMCOR_LUT_WRITE_COLOR_MASK 0 2
	CM_GAMCOR_LUT_READ_COLOR_SEL 3 4
	CM_GAMCOR_LUT_READ_DBG 5 5
	CM_GAMCOR_LUT_HOST_SEL 6 6
	CM_GAMCOR_LUT_CONFIG_MODE 7 7
regCM1_CM_GAMCOR_LUT_DATA 0 0xee4 1 0 2
	CM_GAMCOR_LUT_DATA 0 17
regCM1_CM_GAMCOR_LUT_INDEX 0 0xee3 1 0 2
	CM_GAMCOR_LUT_INDEX 0 8
regCM1_CM_GAMCOR_RAMA_END_CNTL1_B 0 0xeef 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B 0 17
regCM1_CM_GAMCOR_RAMA_END_CNTL1_G 0 0xef1 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_G 0 17
regCM1_CM_GAMCOR_RAMA_END_CNTL1_R 0 0xef3 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_R 0 17
regCM1_CM_GAMCOR_RAMA_END_CNTL2_B 0 0xef0 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B 16 31
regCM1_CM_GAMCOR_RAMA_END_CNTL2_G 0 0xef2 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_G 16 31
regCM1_CM_GAMCOR_RAMA_END_CNTL2_R 0 0xef4 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_R 16 31
regCM1_CM_GAMCOR_RAMA_OFFSET_B 0 0xef5 1 0 2
	CM_GAMCOR_RAMA_OFFSET_B 0 18
regCM1_CM_GAMCOR_RAMA_OFFSET_G 0 0xef6 1 0 2
	CM_GAMCOR_RAMA_OFFSET_G 0 18
regCM1_CM_GAMCOR_RAMA_OFFSET_R 0 0xef7 1 0 2
	CM_GAMCOR_RAMA_OFFSET_R 0 18
regCM1_CM_GAMCOR_RAMA_REGION_0_1 0 0xef8 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_10_11 0 0xefd 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_12_13 0 0xefe 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_14_15 0 0xeff 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_16_17 0 0xf00 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_18_19 0 0xf01 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_20_21 0 0xf02 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_22_23 0 0xf03 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_24_25 0 0xf04 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_26_27 0 0xf05 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_28_29 0 0xf06 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_2_3 0 0xef9 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_30_31 0 0xf07 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_32_33 0 0xf08 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_4_5 0 0xefa 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_6_7 0 0xefb 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_REGION_8_9 0 0xefc 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B 0 0xeec 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B 0 17
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G 0 0xeed 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_G 0 17
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R 0 0xeee 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_R 0 17
regCM1_CM_GAMCOR_RAMA_START_CNTL_B 0 0xee6 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regCM1_CM_GAMCOR_RAMA_START_CNTL_G 0 0xee7 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regCM1_CM_GAMCOR_RAMA_START_CNTL_R 0 0xee8 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B 0 0xee9 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B 0 17
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G 0 0xeea 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_G 0 17
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R 0 0xeeb 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_R 0 17
regCM1_CM_GAMCOR_RAMB_END_CNTL1_B 0 0xf12 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_B 0 17
regCM1_CM_GAMCOR_RAMB_END_CNTL1_G 0 0xf14 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_G 0 17
regCM1_CM_GAMCOR_RAMB_END_CNTL1_R 0 0xf16 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_R 0 17
regCM1_CM_GAMCOR_RAMB_END_CNTL2_B 0 0xf13 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_B 16 31
regCM1_CM_GAMCOR_RAMB_END_CNTL2_G 0 0xf15 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_G 16 31
regCM1_CM_GAMCOR_RAMB_END_CNTL2_R 0 0xf17 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_R 16 31
regCM1_CM_GAMCOR_RAMB_OFFSET_B 0 0xf18 1 0 2
	CM_GAMCOR_RAMB_OFFSET_B 0 18
regCM1_CM_GAMCOR_RAMB_OFFSET_G 0 0xf19 1 0 2
	CM_GAMCOR_RAMB_OFFSET_G 0 18
regCM1_CM_GAMCOR_RAMB_OFFSET_R 0 0xf1a 1 0 2
	CM_GAMCOR_RAMB_OFFSET_R 0 18
regCM1_CM_GAMCOR_RAMB_REGION_0_1 0 0xf1b 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_10_11 0 0xf20 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_12_13 0 0xf21 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_14_15 0 0xf22 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_16_17 0 0xf23 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_18_19 0 0xf24 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_20_21 0 0xf25 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_22_23 0 0xf26 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_24_25 0 0xf27 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_26_27 0 0xf28 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_28_29 0 0xf29 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_2_3 0 0xf1c 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_30_31 0 0xf2a 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_32_33 0 0xf2b 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_4_5 0 0xf1d 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_6_7 0 0xf1e 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_REGION_8_9 0 0xf1f 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B 0 0xf0f 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_B 0 17
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G 0 0xf10 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_G 0 17
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R 0 0xf11 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_R 0 17
regCM1_CM_GAMCOR_RAMB_START_CNTL_B 0 0xf09 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regCM1_CM_GAMCOR_RAMB_START_CNTL_G 0 0xf0a 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regCM1_CM_GAMCOR_RAMB_START_CNTL_R 0 0xf0b 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0 0xf0c 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_B 0 17
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G 0 0xf0d 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_G 0 17
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R 0 0xf0e 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_R 0 17
regCM1_CM_HDR_MULT_COEF 0 0xf2c 1 0 2
	CM_HDR_MULT_COEF 0 18
regCM1_CM_MEM_PWR_CTRL 0 0xf2d 2 0 2
	GAMCOR_MEM_PWR_FORCE 0 1
	GAMCOR_MEM_PWR_DIS 2 2
regCM1_CM_MEM_PWR_STATUS 0 0xf2e 1 0 2
	GAMCOR_MEM_PWR_STATE 0 1
regCM1_CM_POST_CSC_B_C11_C12 0 0xeda 2 0 2
	CM_POST_CSC_B_C11 0 15
	CM_POST_CSC_B_C12 16 31
regCM1_CM_POST_CSC_B_C13_C14 0 0xedb 2 0 2
	CM_POST_CSC_B_C13 0 15
	CM_POST_CSC_B_C14 16 31
regCM1_CM_POST_CSC_B_C21_C22 0 0xedc 2 0 2
	CM_POST_CSC_B_C21 0 15
	CM_POST_CSC_B_C22 16 31
regCM1_CM_POST_CSC_B_C23_C24 0 0xedd 2 0 2
	CM_POST_CSC_B_C23 0 15
	CM_POST_CSC_B_C24 16 31
regCM1_CM_POST_CSC_B_C31_C32 0 0xede 2 0 2
	CM_POST_CSC_B_C31 0 15
	CM_POST_CSC_B_C32 16 31
regCM1_CM_POST_CSC_B_C33_C34 0 0xedf 2 0 2
	CM_POST_CSC_B_C33 0 15
	CM_POST_CSC_B_C34 16 31
regCM1_CM_POST_CSC_C11_C12 0 0xed4 2 0 2
	CM_POST_CSC_C11 0 15
	CM_POST_CSC_C12 16 31
regCM1_CM_POST_CSC_C13_C14 0 0xed5 2 0 2
	CM_POST_CSC_C13 0 15
	CM_POST_CSC_C14 16 31
regCM1_CM_POST_CSC_C21_C22 0 0xed6 2 0 2
	CM_POST_CSC_C21 0 15
	CM_POST_CSC_C22 16 31
regCM1_CM_POST_CSC_C23_C24 0 0xed7 2 0 2
	CM_POST_CSC_C23 0 15
	CM_POST_CSC_C24 16 31
regCM1_CM_POST_CSC_C31_C32 0 0xed8 2 0 2
	CM_POST_CSC_C31 0 15
	CM_POST_CSC_C32 16 31
regCM1_CM_POST_CSC_C33_C34 0 0xed9 2 0 2
	CM_POST_CSC_C33 0 15
	CM_POST_CSC_C34 16 31
regCM1_CM_POST_CSC_CONTROL 0 0xed3 2 0 2
	CM_POST_CSC_MODE 0 1
	CM_POST_CSC_MODE_CURRENT 2 3
regCM1_CM_TEST_DEBUG_DATA 0 0xf33 0 0 2
regCM1_CM_TEST_DEBUG_INDEX 0 0xf32 0 0 2
regCM2_CM_BIAS_CR_R 0 0x104b 1 0 2
	CM_BIAS_CR_R 0 15
regCM2_CM_BIAS_Y_G_CB_B 0 0x104c 2 0 2
	CM_BIAS_Y_G 0 15
	CM_BIAS_CB_B 16 31
regCM2_CM_COEF_FORMAT 0 0x109c 2 0 2
	CM_BIAS_FORMAT 0 0
	CM_POST_CSC_COEF_FORMAT 4 4
regCM2_CM_CONTROL 0 0x103d 2 0 2
	CM_BYPASS 0 0
	CM_UPDATE_PENDING 8 8
regCM2_CM_DEALPHA 0 0x109b 2 0 2
	CM_DEALPHA_EN 0 0
	CM_DEALPHA_ABLND 1 1
regCM2_CM_GAMCOR_CONTROL 0 0x104d 5 0 2
	CM_GAMCOR_MODE 0 1
	CM_GAMCOR_SELECT 2 2
	CM_GAMCOR_PWL_DISABLE 3 3
	CM_GAMCOR_MODE_CURRENT 4 5
	CM_GAMCOR_SELECT_CURRENT 6 6
regCM2_CM_GAMCOR_LUT_CONTROL 0 0x1050 5 0 2
	CM_GAMCOR_LUT_WRITE_COLOR_MASK 0 2
	CM_GAMCOR_LUT_READ_COLOR_SEL 3 4
	CM_GAMCOR_LUT_READ_DBG 5 5
	CM_GAMCOR_LUT_HOST_SEL 6 6
	CM_GAMCOR_LUT_CONFIG_MODE 7 7
regCM2_CM_GAMCOR_LUT_DATA 0 0x104f 1 0 2
	CM_GAMCOR_LUT_DATA 0 17
regCM2_CM_GAMCOR_LUT_INDEX 0 0x104e 1 0 2
	CM_GAMCOR_LUT_INDEX 0 8
regCM2_CM_GAMCOR_RAMA_END_CNTL1_B 0 0x105a 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B 0 17
regCM2_CM_GAMCOR_RAMA_END_CNTL1_G 0 0x105c 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_G 0 17
regCM2_CM_GAMCOR_RAMA_END_CNTL1_R 0 0x105e 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_R 0 17
regCM2_CM_GAMCOR_RAMA_END_CNTL2_B 0 0x105b 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B 16 31
regCM2_CM_GAMCOR_RAMA_END_CNTL2_G 0 0x105d 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_G 16 31
regCM2_CM_GAMCOR_RAMA_END_CNTL2_R 0 0x105f 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_R 16 31
regCM2_CM_GAMCOR_RAMA_OFFSET_B 0 0x1060 1 0 2
	CM_GAMCOR_RAMA_OFFSET_B 0 18
regCM2_CM_GAMCOR_RAMA_OFFSET_G 0 0x1061 1 0 2
	CM_GAMCOR_RAMA_OFFSET_G 0 18
regCM2_CM_GAMCOR_RAMA_OFFSET_R 0 0x1062 1 0 2
	CM_GAMCOR_RAMA_OFFSET_R 0 18
regCM2_CM_GAMCOR_RAMA_REGION_0_1 0 0x1063 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_10_11 0 0x1068 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_12_13 0 0x1069 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_14_15 0 0x106a 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_16_17 0 0x106b 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_18_19 0 0x106c 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_20_21 0 0x106d 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_22_23 0 0x106e 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_24_25 0 0x106f 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_26_27 0 0x1070 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_28_29 0 0x1071 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_2_3 0 0x1064 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_30_31 0 0x1072 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_32_33 0 0x1073 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_4_5 0 0x1065 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_6_7 0 0x1066 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_REGION_8_9 0 0x1067 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_B 0 0x1057 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B 0 17
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_G 0 0x1058 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_G 0 17
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_R 0 0x1059 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_R 0 17
regCM2_CM_GAMCOR_RAMA_START_CNTL_B 0 0x1051 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regCM2_CM_GAMCOR_RAMA_START_CNTL_G 0 0x1052 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regCM2_CM_GAMCOR_RAMA_START_CNTL_R 0 0x1053 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B 0 0x1054 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B 0 17
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G 0 0x1055 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_G 0 17
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R 0 0x1056 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_R 0 17
regCM2_CM_GAMCOR_RAMB_END_CNTL1_B 0 0x107d 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_B 0 17
regCM2_CM_GAMCOR_RAMB_END_CNTL1_G 0 0x107f 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_G 0 17
regCM2_CM_GAMCOR_RAMB_END_CNTL1_R 0 0x1081 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_R 0 17
regCM2_CM_GAMCOR_RAMB_END_CNTL2_B 0 0x107e 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_B 16 31
regCM2_CM_GAMCOR_RAMB_END_CNTL2_G 0 0x1080 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_G 16 31
regCM2_CM_GAMCOR_RAMB_END_CNTL2_R 0 0x1082 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_R 16 31
regCM2_CM_GAMCOR_RAMB_OFFSET_B 0 0x1083 1 0 2
	CM_GAMCOR_RAMB_OFFSET_B 0 18
regCM2_CM_GAMCOR_RAMB_OFFSET_G 0 0x1084 1 0 2
	CM_GAMCOR_RAMB_OFFSET_G 0 18
regCM2_CM_GAMCOR_RAMB_OFFSET_R 0 0x1085 1 0 2
	CM_GAMCOR_RAMB_OFFSET_R 0 18
regCM2_CM_GAMCOR_RAMB_REGION_0_1 0 0x1086 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_10_11 0 0x108b 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_12_13 0 0x108c 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_14_15 0 0x108d 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_16_17 0 0x108e 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_18_19 0 0x108f 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_20_21 0 0x1090 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_22_23 0 0x1091 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_24_25 0 0x1092 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_26_27 0 0x1093 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_28_29 0 0x1094 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_2_3 0 0x1087 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_30_31 0 0x1095 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_32_33 0 0x1096 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_4_5 0 0x1088 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_6_7 0 0x1089 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_REGION_8_9 0 0x108a 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_B 0 0x107a 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_B 0 17
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_G 0 0x107b 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_G 0 17
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_R 0 0x107c 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_R 0 17
regCM2_CM_GAMCOR_RAMB_START_CNTL_B 0 0x1074 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regCM2_CM_GAMCOR_RAMB_START_CNTL_G 0 0x1075 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regCM2_CM_GAMCOR_RAMB_START_CNTL_R 0 0x1076 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0 0x1077 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_B 0 17
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G 0 0x1078 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_G 0 17
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R 0 0x1079 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_R 0 17
regCM2_CM_HDR_MULT_COEF 0 0x1097 1 0 2
	CM_HDR_MULT_COEF 0 18
regCM2_CM_MEM_PWR_CTRL 0 0x1098 2 0 2
	GAMCOR_MEM_PWR_FORCE 0 1
	GAMCOR_MEM_PWR_DIS 2 2
regCM2_CM_MEM_PWR_STATUS 0 0x1099 1 0 2
	GAMCOR_MEM_PWR_STATE 0 1
regCM2_CM_POST_CSC_B_C11_C12 0 0x1045 2 0 2
	CM_POST_CSC_B_C11 0 15
	CM_POST_CSC_B_C12 16 31
regCM2_CM_POST_CSC_B_C13_C14 0 0x1046 2 0 2
	CM_POST_CSC_B_C13 0 15
	CM_POST_CSC_B_C14 16 31
regCM2_CM_POST_CSC_B_C21_C22 0 0x1047 2 0 2
	CM_POST_CSC_B_C21 0 15
	CM_POST_CSC_B_C22 16 31
regCM2_CM_POST_CSC_B_C23_C24 0 0x1048 2 0 2
	CM_POST_CSC_B_C23 0 15
	CM_POST_CSC_B_C24 16 31
regCM2_CM_POST_CSC_B_C31_C32 0 0x1049 2 0 2
	CM_POST_CSC_B_C31 0 15
	CM_POST_CSC_B_C32 16 31
regCM2_CM_POST_CSC_B_C33_C34 0 0x104a 2 0 2
	CM_POST_CSC_B_C33 0 15
	CM_POST_CSC_B_C34 16 31
regCM2_CM_POST_CSC_C11_C12 0 0x103f 2 0 2
	CM_POST_CSC_C11 0 15
	CM_POST_CSC_C12 16 31
regCM2_CM_POST_CSC_C13_C14 0 0x1040 2 0 2
	CM_POST_CSC_C13 0 15
	CM_POST_CSC_C14 16 31
regCM2_CM_POST_CSC_C21_C22 0 0x1041 2 0 2
	CM_POST_CSC_C21 0 15
	CM_POST_CSC_C22 16 31
regCM2_CM_POST_CSC_C23_C24 0 0x1042 2 0 2
	CM_POST_CSC_C23 0 15
	CM_POST_CSC_C24 16 31
regCM2_CM_POST_CSC_C31_C32 0 0x1043 2 0 2
	CM_POST_CSC_C31 0 15
	CM_POST_CSC_C32 16 31
regCM2_CM_POST_CSC_C33_C34 0 0x1044 2 0 2
	CM_POST_CSC_C33 0 15
	CM_POST_CSC_C34 16 31
regCM2_CM_POST_CSC_CONTROL 0 0x103e 2 0 2
	CM_POST_CSC_MODE 0 1
	CM_POST_CSC_MODE_CURRENT 2 3
regCM2_CM_TEST_DEBUG_DATA 0 0x109e 0 0 2
regCM2_CM_TEST_DEBUG_INDEX 0 0x109d 0 0 2
regCM3_CM_BIAS_CR_R 0 0x11b6 1 0 2
	CM_BIAS_CR_R 0 15
regCM3_CM_BIAS_Y_G_CB_B 0 0x11b7 2 0 2
	CM_BIAS_Y_G 0 15
	CM_BIAS_CB_B 16 31
regCM3_CM_COEF_FORMAT 0 0x1207 2 0 2
	CM_BIAS_FORMAT 0 0
	CM_POST_CSC_COEF_FORMAT 4 4
regCM3_CM_CONTROL 0 0x11a8 2 0 2
	CM_BYPASS 0 0
	CM_UPDATE_PENDING 8 8
regCM3_CM_DEALPHA 0 0x1206 2 0 2
	CM_DEALPHA_EN 0 0
	CM_DEALPHA_ABLND 1 1
regCM3_CM_GAMCOR_CONTROL 0 0x11b8 5 0 2
	CM_GAMCOR_MODE 0 1
	CM_GAMCOR_SELECT 2 2
	CM_GAMCOR_PWL_DISABLE 3 3
	CM_GAMCOR_MODE_CURRENT 4 5
	CM_GAMCOR_SELECT_CURRENT 6 6
regCM3_CM_GAMCOR_LUT_CONTROL 0 0x11bb 5 0 2
	CM_GAMCOR_LUT_WRITE_COLOR_MASK 0 2
	CM_GAMCOR_LUT_READ_COLOR_SEL 3 4
	CM_GAMCOR_LUT_READ_DBG 5 5
	CM_GAMCOR_LUT_HOST_SEL 6 6
	CM_GAMCOR_LUT_CONFIG_MODE 7 7
regCM3_CM_GAMCOR_LUT_DATA 0 0x11ba 1 0 2
	CM_GAMCOR_LUT_DATA 0 17
regCM3_CM_GAMCOR_LUT_INDEX 0 0x11b9 1 0 2
	CM_GAMCOR_LUT_INDEX 0 8
regCM3_CM_GAMCOR_RAMA_END_CNTL1_B 0 0x11c5 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B 0 17
regCM3_CM_GAMCOR_RAMA_END_CNTL1_G 0 0x11c7 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_G 0 17
regCM3_CM_GAMCOR_RAMA_END_CNTL1_R 0 0x11c9 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_BASE_R 0 17
regCM3_CM_GAMCOR_RAMA_END_CNTL2_B 0 0x11c6 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B 16 31
regCM3_CM_GAMCOR_RAMA_END_CNTL2_G 0 0x11c8 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_G 16 31
regCM3_CM_GAMCOR_RAMA_END_CNTL2_R 0 0x11ca 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_R 16 31
regCM3_CM_GAMCOR_RAMA_OFFSET_B 0 0x11cb 1 0 2
	CM_GAMCOR_RAMA_OFFSET_B 0 18
regCM3_CM_GAMCOR_RAMA_OFFSET_G 0 0x11cc 1 0 2
	CM_GAMCOR_RAMA_OFFSET_G 0 18
regCM3_CM_GAMCOR_RAMA_OFFSET_R 0 0x11cd 1 0 2
	CM_GAMCOR_RAMA_OFFSET_R 0 18
regCM3_CM_GAMCOR_RAMA_REGION_0_1 0 0x11ce 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_10_11 0 0x11d3 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_12_13 0 0x11d4 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_14_15 0 0x11d5 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_16_17 0 0x11d6 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_18_19 0 0x11d7 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_20_21 0 0x11d8 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_22_23 0 0x11d9 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_24_25 0 0x11da 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_26_27 0 0x11db 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_28_29 0 0x11dc 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_2_3 0 0x11cf 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_30_31 0 0x11dd 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_32_33 0 0x11de 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_4_5 0 0x11d0 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_6_7 0 0x11d1 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_REGION_8_9 0 0x11d2 4 0 2
	CM_GAMCOR_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_B 0 0x11c2 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B 0 17
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_G 0 0x11c3 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_G 0 17
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_R 0 0x11c4 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_BASE_R 0 17
regCM3_CM_GAMCOR_RAMA_START_CNTL_B 0 0x11bc 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regCM3_CM_GAMCOR_RAMA_START_CNTL_G 0 0x11bd 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regCM3_CM_GAMCOR_RAMA_START_CNTL_R 0 0x11be 2 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B 0 0x11bf 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B 0 17
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G 0 0x11c0 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_G 0 17
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R 0 0x11c1 1 0 2
	CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_R 0 17
regCM3_CM_GAMCOR_RAMB_END_CNTL1_B 0 0x11e8 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_B 0 17
regCM3_CM_GAMCOR_RAMB_END_CNTL1_G 0 0x11ea 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_G 0 17
regCM3_CM_GAMCOR_RAMB_END_CNTL1_R 0 0x11ec 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_BASE_R 0 17
regCM3_CM_GAMCOR_RAMB_END_CNTL2_B 0 0x11e9 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_B 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_B 16 31
regCM3_CM_GAMCOR_RAMB_END_CNTL2_G 0 0x11eb 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_G 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_G 16 31
regCM3_CM_GAMCOR_RAMB_END_CNTL2_R 0 0x11ed 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_END_R 0 15
	CM_GAMCOR_RAMB_EXP_REGION_END_SLOPE_R 16 31
regCM3_CM_GAMCOR_RAMB_OFFSET_B 0 0x11ee 1 0 2
	CM_GAMCOR_RAMB_OFFSET_B 0 18
regCM3_CM_GAMCOR_RAMB_OFFSET_G 0 0x11ef 1 0 2
	CM_GAMCOR_RAMB_OFFSET_G 0 18
regCM3_CM_GAMCOR_RAMB_OFFSET_R 0 0x11f0 1 0 2
	CM_GAMCOR_RAMB_OFFSET_R 0 18
regCM3_CM_GAMCOR_RAMB_REGION_0_1 0 0x11f1 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_10_11 0 0x11f6 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_12_13 0 0x11f7 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_14_15 0 0x11f8 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_16_17 0 0x11f9 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_18_19 0 0x11fa 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_20_21 0 0x11fb 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_22_23 0 0x11fc 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_24_25 0 0x11fd 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_26_27 0 0x11fe 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_28_29 0 0x11ff 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_2_3 0 0x11f2 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_30_31 0 0x1200 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_32_33 0 0x1201 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_4_5 0 0x11f3 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_6_7 0 0x11f4 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_REGION_8_9 0 0x11f5 4 0 2
	CM_GAMCOR_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	CM_GAMCOR_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	CM_GAMCOR_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	CM_GAMCOR_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_B 0 0x11e5 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_B 0 17
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_G 0 0x11e6 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_G 0 17
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_R 0 0x11e7 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_BASE_R 0 17
regCM3_CM_GAMCOR_RAMB_START_CNTL_B 0 0x11df 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_B 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regCM3_CM_GAMCOR_RAMB_START_CNTL_G 0 0x11e0 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_G 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regCM3_CM_GAMCOR_RAMB_START_CNTL_R 0 0x11e1 2 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_R 0 17
	CM_GAMCOR_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0 0x11e2 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_B 0 17
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G 0 0x11e3 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_G 0 17
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R 0 0x11e4 1 0 2
	CM_GAMCOR_RAMB_EXP_REGION_START_SLOPE_R 0 17
regCM3_CM_HDR_MULT_COEF 0 0x1202 1 0 2
	CM_HDR_MULT_COEF 0 18
regCM3_CM_MEM_PWR_CTRL 0 0x1203 2 0 2
	GAMCOR_MEM_PWR_FORCE 0 1
	GAMCOR_MEM_PWR_DIS 2 2
regCM3_CM_MEM_PWR_STATUS 0 0x1204 1 0 2
	GAMCOR_MEM_PWR_STATE 0 1
regCM3_CM_POST_CSC_B_C11_C12 0 0x11b0 2 0 2
	CM_POST_CSC_B_C11 0 15
	CM_POST_CSC_B_C12 16 31
regCM3_CM_POST_CSC_B_C13_C14 0 0x11b1 2 0 2
	CM_POST_CSC_B_C13 0 15
	CM_POST_CSC_B_C14 16 31
regCM3_CM_POST_CSC_B_C21_C22 0 0x11b2 2 0 2
	CM_POST_CSC_B_C21 0 15
	CM_POST_CSC_B_C22 16 31
regCM3_CM_POST_CSC_B_C23_C24 0 0x11b3 2 0 2
	CM_POST_CSC_B_C23 0 15
	CM_POST_CSC_B_C24 16 31
regCM3_CM_POST_CSC_B_C31_C32 0 0x11b4 2 0 2
	CM_POST_CSC_B_C31 0 15
	CM_POST_CSC_B_C32 16 31
regCM3_CM_POST_CSC_B_C33_C34 0 0x11b5 2 0 2
	CM_POST_CSC_B_C33 0 15
	CM_POST_CSC_B_C34 16 31
regCM3_CM_POST_CSC_C11_C12 0 0x11aa 2 0 2
	CM_POST_CSC_C11 0 15
	CM_POST_CSC_C12 16 31
regCM3_CM_POST_CSC_C13_C14 0 0x11ab 2 0 2
	CM_POST_CSC_C13 0 15
	CM_POST_CSC_C14 16 31
regCM3_CM_POST_CSC_C21_C22 0 0x11ac 2 0 2
	CM_POST_CSC_C21 0 15
	CM_POST_CSC_C22 16 31
regCM3_CM_POST_CSC_C23_C24 0 0x11ad 2 0 2
	CM_POST_CSC_C23 0 15
	CM_POST_CSC_C24 16 31
regCM3_CM_POST_CSC_C31_C32 0 0x11ae 2 0 2
	CM_POST_CSC_C31 0 15
	CM_POST_CSC_C32 16 31
regCM3_CM_POST_CSC_C33_C34 0 0x11af 2 0 2
	CM_POST_CSC_C33 0 15
	CM_POST_CSC_C34 16 31
regCM3_CM_POST_CSC_CONTROL 0 0x11a9 2 0 2
	CM_POST_CSC_MODE 0 1
	CM_POST_CSC_MODE_CURRENT 2 3
regCM3_CM_TEST_DEBUG_DATA 0 0x1209 0 0 2
regCM3_CM_TEST_DEBUG_INDEX 0 0x1208 0 0 2
regCM_CUR0_CUR0_MATRIX_C11_C12_A 0 0xcf7 2 0 2
	CUR0_MATRIX_C11_A 0 15
	CUR0_MATRIX_C12_A 16 31
regCM_CUR0_CUR0_MATRIX_C11_C12_B 0 0xcfd 2 0 2
	CUR0_MATRIX_C11_B 0 15
	CUR0_MATRIX_C12_B 16 31
regCM_CUR0_CUR0_MATRIX_C13_C14_A 0 0xcf8 2 0 2
	CUR0_MATRIX_C13_A 0 15
	CUR0_MATRIX_C14_A 16 31
regCM_CUR0_CUR0_MATRIX_C13_C14_B 0 0xcfe 2 0 2
	CUR0_MATRIX_C13_B 0 15
	CUR0_MATRIX_C14_B 16 31
regCM_CUR0_CUR0_MATRIX_C21_C22_A 0 0xcf9 2 0 2
	CUR0_MATRIX_C21_A 0 15
	CUR0_MATRIX_C22_A 16 31
regCM_CUR0_CUR0_MATRIX_C21_C22_B 0 0xcff 2 0 2
	CUR0_MATRIX_C21_B 0 15
	CUR0_MATRIX_C22_B 16 31
regCM_CUR0_CUR0_MATRIX_C23_C24_A 0 0xcfa 2 0 2
	CUR0_MATRIX_C23_A 0 15
	CUR0_MATRIX_C24_A 16 31
regCM_CUR0_CUR0_MATRIX_C23_C24_B 0 0xd00 2 0 2
	CUR0_MATRIX_C23_B 0 15
	CUR0_MATRIX_C24_B 16 31
regCM_CUR0_CUR0_MATRIX_C31_C32_A 0 0xcfb 2 0 2
	CUR0_MATRIX_C31_A 0 15
	CUR0_MATRIX_C32_A 16 31
regCM_CUR0_CUR0_MATRIX_C31_C32_B 0 0xd01 2 0 2
	CUR0_MATRIX_C31_B 0 15
	CUR0_MATRIX_C32_B 16 31
regCM_CUR0_CUR0_MATRIX_C33_C34_A 0 0xcfc 2 0 2
	CUR0_MATRIX_C33_A 0 15
	CUR0_MATRIX_C34_A 16 31
regCM_CUR0_CUR0_MATRIX_C33_C34_B 0 0xd02 2 0 2
	CUR0_MATRIX_C33_B 0 15
	CUR0_MATRIX_C34_B 16 31
regCM_CUR0_CUR0_MATRIX_MODE 0 0xcf6 3 0 2
	CUR0_MATRIX_MODE 0 1
	CUR0_MATRIX_MODE_CURRENT 2 3
	CUR0_MATRIX_COEF_FORMAT 4 4
regCM_CUR0_CURSOR0_COLOR0 0 0xcf2 1 0 2
	CUR0_COLOR0 0 23
regCM_CUR0_CURSOR0_COLOR1 0 0xcf3 1 0 2
	CUR0_COLOR1 0 23
regCM_CUR0_CURSOR0_CONTROL 0 0xcf1 7 0 2
	CUR0_ENABLE 0 0
	CUR0_EXPANSION_MODE 1 1
	CUR0_PIX_INV_MODE 2 2
	CUR0_ROM_EN 3 3
	CUR0_MODE 4 6
	CUR0_PIXEL_ALPHA_MOD_EN 7 7
	CUR0_UPDATE_PENDING 16 16
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_G_Y 0 0xcf4 2 0 2
	CUR0_FP_SCALE_G_Y 0 15
	CUR0_FP_BIAS_G_Y 16 31
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_RB_CRCB 0 0xcf5 2 0 2
	CUR0_FP_SCALE_RB_CRCB 0 15
	CUR0_FP_BIAS_RB_CRCB 16 31
regCM_CUR1_CUR0_MATRIX_C11_C12_A 0 0xe62 2 0 2
	CUR0_MATRIX_C11_A 0 15
	CUR0_MATRIX_C12_A 16 31
regCM_CUR1_CUR0_MATRIX_C11_C12_B 0 0xe68 2 0 2
	CUR0_MATRIX_C11_B 0 15
	CUR0_MATRIX_C12_B 16 31
regCM_CUR1_CUR0_MATRIX_C13_C14_A 0 0xe63 2 0 2
	CUR0_MATRIX_C13_A 0 15
	CUR0_MATRIX_C14_A 16 31
regCM_CUR1_CUR0_MATRIX_C13_C14_B 0 0xe69 2 0 2
	CUR0_MATRIX_C13_B 0 15
	CUR0_MATRIX_C14_B 16 31
regCM_CUR1_CUR0_MATRIX_C21_C22_A 0 0xe64 2 0 2
	CUR0_MATRIX_C21_A 0 15
	CUR0_MATRIX_C22_A 16 31
regCM_CUR1_CUR0_MATRIX_C21_C22_B 0 0xe6a 2 0 2
	CUR0_MATRIX_C21_B 0 15
	CUR0_MATRIX_C22_B 16 31
regCM_CUR1_CUR0_MATRIX_C23_C24_A 0 0xe65 2 0 2
	CUR0_MATRIX_C23_A 0 15
	CUR0_MATRIX_C24_A 16 31
regCM_CUR1_CUR0_MATRIX_C23_C24_B 0 0xe6b 2 0 2
	CUR0_MATRIX_C23_B 0 15
	CUR0_MATRIX_C24_B 16 31
regCM_CUR1_CUR0_MATRIX_C31_C32_A 0 0xe66 2 0 2
	CUR0_MATRIX_C31_A 0 15
	CUR0_MATRIX_C32_A 16 31
regCM_CUR1_CUR0_MATRIX_C31_C32_B 0 0xe6c 2 0 2
	CUR0_MATRIX_C31_B 0 15
	CUR0_MATRIX_C32_B 16 31
regCM_CUR1_CUR0_MATRIX_C33_C34_A 0 0xe67 2 0 2
	CUR0_MATRIX_C33_A 0 15
	CUR0_MATRIX_C34_A 16 31
regCM_CUR1_CUR0_MATRIX_C33_C34_B 0 0xe6d 2 0 2
	CUR0_MATRIX_C33_B 0 15
	CUR0_MATRIX_C34_B 16 31
regCM_CUR1_CUR0_MATRIX_MODE 0 0xe61 3 0 2
	CUR0_MATRIX_MODE 0 1
	CUR0_MATRIX_MODE_CURRENT 2 3
	CUR0_MATRIX_COEF_FORMAT 4 4
regCM_CUR1_CURSOR0_COLOR0 0 0xe5d 1 0 2
	CUR0_COLOR0 0 23
regCM_CUR1_CURSOR0_COLOR1 0 0xe5e 1 0 2
	CUR0_COLOR1 0 23
regCM_CUR1_CURSOR0_CONTROL 0 0xe5c 7 0 2
	CUR0_ENABLE 0 0
	CUR0_EXPANSION_MODE 1 1
	CUR0_PIX_INV_MODE 2 2
	CUR0_ROM_EN 3 3
	CUR0_MODE 4 6
	CUR0_PIXEL_ALPHA_MOD_EN 7 7
	CUR0_UPDATE_PENDING 16 16
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_G_Y 0 0xe5f 2 0 2
	CUR0_FP_SCALE_G_Y 0 15
	CUR0_FP_BIAS_G_Y 16 31
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_RB_CRCB 0 0xe60 2 0 2
	CUR0_FP_SCALE_RB_CRCB 0 15
	CUR0_FP_BIAS_RB_CRCB 16 31
regCM_CUR2_CUR0_MATRIX_C11_C12_A 0 0xfcd 2 0 2
	CUR0_MATRIX_C11_A 0 15
	CUR0_MATRIX_C12_A 16 31
regCM_CUR2_CUR0_MATRIX_C11_C12_B 0 0xfd3 2 0 2
	CUR0_MATRIX_C11_B 0 15
	CUR0_MATRIX_C12_B 16 31
regCM_CUR2_CUR0_MATRIX_C13_C14_A 0 0xfce 2 0 2
	CUR0_MATRIX_C13_A 0 15
	CUR0_MATRIX_C14_A 16 31
regCM_CUR2_CUR0_MATRIX_C13_C14_B 0 0xfd4 2 0 2
	CUR0_MATRIX_C13_B 0 15
	CUR0_MATRIX_C14_B 16 31
regCM_CUR2_CUR0_MATRIX_C21_C22_A 0 0xfcf 2 0 2
	CUR0_MATRIX_C21_A 0 15
	CUR0_MATRIX_C22_A 16 31
regCM_CUR2_CUR0_MATRIX_C21_C22_B 0 0xfd5 2 0 2
	CUR0_MATRIX_C21_B 0 15
	CUR0_MATRIX_C22_B 16 31
regCM_CUR2_CUR0_MATRIX_C23_C24_A 0 0xfd0 2 0 2
	CUR0_MATRIX_C23_A 0 15
	CUR0_MATRIX_C24_A 16 31
regCM_CUR2_CUR0_MATRIX_C23_C24_B 0 0xfd6 2 0 2
	CUR0_MATRIX_C23_B 0 15
	CUR0_MATRIX_C24_B 16 31
regCM_CUR2_CUR0_MATRIX_C31_C32_A 0 0xfd1 2 0 2
	CUR0_MATRIX_C31_A 0 15
	CUR0_MATRIX_C32_A 16 31
regCM_CUR2_CUR0_MATRIX_C31_C32_B 0 0xfd7 2 0 2
	CUR0_MATRIX_C31_B 0 15
	CUR0_MATRIX_C32_B 16 31
regCM_CUR2_CUR0_MATRIX_C33_C34_A 0 0xfd2 2 0 2
	CUR0_MATRIX_C33_A 0 15
	CUR0_MATRIX_C34_A 16 31
regCM_CUR2_CUR0_MATRIX_C33_C34_B 0 0xfd8 2 0 2
	CUR0_MATRIX_C33_B 0 15
	CUR0_MATRIX_C34_B 16 31
regCM_CUR2_CUR0_MATRIX_MODE 0 0xfcc 3 0 2
	CUR0_MATRIX_MODE 0 1
	CUR0_MATRIX_MODE_CURRENT 2 3
	CUR0_MATRIX_COEF_FORMAT 4 4
regCM_CUR2_CURSOR0_COLOR0 0 0xfc8 1 0 2
	CUR0_COLOR0 0 23
regCM_CUR2_CURSOR0_COLOR1 0 0xfc9 1 0 2
	CUR0_COLOR1 0 23
regCM_CUR2_CURSOR0_CONTROL 0 0xfc7 7 0 2
	CUR0_ENABLE 0 0
	CUR0_EXPANSION_MODE 1 1
	CUR0_PIX_INV_MODE 2 2
	CUR0_ROM_EN 3 3
	CUR0_MODE 4 6
	CUR0_PIXEL_ALPHA_MOD_EN 7 7
	CUR0_UPDATE_PENDING 16 16
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_G_Y 0 0xfca 2 0 2
	CUR0_FP_SCALE_G_Y 0 15
	CUR0_FP_BIAS_G_Y 16 31
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_RB_CRCB 0 0xfcb 2 0 2
	CUR0_FP_SCALE_RB_CRCB 0 15
	CUR0_FP_BIAS_RB_CRCB 16 31
regCM_CUR3_CUR0_MATRIX_C11_C12_A 0 0x1138 2 0 2
	CUR0_MATRIX_C11_A 0 15
	CUR0_MATRIX_C12_A 16 31
regCM_CUR3_CUR0_MATRIX_C11_C12_B 0 0x113e 2 0 2
	CUR0_MATRIX_C11_B 0 15
	CUR0_MATRIX_C12_B 16 31
regCM_CUR3_CUR0_MATRIX_C13_C14_A 0 0x1139 2 0 2
	CUR0_MATRIX_C13_A 0 15
	CUR0_MATRIX_C14_A 16 31
regCM_CUR3_CUR0_MATRIX_C13_C14_B 0 0x113f 2 0 2
	CUR0_MATRIX_C13_B 0 15
	CUR0_MATRIX_C14_B 16 31
regCM_CUR3_CUR0_MATRIX_C21_C22_A 0 0x113a 2 0 2
	CUR0_MATRIX_C21_A 0 15
	CUR0_MATRIX_C22_A 16 31
regCM_CUR3_CUR0_MATRIX_C21_C22_B 0 0x1140 2 0 2
	CUR0_MATRIX_C21_B 0 15
	CUR0_MATRIX_C22_B 16 31
regCM_CUR3_CUR0_MATRIX_C23_C24_A 0 0x113b 2 0 2
	CUR0_MATRIX_C23_A 0 15
	CUR0_MATRIX_C24_A 16 31
regCM_CUR3_CUR0_MATRIX_C23_C24_B 0 0x1141 2 0 2
	CUR0_MATRIX_C23_B 0 15
	CUR0_MATRIX_C24_B 16 31
regCM_CUR3_CUR0_MATRIX_C31_C32_A 0 0x113c 2 0 2
	CUR0_MATRIX_C31_A 0 15
	CUR0_MATRIX_C32_A 16 31
regCM_CUR3_CUR0_MATRIX_C31_C32_B 0 0x1142 2 0 2
	CUR0_MATRIX_C31_B 0 15
	CUR0_MATRIX_C32_B 16 31
regCM_CUR3_CUR0_MATRIX_C33_C34_A 0 0x113d 2 0 2
	CUR0_MATRIX_C33_A 0 15
	CUR0_MATRIX_C34_A 16 31
regCM_CUR3_CUR0_MATRIX_C33_C34_B 0 0x1143 2 0 2
	CUR0_MATRIX_C33_B 0 15
	CUR0_MATRIX_C34_B 16 31
regCM_CUR3_CUR0_MATRIX_MODE 0 0x1137 3 0 2
	CUR0_MATRIX_MODE 0 1
	CUR0_MATRIX_MODE_CURRENT 2 3
	CUR0_MATRIX_COEF_FORMAT 4 4
regCM_CUR3_CURSOR0_COLOR0 0 0x1133 1 0 2
	CUR0_COLOR0 0 23
regCM_CUR3_CURSOR0_COLOR1 0 0x1134 1 0 2
	CUR0_COLOR1 0 23
regCM_CUR3_CURSOR0_CONTROL 0 0x1132 7 0 2
	CUR0_ENABLE 0 0
	CUR0_EXPANSION_MODE 1 1
	CUR0_PIX_INV_MODE 2 2
	CUR0_ROM_EN 3 3
	CUR0_MODE 4 6
	CUR0_PIXEL_ALPHA_MOD_EN 7 7
	CUR0_UPDATE_PENDING 16 16
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_G_Y 0 0x1135 2 0 2
	CUR0_FP_SCALE_G_Y 0 15
	CUR0_FP_BIAS_G_Y 16 31
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_RB_CRCB 0 0x1136 2 0 2
	CUR0_FP_SCALE_RB_CRCB 0 15
	CUR0_FP_BIAS_RB_CRCB 16 31
regCNVC_CFG0_ALPHA_2BIT_LUT 0 0xcdd 4 0 2
	ALPHA_2BIT_LUT0 0 7
	ALPHA_2BIT_LUT1 8 15
	ALPHA_2BIT_LUT2 16 23
	ALPHA_2BIT_LUT3 24 31
regCNVC_CFG0_CNVC_COEF_FORMAT 0 0xcec 1 0 2
	PRE_CSC_COEF_FORMAT 0 0
regCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT 0 0xccf 2 0 2
	CNVC_SURFACE_PIXEL_FORMAT 0 6
	CNVC_ALPHA_PLANE_ENABLE 8 8
regCNVC_CFG0_COLOR_KEYER_ALPHA 0 0xcd8 2 0 2
	COLOR_KEYER_ALPHA_LOW 0 15
	COLOR_KEYER_ALPHA_HIGH 16 31
regCNVC_CFG0_COLOR_KEYER_BLUE 0 0xcdb 2 0 2
	COLOR_KEYER_BLUE_LOW 0 15
	COLOR_KEYER_BLUE_HIGH 16 31
regCNVC_CFG0_COLOR_KEYER_CONTROL 0 0xcd7 3 0 2
	COLOR_KEYER_EN 0 0
	LUMA_KEYER_EN 1 1
	COLOR_KEYER_MODE 4 5
regCNVC_CFG0_COLOR_KEYER_GREEN 0 0xcda 2 0 2
	COLOR_KEYER_GREEN_LOW 0 15
	COLOR_KEYER_GREEN_HIGH 16 31
regCNVC_CFG0_COLOR_KEYER_RED 0 0xcd9 2 0 2
	COLOR_KEYER_RED_LOW 0 15
	COLOR_KEYER_RED_HIGH 16 31
regCNVC_CFG0_FCNV_FP_BIAS_B 0 0xcd3 1 0 2
	FCNV_FP_BIAS_B 0 18
regCNVC_CFG0_FCNV_FP_BIAS_G 0 0xcd2 1 0 2
	FCNV_FP_BIAS_G 0 18
regCNVC_CFG0_FCNV_FP_BIAS_R 0 0xcd1 1 0 2
	FCNV_FP_BIAS_R 0 18
regCNVC_CFG0_FCNV_FP_SCALE_B 0 0xcd6 1 0 2
	FCNV_FP_SCALE_B 0 18
regCNVC_CFG0_FCNV_FP_SCALE_G 0 0xcd5 1 0 2
	FCNV_FP_SCALE_G 0 18
regCNVC_CFG0_FCNV_FP_SCALE_R 0 0xcd4 1 0 2
	FCNV_FP_SCALE_R 0 18
regCNVC_CFG0_FORMAT_CONTROL 0 0xcd0 11 0 2
	FORMAT_EXPANSION_MODE 0 0
	FORMAT_CNV16 4 4
	ALPHA_EN 8 8
	CNVC_BYPASS 12 12
	CNVC_BYPASS_MSB_ALIGN 13 13
	CLAMP_POSITIVE 16 16
	CLAMP_POSITIVE_C 17 17
	CNVC_UPDATE_PENDING 20 20
	FORMAT_CROSSBAR_R 24 25
	FORMAT_CROSSBAR_G 26 27
	FORMAT_CROSSBAR_B 28 29
regCNVC_CFG0_PRE_CSC_B_C11_C12 0 0xce6 2 0 2
	PRE_CSC_B_C11 0 15
	PRE_CSC_B_C12 16 31
regCNVC_CFG0_PRE_CSC_B_C13_C14 0 0xce7 2 0 2
	PRE_CSC_B_C13 0 15
	PRE_CSC_B_C14 16 31
regCNVC_CFG0_PRE_CSC_B_C21_C22 0 0xce8 2 0 2
	PRE_CSC_B_C21 0 15
	PRE_CSC_B_C22 16 31
regCNVC_CFG0_PRE_CSC_B_C23_C24 0 0xce9 2 0 2
	PRE_CSC_B_C23 0 15
	PRE_CSC_B_C24 16 31
regCNVC_CFG0_PRE_CSC_B_C31_C32 0 0xcea 2 0 2
	PRE_CSC_B_C31 0 15
	PRE_CSC_B_C32 16 31
regCNVC_CFG0_PRE_CSC_B_C33_C34 0 0xceb 2 0 2
	PRE_CSC_B_C33 0 15
	PRE_CSC_B_C34 16 31
regCNVC_CFG0_PRE_CSC_C11_C12 0 0xce0 2 0 2
	PRE_CSC_C11 0 15
	PRE_CSC_C12 16 31
regCNVC_CFG0_PRE_CSC_C13_C14 0 0xce1 2 0 2
	PRE_CSC_C13 0 15
	PRE_CSC_C14 16 31
regCNVC_CFG0_PRE_CSC_C21_C22 0 0xce2 2 0 2
	PRE_CSC_C21 0 15
	PRE_CSC_C22 16 31
regCNVC_CFG0_PRE_CSC_C23_C24 0 0xce3 2 0 2
	PRE_CSC_C23 0 15
	PRE_CSC_C24 16 31
regCNVC_CFG0_PRE_CSC_C31_C32 0 0xce4 2 0 2
	PRE_CSC_C31 0 15
	PRE_CSC_C32 16 31
regCNVC_CFG0_PRE_CSC_C33_C34 0 0xce5 2 0 2
	PRE_CSC_C33 0 15
	PRE_CSC_C34 16 31
regCNVC_CFG0_PRE_CSC_MODE 0 0xcdf 2 0 2
	PRE_CSC_MODE 0 1
	PRE_CSC_MODE_CURRENT 2 3
regCNVC_CFG0_PRE_DEALPHA 0 0xcde 2 0 2
	PRE_DEALPHA_EN 0 0
	PRE_DEALPHA_ABLND_EN 4 4
regCNVC_CFG0_PRE_DEGAM 0 0xced 2 0 2
	PRE_DEGAM_MODE 0 1
	PRE_DEGAM_SELECT 4 6
regCNVC_CFG0_PRE_REALPHA 0 0xcee 2 0 2
	PRE_REALPHA_EN 0 0
	PRE_REALPHA_ABLND_EN 4 4
regCNVC_CFG1_ALPHA_2BIT_LUT 0 0xe48 4 0 2
	ALPHA_2BIT_LUT0 0 7
	ALPHA_2BIT_LUT1 8 15
	ALPHA_2BIT_LUT2 16 23
	ALPHA_2BIT_LUT3 24 31
regCNVC_CFG1_CNVC_COEF_FORMAT 0 0xe57 1 0 2
	PRE_CSC_COEF_FORMAT 0 0
regCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT 0 0xe3a 2 0 2
	CNVC_SURFACE_PIXEL_FORMAT 0 6
	CNVC_ALPHA_PLANE_ENABLE 8 8
regCNVC_CFG1_COLOR_KEYER_ALPHA 0 0xe43 2 0 2
	COLOR_KEYER_ALPHA_LOW 0 15
	COLOR_KEYER_ALPHA_HIGH 16 31
regCNVC_CFG1_COLOR_KEYER_BLUE 0 0xe46 2 0 2
	COLOR_KEYER_BLUE_LOW 0 15
	COLOR_KEYER_BLUE_HIGH 16 31
regCNVC_CFG1_COLOR_KEYER_CONTROL 0 0xe42 3 0 2
	COLOR_KEYER_EN 0 0
	LUMA_KEYER_EN 1 1
	COLOR_KEYER_MODE 4 5
regCNVC_CFG1_COLOR_KEYER_GREEN 0 0xe45 2 0 2
	COLOR_KEYER_GREEN_LOW 0 15
	COLOR_KEYER_GREEN_HIGH 16 31
regCNVC_CFG1_COLOR_KEYER_RED 0 0xe44 2 0 2
	COLOR_KEYER_RED_LOW 0 15
	COLOR_KEYER_RED_HIGH 16 31
regCNVC_CFG1_FCNV_FP_BIAS_B 0 0xe3e 1 0 2
	FCNV_FP_BIAS_B 0 18
regCNVC_CFG1_FCNV_FP_BIAS_G 0 0xe3d 1 0 2
	FCNV_FP_BIAS_G 0 18
regCNVC_CFG1_FCNV_FP_BIAS_R 0 0xe3c 1 0 2
	FCNV_FP_BIAS_R 0 18
regCNVC_CFG1_FCNV_FP_SCALE_B 0 0xe41 1 0 2
	FCNV_FP_SCALE_B 0 18
regCNVC_CFG1_FCNV_FP_SCALE_G 0 0xe40 1 0 2
	FCNV_FP_SCALE_G 0 18
regCNVC_CFG1_FCNV_FP_SCALE_R 0 0xe3f 1 0 2
	FCNV_FP_SCALE_R 0 18
regCNVC_CFG1_FORMAT_CONTROL 0 0xe3b 11 0 2
	FORMAT_EXPANSION_MODE 0 0
	FORMAT_CNV16 4 4
	ALPHA_EN 8 8
	CNVC_BYPASS 12 12
	CNVC_BYPASS_MSB_ALIGN 13 13
	CLAMP_POSITIVE 16 16
	CLAMP_POSITIVE_C 17 17
	CNVC_UPDATE_PENDING 20 20
	FORMAT_CROSSBAR_R 24 25
	FORMAT_CROSSBAR_G 26 27
	FORMAT_CROSSBAR_B 28 29
regCNVC_CFG1_PRE_CSC_B_C11_C12 0 0xe51 2 0 2
	PRE_CSC_B_C11 0 15
	PRE_CSC_B_C12 16 31
regCNVC_CFG1_PRE_CSC_B_C13_C14 0 0xe52 2 0 2
	PRE_CSC_B_C13 0 15
	PRE_CSC_B_C14 16 31
regCNVC_CFG1_PRE_CSC_B_C21_C22 0 0xe53 2 0 2
	PRE_CSC_B_C21 0 15
	PRE_CSC_B_C22 16 31
regCNVC_CFG1_PRE_CSC_B_C23_C24 0 0xe54 2 0 2
	PRE_CSC_B_C23 0 15
	PRE_CSC_B_C24 16 31
regCNVC_CFG1_PRE_CSC_B_C31_C32 0 0xe55 2 0 2
	PRE_CSC_B_C31 0 15
	PRE_CSC_B_C32 16 31
regCNVC_CFG1_PRE_CSC_B_C33_C34 0 0xe56 2 0 2
	PRE_CSC_B_C33 0 15
	PRE_CSC_B_C34 16 31
regCNVC_CFG1_PRE_CSC_C11_C12 0 0xe4b 2 0 2
	PRE_CSC_C11 0 15
	PRE_CSC_C12 16 31
regCNVC_CFG1_PRE_CSC_C13_C14 0 0xe4c 2 0 2
	PRE_CSC_C13 0 15
	PRE_CSC_C14 16 31
regCNVC_CFG1_PRE_CSC_C21_C22 0 0xe4d 2 0 2
	PRE_CSC_C21 0 15
	PRE_CSC_C22 16 31
regCNVC_CFG1_PRE_CSC_C23_C24 0 0xe4e 2 0 2
	PRE_CSC_C23 0 15
	PRE_CSC_C24 16 31
regCNVC_CFG1_PRE_CSC_C31_C32 0 0xe4f 2 0 2
	PRE_CSC_C31 0 15
	PRE_CSC_C32 16 31
regCNVC_CFG1_PRE_CSC_C33_C34 0 0xe50 2 0 2
	PRE_CSC_C33 0 15
	PRE_CSC_C34 16 31
regCNVC_CFG1_PRE_CSC_MODE 0 0xe4a 2 0 2
	PRE_CSC_MODE 0 1
	PRE_CSC_MODE_CURRENT 2 3
regCNVC_CFG1_PRE_DEALPHA 0 0xe49 2 0 2
	PRE_DEALPHA_EN 0 0
	PRE_DEALPHA_ABLND_EN 4 4
regCNVC_CFG1_PRE_DEGAM 0 0xe58 2 0 2
	PRE_DEGAM_MODE 0 1
	PRE_DEGAM_SELECT 4 6
regCNVC_CFG1_PRE_REALPHA 0 0xe59 2 0 2
	PRE_REALPHA_EN 0 0
	PRE_REALPHA_ABLND_EN 4 4
regCNVC_CFG2_ALPHA_2BIT_LUT 0 0xfb3 4 0 2
	ALPHA_2BIT_LUT0 0 7
	ALPHA_2BIT_LUT1 8 15
	ALPHA_2BIT_LUT2 16 23
	ALPHA_2BIT_LUT3 24 31
regCNVC_CFG2_CNVC_COEF_FORMAT 0 0xfc2 1 0 2
	PRE_CSC_COEF_FORMAT 0 0
regCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT 0 0xfa5 2 0 2
	CNVC_SURFACE_PIXEL_FORMAT 0 6
	CNVC_ALPHA_PLANE_ENABLE 8 8
regCNVC_CFG2_COLOR_KEYER_ALPHA 0 0xfae 2 0 2
	COLOR_KEYER_ALPHA_LOW 0 15
	COLOR_KEYER_ALPHA_HIGH 16 31
regCNVC_CFG2_COLOR_KEYER_BLUE 0 0xfb1 2 0 2
	COLOR_KEYER_BLUE_LOW 0 15
	COLOR_KEYER_BLUE_HIGH 16 31
regCNVC_CFG2_COLOR_KEYER_CONTROL 0 0xfad 3 0 2
	COLOR_KEYER_EN 0 0
	LUMA_KEYER_EN 1 1
	COLOR_KEYER_MODE 4 5
regCNVC_CFG2_COLOR_KEYER_GREEN 0 0xfb0 2 0 2
	COLOR_KEYER_GREEN_LOW 0 15
	COLOR_KEYER_GREEN_HIGH 16 31
regCNVC_CFG2_COLOR_KEYER_RED 0 0xfaf 2 0 2
	COLOR_KEYER_RED_LOW 0 15
	COLOR_KEYER_RED_HIGH 16 31
regCNVC_CFG2_FCNV_FP_BIAS_B 0 0xfa9 1 0 2
	FCNV_FP_BIAS_B 0 18
regCNVC_CFG2_FCNV_FP_BIAS_G 0 0xfa8 1 0 2
	FCNV_FP_BIAS_G 0 18
regCNVC_CFG2_FCNV_FP_BIAS_R 0 0xfa7 1 0 2
	FCNV_FP_BIAS_R 0 18
regCNVC_CFG2_FCNV_FP_SCALE_B 0 0xfac 1 0 2
	FCNV_FP_SCALE_B 0 18
regCNVC_CFG2_FCNV_FP_SCALE_G 0 0xfab 1 0 2
	FCNV_FP_SCALE_G 0 18
regCNVC_CFG2_FCNV_FP_SCALE_R 0 0xfaa 1 0 2
	FCNV_FP_SCALE_R 0 18
regCNVC_CFG2_FORMAT_CONTROL 0 0xfa6 11 0 2
	FORMAT_EXPANSION_MODE 0 0
	FORMAT_CNV16 4 4
	ALPHA_EN 8 8
	CNVC_BYPASS 12 12
	CNVC_BYPASS_MSB_ALIGN 13 13
	CLAMP_POSITIVE 16 16
	CLAMP_POSITIVE_C 17 17
	CNVC_UPDATE_PENDING 20 20
	FORMAT_CROSSBAR_R 24 25
	FORMAT_CROSSBAR_G 26 27
	FORMAT_CROSSBAR_B 28 29
regCNVC_CFG2_PRE_CSC_B_C11_C12 0 0xfbc 2 0 2
	PRE_CSC_B_C11 0 15
	PRE_CSC_B_C12 16 31
regCNVC_CFG2_PRE_CSC_B_C13_C14 0 0xfbd 2 0 2
	PRE_CSC_B_C13 0 15
	PRE_CSC_B_C14 16 31
regCNVC_CFG2_PRE_CSC_B_C21_C22 0 0xfbe 2 0 2
	PRE_CSC_B_C21 0 15
	PRE_CSC_B_C22 16 31
regCNVC_CFG2_PRE_CSC_B_C23_C24 0 0xfbf 2 0 2
	PRE_CSC_B_C23 0 15
	PRE_CSC_B_C24 16 31
regCNVC_CFG2_PRE_CSC_B_C31_C32 0 0xfc0 2 0 2
	PRE_CSC_B_C31 0 15
	PRE_CSC_B_C32 16 31
regCNVC_CFG2_PRE_CSC_B_C33_C34 0 0xfc1 2 0 2
	PRE_CSC_B_C33 0 15
	PRE_CSC_B_C34 16 31
regCNVC_CFG2_PRE_CSC_C11_C12 0 0xfb6 2 0 2
	PRE_CSC_C11 0 15
	PRE_CSC_C12 16 31
regCNVC_CFG2_PRE_CSC_C13_C14 0 0xfb7 2 0 2
	PRE_CSC_C13 0 15
	PRE_CSC_C14 16 31
regCNVC_CFG2_PRE_CSC_C21_C22 0 0xfb8 2 0 2
	PRE_CSC_C21 0 15
	PRE_CSC_C22 16 31
regCNVC_CFG2_PRE_CSC_C23_C24 0 0xfb9 2 0 2
	PRE_CSC_C23 0 15
	PRE_CSC_C24 16 31
regCNVC_CFG2_PRE_CSC_C31_C32 0 0xfba 2 0 2
	PRE_CSC_C31 0 15
	PRE_CSC_C32 16 31
regCNVC_CFG2_PRE_CSC_C33_C34 0 0xfbb 2 0 2
	PRE_CSC_C33 0 15
	PRE_CSC_C34 16 31
regCNVC_CFG2_PRE_CSC_MODE 0 0xfb5 2 0 2
	PRE_CSC_MODE 0 1
	PRE_CSC_MODE_CURRENT 2 3
regCNVC_CFG2_PRE_DEALPHA 0 0xfb4 2 0 2
	PRE_DEALPHA_EN 0 0
	PRE_DEALPHA_ABLND_EN 4 4
regCNVC_CFG2_PRE_DEGAM 0 0xfc3 2 0 2
	PRE_DEGAM_MODE 0 1
	PRE_DEGAM_SELECT 4 6
regCNVC_CFG2_PRE_REALPHA 0 0xfc4 2 0 2
	PRE_REALPHA_EN 0 0
	PRE_REALPHA_ABLND_EN 4 4
regCNVC_CFG3_ALPHA_2BIT_LUT 0 0x111e 4 0 2
	ALPHA_2BIT_LUT0 0 7
	ALPHA_2BIT_LUT1 8 15
	ALPHA_2BIT_LUT2 16 23
	ALPHA_2BIT_LUT3 24 31
regCNVC_CFG3_CNVC_COEF_FORMAT 0 0x112d 1 0 2
	PRE_CSC_COEF_FORMAT 0 0
regCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT 0 0x1110 2 0 2
	CNVC_SURFACE_PIXEL_FORMAT 0 6
	CNVC_ALPHA_PLANE_ENABLE 8 8
regCNVC_CFG3_COLOR_KEYER_ALPHA 0 0x1119 2 0 2
	COLOR_KEYER_ALPHA_LOW 0 15
	COLOR_KEYER_ALPHA_HIGH 16 31
regCNVC_CFG3_COLOR_KEYER_BLUE 0 0x111c 2 0 2
	COLOR_KEYER_BLUE_LOW 0 15
	COLOR_KEYER_BLUE_HIGH 16 31
regCNVC_CFG3_COLOR_KEYER_CONTROL 0 0x1118 3 0 2
	COLOR_KEYER_EN 0 0
	LUMA_KEYER_EN 1 1
	COLOR_KEYER_MODE 4 5
regCNVC_CFG3_COLOR_KEYER_GREEN 0 0x111b 2 0 2
	COLOR_KEYER_GREEN_LOW 0 15
	COLOR_KEYER_GREEN_HIGH 16 31
regCNVC_CFG3_COLOR_KEYER_RED 0 0x111a 2 0 2
	COLOR_KEYER_RED_LOW 0 15
	COLOR_KEYER_RED_HIGH 16 31
regCNVC_CFG3_FCNV_FP_BIAS_B 0 0x1114 1 0 2
	FCNV_FP_BIAS_B 0 18
regCNVC_CFG3_FCNV_FP_BIAS_G 0 0x1113 1 0 2
	FCNV_FP_BIAS_G 0 18
regCNVC_CFG3_FCNV_FP_BIAS_R 0 0x1112 1 0 2
	FCNV_FP_BIAS_R 0 18
regCNVC_CFG3_FCNV_FP_SCALE_B 0 0x1117 1 0 2
	FCNV_FP_SCALE_B 0 18
regCNVC_CFG3_FCNV_FP_SCALE_G 0 0x1116 1 0 2
	FCNV_FP_SCALE_G 0 18
regCNVC_CFG3_FCNV_FP_SCALE_R 0 0x1115 1 0 2
	FCNV_FP_SCALE_R 0 18
regCNVC_CFG3_FORMAT_CONTROL 0 0x1111 11 0 2
	FORMAT_EXPANSION_MODE 0 0
	FORMAT_CNV16 4 4
	ALPHA_EN 8 8
	CNVC_BYPASS 12 12
	CNVC_BYPASS_MSB_ALIGN 13 13
	CLAMP_POSITIVE 16 16
	CLAMP_POSITIVE_C 17 17
	CNVC_UPDATE_PENDING 20 20
	FORMAT_CROSSBAR_R 24 25
	FORMAT_CROSSBAR_G 26 27
	FORMAT_CROSSBAR_B 28 29
regCNVC_CFG3_PRE_CSC_B_C11_C12 0 0x1127 2 0 2
	PRE_CSC_B_C11 0 15
	PRE_CSC_B_C12 16 31
regCNVC_CFG3_PRE_CSC_B_C13_C14 0 0x1128 2 0 2
	PRE_CSC_B_C13 0 15
	PRE_CSC_B_C14 16 31
regCNVC_CFG3_PRE_CSC_B_C21_C22 0 0x1129 2 0 2
	PRE_CSC_B_C21 0 15
	PRE_CSC_B_C22 16 31
regCNVC_CFG3_PRE_CSC_B_C23_C24 0 0x112a 2 0 2
	PRE_CSC_B_C23 0 15
	PRE_CSC_B_C24 16 31
regCNVC_CFG3_PRE_CSC_B_C31_C32 0 0x112b 2 0 2
	PRE_CSC_B_C31 0 15
	PRE_CSC_B_C32 16 31
regCNVC_CFG3_PRE_CSC_B_C33_C34 0 0x112c 2 0 2
	PRE_CSC_B_C33 0 15
	PRE_CSC_B_C34 16 31
regCNVC_CFG3_PRE_CSC_C11_C12 0 0x1121 2 0 2
	PRE_CSC_C11 0 15
	PRE_CSC_C12 16 31
regCNVC_CFG3_PRE_CSC_C13_C14 0 0x1122 2 0 2
	PRE_CSC_C13 0 15
	PRE_CSC_C14 16 31
regCNVC_CFG3_PRE_CSC_C21_C22 0 0x1123 2 0 2
	PRE_CSC_C21 0 15
	PRE_CSC_C22 16 31
regCNVC_CFG3_PRE_CSC_C23_C24 0 0x1124 2 0 2
	PRE_CSC_C23 0 15
	PRE_CSC_C24 16 31
regCNVC_CFG3_PRE_CSC_C31_C32 0 0x1125 2 0 2
	PRE_CSC_C31 0 15
	PRE_CSC_C32 16 31
regCNVC_CFG3_PRE_CSC_C33_C34 0 0x1126 2 0 2
	PRE_CSC_C33 0 15
	PRE_CSC_C34 16 31
regCNVC_CFG3_PRE_CSC_MODE 0 0x1120 2 0 2
	PRE_CSC_MODE 0 1
	PRE_CSC_MODE_CURRENT 2 3
regCNVC_CFG3_PRE_DEALPHA 0 0x111f 2 0 2
	PRE_DEALPHA_EN 0 0
	PRE_DEALPHA_ABLND_EN 4 4
regCNVC_CFG3_PRE_DEGAM 0 0x112e 2 0 2
	PRE_DEGAM_MODE 0 1
	PRE_DEGAM_SELECT 4 6
regCNVC_CFG3_PRE_REALPHA 0 0x112f 2 0 2
	PRE_REALPHA_EN 0 0
	PRE_REALPHA_ABLND_EN 4 4
regCOMPBUF_MEM_PWR_CTRL_1 0 0x4c1 4 0 2
	COMPBUF_ACTIVE_WAKE_LATENCY 0 7
	COMPBUF_ACTIVE_SLEEP_LATENCY 8 15
	COMPBUF_IDLE_WAKE_LATENCY 16 23
	COMPBUF_IDLE_SLEEP_LATENCY 24 31
regCOMPBUF_MEM_PWR_CTRL_2 0 0x4c2 3 0 2
	COMPBUF_UNALLOCATED_WAKE_LATENCY 0 7
	COMPBUF_ACTIVE_ENTER_LATENCY 8 11
	COMPBUF_IDLE_ENTER_LATENCY 12 15
regCOMPBUF_RESERVED_SPACE 0 0x4c4 1 0 2
	COMPBUF_RESERVED_SPACE_64B 0 11
regCORB_LOWER_BASE_ADDRESS 0 0x4b7010 2 0 3
	CORB_LOWER_BASE_UNIMPLEMENTED_BITS 0 6
	CORB_LOWER_BASE_ADDRESS 7 31
regCORB_UPPER_BASE_ADDRESS 0 0x4b7011 1 0 3
	CORB_UPPER_BASE_ADDRESS 0 31
regCURSOR0_0_CURSOR_CONTROL 0 0x679 8 0 2
	CURSOR_ENABLE 0 0
	CURSOR_REQ_MODE 2 2
	CURSOR_2X_MAGNIFY 4 4
	CURSOR_MODE 8 10
	CURSOR_TMZ 12 12
	CURSOR_PITCH 16 17
	CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS 20 20
	CURSOR_LINES_PER_CHUNK 24 28
regCURSOR0_0_CURSOR_DST_OFFSET 0 0x680 1 0 2
	CURSOR_DST_X_OFFSET 0 13
regCURSOR0_0_CURSOR_HOT_SPOT 0 0x67e 2 0 2
	CURSOR_HOT_SPOT_Y 0 7
	CURSOR_HOT_SPOT_X 16 23
regCURSOR0_0_CURSOR_MEM_PWR_CTRL 0 0x681 3 0 2
	CROB_MEM_PWR_FORCE 0 1
	CROB_MEM_PWR_DIS 2 2
	CROB_MEM_PWR_LS_MODE 4 5
regCURSOR0_0_CURSOR_MEM_PWR_STATUS 0 0x682 1 0 2
	CROB_MEM_PWR_STATE 0 1
regCURSOR0_0_CURSOR_POSITION 0 0x67d 2 0 2
	CURSOR_Y_POSITION 0 14
	CURSOR_X_POSITION 15 29
regCURSOR0_0_CURSOR_SIZE 0 0x67c 2 0 2
	CURSOR_HEIGHT 0 8
	CURSOR_WIDTH 16 24
regCURSOR0_0_CURSOR_STEREO_CONTROL 0 0x67f 3 0 2
	CURSOR_STEREO_EN 0 0
	CURSOR_PRIMARY_OFFSET 4 17
	CURSOR_SECONDARY_OFFSET 18 31
regCURSOR0_0_CURSOR_SURFACE_ADDRESS 0 0x67a 1 0 2
	CURSOR_SURFACE_ADDRESS 0 31
regCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH 0 0x67b 1 0 2
	CURSOR_SURFACE_ADDRESS_HIGH 0 15
regCURSOR0_0_DMDATA_ADDRESS_HIGH 0 0x683 2 0 2
	DMDATA_ADDRESS_HIGH 0 15
	DMDATA_TMZ 30 30
regCURSOR0_0_DMDATA_ADDRESS_LOW 0 0x684 1 0 2
	DMDATA_ADDRESS_LOW 0 31
regCURSOR0_0_DMDATA_CNTL 0 0x685 4 0 2
	DMDATA_UPDATED 0 0
	DMDATA_REPEAT 1 1
	DMDATA_MODE 2 2
	DMDATA_SIZE 16 27
regCURSOR0_0_DMDATA_QOS_CNTL 0 0x686 3 0 2
	DMDATA_QOS_MODE 0 0
	DMDATA_QOS_LEVEL 4 7
	DMDATA_DL_DELTA 16 31
regCURSOR0_0_DMDATA_STATUS 0 0x687 3 0 2
	DMDATA_DONE 0 0
	DMDATA_UNDERFLOW 2 2
	DMDATA_UNDERFLOW_CLEAR 4 4
regCURSOR0_0_DMDATA_SW_CNTL 0 0x688 3 0 2
	DMDATA_SW_UPDATED 0 0
	DMDATA_SW_REPEAT 1 1
	DMDATA_SW_SIZE 16 27
regCURSOR0_0_DMDATA_SW_DATA 0 0x689 1 0 2
	DMDATA_SW_DATA 0 31
regCURSOR0_0_HUBP_3DLUT_ADDRESS_HIGH 0 0x68c 1 0 2
	HUBP_3DLUT_ADDRESS_HIGH 0 15
regCURSOR0_0_HUBP_3DLUT_ADDRESS_LOW 0 0x68b 1 0 2
	HUBP_3DLUT_ADDRESS_LOW 0 31
regCURSOR0_0_HUBP_3DLUT_CONTROL 0 0x68a 8 0 2
	HUBP_3DLUT_ENABLE 0 0
	HUBP_3DLUT_ADDRESSING_MODE 1 1
	HUBP_3DLUT_WIDTH 2 15
	HUBP_3DLUT_TMZ 16 16
	HUBP_3DLUT_CROSSBAR_SELECT_CB_B 17 18
	HUBP_3DLUT_CROSSBAR_SELECT_Y_G 19 20
	HUBP_3DLUT_CROSSBAR_SELECT_CR_R 21 22
	HUBP_3DLUT_DONE 31 31
regCURSOR0_0_HUBP_3DLUT_DLG_PARAM 0 0x68d 1 0 2
	REFCYC_PER_3DLUT_GROUP 0 22
regCURSOR0_1_CURSOR_CONTROL 0 0x755 8 0 2
	CURSOR_ENABLE 0 0
	CURSOR_REQ_MODE 2 2
	CURSOR_2X_MAGNIFY 4 4
	CURSOR_MODE 8 10
	CURSOR_TMZ 12 12
	CURSOR_PITCH 16 17
	CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS 20 20
	CURSOR_LINES_PER_CHUNK 24 28
regCURSOR0_1_CURSOR_DST_OFFSET 0 0x75c 1 0 2
	CURSOR_DST_X_OFFSET 0 13
regCURSOR0_1_CURSOR_HOT_SPOT 0 0x75a 2 0 2
	CURSOR_HOT_SPOT_Y 0 7
	CURSOR_HOT_SPOT_X 16 23
regCURSOR0_1_CURSOR_MEM_PWR_CTRL 0 0x75d 3 0 2
	CROB_MEM_PWR_FORCE 0 1
	CROB_MEM_PWR_DIS 2 2
	CROB_MEM_PWR_LS_MODE 4 5
regCURSOR0_1_CURSOR_MEM_PWR_STATUS 0 0x75e 1 0 2
	CROB_MEM_PWR_STATE 0 1
regCURSOR0_1_CURSOR_POSITION 0 0x759 2 0 2
	CURSOR_Y_POSITION 0 14
	CURSOR_X_POSITION 15 29
regCURSOR0_1_CURSOR_SIZE 0 0x758 2 0 2
	CURSOR_HEIGHT 0 8
	CURSOR_WIDTH 16 24
regCURSOR0_1_CURSOR_STEREO_CONTROL 0 0x75b 3 0 2
	CURSOR_STEREO_EN 0 0
	CURSOR_PRIMARY_OFFSET 4 17
	CURSOR_SECONDARY_OFFSET 18 31
regCURSOR0_1_CURSOR_SURFACE_ADDRESS 0 0x756 1 0 2
	CURSOR_SURFACE_ADDRESS 0 31
regCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH 0 0x757 1 0 2
	CURSOR_SURFACE_ADDRESS_HIGH 0 15
regCURSOR0_1_DMDATA_ADDRESS_HIGH 0 0x75f 2 0 2
	DMDATA_ADDRESS_HIGH 0 15
	DMDATA_TMZ 30 30
regCURSOR0_1_DMDATA_ADDRESS_LOW 0 0x760 1 0 2
	DMDATA_ADDRESS_LOW 0 31
regCURSOR0_1_DMDATA_CNTL 0 0x761 4 0 2
	DMDATA_UPDATED 0 0
	DMDATA_REPEAT 1 1
	DMDATA_MODE 2 2
	DMDATA_SIZE 16 27
regCURSOR0_1_DMDATA_QOS_CNTL 0 0x762 3 0 2
	DMDATA_QOS_MODE 0 0
	DMDATA_QOS_LEVEL 4 7
	DMDATA_DL_DELTA 16 31
regCURSOR0_1_DMDATA_STATUS 0 0x763 3 0 2
	DMDATA_DONE 0 0
	DMDATA_UNDERFLOW 2 2
	DMDATA_UNDERFLOW_CLEAR 4 4
regCURSOR0_1_DMDATA_SW_CNTL 0 0x764 3 0 2
	DMDATA_SW_UPDATED 0 0
	DMDATA_SW_REPEAT 1 1
	DMDATA_SW_SIZE 16 27
regCURSOR0_1_DMDATA_SW_DATA 0 0x765 1 0 2
	DMDATA_SW_DATA 0 31
regCURSOR0_1_HUBP_3DLUT_ADDRESS_HIGH 0 0x768 1 0 2
	HUBP_3DLUT_ADDRESS_HIGH 0 15
regCURSOR0_1_HUBP_3DLUT_ADDRESS_LOW 0 0x767 1 0 2
	HUBP_3DLUT_ADDRESS_LOW 0 31
regCURSOR0_1_HUBP_3DLUT_CONTROL 0 0x766 8 0 2
	HUBP_3DLUT_ENABLE 0 0
	HUBP_3DLUT_ADDRESSING_MODE 1 1
	HUBP_3DLUT_WIDTH 2 15
	HUBP_3DLUT_TMZ 16 16
	HUBP_3DLUT_CROSSBAR_SELECT_CB_B 17 18
	HUBP_3DLUT_CROSSBAR_SELECT_Y_G 19 20
	HUBP_3DLUT_CROSSBAR_SELECT_CR_R 21 22
	HUBP_3DLUT_DONE 31 31
regCURSOR0_1_HUBP_3DLUT_DLG_PARAM 0 0x769 1 0 2
	REFCYC_PER_3DLUT_GROUP 0 22
regCURSOR0_2_CURSOR_CONTROL 0 0x831 8 0 2
	CURSOR_ENABLE 0 0
	CURSOR_REQ_MODE 2 2
	CURSOR_2X_MAGNIFY 4 4
	CURSOR_MODE 8 10
	CURSOR_TMZ 12 12
	CURSOR_PITCH 16 17
	CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS 20 20
	CURSOR_LINES_PER_CHUNK 24 28
regCURSOR0_2_CURSOR_DST_OFFSET 0 0x838 1 0 2
	CURSOR_DST_X_OFFSET 0 13
regCURSOR0_2_CURSOR_HOT_SPOT 0 0x836 2 0 2
	CURSOR_HOT_SPOT_Y 0 7
	CURSOR_HOT_SPOT_X 16 23
regCURSOR0_2_CURSOR_MEM_PWR_CTRL 0 0x839 3 0 2
	CROB_MEM_PWR_FORCE 0 1
	CROB_MEM_PWR_DIS 2 2
	CROB_MEM_PWR_LS_MODE 4 5
regCURSOR0_2_CURSOR_MEM_PWR_STATUS 0 0x83a 1 0 2
	CROB_MEM_PWR_STATE 0 1
regCURSOR0_2_CURSOR_POSITION 0 0x835 2 0 2
	CURSOR_Y_POSITION 0 14
	CURSOR_X_POSITION 15 29
regCURSOR0_2_CURSOR_SIZE 0 0x834 2 0 2
	CURSOR_HEIGHT 0 8
	CURSOR_WIDTH 16 24
regCURSOR0_2_CURSOR_STEREO_CONTROL 0 0x837 3 0 2
	CURSOR_STEREO_EN 0 0
	CURSOR_PRIMARY_OFFSET 4 17
	CURSOR_SECONDARY_OFFSET 18 31
regCURSOR0_2_CURSOR_SURFACE_ADDRESS 0 0x832 1 0 2
	CURSOR_SURFACE_ADDRESS 0 31
regCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH 0 0x833 1 0 2
	CURSOR_SURFACE_ADDRESS_HIGH 0 15
regCURSOR0_2_DMDATA_ADDRESS_HIGH 0 0x83b 2 0 2
	DMDATA_ADDRESS_HIGH 0 15
	DMDATA_TMZ 30 30
regCURSOR0_2_DMDATA_ADDRESS_LOW 0 0x83c 1 0 2
	DMDATA_ADDRESS_LOW 0 31
regCURSOR0_2_DMDATA_CNTL 0 0x83d 4 0 2
	DMDATA_UPDATED 0 0
	DMDATA_REPEAT 1 1
	DMDATA_MODE 2 2
	DMDATA_SIZE 16 27
regCURSOR0_2_DMDATA_QOS_CNTL 0 0x83e 3 0 2
	DMDATA_QOS_MODE 0 0
	DMDATA_QOS_LEVEL 4 7
	DMDATA_DL_DELTA 16 31
regCURSOR0_2_DMDATA_STATUS 0 0x83f 3 0 2
	DMDATA_DONE 0 0
	DMDATA_UNDERFLOW 2 2
	DMDATA_UNDERFLOW_CLEAR 4 4
regCURSOR0_2_DMDATA_SW_CNTL 0 0x840 3 0 2
	DMDATA_SW_UPDATED 0 0
	DMDATA_SW_REPEAT 1 1
	DMDATA_SW_SIZE 16 27
regCURSOR0_2_DMDATA_SW_DATA 0 0x841 1 0 2
	DMDATA_SW_DATA 0 31
regCURSOR0_2_HUBP_3DLUT_ADDRESS_HIGH 0 0x844 1 0 2
	HUBP_3DLUT_ADDRESS_HIGH 0 15
regCURSOR0_2_HUBP_3DLUT_ADDRESS_LOW 0 0x843 1 0 2
	HUBP_3DLUT_ADDRESS_LOW 0 31
regCURSOR0_2_HUBP_3DLUT_CONTROL 0 0x842 8 0 2
	HUBP_3DLUT_ENABLE 0 0
	HUBP_3DLUT_ADDRESSING_MODE 1 1
	HUBP_3DLUT_WIDTH 2 15
	HUBP_3DLUT_TMZ 16 16
	HUBP_3DLUT_CROSSBAR_SELECT_CB_B 17 18
	HUBP_3DLUT_CROSSBAR_SELECT_Y_G 19 20
	HUBP_3DLUT_CROSSBAR_SELECT_CR_R 21 22
	HUBP_3DLUT_DONE 31 31
regCURSOR0_2_HUBP_3DLUT_DLG_PARAM 0 0x845 1 0 2
	REFCYC_PER_3DLUT_GROUP 0 22
regCURSOR0_3_CURSOR_CONTROL 0 0x90d 8 0 2
	CURSOR_ENABLE 0 0
	CURSOR_REQ_MODE 2 2
	CURSOR_2X_MAGNIFY 4 4
	CURSOR_MODE 8 10
	CURSOR_TMZ 12 12
	CURSOR_PITCH 16 17
	CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS 20 20
	CURSOR_LINES_PER_CHUNK 24 28
regCURSOR0_3_CURSOR_DST_OFFSET 0 0x914 1 0 2
	CURSOR_DST_X_OFFSET 0 13
regCURSOR0_3_CURSOR_HOT_SPOT 0 0x912 2 0 2
	CURSOR_HOT_SPOT_Y 0 7
	CURSOR_HOT_SPOT_X 16 23
regCURSOR0_3_CURSOR_MEM_PWR_CTRL 0 0x915 3 0 2
	CROB_MEM_PWR_FORCE 0 1
	CROB_MEM_PWR_DIS 2 2
	CROB_MEM_PWR_LS_MODE 4 5
regCURSOR0_3_CURSOR_MEM_PWR_STATUS 0 0x916 1 0 2
	CROB_MEM_PWR_STATE 0 1
regCURSOR0_3_CURSOR_POSITION 0 0x911 2 0 2
	CURSOR_Y_POSITION 0 14
	CURSOR_X_POSITION 15 29
regCURSOR0_3_CURSOR_SIZE 0 0x910 2 0 2
	CURSOR_HEIGHT 0 8
	CURSOR_WIDTH 16 24
regCURSOR0_3_CURSOR_STEREO_CONTROL 0 0x913 3 0 2
	CURSOR_STEREO_EN 0 0
	CURSOR_PRIMARY_OFFSET 4 17
	CURSOR_SECONDARY_OFFSET 18 31
regCURSOR0_3_CURSOR_SURFACE_ADDRESS 0 0x90e 1 0 2
	CURSOR_SURFACE_ADDRESS 0 31
regCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH 0 0x90f 1 0 2
	CURSOR_SURFACE_ADDRESS_HIGH 0 15
regCURSOR0_3_DMDATA_ADDRESS_HIGH 0 0x917 2 0 2
	DMDATA_ADDRESS_HIGH 0 15
	DMDATA_TMZ 30 30
regCURSOR0_3_DMDATA_ADDRESS_LOW 0 0x918 1 0 2
	DMDATA_ADDRESS_LOW 0 31
regCURSOR0_3_DMDATA_CNTL 0 0x919 4 0 2
	DMDATA_UPDATED 0 0
	DMDATA_REPEAT 1 1
	DMDATA_MODE 2 2
	DMDATA_SIZE 16 27
regCURSOR0_3_DMDATA_QOS_CNTL 0 0x91a 3 0 2
	DMDATA_QOS_MODE 0 0
	DMDATA_QOS_LEVEL 4 7
	DMDATA_DL_DELTA 16 31
regCURSOR0_3_DMDATA_STATUS 0 0x91b 3 0 2
	DMDATA_DONE 0 0
	DMDATA_UNDERFLOW 2 2
	DMDATA_UNDERFLOW_CLEAR 4 4
regCURSOR0_3_DMDATA_SW_CNTL 0 0x91c 3 0 2
	DMDATA_SW_UPDATED 0 0
	DMDATA_SW_REPEAT 1 1
	DMDATA_SW_SIZE 16 27
regCURSOR0_3_DMDATA_SW_DATA 0 0x91d 1 0 2
	DMDATA_SW_DATA 0 31
regCURSOR0_3_HUBP_3DLUT_ADDRESS_HIGH 0 0x920 1 0 2
	HUBP_3DLUT_ADDRESS_HIGH 0 15
regCURSOR0_3_HUBP_3DLUT_ADDRESS_LOW 0 0x91f 1 0 2
	HUBP_3DLUT_ADDRESS_LOW 0 31
regCURSOR0_3_HUBP_3DLUT_CONTROL 0 0x91e 8 0 2
	HUBP_3DLUT_ENABLE 0 0
	HUBP_3DLUT_ADDRESSING_MODE 1 1
	HUBP_3DLUT_WIDTH 2 15
	HUBP_3DLUT_TMZ 16 16
	HUBP_3DLUT_CROSSBAR_SELECT_CB_B 17 18
	HUBP_3DLUT_CROSSBAR_SELECT_Y_G 19 20
	HUBP_3DLUT_CROSSBAR_SELECT_CR_R 21 22
	HUBP_3DLUT_DONE 31 31
regCURSOR0_3_HUBP_3DLUT_DLG_PARAM 0 0x921 1 0 2
	REFCYC_PER_3DLUT_GROUP 0 22
regCUR_VUPDATE_LOCK_SET0 0 0x2c5 1 0 3
	CUR_VUPDATE_LOCK_SET 0 0
regCUR_VUPDATE_LOCK_SET1 0 0x2ca 1 0 3
	CUR_VUPDATE_LOCK_SET 0 0
regCUR_VUPDATE_LOCK_SET2 0 0x2cf 1 0 3
	CUR_VUPDATE_LOCK_SET 0 0
regCUR_VUPDATE_LOCK_SET3 0 0x2d4 1 0 3
	CUR_VUPDATE_LOCK_SET 0 0
regDBG_OUT_CNTL 0 0x289c 3 0 2
	DBG_OUT_BLK_SEL 0 1
	DBG_OUT_4BIT_SEL 5 7
	DBG_OUT_12BIT_TEST_DATA 12 23
regDCCG_AUDIO_DTO0_MODULE 0 0xad 1 0 1
	DCCG_AUDIO_DTO0_MODULE 0 31
regDCCG_AUDIO_DTO0_PHASE 0 0xac 1 0 1
	DCCG_AUDIO_DTO0_PHASE 0 31
regDCCG_AUDIO_DTO1_MODULE 0 0xaf 1 0 1
	DCCG_AUDIO_DTO1_MODULE 0 31
regDCCG_AUDIO_DTO1_PHASE 0 0xae 1 0 1
	DCCG_AUDIO_DTO1_PHASE 0 31
regDCCG_AUDIO_DTO2_MODULO 0 0x5d 1 0 1
	DCCG_AUDIO_DTO2_MODULO 0 31
regDCCG_AUDIO_DTO2_PHASE 0 0x5c 1 0 1
	DCCG_AUDIO_DTO2_PHASE 0 31
regDCCG_AUDIO_DTO_SOURCE 0 0xab 5 0 1
	DCCG_AUDIO_DTO0_SOURCE_SEL 0 2
	DCCG_AUDIO_DTO_SEL 4 5
	DCCG_AUDIO_DTO2_USE_512FBR_DTO 20 20
	DCCG_AUDIO_DTO0_USE_512FBR_DTO 24 24
	DCCG_AUDIO_DTO1_USE_512FBR_DTO 28 28
regDCCG_CAC_STATUS 0 0x77 1 0 1
	CAC_STATUS_RDDATA 0 31
regDCCG_CAC_STATUS2 0 0x9f 1 0 1
	CAC_STATUS_RDDATA2 0 18
regDCCG_DISP_CNTL_REG 0 0x7f 1 0 1
	ALLOW_SR_ON_TRANS_REQ 8 8
regDCCG_GATE_DISABLE_CNTL 0 0x74 18 0 1
	DISPCLK_DCCG_GATE_DISABLE 0 0
	DISPCLK_R_DCCG_GATE_DISABLE 1 1
	SOCCLK_GATE_DISABLE 2 2
	DPREFCLK_GATE_DISABLE 3 3
	DACACLK_GATE_DISABLE 4 4
	DVOACLK_GATE_DISABLE 6 6
	DPREFCLK_R_DCCG_GATE_DISABLE 8 8
	DPPCLK_GATE_DISABLE 9 9
	DPPCLK_R_DCCG_GATE_DISABLE 10 10
	DSCCLK_GATE_DISABLE 11 11
	AOMCLK0_GATE_DISABLE 17 17
	AOMCLK1_GATE_DISABLE 18 18
	AOMCLK2_GATE_DISABLE 19 19
	REFCLK_GATE_DISABLE 26 26
	REFCLK_R_DIG_GATE_DISABLE 27 27
	DSICLK_GATE_DISABLE 28 28
	BYTECLK_GATE_DISABLE 29 29
	ESCCLK_GATE_DISABLE 30 30
regDCCG_GATE_DISABLE_CNTL2 0 0x7c 24 0 1
	SYMCLKA_FE_GATE_DISABLE 0 0
	SYMCLKB_FE_GATE_DISABLE 1 1
	SYMCLKC_FE_GATE_DISABLE 2 2
	SYMCLKD_FE_GATE_DISABLE 3 3
	SYMCLKE_FE_GATE_DISABLE 4 4
	SYMCLKF_FE_GATE_DISABLE 5 5
	SYMCLKG_FE_GATE_DISABLE 6 6
	HDMICHARCLK0_GATE_DISABLE 8 8
	HDMICHARCLK1_GATE_DISABLE 9 9
	HDMICHARCLK2_GATE_DISABLE 10 10
	HDMICHARCLK3_GATE_DISABLE 11 11
	HDMICHARCLK4_GATE_DISABLE 12 12
	HDMICHARCLK5_GATE_DISABLE 13 13
	SYMCLKA_GATE_DISABLE 16 16
	SYMCLKB_GATE_DISABLE 17 17
	SYMCLKC_GATE_DISABLE 18 18
	SYMCLKD_GATE_DISABLE 19 19
	SYMCLKE_GATE_DISABLE 20 20
	SYMCLKF_GATE_DISABLE 21 21
	SYMCLKG_GATE_DISABLE 22 22
	PHYASYMCLK_ROOT_GATE_DISABLE 24 24
	PHYBSYMCLK_ROOT_GATE_DISABLE 25 25
	PHYCSYMCLK_ROOT_GATE_DISABLE 26 26
	PHYDSYMCLK_ROOT_GATE_DISABLE 27 27
regDCCG_GATE_DISABLE_CNTL3 0 0x5a 22 0 2
	HDMISTREAMCLK0_GATE_DISABLE 0 0
	HDMISTREAMCLK1_GATE_DISABLE 1 1
	HDMISTREAMCLK2_GATE_DISABLE 2 2
	HDMISTREAMCLK3_GATE_DISABLE 3 3
	HDMISTREAMCLK4_GATE_DISABLE 4 4
	HDMISTREAMCLK5_GATE_DISABLE 5 5
	SYMCLK32_ROOT_SE0_GATE_DISABLE 8 8
	SYMCLK32_SE0_GATE_DISABLE 9 9
	SYMCLK32_ROOT_SE1_GATE_DISABLE 10 10
	SYMCLK32_SE1_GATE_DISABLE 11 11
	SYMCLK32_ROOT_SE2_GATE_DISABLE 12 12
	SYMCLK32_SE2_GATE_DISABLE 13 13
	SYMCLK32_ROOT_SE3_GATE_DISABLE 14 14
	SYMCLK32_SE3_GATE_DISABLE 15 15
	SYMCLK32_ROOT_LE0_GATE_DISABLE 20 20
	SYMCLK32_LE0_GATE_DISABLE 21 21
	SYMCLK32_ROOT_LE1_GATE_DISABLE 22 22
	SYMCLK32_LE1_GATE_DISABLE 23 23
	SYMCLK32_ROOT_LE2_GATE_DISABLE 24 24
	SYMCLK32_LE2_GATE_DISABLE 25 25
	SYMCLK32_ROOT_LE3_GATE_DISABLE 26 26
	SYMCLK32_LE3_GATE_DISABLE 27 27
regDCCG_GATE_DISABLE_CNTL4 0 0x49 5 0 1
	PHYA_REFCLK_ROOT_GATE_DISABLE 0 0
	PHYB_REFCLK_ROOT_GATE_DISABLE 1 1
	PHYC_REFCLK_ROOT_GATE_DISABLE 2 2
	PHYD_REFCLK_ROOT_GATE_DISABLE 3 3
	HDMICHARCLK0_ROOT_GATE_DISABLE 17 17
regDCCG_GATE_DISABLE_CNTL5 0 0x69 20 0 1
	DTBCLK_P0_GATE_DISABLE 0 0
	DTBCLK_P1_GATE_DISABLE 1 1
	DTBCLK_P2_GATE_DISABLE 2 2
	DTBCLK_P3_GATE_DISABLE 3 3
	DPSTREAMCLK0_ROOT_GATE_DISABLE 6 6
	DPSTREAMCLK0_GATE_DISABLE 7 7
	DPSTREAMCLK1_ROOT_GATE_DISABLE 8 8
	DPSTREAMCLK1_GATE_DISABLE 9 9
	DPSTREAMCLK2_ROOT_GATE_DISABLE 10 10
	DPSTREAMCLK2_GATE_DISABLE 11 11
	DPSTREAMCLK3_ROOT_GATE_DISABLE 12 12
	DPSTREAMCLK3_GATE_DISABLE 13 13
	SYMCLKA_ROOT_GATE_DISABLE 18 18
	SYMCLKB_ROOT_GATE_DISABLE 19 19
	SYMCLKC_ROOT_GATE_DISABLE 20 20
	SYMCLKD_ROOT_GATE_DISABLE 21 21
	SYMCLKA_FE_ROOT_GATE_DISABLE 24 24
	SYMCLKB_FE_ROOT_GATE_DISABLE 25 25
	SYMCLKC_FE_ROOT_GATE_DISABLE 26 26
	SYMCLKD_FE_ROOT_GATE_DISABLE 27 27
regDCCG_GATE_DISABLE_CNTL6 0 0xa9 10 0 1
	DPPCLK0_ROOT_GATE_DISABLE 0 0
	DPPCLK1_ROOT_GATE_DISABLE 1 1
	DPPCLK2_ROOT_GATE_DISABLE 2 2
	DPPCLK3_ROOT_GATE_DISABLE 3 3
	DSCCLK0_ROOT_GATE_DISABLE 8 8
	DSCCLK1_ROOT_GATE_DISABLE 9 9
	DSCCLK2_ROOT_GATE_DISABLE 10 10
	DSCCLK3_ROOT_GATE_DISABLE 11 11
	HDMISTREAMCLK0_ROOT_GATE_DISABLE 15 15
	DPREFCLK_DIO_GATE_DISABLE 24 24
regDCCG_GLOBAL_FGCG_REP_CNTL 0 0x50 1 0 1
	DCCG_GLOBAL_FGCG_REP_DIS 0 0
regDCCG_INTERRUPT_DEST 0 0x148 6 0 2
	DCCG_IHC_VSYNC_OTG0_LATCH_INT_DEST 0 0
	DCCG_IHC_VSYNC_OTG1_LATCH_INT_DEST 1 1
	DCCG_IHC_VSYNC_OTG2_LATCH_INT_DEST 2 2
	DCCG_IHC_VSYNC_OTG3_LATCH_INT_DEST 3 3
	DCCG_IHC_VSYNC_OTG4_LATCH_INT_DEST 4 4
	DCCG_IHC_VSYNC_OTG5_LATCH_INT_DEST 5 5
regDCCG_SOFT_RESET 0 0xa6 15 0 1
	REFCLK_SOFT_RESET 0 0
	SOFT_RESET_DVO 2 2
	DVO_ENABLE_RST 3 3
	AUDIO_DTO2_CLK_SOFT_RESET 4 4
	DPREFCLK_SOFT_RESET 8 8
	AMCLK0_SOFT_RESET 12 12
	AMCLK1_SOFT_RESET 13 13
	P0PLL_CFG_IF_SOFT_RESET 14 14
	P1PLL_CFG_IF_SOFT_RESET 15 15
	P2PLL_CFG_IF_SOFT_RESET 16 16
	A0PLL_CFG_IF_SOFT_RESET 17 17
	A1PLL_CFG_IF_SOFT_RESET 18 18
	C0PLL_CFG_IF_SOFT_RESET 19 19
	C1PLL_CFG_IF_SOFT_RESET 20 20
	C2PLL_CFG_IF_SOFT_RESET 21 21
regDCCG_TEST_CLK_SEL 0 0xbe 4 0 1
	DCCG_TEST_CLK_GENERICA_SEL 0 8
	DCCG_TEST_CLK_OR_DATA_GENERICA 9 9
	DCCG_TEST_CLK_GENERICA_INV 12 12
	DCCG_TEST_CLK_GENERICA_DIV_SEL 14 15
regDCCG_VSYNC_CNT_CTRL 0 0xb8 17 0 1
	DCCG_VSYNC_CNT_ENABLE 0 0
	DCCG_VSYNC_CNT_SW_RESET 2 2
	DCCG_VSYNC_CNT_RESET_SEL 3 3
	DCCG_VSYNC_CNT_EXT_TRIG_SEL 4 7
	DCCG_VSYNC_CNT_FRAME_CNT 8 11
	DCCG_VSYNC_OTG0_LATCH_EN 16 16
	DCCG_VSYNC_OTG1_LATCH_EN 17 17
	DCCG_VSYNC_OTG2_LATCH_EN 18 18
	DCCG_VSYNC_OTG3_LATCH_EN 19 19
	DCCG_VSYNC_OTG4_LATCH_EN 20 20
	DCCG_VSYNC_OTG5_LATCH_EN 21 21
	DCCG_VSYNC_OTG0_VSYNC_TRIG_SEL 24 24
	DCCG_VSYNC_OTG1_VSYNC_TRIG_SEL 25 25
	DCCG_VSYNC_OTG2_VSYNC_TRIG_SEL 26 26
	DCCG_VSYNC_OTG3_VSYNC_TRIG_SEL 27 27
	DCCG_VSYNC_OTG4_VSYNC_TRIG_SEL 28 28
	DCCG_VSYNC_OTG5_VSYNC_TRIG_SEL 29 29
regDCCG_VSYNC_CNT_INT_CTRL 0 0xb9 18 0 1
	DCCG_VSYNC_CNT_OTG0_LATCH_INTERRUPT 0 0
	DCCG_VSYNC_CNT_OTG0_LATCH_INTERRUPT_CLEAR 0 0
	DCCG_VSYNC_CNT_OTG1_LATCH_INTERRUPT 1 1
	DCCG_VSYNC_CNT_OTG1_LATCH_INTERRUPT_CLEAR 1 1
	DCCG_VSYNC_CNT_OTG2_LATCH_INTERRUPT 2 2
	DCCG_VSYNC_CNT_OTG2_LATCH_INTERRUPT_CLEAR 2 2
	DCCG_VSYNC_CNT_OTG3_LATCH_INTERRUPT 3 3
	DCCG_VSYNC_CNT_OTG3_LATCH_INTERRUPT_CLEAR 3 3
	DCCG_VSYNC_CNT_OTG4_LATCH_INTERRUPT 4 4
	DCCG_VSYNC_CNT_OTG4_LATCH_INTERRUPT_CLEAR 4 4
	DCCG_VSYNC_CNT_OTG5_LATCH_INTERRUPT 5 5
	DCCG_VSYNC_CNT_OTG5_LATCH_INTERRUPT_CLEAR 5 5
	DCCG_VSYNC_CNT_OTG0_LATCH_MASK 8 8
	DCCG_VSYNC_CNT_OTG1_LATCH_MASK 9 9
	DCCG_VSYNC_CNT_OTG2_LATCH_MASK 10 10
	DCCG_VSYNC_CNT_OTG3_LATCH_MASK 11 11
	DCCG_VSYNC_CNT_OTG4_LATCH_MASK 12 12
	DCCG_VSYNC_CNT_OTG5_LATCH_MASK 13 13
regDCCG_VSYNC_OTG0_LATCH_VALUE 0 0xb0 1 0 1
	DCCG_VSYNC_CNT_OTG0_LATCH_VALUE 0 31
regDCCG_VSYNC_OTG1_LATCH_VALUE 0 0xb1 1 0 1
	DCCG_VSYNC_CNT_OTG1_LATCH_VALUE 0 31
regDCCG_VSYNC_OTG2_LATCH_VALUE 0 0xb2 1 0 1
	DCCG_VSYNC_CNT_OTG2_LATCH_VALUE 0 31
regDCCG_VSYNC_OTG3_LATCH_VALUE 0 0xb3 1 0 1
	DCCG_VSYNC_CNT_OTG3_LATCH_VALUE 0 31
regDCCG_VSYNC_OTG4_LATCH_VALUE 0 0xb4 1 0 1
	DCCG_VSYNC_CNT_OTG4_LATCH_VALUE 0 31
regDCCG_VSYNC_OTG5_LATCH_VALUE 0 0xb5 1 0 1
	DCCG_VSYNC_CNT_OTG5_LATCH_VALUE 0 31
regDCE_VERSION 0 0x5e 2 0 1
	MAJOR_VERSION 0 7
	MINOR_VERSION 8 15
regDCFCLK_CNTL 0 0x536 3 0 2
	DCFCLK_TURN_ON_DELAY 0 3
	DCFCLK_TURN_OFF_DELAY 4 11
	DCFCLK_GATE_DIS 31 31
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_A 0 0x504 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_B 0 0x517 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_A 0 0x506 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_B 0 0x519 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_A 0 0x508 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_B 0 0x51b 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A 0 0x502 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B 0 0x515 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_A 0 0x505 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_B 0 0x518 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_A 0 0x507 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_B 0 0x51a 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_A 0 0x509 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_B 0 0x51c 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_B 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A 0 0x503 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A 0 15
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B 0 0x516 1 0 2
	DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B 0 15
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A 0 0x4fe 1 0 2
	DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A 0 13
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B 0 0x511 1 0 2
	DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B 0 13
regDCHUBBUB_ARB_DF_REQ_OUTSTAND 0 0x4f9 2 0 2
	DCHUBBUB_ARB_MAX_REQ_OUTSTAND 0 9
	DCHUBBUB_ARB_MIN_REQ_OUTSTAND 11 20
regDCHUBBUB_ARB_DRAM_STATE_CNTL 0 0x4fc 13 0 2
	DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE 0 0
	DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE 1 1
	DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_CSTATE_DURING_PSTATE_CHANGE_REQUEST 2 2
	DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE 4 4
	DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE 5 5
	ENABLE_QOS_FORCE_PSTATE 7 7
	DCHUBBUB_ARB_CSTATE_MAX_CAP_MODE 12 12
	DCHUBBUB_ARB_ALLOW_CSTATE_DEEPSLEEP_LEGACY_MODE 13 13
	DCHUBBUB_ARB_DISABL_EXIT_DEEPSLEEP_WHEN_PREFETCH_START_PENDING 14 14
	DCHUBBUB_ARB_ALLOW_DCFCLK_DEEP_SLEEP_FORCE_VALUE 16 16
	DCHUBBUB_ARB_ALLOW_DCFCLK_DEEP_SLEEP_FORCE_ENABLE 17 17
	DCHUBBUB_ARB_ALLOW_DCFCLK_DEEP_SLEEP_FORCE_LEGACY 18 18
	DCHUBBUB_ARB_DCFCLK_DEEP_SLEEP_HYSTERESIS 24 31
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_A 0 0x50d 1 0 2
	DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_A 0 15
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_B 0 0x520 1 0 2
	DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_B 0 15
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A 0 0x50c 1 0 2
	DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A 0 15
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B 0 0x51f 1 0 2
	DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B 0 15
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A 0 0x50f 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A 0 9
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B 0 0x522 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B 0 9
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_A 0 0x510 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_MALL_A 0 9
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_B 0 0x523 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_MALL_B 0 9
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_A 0 0x50e 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_NOM_A 0 9
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_B 0 0x521 1 0 2
	DCHUBBUB_ARB_FRAC_URG_BW_NOM_B 0 9
regDCHUBBUB_ARB_MALL_CNTL 0 0x525 3 0 2
	GLOBAL_USE_MALL_FOR_SS 0 0
	MALL_IN_USE 4 4
	MALL_PREFETCH_COMPLETE 5 5
regDCHUBBUB_ARB_QOS_FORCE 0 0x4fb 3 0 2
	DCHUBBUB_ARB_QOS_FORCE_VALUE 0 3
	DCHUBBUB_ARB_QOS_FORCE_ENABLE 8 8
	DCHUBBUB_ARB_DO_NOT_FORCE_URGENCY_DURING_PSTATE_CHANGE_REQUEST 9 9
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_A 0 0x501 1 0 2
	DCHUBBUB_ARB_REFCYC_PER_META_TRIP_A 0 13
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_B 0 0x514 1 0 2
	DCHUBBUB_ARB_REFCYC_PER_META_TRIP_B 0 13
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A 0 0x500 1 0 2
	DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A 0 13
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B 0 0x513 1 0 2
	DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B 0 13
regDCHUBBUB_ARB_SAT_LEVEL 0 0x4fa 1 0 2
	DCHUBBUB_ARB_SAT_LEVEL 0 31
regDCHUBBUB_ARB_TIMEOUT_ENABLE 0 0x526 1 0 2
	DCHUBBUB_ARB_TIMEOUT_ENABLE 0 0
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_A 0 0x50b 1 0 2
	DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_A 0 15
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_B 0 0x51e 1 0 2
	DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_B 0 15
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A 0 0x50a 1 0 2
	DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A 0 15
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B 0 0x51d 1 0 2
	DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B 0 15
regDCHUBBUB_ARB_USR_RETRAINING_CNTL 0 0x4fd 6 0 2
	USR_RETRAINING_REQUEST 0 0
	ALLOW_USR_RETRAINING 1 1
	DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_VALUE 8 8
	DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_ENABLE 9 9
	DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PSTATE_CHANGE_REQUEST 10 10
	DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PRE_CSTATE 11 11
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A 0 0x4ff 1 0 2
	DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A 0 13
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B 0 0x512 1 0 2
	DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B 0 13
regDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL 0 0x524 8 0 2
	DCHUBBUB_ARB_WATERMARK_CHANGE_SELECT 0 0
	DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE 4 4
	DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_STATUS 5 5
	DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST 8 8
	Z_STUTTER_WATERMARK_SELECT 17 18
	PSTATE_CHANGE_TYPE 24 24
	UCLK_PSTATE_CHANGE_WATERMARK_SELECT 25 25
	FCLK_PSTATE_CHANGE_WATERMARK_SELECT 26 26
regDCHUBBUB_CLOCK_CNTL 0 0x535 4 0 2
	DCHUBBUB_TEST_CLK_SEL 0 4
	DISPCLK_R_DCHUBBUB_GATE_DIS 5 5
	DCFCLK_R_DCHUBBUB_GATE_DIS 6 6
	DCHUBBUB_FGCG_REP_DIS 7 7
regDCHUBBUB_COMPBUF_CTRL 0 0x4ba 6 0 2
	COMPBUF_SIZE 0 4
	COMPBUF_SIZE_CURRENT 8 12
	COMPBUF_SIZE_CHANGE_DONE_INT_ENABLE 16 16
	COMPBUF_SIZE_CHANGE_DONE_INT_STATUS 18 18
	COMPBUF_SIZE_CHANGE_DONE_INT_CLEAR 19 19
	CONFIG_ERROR 31 31
regDCHUBBUB_CRC0_VAL_B_A 0 0x4b3 2 0 2
	DCHUBBUB_CRC0_B_CB 0 15
	DCHUBBUB_CRC0_ALPHA 16 31
regDCHUBBUB_CRC0_VAL_R_G 0 0x4b2 2 0 2
	DCHUBBUB_CRC0_R_CR 0 15
	DCHUBBUB_CRC0_G_Y 16 31
regDCHUBBUB_CRC1_VAL_B_A 0 0x4b5 2 0 2
	DCHUBBUB_CRC1_B_CB 0 15
	DCHUBBUB_CRC1_ALPHA 16 31
regDCHUBBUB_CRC1_VAL_R_G 0 0x4b4 2 0 2
	DCHUBBUB_CRC1_R_CR 0 15
	DCHUBBUB_CRC1_G_Y 16 31
regDCHUBBUB_CRC_CTRL 0 0x4b1 9 0 2
	DCHUBBUB_CRC_EN 0 0
	DCHUBBUB_CRC_CONT_EN 1 1
	DCHUBBUB_CRC0_ONE_SHOT_PENDING 2 2
	DCHUBBUB_CRC1_ONE_SHOT_PENDING 3 3
	DCHUBBUB_CRC0_SRC_SEL 4 5
	DCHUBBUB_CRC1_SRC_SEL 6 7
	DCHUBBUB_CRC_PIPE_SEL 8 11
	DCHUBBUB_CRC_SURF_SEL 12 12
	DCHUBBUB_CRC_DATA_SRC_SEL 20 20
regDCHUBBUB_CTRL_STATUS 0 0x53a 5 0 2
	ROB_UNDERFLOW_STATUS 1 1
	ROB_OVERFLOW_STATUS 2 2
	ROB_OVERFLOW_CLEAR 3 3
	DCHUBBUB_HW_DEBUG 4 29
	CSTATE_SWATH_CHK_GOOD_MODE 31 31
regDCHUBBUB_DCC_STAT0 0 0x4b7 1 0 2
	DCHUBBUB_DCC_STAT_TOTAL_REQ 0 31
regDCHUBBUB_DCC_STAT1 0 0x4b8 1 0 2
	DCHUBBUB_DCC_STAT_ZS_REQ 0 31
regDCHUBBUB_DCC_STAT2 0 0x4b9 1 0 2
	DCHUBBUB_DCC_STAT_DCC_REQ 0 31
regDCHUBBUB_DCC_STAT_CNTL 0 0x4b6 5 0 2
	DCHUBBUB_DCC_STAT_MODE 0 0
	DCHUBBUB_DCC_STAT_EN 1 1
	DCHUBBUB_DCC_STAT_DONE 2 2
	DCHUBBUB_DCC_STAT_PIPE_SEL 4 7
	DCHUBBUB_DCC_STAT_FRAME_CNT 16 31
regDCHUBBUB_DEBUG_CTRL_0 0 0x4c6 9 0 2
	METAFIFO_DEPTH 0 7
	COMPBUF_SEG_DEPTH 8 11
	DET_SEG_DEPTH 12 15
	DET_DEPTH 16 26
	DELAY_COMPBUF_DEALLOC_ON_DRQ_STOP_DISABLE 27 27
	SEG_ALLOC_ERR_PIPE_BLANK_ENABLE 28 28
	DATAFIFO_RESET_OPTIMIZATION_DISABLE 29 29
	DATAFIFO_STALL_FOR_ALLOC_ENABLE 30 30
	DATAFIFO_STALL_FOR_DEALLOC_ENABLE 31 31
regDCHUBBUB_DEBUG_CTRL_1 0 0x4c7 4 0 2
	DCHUBBUB_DEBUG_CTRL_PIXPATH_INDEX 0 2
	DCHUBBUB_DEBUG_DCC_RATIO_MONITOR_PIPE_VECTOR 3 10
	SWATH_CHK_GOOD_SEL 11 12
	SPARE 13 31
regDCHUBBUB_DEBUG_CTRL_2 0 0x4c8 1 0 2
	SPARE 0 31
regDCHUBBUB_DET0_CTRL 0 0x4bb 2 0 2
	DET0_SIZE 0 4
	DET0_SIZE_CURRENT 8 12
regDCHUBBUB_DET1_CTRL 0 0x4bc 2 0 2
	DET1_SIZE 0 4
	DET1_SIZE_CURRENT 8 12
regDCHUBBUB_DET2_CTRL 0 0x4bd 2 0 2
	DET2_SIZE 0 4
	DET2_SIZE_CURRENT 8 12
regDCHUBBUB_DET3_CTRL 0 0x4be 2 0 2
	DET3_SIZE 0 4
	DET3_SIZE_CURRENT 8 12
regDCHUBBUB_FORCE_IO_STATUS_0 0 0x473 6 0 2
	SDPIF_FORCE_IO_STATUS 0 0
	SDPIF_FORCE_IO_STATUS_STICKY 1 1
	SDPIF_FORCE_IO_STATUS_CLEAR 2 2
	SDPIF_FORCE_IO_STATUS_PIPE_ID 3 6
	SDPIF_FORCE_IO_STATUS_REQUEST_TYPE 7 9
	SDPIF_FORCE_IO_STATUS_ADDR_LO 10 31
regDCHUBBUB_FORCE_IO_STATUS_1 0 0x474 1 0 2
	SDPIF_FORCE_IO_STATUS_ADDR_HI 0 20
regDCHUBBUB_GLOBAL_TIMER_CNTL 0 0x527 3 0 2
	DCHUBBUB_GLOBAL_TIMER_REFDIV 0 3
	DCHUBBUB_GLOBAL_TIMER_ENABLE 12 12
	DCHUBBUB_GLOBAL_TIMER_INIT 16 31
regDCHUBBUB_MEM_PWR_MODE_CTRL 0 0x4c0 10 0 2
	COMPBUF_ACCESS_MEM_PWR_MODE 0 1
	COMPBUF_ACTIVE_MEM_PWR_MODE 2 3
	COMPBUF_IDLE_MEM_PWR_MODE 4 5
	METAFIFO_MEM_PWR_FORCE 6 7
	UNALLOCATED_MEM_PWR_MODE 10 11
	DET_MEM_PWR_FORCE 16 17
	DET_IDLE_MEM_PWR_MODE 18 19
	DET_MEM_PWR_LS_MODE 20 21
	SEGMENT_MEM_PWR_DIS 24 24
	METAFIFO_MEM_PWR_DIS 25 25
regDCHUBBUB_MEM_PWR_STATUS 0 0x4c3 7 0 2
	COMPBUF_MEM_PWR_STATE 0 1
	METAFIFO_MEM_PWR_STATE 2 3
	UNALLOCATED_MEM_PWR_STATE 4 5
	DET0_MEM_PWR_STATE 8 9
	DET1_MEM_PWR_STATE 10 11
	DET2_MEM_PWR_STATE 12 13
	DET3_MEM_PWR_STATE 14 15
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL 0 0x537 7 0 2
	DCHUBBUB_LATENCY_CNT_EN 0 0
	DCHUBBUB_LATENCY_EVENT_SHORT_PULSE_FILTER_EN 1 1
	DCHUBBUB_DF_REQ_CMD_LATENCY_SEL 2 2
	ARB_LATENCY_PIPE_SEL 3 6
	ARB_LATENCY_REQ_TYPE_SEL 7 9
	DF_LATENCY_URGENT_ONLY 10 10
	ROB_FIFO_LEVEL 11 22
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2 0 0x538 6 0 2
	DCHUBBUB_LATENCY_FRAME_WIN_EN 0 0
	DCHUBBUB_LATENCY_FRAME_WIN_SRC_SEL 1 3
	DCHUBBUB_LATENCY_FRAME_WIN_DUR 4 11
	LATENCY_SOURCE_SEL 12 14
	ROB_MAX_FIFO_LEVEL 19 30
	ROB_MAX_FIFO_LEVEL_RESET 31 31
regDCHUBBUB_RET_PATH_MEM_PWR_CTRL 0 0x4af 2 0 2
	DCHUBBUB_RET_PATH_MEM_PWR_FORCE 0 1
	DCHUBBUB_RET_PATH_MEM_PWR_DIS 2 2
regDCHUBBUB_RET_PATH_MEM_PWR_STATUS 0 0x4b0 1 0 2
	DCHUBBUB_RET_PATH_MEM_PWR_STATE 0 1
regDCHUBBUB_RET_PATH_TEST_DEBUG_DATA 0 0x4ca 1 0 2
	DCHUBBUB_RET_PATH_TEST_DEBUG_DATA 0 31
regDCHUBBUB_RET_PATH_TEST_DEBUG_INDEX 0 0x4c9 1 0 2
	DCHUBBUB_RET_PATH_TEST_DEBUG_INDEX 0 7
regDCHUBBUB_SDPIF_CFG0 0 0x46f 14 0 2
	SDPIF_NO_OUTSTANDING_REQ 0 0
	SDPIF_PORT_STATUS 1 2
	SDPIF_DATA_RESPONSE_STATUS 3 5
	SDPIF_RESPONSE_STATUS 6 9
	SDPIF_REQ_CREDIT_ERROR 10 10
	SDPIF_RESPONSE_STATUS_CLEAR 11 11
	SDPIF_REQ_CREDIT_ERROR_CLEAR 12 12
	SDPIF_FLUSH_REQ_CREDIT_EN 13 13
	SDPIF_REQ_CREDIT_EN 14 14
	SDPIF_PORT_CONTROL 15 15
	DF_CSTATE_DISALLOW 16 16
	SDPIF_RESPONSE_DECODE_STATUS 17 19
	SDPIF_CREDIT_DISCONNECT_DELAY 25 30
	SDPIF_SKIP_VDCI_EMPTY_CHECK 31 31
regDCHUBBUB_SDPIF_CFG1 0 0x470 9 0 2
	SDPIF_PRQ_ERROR_DETECT_EN 0 0
	SDPIF_PRQ_ERROR_STATUS 1 1
	SDPIF_PRQ_ERROR_STATUS_CLEAR 2 2
	SDPIF_DRQ_ERROR_DETECT_EN 4 4
	SDPIF_DRQ_ERROR_STATUS 5 5
	SDPIF_DRQ_ERROR_STATUS_CLEAR 6 6
	SDPIF_FORCE_SNOOP 8 8
	SDPIF_MAX_NUM_OUTSTANDING 9 9
	SDPIF_FORCE_READ_UNCOMPRESSED 10 10
regDCHUBBUB_SDPIF_CFG2 0 0x471 3 0 2
	dGPU_ADDR_PRESENT 0 0
	SDPIF_HOSTVM_SEC_LVL 8 10
	SDPIF_UNIT_ID_BITMASK 16 24
regDCHUBBUB_SDPIF_MCACHE_INVALIDATION_CTL 0 0x488 10 0 2
	DCHUBBUB_SDPIF_FLIP_AWAY_MISSING_PIPE0 0 0
	DCHUBBUB_SDPIF_FLIP_AWAY_MISSING_PIPE1 1 1
	DCHUBBUB_SDPIF_FLIP_AWAY_MISSING_PIPE2 2 2
	DCHUBBUB_SDPIF_FLIP_AWAY_MISSING_PIPE3 3 3
	DCHUBBUB_SDPIF_MCACHEID_INV_ERR_CLEAR_PIPE0 12 12
	DCHUBBUB_SDPIF_MCACHEID_INV_ERR_CLEAR_PIPE1 13 13
	DCHUBBUB_SDPIF_MCACHEID_INV_ERR_CLEAR_PIPE2 14 14
	DCHUBBUB_SDPIF_MCACHEID_INV_ERR_CLEAR_PIPE3 15 15
	DCHUBBUB_SDPIF_MCACHEID_INV_ERR_ENABLE 28 28
	DCHUBBUB_SDPIF_MCACHEID_INV_VREADY_MODE 31 31
regDCHUBBUB_SDPIF_MEM_PWR_CTRL 0 0x486 2 0 2
	DCHUBBUB_SDPIF_MEM_PWR_FORCE 0 1
	DCHUBBUB_SDPIF_MEM_PWR_DIS 2 2
regDCHUBBUB_SDPIF_MEM_PWR_STATUS 0 0x487 1 0 2
	DCHUBBUB_SDPIF_MEM_PWR_STATE 0 1
regDCHUBBUB_SDPIF_PIPE_3DLUT_SEC_LVL 0 0x482 4 0 2
	SDPIF_PIPE0_3DLUT_SEC_LVL 0 2
	SDPIF_PIPE1_3DLUT_SEC_LVL 3 5
	SDPIF_PIPE2_3DLUT_SEC_LVL 6 8
	SDPIF_PIPE3_3DLUT_SEC_LVL 9 11
regDCHUBBUB_SDPIF_PIPE_CURSOR0_SEC_LVL 0 0x481 4 0 2
	SDPIF_PIPE0_CURSOR0_SEC_LVL 0 2
	SDPIF_PIPE1_CURSOR0_SEC_LVL 3 5
	SDPIF_PIPE2_CURSOR0_SEC_LVL 6 8
	SDPIF_PIPE3_CURSOR0_SEC_LVL 9 11
regDCHUBBUB_SDPIF_PIPE_DATAFETCH 0 0x484 4 0 2
	SDPIF_PIPE0_DATAFETCH 0 1
	SDPIF_PIPE1_DATAFETCH 2 3
	SDPIF_PIPE2_DATAFETCH 4 5
	SDPIF_PIPE3_DATAFETCH 6 7
regDCHUBBUB_SDPIF_PIPE_DMDATA_SEC_LVL 0 0x480 4 0 2
	SDPIF_PIPE0_DMDATA_SEC_LVL 0 2
	SDPIF_PIPE1_DMDATA_SEC_LVL 3 5
	SDPIF_PIPE2_DMDATA_SEC_LVL 6 8
	SDPIF_PIPE3_DMDATA_SEC_LVL 9 11
regDCHUBBUB_SDPIF_PIPE_GPUVM_SEC_LVL 0 0x483 4 0 2
	SDPIF_PIPE0_GPUVM_SEC_LVL 0 2
	SDPIF_PIPE1_GPUVM_SEC_LVL 3 5
	SDPIF_PIPE2_GPUVM_SEC_LVL 6 8
	SDPIF_PIPE3_GPUVM_SEC_LVL 9 11
regDCHUBBUB_SDPIF_PIPE_NOALLOC 0 0x47f 4 0 2
	SDPIF_PIPE0_NOALLOC 0 1
	SDPIF_PIPE1_NOALLOC 2 3
	SDPIF_PIPE2_NOALLOC 4 5
	SDPIF_PIPE3_NOALLOC 6 7
regDCHUBBUB_SDPIF_PIPE_SEC_LVL 0 0x47e 4 0 2
	SDPIF_PIPE0_SEC_LVL 0 2
	SDPIF_PIPE1_SEC_LVL 3 5
	SDPIF_PIPE2_SEC_LVL 6 8
	SDPIF_PIPE3_SEC_LVL 9 11
regDCHUBBUB_SOFT_RESET 0 0x534 3 0 2
	DCHUBBUB_GLOBAL_SOFT_RESET 0 0
	ALLOW_CSTATE_SOFT_RESET 1 1
	GLBFLIP_SOFT_RESET 4 4
regDCHUBBUB_STAT 0 0x4bf 4 0 2
	PIPE0_OUTSTANDING 0 0
	PIPE1_OUTSTANDING 1 1
	PIPE2_OUTSTANDING 2 2
	PIPE3_OUTSTANDING 3 3
regDCHUBBUB_TEST_DEBUG_DATA 0 0x545 0 0 2
regDCHUBBUB_TEST_DEBUG_INDEX 0 0x544 0 0 2
regDCHUBBUB_TIMEOUT_DETECTION_CTRL1 0 0x540 2 0 2
	DCHUBBUB_TIMEOUT_ERROR_STATUS 0 5
	DCHUBBUB_TIMEOUT_REQ_STALL_THRESHOLD 6 31
regDCHUBBUB_TIMEOUT_DETECTION_CTRL2 0 0x541 3 0 2
	DCHUBBUB_TIMEOUT_PSTATE_STALL_THRESHOLD 0 26
	DCHUBBUB_TIMEOUT_DETECTION_EN 27 27
	DCHUBBUB_TIMEOUT_TIMER_RESET 28 28
regDCHUBBUB_TIMEOUT_INTERRUPT_STATUS 0 0x542 4 0 2
	DCHUBBUB_TIMEOUT_INT_ENABLE 0 0
	DCHUBBUB_TIMEOUT_INT_STATUS 1 1
	DCHUBBUB_TIMEOUT_INT_CLEAR 2 2
	DCHUBBUB_TIMEOUT_INT_MASK 3 7
regDCHUBBUB_VLINE_SNAPSHOT 0 0x539 1 0 2
	DCHUBBUB_VLINE_SNAPSHOT 0 0
regDCHUB_INTERRUPT_DEST 0 0x14f 32 0 2
	HUBP0_IHC_VBLANK_INTERRUPT_DEST 0 0
	HUBP0_IHC_VLINE_INTERRUPT_DEST 1 1
	HUBP0_IHC_VLINE2_INTERRUPT_DEST 2 2
	HUBP0_IHC_TIMEOUT_INTERRUPT_DEST 3 3
	HUBP1_IHC_VBLANK_INTERRUPT_DEST 4 4
	HUBP1_IHC_VLINE_INTERRUPT_DEST 5 5
	HUBP1_IHC_VLINE2_INTERRUPT_DEST 6 6
	HUBP1_IHC_TIMEOUT_INTERRUPT_DEST 7 7
	HUBP2_IHC_VBLANK_INTERRUPT_DEST 8 8
	HUBP2_IHC_VLINE_INTERRUPT_DEST 9 9
	HUBP2_IHC_VLINE2_INTERRUPT_DEST 10 10
	HUBP2_IHC_TIMEOUT_INTERRUPT_DEST 11 11
	HUBP3_IHC_VBLANK_INTERRUPT_DEST 12 12
	HUBP3_IHC_VLINE_INTERRUPT_DEST 13 13
	HUBP3_IHC_VLINE2_INTERRUPT_DEST 14 14
	HUBP3_IHC_TIMEOUT_INTERRUPT_DEST 15 15
	HUBP4_IHC_VBLANK_INTERRUPT_DEST 16 16
	HUBP4_IHC_VLINE_INTERRUPT_DEST 17 17
	HUBP4_IHC_VLINE2_INTERRUPT_DEST 18 18
	HUBP4_IHC_TIMEOUT_INTERRUPT_DEST 19 19
	HUBP5_IHC_VBLANK_INTERRUPT_DEST 20 20
	HUBP5_IHC_VLINE_INTERRUPT_DEST 21 21
	HUBP5_IHC_VLINE2_INTERRUPT_DEST 22 22
	HUBP5_IHC_TIMEOUT_INTERRUPT_DEST 23 23
	HUBP6_IHC_VBLANK_INTERRUPT_DEST 24 24
	HUBP6_IHC_VLINE_INTERRUPT_DEST 25 25
	HUBP6_IHC_VLINE2_INTERRUPT_DEST 26 26
	HUBP6_IHC_TIMEOUT_INTERRUPT_DEST 27 27
	HUBP7_IHC_VBLANK_INTERRUPT_DEST 28 28
	HUBP7_IHC_VLINE_INTERRUPT_DEST 29 29
	HUBP7_IHC_VLINE2_INTERRUPT_DEST 30 30
	HUBP7_IHC_TIMEOUT_INTERRUPT_DEST 31 31
regDCHUB_INTERRUPT_DEST2 0 0x151 19 0 2
	HUBP0_IHC_FLIP_INTERRUPT_DEST 0 0
	HUBP0_IHC_FLIP_AWAY_INTERRUPT_DEST 1 1
	HUBP1_IHC_FLIP_INTERRUPT_DEST 2 2
	HUBP1_IHC_FLIP_AWAY_INTERRUPT_DEST 3 3
	HUBP2_IHC_FLIP_INTERRUPT_DEST 4 4
	HUBP2_IHC_FLIP_AWAY_INTERRUPT_DEST 5 5
	HUBP3_IHC_FLIP_INTERRUPT_DEST 6 6
	HUBP3_IHC_FLIP_AWAY_INTERRUPT_DEST 7 7
	HUBP4_IHC_FLIP_INTERRUPT_DEST 8 8
	HUBP4_IHC_FLIP_AWAY_INTERRUPT_DEST 9 9
	HUBP5_IHC_FLIP_INTERRUPT_DEST 10 10
	HUBP5_IHC_FLIP_AWAY_INTERRUPT_DEST 11 11
	HUBP6_IHC_FLIP_INTERRUPT_DEST 12 12
	HUBP6_IHC_FLIP_AWAY_INTERRUPT_DEST 13 13
	HUBP7_IHC_FLIP_INTERRUPT_DEST 14 14
	HUBP7_IHC_FLIP_AWAY_INTERRUPT_DEST 15 15
	HUBBUB_IHC_VM_FAULT_INTERRUPT_DEST 24 24
	HUBBUB_IHC_TIMEOUT_INTERRUPT_DEST 25 25
	HUBBUB_IHC_COMPBUF_SIZE_CHANGE_INTERRUPT_DEST 26 26
regDCHUB_PERFCOUNTER_INTERRUPT_DEST 0 0x150 0 0 2
regDCIO_BL_PWM_FRAME_START_DISP_SEL 0 0x288b 2 0 2
	BL_PWM0_GRP1_FRAME_START_DISP_SEL 0 2
	BL_PWM1_GRP1_FRAME_START_DISP_SEL 4 6
regDCIO_CLOCK_CNTL 0 0x286a 2 0 2
	DCIO_TEST_CLK_SEL 0 4
	DISPCLK_R_DCIO_GATE_DIS 5 5
regDCIO_GSL_GENLK_PAD_CNTL 0 0x288c 4 0 2
	DCIO_GENLK_CLK_GSL_FLIP_READY_SEL 4 5
	DCIO_GENLK_CLK_GSL_MASK 8 9
	DCIO_GENLK_VSYNC_GSL_FLIP_READY_SEL 20 21
	DCIO_GENLK_VSYNC_GSL_MASK 24 25
regDCIO_GSL_SWAPLOCK_PAD_CNTL 0 0x288d 4 0 2
	DCIO_SWAPLOCK_A_GSL_FLIP_READY_SEL 4 5
	DCIO_SWAPLOCK_A_GSL_MASK 8 9
	DCIO_SWAPLOCK_B_GSL_FLIP_READY_SEL 20 21
	DCIO_SWAPLOCK_B_GSL_MASK 24 25
regDCIO_INTERRUPT_DEST 0 0x160 8 0 2
	DCIO_DPCS_TXA_IHC_ERROR_INTERRUPT_DEST 0 0
	DCIO_DPCS_TXB_IHC_ERROR_INTERRUPT_DEST 1 1
	DCIO_DPCS_TXC_IHC_ERROR_INTERRUPT_DEST 2 2
	DCIO_DPCS_TXD_IHC_ERROR_INTERRUPT_DEST 3 3
	DCIO_DPCS_TXE_IHC_ERROR_INTERRUPT_DEST 4 4
	DCIO_DPCS_TXF_IHC_ERROR_INTERRUPT_DEST 5 5
	DCIO_DPCS_TXG_IHC_ERROR_INTERRUPT_DEST 6 6
	DCIO_DPCS_RXA_IHC_ERROR_INTERRUPT_DEST 16 16
regDCIO_PATTERN_GEN_EN 0 0x2887 1 0 2
	DCIO_PATTERN_GEN_EN 0 0
regDCIO_PATTERN_GEN_PAT 0 0x2886 1 0 2
	DCIO_PATTERN_GEN_PAT 0 31
regDCIO_SOFT_RESET 0 0x289e 10 0 2
	UNIPHYA_SOFT_RESET 0 0
	UNIPHYB_SOFT_RESET 1 1
	UNIPHYC_SOFT_RESET 2 2
	UNIPHYD_SOFT_RESET 3 3
	UNIPHYE_SOFT_RESET 4 4
	UNIPHYF_SOFT_RESET 5 5
	UNIPHYG_SOFT_RESET 6 6
	PWRSEQ0_SOFT_RESET 16 16
	PWRSEQ1_SOFT_RESET 17 17
	DLPC_SOFT_RESET 20 20
regDCIO_SPARE 0 0x2882 1 0 2
	DCIO_SPARE 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0 0 0x2928 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1 0 0x2929 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10 0 0x2932 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11 0 0x2933 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12 0 0x2934 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13 0 0x2935 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14 0 0x2936 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15 0 0x2937 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16 0 0x2938 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17 0 0x2939 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18 0 0x293a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19 0 0x293b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2 0 0x292a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20 0 0x293c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21 0 0x293d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22 0 0x293e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23 0 0x293f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24 0 0x2940 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25 0 0x2941 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26 0 0x2942 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27 0 0x2943 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28 0 0x2944 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29 0 0x2945 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3 0 0x292b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30 0 0x2946 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31 0 0x2947 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32 0 0x2948 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33 0 0x2949 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34 0 0x294a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35 0 0x294b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36 0 0x294c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37 0 0x294d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38 0 0x294e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39 0 0x294f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4 0 0x292c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40 0 0x2950 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41 0 0x2951 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42 0 0x2952 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43 0 0x2953 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44 0 0x2954 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45 0 0x2955 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46 0 0x2956 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47 0 0x2957 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48 0 0x2958 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49 0 0x2959 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5 0 0x292d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50 0 0x295a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51 0 0x295b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52 0 0x295c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53 0 0x295d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54 0 0x295e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55 0 0x295f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56 0 0x2960 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57 0 0x2961 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6 0 0x292e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7 0 0x292f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8 0 0x2930 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9 0 0x2931 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0 0 0x2a00 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1 0 0x2a01 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10 0 0x2a0a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11 0 0x2a0b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12 0 0x2a0c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13 0 0x2a0d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14 0 0x2a0e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15 0 0x2a0f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16 0 0x2a10 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17 0 0x2a11 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18 0 0x2a12 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19 0 0x2a13 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2 0 0x2a02 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20 0 0x2a14 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21 0 0x2a15 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22 0 0x2a16 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23 0 0x2a17 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24 0 0x2a18 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 0 0x2a19 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26 0 0x2a1a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27 0 0x2a1b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28 0 0x2a1c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29 0 0x2a1d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3 0 0x2a03 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30 0 0x2a1e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31 0 0x2a1f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32 0 0x2a20 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33 0 0x2a21 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34 0 0x2a22 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35 0 0x2a23 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36 0 0x2a24 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37 0 0x2a25 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38 0 0x2a26 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39 0 0x2a27 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4 0 0x2a04 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40 0 0x2a28 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41 0 0x2a29 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 0 0x2a2a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43 0 0x2a2b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44 0 0x2a2c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45 0 0x2a2d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46 0 0x2a2e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47 0 0x2a2f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48 0 0x2a30 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49 0 0x2a31 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5 0 0x2a05 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50 0 0x2a32 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51 0 0x2a33 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52 0 0x2a34 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53 0 0x2a35 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54 0 0x2a36 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55 0 0x2a37 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56 0 0x2a38 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57 0 0x2a39 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6 0 0x2a06 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7 0 0x2a07 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8 0 0x2a08 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9 0 0x2a09 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0 0 0x2ad8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1 0 0x2ad9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10 0 0x2ae2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11 0 0x2ae3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12 0 0x2ae4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13 0 0x2ae5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14 0 0x2ae6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15 0 0x2ae7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16 0 0x2ae8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17 0 0x2ae9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18 0 0x2aea 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19 0 0x2aeb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2 0 0x2ada 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20 0 0x2aec 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21 0 0x2aed 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22 0 0x2aee 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23 0 0x2aef 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24 0 0x2af0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25 0 0x2af1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26 0 0x2af2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27 0 0x2af3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28 0 0x2af4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29 0 0x2af5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3 0 0x2adb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30 0 0x2af6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31 0 0x2af7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32 0 0x2af8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33 0 0x2af9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34 0 0x2afa 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35 0 0x2afb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36 0 0x2afc 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37 0 0x2afd 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38 0 0x2afe 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39 0 0x2aff 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4 0 0x2adc 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40 0 0x2b00 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41 0 0x2b01 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42 0 0x2b02 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43 0 0x2b03 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44 0 0x2b04 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45 0 0x2b05 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46 0 0x2b06 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47 0 0x2b07 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48 0 0x2b08 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49 0 0x2b09 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5 0 0x2add 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50 0 0x2b0a 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51 0 0x2b0b 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52 0 0x2b0c 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53 0 0x2b0d 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54 0 0x2b0e 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55 0 0x2b0f 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56 0 0x2b10 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57 0 0x2b11 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6 0 0x2ade 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7 0 0x2adf 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8 0 0x2ae0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9 0 0x2ae1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0 0 0x2bb0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1 0 0x2bb1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10 0 0x2bba 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11 0 0x2bbb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12 0 0x2bbc 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13 0 0x2bbd 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14 0 0x2bbe 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15 0 0x2bbf 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16 0 0x2bc0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17 0 0x2bc1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18 0 0x2bc2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19 0 0x2bc3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2 0 0x2bb2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 0 0x2bc4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21 0 0x2bc5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22 0 0x2bc6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23 0 0x2bc7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24 0 0x2bc8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25 0 0x2bc9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26 0 0x2bca 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27 0 0x2bcb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28 0 0x2bcc 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29 0 0x2bcd 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3 0 0x2bb3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30 0 0x2bce 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31 0 0x2bcf 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32 0 0x2bd0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33 0 0x2bd1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34 0 0x2bd2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35 0 0x2bd3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36 0 0x2bd4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37 0 0x2bd5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38 0 0x2bd6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39 0 0x2bd7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4 0 0x2bb4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40 0 0x2bd8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41 0 0x2bd9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42 0 0x2bda 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43 0 0x2bdb 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44 0 0x2bdc 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 0 0x2bdd 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46 0 0x2bde 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47 0 0x2bdf 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48 0 0x2be0 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49 0 0x2be1 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5 0 0x2bb5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50 0 0x2be2 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51 0 0x2be3 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52 0 0x2be4 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53 0 0x2be5 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54 0 0x2be6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55 0 0x2be7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56 0 0x2be8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57 0 0x2be9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6 0 0x2bb6 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7 0 0x2bb7 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8 0 0x2bb8 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9 0 0x2bb9 1 0 2
	UNIPHY_MACRO_CNTL_RESERVED 0 31
regDCIO_WRCMD_DELAY 0 0x287e 1 0 2
	UNIPHY_DELAY 24 31
regDCN_DECOMP_STATUS 0 0x4c5 2 0 2
	DECOMP_OUT_STATUS 0 15
	DECOMP_OUT_STATUS_CLEAR 16 16
regDCN_VM_AGP_BASE 0 0x47a 1 0 2
	AGP_BASE 0 23
regDCN_VM_AGP_BOT 0 0x478 1 0 2
	AGP_BOT 0 23
regDCN_VM_AGP_TOP 0 0x479 1 0 2
	AGP_TOP 0 23
regDCN_VM_CONTEXT0_CNTL 0 0x559 2 0 2
	VM_CONTEXT0_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT0_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0 0x55a 1 0 2
	VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0 0x55b 1 0 2
	VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0 0x55e 1 0 2
	VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0 0x55f 1 0 2
	VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0 0x55c 1 0 2
	VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0 0x55d 1 0 2
	VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT10_CNTL 0 0x59f 2 0 2
	VM_CONTEXT10_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT10_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0 0x5a0 1 0 2
	VM_CONTEXT10_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0 0x5a1 1 0 2
	VM_CONTEXT10_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0 0x5a4 1 0 2
	VM_CONTEXT10_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0 0x5a5 1 0 2
	VM_CONTEXT10_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0 0x5a2 1 0 2
	VM_CONTEXT10_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0 0x5a3 1 0 2
	VM_CONTEXT10_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT11_CNTL 0 0x5a6 2 0 2
	VM_CONTEXT11_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT11_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0 0x5a7 1 0 2
	VM_CONTEXT11_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0 0x5a8 1 0 2
	VM_CONTEXT11_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0 0x5ab 1 0 2
	VM_CONTEXT11_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0 0x5ac 1 0 2
	VM_CONTEXT11_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0 0x5a9 1 0 2
	VM_CONTEXT11_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0 0x5aa 1 0 2
	VM_CONTEXT11_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT12_CNTL 0 0x5ad 2 0 2
	VM_CONTEXT12_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT12_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0 0x5ae 1 0 2
	VM_CONTEXT12_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0 0x5af 1 0 2
	VM_CONTEXT12_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0 0x5b2 1 0 2
	VM_CONTEXT12_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0 0x5b3 1 0 2
	VM_CONTEXT12_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0 0x5b0 1 0 2
	VM_CONTEXT12_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0 0x5b1 1 0 2
	VM_CONTEXT12_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT13_CNTL 0 0x5b4 2 0 2
	VM_CONTEXT13_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT13_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0 0x5b5 1 0 2
	VM_CONTEXT13_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0 0x5b6 1 0 2
	VM_CONTEXT13_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0 0x5b9 1 0 2
	VM_CONTEXT13_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0 0x5ba 1 0 2
	VM_CONTEXT13_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0 0x5b7 1 0 2
	VM_CONTEXT13_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0 0x5b8 1 0 2
	VM_CONTEXT13_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT14_CNTL 0 0x5bb 2 0 2
	VM_CONTEXT14_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT14_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0 0x5bc 1 0 2
	VM_CONTEXT14_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0 0x5bd 1 0 2
	VM_CONTEXT14_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0 0x5c0 1 0 2
	VM_CONTEXT14_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0 0x5c1 1 0 2
	VM_CONTEXT14_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0 0x5be 1 0 2
	VM_CONTEXT14_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0 0x5bf 1 0 2
	VM_CONTEXT14_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT15_CNTL 0 0x5c2 2 0 2
	VM_CONTEXT15_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT15_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0 0x5c3 1 0 2
	VM_CONTEXT15_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0 0x5c4 1 0 2
	VM_CONTEXT15_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0 0x5c7 1 0 2
	VM_CONTEXT15_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0 0x5c8 1 0 2
	VM_CONTEXT15_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0 0x5c5 1 0 2
	VM_CONTEXT15_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0 0x5c6 1 0 2
	VM_CONTEXT15_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT1_CNTL 0 0x560 2 0 2
	VM_CONTEXT1_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT1_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0 0x561 1 0 2
	VM_CONTEXT1_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0 0x562 1 0 2
	VM_CONTEXT1_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0 0x565 1 0 2
	VM_CONTEXT1_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0 0x566 1 0 2
	VM_CONTEXT1_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0 0x563 1 0 2
	VM_CONTEXT1_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0 0x564 1 0 2
	VM_CONTEXT1_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT2_CNTL 0 0x567 2 0 2
	VM_CONTEXT2_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT2_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0 0x568 1 0 2
	VM_CONTEXT2_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0 0x569 1 0 2
	VM_CONTEXT2_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0 0x56c 1 0 2
	VM_CONTEXT2_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0 0x56d 1 0 2
	VM_CONTEXT2_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0 0x56a 1 0 2
	VM_CONTEXT2_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0 0x56b 1 0 2
	VM_CONTEXT2_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT3_CNTL 0 0x56e 2 0 2
	VM_CONTEXT3_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT3_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0 0x56f 1 0 2
	VM_CONTEXT3_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0 0x570 1 0 2
	VM_CONTEXT3_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0 0x573 1 0 2
	VM_CONTEXT3_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0 0x574 1 0 2
	VM_CONTEXT3_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0 0x571 1 0 2
	VM_CONTEXT3_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0 0x572 1 0 2
	VM_CONTEXT3_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT4_CNTL 0 0x575 2 0 2
	VM_CONTEXT4_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT4_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0 0x576 1 0 2
	VM_CONTEXT4_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0 0x577 1 0 2
	VM_CONTEXT4_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0 0x57a 1 0 2
	VM_CONTEXT4_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0 0x57b 1 0 2
	VM_CONTEXT4_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0 0x578 1 0 2
	VM_CONTEXT4_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0 0x579 1 0 2
	VM_CONTEXT4_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT5_CNTL 0 0x57c 2 0 2
	VM_CONTEXT5_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT5_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0 0x57d 1 0 2
	VM_CONTEXT5_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0 0x57e 1 0 2
	VM_CONTEXT5_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0 0x581 1 0 2
	VM_CONTEXT5_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0 0x582 1 0 2
	VM_CONTEXT5_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0 0x57f 1 0 2
	VM_CONTEXT5_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0 0x580 1 0 2
	VM_CONTEXT5_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT6_CNTL 0 0x583 2 0 2
	VM_CONTEXT6_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT6_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0 0x584 1 0 2
	VM_CONTEXT6_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0 0x585 1 0 2
	VM_CONTEXT6_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0 0x588 1 0 2
	VM_CONTEXT6_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0 0x589 1 0 2
	VM_CONTEXT6_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0 0x586 1 0 2
	VM_CONTEXT6_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0 0x587 1 0 2
	VM_CONTEXT6_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT7_CNTL 0 0x58a 2 0 2
	VM_CONTEXT7_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT7_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0 0x58b 1 0 2
	VM_CONTEXT7_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0 0x58c 1 0 2
	VM_CONTEXT7_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0 0x58f 1 0 2
	VM_CONTEXT7_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0 0x590 1 0 2
	VM_CONTEXT7_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0 0x58d 1 0 2
	VM_CONTEXT7_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0 0x58e 1 0 2
	VM_CONTEXT7_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT8_CNTL 0 0x591 2 0 2
	VM_CONTEXT8_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT8_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0 0x592 1 0 2
	VM_CONTEXT8_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0 0x593 1 0 2
	VM_CONTEXT8_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0 0x596 1 0 2
	VM_CONTEXT8_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0 0x597 1 0 2
	VM_CONTEXT8_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0 0x594 1 0 2
	VM_CONTEXT8_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0 0x595 1 0 2
	VM_CONTEXT8_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT9_CNTL 0 0x598 2 0 2
	VM_CONTEXT9_PAGE_TABLE_DEPTH 1 2
	VM_CONTEXT9_PAGE_TABLE_BLOCK_SIZE 3 6
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0 0x599 1 0 2
	VM_CONTEXT9_PAGE_DIRECTORY_ENTRY_HI32 0 31
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0 0x59a 1 0 2
	VM_CONTEXT9_PAGE_DIRECTORY_ENTRY_LO32 0 31
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0 0x59d 1 0 2
	VM_CONTEXT9_END_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0 0x59e 1 0 2
	VM_CONTEXT9_END_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0 0x59b 1 0 2
	VM_CONTEXT9_START_LOGICAL_PAGE_NUMBER_HI4 0 3
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0 0x59c 1 0 2
	VM_CONTEXT9_START_LOGICAL_PAGE_NUMBER_LO32 0 31
regDCN_VM_DEFAULT_ADDR_LSB 0 0x5ca 1 0 2
	DCN_VM_DEFAULT_ADDR_LSB 0 31
regDCN_VM_DEFAULT_ADDR_MSB 0 0x5c9 3 0 2
	DCN_VM_DEFAULT_ADDR_MSB 0 3
	DCN_VM_DEFAULT_SPA 28 28
	DCN_VM_DEFAULT_SNOOP 29 29
regDCN_VM_FAULT_ADDR_LSB 0 0x5ce 1 0 2
	DCN_VM_FAULT_ADDR_LSB 0 31
regDCN_VM_FAULT_ADDR_MSB 0 0x5cd 1 0 2
	DCN_VM_FAULT_ADDR_MSB 0 3
regDCN_VM_FAULT_CNTL 0 0x5cb 5 0 2
	DCN_VM_ERROR_STATUS_CLEAR 0 0
	DCN_VM_ERROR_STATUS_MODE 1 1
	DCN_VM_ERROR_INTERRUPT_ENABLE 2 2
	DCN_VM_RANGE_FAULT_DISABLE 8 8
	DCN_VM_PRQ_FAULT_DISABLE 9 9
regDCN_VM_FAULT_STATUS 0 0x5cc 6 0 2
	DCN_VM_ERROR_STATUS 0 15
	DCN_VM_ERROR_VMID 16 19
	DCN_VM_TR_RESP_ERROR_VMID 20 23
	DCN_VM_ERROR_TABLE_LEVEL 24 25
	DCN_VM_ERROR_PIPE 26 29
	DCN_VM_ERROR_INTERRUPT_STATUS 31 31
regDCN_VM_FB_LOCATION_BASE 0 0x475 1 0 2
	FB_BASE 0 23
regDCN_VM_FB_LOCATION_TOP 0 0x476 1 0 2
	FB_TOP 0 23
regDCN_VM_FB_OFFSET 0 0x477 1 0 2
	FB_OFFSET 0 23
regDCN_VM_LOCAL_HBM_ADDRESS_END 0 0x47c 1 0 2
	ADDRESS_END 0 19
regDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL 0 0x47d 1 0 2
	LOCK 0 0
regDCN_VM_LOCAL_HBM_ADDRESS_START 0 0x47b 1 0 2
	ADDRESS_START 0 19
regDCOH_TOP_CLOCK_CONTROL 0 0x17af 5 0 2
	DCOH_DISPCLK_G_GATE_DIS 0 0
	DCOH_DISPCLK_R_GATE_DIS 4 4
	DCOH_REFCLK_G_GATE_DIS 8 8
	DCOH_REFCLK_R_GATE_DIS 12 12
	DCOH_FGCG_REP_DIS 16 16
regDCOH_TOP_SPARE 0 0x17b3 1 0 2
	DCOH_TOP_SPARE 0 31
regDCPG_INTERRUPT_CONTROL_1 0 0x9d 16 0 2
	DOMAIN0_POWER_UP_INT_MASK 0 0
	DOMAIN0_POWER_UP_INT_CLEAR 1 1
	DOMAIN0_POWER_DOWN_INT_MASK 2 2
	DOMAIN0_POWER_DOWN_INT_CLEAR 3 3
	DOMAIN1_POWER_UP_INT_MASK 4 4
	DOMAIN1_POWER_UP_INT_CLEAR 5 5
	DOMAIN1_POWER_DOWN_INT_MASK 6 6
	DOMAIN1_POWER_DOWN_INT_CLEAR 7 7
	DOMAIN2_POWER_UP_INT_MASK 8 8
	DOMAIN2_POWER_UP_INT_CLEAR 9 9
	DOMAIN2_POWER_DOWN_INT_MASK 10 10
	DOMAIN2_POWER_DOWN_INT_CLEAR 11 11
	DOMAIN3_POWER_UP_INT_MASK 12 12
	DOMAIN3_POWER_UP_INT_CLEAR 13 13
	DOMAIN3_POWER_DOWN_INT_MASK 14 14
	DOMAIN3_POWER_DOWN_INT_CLEAR 15 15
regDCPG_INTERRUPT_CONTROL_2 0 0x9e 16 0 2
	DOMAIN16_POWER_UP_INT_MASK 0 0
	DOMAIN16_POWER_UP_INT_CLEAR 1 1
	DOMAIN16_POWER_DOWN_INT_MASK 2 2
	DOMAIN16_POWER_DOWN_INT_CLEAR 3 3
	DOMAIN17_POWER_UP_INT_MASK 4 4
	DOMAIN17_POWER_UP_INT_CLEAR 5 5
	DOMAIN17_POWER_DOWN_INT_MASK 6 6
	DOMAIN17_POWER_DOWN_INT_CLEAR 7 7
	DOMAIN18_POWER_UP_INT_MASK 8 8
	DOMAIN18_POWER_UP_INT_CLEAR 9 9
	DOMAIN18_POWER_DOWN_INT_MASK 10 10
	DOMAIN18_POWER_DOWN_INT_CLEAR 11 11
	DOMAIN19_POWER_UP_INT_MASK 12 12
	DOMAIN19_POWER_UP_INT_CLEAR 13 13
	DOMAIN19_POWER_DOWN_INT_MASK 14 14
	DOMAIN19_POWER_DOWN_INT_CLEAR 15 15
regDCPG_INTERRUPT_CONTROL_3 0 0x9f 16 0 2
	DOMAIN22_POWER_UP_INT_MASK 0 0
	DOMAIN22_POWER_UP_INT_CLEAR 1 1
	DOMAIN22_POWER_DOWN_INT_MASK 2 2
	DOMAIN22_POWER_DOWN_INT_CLEAR 3 3
	DOMAIN23_POWER_UP_INT_MASK 4 4
	DOMAIN23_POWER_UP_INT_CLEAR 5 5
	DOMAIN23_POWER_DOWN_INT_MASK 6 6
	DOMAIN23_POWER_DOWN_INT_CLEAR 7 7
	DOMAIN24_POWER_UP_INT_MASK 8 8
	DOMAIN24_POWER_UP_INT_CLEAR 9 9
	DOMAIN24_POWER_DOWN_INT_MASK 10 10
	DOMAIN24_POWER_DOWN_INT_CLEAR 11 11
	DOMAIN25_POWER_UP_INT_MASK 12 12
	DOMAIN25_POWER_UP_INT_CLEAR 13 13
	DOMAIN25_POWER_DOWN_INT_MASK 14 14
	DOMAIN25_POWER_DOWN_INT_CLEAR 15 15
regDCPG_INTERRUPT_DEST 0 0x14b 16 0 2
	DCPG_IHC_DOMAIN0_POWER_UP_INTERRUPT_DEST 0 0
	DCPG_IHC_DOMAIN1_POWER_UP_INTERRUPT_DEST 1 1
	DCPG_IHC_DOMAIN2_POWER_UP_INTERRUPT_DEST 2 2
	DCPG_IHC_DOMAIN3_POWER_UP_INTERRUPT_DEST 3 3
	DCPG_IHC_DOMAIN4_POWER_UP_INTERRUPT_DEST 4 4
	DCPG_IHC_DOMAIN5_POWER_UP_INTERRUPT_DEST 5 5
	DCPG_IHC_DOMAIN6_POWER_UP_INTERRUPT_DEST 6 6
	DCPG_IHC_DOMAIN7_POWER_UP_INTERRUPT_DEST 7 7
	DCPG_IHC_DOMAIN0_POWER_DOWN_INTERRUPT_DEST 16 16
	DCPG_IHC_DOMAIN1_POWER_DOWN_INTERRUPT_DEST 17 17
	DCPG_IHC_DOMAIN2_POWER_DOWN_INTERRUPT_DEST 18 18
	DCPG_IHC_DOMAIN3_POWER_DOWN_INTERRUPT_DEST 19 19
	DCPG_IHC_DOMAIN4_POWER_DOWN_INTERRUPT_DEST 20 20
	DCPG_IHC_DOMAIN5_POWER_DOWN_INTERRUPT_DEST 21 21
	DCPG_IHC_DOMAIN6_POWER_DOWN_INTERRUPT_DEST 22 22
	DCPG_IHC_DOMAIN7_POWER_DOWN_INTERRUPT_DEST 23 23
regDCPG_INTERRUPT_DEST2 0 0x14c 20 0 2
	DCPG_IHC_DOMAIN16_POWER_UP_INTERRUPT_DEST 0 0
	DCPG_IHC_DOMAIN17_POWER_UP_INTERRUPT_DEST 1 1
	DCPG_IHC_DOMAIN18_POWER_UP_INTERRUPT_DEST 2 2
	DCPG_IHC_DOMAIN19_POWER_UP_INTERRUPT_DEST 3 3
	DCPG_IHC_DOMAIN20_POWER_UP_INTERRUPT_DEST 4 4
	DCPG_IHC_DOMAIN21_POWER_UP_INTERRUPT_DEST 5 5
	DCPG_IHC_DOMAIN22_POWER_UP_INTERRUPT_DEST 6 6
	DCPG_IHC_DOMAIN23_POWER_UP_INTERRUPT_DEST 7 7
	DCPG_IHC_DOMAIN24_POWER_UP_INTERRUPT_DEST 8 8
	DCPG_IHC_DOMAIN25_POWER_UP_INTERRUPT_DEST 9 9
	DCPG_IHC_DOMAIN16_POWER_DOWN_INTERRUPT_DEST 10 10
	DCPG_IHC_DOMAIN17_POWER_DOWN_INTERRUPT_DEST 11 11
	DCPG_IHC_DOMAIN18_POWER_DOWN_INTERRUPT_DEST 12 12
	DCPG_IHC_DOMAIN19_POWER_DOWN_INTERRUPT_DEST 13 13
	DCPG_IHC_DOMAIN20_POWER_DOWN_INTERRUPT_DEST 14 14
	DCPG_IHC_DOMAIN21_POWER_DOWN_INTERRUPT_DEST 15 15
	DCPG_IHC_DOMAIN22_POWER_DOWN_INTERRUPT_DEST 16 16
	DCPG_IHC_DOMAIN23_POWER_DOWN_INTERRUPT_DEST 17 17
	DCPG_IHC_DOMAIN24_POWER_DOWN_INTERRUPT_DEST 18 18
	DCPG_IHC_DOMAIN25_POWER_DOWN_INTERRUPT_DEST 19 19
regDCPG_INTERRUPT_STATUS 0 0x9a 8 0 2
	DOMAIN0_POWER_UP_INT_OCCURRED 0 0
	DOMAIN0_POWER_DOWN_INT_OCCURRED 1 1
	DOMAIN1_POWER_UP_INT_OCCURRED 2 2
	DOMAIN1_POWER_DOWN_INT_OCCURRED 3 3
	DOMAIN2_POWER_UP_INT_OCCURRED 4 4
	DOMAIN2_POWER_DOWN_INT_OCCURRED 5 5
	DOMAIN3_POWER_UP_INT_OCCURRED 6 6
	DOMAIN3_POWER_DOWN_INT_OCCURRED 7 7
regDCPG_INTERRUPT_STATUS_2 0 0x9b 8 0 2
	DOMAIN16_POWER_UP_INT_OCCURRED 0 0
	DOMAIN16_POWER_DOWN_INT_OCCURRED 1 1
	DOMAIN17_POWER_UP_INT_OCCURRED 2 2
	DOMAIN17_POWER_DOWN_INT_OCCURRED 3 3
	DOMAIN18_POWER_UP_INT_OCCURRED 4 4
	DOMAIN18_POWER_DOWN_INT_OCCURRED 5 5
	DOMAIN19_POWER_UP_INT_OCCURRED 6 6
	DOMAIN19_POWER_DOWN_INT_OCCURRED 7 7
regDCPG_INTERRUPT_STATUS_3 0 0x9c 8 0 2
	DOMAIN22_POWER_UP_INT_OCCURRED 0 0
	DOMAIN22_POWER_DOWN_INT_OCCURRED 1 1
	DOMAIN23_POWER_UP_INT_OCCURRED 2 2
	DOMAIN23_POWER_DOWN_INT_OCCURRED 3 3
	DOMAIN24_POWER_UP_INT_OCCURRED 4 4
	DOMAIN24_POWER_DOWN_INT_OCCURRED 5 5
	DOMAIN25_POWER_UP_INT_OCCURRED 6 6
	DOMAIN25_POWER_DOWN_INT_OCCURRED 7 7
regDC_GENERICA 0 0x2868 2 0 2
	GENERICA_EN 0 0
	GENERICA_SEL 7 11
regDC_GENERICB 0 0x2869 2 0 2
	GENERICB_EN 0 0
	GENERICB_SEL 8 11
regDC_GPIO_AUX_CTRL_0 0 0x2916 3 0 2
	DC_GPIO_DDCVGA_FALLSLEWSEL 12 13
	DC_GPIO_DDCVGA_SPIKERCEN 22 23
	DC_GPIO_DDCVGA_SPIKERCSEL 30 31
regDC_GPIO_AUX_CTRL_1 0 0x2917 16 0 2
	DC_GPIO_I2C_CSEL_0P9 4 4
	DC_GPIO_I2C_CSEL_1P1 5 5
	DC_GPIO_I2C_RSEL_0P9 6 6
	DC_GPIO_I2C_RSEL_1P1 7 7
	DC_GPIO_I2C_RESBIASEN 11 12
	DC_GPIO_AUX1_COMPSEL 13 13
	DC_GPIO_DDCVGA_SPARE 14 15
	DC_GPIO_I2C_BIASCRTEN 16 17
	DC_GPIO_DDCVGA_SLEWN 18 19
	DC_GPIO_DDCVGA_RXSEL 20 21
	DC_GPIO_AUX2_COMPSEL 25 25
	DC_GPIO_AUX3_COMPSEL 26 26
	DC_GPIO_AUX4_COMPSEL 27 27
	DC_GPIO_AUX5_COMPSEL 28 28
	DC_GPIO_AUX6_COMPSEL 29 29
	DC_GPIO_DDCVGA_COMPSEL 30 31
regDC_GPIO_AUX_CTRL_3 0 0x291b 18 0 2
	AUX1_NEN_RTERM 0 0
	AUX2_NEN_RTERM 1 1
	AUX3_NEN_RTERM 2 2
	AUX4_NEN_RTERM 3 3
	AUX5_NEN_RTERM 4 4
	AUX6_NEN_RTERM 5 5
	AUX1_DP_DN_SWAP 8 8
	AUX2_DP_DN_SWAP 9 9
	AUX3_DP_DN_SWAP 10 10
	AUX4_DP_DN_SWAP 11 11
	AUX5_DP_DN_SWAP 12 12
	AUX6_DP_DN_SWAP 13 13
	AUX1_HYS_TUNE 16 17
	AUX2_HYS_TUNE 18 19
	AUX3_HYS_TUNE 20 21
	AUX4_HYS_TUNE 22 23
	AUX5_HYS_TUNE 24 25
	AUX6_HYS_TUNE 26 27
regDC_GPIO_AUX_CTRL_4 0 0x291c 6 0 2
	AUX1_AUX_CTRL 0 3
	AUX2_AUX_CTRL 4 7
	AUX3_AUX_CTRL 8 11
	AUX4_AUX_CTRL 12 15
	AUX5_AUX_CTRL 16 19
	AUX6_AUX_CTRL 20 23
regDC_GPIO_AUX_CTRL_5 0 0x291d 24 0 2
	AUX1_VOD_TUNE 0 1
	AUX2_VOD_TUNE 2 3
	AUX3_VOD_TUNE 4 5
	AUX4_VOD_TUNE 6 7
	AUX5_VOD_TUNE 8 9
	AUX6_VOD_TUNE 10 11
	DDC_PAD1_I2CMODE 12 12
	DDC_PAD2_I2CMODE 13 13
	DDC_PAD3_I2CMODE 14 14
	DDC_PAD4_I2CMODE 15 15
	DDC_PAD5_I2CMODE 16 16
	DDC_PAD6_I2CMODE 17 17
	DDC1_I2C_VPH_1V2_EN 18 18
	DDC2_I2C_VPH_1V2_EN 19 19
	DDC3_I2C_VPH_1V2_EN 20 20
	DDC4_I2C_VPH_1V2_EN 21 21
	DDC5_I2C_VPH_1V2_EN 22 22
	DDC6_I2C_VPH_1V2_EN 23 23
	DDC1_PAD_I2C_CTRL 24 24
	DDC2_PAD_I2C_CTRL 25 25
	DDC3_PAD_I2C_CTRL 26 26
	DDC4_PAD_I2C_CTRL 27 27
	DDC5_PAD_I2C_CTRL 28 28
	DDC6_PAD_I2C_CTRL 29 29
regDC_GPIO_DDC1_A 0 0x28d1 2 0 2
	DC_GPIO_DDC1CLK_A 0 0
	DC_GPIO_DDC1DATA_A 8 8
regDC_GPIO_DDC1_EN 0 0x28d2 2 0 2
	DC_GPIO_DDC1CLK_EN 0 0
	DC_GPIO_DDC1DATA_EN 8 8
regDC_GPIO_DDC1_MASK 0 0x28d0 9 0 2
	DC_GPIO_DDC1CLK_MASK 0 0
	DC_GPIO_DDC1CLK_PD_EN 4 4
	DC_GPIO_DDC1CLK_RECV 6 6
	DC_GPIO_DDC1DATA_MASK 8 8
	DC_GPIO_DDC1DATA_PD_EN 12 12
	DC_GPIO_DDC1DATA_RECV 14 14
	AUX_PAD1_MODE 16 16
	AUX1_POL 20 20
	ALLOW_HW_DDC1_PD_EN 22 22
regDC_GPIO_DDC1_Y 0 0x28d3 2 0 2
	DC_GPIO_DDC1CLK_Y 0 0
	DC_GPIO_DDC1DATA_Y 8 8
regDC_GPIO_DDC2_A 0 0x28d5 2 0 2
	DC_GPIO_DDC2CLK_A 0 0
	DC_GPIO_DDC2DATA_A 8 8
regDC_GPIO_DDC2_EN 0 0x28d6 2 0 2
	DC_GPIO_DDC2CLK_EN 0 0
	DC_GPIO_DDC2DATA_EN 8 8
regDC_GPIO_DDC2_MASK 0 0x28d4 9 0 2
	DC_GPIO_DDC2CLK_MASK 0 0
	DC_GPIO_DDC2CLK_PD_EN 4 4
	DC_GPIO_DDC2CLK_RECV 6 6
	DC_GPIO_DDC2DATA_MASK 8 8
	DC_GPIO_DDC2DATA_PD_EN 12 12
	DC_GPIO_DDC2DATA_RECV 14 14
	AUX_PAD2_MODE 16 16
	AUX2_POL 20 20
	ALLOW_HW_DDC2_PD_EN 22 22
regDC_GPIO_DDC2_Y 0 0x28d7 2 0 2
	DC_GPIO_DDC2CLK_Y 0 0
	DC_GPIO_DDC2DATA_Y 8 8
regDC_GPIO_DDC3_A 0 0x28d9 2 0 2
	DC_GPIO_DDC3CLK_A 0 0
	DC_GPIO_DDC3DATA_A 8 8
regDC_GPIO_DDC3_EN 0 0x28da 2 0 2
	DC_GPIO_DDC3CLK_EN 0 0
	DC_GPIO_DDC3DATA_EN 8 8
regDC_GPIO_DDC3_MASK 0 0x28d8 9 0 2
	DC_GPIO_DDC3CLK_MASK 0 0
	DC_GPIO_DDC3CLK_PD_EN 4 4
	DC_GPIO_DDC3CLK_RECV 6 6
	DC_GPIO_DDC3DATA_MASK 8 8
	DC_GPIO_DDC3DATA_PD_EN 12 12
	DC_GPIO_DDC3DATA_RECV 14 14
	AUX_PAD3_MODE 16 16
	AUX3_POL 20 20
	ALLOW_HW_DDC3_PD_EN 22 22
regDC_GPIO_DDC3_Y 0 0x28db 2 0 2
	DC_GPIO_DDC3CLK_Y 0 0
	DC_GPIO_DDC3DATA_Y 8 8
regDC_GPIO_DDC4_A 0 0x28dd 2 0 2
	DC_GPIO_DDC4CLK_A 0 0
	DC_GPIO_DDC4DATA_A 8 8
regDC_GPIO_DDC4_EN 0 0x28de 2 0 2
	DC_GPIO_DDC4CLK_EN 0 0
	DC_GPIO_DDC4DATA_EN 8 8
regDC_GPIO_DDC4_MASK 0 0x28dc 9 0 2
	DC_GPIO_DDC4CLK_MASK 0 0
	DC_GPIO_DDC4CLK_PD_EN 4 4
	DC_GPIO_DDC4CLK_RECV 6 6
	DC_GPIO_DDC4DATA_MASK 8 8
	DC_GPIO_DDC4DATA_PD_EN 12 12
	DC_GPIO_DDC4DATA_RECV 14 14
	AUX_PAD4_MODE 16 16
	AUX4_POL 20 20
	ALLOW_HW_DDC4_PD_EN 22 22
regDC_GPIO_DDC4_Y 0 0x28df 2 0 2
	DC_GPIO_DDC4CLK_Y 0 0
	DC_GPIO_DDC4DATA_Y 8 8
regDC_GPIO_DDC5_A 0 0x28e1 2 0 2
	DC_GPIO_DDC5CLK_A 0 0
	DC_GPIO_DDC5DATA_A 8 8
regDC_GPIO_DDC5_EN 0 0x28e2 2 0 2
	DC_GPIO_DDC5CLK_EN 0 0
	DC_GPIO_DDC5DATA_EN 8 8
regDC_GPIO_DDC5_MASK 0 0x28e0 9 0 2
	DC_GPIO_DDC5CLK_MASK 0 0
	DC_GPIO_DDC5CLK_PD_EN 4 4
	DC_GPIO_DDC5CLK_RECV 6 6
	DC_GPIO_DDC5DATA_MASK 8 8
	DC_GPIO_DDC5DATA_PD_EN 12 12
	DC_GPIO_DDC5DATA_RECV 14 14
	AUX_PAD5_MODE 16 16
	AUX5_POL 20 20
	ALLOW_HW_DDC5_PD_EN 22 22
regDC_GPIO_DDC5_Y 0 0x28e3 2 0 2
	DC_GPIO_DDC5CLK_Y 0 0
	DC_GPIO_DDC5DATA_Y 8 8
regDC_GPIO_DDC6_A 0 0x28e5 2 0 2
	DC_GPIO_DDC6CLK_A 0 0
	DC_GPIO_DDC6DATA_A 8 8
regDC_GPIO_DDC6_EN 0 0x28e6 2 0 2
	DC_GPIO_DDC6CLK_EN 0 0
	DC_GPIO_DDC6DATA_EN 8 8
regDC_GPIO_DDC6_MASK 0 0x28e4 9 0 2
	DC_GPIO_DDC6CLK_MASK 0 0
	DC_GPIO_DDC6CLK_PD_EN 4 4
	DC_GPIO_DDC6CLK_RECV 6 6
	DC_GPIO_DDC6DATA_MASK 8 8
	DC_GPIO_DDC6DATA_PD_EN 12 12
	DC_GPIO_DDC6DATA_RECV 14 14
	AUX_PAD6_MODE 16 16
	AUX6_POL 20 20
	ALLOW_HW_DDC6_PD_EN 22 22
regDC_GPIO_DDC6_Y 0 0x28e7 2 0 2
	DC_GPIO_DDC6CLK_Y 0 0
	DC_GPIO_DDC6DATA_Y 8 8
regDC_GPIO_DDCVGA_A 0 0x28e9 2 0 2
	DC_GPIO_DDCVGACLK_A 0 0
	DC_GPIO_DDCVGADATA_A 8 8
regDC_GPIO_DDCVGA_EN 0 0x28ea 2 0 2
	DC_GPIO_DDCVGACLK_EN 0 0
	DC_GPIO_DDCVGADATA_EN 8 8
regDC_GPIO_DDCVGA_MASK 0 0x28e8 8 0 2
	DC_GPIO_DDCVGACLK_MASK 0 0
	DDCVGA_INVERT_INPUT_POLARITY 4 4
	DC_GPIO_DDCVGACLK_RECV 6 6
	DC_GPIO_DDCVGADATA_MASK 8 8
	DC_GPIO_DDCVGADATA_PD_EN 12 12
	DC_GPIO_DDCVGADATA_RECV 14 14
	ALLOW_HW_DDCVGA_PD_EN 22 22
	DC_GPIO_DDCVGADATA_STR 28 31
regDC_GPIO_DDCVGA_Y 0 0x28eb 2 0 2
	DC_GPIO_DDCVGACLK_Y 0 0
	DC_GPIO_DDCVGADATA_Y 8 8
regDC_GPIO_DRIVE_STRENGTH_S0 0 0x28f8 11 0 2
	DC_GPIO_GENERICA_S0 0 0
	DC_GPIO_GENERICB_S0 1 1
	DC_GPIO_GENERICC_S0 2 2
	DC_GPIO_GENERICD_S0 3 3
	DC_GPIO_GENERICE_S0 4 4
	DC_GPIO_GENERICF_S0 5 5
	DC_GPIO_GENERICG_S0 6 6
	DC_GPIO_GENLK_CLK_S0 8 8
	DC_GPIO_GENLK_VSYNC_S0 9 9
	DC_GPIO_SWAPLOCK_A_S0 10 10
	DC_GPIO_SWAPLOCK_B_S0 11 11
regDC_GPIO_DRIVE_STRENGTH_S1 0 0x28f9 11 0 2
	DC_GPIO_GENERICA_S1 0 0
	DC_GPIO_GENERICB_S1 1 1
	DC_GPIO_GENERICC_S1 2 2
	DC_GPIO_GENERICD_S1 3 3
	DC_GPIO_GENERICE_S1 4 4
	DC_GPIO_GENERICF_S1 5 5
	DC_GPIO_GENERICG_S1 6 6
	DC_GPIO_GENLK_CLK_S1 8 8
	DC_GPIO_GENLK_VSYNC_S1 9 9
	DC_GPIO_SWAPLOCK_A_S1 10 10
	DC_GPIO_SWAPLOCK_B_S1 11 11
regDC_GPIO_DRIVE_TXIMPSEL 0 0x2900 17 0 2
	DC_GPIO_GENERICA_TXIMPSEL 0 0
	DC_GPIO_GENERICB_TXIMPSEL 1 1
	DC_GPIO_GENERICC_TXIMPSEL 2 2
	DC_GPIO_GENERICD_TXIMPSEL 3 3
	DC_GPIO_GENERICE_TXIMPSEL 4 4
	DC_GPIO_GENERICF_TXIMPSEL 5 5
	DC_GPIO_GENERICG_TXIMPSEL 6 6
	DC_GPIO_GENLK_CLK_TXIMPSEL 8 8
	DC_GPIO_GENLK_VSYNC_TXIMPSEL 9 9
	DC_GPIO_SWAPLOCK_A_TXIMPSEL 10 10
	DC_GPIO_SWAPLOCK_B_TXIMPSEL 11 11
	DC_GPIO_HPD1_TXIMPSEL 12 12
	DC_GPIO_HPD2_TXIMPSEL 13 13
	DC_GPIO_HPD3_TXIMPSEL 14 14
	DC_GPIO_HPD4_TXIMPSEL 15 15
	DC_GPIO_HPD5_TXIMPSEL 16 16
	DC_GPIO_HPD6_TXIMPSEL 17 17
regDC_GPIO_GENERIC_A 0 0x28c9 7 0 2
	DC_GPIO_GENERICA_A 0 0
	DC_GPIO_GENERICB_A 8 8
	DC_GPIO_GENERICC_A 16 16
	DC_GPIO_GENERICD_A 20 20
	DC_GPIO_GENERICE_A 21 21
	DC_GPIO_GENERICF_A 22 22
	DC_GPIO_GENERICG_A 23 23
regDC_GPIO_GENERIC_EN 0 0x28ca 7 0 2
	DC_GPIO_GENERICA_EN 0 0
	DC_GPIO_GENERICB_EN 8 8
	DC_GPIO_GENERICC_EN 16 16
	DC_GPIO_GENERICD_EN 20 20
	DC_GPIO_GENERICE_EN 21 21
	DC_GPIO_GENERICF_EN 22 22
	DC_GPIO_GENERICG_EN 23 23
regDC_GPIO_GENERIC_MASK 0 0x28c8 22 0 2
	DC_GPIO_GENERICA_MASK 0 0
	DC_GPIO_GENERICA_PD_DIS 1 1
	DC_GPIO_GENERICA_RECV 2 3
	DC_GPIO_GENERICB_MASK 4 4
	DC_GPIO_GENERICB_PD_DIS 5 5
	DC_GPIO_GENERICB_RECV 6 7
	DC_GPIO_GENERICC_MASK 8 8
	DC_GPIO_GENERICC_PD_DIS 9 9
	DC_GPIO_GENERICC_RECV 10 11
	DC_GPIO_GENERICD_MASK 12 12
	DC_GPIO_GENERICD_PD_DIS 13 13
	DC_GPIO_GENERICD_RECV 14 15
	DC_GPIO_GENERICE_MASK 16 16
	DC_GPIO_GENERICE_PD_DIS 17 17
	DC_GPIO_GENERICE_RECV 18 19
	DC_GPIO_GENERICF_MASK 20 20
	DC_GPIO_GENERICF_PD_DIS 21 21
	DC_GPIO_GENERICF_RECV 22 23
	DC_GPIO_GENERICG_MASK 24 24
	DC_GPIO_GENERICG_PD_DIS 25 25
	DC_GPIO_GENERICG_RECV 26 27
	DC_GPIO_GENERICB_STRENGTH_SN 28 31
regDC_GPIO_GENERIC_Y 0 0x28cb 7 0 2
	DC_GPIO_GENERICA_Y 0 0
	DC_GPIO_GENERICB_Y 8 8
	DC_GPIO_GENERICC_Y 16 16
	DC_GPIO_GENERICD_Y 20 20
	DC_GPIO_GENERICE_Y 21 21
	DC_GPIO_GENERICF_Y 22 22
	DC_GPIO_GENERICG_Y 23 23
regDC_GPIO_GENLK_A 0 0x28f1 4 0 2
	DC_GPIO_GENLK_CLK_A 0 0
	DC_GPIO_GENLK_VSYNC_A 8 8
	DC_GPIO_SWAPLOCK_A_A 16 16
	DC_GPIO_SWAPLOCK_B_A 24 24
regDC_GPIO_GENLK_EN 0 0x28f2 4 0 2
	DC_GPIO_GENLK_CLK_EN 0 0
	DC_GPIO_GENLK_VSYNC_EN 8 8
	DC_GPIO_SWAPLOCK_A_EN 16 16
	DC_GPIO_SWAPLOCK_B_EN 24 24
regDC_GPIO_GENLK_MASK 0 0x28f0 16 0 2
	DC_GPIO_GENLK_CLK_MASK 0 0
	DC_GPIO_GENLK_CLK_PD_DIS 1 1
	DC_GPIO_GENLK_CLK_PU_EN 3 3
	DC_GPIO_GENLK_CLK_RECV 4 5
	DC_GPIO_GENLK_VSYNC_MASK 8 8
	DC_GPIO_GENLK_VSYNC_PD_DIS 9 9
	DC_GPIO_GENLK_VSYNC_PU_EN 11 11
	DC_GPIO_GENLK_VSYNC_RECV 12 13
	DC_GPIO_SWAPLOCK_A_MASK 16 16
	DC_GPIO_SWAPLOCK_A_PD_DIS 17 17
	DC_GPIO_SWAPLOCK_A_PU_EN 19 19
	DC_GPIO_SWAPLOCK_A_RECV 20 21
	DC_GPIO_SWAPLOCK_B_MASK 24 24
	DC_GPIO_SWAPLOCK_B_PD_DIS 25 25
	DC_GPIO_SWAPLOCK_B_PU_EN 27 27
	DC_GPIO_SWAPLOCK_B_RECV 28 29
regDC_GPIO_GENLK_Y 0 0x28f3 4 0 2
	DC_GPIO_GENLK_CLK_Y 0 0
	DC_GPIO_GENLK_VSYNC_Y 8 8
	DC_GPIO_SWAPLOCK_A_Y 16 16
	DC_GPIO_SWAPLOCK_B_Y 24 24
regDC_GPIO_HPD_A 0 0x28f5 6 0 2
	DC_GPIO_HPD1_A 0 0
	DC_GPIO_HPD2_A 8 8
	DC_GPIO_HPD3_A 16 16
	DC_GPIO_HPD4_A 24 24
	DC_GPIO_HPD5_A 26 26
	DC_GPIO_HPD6_A 28 28
regDC_GPIO_HPD_EN 0 0x28f6 6 0 2
	DC_GPIO_HPD1_EN 0 0
	DC_GPIO_HPD2_EN 8 8
	DC_GPIO_HPD3_EN 16 16
	DC_GPIO_HPD4_EN 20 20
	DC_GPIO_HPD5_EN 24 24
	DC_GPIO_HPD6_EN 28 28
regDC_GPIO_HPD_MASK 0 0x28f4 18 0 2
	DC_GPIO_HPD1_MASK 0 0
	DC_GPIO_HPD1_PD_DIS 4 4
	DC_GPIO_HPD1_RECV 6 7
	DC_GPIO_HPD2_MASK 8 8
	DC_GPIO_HPD2_PD_DIS 9 9
	DC_GPIO_HPD2_RECV 10 11
	DC_GPIO_HPD3_MASK 16 16
	DC_GPIO_HPD3_PD_DIS 17 17
	DC_GPIO_HPD3_RECV 18 19
	DC_GPIO_HPD4_MASK 20 20
	DC_GPIO_HPD4_PD_DIS 21 21
	DC_GPIO_HPD4_RECV 22 23
	DC_GPIO_HPD5_MASK 24 24
	DC_GPIO_HPD5_PD_DIS 25 25
	DC_GPIO_HPD5_RECV 26 27
	DC_GPIO_HPD6_MASK 28 28
	DC_GPIO_HPD6_PD_DIS 29 29
	DC_GPIO_HPD6_RECV 30 31
regDC_GPIO_HPD_Y 0 0x28f7 6 0 2
	DC_GPIO_HPD1_Y 0 0
	DC_GPIO_HPD2_Y 8 8
	DC_GPIO_HPD3_Y 16 16
	DC_GPIO_HPD4_Y 24 24
	DC_GPIO_HPD5_Y 26 26
	DC_GPIO_HPD6_Y 28 28
regDC_GPIO_I2S_SPDIF_A 0 0x2911 10 0 2
	DC_GPIO_I2SDATA0_A 0 3
	DC_GPIO_MCLK0_A 4 4
	DC_GPIO_BCLK0_A 5 5
	DC_GPIO_LRCK0_A 6 6
	DC_GPIO_SPDIF0_A 7 7
	DC_GPIO_I2SDATA1_A 8 8
	DC_GPIO_MCLK1_A 9 9
	DC_GPIO_BCLK1_A 10 10
	DC_GPIO_LRCK1_A 11 11
	DC_GPIO_SPDIF1_A 12 12
regDC_GPIO_I2S_SPDIF_EN 0 0x2912 13 0 2
	DC_GPIO_I2SDATA0_EN 0 3
	DC_GPIO_MCLK0_EN 4 4
	DC_GPIO_BCLK0_EN 5 5
	DC_GPIO_LRCK0_EN 6 6
	DC_GPIO_SPDIF0_EN 7 7
	DC_GPIO_I2SDATA1_EN 8 8
	DC_GPIO_MCLK1_EN 9 9
	DC_GPIO_BCLK1_EN 10 10
	DC_GPIO_LRCK1_EN 11 11
	DC_GPIO_SPDIF1_EN 12 12
	DC_GPIO_SPDIF1_PU 14 14
	DC_GPIO_SPDIF1_RXSEL 16 17
	DC_GPIO_SPDIF1_RXEN 20 20
regDC_GPIO_I2S_SPDIF_MASK 0 0x2910 10 0 2
	DC_GPIO_I2SDATA0_MASK 0 3
	DC_GPIO_MCLK0_MASK 4 4
	DC_GPIO_BCLK0_MASK 5 5
	DC_GPIO_LRCK0_MASK 6 6
	DC_GPIO_SPDIF0_MASK 7 7
	DC_GPIO_I2SDATA1_MASK 8 8
	DC_GPIO_MCLK1_MASK 9 9
	DC_GPIO_BCLK1_MASK 10 10
	DC_GPIO_LRCK1_MASK 11 11
	DC_GPIO_SPDIF1_MASK 12 12
regDC_GPIO_I2S_SPDIF_STRENGTH 0 0x2914 5 0 2
	I2S0_DRVSTRENGTH 0 2
	SPDIF0_DRVSTRENGTH_SN 8 10
	SPDIF0_DRVSTRENGTH_SP 11 13
	I2S1_DRVSTRENGTH 16 18
	DC_GPIO_SPDIF1_STRENGTH 24 24
regDC_GPIO_I2S_SPDIF_Y 0 0x2913 10 0 2
	DC_GPIO_I2SDATA0_Y 0 3
	DC_GPIO_MCLK0_Y 4 4
	DC_GPIO_BCLK0_Y 5 5
	DC_GPIO_LRCK0_Y 6 6
	DC_GPIO_SPDIF0_Y 7 7
	DC_GPIO_I2SDATA1_Y 8 8
	DC_GPIO_MCLK1_Y 9 9
	DC_GPIO_BCLK1_Y 10 10
	DC_GPIO_LRCK1_Y 11 11
	DC_GPIO_SPDIF1_Y 12 12
regDC_GPIO_PAD_STRENGTH_1 0 0x28fc 4 0 2
	GENLK_STRENGTH_SN 0 3
	GENLK_STRENGTH_SP 4 7
	SYNC_STRENGTH_SN 24 27
	SYNC_STRENGTH_SP 28 31
regDC_GPIO_PULLUPEN 0 0x291a 15 0 2
	DC_GPIO_GENERICA_PU_EN 0 0
	DC_GPIO_GENERICB_PU_EN 1 1
	DC_GPIO_GENERICC_PU_EN 2 2
	DC_GPIO_GENERICD_PU_EN 3 3
	DC_GPIO_GENERICE_PU_EN 4 4
	DC_GPIO_GENERICF_PU_EN 5 5
	DC_GPIO_GENERICG_PU_EN 6 6
	DC_GPIO_HSYNCA_PU_EN 8 8
	DC_GPIO_VSYNCA_PU_EN 9 9
	DC_GPIO_HPD1_PU_EN 14 14
	DC_GPIO_HPD2_PU_EN 15 15
	DC_GPIO_HPD3_PU_EN 16 16
	DC_GPIO_HPD4_PU_EN 17 17
	DC_GPIO_HPD5_PU_EN 18 18
	DC_GPIO_HPD6_PU_EN 19 19
regDC_GPIO_PWRSEQ0_EN 0 0x28fa 5 0 2
	DC_GPIO_VARY_BL_OTG_VSYNC_EN 20 20
	DC_GPIO_VARY_BL_OTG_VSYNC_SEL 21 23
	DC_GPIO_BLON_OTG_VSYNC_EN 25 25
	DC_GPIO_BLON_OTG_VSYNC_SEL 26 28
	DC_GPIO_VARY_BL_GENERICA_EN 29 29
regDC_GPIO_PWRSEQ1_EN 0 0x2902 5 0 2
	DC_GPIO_VARY_BL_OTG_VSYNC_EN 20 20
	DC_GPIO_VARY_BL_OTG_VSYNC_SEL 21 23
	DC_GPIO_BLON_OTG_VSYNC_EN 25 25
	DC_GPIO_BLON_OTG_VSYNC_SEL 26 28
	DC_GPIO_VARY_BL_GENERICA_EN 29 29
regDC_GPIO_PWRSEQ_A_Y 0 0x2f13 6 0 2
	DC_GPIO_VARY_BL_A 0 0
	DC_GPIO_VARY_BL_Y 1 1
	DC_GPIO_DIGON_A 8 8
	DC_GPIO_DIGON_Y 9 9
	DC_GPIO_BLON_A 16 16
	DC_GPIO_BLON_Y 17 17
regDC_GPIO_PWRSEQ_CTRL 0 0x2f11 13 0 2
	DC_GPIO_VARY_BL_TXIMPSEL 0 0
	DC_GPIO_DIGON_TXIMPSEL 1 1
	DC_GPIO_BLON_TXIMPSEL 2 2
	DC_GPIO_VARY_BL_RXEN 3 3
	DC_GPIO_DIGON_RXEN 4 4
	DC_GPIO_BLON_RXEN 5 5
	DC_GPIO_VARY_BL_PU_EN 6 6
	DC_GPIO_DIGON_PU_EN 7 7
	DC_GPIO_BLON_PU_EN 8 8
	PWRSEQ_STRENGTH_S0 16 16
	DC_GPIO_VARY_BL_S1 20 20
	DC_GPIO_DIGON_S1 21 21
	DC_GPIO_BLON_S1 22 22
regDC_GPIO_PWRSEQ_EN 0 0x2f10 3 0 2
	DC_GPIO_VARY_BL_EN 0 0
	DC_GPIO_DIGON_EN 8 8
	DC_GPIO_BLON_EN 16 16
regDC_GPIO_PWRSEQ_MASK 0 0x2f12 9 0 2
	DC_GPIO_VARY_BL_MASK 0 0
	DC_GPIO_VARY_BL_PD_DIS 4 4
	DC_GPIO_VARY_BL_RECV 6 7
	DC_GPIO_DIGON_MASK 8 8
	DC_GPIO_DIGON_PD_DIS 12 12
	DC_GPIO_DIGON_RECV 14 15
	DC_GPIO_BLON_MASK 16 16
	DC_GPIO_BLON_PD_DIS 20 20
	DC_GPIO_BLON_RECV 22 23
regDC_GPIO_RESERVED 0 0x28fe 1 0 2
	DC_GPIO_RESERVED 0 31
regDC_GPIO_RXEN 0 0x2919 19 0 2
	DC_GPIO_GENERICA_RXEN 0 0
	DC_GPIO_GENERICB_RXEN 1 1
	DC_GPIO_GENERICC_RXEN 2 2
	DC_GPIO_GENERICD_RXEN 3 3
	DC_GPIO_GENERICE_RXEN 4 4
	DC_GPIO_GENERICF_RXEN 5 5
	DC_GPIO_GENERICG_RXEN 6 6
	DC_GPIO_HSYNCA_RXEN 8 8
	DC_GPIO_VSYNCA_RXEN 9 9
	DC_GPIO_GENLK_CLK_RXEN 10 10
	DC_GPIO_GENLK_VSYNC_RXEN 11 11
	DC_GPIO_SWAPLOCK_A_RXEN 12 12
	DC_GPIO_SWAPLOCK_B_RXEN 13 13
	DC_GPIO_HPD1_RXEN 14 14
	DC_GPIO_HPD2_RXEN 15 15
	DC_GPIO_HPD3_RXEN 16 16
	DC_GPIO_HPD4_RXEN 17 17
	DC_GPIO_HPD5_RXEN 18 18
	DC_GPIO_HPD6_RXEN 19 19
regDC_GPIO_SYNCA_MASK 0 0x28ec 4 0 2
	DC_GPIO_HSYNCA_PD_DIS 4 4
	DC_GPIO_HSYNCA_RECV 6 7
	DC_GPIO_VSYNCA_PD_DIS 12 12
	DC_GPIO_VSYNCA_RECV 14 15
regDC_GPIO_TX12_EN 0 0x2915 7 0 2
	DC_GPIO_GENERICA_TX12_EN 3 3
	DC_GPIO_GENERICB_TX12_EN 4 4
	DC_GPIO_GENERICC_TX12_EN 5 5
	DC_GPIO_GENERICD_TX12_EN 6 6
	DC_GPIO_GENERICE_TX12_EN 7 7
	DC_GPIO_GENERICF_TX12_EN 8 8
	DC_GPIO_GENERICG_TX12_EN 9 9
regDC_GPU_TIMER_READ 0 0x128 1 0 2
	DC_GPU_TIMER_READ 0 31
regDC_GPU_TIMER_READ_CNTL 0 0x129 7 0 2
	DC_GPU_TIMER_READ_SELECT 0 6
	DC_GPU_TIMER_START_POSITION_D1_VSYNC_NOM 8 10
	DC_GPU_TIMER_START_POSITION_D2_VSYNC_NOM 11 13
	DC_GPU_TIMER_START_POSITION_D3_VSYNC_NOM 14 16
	DC_GPU_TIMER_START_POSITION_D4_VSYNC_NOM 17 19
	DC_GPU_TIMER_START_POSITION_D5_VSYNC_NOM 20 22
	DC_GPU_TIMER_START_POSITION_D6_VSYNC_NOM 23 25
regDC_GPU_TIMER_START_POSITION_FLIP 0 0x142 8 0 2
	DC_GPU_TIMER_START_POSITION_D1_FLIP 0 2
	DC_GPU_TIMER_START_POSITION_D2_FLIP 4 6
	DC_GPU_TIMER_START_POSITION_D3_FLIP 8 10
	DC_GPU_TIMER_START_POSITION_D4_FLIP 12 14
	DC_GPU_TIMER_START_POSITION_D5_FLIP 16 18
	DC_GPU_TIMER_START_POSITION_D6_FLIP 20 22
	DC_GPU_TIMER_START_POSITION_D7_FLIP 24 26
	DC_GPU_TIMER_START_POSITION_D8_FLIP 28 30
regDC_GPU_TIMER_START_POSITION_FLIP_AWAY 0 0x144 8 0 2
	DC_GPU_TIMER_START_POSITION_D1_FLIP_AWAY 0 2
	DC_GPU_TIMER_START_POSITION_D2_FLIP_AWAY 4 6
	DC_GPU_TIMER_START_POSITION_D3_FLIP_AWAY 8 10
	DC_GPU_TIMER_START_POSITION_D4_FLIP_AWAY 12 14
	DC_GPU_TIMER_START_POSITION_D5_FLIP_AWAY 16 18
	DC_GPU_TIMER_START_POSITION_D6_FLIP_AWAY 20 22
	DC_GPU_TIMER_START_POSITION_D7_FLIP_AWAY 24 26
	DC_GPU_TIMER_START_POSITION_D8_FLIP_AWAY 28 30
regDC_GPU_TIMER_START_POSITION_VREADY 0 0x141 6 0 2
	DC_GPU_TIMER_START_POSITION_D1_VREADY 0 2
	DC_GPU_TIMER_START_POSITION_D2_VREADY 4 6
	DC_GPU_TIMER_START_POSITION_D3_VREADY 8 10
	DC_GPU_TIMER_START_POSITION_D4_VREADY 12 14
	DC_GPU_TIMER_START_POSITION_D5_VREADY 16 18
	DC_GPU_TIMER_START_POSITION_D6_VREADY 20 22
regDC_GPU_TIMER_START_POSITION_VSTARTUP 0 0x127 6 0 2
	DC_GPU_TIMER_START_POSITION_D1_VSTARTUP 0 2
	DC_GPU_TIMER_START_POSITION_D2_VSTARTUP 4 6
	DC_GPU_TIMER_START_POSITION_D3_VSTARTUP 8 10
	DC_GPU_TIMER_START_POSITION_D4_VSTARTUP 12 14
	DC_GPU_TIMER_START_POSITION_D5_VSTARTUP 16 18
	DC_GPU_TIMER_START_POSITION_D6_VSTARTUP 20 22
regDC_GPU_TIMER_START_POSITION_V_UPDATE 0 0x126 6 0 2
	DC_GPU_TIMER_START_POSITION_D1_V_UPDATE 0 2
	DC_GPU_TIMER_START_POSITION_D2_V_UPDATE 4 6
	DC_GPU_TIMER_START_POSITION_D3_V_UPDATE 8 10
	DC_GPU_TIMER_START_POSITION_D4_V_UPDATE 12 14
	DC_GPU_TIMER_START_POSITION_D5_V_UPDATE 16 18
	DC_GPU_TIMER_START_POSITION_D6_V_UPDATE 20 22
regDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK 0 0x143 6 0 2
	DC_GPU_TIMER_START_POSITION_D1_V_UPDATE_NO_LOCK 0 2
	DC_GPU_TIMER_START_POSITION_D2_V_UPDATE_NO_LOCK 4 6
	DC_GPU_TIMER_START_POSITION_D3_V_UPDATE_NO_LOCK 8 10
	DC_GPU_TIMER_START_POSITION_D4_V_UPDATE_NO_LOCK 12 14
	DC_GPU_TIMER_START_POSITION_D5_V_UPDATE_NO_LOCK 16 18
	DC_GPU_TIMER_START_POSITION_D6_V_UPDATE_NO_LOCK 20 22
regDC_I2C_ARBITRATION 0 0x1e99 9 0 2
	DC_I2C_SW_PRIORITY 0 1
	DC_I2C_REG_RW_CNTL_STATUS 2 3
	DC_I2C_NO_QUEUED_SW_GO 4 4
	DC_I2C_ABORT_HW_XFER 8 8
	DC_I2C_ABORT_SW_XFER 12 12
	DC_I2C_SW_USE_I2C_REG_REQ 20 20
	DC_I2C_SW_DONE_USING_I2C_REG 21 21
	DC_I2C_DMCU_USE_I2C_REG_REQ 24 24
	DC_I2C_DMCU_DONE_USING_I2C_REG 25 25
regDC_I2C_CONTROL 0 0x1e98 7 0 2
	DC_I2C_GO 0 0
	DC_I2C_SOFT_RESET 1 1
	DC_I2C_SEND_RESET 2 2
	DC_I2C_SW_STATUS_RESET 3 3
	DC_I2C_DDC_SELECT 8 10
	DC_I2C_TRANSACTION_COUNT 20 21
	DC_I2C_DBG_REF_SEL 31 31
regDC_I2C_DATA 0 0x1eb2 4 0 2
	DC_I2C_DATA_RW 0 0
	DC_I2C_DATA 8 15
	DC_I2C_INDEX 16 25
	DC_I2C_INDEX_WRITE 31 31
regDC_I2C_DDC1_HW_STATUS 0 0x1e9c 7 0 2
	DC_I2C_DDC1_HW_STATUS 0 1
	DC_I2C_DDC1_HW_DONE 3 3
	DC_I2C_DDC1_HW_REQ 16 16
	DC_I2C_DDC1_HW_URG 17 17
	DC_I2C_DDC1_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC1_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC1_EDID_DETECT_STATE 28 30
regDC_I2C_DDC1_SETUP 0 0x1ea3 11 0 2
	DC_I2C_DDC1_DATA_DRIVE_EN 0 0
	DC_I2C_DDC1_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC1_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC1_CLK_EN 3 3
	DC_I2C_DDC1_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC1_EDID_DETECT_MODE 5 5
	DC_I2C_DDC1_ENABLE 6 6
	DC_I2C_DDC1_CLK_DRIVE_EN 7 7
	DC_I2C_DDC1_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC1_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC1_TIME_LIMIT 24 31
regDC_I2C_DDC1_SPEED 0 0x1ea2 4 0 2
	DC_I2C_DDC1_THRESHOLD 0 1
	DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC1_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC1_PRESCALE 16 31
regDC_I2C_DDC2_HW_STATUS 0 0x1e9d 7 0 2
	DC_I2C_DDC2_HW_STATUS 0 1
	DC_I2C_DDC2_HW_DONE 3 3
	DC_I2C_DDC2_HW_REQ 16 16
	DC_I2C_DDC2_HW_URG 17 17
	DC_I2C_DDC2_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC2_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC2_EDID_DETECT_STATE 28 30
regDC_I2C_DDC2_SETUP 0 0x1ea5 11 0 2
	DC_I2C_DDC2_DATA_DRIVE_EN 0 0
	DC_I2C_DDC2_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC2_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC2_CLK_EN 3 3
	DC_I2C_DDC2_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC2_EDID_DETECT_MODE 5 5
	DC_I2C_DDC2_ENABLE 6 6
	DC_I2C_DDC2_CLK_DRIVE_EN 7 7
	DC_I2C_DDC2_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC2_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC2_TIME_LIMIT 24 31
regDC_I2C_DDC2_SPEED 0 0x1ea4 4 0 2
	DC_I2C_DDC2_THRESHOLD 0 1
	DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC2_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC2_PRESCALE 16 31
regDC_I2C_DDC3_HW_STATUS 0 0x1e9e 7 0 2
	DC_I2C_DDC3_HW_STATUS 0 1
	DC_I2C_DDC3_HW_DONE 3 3
	DC_I2C_DDC3_HW_REQ 16 16
	DC_I2C_DDC3_HW_URG 17 17
	DC_I2C_DDC3_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC3_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC3_EDID_DETECT_STATE 28 30
regDC_I2C_DDC3_SETUP 0 0x1ea7 11 0 2
	DC_I2C_DDC3_DATA_DRIVE_EN 0 0
	DC_I2C_DDC3_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC3_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC3_CLK_EN 3 3
	DC_I2C_DDC3_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC3_EDID_DETECT_MODE 5 5
	DC_I2C_DDC3_ENABLE 6 6
	DC_I2C_DDC3_CLK_DRIVE_EN 7 7
	DC_I2C_DDC3_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC3_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC3_TIME_LIMIT 24 31
regDC_I2C_DDC3_SPEED 0 0x1ea6 4 0 2
	DC_I2C_DDC3_THRESHOLD 0 1
	DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC3_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC3_PRESCALE 16 31
regDC_I2C_DDC4_HW_STATUS 0 0x1e9f 7 0 2
	DC_I2C_DDC4_HW_STATUS 0 1
	DC_I2C_DDC4_HW_DONE 3 3
	DC_I2C_DDC4_HW_REQ 16 16
	DC_I2C_DDC4_HW_URG 17 17
	DC_I2C_DDC4_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC4_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC4_EDID_DETECT_STATE 28 30
regDC_I2C_DDC4_SETUP 0 0x1ea9 11 0 2
	DC_I2C_DDC4_DATA_DRIVE_EN 0 0
	DC_I2C_DDC4_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC4_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC4_CLK_EN 3 3
	DC_I2C_DDC4_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC4_EDID_DETECT_MODE 5 5
	DC_I2C_DDC4_ENABLE 6 6
	DC_I2C_DDC4_CLK_DRIVE_EN 7 7
	DC_I2C_DDC4_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC4_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC4_TIME_LIMIT 24 31
regDC_I2C_DDC4_SPEED 0 0x1ea8 4 0 2
	DC_I2C_DDC4_THRESHOLD 0 1
	DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC4_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC4_PRESCALE 16 31
regDC_I2C_DDC5_HW_STATUS 0 0x1ea0 7 0 2
	DC_I2C_DDC5_HW_STATUS 0 1
	DC_I2C_DDC5_HW_DONE 3 3
	DC_I2C_DDC5_HW_REQ 16 16
	DC_I2C_DDC5_HW_URG 17 17
	DC_I2C_DDC5_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC5_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC5_EDID_DETECT_STATE 28 30
regDC_I2C_DDC5_SETUP 0 0x1eab 11 0 2
	DC_I2C_DDC5_DATA_DRIVE_EN 0 0
	DC_I2C_DDC5_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC5_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC5_CLK_EN 3 3
	DC_I2C_DDC5_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC5_EDID_DETECT_MODE 5 5
	DC_I2C_DDC5_ENABLE 6 6
	DC_I2C_DDC5_CLK_DRIVE_EN 7 7
	DC_I2C_DDC5_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC5_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC5_TIME_LIMIT 24 31
regDC_I2C_DDC5_SPEED 0 0x1eaa 4 0 2
	DC_I2C_DDC5_THRESHOLD 0 1
	DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC5_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC5_PRESCALE 16 31
regDC_I2C_DDC6_HW_STATUS 0 0x1ea1 7 0 2
	DC_I2C_DDC6_HW_STATUS 0 1
	DC_I2C_DDC6_HW_DONE 3 3
	DC_I2C_DDC6_HW_REQ 16 16
	DC_I2C_DDC6_HW_URG 17 17
	DC_I2C_DDC6_EDID_DETECT_STATUS 20 20
	DC_I2C_DDC6_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDC6_EDID_DETECT_STATE 28 30
regDC_I2C_DDC6_SETUP 0 0x1ead 11 0 2
	DC_I2C_DDC6_DATA_DRIVE_EN 0 0
	DC_I2C_DDC6_DATA_DRIVE_SEL 1 1
	DC_I2C_DDC6_SEND_RESET_LENGTH 2 2
	DC_I2C_DDC6_CLK_EN 3 3
	DC_I2C_DDC6_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDC6_EDID_DETECT_MODE 5 5
	DC_I2C_DDC6_ENABLE 6 6
	DC_I2C_DDC6_CLK_DRIVE_EN 7 7
	DC_I2C_DDC6_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDC6_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDC6_TIME_LIMIT 24 31
regDC_I2C_DDC6_SPEED 0 0x1eac 4 0 2
	DC_I2C_DDC6_THRESHOLD 0 1
	DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDC6_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDC6_PRESCALE 16 31
regDC_I2C_DDCVGA_HW_STATUS 0 0x1eb3 7 0 2
	DC_I2C_DDCVGA_HW_STATUS 0 1
	DC_I2C_DDCVGA_HW_DONE 3 3
	DC_I2C_DDCVGA_HW_REQ 16 16
	DC_I2C_DDCVGA_HW_URG 17 17
	DC_I2C_DDCVGA_EDID_DETECT_STATUS 20 20
	DC_I2C_DDCVGA_EDID_DETECT_NUM_VALID_TRIES 24 27
	DC_I2C_DDCVGA_EDID_DETECT_STATE 28 30
regDC_I2C_DDCVGA_SETUP 0 0x1eb5 11 0 2
	DC_I2C_DDCVGA_DATA_DRIVE_EN 0 0
	DC_I2C_DDCVGA_DATA_DRIVE_SEL 1 1
	DC_I2C_DDCVGA_SEND_RESET_LENGTH 2 2
	DC_I2C_DDCVGA_CLK_EN 3 3
	DC_I2C_DDCVGA_EDID_DETECT_ENABLE 4 4
	DC_I2C_DDCVGA_EDID_DETECT_MODE 5 5
	DC_I2C_DDCVGA_ENABLE 6 6
	DC_I2C_DDCVGA_CLK_DRIVE_EN 7 7
	DC_I2C_DDCVGA_INTRA_BYTE_DELAY 8 15
	DC_I2C_DDCVGA_INTRA_TRANSACTION_DELAY 16 23
	DC_I2C_DDCVGA_TIME_LIMIT 24 31
regDC_I2C_DDCVGA_SPEED 0 0x1eb4 4 0 2
	DC_I2C_DDCVGA_THRESHOLD 0 1
	DC_I2C_DDCVGA_DISABLE_FILTER_DURING_STALL 4 4
	DC_I2C_DDCVGA_START_STOP_TIMING_CNTL 8 9
	DC_I2C_DDCVGA_PRESCALE 16 31
regDC_I2C_EDID_DETECT_CTRL 0 0x1eb6 3 0 2
	DC_I2C_EDID_DETECT_WAIT_TIME 0 15
	DC_I2C_EDID_DETECT_NUM_TRIES_UNTIL_VALID 20 23
	DC_I2C_EDID_DETECT_SEND_RESET 28 28
regDC_I2C_INTERRUPT_CONTROL 0 0x1e9a 24 0 2
	DC_I2C_SW_DONE_INT 0 0
	DC_I2C_SW_DONE_ACK 1 1
	DC_I2C_SW_DONE_MASK 2 2
	DC_I2C_DDC1_HW_DONE_INT 4 4
	DC_I2C_DDC1_HW_DONE_ACK 5 5
	DC_I2C_DDC1_HW_DONE_MASK 6 6
	DC_I2C_DDC2_HW_DONE_INT 8 8
	DC_I2C_DDC2_HW_DONE_ACK 9 9
	DC_I2C_DDC2_HW_DONE_MASK 10 10
	DC_I2C_DDC3_HW_DONE_INT 12 12
	DC_I2C_DDC3_HW_DONE_ACK 13 13
	DC_I2C_DDC3_HW_DONE_MASK 14 14
	DC_I2C_DDC4_HW_DONE_INT 16 16
	DC_I2C_DDC4_HW_DONE_ACK 17 17
	DC_I2C_DDC4_HW_DONE_MASK 18 18
	DC_I2C_DDC5_HW_DONE_INT 20 20
	DC_I2C_DDC5_HW_DONE_ACK 21 21
	DC_I2C_DDC5_HW_DONE_MASK 22 22
	DC_I2C_DDC6_HW_DONE_INT 24 24
	DC_I2C_DDC6_HW_DONE_ACK 25 25
	DC_I2C_DDC6_HW_DONE_MASK 26 26
	DC_I2C_DDCVGA_HW_DONE_INT 27 27
	DC_I2C_DDCVGA_HW_DONE_ACK 28 28
	DC_I2C_DDCVGA_HW_DONE_MASK 29 29
regDC_I2C_READ_REQUEST_INTERRUPT 0 0x1eb7 30 0 2
	DC_I2C_DDC1_READ_REQUEST_OCCURRED 0 0
	DC_I2C_DDC1_READ_REQUEST_INT 1 1
	DC_I2C_DDC1_READ_REQUEST_ACK 2 2
	DC_I2C_DDC1_READ_REQUEST_MASK 3 3
	DC_I2C_DDC2_READ_REQUEST_OCCURRED 4 4
	DC_I2C_DDC2_READ_REQUEST_INT 5 5
	DC_I2C_DDC2_READ_REQUEST_ACK 6 6
	DC_I2C_DDC2_READ_REQUEST_MASK 7 7
	DC_I2C_DDC3_READ_REQUEST_OCCURRED 8 8
	DC_I2C_DDC3_READ_REQUEST_INT 9 9
	DC_I2C_DDC3_READ_REQUEST_ACK 10 10
	DC_I2C_DDC3_READ_REQUEST_MASK 11 11
	DC_I2C_DDC4_READ_REQUEST_OCCURRED 12 12
	DC_I2C_DDC4_READ_REQUEST_INT 13 13
	DC_I2C_DDC4_READ_REQUEST_ACK 14 14
	DC_I2C_DDC4_READ_REQUEST_MASK 15 15
	DC_I2C_DDC5_READ_REQUEST_OCCURRED 16 16
	DC_I2C_DDC5_READ_REQUEST_INT 17 17
	DC_I2C_DDC5_READ_REQUEST_ACK 18 18
	DC_I2C_DDC5_READ_REQUEST_MASK 19 19
	DC_I2C_DDC6_READ_REQUEST_OCCURRED 20 20
	DC_I2C_DDC6_READ_REQUEST_INT 21 21
	DC_I2C_DDC6_READ_REQUEST_ACK 22 22
	DC_I2C_DDC6_READ_REQUEST_MASK 23 23
	DC_I2C_DDCVGA_READ_REQUEST_OCCURRED 24 24
	DC_I2C_DDCVGA_READ_REQUEST_INT 25 25
	DC_I2C_DDCVGA_READ_REQUEST_ACK 26 26
	DC_I2C_DDCVGA_READ_REQUEST_MASK 27 27
	DC_I2C_DDC_READ_REQUEST_ACK_ENABLE 30 30
	DC_I2C_DDC_READ_REQUEST_INT_TYPE 31 31
regDC_I2C_SW_STATUS 0 0x1e9b 12 0 2
	DC_I2C_SW_STATUS 0 1
	DC_I2C_SW_DONE 2 2
	DC_I2C_SW_ABORTED 4 4
	DC_I2C_SW_TIMEOUT 5 5
	DC_I2C_SW_INTERRUPTED 6 6
	DC_I2C_SW_BUFFER_OVERFLOW 7 7
	DC_I2C_SW_STOPPED_ON_NACK 8 8
	DC_I2C_SW_NACK0 12 12
	DC_I2C_SW_NACK1 13 13
	DC_I2C_SW_NACK2 14 14
	DC_I2C_SW_NACK3 15 15
	DC_I2C_SW_REQ 18 18
regDC_I2C_TRANSACTION0 0 0x1eae 5 0 2
	DC_I2C_RW0 0 0
	DC_I2C_STOP_ON_NACK0 8 8
	DC_I2C_START0 12 12
	DC_I2C_STOP0 13 13
	DC_I2C_COUNT0 16 25
regDC_I2C_TRANSACTION1 0 0x1eaf 5 0 2
	DC_I2C_RW1 0 0
	DC_I2C_STOP_ON_NACK1 8 8
	DC_I2C_START1 12 12
	DC_I2C_STOP1 13 13
	DC_I2C_COUNT1 16 25
regDC_I2C_TRANSACTION2 0 0x1eb0 5 0 2
	DC_I2C_RW2 0 0
	DC_I2C_STOP_ON_NACK2 8 8
	DC_I2C_START2 12 12
	DC_I2C_STOP2 13 13
	DC_I2C_COUNT2 16 25
regDC_I2C_TRANSACTION3 0 0x1eb1 5 0 2
	DC_I2C_RW3 0 0
	DC_I2C_STOP_ON_NACK3 8 8
	DC_I2C_START3 12 12
	DC_I2C_STOP3 13 13
	DC_I2C_COUNT3 16 25
regDC_IP_REQUEST_CNTL 0 0xa0 1 0 2
	IP_REQUEST_EN 0 0
regDC_MEM_GLOBAL_PWR_REQ_CNTL 0 0x72 1 0 1
	DC_MEM_GLOBAL_PWR_REQ_DIS 0 0
regDC_PGCNTL_STATUS_REG 0 0xa1 0 0 2
regDC_PINSTRAPS 0 0x2880 3 0 2
	DC_PINSTRAPS_SMS_EN_HARD 13 13
	DC_PINSTRAPS_AUDIO 14 15
	DC_PINSTRAPS_CCBYPASS 16 16
regDC_REF_CLK_CNTL 0 0x286b 1 0 2
	GENLK_CLK_OUTPUT_SEL 8 9
regDENTIST_DISPCLK_CNTL 0 0x64 10 0 1
	DENTIST_DISPCLK_WDIVIDER 0 6
	DENTIST_DISPCLK_RDIVIDER 8 14
	DENTIST_DISPCLK_CHG_MODE 15 16
	DENTIST_DISPCLK_CHGTOG 17 17
	DENTIST_DISPCLK_DONETOG 18 18
	DENTIST_DISPCLK_CHG_DONE 19 19
	DENTIST_DPPCLK_CHG_DONE 20 20
	DENTIST_DPPCLK_CHGTOG 21 21
	DENTIST_DPPCLK_DONETOG 22 22
	DENTIST_DPPCLK_WDIVIDER 24 30
regDIG0_AFMT_CNTL 0 0x20ba 2 0 2
	AFMT_AUDIO_CLOCK_EN 0 0
	AFMT_AUDIO_CLOCK_ON 8 8
regDIG0_DIG_BE_CLK_CNTL 0 0x20bb 7 0 2
	DIG_BE_MODE 0 2
	DIG_BE_CLK_EN 4 4
	DIG_BE_SOFT_RESET 5 5
	HDCP_SOFT_RESET 6 6
	DIG_BE_SYMCLK_G_CLOCK_ON 11 11
	DIG_BE_SYMCLK_G_HDCP_CLOCK_ON 12 12
	DIG_BE_SYMCLK_G_TMDS_CLOCK_ON 13 13
regDIG0_DIG_BE_CNTL 0 0x20bc 5 0 2
	DIG_DUAL_LINK_ENABLE 0 0
	DIG_SWAP 1 1
	DIG_RB_SWITCH_EN 2 2
	DIG_FE_SOURCE_SELECT 8 14
	DIG_HPD_SELECT 28 30
regDIG0_DIG_BE_EN_CNTL 0 0x20bd 1 0 2
	DIG_BE_ENABLE 0 0
regDIG0_DIG_CLOCK_PATTERN 0 0x2098 1 0 2
	DIG_CLOCK_PATTERN 0 9
regDIG0_DIG_FE_CLK_CNTL 0 0x2094 8 0 2
	DIG_FE_MODE 0 2
	DIG_FE_CLK_EN 4 4
	DIG_FE_SOFT_RESET 5 5
	DIG_FE_DISPCLK_G_CLOCK_ON 10 10
	DIG_FE_SYMCLK_FE_G_CLOCK_ON 11 11
	DIG_FE_SYMCLK_FE_G_AFMT_CLOCK_ON 12 12
	DIG_FE_SYMCLK_FE_G_TMDS_CLOCK_ON 13 13
	DIG_FE_SOCCLK_G_AFMT_CLOCK_ON 14 14
regDIG0_DIG_FE_CNTL 0 0x2093 5 0 2
	DIG_SOURCE_SELECT 0 2
	DIG_STEREOSYNC_SELECT 4 6
	DIG_STEREOSYNC_GATE_EN 8 8
	DIG_DIGITAL_BYPASS_SELECT 12 14
	DIG_DIGITAL_BYPASS_EN 20 20
regDIG0_DIG_FE_EN_CNTL 0 0x2095 1 0 2
	DIG_FE_ENABLE 0 0
regDIG0_DIG_FIFO_CTRL0 0 0x209b 7 0 2
	DIG_FIFO_ENABLE 0 0
	DIG_FIFO_RESET 1 1
	DIG_FIFO_READ_START_LEVEL 2 6
	DIG_FIFO_READ_CLOCK_SRC 7 7
	DIG_FIFO_OUTPUT_PIXEL_PER_CYCLE 8 9
	DIG_FIFO_RESET_DONE 20 20
	DIG_FIFO_ERROR 28 29
regDIG0_DIG_FIFO_CTRL1 0 0x209c 8 0 2
	DIG_FIFO_USE_OVERWRITE_LEVEL 1 1
	DIG_FIFO_OVERWRITE_LEVEL 2 7
	DIG_FIFO_CAL_AVERAGE_LEVEL 10 15
	DIG_FIFO_MAXIMUM_LEVEL 16 20
	DIG_FIFO_MINIMUM_LEVEL 22 25
	DIG_FIFO_CALIBRATED 29 29
	DIG_FIFO_FORCE_RECAL_AVERAGE 30 30
	DIG_FIFO_FORCE_RECOMP_MINMAX 31 31
regDIG0_DIG_OUTPUT_CRC_CNTL 0 0x2096 3 0 2
	DIG_OUTPUT_CRC_EN 0 0
	DIG_OUTPUT_CRC_LINK_SEL 4 4
	DIG_OUTPUT_CRC_DATA_SEL 8 9
regDIG0_DIG_OUTPUT_CRC_RESULT 0 0x2097 1 0 2
	DIG_OUTPUT_CRC_RESULT 0 29
regDIG0_DIG_RANDOM_PATTERN_SEED 0 0x209a 2 0 2
	DIG_RANDOM_PATTERN_SEED 0 23
	DIG_RAN_PAT_DURING_DE_ONLY 24 24
regDIG0_DIG_TEST_PATTERN 0 0x2099 6 0 2
	DIG_TEST_PATTERN_OUT_EN 0 0
	DIG_HALF_CLOCK_PATTERN_SEL 1 1
	DIG_RANDOM_PATTERN_OUT_EN 4 4
	DIG_RANDOM_PATTERN_RESET 5 5
	DIG_TEST_PATTERN_EXTERNAL_RESET_EN 6 6
	DIG_STATIC_TEST_PATTERN 16 25
regDIG0_DIG_VERSION 0 0x20f1 1 0 2
	DIG_TYPE 0 0
regDIG0_HDCP_I2C_CONTROL_0 0 0x20c2 3 0 2
	HDCP_I2C_DISABLE 0 0
	HDCP_I2C_SEND_RESET 2 2
	HDCP_I2C_DDC_SELECT 8 10
regDIG0_HDCP_I2C_CONTROL_1 0 0x20c3 5 0 2
	HDCP_I2C_FAILED_ACK 0 0
	HDCP_I2C_XFER_IN_DE 1 1
	HDCP_SHORT_READ_DISABLE 8 8
	HDCP_I2C_RETRY_COUNT 20 23
	HDCP_I2C_RETRY_DELAY 24 31
regDIG0_HDCP_INT_CONTROL 0 0x20c0 13 0 2
	HDCP_AUTH_SUCCESS_INT 0 0
	HDCP_AUTH_SUCCESS_ACK 1 1
	HDCP_AUTH_SUCCESS_MASK 2 2
	HDCP_AUTH_FAIL_INT 4 4
	HDCP_AUTH_FAIL_ACK 5 5
	HDCP_AUTH_FAIL_MASK 6 6
	HDCP_AUTH_FAIL_INFO_ACK 7 7
	HDCP_I2C_XFER_REQ_INT 8 8
	HDCP_I2C_XFER_REQ_ACK 9 9
	HDCP_I2C_XFER_REQ_MASK 10 10
	HDCP_I2C_XFER_DONE_INT 12 12
	HDCP_I2C_XFER_DONE_ACK 13 13
	HDCP_I2C_XFER_DONE_MASK 14 14
regDIG0_HDCP_LINK0_STATUS 0 0x20c1 10 0 2
	HDCP_LINK0_AUTH_SUCCESS 0 0
	HDCP_LINK0_AUTH_FAIL 2 2
	HDCP_LINK0_AUTH_FAIL_INFO 4 7
	HDCP_LINK0_AN_0_READY 8 8
	HDCP_LINK0_AN_1_READY 9 9
	HDCP_LINK0_RI_MATCHES 12 12
	HDCP_LINK0_PJ_MISMATCH_COUNT 16 17
	HDCP_LINK0_V_MATCHES 20 20
	HDCP_LINK0_R0_COMPUTATION_DONE 24 24
	HDCP_LINK0_KEYS_STATE 28 30
regDIG0_HDMI_ACR_32_0 0 0x20b2 1 0 2
	HDMI_ACR_CTS_32 12 31
regDIG0_HDMI_ACR_32_1 0 0x20b3 1 0 2
	HDMI_ACR_N_32 0 19
regDIG0_HDMI_ACR_44_0 0 0x20b4 1 0 2
	HDMI_ACR_CTS_44 12 31
regDIG0_HDMI_ACR_44_1 0 0x20b5 1 0 2
	HDMI_ACR_N_44 0 19
regDIG0_HDMI_ACR_48_0 0 0x20b6 1 0 2
	HDMI_ACR_CTS_48 12 31
regDIG0_HDMI_ACR_48_1 0 0x20b7 1 0 2
	HDMI_ACR_N_48 0 19
regDIG0_HDMI_ACR_PACKET_CONTROL 0 0x20a1 7 0 2
	HDMI_ACR_SEND 0 0
	HDMI_ACR_CONT 1 1
	HDMI_ACR_SELECT 4 5
	HDMI_ACR_SOURCE 8 8
	HDMI_ACR_AUTO_SEND 12 12
	HDMI_ACR_N_MULTIPLE 16 18
	HDMI_ACR_AUDIO_PRIORITY 31 31
regDIG0_HDMI_ACR_STATUS_0 0 0x20b8 1 0 2
	HDMI_ACR_CTS 12 31
regDIG0_HDMI_ACR_STATUS_1 0 0x20b9 1 0 2
	HDMI_ACR_N 0 19
regDIG0_HDMI_AUDIO_PACKET_CONTROL 0 0x20a0 1 0 2
	HDMI_AUDIO_DELAY_EN 4 5
regDIG0_HDMI_CONTROL 0 0x209e 14 0 2
	HDMI_KEEPOUT_MODE 0 0
	HDMI_DATA_SCRAMBLE_EN 1 1
	HDMI_CLOCK_CHANNEL_RATE 2 2
	HDMI_NO_EXTRA_NULL_PACKET_FILLED 3 3
	HDMI_PACKET_GEN_VERSION 4 4
	HDMI_ERROR_ACK 8 8
	HDMI_ERROR_MASK 9 9
	DOLBY_VISION_EN 10 10
	DOLBY_VISION_METADATA_PACKET_MISSED 11 11
	TMDS_PIXEL_ENCODING 12 12
	TMDS_COLOR_FORMAT 13 14
	HDMI_UNSCRAMBLED_CONTROL_LINE_NUM 16 21
	HDMI_DEEP_COLOR_ENABLE 24 24
	HDMI_DEEP_COLOR_DEPTH 28 29
regDIG0_HDMI_DB_CONTROL 0 0x20b1 8 0 2
	HDMI_DB_PENDING 0 0
	HDMI_DB_TAKEN 4 4
	HDMI_DB_TAKEN_CLR 5 5
	HDMI_DB_LOCK 8 8
	HDMI_DB_DISABLE 12 12
	VUPDATE_DB_PENDING 15 15
	VUPDATE_DB_TAKEN 16 16
	VUPDATE_DB_TAKEN_CLR 17 17
regDIG0_HDMI_GC 0 0x20a8 5 0 2
	HDMI_GC_AVMUTE 0 0
	HDMI_GC_AVMUTE_CONT 2 2
	HDMI_DEFAULT_PHASE 4 4
	HDMI_PACKING_PHASE 8 11
	HDMI_PACKING_PHASE_OVERRIDE 12 12
regDIG0_HDMI_GENERIC_PACKET_CONTROL0 0 0x20a5 32 0 2
	HDMI_GENERIC0_SEND 0 0
	HDMI_GENERIC0_CONT 1 1
	HDMI_GENERIC0_LINE_REFERENCE 2 2
	HDMI_GENERIC0_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC1_SEND 4 4
	HDMI_GENERIC1_CONT 5 5
	HDMI_GENERIC1_LINE_REFERENCE 6 6
	HDMI_GENERIC1_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC2_SEND 8 8
	HDMI_GENERIC2_CONT 9 9
	HDMI_GENERIC2_LINE_REFERENCE 10 10
	HDMI_GENERIC2_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC3_SEND 12 12
	HDMI_GENERIC3_CONT 13 13
	HDMI_GENERIC3_LINE_REFERENCE 14 14
	HDMI_GENERIC3_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC4_SEND 16 16
	HDMI_GENERIC4_CONT 17 17
	HDMI_GENERIC4_LINE_REFERENCE 18 18
	HDMI_GENERIC4_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC5_SEND 20 20
	HDMI_GENERIC5_CONT 21 21
	HDMI_GENERIC5_LINE_REFERENCE 22 22
	HDMI_GENERIC5_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC6_SEND 24 24
	HDMI_GENERIC6_CONT 25 25
	HDMI_GENERIC6_LINE_REFERENCE 26 26
	HDMI_GENERIC6_UPDATE_LOCK_DISABLE 27 27
	HDMI_GENERIC7_SEND 28 28
	HDMI_GENERIC7_CONT 29 29
	HDMI_GENERIC7_LINE_REFERENCE 30 30
	HDMI_GENERIC7_UPDATE_LOCK_DISABLE 31 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL1 0 0x20a9 2 0 2
	HDMI_GENERIC0_LINE 0 15
	HDMI_GENERIC1_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL10 0 0x20b0 16 0 2
	HDMI_GENERIC14_LINE 0 15
	HDMI_GENERIC0_EN_DB_PENDING 16 16
	HDMI_GENERIC1_EN_DB_PENDING 17 17
	HDMI_GENERIC2_EN_DB_PENDING 18 18
	HDMI_GENERIC3_EN_DB_PENDING 19 19
	HDMI_GENERIC4_EN_DB_PENDING 20 20
	HDMI_GENERIC5_EN_DB_PENDING 21 21
	HDMI_GENERIC6_EN_DB_PENDING 22 22
	HDMI_GENERIC7_EN_DB_PENDING 23 23
	HDMI_GENERIC8_EN_DB_PENDING 24 24
	HDMI_GENERIC9_EN_DB_PENDING 25 25
	HDMI_GENERIC10_EN_DB_PENDING 26 26
	HDMI_GENERIC11_EN_DB_PENDING 27 27
	HDMI_GENERIC12_EN_DB_PENDING 28 28
	HDMI_GENERIC13_EN_DB_PENDING 29 29
	HDMI_GENERIC14_EN_DB_PENDING 30 30
regDIG0_HDMI_GENERIC_PACKET_CONTROL2 0 0x20aa 2 0 2
	HDMI_GENERIC2_LINE 0 15
	HDMI_GENERIC3_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL3 0 0x20ab 2 0 2
	HDMI_GENERIC4_LINE 0 15
	HDMI_GENERIC5_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL4 0 0x20ac 2 0 2
	HDMI_GENERIC6_LINE 0 15
	HDMI_GENERIC7_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL5 0 0x20a7 30 0 2
	HDMI_GENERIC0_IMMEDIATE_SEND 0 0
	HDMI_GENERIC0_IMMEDIATE_SEND_PENDING 1 1
	HDMI_GENERIC1_IMMEDIATE_SEND 2 2
	HDMI_GENERIC1_IMMEDIATE_SEND_PENDING 3 3
	HDMI_GENERIC2_IMMEDIATE_SEND 4 4
	HDMI_GENERIC2_IMMEDIATE_SEND_PENDING 5 5
	HDMI_GENERIC3_IMMEDIATE_SEND 6 6
	HDMI_GENERIC3_IMMEDIATE_SEND_PENDING 7 7
	HDMI_GENERIC4_IMMEDIATE_SEND 8 8
	HDMI_GENERIC4_IMMEDIATE_SEND_PENDING 9 9
	HDMI_GENERIC5_IMMEDIATE_SEND 10 10
	HDMI_GENERIC5_IMMEDIATE_SEND_PENDING 11 11
	HDMI_GENERIC6_IMMEDIATE_SEND 12 12
	HDMI_GENERIC6_IMMEDIATE_SEND_PENDING 13 13
	HDMI_GENERIC7_IMMEDIATE_SEND 14 14
	HDMI_GENERIC7_IMMEDIATE_SEND_PENDING 15 15
	HDMI_GENERIC8_IMMEDIATE_SEND 16 16
	HDMI_GENERIC8_IMMEDIATE_SEND_PENDING 17 17
	HDMI_GENERIC9_IMMEDIATE_SEND 18 18
	HDMI_GENERIC9_IMMEDIATE_SEND_PENDING 19 19
	HDMI_GENERIC10_IMMEDIATE_SEND 20 20
	HDMI_GENERIC10_IMMEDIATE_SEND_PENDING 21 21
	HDMI_GENERIC11_IMMEDIATE_SEND 22 22
	HDMI_GENERIC11_IMMEDIATE_SEND_PENDING 23 23
	HDMI_GENERIC12_IMMEDIATE_SEND 24 24
	HDMI_GENERIC12_IMMEDIATE_SEND_PENDING 25 25
	HDMI_GENERIC13_IMMEDIATE_SEND 26 26
	HDMI_GENERIC13_IMMEDIATE_SEND_PENDING 27 27
	HDMI_GENERIC14_IMMEDIATE_SEND 28 28
	HDMI_GENERIC14_IMMEDIATE_SEND_PENDING 29 29
regDIG0_HDMI_GENERIC_PACKET_CONTROL6 0 0x20a6 28 0 2
	HDMI_GENERIC8_SEND 0 0
	HDMI_GENERIC8_CONT 1 1
	HDMI_GENERIC8_LINE_REFERENCE 2 2
	HDMI_GENERIC8_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC9_SEND 4 4
	HDMI_GENERIC9_CONT 5 5
	HDMI_GENERIC9_LINE_REFERENCE 6 6
	HDMI_GENERIC9_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC10_SEND 8 8
	HDMI_GENERIC10_CONT 9 9
	HDMI_GENERIC10_LINE_REFERENCE 10 10
	HDMI_GENERIC10_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC11_SEND 12 12
	HDMI_GENERIC11_CONT 13 13
	HDMI_GENERIC11_LINE_REFERENCE 14 14
	HDMI_GENERIC11_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC12_SEND 16 16
	HDMI_GENERIC12_CONT 17 17
	HDMI_GENERIC12_LINE_REFERENCE 18 18
	HDMI_GENERIC12_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC13_SEND 20 20
	HDMI_GENERIC13_CONT 21 21
	HDMI_GENERIC13_LINE_REFERENCE 22 22
	HDMI_GENERIC13_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC14_SEND 24 24
	HDMI_GENERIC14_CONT 25 25
	HDMI_GENERIC14_LINE_REFERENCE 26 26
	HDMI_GENERIC14_UPDATE_LOCK_DISABLE 27 27
regDIG0_HDMI_GENERIC_PACKET_CONTROL7 0 0x20ad 2 0 2
	HDMI_GENERIC8_LINE 0 15
	HDMI_GENERIC9_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL8 0 0x20ae 2 0 2
	HDMI_GENERIC10_LINE 0 15
	HDMI_GENERIC11_LINE 16 31
regDIG0_HDMI_GENERIC_PACKET_CONTROL9 0 0x20af 2 0 2
	HDMI_GENERIC12_LINE 0 15
	HDMI_GENERIC13_LINE 16 31
regDIG0_HDMI_INFOFRAME_CONTROL0 0 0x20a3 4 0 2
	HDMI_AUDIO_INFO_SEND 4 4
	HDMI_AUDIO_INFO_CONT 5 5
	HDMI_MPEG_INFO_SEND 8 8
	HDMI_MPEG_INFO_CONT 9 9
regDIG0_HDMI_INFOFRAME_CONTROL1 0 0x20a4 2 0 2
	HDMI_AUDIO_INFO_LINE 8 13
	HDMI_MPEG_INFO_LINE 16 21
regDIG0_HDMI_METADATA_PACKET_CONTROL 0 0x209d 4 0 2
	HDMI_METADATA_PACKET_ENABLE 0 0
	HDMI_METADATA_PACKET_LINE_REFERENCE 4 4
	HDMI_METADATA_PACKET_MISSED 8 8
	HDMI_METADATA_PACKET_LINE 16 31
regDIG0_HDMI_STATUS 0 0x209f 4 0 2
	HDMI_ACTIVE_AVMUTE 0 0
	HDMI_AUDIO_PACKET_ERROR 16 16
	HDMI_VBI_PACKET_ERROR 20 20
	HDMI_ERROR_INT 27 27
regDIG0_HDMI_VBI_PACKET_CONTROL 0 0x20a2 8 0 2
	HDMI_NULL_SEND 0 0
	HDMI_GC_SEND 4 4
	HDMI_GC_CONT 5 5
	HDMI_ISRC_SEND 8 8
	HDMI_ISRC_CONT 9 9
	HDMI_ACP_SEND 12 12
	HDMI_ISRC_LINE 16 21
	HDMI_ACP_LINE 24 29
regDIG0_STREAM_MAPPER_CONTROL 0 0x1f0d 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG0_TMDS_CNTL 0 0x20e4 1 0 2
	TMDS_SYNC_PHASE 0 0
regDIG0_TMDS_CONTROL0_FEEDBACK 0 0x20e6 2 0 2
	TMDS_CONTROL0_FEEDBACK_SELECT 0 1
	TMDS_CONTROL0_FEEDBACK_DELAY 8 9
regDIG0_TMDS_CONTROL_CHAR 0 0x20e5 4 0 2
	TMDS_CONTROL_CHAR0_OUT_EN 0 0
	TMDS_CONTROL_CHAR1_OUT_EN 1 1
	TMDS_CONTROL_CHAR2_OUT_EN 2 2
	TMDS_CONTROL_CHAR3_OUT_EN 3 3
regDIG0_TMDS_CTL0_1_GEN_CNTL 0 0x20ee 15 0 2
	TMDS_CTL0_DATA_SEL 0 3
	TMDS_CTL0_DATA_DELAY 4 6
	TMDS_CTL0_DATA_INVERT 7 7
	TMDS_CTL0_DATA_MODULATION 8 9
	TMDS_CTL0_USE_FEEDBACK_PATH 10 10
	TMDS_CTL0_FB_SYNC_CONT 11 11
	TMDS_CTL0_PATTERN_OUT_EN 12 12
	TMDS_CTL1_DATA_SEL 16 19
	TMDS_CTL1_DATA_DELAY 20 22
	TMDS_CTL1_DATA_INVERT 23 23
	TMDS_CTL1_DATA_MODULATION 24 25
	TMDS_CTL1_USE_FEEDBACK_PATH 26 26
	TMDS_CTL1_FB_SYNC_CONT 27 27
	TMDS_CTL1_PATTERN_OUT_EN 28 28
	TMDS_2BIT_COUNTER_EN 31 31
regDIG0_TMDS_CTL2_3_GEN_CNTL 0 0x20ef 14 0 2
	TMDS_CTL2_DATA_SEL 0 3
	TMDS_CTL2_DATA_DELAY 4 6
	TMDS_CTL2_DATA_INVERT 7 7
	TMDS_CTL2_DATA_MODULATION 8 9
	TMDS_CTL2_USE_FEEDBACK_PATH 10 10
	TMDS_CTL2_FB_SYNC_CONT 11 11
	TMDS_CTL2_PATTERN_OUT_EN 12 12
	TMDS_CTL3_DATA_SEL 16 19
	TMDS_CTL3_DATA_DELAY 20 22
	TMDS_CTL3_DATA_INVERT 23 23
	TMDS_CTL3_DATA_MODULATION 24 25
	TMDS_CTL3_USE_FEEDBACK_PATH 26 26
	TMDS_CTL3_FB_SYNC_CONT 27 27
	TMDS_CTL3_PATTERN_OUT_EN 28 28
regDIG0_TMDS_CTL_BITS 0 0x20eb 4 0 2
	TMDS_CTL0 0 0
	TMDS_CTL1 8 8
	TMDS_CTL2 16 16
	TMDS_CTL3 24 24
regDIG0_TMDS_DCBALANCER_CONTROL 0 0x20ec 5 0 2
	TMDS_DCBALANCER_EN 0 0
	TMDS_SYNC_DCBAL_EN 4 6
	TMDS_DCBALANCER_TEST_EN 8 8
	TMDS_DCBALANCER_TEST_IN 16 19
	TMDS_DCBALANCER_FORCE 24 24
regDIG0_TMDS_STEREOSYNC_CTL_SEL 0 0x20e7 1 0 2
	TMDS_STEREOSYNC_CTL_SEL 0 1
regDIG0_TMDS_SYNC_CHAR_PATTERN_0_1 0 0x20e8 2 0 2
	TMDS_SYNC_CHAR_PATTERN0 0 9
	TMDS_SYNC_CHAR_PATTERN1 16 25
regDIG0_TMDS_SYNC_CHAR_PATTERN_2_3 0 0x20e9 2 0 2
	TMDS_SYNC_CHAR_PATTERN2 0 9
	TMDS_SYNC_CHAR_PATTERN3 16 25
regDIG0_TMDS_SYNC_DCBALANCE_CHAR 0 0x20ed 2 0 2
	TMDS_SYNC_DCBAL_CHAR01 0 9
	TMDS_SYNC_DCBAL_CHAR11 16 25
regDIG1_AFMT_CNTL 0 0x21de 2 0 2
	AFMT_AUDIO_CLOCK_EN 0 0
	AFMT_AUDIO_CLOCK_ON 8 8
regDIG1_DIG_BE_CLK_CNTL 0 0x21df 6 0 2
	DIG_BE_MODE 0 2
	DIG_BE_CLK_EN 4 4
	DIG_BE_SOFT_RESET 5 5
	HDCP_SOFT_RESET 6 6
	DIG_BE_SYMCLK_G_CLOCK_ON 11 11
	DIG_BE_SYMCLK_G_TMDS_CLOCK_ON 13 13
regDIG1_DIG_BE_CNTL 0 0x21e0 5 0 2
	DIG_DUAL_LINK_ENABLE 0 0
	DIG_SWAP 1 1
	DIG_RB_SWITCH_EN 2 2
	DIG_FE_SOURCE_SELECT 8 14
	DIG_HPD_SELECT 28 30
regDIG1_DIG_BE_EN_CNTL 0 0x21e1 1 0 2
	DIG_BE_ENABLE 0 0
regDIG1_DIG_CLOCK_PATTERN 0 0x21bc 1 0 2
	DIG_CLOCK_PATTERN 0 9
regDIG1_DIG_FE_CLK_CNTL 0 0x21b8 8 0 2
	DIG_FE_MODE 0 2
	DIG_FE_CLK_EN 4 4
	DIG_FE_SOFT_RESET 5 5
	DIG_FE_DISPCLK_G_CLOCK_ON 10 10
	DIG_FE_SYMCLK_FE_G_CLOCK_ON 11 11
	DIG_FE_SYMCLK_FE_G_AFMT_CLOCK_ON 12 12
	DIG_FE_SYMCLK_FE_G_TMDS_CLOCK_ON 13 13
	DIG_FE_SOCCLK_G_AFMT_CLOCK_ON 14 14
regDIG1_DIG_FE_CNTL 0 0x21b7 5 0 2
	DIG_SOURCE_SELECT 0 2
	DIG_STEREOSYNC_SELECT 4 6
	DIG_STEREOSYNC_GATE_EN 8 8
	DIG_DIGITAL_BYPASS_SELECT 12 14
	DIG_DIGITAL_BYPASS_EN 20 20
regDIG1_DIG_FE_EN_CNTL 0 0x21b9 1 0 2
	DIG_FE_ENABLE 0 0
regDIG1_DIG_FIFO_CTRL0 0 0x21bf 7 0 2
	DIG_FIFO_ENABLE 0 0
	DIG_FIFO_RESET 1 1
	DIG_FIFO_READ_START_LEVEL 2 6
	DIG_FIFO_READ_CLOCK_SRC 7 7
	DIG_FIFO_OUTPUT_PIXEL_PER_CYCLE 8 9
	DIG_FIFO_RESET_DONE 20 20
	DIG_FIFO_ERROR 28 29
regDIG1_DIG_FIFO_CTRL1 0 0x21c0 8 0 2
	DIG_FIFO_USE_OVERWRITE_LEVEL 1 1
	DIG_FIFO_OVERWRITE_LEVEL 2 7
	DIG_FIFO_CAL_AVERAGE_LEVEL 10 15
	DIG_FIFO_MAXIMUM_LEVEL 16 20
	DIG_FIFO_MINIMUM_LEVEL 22 25
	DIG_FIFO_CALIBRATED 29 29
	DIG_FIFO_FORCE_RECAL_AVERAGE 30 30
	DIG_FIFO_FORCE_RECOMP_MINMAX 31 31
regDIG1_DIG_OUTPUT_CRC_CNTL 0 0x21ba 3 0 2
	DIG_OUTPUT_CRC_EN 0 0
	DIG_OUTPUT_CRC_LINK_SEL 4 4
	DIG_OUTPUT_CRC_DATA_SEL 8 9
regDIG1_DIG_OUTPUT_CRC_RESULT 0 0x21bb 1 0 2
	DIG_OUTPUT_CRC_RESULT 0 29
regDIG1_DIG_RANDOM_PATTERN_SEED 0 0x21be 2 0 2
	DIG_RANDOM_PATTERN_SEED 0 23
	DIG_RAN_PAT_DURING_DE_ONLY 24 24
regDIG1_DIG_TEST_PATTERN 0 0x21bd 6 0 2
	DIG_TEST_PATTERN_OUT_EN 0 0
	DIG_HALF_CLOCK_PATTERN_SEL 1 1
	DIG_RANDOM_PATTERN_OUT_EN 4 4
	DIG_RANDOM_PATTERN_RESET 5 5
	DIG_TEST_PATTERN_EXTERNAL_RESET_EN 6 6
	DIG_STATIC_TEST_PATTERN 16 25
regDIG1_DIG_VERSION 0 0x2215 1 0 2
	DIG_TYPE 0 0
regDIG1_HDCP_I2C_CONTROL_0 0 0x21e6 3 0 2
	HDCP_I2C_DISABLE 0 0
	HDCP_I2C_SEND_RESET 2 2
	HDCP_I2C_DDC_SELECT 8 10
regDIG1_HDCP_I2C_CONTROL_1 0 0x21e7 5 0 2
	HDCP_I2C_FAILED_ACK 0 0
	HDCP_I2C_XFER_IN_DE 1 1
	HDCP_SHORT_READ_DISABLE 8 8
	HDCP_I2C_RETRY_COUNT 20 23
	HDCP_I2C_RETRY_DELAY 24 31
regDIG1_HDCP_INT_CONTROL 0 0x21e4 13 0 2
	HDCP_AUTH_SUCCESS_INT 0 0
	HDCP_AUTH_SUCCESS_ACK 1 1
	HDCP_AUTH_SUCCESS_MASK 2 2
	HDCP_AUTH_FAIL_INT 4 4
	HDCP_AUTH_FAIL_ACK 5 5
	HDCP_AUTH_FAIL_MASK 6 6
	HDCP_AUTH_FAIL_INFO_ACK 7 7
	HDCP_I2C_XFER_REQ_INT 8 8
	HDCP_I2C_XFER_REQ_ACK 9 9
	HDCP_I2C_XFER_REQ_MASK 10 10
	HDCP_I2C_XFER_DONE_INT 12 12
	HDCP_I2C_XFER_DONE_ACK 13 13
	HDCP_I2C_XFER_DONE_MASK 14 14
regDIG1_HDMI_ACR_32_0 0 0x21d6 1 0 2
	HDMI_ACR_CTS_32 12 31
regDIG1_HDMI_ACR_32_1 0 0x21d7 1 0 2
	HDMI_ACR_N_32 0 19
regDIG1_HDMI_ACR_44_0 0 0x21d8 1 0 2
	HDMI_ACR_CTS_44 12 31
regDIG1_HDMI_ACR_44_1 0 0x21d9 1 0 2
	HDMI_ACR_N_44 0 19
regDIG1_HDMI_ACR_48_0 0 0x21da 1 0 2
	HDMI_ACR_CTS_48 12 31
regDIG1_HDMI_ACR_48_1 0 0x21db 1 0 2
	HDMI_ACR_N_48 0 19
regDIG1_HDMI_ACR_PACKET_CONTROL 0 0x21c5 7 0 2
	HDMI_ACR_SEND 0 0
	HDMI_ACR_CONT 1 1
	HDMI_ACR_SELECT 4 5
	HDMI_ACR_SOURCE 8 8
	HDMI_ACR_AUTO_SEND 12 12
	HDMI_ACR_N_MULTIPLE 16 18
	HDMI_ACR_AUDIO_PRIORITY 31 31
regDIG1_HDMI_ACR_STATUS_0 0 0x21dc 1 0 2
	HDMI_ACR_CTS 12 31
regDIG1_HDMI_ACR_STATUS_1 0 0x21dd 1 0 2
	HDMI_ACR_N 0 19
regDIG1_HDMI_AUDIO_PACKET_CONTROL 0 0x21c4 1 0 2
	HDMI_AUDIO_DELAY_EN 4 5
regDIG1_HDMI_CONTROL 0 0x21c2 14 0 2
	HDMI_KEEPOUT_MODE 0 0
	HDMI_DATA_SCRAMBLE_EN 1 1
	HDMI_CLOCK_CHANNEL_RATE 2 2
	HDMI_NO_EXTRA_NULL_PACKET_FILLED 3 3
	HDMI_PACKET_GEN_VERSION 4 4
	HDMI_ERROR_ACK 8 8
	HDMI_ERROR_MASK 9 9
	DOLBY_VISION_EN 10 10
	DOLBY_VISION_METADATA_PACKET_MISSED 11 11
	TMDS_PIXEL_ENCODING 12 12
	TMDS_COLOR_FORMAT 13 14
	HDMI_UNSCRAMBLED_CONTROL_LINE_NUM 16 21
	HDMI_DEEP_COLOR_ENABLE 24 24
	HDMI_DEEP_COLOR_DEPTH 28 29
regDIG1_HDMI_DB_CONTROL 0 0x21d5 8 0 2
	HDMI_DB_PENDING 0 0
	HDMI_DB_TAKEN 4 4
	HDMI_DB_TAKEN_CLR 5 5
	HDMI_DB_LOCK 8 8
	HDMI_DB_DISABLE 12 12
	VUPDATE_DB_PENDING 15 15
	VUPDATE_DB_TAKEN 16 16
	VUPDATE_DB_TAKEN_CLR 17 17
regDIG1_HDMI_GC 0 0x21cc 5 0 2
	HDMI_GC_AVMUTE 0 0
	HDMI_GC_AVMUTE_CONT 2 2
	HDMI_DEFAULT_PHASE 4 4
	HDMI_PACKING_PHASE 8 11
	HDMI_PACKING_PHASE_OVERRIDE 12 12
regDIG1_HDMI_GENERIC_PACKET_CONTROL0 0 0x21c9 32 0 2
	HDMI_GENERIC0_SEND 0 0
	HDMI_GENERIC0_CONT 1 1
	HDMI_GENERIC0_LINE_REFERENCE 2 2
	HDMI_GENERIC0_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC1_SEND 4 4
	HDMI_GENERIC1_CONT 5 5
	HDMI_GENERIC1_LINE_REFERENCE 6 6
	HDMI_GENERIC1_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC2_SEND 8 8
	HDMI_GENERIC2_CONT 9 9
	HDMI_GENERIC2_LINE_REFERENCE 10 10
	HDMI_GENERIC2_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC3_SEND 12 12
	HDMI_GENERIC3_CONT 13 13
	HDMI_GENERIC3_LINE_REFERENCE 14 14
	HDMI_GENERIC3_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC4_SEND 16 16
	HDMI_GENERIC4_CONT 17 17
	HDMI_GENERIC4_LINE_REFERENCE 18 18
	HDMI_GENERIC4_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC5_SEND 20 20
	HDMI_GENERIC5_CONT 21 21
	HDMI_GENERIC5_LINE_REFERENCE 22 22
	HDMI_GENERIC5_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC6_SEND 24 24
	HDMI_GENERIC6_CONT 25 25
	HDMI_GENERIC6_LINE_REFERENCE 26 26
	HDMI_GENERIC6_UPDATE_LOCK_DISABLE 27 27
	HDMI_GENERIC7_SEND 28 28
	HDMI_GENERIC7_CONT 29 29
	HDMI_GENERIC7_LINE_REFERENCE 30 30
	HDMI_GENERIC7_UPDATE_LOCK_DISABLE 31 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL1 0 0x21cd 2 0 2
	HDMI_GENERIC0_LINE 0 15
	HDMI_GENERIC1_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL10 0 0x21d4 16 0 2
	HDMI_GENERIC14_LINE 0 15
	HDMI_GENERIC0_EN_DB_PENDING 16 16
	HDMI_GENERIC1_EN_DB_PENDING 17 17
	HDMI_GENERIC2_EN_DB_PENDING 18 18
	HDMI_GENERIC3_EN_DB_PENDING 19 19
	HDMI_GENERIC4_EN_DB_PENDING 20 20
	HDMI_GENERIC5_EN_DB_PENDING 21 21
	HDMI_GENERIC6_EN_DB_PENDING 22 22
	HDMI_GENERIC7_EN_DB_PENDING 23 23
	HDMI_GENERIC8_EN_DB_PENDING 24 24
	HDMI_GENERIC9_EN_DB_PENDING 25 25
	HDMI_GENERIC10_EN_DB_PENDING 26 26
	HDMI_GENERIC11_EN_DB_PENDING 27 27
	HDMI_GENERIC12_EN_DB_PENDING 28 28
	HDMI_GENERIC13_EN_DB_PENDING 29 29
	HDMI_GENERIC14_EN_DB_PENDING 30 30
regDIG1_HDMI_GENERIC_PACKET_CONTROL2 0 0x21ce 2 0 2
	HDMI_GENERIC2_LINE 0 15
	HDMI_GENERIC3_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL3 0 0x21cf 2 0 2
	HDMI_GENERIC4_LINE 0 15
	HDMI_GENERIC5_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL4 0 0x21d0 2 0 2
	HDMI_GENERIC6_LINE 0 15
	HDMI_GENERIC7_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL5 0 0x21cb 30 0 2
	HDMI_GENERIC0_IMMEDIATE_SEND 0 0
	HDMI_GENERIC0_IMMEDIATE_SEND_PENDING 1 1
	HDMI_GENERIC1_IMMEDIATE_SEND 2 2
	HDMI_GENERIC1_IMMEDIATE_SEND_PENDING 3 3
	HDMI_GENERIC2_IMMEDIATE_SEND 4 4
	HDMI_GENERIC2_IMMEDIATE_SEND_PENDING 5 5
	HDMI_GENERIC3_IMMEDIATE_SEND 6 6
	HDMI_GENERIC3_IMMEDIATE_SEND_PENDING 7 7
	HDMI_GENERIC4_IMMEDIATE_SEND 8 8
	HDMI_GENERIC4_IMMEDIATE_SEND_PENDING 9 9
	HDMI_GENERIC5_IMMEDIATE_SEND 10 10
	HDMI_GENERIC5_IMMEDIATE_SEND_PENDING 11 11
	HDMI_GENERIC6_IMMEDIATE_SEND 12 12
	HDMI_GENERIC6_IMMEDIATE_SEND_PENDING 13 13
	HDMI_GENERIC7_IMMEDIATE_SEND 14 14
	HDMI_GENERIC7_IMMEDIATE_SEND_PENDING 15 15
	HDMI_GENERIC8_IMMEDIATE_SEND 16 16
	HDMI_GENERIC8_IMMEDIATE_SEND_PENDING 17 17
	HDMI_GENERIC9_IMMEDIATE_SEND 18 18
	HDMI_GENERIC9_IMMEDIATE_SEND_PENDING 19 19
	HDMI_GENERIC10_IMMEDIATE_SEND 20 20
	HDMI_GENERIC10_IMMEDIATE_SEND_PENDING 21 21
	HDMI_GENERIC11_IMMEDIATE_SEND 22 22
	HDMI_GENERIC11_IMMEDIATE_SEND_PENDING 23 23
	HDMI_GENERIC12_IMMEDIATE_SEND 24 24
	HDMI_GENERIC12_IMMEDIATE_SEND_PENDING 25 25
	HDMI_GENERIC13_IMMEDIATE_SEND 26 26
	HDMI_GENERIC13_IMMEDIATE_SEND_PENDING 27 27
	HDMI_GENERIC14_IMMEDIATE_SEND 28 28
	HDMI_GENERIC14_IMMEDIATE_SEND_PENDING 29 29
regDIG1_HDMI_GENERIC_PACKET_CONTROL6 0 0x21ca 28 0 2
	HDMI_GENERIC8_SEND 0 0
	HDMI_GENERIC8_CONT 1 1
	HDMI_GENERIC8_LINE_REFERENCE 2 2
	HDMI_GENERIC8_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC9_SEND 4 4
	HDMI_GENERIC9_CONT 5 5
	HDMI_GENERIC9_LINE_REFERENCE 6 6
	HDMI_GENERIC9_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC10_SEND 8 8
	HDMI_GENERIC10_CONT 9 9
	HDMI_GENERIC10_LINE_REFERENCE 10 10
	HDMI_GENERIC10_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC11_SEND 12 12
	HDMI_GENERIC11_CONT 13 13
	HDMI_GENERIC11_LINE_REFERENCE 14 14
	HDMI_GENERIC11_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC12_SEND 16 16
	HDMI_GENERIC12_CONT 17 17
	HDMI_GENERIC12_LINE_REFERENCE 18 18
	HDMI_GENERIC12_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC13_SEND 20 20
	HDMI_GENERIC13_CONT 21 21
	HDMI_GENERIC13_LINE_REFERENCE 22 22
	HDMI_GENERIC13_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC14_SEND 24 24
	HDMI_GENERIC14_CONT 25 25
	HDMI_GENERIC14_LINE_REFERENCE 26 26
	HDMI_GENERIC14_UPDATE_LOCK_DISABLE 27 27
regDIG1_HDMI_GENERIC_PACKET_CONTROL7 0 0x21d1 2 0 2
	HDMI_GENERIC8_LINE 0 15
	HDMI_GENERIC9_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL8 0 0x21d2 2 0 2
	HDMI_GENERIC10_LINE 0 15
	HDMI_GENERIC11_LINE 16 31
regDIG1_HDMI_GENERIC_PACKET_CONTROL9 0 0x21d3 2 0 2
	HDMI_GENERIC12_LINE 0 15
	HDMI_GENERIC13_LINE 16 31
regDIG1_HDMI_INFOFRAME_CONTROL0 0 0x21c7 4 0 2
	HDMI_AUDIO_INFO_SEND 4 4
	HDMI_AUDIO_INFO_CONT 5 5
	HDMI_MPEG_INFO_SEND 8 8
	HDMI_MPEG_INFO_CONT 9 9
regDIG1_HDMI_INFOFRAME_CONTROL1 0 0x21c8 2 0 2
	HDMI_AUDIO_INFO_LINE 8 13
	HDMI_MPEG_INFO_LINE 16 21
regDIG1_HDMI_METADATA_PACKET_CONTROL 0 0x21c1 4 0 2
	HDMI_METADATA_PACKET_ENABLE 0 0
	HDMI_METADATA_PACKET_LINE_REFERENCE 4 4
	HDMI_METADATA_PACKET_MISSED 8 8
	HDMI_METADATA_PACKET_LINE 16 31
regDIG1_HDMI_STATUS 0 0x21c3 4 0 2
	HDMI_ACTIVE_AVMUTE 0 0
	HDMI_AUDIO_PACKET_ERROR 16 16
	HDMI_VBI_PACKET_ERROR 20 20
	HDMI_ERROR_INT 27 27
regDIG1_HDMI_VBI_PACKET_CONTROL 0 0x21c6 8 0 2
	HDMI_NULL_SEND 0 0
	HDMI_GC_SEND 4 4
	HDMI_GC_CONT 5 5
	HDMI_ISRC_SEND 8 8
	HDMI_ISRC_CONT 9 9
	HDMI_ACP_SEND 12 12
	HDMI_ISRC_LINE 16 21
	HDMI_ACP_LINE 24 29
regDIG1_STREAM_MAPPER_CONTROL 0 0x1f0e 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG1_TMDS_CNTL 0 0x2208 1 0 2
	TMDS_SYNC_PHASE 0 0
regDIG1_TMDS_CONTROL0_FEEDBACK 0 0x220a 2 0 2
	TMDS_CONTROL0_FEEDBACK_SELECT 0 1
	TMDS_CONTROL0_FEEDBACK_DELAY 8 9
regDIG1_TMDS_CONTROL_CHAR 0 0x2209 4 0 2
	TMDS_CONTROL_CHAR0_OUT_EN 0 0
	TMDS_CONTROL_CHAR1_OUT_EN 1 1
	TMDS_CONTROL_CHAR2_OUT_EN 2 2
	TMDS_CONTROL_CHAR3_OUT_EN 3 3
regDIG1_TMDS_CTL0_1_GEN_CNTL 0 0x2212 15 0 2
	TMDS_CTL0_DATA_SEL 0 3
	TMDS_CTL0_DATA_DELAY 4 6
	TMDS_CTL0_DATA_INVERT 7 7
	TMDS_CTL0_DATA_MODULATION 8 9
	TMDS_CTL0_USE_FEEDBACK_PATH 10 10
	TMDS_CTL0_FB_SYNC_CONT 11 11
	TMDS_CTL0_PATTERN_OUT_EN 12 12
	TMDS_CTL1_DATA_SEL 16 19
	TMDS_CTL1_DATA_DELAY 20 22
	TMDS_CTL1_DATA_INVERT 23 23
	TMDS_CTL1_DATA_MODULATION 24 25
	TMDS_CTL1_USE_FEEDBACK_PATH 26 26
	TMDS_CTL1_FB_SYNC_CONT 27 27
	TMDS_CTL1_PATTERN_OUT_EN 28 28
	TMDS_2BIT_COUNTER_EN 31 31
regDIG1_TMDS_CTL2_3_GEN_CNTL 0 0x2213 14 0 2
	TMDS_CTL2_DATA_SEL 0 3
	TMDS_CTL2_DATA_DELAY 4 6
	TMDS_CTL2_DATA_INVERT 7 7
	TMDS_CTL2_DATA_MODULATION 8 9
	TMDS_CTL2_USE_FEEDBACK_PATH 10 10
	TMDS_CTL2_FB_SYNC_CONT 11 11
	TMDS_CTL2_PATTERN_OUT_EN 12 12
	TMDS_CTL3_DATA_SEL 16 19
	TMDS_CTL3_DATA_DELAY 20 22
	TMDS_CTL3_DATA_INVERT 23 23
	TMDS_CTL3_DATA_MODULATION 24 25
	TMDS_CTL3_USE_FEEDBACK_PATH 26 26
	TMDS_CTL3_FB_SYNC_CONT 27 27
	TMDS_CTL3_PATTERN_OUT_EN 28 28
regDIG1_TMDS_CTL_BITS 0 0x220f 4 0 2
	TMDS_CTL0 0 0
	TMDS_CTL1 8 8
	TMDS_CTL2 16 16
	TMDS_CTL3 24 24
regDIG1_TMDS_DCBALANCER_CONTROL 0 0x2210 5 0 2
	TMDS_DCBALANCER_EN 0 0
	TMDS_SYNC_DCBAL_EN 4 6
	TMDS_DCBALANCER_TEST_EN 8 8
	TMDS_DCBALANCER_TEST_IN 16 19
	TMDS_DCBALANCER_FORCE 24 24
regDIG1_TMDS_STEREOSYNC_CTL_SEL 0 0x220b 1 0 2
	TMDS_STEREOSYNC_CTL_SEL 0 1
regDIG1_TMDS_SYNC_CHAR_PATTERN_0_1 0 0x220c 2 0 2
	TMDS_SYNC_CHAR_PATTERN0 0 9
	TMDS_SYNC_CHAR_PATTERN1 16 25
regDIG1_TMDS_SYNC_CHAR_PATTERN_2_3 0 0x220d 2 0 2
	TMDS_SYNC_CHAR_PATTERN2 0 9
	TMDS_SYNC_CHAR_PATTERN3 16 25
regDIG1_TMDS_SYNC_DCBALANCE_CHAR 0 0x2211 2 0 2
	TMDS_SYNC_DCBAL_CHAR01 0 9
	TMDS_SYNC_DCBAL_CHAR11 16 25
regDIG2_AFMT_CNTL 0 0x2302 2 0 2
	AFMT_AUDIO_CLOCK_EN 0 0
	AFMT_AUDIO_CLOCK_ON 8 8
regDIG2_DIG_BE_CLK_CNTL 0 0x2303 6 0 2
	DIG_BE_MODE 0 2
	DIG_BE_CLK_EN 4 4
	DIG_BE_SOFT_RESET 5 5
	HDCP_SOFT_RESET 6 6
	DIG_BE_SYMCLK_G_CLOCK_ON 11 11
	DIG_BE_SYMCLK_G_TMDS_CLOCK_ON 13 13
regDIG2_DIG_BE_CNTL 0 0x2304 5 0 2
	DIG_DUAL_LINK_ENABLE 0 0
	DIG_SWAP 1 1
	DIG_RB_SWITCH_EN 2 2
	DIG_FE_SOURCE_SELECT 8 14
	DIG_HPD_SELECT 28 30
regDIG2_DIG_BE_EN_CNTL 0 0x2305 1 0 2
	DIG_BE_ENABLE 0 0
regDIG2_DIG_CLOCK_PATTERN 0 0x22e0 1 0 2
	DIG_CLOCK_PATTERN 0 9
regDIG2_DIG_FE_CLK_CNTL 0 0x22dc 8 0 2
	DIG_FE_MODE 0 2
	DIG_FE_CLK_EN 4 4
	DIG_FE_SOFT_RESET 5 5
	DIG_FE_DISPCLK_G_CLOCK_ON 10 10
	DIG_FE_SYMCLK_FE_G_CLOCK_ON 11 11
	DIG_FE_SYMCLK_FE_G_AFMT_CLOCK_ON 12 12
	DIG_FE_SYMCLK_FE_G_TMDS_CLOCK_ON 13 13
	DIG_FE_SOCCLK_G_AFMT_CLOCK_ON 14 14
regDIG2_DIG_FE_CNTL 0 0x22db 5 0 2
	DIG_SOURCE_SELECT 0 2
	DIG_STEREOSYNC_SELECT 4 6
	DIG_STEREOSYNC_GATE_EN 8 8
	DIG_DIGITAL_BYPASS_SELECT 12 14
	DIG_DIGITAL_BYPASS_EN 20 20
regDIG2_DIG_FE_EN_CNTL 0 0x22dd 1 0 2
	DIG_FE_ENABLE 0 0
regDIG2_DIG_FIFO_CTRL0 0 0x22e3 7 0 2
	DIG_FIFO_ENABLE 0 0
	DIG_FIFO_RESET 1 1
	DIG_FIFO_READ_START_LEVEL 2 6
	DIG_FIFO_READ_CLOCK_SRC 7 7
	DIG_FIFO_OUTPUT_PIXEL_PER_CYCLE 8 9
	DIG_FIFO_RESET_DONE 20 20
	DIG_FIFO_ERROR 28 29
regDIG2_DIG_FIFO_CTRL1 0 0x22e4 8 0 2
	DIG_FIFO_USE_OVERWRITE_LEVEL 1 1
	DIG_FIFO_OVERWRITE_LEVEL 2 7
	DIG_FIFO_CAL_AVERAGE_LEVEL 10 15
	DIG_FIFO_MAXIMUM_LEVEL 16 20
	DIG_FIFO_MINIMUM_LEVEL 22 25
	DIG_FIFO_CALIBRATED 29 29
	DIG_FIFO_FORCE_RECAL_AVERAGE 30 30
	DIG_FIFO_FORCE_RECOMP_MINMAX 31 31
regDIG2_DIG_OUTPUT_CRC_CNTL 0 0x22de 3 0 2
	DIG_OUTPUT_CRC_EN 0 0
	DIG_OUTPUT_CRC_LINK_SEL 4 4
	DIG_OUTPUT_CRC_DATA_SEL 8 9
regDIG2_DIG_OUTPUT_CRC_RESULT 0 0x22df 1 0 2
	DIG_OUTPUT_CRC_RESULT 0 29
regDIG2_DIG_RANDOM_PATTERN_SEED 0 0x22e2 2 0 2
	DIG_RANDOM_PATTERN_SEED 0 23
	DIG_RAN_PAT_DURING_DE_ONLY 24 24
regDIG2_DIG_TEST_PATTERN 0 0x22e1 6 0 2
	DIG_TEST_PATTERN_OUT_EN 0 0
	DIG_HALF_CLOCK_PATTERN_SEL 1 1
	DIG_RANDOM_PATTERN_OUT_EN 4 4
	DIG_RANDOM_PATTERN_RESET 5 5
	DIG_TEST_PATTERN_EXTERNAL_RESET_EN 6 6
	DIG_STATIC_TEST_PATTERN 16 25
regDIG2_DIG_VERSION 0 0x2339 1 0 2
	DIG_TYPE 0 0
regDIG2_HDCP_I2C_CONTROL_0 0 0x230a 3 0 2
	HDCP_I2C_DISABLE 0 0
	HDCP_I2C_SEND_RESET 2 2
	HDCP_I2C_DDC_SELECT 8 10
regDIG2_HDCP_I2C_CONTROL_1 0 0x230b 5 0 2
	HDCP_I2C_FAILED_ACK 0 0
	HDCP_I2C_XFER_IN_DE 1 1
	HDCP_SHORT_READ_DISABLE 8 8
	HDCP_I2C_RETRY_COUNT 20 23
	HDCP_I2C_RETRY_DELAY 24 31
regDIG2_HDCP_INT_CONTROL 0 0x2308 13 0 2
	HDCP_AUTH_SUCCESS_INT 0 0
	HDCP_AUTH_SUCCESS_ACK 1 1
	HDCP_AUTH_SUCCESS_MASK 2 2
	HDCP_AUTH_FAIL_INT 4 4
	HDCP_AUTH_FAIL_ACK 5 5
	HDCP_AUTH_FAIL_MASK 6 6
	HDCP_AUTH_FAIL_INFO_ACK 7 7
	HDCP_I2C_XFER_REQ_INT 8 8
	HDCP_I2C_XFER_REQ_ACK 9 9
	HDCP_I2C_XFER_REQ_MASK 10 10
	HDCP_I2C_XFER_DONE_INT 12 12
	HDCP_I2C_XFER_DONE_ACK 13 13
	HDCP_I2C_XFER_DONE_MASK 14 14
regDIG2_HDMI_ACR_32_0 0 0x22fa 1 0 2
	HDMI_ACR_CTS_32 12 31
regDIG2_HDMI_ACR_32_1 0 0x22fb 1 0 2
	HDMI_ACR_N_32 0 19
regDIG2_HDMI_ACR_44_0 0 0x22fc 1 0 2
	HDMI_ACR_CTS_44 12 31
regDIG2_HDMI_ACR_44_1 0 0x22fd 1 0 2
	HDMI_ACR_N_44 0 19
regDIG2_HDMI_ACR_48_0 0 0x22fe 1 0 2
	HDMI_ACR_CTS_48 12 31
regDIG2_HDMI_ACR_48_1 0 0x22ff 1 0 2
	HDMI_ACR_N_48 0 19
regDIG2_HDMI_ACR_PACKET_CONTROL 0 0x22e9 7 0 2
	HDMI_ACR_SEND 0 0
	HDMI_ACR_CONT 1 1
	HDMI_ACR_SELECT 4 5
	HDMI_ACR_SOURCE 8 8
	HDMI_ACR_AUTO_SEND 12 12
	HDMI_ACR_N_MULTIPLE 16 18
	HDMI_ACR_AUDIO_PRIORITY 31 31
regDIG2_HDMI_ACR_STATUS_0 0 0x2300 1 0 2
	HDMI_ACR_CTS 12 31
regDIG2_HDMI_ACR_STATUS_1 0 0x2301 1 0 2
	HDMI_ACR_N 0 19
regDIG2_HDMI_AUDIO_PACKET_CONTROL 0 0x22e8 1 0 2
	HDMI_AUDIO_DELAY_EN 4 5
regDIG2_HDMI_CONTROL 0 0x22e6 14 0 2
	HDMI_KEEPOUT_MODE 0 0
	HDMI_DATA_SCRAMBLE_EN 1 1
	HDMI_CLOCK_CHANNEL_RATE 2 2
	HDMI_NO_EXTRA_NULL_PACKET_FILLED 3 3
	HDMI_PACKET_GEN_VERSION 4 4
	HDMI_ERROR_ACK 8 8
	HDMI_ERROR_MASK 9 9
	DOLBY_VISION_EN 10 10
	DOLBY_VISION_METADATA_PACKET_MISSED 11 11
	TMDS_PIXEL_ENCODING 12 12
	TMDS_COLOR_FORMAT 13 14
	HDMI_UNSCRAMBLED_CONTROL_LINE_NUM 16 21
	HDMI_DEEP_COLOR_ENABLE 24 24
	HDMI_DEEP_COLOR_DEPTH 28 29
regDIG2_HDMI_DB_CONTROL 0 0x22f9 8 0 2
	HDMI_DB_PENDING 0 0
	HDMI_DB_TAKEN 4 4
	HDMI_DB_TAKEN_CLR 5 5
	HDMI_DB_LOCK 8 8
	HDMI_DB_DISABLE 12 12
	VUPDATE_DB_PENDING 15 15
	VUPDATE_DB_TAKEN 16 16
	VUPDATE_DB_TAKEN_CLR 17 17
regDIG2_HDMI_GC 0 0x22f0 5 0 2
	HDMI_GC_AVMUTE 0 0
	HDMI_GC_AVMUTE_CONT 2 2
	HDMI_DEFAULT_PHASE 4 4
	HDMI_PACKING_PHASE 8 11
	HDMI_PACKING_PHASE_OVERRIDE 12 12
regDIG2_HDMI_GENERIC_PACKET_CONTROL0 0 0x22ed 32 0 2
	HDMI_GENERIC0_SEND 0 0
	HDMI_GENERIC0_CONT 1 1
	HDMI_GENERIC0_LINE_REFERENCE 2 2
	HDMI_GENERIC0_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC1_SEND 4 4
	HDMI_GENERIC1_CONT 5 5
	HDMI_GENERIC1_LINE_REFERENCE 6 6
	HDMI_GENERIC1_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC2_SEND 8 8
	HDMI_GENERIC2_CONT 9 9
	HDMI_GENERIC2_LINE_REFERENCE 10 10
	HDMI_GENERIC2_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC3_SEND 12 12
	HDMI_GENERIC3_CONT 13 13
	HDMI_GENERIC3_LINE_REFERENCE 14 14
	HDMI_GENERIC3_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC4_SEND 16 16
	HDMI_GENERIC4_CONT 17 17
	HDMI_GENERIC4_LINE_REFERENCE 18 18
	HDMI_GENERIC4_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC5_SEND 20 20
	HDMI_GENERIC5_CONT 21 21
	HDMI_GENERIC5_LINE_REFERENCE 22 22
	HDMI_GENERIC5_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC6_SEND 24 24
	HDMI_GENERIC6_CONT 25 25
	HDMI_GENERIC6_LINE_REFERENCE 26 26
	HDMI_GENERIC6_UPDATE_LOCK_DISABLE 27 27
	HDMI_GENERIC7_SEND 28 28
	HDMI_GENERIC7_CONT 29 29
	HDMI_GENERIC7_LINE_REFERENCE 30 30
	HDMI_GENERIC7_UPDATE_LOCK_DISABLE 31 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL1 0 0x22f1 2 0 2
	HDMI_GENERIC0_LINE 0 15
	HDMI_GENERIC1_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL10 0 0x22f8 16 0 2
	HDMI_GENERIC14_LINE 0 15
	HDMI_GENERIC0_EN_DB_PENDING 16 16
	HDMI_GENERIC1_EN_DB_PENDING 17 17
	HDMI_GENERIC2_EN_DB_PENDING 18 18
	HDMI_GENERIC3_EN_DB_PENDING 19 19
	HDMI_GENERIC4_EN_DB_PENDING 20 20
	HDMI_GENERIC5_EN_DB_PENDING 21 21
	HDMI_GENERIC6_EN_DB_PENDING 22 22
	HDMI_GENERIC7_EN_DB_PENDING 23 23
	HDMI_GENERIC8_EN_DB_PENDING 24 24
	HDMI_GENERIC9_EN_DB_PENDING 25 25
	HDMI_GENERIC10_EN_DB_PENDING 26 26
	HDMI_GENERIC11_EN_DB_PENDING 27 27
	HDMI_GENERIC12_EN_DB_PENDING 28 28
	HDMI_GENERIC13_EN_DB_PENDING 29 29
	HDMI_GENERIC14_EN_DB_PENDING 30 30
regDIG2_HDMI_GENERIC_PACKET_CONTROL2 0 0x22f2 2 0 2
	HDMI_GENERIC2_LINE 0 15
	HDMI_GENERIC3_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL3 0 0x22f3 2 0 2
	HDMI_GENERIC4_LINE 0 15
	HDMI_GENERIC5_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL4 0 0x22f4 2 0 2
	HDMI_GENERIC6_LINE 0 15
	HDMI_GENERIC7_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL5 0 0x22ef 30 0 2
	HDMI_GENERIC0_IMMEDIATE_SEND 0 0
	HDMI_GENERIC0_IMMEDIATE_SEND_PENDING 1 1
	HDMI_GENERIC1_IMMEDIATE_SEND 2 2
	HDMI_GENERIC1_IMMEDIATE_SEND_PENDING 3 3
	HDMI_GENERIC2_IMMEDIATE_SEND 4 4
	HDMI_GENERIC2_IMMEDIATE_SEND_PENDING 5 5
	HDMI_GENERIC3_IMMEDIATE_SEND 6 6
	HDMI_GENERIC3_IMMEDIATE_SEND_PENDING 7 7
	HDMI_GENERIC4_IMMEDIATE_SEND 8 8
	HDMI_GENERIC4_IMMEDIATE_SEND_PENDING 9 9
	HDMI_GENERIC5_IMMEDIATE_SEND 10 10
	HDMI_GENERIC5_IMMEDIATE_SEND_PENDING 11 11
	HDMI_GENERIC6_IMMEDIATE_SEND 12 12
	HDMI_GENERIC6_IMMEDIATE_SEND_PENDING 13 13
	HDMI_GENERIC7_IMMEDIATE_SEND 14 14
	HDMI_GENERIC7_IMMEDIATE_SEND_PENDING 15 15
	HDMI_GENERIC8_IMMEDIATE_SEND 16 16
	HDMI_GENERIC8_IMMEDIATE_SEND_PENDING 17 17
	HDMI_GENERIC9_IMMEDIATE_SEND 18 18
	HDMI_GENERIC9_IMMEDIATE_SEND_PENDING 19 19
	HDMI_GENERIC10_IMMEDIATE_SEND 20 20
	HDMI_GENERIC10_IMMEDIATE_SEND_PENDING 21 21
	HDMI_GENERIC11_IMMEDIATE_SEND 22 22
	HDMI_GENERIC11_IMMEDIATE_SEND_PENDING 23 23
	HDMI_GENERIC12_IMMEDIATE_SEND 24 24
	HDMI_GENERIC12_IMMEDIATE_SEND_PENDING 25 25
	HDMI_GENERIC13_IMMEDIATE_SEND 26 26
	HDMI_GENERIC13_IMMEDIATE_SEND_PENDING 27 27
	HDMI_GENERIC14_IMMEDIATE_SEND 28 28
	HDMI_GENERIC14_IMMEDIATE_SEND_PENDING 29 29
regDIG2_HDMI_GENERIC_PACKET_CONTROL6 0 0x22ee 28 0 2
	HDMI_GENERIC8_SEND 0 0
	HDMI_GENERIC8_CONT 1 1
	HDMI_GENERIC8_LINE_REFERENCE 2 2
	HDMI_GENERIC8_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC9_SEND 4 4
	HDMI_GENERIC9_CONT 5 5
	HDMI_GENERIC9_LINE_REFERENCE 6 6
	HDMI_GENERIC9_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC10_SEND 8 8
	HDMI_GENERIC10_CONT 9 9
	HDMI_GENERIC10_LINE_REFERENCE 10 10
	HDMI_GENERIC10_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC11_SEND 12 12
	HDMI_GENERIC11_CONT 13 13
	HDMI_GENERIC11_LINE_REFERENCE 14 14
	HDMI_GENERIC11_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC12_SEND 16 16
	HDMI_GENERIC12_CONT 17 17
	HDMI_GENERIC12_LINE_REFERENCE 18 18
	HDMI_GENERIC12_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC13_SEND 20 20
	HDMI_GENERIC13_CONT 21 21
	HDMI_GENERIC13_LINE_REFERENCE 22 22
	HDMI_GENERIC13_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC14_SEND 24 24
	HDMI_GENERIC14_CONT 25 25
	HDMI_GENERIC14_LINE_REFERENCE 26 26
	HDMI_GENERIC14_UPDATE_LOCK_DISABLE 27 27
regDIG2_HDMI_GENERIC_PACKET_CONTROL7 0 0x22f5 2 0 2
	HDMI_GENERIC8_LINE 0 15
	HDMI_GENERIC9_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL8 0 0x22f6 2 0 2
	HDMI_GENERIC10_LINE 0 15
	HDMI_GENERIC11_LINE 16 31
regDIG2_HDMI_GENERIC_PACKET_CONTROL9 0 0x22f7 2 0 2
	HDMI_GENERIC12_LINE 0 15
	HDMI_GENERIC13_LINE 16 31
regDIG2_HDMI_INFOFRAME_CONTROL0 0 0x22eb 4 0 2
	HDMI_AUDIO_INFO_SEND 4 4
	HDMI_AUDIO_INFO_CONT 5 5
	HDMI_MPEG_INFO_SEND 8 8
	HDMI_MPEG_INFO_CONT 9 9
regDIG2_HDMI_INFOFRAME_CONTROL1 0 0x22ec 2 0 2
	HDMI_AUDIO_INFO_LINE 8 13
	HDMI_MPEG_INFO_LINE 16 21
regDIG2_HDMI_METADATA_PACKET_CONTROL 0 0x22e5 4 0 2
	HDMI_METADATA_PACKET_ENABLE 0 0
	HDMI_METADATA_PACKET_LINE_REFERENCE 4 4
	HDMI_METADATA_PACKET_MISSED 8 8
	HDMI_METADATA_PACKET_LINE 16 31
regDIG2_HDMI_STATUS 0 0x22e7 4 0 2
	HDMI_ACTIVE_AVMUTE 0 0
	HDMI_AUDIO_PACKET_ERROR 16 16
	HDMI_VBI_PACKET_ERROR 20 20
	HDMI_ERROR_INT 27 27
regDIG2_HDMI_VBI_PACKET_CONTROL 0 0x22ea 8 0 2
	HDMI_NULL_SEND 0 0
	HDMI_GC_SEND 4 4
	HDMI_GC_CONT 5 5
	HDMI_ISRC_SEND 8 8
	HDMI_ISRC_CONT 9 9
	HDMI_ACP_SEND 12 12
	HDMI_ISRC_LINE 16 21
	HDMI_ACP_LINE 24 29
regDIG2_STREAM_MAPPER_CONTROL 0 0x1f0f 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG2_TMDS_CNTL 0 0x232c 1 0 2
	TMDS_SYNC_PHASE 0 0
regDIG2_TMDS_CONTROL0_FEEDBACK 0 0x232e 2 0 2
	TMDS_CONTROL0_FEEDBACK_SELECT 0 1
	TMDS_CONTROL0_FEEDBACK_DELAY 8 9
regDIG2_TMDS_CONTROL_CHAR 0 0x232d 4 0 2
	TMDS_CONTROL_CHAR0_OUT_EN 0 0
	TMDS_CONTROL_CHAR1_OUT_EN 1 1
	TMDS_CONTROL_CHAR2_OUT_EN 2 2
	TMDS_CONTROL_CHAR3_OUT_EN 3 3
regDIG2_TMDS_CTL0_1_GEN_CNTL 0 0x2336 15 0 2
	TMDS_CTL0_DATA_SEL 0 3
	TMDS_CTL0_DATA_DELAY 4 6
	TMDS_CTL0_DATA_INVERT 7 7
	TMDS_CTL0_DATA_MODULATION 8 9
	TMDS_CTL0_USE_FEEDBACK_PATH 10 10
	TMDS_CTL0_FB_SYNC_CONT 11 11
	TMDS_CTL0_PATTERN_OUT_EN 12 12
	TMDS_CTL1_DATA_SEL 16 19
	TMDS_CTL1_DATA_DELAY 20 22
	TMDS_CTL1_DATA_INVERT 23 23
	TMDS_CTL1_DATA_MODULATION 24 25
	TMDS_CTL1_USE_FEEDBACK_PATH 26 26
	TMDS_CTL1_FB_SYNC_CONT 27 27
	TMDS_CTL1_PATTERN_OUT_EN 28 28
	TMDS_2BIT_COUNTER_EN 31 31
regDIG2_TMDS_CTL2_3_GEN_CNTL 0 0x2337 14 0 2
	TMDS_CTL2_DATA_SEL 0 3
	TMDS_CTL2_DATA_DELAY 4 6
	TMDS_CTL2_DATA_INVERT 7 7
	TMDS_CTL2_DATA_MODULATION 8 9
	TMDS_CTL2_USE_FEEDBACK_PATH 10 10
	TMDS_CTL2_FB_SYNC_CONT 11 11
	TMDS_CTL2_PATTERN_OUT_EN 12 12
	TMDS_CTL3_DATA_SEL 16 19
	TMDS_CTL3_DATA_DELAY 20 22
	TMDS_CTL3_DATA_INVERT 23 23
	TMDS_CTL3_DATA_MODULATION 24 25
	TMDS_CTL3_USE_FEEDBACK_PATH 26 26
	TMDS_CTL3_FB_SYNC_CONT 27 27
	TMDS_CTL3_PATTERN_OUT_EN 28 28
regDIG2_TMDS_CTL_BITS 0 0x2333 4 0 2
	TMDS_CTL0 0 0
	TMDS_CTL1 8 8
	TMDS_CTL2 16 16
	TMDS_CTL3 24 24
regDIG2_TMDS_DCBALANCER_CONTROL 0 0x2334 5 0 2
	TMDS_DCBALANCER_EN 0 0
	TMDS_SYNC_DCBAL_EN 4 6
	TMDS_DCBALANCER_TEST_EN 8 8
	TMDS_DCBALANCER_TEST_IN 16 19
	TMDS_DCBALANCER_FORCE 24 24
regDIG2_TMDS_STEREOSYNC_CTL_SEL 0 0x232f 1 0 2
	TMDS_STEREOSYNC_CTL_SEL 0 1
regDIG2_TMDS_SYNC_CHAR_PATTERN_0_1 0 0x2330 2 0 2
	TMDS_SYNC_CHAR_PATTERN0 0 9
	TMDS_SYNC_CHAR_PATTERN1 16 25
regDIG2_TMDS_SYNC_CHAR_PATTERN_2_3 0 0x2331 2 0 2
	TMDS_SYNC_CHAR_PATTERN2 0 9
	TMDS_SYNC_CHAR_PATTERN3 16 25
regDIG2_TMDS_SYNC_DCBALANCE_CHAR 0 0x2335 2 0 2
	TMDS_SYNC_DCBAL_CHAR01 0 9
	TMDS_SYNC_DCBAL_CHAR11 16 25
regDIG3_AFMT_CNTL 0 0x2426 2 0 2
	AFMT_AUDIO_CLOCK_EN 0 0
	AFMT_AUDIO_CLOCK_ON 8 8
regDIG3_DIG_BE_CLK_CNTL 0 0x2427 6 0 2
	DIG_BE_MODE 0 2
	DIG_BE_CLK_EN 4 4
	DIG_BE_SOFT_RESET 5 5
	HDCP_SOFT_RESET 6 6
	DIG_BE_SYMCLK_G_CLOCK_ON 11 11
	DIG_BE_SYMCLK_G_TMDS_CLOCK_ON 13 13
regDIG3_DIG_BE_CNTL 0 0x2428 5 0 2
	DIG_DUAL_LINK_ENABLE 0 0
	DIG_SWAP 1 1
	DIG_RB_SWITCH_EN 2 2
	DIG_FE_SOURCE_SELECT 8 14
	DIG_HPD_SELECT 28 30
regDIG3_DIG_BE_EN_CNTL 0 0x2429 1 0 2
	DIG_BE_ENABLE 0 0
regDIG3_DIG_CLOCK_PATTERN 0 0x2404 1 0 2
	DIG_CLOCK_PATTERN 0 9
regDIG3_DIG_FE_CLK_CNTL 0 0x2400 8 0 2
	DIG_FE_MODE 0 2
	DIG_FE_CLK_EN 4 4
	DIG_FE_SOFT_RESET 5 5
	DIG_FE_DISPCLK_G_CLOCK_ON 10 10
	DIG_FE_SYMCLK_FE_G_CLOCK_ON 11 11
	DIG_FE_SYMCLK_FE_G_AFMT_CLOCK_ON 12 12
	DIG_FE_SYMCLK_FE_G_TMDS_CLOCK_ON 13 13
	DIG_FE_SOCCLK_G_AFMT_CLOCK_ON 14 14
regDIG3_DIG_FE_CNTL 0 0x23ff 5 0 2
	DIG_SOURCE_SELECT 0 2
	DIG_STEREOSYNC_SELECT 4 6
	DIG_STEREOSYNC_GATE_EN 8 8
	DIG_DIGITAL_BYPASS_SELECT 12 14
	DIG_DIGITAL_BYPASS_EN 20 20
regDIG3_DIG_FE_EN_CNTL 0 0x2401 1 0 2
	DIG_FE_ENABLE 0 0
regDIG3_DIG_FIFO_CTRL0 0 0x2407 7 0 2
	DIG_FIFO_ENABLE 0 0
	DIG_FIFO_RESET 1 1
	DIG_FIFO_READ_START_LEVEL 2 6
	DIG_FIFO_READ_CLOCK_SRC 7 7
	DIG_FIFO_OUTPUT_PIXEL_PER_CYCLE 8 9
	DIG_FIFO_RESET_DONE 20 20
	DIG_FIFO_ERROR 28 29
regDIG3_DIG_FIFO_CTRL1 0 0x2408 8 0 2
	DIG_FIFO_USE_OVERWRITE_LEVEL 1 1
	DIG_FIFO_OVERWRITE_LEVEL 2 7
	DIG_FIFO_CAL_AVERAGE_LEVEL 10 15
	DIG_FIFO_MAXIMUM_LEVEL 16 20
	DIG_FIFO_MINIMUM_LEVEL 22 25
	DIG_FIFO_CALIBRATED 29 29
	DIG_FIFO_FORCE_RECAL_AVERAGE 30 30
	DIG_FIFO_FORCE_RECOMP_MINMAX 31 31
regDIG3_DIG_OUTPUT_CRC_CNTL 0 0x2402 3 0 2
	DIG_OUTPUT_CRC_EN 0 0
	DIG_OUTPUT_CRC_LINK_SEL 4 4
	DIG_OUTPUT_CRC_DATA_SEL 8 9
regDIG3_DIG_OUTPUT_CRC_RESULT 0 0x2403 1 0 2
	DIG_OUTPUT_CRC_RESULT 0 29
regDIG3_DIG_RANDOM_PATTERN_SEED 0 0x2406 2 0 2
	DIG_RANDOM_PATTERN_SEED 0 23
	DIG_RAN_PAT_DURING_DE_ONLY 24 24
regDIG3_DIG_TEST_PATTERN 0 0x2405 6 0 2
	DIG_TEST_PATTERN_OUT_EN 0 0
	DIG_HALF_CLOCK_PATTERN_SEL 1 1
	DIG_RANDOM_PATTERN_OUT_EN 4 4
	DIG_RANDOM_PATTERN_RESET 5 5
	DIG_TEST_PATTERN_EXTERNAL_RESET_EN 6 6
	DIG_STATIC_TEST_PATTERN 16 25
regDIG3_DIG_VERSION 0 0x245d 1 0 2
	DIG_TYPE 0 0
regDIG3_HDCP_I2C_CONTROL_0 0 0x242e 3 0 2
	HDCP_I2C_DISABLE 0 0
	HDCP_I2C_SEND_RESET 2 2
	HDCP_I2C_DDC_SELECT 8 10
regDIG3_HDCP_I2C_CONTROL_1 0 0x242f 5 0 2
	HDCP_I2C_FAILED_ACK 0 0
	HDCP_I2C_XFER_IN_DE 1 1
	HDCP_SHORT_READ_DISABLE 8 8
	HDCP_I2C_RETRY_COUNT 20 23
	HDCP_I2C_RETRY_DELAY 24 31
regDIG3_HDCP_INT_CONTROL 0 0x242c 13 0 2
	HDCP_AUTH_SUCCESS_INT 0 0
	HDCP_AUTH_SUCCESS_ACK 1 1
	HDCP_AUTH_SUCCESS_MASK 2 2
	HDCP_AUTH_FAIL_INT 4 4
	HDCP_AUTH_FAIL_ACK 5 5
	HDCP_AUTH_FAIL_MASK 6 6
	HDCP_AUTH_FAIL_INFO_ACK 7 7
	HDCP_I2C_XFER_REQ_INT 8 8
	HDCP_I2C_XFER_REQ_ACK 9 9
	HDCP_I2C_XFER_REQ_MASK 10 10
	HDCP_I2C_XFER_DONE_INT 12 12
	HDCP_I2C_XFER_DONE_ACK 13 13
	HDCP_I2C_XFER_DONE_MASK 14 14
regDIG3_HDMI_ACR_32_0 0 0x241e 1 0 2
	HDMI_ACR_CTS_32 12 31
regDIG3_HDMI_ACR_32_1 0 0x241f 1 0 2
	HDMI_ACR_N_32 0 19
regDIG3_HDMI_ACR_44_0 0 0x2420 1 0 2
	HDMI_ACR_CTS_44 12 31
regDIG3_HDMI_ACR_44_1 0 0x2421 1 0 2
	HDMI_ACR_N_44 0 19
regDIG3_HDMI_ACR_48_0 0 0x2422 1 0 2
	HDMI_ACR_CTS_48 12 31
regDIG3_HDMI_ACR_48_1 0 0x2423 1 0 2
	HDMI_ACR_N_48 0 19
regDIG3_HDMI_ACR_PACKET_CONTROL 0 0x240d 7 0 2
	HDMI_ACR_SEND 0 0
	HDMI_ACR_CONT 1 1
	HDMI_ACR_SELECT 4 5
	HDMI_ACR_SOURCE 8 8
	HDMI_ACR_AUTO_SEND 12 12
	HDMI_ACR_N_MULTIPLE 16 18
	HDMI_ACR_AUDIO_PRIORITY 31 31
regDIG3_HDMI_ACR_STATUS_0 0 0x2424 1 0 2
	HDMI_ACR_CTS 12 31
regDIG3_HDMI_ACR_STATUS_1 0 0x2425 1 0 2
	HDMI_ACR_N 0 19
regDIG3_HDMI_AUDIO_PACKET_CONTROL 0 0x240c 1 0 2
	HDMI_AUDIO_DELAY_EN 4 5
regDIG3_HDMI_CONTROL 0 0x240a 14 0 2
	HDMI_KEEPOUT_MODE 0 0
	HDMI_DATA_SCRAMBLE_EN 1 1
	HDMI_CLOCK_CHANNEL_RATE 2 2
	HDMI_NO_EXTRA_NULL_PACKET_FILLED 3 3
	HDMI_PACKET_GEN_VERSION 4 4
	HDMI_ERROR_ACK 8 8
	HDMI_ERROR_MASK 9 9
	DOLBY_VISION_EN 10 10
	DOLBY_VISION_METADATA_PACKET_MISSED 11 11
	TMDS_PIXEL_ENCODING 12 12
	TMDS_COLOR_FORMAT 13 14
	HDMI_UNSCRAMBLED_CONTROL_LINE_NUM 16 21
	HDMI_DEEP_COLOR_ENABLE 24 24
	HDMI_DEEP_COLOR_DEPTH 28 29
regDIG3_HDMI_DB_CONTROL 0 0x241d 8 0 2
	HDMI_DB_PENDING 0 0
	HDMI_DB_TAKEN 4 4
	HDMI_DB_TAKEN_CLR 5 5
	HDMI_DB_LOCK 8 8
	HDMI_DB_DISABLE 12 12
	VUPDATE_DB_PENDING 15 15
	VUPDATE_DB_TAKEN 16 16
	VUPDATE_DB_TAKEN_CLR 17 17
regDIG3_HDMI_GC 0 0x2414 5 0 2
	HDMI_GC_AVMUTE 0 0
	HDMI_GC_AVMUTE_CONT 2 2
	HDMI_DEFAULT_PHASE 4 4
	HDMI_PACKING_PHASE 8 11
	HDMI_PACKING_PHASE_OVERRIDE 12 12
regDIG3_HDMI_GENERIC_PACKET_CONTROL0 0 0x2411 32 0 2
	HDMI_GENERIC0_SEND 0 0
	HDMI_GENERIC0_CONT 1 1
	HDMI_GENERIC0_LINE_REFERENCE 2 2
	HDMI_GENERIC0_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC1_SEND 4 4
	HDMI_GENERIC1_CONT 5 5
	HDMI_GENERIC1_LINE_REFERENCE 6 6
	HDMI_GENERIC1_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC2_SEND 8 8
	HDMI_GENERIC2_CONT 9 9
	HDMI_GENERIC2_LINE_REFERENCE 10 10
	HDMI_GENERIC2_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC3_SEND 12 12
	HDMI_GENERIC3_CONT 13 13
	HDMI_GENERIC3_LINE_REFERENCE 14 14
	HDMI_GENERIC3_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC4_SEND 16 16
	HDMI_GENERIC4_CONT 17 17
	HDMI_GENERIC4_LINE_REFERENCE 18 18
	HDMI_GENERIC4_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC5_SEND 20 20
	HDMI_GENERIC5_CONT 21 21
	HDMI_GENERIC5_LINE_REFERENCE 22 22
	HDMI_GENERIC5_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC6_SEND 24 24
	HDMI_GENERIC6_CONT 25 25
	HDMI_GENERIC6_LINE_REFERENCE 26 26
	HDMI_GENERIC6_UPDATE_LOCK_DISABLE 27 27
	HDMI_GENERIC7_SEND 28 28
	HDMI_GENERIC7_CONT 29 29
	HDMI_GENERIC7_LINE_REFERENCE 30 30
	HDMI_GENERIC7_UPDATE_LOCK_DISABLE 31 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL1 0 0x2415 2 0 2
	HDMI_GENERIC0_LINE 0 15
	HDMI_GENERIC1_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL10 0 0x241c 16 0 2
	HDMI_GENERIC14_LINE 0 15
	HDMI_GENERIC0_EN_DB_PENDING 16 16
	HDMI_GENERIC1_EN_DB_PENDING 17 17
	HDMI_GENERIC2_EN_DB_PENDING 18 18
	HDMI_GENERIC3_EN_DB_PENDING 19 19
	HDMI_GENERIC4_EN_DB_PENDING 20 20
	HDMI_GENERIC5_EN_DB_PENDING 21 21
	HDMI_GENERIC6_EN_DB_PENDING 22 22
	HDMI_GENERIC7_EN_DB_PENDING 23 23
	HDMI_GENERIC8_EN_DB_PENDING 24 24
	HDMI_GENERIC9_EN_DB_PENDING 25 25
	HDMI_GENERIC10_EN_DB_PENDING 26 26
	HDMI_GENERIC11_EN_DB_PENDING 27 27
	HDMI_GENERIC12_EN_DB_PENDING 28 28
	HDMI_GENERIC13_EN_DB_PENDING 29 29
	HDMI_GENERIC14_EN_DB_PENDING 30 30
regDIG3_HDMI_GENERIC_PACKET_CONTROL2 0 0x2416 2 0 2
	HDMI_GENERIC2_LINE 0 15
	HDMI_GENERIC3_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL3 0 0x2417 2 0 2
	HDMI_GENERIC4_LINE 0 15
	HDMI_GENERIC5_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL4 0 0x2418 2 0 2
	HDMI_GENERIC6_LINE 0 15
	HDMI_GENERIC7_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL5 0 0x2413 30 0 2
	HDMI_GENERIC0_IMMEDIATE_SEND 0 0
	HDMI_GENERIC0_IMMEDIATE_SEND_PENDING 1 1
	HDMI_GENERIC1_IMMEDIATE_SEND 2 2
	HDMI_GENERIC1_IMMEDIATE_SEND_PENDING 3 3
	HDMI_GENERIC2_IMMEDIATE_SEND 4 4
	HDMI_GENERIC2_IMMEDIATE_SEND_PENDING 5 5
	HDMI_GENERIC3_IMMEDIATE_SEND 6 6
	HDMI_GENERIC3_IMMEDIATE_SEND_PENDING 7 7
	HDMI_GENERIC4_IMMEDIATE_SEND 8 8
	HDMI_GENERIC4_IMMEDIATE_SEND_PENDING 9 9
	HDMI_GENERIC5_IMMEDIATE_SEND 10 10
	HDMI_GENERIC5_IMMEDIATE_SEND_PENDING 11 11
	HDMI_GENERIC6_IMMEDIATE_SEND 12 12
	HDMI_GENERIC6_IMMEDIATE_SEND_PENDING 13 13
	HDMI_GENERIC7_IMMEDIATE_SEND 14 14
	HDMI_GENERIC7_IMMEDIATE_SEND_PENDING 15 15
	HDMI_GENERIC8_IMMEDIATE_SEND 16 16
	HDMI_GENERIC8_IMMEDIATE_SEND_PENDING 17 17
	HDMI_GENERIC9_IMMEDIATE_SEND 18 18
	HDMI_GENERIC9_IMMEDIATE_SEND_PENDING 19 19
	HDMI_GENERIC10_IMMEDIATE_SEND 20 20
	HDMI_GENERIC10_IMMEDIATE_SEND_PENDING 21 21
	HDMI_GENERIC11_IMMEDIATE_SEND 22 22
	HDMI_GENERIC11_IMMEDIATE_SEND_PENDING 23 23
	HDMI_GENERIC12_IMMEDIATE_SEND 24 24
	HDMI_GENERIC12_IMMEDIATE_SEND_PENDING 25 25
	HDMI_GENERIC13_IMMEDIATE_SEND 26 26
	HDMI_GENERIC13_IMMEDIATE_SEND_PENDING 27 27
	HDMI_GENERIC14_IMMEDIATE_SEND 28 28
	HDMI_GENERIC14_IMMEDIATE_SEND_PENDING 29 29
regDIG3_HDMI_GENERIC_PACKET_CONTROL6 0 0x2412 28 0 2
	HDMI_GENERIC8_SEND 0 0
	HDMI_GENERIC8_CONT 1 1
	HDMI_GENERIC8_LINE_REFERENCE 2 2
	HDMI_GENERIC8_UPDATE_LOCK_DISABLE 3 3
	HDMI_GENERIC9_SEND 4 4
	HDMI_GENERIC9_CONT 5 5
	HDMI_GENERIC9_LINE_REFERENCE 6 6
	HDMI_GENERIC9_UPDATE_LOCK_DISABLE 7 7
	HDMI_GENERIC10_SEND 8 8
	HDMI_GENERIC10_CONT 9 9
	HDMI_GENERIC10_LINE_REFERENCE 10 10
	HDMI_GENERIC10_UPDATE_LOCK_DISABLE 11 11
	HDMI_GENERIC11_SEND 12 12
	HDMI_GENERIC11_CONT 13 13
	HDMI_GENERIC11_LINE_REFERENCE 14 14
	HDMI_GENERIC11_UPDATE_LOCK_DISABLE 15 15
	HDMI_GENERIC12_SEND 16 16
	HDMI_GENERIC12_CONT 17 17
	HDMI_GENERIC12_LINE_REFERENCE 18 18
	HDMI_GENERIC12_UPDATE_LOCK_DISABLE 19 19
	HDMI_GENERIC13_SEND 20 20
	HDMI_GENERIC13_CONT 21 21
	HDMI_GENERIC13_LINE_REFERENCE 22 22
	HDMI_GENERIC13_UPDATE_LOCK_DISABLE 23 23
	HDMI_GENERIC14_SEND 24 24
	HDMI_GENERIC14_CONT 25 25
	HDMI_GENERIC14_LINE_REFERENCE 26 26
	HDMI_GENERIC14_UPDATE_LOCK_DISABLE 27 27
regDIG3_HDMI_GENERIC_PACKET_CONTROL7 0 0x2419 2 0 2
	HDMI_GENERIC8_LINE 0 15
	HDMI_GENERIC9_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL8 0 0x241a 2 0 2
	HDMI_GENERIC10_LINE 0 15
	HDMI_GENERIC11_LINE 16 31
regDIG3_HDMI_GENERIC_PACKET_CONTROL9 0 0x241b 2 0 2
	HDMI_GENERIC12_LINE 0 15
	HDMI_GENERIC13_LINE 16 31
regDIG3_HDMI_INFOFRAME_CONTROL0 0 0x240f 4 0 2
	HDMI_AUDIO_INFO_SEND 4 4
	HDMI_AUDIO_INFO_CONT 5 5
	HDMI_MPEG_INFO_SEND 8 8
	HDMI_MPEG_INFO_CONT 9 9
regDIG3_HDMI_INFOFRAME_CONTROL1 0 0x2410 2 0 2
	HDMI_AUDIO_INFO_LINE 8 13
	HDMI_MPEG_INFO_LINE 16 21
regDIG3_HDMI_METADATA_PACKET_CONTROL 0 0x2409 4 0 2
	HDMI_METADATA_PACKET_ENABLE 0 0
	HDMI_METADATA_PACKET_LINE_REFERENCE 4 4
	HDMI_METADATA_PACKET_MISSED 8 8
	HDMI_METADATA_PACKET_LINE 16 31
regDIG3_HDMI_STATUS 0 0x240b 4 0 2
	HDMI_ACTIVE_AVMUTE 0 0
	HDMI_AUDIO_PACKET_ERROR 16 16
	HDMI_VBI_PACKET_ERROR 20 20
	HDMI_ERROR_INT 27 27
regDIG3_HDMI_VBI_PACKET_CONTROL 0 0x240e 8 0 2
	HDMI_NULL_SEND 0 0
	HDMI_GC_SEND 4 4
	HDMI_GC_CONT 5 5
	HDMI_ISRC_SEND 8 8
	HDMI_ISRC_CONT 9 9
	HDMI_ACP_SEND 12 12
	HDMI_ISRC_LINE 16 21
	HDMI_ACP_LINE 24 29
regDIG3_STREAM_MAPPER_CONTROL 0 0x1f10 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG3_TMDS_CNTL 0 0x2450 1 0 2
	TMDS_SYNC_PHASE 0 0
regDIG3_TMDS_CONTROL0_FEEDBACK 0 0x2452 2 0 2
	TMDS_CONTROL0_FEEDBACK_SELECT 0 1
	TMDS_CONTROL0_FEEDBACK_DELAY 8 9
regDIG3_TMDS_CONTROL_CHAR 0 0x2451 4 0 2
	TMDS_CONTROL_CHAR0_OUT_EN 0 0
	TMDS_CONTROL_CHAR1_OUT_EN 1 1
	TMDS_CONTROL_CHAR2_OUT_EN 2 2
	TMDS_CONTROL_CHAR3_OUT_EN 3 3
regDIG3_TMDS_CTL0_1_GEN_CNTL 0 0x245a 15 0 2
	TMDS_CTL0_DATA_SEL 0 3
	TMDS_CTL0_DATA_DELAY 4 6
	TMDS_CTL0_DATA_INVERT 7 7
	TMDS_CTL0_DATA_MODULATION 8 9
	TMDS_CTL0_USE_FEEDBACK_PATH 10 10
	TMDS_CTL0_FB_SYNC_CONT 11 11
	TMDS_CTL0_PATTERN_OUT_EN 12 12
	TMDS_CTL1_DATA_SEL 16 19
	TMDS_CTL1_DATA_DELAY 20 22
	TMDS_CTL1_DATA_INVERT 23 23
	TMDS_CTL1_DATA_MODULATION 24 25
	TMDS_CTL1_USE_FEEDBACK_PATH 26 26
	TMDS_CTL1_FB_SYNC_CONT 27 27
	TMDS_CTL1_PATTERN_OUT_EN 28 28
	TMDS_2BIT_COUNTER_EN 31 31
regDIG3_TMDS_CTL2_3_GEN_CNTL 0 0x245b 14 0 2
	TMDS_CTL2_DATA_SEL 0 3
	TMDS_CTL2_DATA_DELAY 4 6
	TMDS_CTL2_DATA_INVERT 7 7
	TMDS_CTL2_DATA_MODULATION 8 9
	TMDS_CTL2_USE_FEEDBACK_PATH 10 10
	TMDS_CTL2_FB_SYNC_CONT 11 11
	TMDS_CTL2_PATTERN_OUT_EN 12 12
	TMDS_CTL3_DATA_SEL 16 19
	TMDS_CTL3_DATA_DELAY 20 22
	TMDS_CTL3_DATA_INVERT 23 23
	TMDS_CTL3_DATA_MODULATION 24 25
	TMDS_CTL3_USE_FEEDBACK_PATH 26 26
	TMDS_CTL3_FB_SYNC_CONT 27 27
	TMDS_CTL3_PATTERN_OUT_EN 28 28
regDIG3_TMDS_CTL_BITS 0 0x2457 4 0 2
	TMDS_CTL0 0 0
	TMDS_CTL1 8 8
	TMDS_CTL2 16 16
	TMDS_CTL3 24 24
regDIG3_TMDS_DCBALANCER_CONTROL 0 0x2458 5 0 2
	TMDS_DCBALANCER_EN 0 0
	TMDS_SYNC_DCBAL_EN 4 6
	TMDS_DCBALANCER_TEST_EN 8 8
	TMDS_DCBALANCER_TEST_IN 16 19
	TMDS_DCBALANCER_FORCE 24 24
regDIG3_TMDS_STEREOSYNC_CTL_SEL 0 0x2453 1 0 2
	TMDS_STEREOSYNC_CTL_SEL 0 1
regDIG3_TMDS_SYNC_CHAR_PATTERN_0_1 0 0x2454 2 0 2
	TMDS_SYNC_CHAR_PATTERN0 0 9
	TMDS_SYNC_CHAR_PATTERN1 16 25
regDIG3_TMDS_SYNC_CHAR_PATTERN_2_3 0 0x2455 2 0 2
	TMDS_SYNC_CHAR_PATTERN2 0 9
	TMDS_SYNC_CHAR_PATTERN3 16 25
regDIG3_TMDS_SYNC_DCBALANCE_CHAR 0 0x2459 2 0 2
	TMDS_SYNC_DCBAL_CHAR01 0 9
	TMDS_SYNC_DCBAL_CHAR11 16 25
regDIG4_STREAM_MAPPER_CONTROL 0 0x1f11 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG5_STREAM_MAPPER_CONTROL 0 0x1f12 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG6_STREAM_MAPPER_CONTROL 0 0x1f13 1 0 2
	DIG_STREAM_LINK_TARGET 0 2
regDIG_INTERRUPT_DEST 0 0x15c 16 0 2
	DOUT_IHC_DIGA_VID_STREAM_DISABLE_INTERRUPT_DEST 0 0
	DOUT_IHC_DIGB_VID_STREAM_DISABLE_INTERRUPT_DEST 1 1
	DOUT_IHC_DIGC_VID_STREAM_DISABLE_INTERRUPT_DEST 2 2
	DOUT_IHC_DIGD_VID_STREAM_DISABLE_INTERRUPT_DEST 3 3
	DOUT_IHC_DIGE_VID_STREAM_DISABLE_INTERRUPT_DEST 4 4
	DOUT_IHC_DIGF_VID_STREAM_DISABLE_INTERRUPT_DEST 5 5
	DOUT_IHC_DIGG_VID_STREAM_DISABLE_INTERRUPT_DEST 6 6
	DOUT_IHC_DIGH_VID_STREAM_DISABLE_INTERRUPT_DEST 7 7
	DOUT_IHC_DIGA_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 8 8
	DOUT_IHC_DIGB_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 9 9
	DOUT_IHC_DIGC_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 10 10
	DOUT_IHC_DIGD_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 11 11
	DOUT_IHC_DIGE_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 12 12
	DOUT_IHC_DIGF_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 13 13
	DOUT_IHC_DIGG_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 14 14
	DOUT_IHC_DIGH_FAST_TRAINING_COMPLETE_INTERRUPT_DEST 15 15
regDIO_CLK_CNTL 0 0x1ee0 21 0 2
	DIO_TEST_CLK_SEL 0 6
	DISPCLK_R_GATE_DIS 9 9
	DISPCLK_G_GATE_DIS 10 10
	REFCLK_R_GATE_DIS 11 11
	REFCLK_G_GATE_DIS 12 12
	SOCCLK_G_GATE_DIS 13 13
	SYMCLK_FE_R_GATE_DIS 14 14
	SYMCLK_FE_G_GATE_DIS 15 15
	SYMCLK_R_GATE_DIS 16 16
	SYMCLK_G_GATE_DIS 17 17
	DPREFCLK_R_GATE_DIS 18 18
	DPREFCLK_G_GATE_DIS 19 19
	DIO_FGCG_REP_DIS 20 20
	DISPCLK_G_HDCP_GATE_DIS 21 21
	SYMCLKA_G_HDCP_GATE_DIS 22 22
	SYMCLKB_G_HDCP_GATE_DIS 23 23
	SYMCLKC_G_HDCP_GATE_DIS 24 24
	SYMCLKD_G_HDCP_GATE_DIS 25 25
	SYMCLKE_G_HDCP_GATE_DIS 26 26
	SYMCLKF_G_HDCP_GATE_DIS 27 27
	SYMCLKG_G_HDCP_GATE_DIS 28 28
regDIO_DCN_STATUS 0 0x1ec3 1 0 2
	DCN_ACTIVE 0 0
regDIO_DP_ALPM_WAKEUP_INTERRUPT_STATUS 0 0x1ed3 7 0 2
	DIGA_DP_ALPM_WAKEUP_INTERRUPT_STATUS 0 0
	DIGB_DP_ALPM_WAKEUP_INTERRUPT_STATUS 1 1
	DIGC_DP_ALPM_WAKEUP_INTERRUPT_STATUS 2 2
	DIGD_DP_ALPM_WAKEUP_INTERRUPT_STATUS 3 3
	DIGE_DP_ALPM_WAKEUP_INTERRUPT_STATUS 4 4
	DIGF_DP_ALPM_WAKEUP_INTERRUPT_STATUS 5 5
	DIGG_DP_ALPM_WAKEUP_INTERRUPT_STATUS 6 6
regDIO_HDMI_RXSTATUS_TIMER_CONTROL 0 0x1eff 5 0 2
	DIO_HDMI_RXSTATUS_TIMER_ENABLE 0 0
	DIO_HDMI_RXSTATUS_TIMER_TYPE 4 4
	DIO_HDMI_RXSTATUS_TIMER_STATUS 8 8
	DIO_HDMI_RXSTATUS_TIMER_MASK 12 12
	DIO_HDMI_RXSTATUS_TIMER_INTERVAL 16 27
regDIO_INTERRUPT_DEST 0 0x15f 1 0 2
	DIO_ALPM_INTERRUPT_DEST 4 4
regDIO_MEM_PWR_CTRL 0 0x1ede 9 0 2
	I2C_LIGHT_SLEEP_FORCE 0 0
	I2C_LIGHT_SLEEP_DIS 1 1
	DPA_LIGHT_SLEEP_DIS 4 4
	DPB_LIGHT_SLEEP_DIS 5 5
	DPC_LIGHT_SLEEP_DIS 6 6
	DPD_LIGHT_SLEEP_DIS 7 7
	DPE_LIGHT_SLEEP_DIS 8 8
	DPF_LIGHT_SLEEP_DIS 9 9
	DPG_LIGHT_SLEEP_DIS 10 10
regDIO_MEM_PWR_CTRL2 0 0x1edf 7 0 2
	DPA_LIGHT_SLEEP_FORCE 24 24
	DPB_LIGHT_SLEEP_FORCE 25 25
	DPC_LIGHT_SLEEP_FORCE 26 26
	DPD_LIGHT_SLEEP_FORCE 27 27
	DPE_LIGHT_SLEEP_FORCE 28 28
	DPF_LIGHT_SLEEP_FORCE 29 29
	DPG_LIGHT_SLEEP_FORCE 30 30
regDIO_MEM_PWR_STATUS 0 0x1edd 8 0 2
	I2C_MEM_PWR_STATE 0 0
	DPA_MEM_PWR_STATE 3 3
	DPB_MEM_PWR_STATE 4 4
	DPC_MEM_PWR_STATE 5 5
	DPD_MEM_PWR_STATE 6 6
	DPE_MEM_PWR_STATE 7 7
	DPF_MEM_PWR_STATE 8 8
	DPG_MEM_PWR_STATE 9 9
regDIO_POWER_MANAGEMENT_CNTL 0 0x1ee4 2 0 2
	PM_ASSERT_RESET 0 0
	PM_ALL_BUSY_OFF 8 8
regDIO_PSP_INTERRUPT_CLEAR 0 0x1f01 1 0 2
	DIO_PSP_INTERRUPT_CLEAR 0 0
regDIO_PSP_INTERRUPT_STATUS 0 0x1f00 2 0 2
	DIO_PSP_INTERRUPT_STATUS 0 0
	DIO_PSP_INTERRUPT_MESSAGE 1 31
regDIO_SCRATCH0 0 0x1eca 1 0 2
	DIO_SCRATCH0 0 31
regDIO_SCRATCH1 0 0x1ecb 1 0 2
	DIO_SCRATCH1 0 31
regDIO_SCRATCH2 0 0x1ecc 1 0 2
	DIO_SCRATCH2 0 31
regDIO_SCRATCH3 0 0x1ecd 1 0 2
	DIO_SCRATCH3 0 31
regDIO_SCRATCH4 0 0x1ece 1 0 2
	DIO_SCRATCH4 0 31
regDIO_SCRATCH5 0 0x1ecf 1 0 2
	DIO_SCRATCH5 0 31
regDIO_SCRATCH6 0 0x1ed0 1 0 2
	DIO_SCRATCH6 0 31
regDIO_SCRATCH7 0 0x1ed1 1 0 2
	DIO_SCRATCH7 0 31
regDIO_SOFT_RESET 0 0x1eed 3 0 2
	I2S0_SPDIF0_SOFT_RESET 4 4
	I2S1_SOFT_RESET 5 5
	SPDIF1_SOFT_RESET 6 6
regDIO_STATUS 0 0x1f02 1 0 2
	DIO_EN 0 0
regDIO_STEREOSYNC_SEL 0 0x1eea 2 0 2
	GENERICA_STEREOSYNC_SEL 0 2
	GENERICB_STEREOSYNC_SEL 16 18
regDISPCLK_CGTT_BLK_CTRL_REG 0 0x75 2 0 1
	DISPCLK_TURN_ON_DELAY 0 3
	DISPCLK_TURN_OFF_DELAY 4 11
regDISPCLK_FREQ_CHANGE_CNTL 0 0x71 8 0 1
	DISPCLK_STEP_DELAY 0 13
	DISPCLK_STEP_SIZE 16 19
	DISPCLK_FREQ_RAMP_DONE 20 20
	DISPCLK_MAX_ERRDET_CYCLES 25 27
	DCCG_FIFO_ERRDET_RESET 28 28
	DCCG_FIFO_ERRDET_STATE 29 29
	DCCG_FIFO_ERRDET_OVR_EN 30 30
	DISPCLK_CHG_FWD_CORR_DISABLE 31 31
regDISP_INTERRUPT_STATUS 0 0x12a 22 0 2
	OPTC1_DATA_UNDERFLOW_INTERRUPT 1 1
	OTG1_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG1_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG1_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG1_IHC_TRIGA_INTERRUPT 7 7
	OTG1_IHC_TRIGB_INTERRUPT 8 8
	OTG1_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG1_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGA_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGA_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGA_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGA_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGA_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD1_INTERRUPT 17 17
	DC_HPD1_RX_INTERRUPT 18 18
	AUX1_SW_DONE_INTERRUPT 19 19
	AUX1_LS_DONE_INTERRUPT 20 20
	DIO_ALPM_INTERRUPT 21 21
	RBBMIF_IHC_TIMEOUT_INTERRUPT 23 23
	DC_I2C_SW_DONE_INTERRUPT 24 24
	DISP_INTERRUPT_STATUS_CONTINUE 31 31
regDISP_INTERRUPT_STATUS_CONTINUE 0 0x12b 22 0 2
	OPTC2_DATA_UNDERFLOW_INTERRUPT 1 1
	OTG2_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG2_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG2_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG2_IHC_TRIGA_INTERRUPT 7 7
	OTG2_IHC_TRIGB_INTERRUPT 8 8
	OTG2_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG2_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGB_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGB_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGB_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGB_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGB_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD2_INTERRUPT 17 17
	DC_HPD2_RX_INTERRUPT 18 18
	AUX2_SW_DONE_INTERRUPT 19 19
	AUX2_LS_DONE_INTERRUPT 20 20
	OTG1_IHC_VERTICAL_INTERRUPT0 28 28
	OTG1_IHC_VERTICAL_INTERRUPT1 29 29
	OTG1_IHC_VERTICAL_INTERRUPT2 30 30
	DISP_INTERRUPT_STATUS_CONTINUE2 31 31
regDISP_INTERRUPT_STATUS_CONTINUE10 0 0x134 13 0 2
	DCCG_IHC_VSYNC_OTG0_LATCH_INT 0 0
	DCCG_IHC_VSYNC_OTG1_LATCH_INT 1 1
	DCCG_IHC_VSYNC_OTG2_LATCH_INT 2 2
	DCCG_IHC_VSYNC_OTG3_LATCH_INT 3 3
	DCCG_IHC_VSYNC_OTG4_LATCH_INT 4 4
	DCCG_IHC_VSYNC_OTG5_LATCH_INT 5 5
	OTG1_IHC_DRR_TIMING_UPDATE 22 22
	OTG2_IHC_DRR_TIMING_UPDATE 23 23
	OTG3_IHC_DRR_TIMING_UPDATE 24 24
	OTG4_IHC_DRR_TIMING_UPDATE 25 25
	OTG5_IHC_DRR_TIMING_UPDATE 26 26
	OTG6_IHC_DRR_TIMING_UPDATE 27 27
	DISP_INTERRUPT_STATUS_CONTINUE11 31 31
regDISP_INTERRUPT_STATUS_CONTINUE11 0 0x135 9 0 2
	MPCC0_STALL_INTERRUPT 15 15
	MPCC1_STALL_INTERRUPT 16 16
	MPCC2_STALL_INTERRUPT 17 17
	MPCC3_STALL_INTERRUPT 18 18
	MPCC4_STALL_INTERRUPT 19 19
	MPCC5_STALL_INTERRUPT 20 20
	MPCC6_STALL_INTERRUPT 21 21
	MPCC7_STALL_INTERRUPT 22 22
	DISP_INTERRUPT_STATUS_CONTINUE12 31 31
regDISP_INTERRUPT_STATUS_CONTINUE12 0 0x136 1 0 2
	DISP_INTERRUPT_STATUS_CONTINUE13 31 31
regDISP_INTERRUPT_STATUS_CONTINUE13 0 0x137 16 0 2
	HUBBUB_IHC_VM_FAULT_INTERRUPT 2 2
	HUBBUB_IHC_TIMEOUT_INTERRUPT 3 3
	HUBBUB_IHC_COMPBUF_SIZE_CHANGE_INTERRUPT 4 4
	DCPG_IHC_DOMAIN0_POWER_UP_INTERRUPT 9 9
	DCPG_IHC_DOMAIN1_POWER_UP_INTERRUPT 10 10
	DCPG_IHC_DOMAIN2_POWER_UP_INTERRUPT 11 11
	DCPG_IHC_DOMAIN3_POWER_UP_INTERRUPT 12 12
	DCPG_IHC_DOMAIN4_POWER_UP_INTERRUPT 13 13
	DCPG_IHC_DOMAIN5_POWER_UP_INTERRUPT 14 14
	DCPG_IHC_DOMAIN6_POWER_UP_INTERRUPT 15 15
	DCPG_IHC_DOMAIN7_POWER_UP_INTERRUPT 16 16
	HUBP0_IHC_VBLANK_INTERRUPT 27 27
	HUBP0_IHC_VLINE_INTERRUPT 28 28
	HUBP0_IHC_VLINE2_INTERRUPT 29 29
	HUBP0_IHC_TIMEOUT_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE14 31 31
regDISP_INTERRUPT_STATUS_CONTINUE14 0 0x138 5 0 2
	HUBP1_IHC_VBLANK_INTERRUPT 27 27
	HUBP1_IHC_VLINE_INTERRUPT 28 28
	HUBP1_IHC_VLINE2_INTERRUPT 29 29
	HUBP1_IHC_TIMEOUT_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE15 31 31
regDISP_INTERRUPT_STATUS_CONTINUE15 0 0x139 5 0 2
	HUBP2_IHC_VBLANK_INTERRUPT 27 27
	HUBP2_IHC_VLINE_INTERRUPT 28 28
	HUBP2_IHC_VLINE2_INTERRUPT 29 29
	HUBP2_IHC_TIMEOUT_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE16 31 31
regDISP_INTERRUPT_STATUS_CONTINUE16 0 0x13a 21 0 2
	HUBP3_IHC_VBLANK_INTERRUPT 9 9
	HUBP3_IHC_VLINE_INTERRUPT 10 10
	HUBP3_IHC_VLINE2_INTERRUPT 11 11
	HUBP4_IHC_VBLANK_INTERRUPT 12 12
	HUBP4_IHC_VLINE_INTERRUPT 13 13
	HUBP4_IHC_VLINE2_INTERRUPT 14 14
	HUBP5_IHC_VBLANK_INTERRUPT 15 15
	HUBP5_IHC_VLINE_INTERRUPT 16 16
	HUBP5_IHC_VLINE2_INTERRUPT 17 17
	HUBP6_IHC_VBLANK_INTERRUPT 18 18
	HUBP6_IHC_VLINE_INTERRUPT 19 19
	HUBP6_IHC_VLINE2_INTERRUPT 20 20
	HUBP7_IHC_VBLANK_INTERRUPT 21 21
	HUBP7_IHC_VLINE_INTERRUPT 22 22
	HUBP7_IHC_VLINE2_INTERRUPT 23 23
	HUBP3_IHC_TIMEOUT_INTERRUPT 24 24
	HUBP4_IHC_TIMEOUT_INTERRUPT 25 25
	HUBP5_IHC_TIMEOUT_INTERRUPT 26 26
	HUBP6_IHC_TIMEOUT_INTERRUPT 27 27
	HUBP7_IHC_TIMEOUT_INTERRUPT 28 28
	DISP_INTERRUPT_STATUS_CONTINUE17 31 31
regDISP_INTERRUPT_STATUS_CONTINUE17 0 0x13b 17 0 2
	HUBP0_IHC_FLIP_INTERRUPT 2 2
	HUBP1_IHC_FLIP_INTERRUPT 3 3
	HUBP2_IHC_FLIP_INTERRUPT 4 4
	HUBP3_IHC_FLIP_INTERRUPT 5 5
	HUBP4_IHC_FLIP_INTERRUPT 6 6
	HUBP5_IHC_FLIP_INTERRUPT 7 7
	HUBP6_IHC_FLIP_INTERRUPT 8 8
	HUBP7_IHC_FLIP_INTERRUPT 9 9
	HUBP0_IHC_FLIP_AWAY_INTERRUPT 20 20
	HUBP1_IHC_FLIP_AWAY_INTERRUPT 21 21
	HUBP2_IHC_FLIP_AWAY_INTERRUPT 22 22
	HUBP3_IHC_FLIP_AWAY_INTERRUPT 23 23
	HUBP4_IHC_FLIP_AWAY_INTERRUPT 24 24
	HUBP5_IHC_FLIP_AWAY_INTERRUPT 25 25
	HUBP6_IHC_FLIP_AWAY_INTERRUPT 26 26
	HUBP7_IHC_FLIP_AWAY_INTERRUPT 27 27
	DISP_INTERRUPT_STATUS_CONTINUE18 31 31
regDISP_INTERRUPT_STATUS_CONTINUE18 0 0x13c 17 0 2
	DCIO_DPCS_TXA_IHC_ERROR_INTERRUPT 9 9
	DCIO_DPCS_TXB_IHC_ERROR_INTERRUPT 10 10
	DCIO_DPCS_TXC_IHC_ERROR_INTERRUPT 11 11
	DCIO_DPCS_TXD_IHC_ERROR_INTERRUPT 12 12
	DCIO_DPCS_TXE_IHC_ERROR_INTERRUPT 13 13
	DCIO_DPCS_TXF_IHC_ERROR_INTERRUPT 14 14
	DCIO_DPCS_TXG_IHC_ERROR_INTERRUPT 15 15
	DCIO_DPCS_RXA_IHC_ERROR_INTERRUPT 16 16
	DCPG_IHC_DOMAIN0_POWER_DOWN_INTERRUPT 17 17
	DCPG_IHC_DOMAIN1_POWER_DOWN_INTERRUPT 18 18
	DCPG_IHC_DOMAIN2_POWER_DOWN_INTERRUPT 19 19
	DCPG_IHC_DOMAIN3_POWER_DOWN_INTERRUPT 20 20
	DCPG_IHC_DOMAIN4_POWER_DOWN_INTERRUPT 21 21
	DCPG_IHC_DOMAIN5_POWER_DOWN_INTERRUPT 22 22
	DCPG_IHC_DOMAIN6_POWER_DOWN_INTERRUPT 23 23
	DCPG_IHC_DOMAIN7_POWER_DOWN_INTERRUPT 24 24
	DISP_INTERRUPT_STATUS_CONTINUE19 31 31
regDISP_INTERRUPT_STATUS_CONTINUE19 0 0x13d 31 0 2
	AZ_IHC_ENDPOINT0_AUDIO_FORMAT_CHANGED_INT 0 0
	AZ_IHC_ENDPOINT1_AUDIO_FORMAT_CHANGED_INT 1 1
	AZ_IHC_ENDPOINT2_AUDIO_FORMAT_CHANGED_INT 2 2
	AZ_IHC_ENDPOINT3_AUDIO_FORMAT_CHANGED_INT 3 3
	AZ_IHC_ENDPOINT4_AUDIO_FORMAT_CHANGED_INT 4 4
	AZ_IHC_ENDPOINT5_AUDIO_FORMAT_CHANGED_INT 5 5
	AZ_IHC_ENDPOINT6_AUDIO_FORMAT_CHANGED_INT 6 6
	AZ_IHC_ENDPOINT7_AUDIO_FORMAT_CHANGED_INT 7 7
	AZ_IHC_ENDPOINT0_AUDIO_ENABLED_INT 8 8
	AZ_IHC_ENDPOINT1_AUDIO_ENABLED_INT 9 9
	AZ_IHC_ENDPOINT2_AUDIO_ENABLED_INT 10 10
	AZ_IHC_ENDPOINT3_AUDIO_ENABLED_INT 11 11
	AZ_IHC_ENDPOINT4_AUDIO_ENABLED_INT 12 12
	AZ_IHC_ENDPOINT5_AUDIO_ENABLED_INT 13 13
	AZ_IHC_ENDPOINT6_AUDIO_ENABLED_INT 14 14
	AZ_IHC_ENDPOINT7_AUDIO_ENABLED_INT 15 15
	AZ_IHC_ENDPOINT0_AUDIO_DISABLED_INT 16 16
	AZ_IHC_ENDPOINT1_AUDIO_DISABLED_INT 17 17
	AZ_IHC_ENDPOINT2_AUDIO_DISABLED_INT 18 18
	AZ_IHC_ENDPOINT3_AUDIO_DISABLED_INT 19 19
	AZ_IHC_ENDPOINT4_AUDIO_DISABLED_INT 20 20
	AZ_IHC_ENDPOINT5_AUDIO_DISABLED_INT 21 21
	AZ_IHC_ENDPOINT6_AUDIO_DISABLED_INT 22 22
	AZ_IHC_ENDPOINT7_AUDIO_DISABLED_INT 23 23
	DIGG_HDCP_AUTH_SUCCESS_INTERRUPT 24 24
	DIGG_HDCP_AUTH_FAIL_INTERRUPT 25 25
	DIGG_HDCP_I2C_XFER_REQ_INTERRUPT 26 26
	DIGG_HDCP_I2C_XFER_DONE_INTERRUPT 27 27
	DIGG_DP_FAST_TRAINING_COMPLETE_INTERRUPT 28 28
	DIGG_DP_VID_STREAM_DISABLE_INTERRUPT 29 29
	DISP_INTERRUPT_STATUS_CONTINUE20 31 31
regDISP_INTERRUPT_STATUS_CONTINUE2 0 0x12c 22 0 2
	OPTC3_DATA_UNDERFLOW_INTERRUPT 1 1
	OTG3_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG3_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG3_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG3_IHC_TRIGA_INTERRUPT 7 7
	OTG3_IHC_TRIGB_INTERRUPT 8 8
	OTG3_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG3_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGC_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGC_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGC_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGC_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGC_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGC_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD3_INTERRUPT 17 17
	DC_HPD3_RX_INTERRUPT 18 18
	AUX3_SW_DONE_INTERRUPT 19 19
	AUX3_LS_DONE_INTERRUPT 20 20
	OTG2_IHC_VERTICAL_INTERRUPT0 28 28
	OTG2_IHC_VERTICAL_INTERRUPT1 29 29
	OTG2_IHC_VERTICAL_INTERRUPT2 30 30
	DISP_INTERRUPT_STATUS_CONTINUE3 31 31
regDISP_INTERRUPT_STATUS_CONTINUE20 0 0x13e 31 0 2
	OTG1_IHC_CPU_SS_INTERRUPT 0 0
	OTG2_IHC_CPU_SS_INTERRUPT 1 1
	OTG3_IHC_CPU_SS_INTERRUPT 2 2
	OTG4_IHC_CPU_SS_INTERRUPT 3 3
	OTG5_IHC_CPU_SS_INTERRUPT 4 4
	OTG6_IHC_CPU_SS_INTERRUPT 5 5
	OTG1_IHC_V_UPDATE_INTERRUPT 6 6
	OTG2_IHC_V_UPDATE_INTERRUPT 7 7
	OTG3_IHC_V_UPDATE_INTERRUPT 8 8
	OTG4_IHC_V_UPDATE_INTERRUPT 9 9
	OTG5_IHC_V_UPDATE_INTERRUPT 10 10
	OTG6_IHC_V_UPDATE_INTERRUPT 11 11
	OTG1_IHC_GSL_VSYNC_GAP_INTERRUPT 12 12
	OTG2_IHC_GSL_VSYNC_GAP_INTERRUPT 13 13
	OTG3_IHC_GSL_VSYNC_GAP_INTERRUPT 14 14
	OTG4_IHC_GSL_VSYNC_GAP_INTERRUPT 15 15
	OTG5_IHC_GSL_VSYNC_GAP_INTERRUPT 16 16
	OTG6_IHC_GSL_VSYNC_GAP_INTERRUPT 17 17
	OTG1_IHC_VSTARTUP_INTERRUPT 18 18
	OTG2_IHC_VSTARTUP_INTERRUPT 19 19
	OTG3_IHC_VSTARTUP_INTERRUPT 20 20
	OTG4_IHC_VSTARTUP_INTERRUPT 21 21
	OTG5_IHC_VSTARTUP_INTERRUPT 22 22
	OTG6_IHC_VSTARTUP_INTERRUPT 23 23
	OTG1_IHC_VREADY_INTERRUPT 24 24
	OTG2_IHC_VREADY_INTERRUPT 25 25
	OTG3_IHC_VREADY_INTERRUPT 26 26
	OTG4_IHC_VREADY_INTERRUPT 27 27
	OTG5_IHC_VREADY_INTERRUPT 28 28
	OTG6_IHC_VREADY_INTERRUPT 29 29
	DISP_INTERRUPT_STATUS_CONTINUE21 31 31
regDISP_INTERRUPT_STATUS_CONTINUE21 0 0x13f 21 0 2
	DOUT_IHC_I2C_DDC1_HW_DONE_INTERRUPT 0 0
	DOUT_IHC_I2C_DDC2_HW_DONE_INTERRUPT 1 1
	DOUT_IHC_I2C_DDC3_HW_DONE_INTERRUPT 2 2
	DOUT_IHC_I2C_DDC4_HW_DONE_INTERRUPT 3 3
	DOUT_IHC_I2C_DDC5_HW_DONE_INTERRUPT 4 4
	DOUT_IHC_I2C_DDC6_HW_DONE_INTERRUPT 5 5
	DOUT_IHC_I2C_DDCVGA_HW_DONE_INTERRUPT 6 6
	DC_I2C_DDC1_READ_REQUEST_INTERRUPT 7 7
	DC_I2C_DDC2_READ_REQUEST_INTERRUPT 8 8
	DC_I2C_DDC3_READ_REQUEST_INTERRUPT 9 9
	DC_I2C_DDC4_READ_REQUEST_INTERRUPT 10 10
	DC_I2C_DDC5_READ_REQUEST_INTERRUPT 11 11
	DC_I2C_DDC6_READ_REQUEST_INTERRUPT 12 12
	DC_I2C_VGA_READ_REQUEST_INTERRUPT 13 13
	DIGH_HDCP_AUTH_SUCCESS_INTERRUPT 24 24
	DIGH_HDCP_AUTH_FAIL_INTERRUPT 25 25
	DIGH_HDCP_I2C_XFER_REQ_INTERRUPT 26 26
	DIGH_HDCP_I2C_XFER_DONE_INTERRUPT 27 27
	DIGH_DP_FAST_TRAINING_COMPLETE_INTERRUPT 28 28
	DIGH_DP_VID_STREAM_DISABLE_INTERRUPT 29 29
	DISP_INTERRUPT_STATUS_CONTINUE22 31 31
regDISP_INTERRUPT_STATUS_CONTINUE22 0 0x140 13 0 2
	OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT 19 19
	OTG1_IHC_V_UPDATE_NO_LOCK_INTERRUPT 20 20
	OTG2_IHC_V_UPDATE_NO_LOCK_INTERRUPT 21 21
	OTG3_IHC_V_UPDATE_NO_LOCK_INTERRUPT 22 22
	OTG4_IHC_V_UPDATE_NO_LOCK_INTERRUPT 23 23
	OTG5_IHC_V_UPDATE_NO_LOCK_INTERRUPT 24 24
	OTG0_DRR_V_TOTAL_REACH_INTERRUPT 25 25
	OTG1_DRR_V_TOTAL_REACH_INTERRUPT 26 26
	OTG2_DRR_V_TOTAL_REACH_INTERRUPT 27 27
	OTG3_DRR_V_TOTAL_REACH_INTERRUPT 28 28
	OTG4_DRR_V_TOTAL_REACH_INTERRUPT 29 29
	OTG5_DRR_V_TOTAL_REACH_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE23 31 31
regDISP_INTERRUPT_STATUS_CONTINUE23 0 0x145 21 0 2
	DCPG_IHC_DOMAIN16_POWER_UP_INTERRUPT 0 0
	DCPG_IHC_DOMAIN17_POWER_UP_INTERRUPT 1 1
	DCPG_IHC_DOMAIN18_POWER_UP_INTERRUPT 2 2
	DCPG_IHC_DOMAIN19_POWER_UP_INTERRUPT 3 3
	DCPG_IHC_DOMAIN20_POWER_UP_INTERRUPT 4 4
	DCPG_IHC_DOMAIN21_POWER_UP_INTERRUPT 5 5
	DCPG_IHC_DOMAIN22_POWER_UP_INTERRUPT 6 6
	DCPG_IHC_DOMAIN23_POWER_UP_INTERRUPT 7 7
	DCPG_IHC_DOMAIN24_POWER_UP_INTERRUPT 8 8
	DCPG_IHC_DOMAIN25_POWER_UP_INTERRUPT 9 9
	DCPG_IHC_DOMAIN16_POWER_DOWN_INTERRUPT 10 10
	DCPG_IHC_DOMAIN17_POWER_DOWN_INTERRUPT 11 11
	DCPG_IHC_DOMAIN18_POWER_DOWN_INTERRUPT 12 12
	DCPG_IHC_DOMAIN19_POWER_DOWN_INTERRUPT 13 13
	DCPG_IHC_DOMAIN20_POWER_DOWN_INTERRUPT 14 14
	DCPG_IHC_DOMAIN21_POWER_DOWN_INTERRUPT 15 15
	DCPG_IHC_DOMAIN22_POWER_DOWN_INTERRUPT 16 16
	DCPG_IHC_DOMAIN23_POWER_DOWN_INTERRUPT 17 17
	DCPG_IHC_DOMAIN24_POWER_DOWN_INTERRUPT 18 18
	DCPG_IHC_DOMAIN25_POWER_DOWN_INTERRUPT 19 19
	DISP_INTERRUPT_STATUS_CONTINUE24 31 31
regDISP_INTERRUPT_STATUS_CONTINUE24 0 0x146 20 0 2
	DMCUB_TIMER_HIGH_PRIORITY_INTERRUPT 12 12
	DMCUB_TIMER_LOW_PRIORITY_INTERRUPT 13 13
	DMCUB_INBOX_HIGH_PRIORITY_READY_INTERRUPT 14 14
	DMCUB_INBOX_HIGH_PRIORITY_DONE_INTERRUPT 15 15
	DMCUB_INBOX_LOW_PRIORITY_READY_INTERRUPT 16 16
	DMCUB_INBOX_LOW_PRIORITY_DONE_INTERRUPT 17 17
	DMCUB_OUTBOX_HIGH_PRIORITY_READY_INTERRUPT 18 18
	DMCUB_OUTBOX_HIGH_PRIORITY_DONE_INTERRUPT 19 19
	DMCUB_OUTBOX_LOW_PRIORITY_READY_INTERRUPT 20 20
	DMCUB_OUTBOX_LOW_PRIORITY_DONE_INTERRUPT 21 21
	DMCUB_GENERAL_DATAIN0_INTERRUPT 22 22
	DMCUB_GENERAL_DATAIN1_INTERRUPT 23 23
	DMCUB_GENERAL_DATAIN2_INTERRUPT 24 24
	DMCUB_GENERAL_DATAIN3_INTERRUPT 25 25
	DMCUB_GENERAL_DATAIN4_INTERRUPT 26 26
	DMCUB_GENERAL_DATAIN5_INTERRUPT 27 27
	DMCUB_GENERAL_DATAIN6_INTERRUPT 28 28
	DMCUB_GENERAL_DATAOUT_INTERRUPT 29 29
	DMCUB_UNDEFINED_ADDRESS_FAULT_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE25 31 31
regDISP_INTERRUPT_STATUS_CONTINUE25 0 0x147 17 0 2
	DSC0_IHC_CORE_ERROR_INTERRUPT 6 6
	DSC1_IHC_CORE_ERROR_INTERRUPT 7 7
	DSC2_IHC_CORE_ERROR_INTERRUPT 8 8
	DSC3_IHC_CORE_ERROR_INTERRUPT 9 9
	DSC4_IHC_CORE_ERROR_INTERRUPT 10 10
	DSC5_IHC_CORE_ERROR_INTERRUPT 11 11
	DPIA_INTERRUPT 12 12
	DMCUB_WHITELIST_INVALID_ACCESS_INTERRUPT 13 13
	DMCUB_REG_INBOX0_RDY_INTERRUPT 16 16
	DMCUB_REG_INBOX1_RDY_INTERRUPT 17 17
	DMCUB_REG_INBOX2_RDY_INTERRUPT 18 18
	DMCUB_REG_INBOX3_RDY_INTERRUPT 19 19
	DMCUB_REG_INBOX4_RDY_INTERRUPT 20 20
	DMCUB_REG_OUTBOX0_RSP_INTERRUPT 21 21
	DMCUB_HOST_REG_INBOX0_RSP_INTERRUPT 22 22
	DMCUB_HOST_REG_OUTBOX0_RDY_INTERRUPT 23 23
	MMHUBBUB_WARMUP_INTERRUPT 30 30
regDISP_INTERRUPT_STATUS_CONTINUE3 0 0x12d 23 0 2
	OPTC4_DATA_UNDERFLOW_INTERRUPT 1 1
	OTG4_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG4_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG4_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG4_IHC_TRIGA_INTERRUPT 7 7
	OTG4_IHC_TRIGB_INTERRUPT 8 8
	OTG4_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG4_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGD_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGD_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGD_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGD_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGD_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGD_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD4_INTERRUPT 17 17
	DC_HPD4_RX_INTERRUPT 18 18
	AUX4_SW_DONE_INTERRUPT 19 19
	AUX4_LS_DONE_INTERRUPT 20 20
	WBSCL0_DATA_OVERFLOW_INTERRUPT 24 24
	OTG3_IHC_VERTICAL_INTERRUPT0 28 28
	OTG3_IHC_VERTICAL_INTERRUPT1 29 29
	OTG3_IHC_VERTICAL_INTERRUPT2 30 30
	DISP_INTERRUPT_STATUS_CONTINUE4 31 31
regDISP_INTERRUPT_STATUS_CONTINUE4 0 0x12e 23 0 2
	OPTC5_DATA_UNDERFLOW_INTERRUPT 0 0
	OPTC6_DATA_UNDERFLOW_INTERRUPT 1 1
	OTG5_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG5_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG5_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG5_IHC_TRIGA_INTERRUPT 7 7
	OTG5_IHC_TRIGB_INTERRUPT 8 8
	OTG5_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG5_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGE_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGE_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGE_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGE_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGE_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGE_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD5_INTERRUPT 17 17
	DC_HPD5_RX_INTERRUPT 18 18
	AUX5_SW_DONE_INTERRUPT 19 19
	AUX5_LS_DONE_INTERRUPT 20 20
	OTG4_IHC_VERTICAL_INTERRUPT0 28 28
	OTG4_IHC_VERTICAL_INTERRUPT1 29 29
	OTG4_IHC_VERTICAL_INTERRUPT2 30 30
	DISP_INTERRUPT_STATUS_CONTINUE5 31 31
regDISP_INTERRUPT_STATUS_CONTINUE5 0 0x12f 24 0 2
	OTG6_IHC_SNAPSHOT_INTERRUPT 4 4
	OTG6_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT 5 5
	OTG6_IHC_FORCE_COUNT_NOW_INTERRUPT 6 6
	OTG6_IHC_TRIGA_INTERRUPT 7 7
	OTG6_IHC_TRIGB_INTERRUPT 8 8
	OTG6_IHC_VSYNC_NOM_INTERRUPT 9 9
	OTG6_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT 10 10
	DIGF_HDCP_AUTH_SUCCESS_INTERRUPT 11 11
	DIGF_HDCP_AUTH_FAIL_INTERRUPT 12 12
	DIGF_HDCP_I2C_XFER_REQ_INTERRUPT 13 13
	DIGF_HDCP_I2C_XFER_DONE_INTERRUPT 14 14
	DIGF_DP_FAST_TRAINING_COMPLETE_INTERRUPT 15 15
	DIGF_DP_VID_STREAM_DISABLE_INTERRUPT 16 16
	DC_HPD6_INTERRUPT 17 17
	DC_HPD6_RX_INTERRUPT 18 18
	AUX6_SW_DONE_INTERRUPT 19 19
	AUX6_LS_DONE_INTERRUPT 20 20
	OTG5_IHC_VERTICAL_INTERRUPT0 25 25
	OTG5_IHC_VERTICAL_INTERRUPT1 26 26
	OTG5_IHC_VERTICAL_INTERRUPT2 27 27
	OTG6_IHC_VERTICAL_INTERRUPT0 28 28
	OTG6_IHC_VERTICAL_INTERRUPT1 29 29
	OTG6_IHC_VERTICAL_INTERRUPT2 30 30
	DISP_INTERRUPT_STATUS_CONTINUE6 31 31
regDISP_INTERRUPT_STATUS_CONTINUE6 0 0x130 12 0 2
	HPO_IHC_SE0_ALPM_WAKE_INTERRUPT 0 0
	HPO_IHC_SE1_ALPM_WAKE_INTERRUPT 1 1
	HPO_IHC_SE2_ALPM_WAKE_INTERRUPT 2 2
	HPO_IHC_SE3_ALPM_WAKE_INTERRUPT 3 3
	HPO_IHC_SE4_ALPM_WAKE_INTERRUPT 4 4
	HPO_IHC_SE5_ALPM_WAKE_INTERRUPT 5 5
	MCIF_CWB0_IHIF_INTERRUPT 9 9
	MCIF_CWB1_IHIF_INTERRUPT 10 10
	MCIF_DWB0_IHIF_INTERRUPT 11 11
	MCIF_DWB1_IHIF_INTERRUPT 12 12
	MCIF_DWB2_IHIF_INTERRUPT 13 13
	DISP_INTERRUPT_STATUS_CONTINUE7 31 31
regDISP_INTERRUPT_STATUS_CONTINUE7 0 0x131 1 0 2
	DISP_INTERRUPT_STATUS_CONTINUE8 31 31
regDISP_INTERRUPT_STATUS_CONTINUE8 0 0x132 1 0 2
	DISP_INTERRUPT_STATUS_CONTINUE9 31 31
regDISP_INTERRUPT_STATUS_CONTINUE9 0 0x133 3 0 2
	WBSCL1_DATA_OVERFLOW_INTERRUPT 28 28
	WBSCL2_DATA_OVERFLOW_INTERRUPT 30 30
	DISP_INTERRUPT_STATUS_CONTINUE10 31 31
regDLPC_COUNTER_INIT_VALUE 0 0x2fef 1 0 2
	DLPC_COUNTER_INIT_VALUE 0 31
regDLPC_CURRENT_COUNT 0 0x2fe9 1 0 2
	VALUE 0 31
regDLPC_DCN_ZSC_LONO_PWRUP 0 0x2fed 1 0 2
	VALUE 0 31
regDLPC_ENABLE 0 0x2fe8 10 0 2
	DLPC_EN 0 0
	PWRUP_TRIGGER_EN 4 4
	PWRUP_TRIGGER_CLR 5 5
	PWRUP_TRIGGER_STATUS 6 6
	OTG_RESYNC_TRIGGER_EN 8 8
	OTG_RESYNC_TRIGGER_CLR 9 9
	OTG_RESYNC_TRIGGER_STATUS 10 10
	DCN_ZSC_LONO_PWRUP_TRIGGER_EN 12 12
	DCN_ZSC_LONO_PWRUP_TRIGGER_CLR 13 13
	DCN_ZSC_LONO_PWRUP_TRIGGER_STATUS 14 14
regDLPC_OPTC_SNAPSHOT 0 0x2fea 1 0 2
	VALUE 0 31
regDLPC_OTG_RESYNC 0 0x2fec 1 0 2
	VALUE 0 31
regDLPC_PWRUP 0 0x2feb 1 0 2
	VALUE 0 31
regDLPC_SPARE 0 0x2fee 1 0 2
	SPARE 0 31
regDMCUB_CNTL 0 0x1f6 6 0 2
	DMCUB_LS_WAKE_DELAY 0 7
	DMCUB_DMCUBCLK_R_GATE_DIS 8 8
	DMCUB_ENABLE 16 16
	DMCUB_MEM_LIGHT_SLEEP_DISABLE 18 18
	DMCUB_TRACEPORT_EN 19 19
	DMCUB_PWAIT_MODE_STATUS 20 20
regDMCUB_CNTL2 0 0x200 1 0 2
	DMCUB_SOFT_RESET 0 0
regDMCUB_DATA_WRITE_FAULT_ADDR 0 0x1cd 1 0 2
	DMCUB_DATA_WRITE_FAULT_ADDR 0 31
regDMCUB_EXT_INTERRUPT_ACK 0 0x1cb 1 0 2
	DMCUB_EXT_INTERRUPT_ACK 0 0
regDMCUB_EXT_INTERRUPT_CTXID 0 0x1ca 1 0 2
	DMCUB_EXT_INTERRUPT_CTXID 0 27
regDMCUB_EXT_INTERRUPT_STATUS 0 0x1c9 2 0 2
	DMCUB_EXT_INTERRUPT_COUNT 0 7
	DMCUB_EXT_INTERRUPT_ID 8 15
regDMCUB_GPINT_DATAIN0 0 0x1f7 1 0 2
	DMCUB_GPINT_DATAIN0 0 31
regDMCUB_GPINT_DATAIN1 0 0x1f8 1 0 2
	DMCUB_GPINT_DATAIN1 0 31
regDMCUB_GPINT_DATAIN2 0 0x215 1 0 2
	DMCUB_GPINT_DATAIN2 0 31
regDMCUB_GPINT_DATAIN3 0 0x216 1 0 2
	DMCUB_GPINT_DATAIN3 0 31
regDMCUB_GPINT_DATAIN4 0 0x217 1 0 2
	DMCUB_GPINT_DATAIN4 0 31
regDMCUB_GPINT_DATAIN5 0 0x218 1 0 2
	DMCUB_GPINT_DATAIN5 0 31
regDMCUB_GPINT_DATAIN6 0 0x219 1 0 2
	DMCUB_GPINT_DATAIN6 0 31
regDMCUB_GPINT_DATAOUT 0 0x1f9 1 0 2
	DMCUB_GPINT_DATAOUT 0 31
regDMCUB_INBOX0_BASE_ADDRESS 0 0x1d0 1 0 2
	DMCUB_INBOX0_BASE_ADDRESS 0 31
regDMCUB_INBOX0_RPTR 0 0x1d3 1 0 2
	DMCUB_INBOX0_RPTR 0 31
regDMCUB_INBOX0_SIZE 0 0x1d1 1 0 2
	DMCUB_INBOX0_SIZE 0 31
regDMCUB_INBOX0_WPTR 0 0x1d2 1 0 2
	DMCUB_INBOX0_WPTR 0 31
regDMCUB_INBOX1_BASE_ADDRESS 0 0x1d4 1 0 2
	DMCUB_INBOX1_BASE_ADDRESS 0 31
regDMCUB_INBOX1_RPTR 0 0x1d7 1 0 2
	DMCUB_INBOX1_RPTR 0 31
regDMCUB_INBOX1_SIZE 0 0x1d5 1 0 2
	DMCUB_INBOX1_SIZE 0 31
regDMCUB_INBOX1_WPTR 0 0x1d6 1 0 2
	DMCUB_INBOX1_WPTR 0 31
regDMCUB_INST_FETCH_FAULT_ADDR 0 0x1cc 1 0 2
	DMCUB_INST_FETCH_FAULT_ADDR 0 31
regDMCUB_INTERRUPT_ACK 0 0x1c6 25 0 2
	DMCUB_TIMER0_INT_ACK 0 0
	DMCUB_TIMER1_INT_ACK 1 1
	DMCUB_INBOX0_READY_INT_ACK 2 2
	DMCUB_INBOX0_DONE_INT_ACK 3 3
	DMCUB_INBOX1_READY_INT_ACK 4 4
	DMCUB_INBOX1_DONE_INT_ACK 5 5
	DMCUB_OUTBOX0_READY_INT_ACK 6 6
	DMCUB_OUTBOX0_DONE_INT_ACK 7 7
	DMCUB_OUTBOX1_READY_INT_ACK 8 8
	DMCUB_OUTBOX1_DONE_INT_ACK 9 9
	DMCUB_GPINT0_INT_ACK 10 10
	DMCUB_GPINT1_INT_ACK 11 11
	DMCUB_GPINT2_INT_ACK 12 12
	DMCUB_GPINT3_INT_ACK 13 13
	DMCUB_GPINT4_INT_ACK 14 14
	DMCUB_GPINT5_INT_ACK 15 15
	DMCUB_GPINT6_INT_ACK 16 16
	DMCUB_GPINT_IH_INT_ACK 17 17
	DMCUB_UNDEFINED_ADDRESS_FAULT_ACK 18 18
	DMCUB_REG_INBOX0_RDY_INT_ACK 19 19
	DMCUB_REG_INBOX1_RDY_INT_ACK 20 20
	DMCUB_REG_INBOX2_RDY_INT_ACK 21 21
	DMCUB_REG_INBOX3_RDY_INT_ACK 22 22
	DMCUB_REG_INBOX4_RDY_INT_ACK 23 23
	DMCUB_REG_OUTBOX0_RSP_INT_ACK 24 24
regDMCUB_INTERRUPT_ENABLE 0 0x1c5 25 0 2
	DMCUB_TIMER0_INT_EN 0 0
	DMCUB_TIMER1_INT_EN 1 1
	DMCUB_INBOX0_READY_INT_EN 2 2
	DMCUB_INBOX0_DONE_INT_EN 3 3
	DMCUB_INBOX1_READY_INT_EN 4 4
	DMCUB_INBOX1_DONE_INT_EN 5 5
	DMCUB_OUTBOX0_READY_INT_EN 6 6
	DMCUB_OUTBOX0_DONE_INT_EN 7 7
	DMCUB_OUTBOX1_READY_INT_EN 8 8
	DMCUB_OUTBOX1_DONE_INT_EN 9 9
	DMCUB_GPINT0_INT_EN 10 10
	DMCUB_GPINT1_INT_EN 11 11
	DMCUB_GPINT2_INT_EN 12 12
	DMCUB_GPINT3_INT_EN 13 13
	DMCUB_GPINT4_INT_EN 14 14
	DMCUB_GPINT5_INT_EN 15 15
	DMCUB_GPINT6_INT_EN 16 16
	DMCUB_GPINT_IH_INT_EN 17 17
	DMCUB_UNDEFINED_ADDRESS_FAULT_INT_EN 18 18
	DMCUB_REG_INBOX0_RDY_INT_EN 19 19
	DMCUB_REG_INBOX1_RDY_INT_EN 20 20
	DMCUB_REG_INBOX2_RDY_INT_EN 21 21
	DMCUB_REG_INBOX3_RDY_INT_EN 22 22
	DMCUB_REG_INBOX4_RDY_INT_EN 23 23
	DMCUB_REG_OUTBOX0_RSP_INT_EN 24 24
regDMCUB_INTERRUPT_STATUS 0 0x1c7 29 0 2
	DMCUB_TIMER0_INT_STAT 0 0
	DMCUB_TIMER1_INT_STAT 1 1
	DMCUB_INBOX0_READY_INT_STAT 2 2
	DMCUB_INBOX0_DONE_INT_STAT 3 3
	DMCUB_INBOX1_READY_INT_STAT 4 4
	DMCUB_INBOX1_DONE_INT_STAT 5 5
	DMCUB_OUTBOX0_READY_INT_STAT 6 6
	DMCUB_OUTBOX0_DONE_INT_STAT 7 7
	DMCUB_OUTBOX1_READY_INT_STAT 8 8
	DMCUB_OUTBOX1_DONE_INT_STAT 9 9
	DMCUB_GPINT0_INT_STAT 10 10
	DMCUB_GPINT1_INT_STAT 11 11
	DMCUB_GPINT2_INT_STAT 12 12
	DMCUB_GPINT3_INT_STAT 13 13
	DMCUB_GPINT4_INT_STAT 14 14
	DMCUB_GPINT5_INT_STAT 15 15
	DMCUB_GPINT6_INT_STAT 16 16
	DMCUB_GPINT_IH_INT_STAT 17 17
	DMCUB_UNDEFINED_ADDRESS_FAULT 18 18
	DMCUB_INST_FETCH_FAULT 19 19
	DMCUB_DATA_WRITE_FAULT 20 20
	DMCUB_PWR_UP_TRIG_INT_STAT 21 21
	DMCUB_OTG_RESYNC_TRIG_INT_STAT 22 22
	DMCUB_REG_INBOX0_RDY_INT_STAT 23 23
	DMCUB_REG_INBOX1_RDY_INT_STAT 24 24
	DMCUB_REG_INBOX2_RDY_INT_STAT 25 25
	DMCUB_REG_INBOX3_RDY_INT_STAT 26 26
	DMCUB_REG_INBOX4_RDY_INT_STAT 27 27
	DMCUB_REG_OUTBOX0_RSP_INT_STAT 28 28
regDMCUB_INTERRUPT_TYPE 0 0x1c8 19 0 2
	DMCUB_TIMER0_INT_TYPE 0 0
	DMCUB_TIMER1_INT_TYPE 1 1
	DMCUB_INBOX0_READY_INT_TYPE 2 2
	DMCUB_INBOX0_DONE_INT_TYPE 3 3
	DMCUB_INBOX1_READY_INT_TYPE 4 4
	DMCUB_INBOX1_DONE_INT_TYPE 5 5
	DMCUB_OUTBOX0_READY_INT_TYPE 6 6
	DMCUB_OUTBOX0_DONE_INT_TYPE 7 7
	DMCUB_OUTBOX1_READY_INT_TYPE 8 8
	DMCUB_OUTBOX1_DONE_INT_TYPE 9 9
	DMCUB_GPINT0_INT_TYPE 10 10
	DMCUB_GPINT1_INT_TYPE 11 11
	DMCUB_GPINT2_INT_TYPE 12 12
	DMCUB_GPINT3_INT_TYPE 13 13
	DMCUB_GPINT4_INT_TYPE 14 14
	DMCUB_GPINT5_INT_TYPE 15 15
	DMCUB_GPINT6_INT_TYPE 16 16
	DMCUB_GPINT_IH_INT_TYPE 17 17
	DMCUB_UNDEFINED_ADDRESS_FAULT_INT_TYPE 18 18
regDMCUB_LS_WAKE_INT_ENABLE 0 0x1fb 1 0 2
	DMCUB_LS_WAKE_INT_ENABLE 0 31
regDMCUB_MEM_CNTL 0 0x1cf 2 0 2
	DMCUB_MEM_WRITE_QOS 0 3
	DMCUB_MEM_READ_QOS 4 7
regDMCUB_MEM_PWR_CNTL 0 0x1fc 3 0 2
	DMCUB_MEM_PWR_FORCE 1 2
	DMCUB_MEM_PWR_DIS 3 3
	DMCUB_MEM_PWR_STATE 4 5
regDMCUB_OUTBOX0_BASE_ADDRESS 0 0x1d8 1 0 2
	DMCUB_OUTBOX0_BASE_ADDRESS 0 31
regDMCUB_OUTBOX0_RPTR 0 0x1db 1 0 2
	DMCUB_OUTBOX0_RPTR 0 31
regDMCUB_OUTBOX0_SIZE 0 0x1d9 1 0 2
	DMCUB_OUTBOX0_SIZE 0 31
regDMCUB_OUTBOX0_WPTR 0 0x1da 1 0 2
	DMCUB_OUTBOX0_WPTR 0 31
regDMCUB_OUTBOX1_BASE_ADDRESS 0 0x1dc 1 0 2
	DMCUB_OUTBOX1_BASE_ADDRESS 0 31
regDMCUB_OUTBOX1_RPTR 0 0x1df 1 0 2
	DMCUB_OUTBOX1_RPTR 0 31
regDMCUB_OUTBOX1_SIZE 0 0x1dd 1 0 2
	DMCUB_OUTBOX1_SIZE 0 31
regDMCUB_OUTBOX1_WPTR 0 0x1de 1 0 2
	DMCUB_OUTBOX1_WPTR 0 31
regDMCUB_PROC_ID 0 0x1ff 1 0 2
	DMCUB_PROC_ID 0 15
regDMCUB_RBBMIF_SEC_CNTL 0 0x17a 3 0 2
	DMCUB_RBBMIF_SEC_LVL 0 2
	DMCUB_RBBMIF_TRUST_LVL 4 6
	DMCUB_RBBMIF_SOURCE_ID 8 24
regDMCUB_REGION0_OFFSET 0 0x18e 1 0 2
	DMCUB_REGION0_OFFSET 8 31
regDMCUB_REGION0_OFFSET_HIGH 0 0x18f 1 0 2
	DMCUB_REGION0_OFFSET_HIGH 0 15
regDMCUB_REGION0_TOP_ADDRESS 0 0x19e 2 0 2
	DMCUB_REGION0_TOP_ADDRESS 0 28
	DMCUB_REGION0_ENABLE 31 31
regDMCUB_REGION1_OFFSET 0 0x190 1 0 2
	DMCUB_REGION1_OFFSET 8 31
regDMCUB_REGION1_OFFSET_HIGH 0 0x191 1 0 2
	DMCUB_REGION1_OFFSET_HIGH 0 15
regDMCUB_REGION1_TOP_ADDRESS 0 0x19f 2 0 2
	DMCUB_REGION1_TOP_ADDRESS 0 28
	DMCUB_REGION1_ENABLE 31 31
regDMCUB_REGION2_OFFSET 0 0x192 1 0 2
	DMCUB_REGION2_OFFSET 8 31
regDMCUB_REGION2_OFFSET_HIGH 0 0x193 1 0 2
	DMCUB_REGION2_OFFSET_HIGH 0 15
regDMCUB_REGION2_TOP_ADDRESS 0 0x1a0 2 0 2
	DMCUB_REGION2_TOP_ADDRESS 0 28
	DMCUB_REGION2_ENABLE 31 31
regDMCUB_REGION3_CW0_BASE_ADDRESS 0 0x1a5 1 0 2
	DMCUB_REGION3_CW0_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW0_OFFSET 0 0x1b5 1 0 2
	DMCUB_REGION3_CW0_OFFSET 8 31
regDMCUB_REGION3_CW0_OFFSET_HIGH 0 0x1b6 1 0 2
	DMCUB_REGION3_CW0_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW0_TOP_ADDRESS 0 0x1ad 2 0 2
	DMCUB_REGION3_CW0_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW0_ENABLE 31 31
regDMCUB_REGION3_CW1_BASE_ADDRESS 0 0x1a6 1 0 2
	DMCUB_REGION3_CW1_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW1_OFFSET 0 0x1b7 1 0 2
	DMCUB_REGION3_CW1_OFFSET 8 31
regDMCUB_REGION3_CW1_OFFSET_HIGH 0 0x1b8 1 0 2
	DMCUB_REGION3_CW1_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW1_TOP_ADDRESS 0 0x1ae 2 0 2
	DMCUB_REGION3_CW1_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW1_ENABLE 31 31
regDMCUB_REGION3_CW2_BASE_ADDRESS 0 0x1a7 1 0 2
	DMCUB_REGION3_CW2_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW2_OFFSET 0 0x1b9 1 0 2
	DMCUB_REGION3_CW2_OFFSET 8 31
regDMCUB_REGION3_CW2_OFFSET_HIGH 0 0x1ba 1 0 2
	DMCUB_REGION3_CW2_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW2_TOP_ADDRESS 0 0x1af 2 0 2
	DMCUB_REGION3_CW2_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW2_ENABLE 31 31
regDMCUB_REGION3_CW3_BASE_ADDRESS 0 0x1a8 1 0 2
	DMCUB_REGION3_CW3_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW3_OFFSET 0 0x1bb 1 0 2
	DMCUB_REGION3_CW3_OFFSET 8 31
regDMCUB_REGION3_CW3_OFFSET_HIGH 0 0x1bc 1 0 2
	DMCUB_REGION3_CW3_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW3_TOP_ADDRESS 0 0x1b0 2 0 2
	DMCUB_REGION3_CW3_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW3_ENABLE 31 31
regDMCUB_REGION3_CW4_BASE_ADDRESS 0 0x1a9 1 0 2
	DMCUB_REGION3_CW4_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW4_OFFSET 0 0x1bd 1 0 2
	DMCUB_REGION3_CW4_OFFSET 8 31
regDMCUB_REGION3_CW4_OFFSET_HIGH 0 0x1be 1 0 2
	DMCUB_REGION3_CW4_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW4_TOP_ADDRESS 0 0x1b1 2 0 2
	DMCUB_REGION3_CW4_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW4_ENABLE 31 31
regDMCUB_REGION3_CW5_BASE_ADDRESS 0 0x1aa 1 0 2
	DMCUB_REGION3_CW5_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW5_OFFSET 0 0x1bf 1 0 2
	DMCUB_REGION3_CW5_OFFSET 8 31
regDMCUB_REGION3_CW5_OFFSET_HIGH 0 0x1c0 1 0 2
	DMCUB_REGION3_CW5_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW5_TOP_ADDRESS 0 0x1b2 2 0 2
	DMCUB_REGION3_CW5_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW5_ENABLE 31 31
regDMCUB_REGION3_CW6_BASE_ADDRESS 0 0x1ab 1 0 2
	DMCUB_REGION3_CW6_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW6_OFFSET 0 0x1c1 1 0 2
	DMCUB_REGION3_CW6_OFFSET 8 31
regDMCUB_REGION3_CW6_OFFSET_HIGH 0 0x1c2 1 0 2
	DMCUB_REGION3_CW6_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW6_TOP_ADDRESS 0 0x1b3 2 0 2
	DMCUB_REGION3_CW6_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW6_ENABLE 31 31
regDMCUB_REGION3_CW7_BASE_ADDRESS 0 0x1ac 1 0 2
	DMCUB_REGION3_CW7_BASE_ADDRESS 0 28
regDMCUB_REGION3_CW7_OFFSET 0 0x1c3 1 0 2
	DMCUB_REGION3_CW7_OFFSET 8 31
regDMCUB_REGION3_CW7_OFFSET_HIGH 0 0x1c4 1 0 2
	DMCUB_REGION3_CW7_OFFSET_HIGH 0 15
regDMCUB_REGION3_CW7_TOP_ADDRESS 0 0x1b4 2 0 2
	DMCUB_REGION3_CW7_TOP_ADDRESS 0 28
	DMCUB_REGION3_CW7_ENABLE 31 31
regDMCUB_REGION3_TMR_AXI_SPACE 0 0x21a 1 0 2
	DMCUB_REGION3_TMR_AXI_SPACE 0 2
regDMCUB_REGION4_OFFSET 0 0x196 1 0 2
	DMCUB_REGION4_OFFSET 8 31
regDMCUB_REGION4_OFFSET_HIGH 0 0x197 1 0 2
	DMCUB_REGION4_OFFSET_HIGH 0 15
regDMCUB_REGION4_TOP_ADDRESS 0 0x1a1 2 0 2
	DMCUB_REGION4_TOP_ADDRESS 0 28
	DMCUB_REGION4_ENABLE 31 31
regDMCUB_REGION5_OFFSET 0 0x198 1 0 2
	DMCUB_REGION5_OFFSET 8 31
regDMCUB_REGION5_OFFSET_HIGH 0 0x199 1 0 2
	DMCUB_REGION5_OFFSET_HIGH 0 15
regDMCUB_REGION5_TOP_ADDRESS 0 0x1a2 2 0 2
	DMCUB_REGION5_TOP_ADDRESS 0 28
	DMCUB_REGION5_ENABLE 31 31
regDMCUB_REGION6_OFFSET 0 0x19a 1 0 2
	DMCUB_REGION6_OFFSET 8 31
regDMCUB_REGION6_OFFSET_HIGH 0 0x19b 1 0 2
	DMCUB_REGION6_OFFSET_HIGH 0 15
regDMCUB_REGION6_TOP_ADDRESS 0 0x1a3 2 0 2
	DMCUB_REGION6_TOP_ADDRESS 0 28
	DMCUB_REGION6_ENABLE 31 31
regDMCUB_REGION7_OFFSET 0 0x19c 1 0 2
	DMCUB_REGION7_OFFSET 8 31
regDMCUB_REGION7_OFFSET_HIGH 0 0x19d 1 0 2
	DMCUB_REGION7_OFFSET_HIGH 0 15
regDMCUB_REGION7_TOP_ADDRESS 0 0x1a4 2 0 2
	DMCUB_REGION7_TOP_ADDRESS 0 28
	DMCUB_REGION7_ENABLE 31 31
regDMCUB_REG_INBOX0_MSG0 0 0x224 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG1 0 0x225 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG10 0 0x22e 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG11 0 0x22f 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG12 0 0x230 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG13 0 0x231 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG14 0 0x232 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG2 0 0x226 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG3 0 0x227 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG4 0 0x228 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG5 0 0x229 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG6 0 0x22a 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG7 0 0x22b 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG8 0 0x22c 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_MSG9 0 0x22d 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_RDY 0 0x223 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX0_RSP 0 0x233 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX1_MSG0 0 0x238 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX1_MSG1 0 0x239 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX1_RDY 0 0x237 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX1_RSP 0 0x23a 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX2_MSG0 0 0x23c 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX2_MSG1 0 0x23d 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX2_RDY 0 0x23b 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX2_RSP 0 0x23e 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX3_MSG0 0 0x240 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX3_MSG1 0 0x241 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX3_RDY 0 0x23f 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX3_RSP 0 0x242 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX4_MSG0 0 0x244 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX4_MSG1 0 0x245 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX4_RDY 0 0x243 1 0 2
	DATA 0 31
regDMCUB_REG_INBOX4_RSP 0 0x246 1 0 2
	DATA 0 31
regDMCUB_REG_OUTBOX0_MSG0 0 0x235 1 0 2
	DATA 0 31
regDMCUB_REG_OUTBOX0_RDY 0 0x234 1 0 2
	DATA 0 31
regDMCUB_REG_OUTBOX0_RSP 0 0x236 1 0 2
	DATA 0 31
regDMCUB_SCRATCH0 0 0x1e3 1 0 2
	DMCUB_SCRATCH0 0 31
regDMCUB_SCRATCH1 0 0x1e4 1 0 2
	DMCUB_SCRATCH1 0 31
regDMCUB_SCRATCH10 0 0x1ed 1 0 2
	DMCUB_SCRATCH10 0 31
regDMCUB_SCRATCH11 0 0x1ee 1 0 2
	DMCUB_SCRATCH11 0 31
regDMCUB_SCRATCH12 0 0x1ef 1 0 2
	DMCUB_SCRATCH12 0 31
regDMCUB_SCRATCH13 0 0x1f0 1 0 2
	DMCUB_SCRATCH13 0 31
regDMCUB_SCRATCH14 0 0x1f1 1 0 2
	DMCUB_SCRATCH14 0 31
regDMCUB_SCRATCH15 0 0x1f2 1 0 2
	DMCUB_SCRATCH15 0 31
regDMCUB_SCRATCH16 0 0x1f3 1 0 2
	DMCUB_SCRATCH16 0 31
regDMCUB_SCRATCH17 0 0x1f4 1 0 2
	DMCUB_SCRATCH17 0 31
regDMCUB_SCRATCH18 0 0x1f5 1 0 2
	DMCUB_SCRATCH18 0 31
regDMCUB_SCRATCH19 0 0x21b 1 0 2
	DMCUB_SCRATCH19 0 31
regDMCUB_SCRATCH2 0 0x1e5 1 0 2
	DMCUB_SCRATCH2 0 31
regDMCUB_SCRATCH20 0 0x21c 1 0 2
	DMCUB_SCRATCH20 0 31
regDMCUB_SCRATCH21 0 0x21d 1 0 2
	DMCUB_SCRATCH21 0 31
regDMCUB_SCRATCH22 0 0x21e 1 0 2
	DMCUB_SCRATCH22 0 31
regDMCUB_SCRATCH23 0 0x21f 1 0 2
	DMCUB_SCRATCH23 0 31
regDMCUB_SCRATCH3 0 0x1e6 1 0 2
	DMCUB_SCRATCH3 0 31
regDMCUB_SCRATCH4 0 0x1e7 1 0 2
	DMCUB_SCRATCH4 0 31
regDMCUB_SCRATCH5 0 0x1e8 1 0 2
	DMCUB_SCRATCH5 0 31
regDMCUB_SCRATCH6 0 0x1e9 1 0 2
	DMCUB_SCRATCH6 0 31
regDMCUB_SCRATCH7 0 0x1ea 1 0 2
	DMCUB_SCRATCH7 0 31
regDMCUB_SCRATCH8 0 0x1eb 1 0 2
	DMCUB_SCRATCH8 0 31
regDMCUB_SCRATCH9 0 0x1ec 1 0 2
	DMCUB_SCRATCH9 0 31
regDMCUB_SEC_CNTL 0 0x1ce 8 0 2
	DMCUB_MEM_SEC_LVL 0 2
	DMCUB_MEM_UNIT_ID 8 13
	DMCUB_SEC_RESET 16 16
	DMCUB_DATA_FAULT_INT_DISABLE 17 17
	DMCUB_AUTO_RESET_STATUS 20 20
	DMCUB_SEC_RESET_STATUS 21 21
	DMCUB_INST_FETCH_FAULT_CLEAR 24 24
	DMCUB_DATA_WRITE_FAULT_CLEAR 25 25
regDMCUB_SMU_INTERRUPT_CNTL 0 0xcd 2 0 2
	DMCUB_SMU_MSG_INT 0 0
	DMCUB_SMU_MSG 16 31
regDMCUB_TIMER_CURRENT 0 0x1fd 1 0 2
	DMCUB_TIMER_CURRENT 0 31
regDMCUB_TIMER_TRIGGER0 0 0x1e0 1 0 2
	DMCUB_TIMER_TRIGGER0 0 31
regDMCUB_TIMER_TRIGGER1 0 0x1e1 1 0 2
	DMCUB_TIMER_TRIGGER1 0 31
regDMCUB_TIMER_WINDOW 0 0x1e2 1 0 2
	DMCUB_TIMER_WINDOW 0 2
regDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR 0 0x1fa 1 0 2
	DMCUB_UNDEFINED_ADDRESS_FAULT_ADDR 0 31
regDME0_DME_CONTROL 0 0x2091 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME0_DME_MEMORY_CONTROL 0 0x2092 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME1_DME_CONTROL 0 0x21b5 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME1_DME_MEMORY_CONTROL 0 0x21b6 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME2_DME_CONTROL 0 0x22d9 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME2_DME_MEMORY_CONTROL 0 0x22da 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME3_DME_CONTROL 0 0x23fd 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME3_DME_MEMORY_CONTROL 0 0x23fe 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME4_DME_CONTROL 0 0x93c 9 0 3
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME4_DME_MEMORY_CONTROL 0 0x93d 4 0 3
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME5_DME_CONTROL 0 0x364e 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME5_DME_MEMORY_CONTROL 0 0x364f 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME6_DME_CONTROL 0 0x3722 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME6_DME_MEMORY_CONTROL 0 0x3723 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME7_DME_CONTROL 0 0x37f6 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME7_DME_MEMORY_CONTROL 0 0x37f7 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDME8_DME_CONTROL 0 0x38ca 9 0 2
	METADATA_HUBP_REQUESTOR_ID 0 2
	METADATA_ENGINE_EN 4 4
	METADATA_STREAM_TYPE 8 8
	METADATA_DB_PENDING 12 12
	METADATA_DB_TAKEN 13 13
	METADATA_DB_TAKEN_CLR 16 16
	METADATA_DB_DISABLE 20 20
	METADATA_TRANSMISSION_MISSED 24 24
	METADATA_TRANSMISSION_MISSED_CLR 25 25
regDME8_DME_MEMORY_CONTROL 0 0x38cb 4 0 2
	DME_MEM_PWR_FORCE 0 1
	DME_MEM_PWR_DIS 4 4
	DME_MEM_PWR_STATE 8 9
	DME_MEM_DEFAULT_MEM_LOW_POWER_STATE 12 13
regDMU_CLK_CNTL 0 0xcb 18 0 2
	DMU_TEST_CLK_SEL 0 3
	DISPCLK_R_DMU_GATE_DIS 4 4
	DISPCLK_G_RBBMIF_GATE_DIS 5 5
	DISPCLK_R_CLOCK_ON 6 6
	DISPCLK_G_RBBMIF_CLOCK_ON 7 7
	RBBMIF_FGCG_REP_DIS 12 12
	IHC_FGCG_REP_DIS 13 13
	DMCUB_DMCUBCLK_SRC_SEL 14 15
	DPREFCLK_ALLOW_DS_CLKSTOP 16 17
	DISPCLK_ALLOW_DS_CLKSTOP 18 19
	DPPCLK_ALLOW_DS_CLKSTOP 20 21
	DTBCLK_ALLOW_DS_CLKSTOP 22 23
	DCFCLK_ALLOW_DS_CLKSTOP 24 25
	DPIACLK_ALLOW_DS_CLKSTOP 26 27
	LONO_FGCG_REP_DIS 28 28
	LONO_DISPCLK_GATE_DISABLE 29 29
	LONO_SOCCLK_GATE_DISABLE 30 30
	LONO_DMCUBCLK_GATE_DISABLE 31 31
regDMU_DISPCLK_CGTT_BLK_CTRL_REG 0 0xd8 2 0 2
	LONO_DISPCLK_TURN_ON_DELAY 0 3
	LONO_DISPCLK_TURN_OFF_DELAY 4 11
regDMU_IF_ERR_STATUS 0 0x345 2 0 2
	DMU_RD_OUTSTANDING_ERR 0 0
	DMU_RD_OUTSTANDING_ERR_CLR 4 4
regDMU_INTERRUPT_DEST 0 0x149 20 0 2
	DMCUB_IHC_TIMER0_INT_DEST 0 0
	DMCUB_IHC_TIMER1_INT_DEST 1 1
	DMCUB_IHC_GPINT0_INT_DEST 2 2
	DMCUB_IHC_GPINT1_INT_DEST 3 3
	DMCUB_IHC_GPINT2_INT_DEST 4 4
	DMCUB_IHC_GPINT3_INT_DEST 5 5
	DMCUB_IHC_GPINT4_INT_DEST 6 6
	DMCUB_IHC_GPINT5_INT_DEST 7 7
	DMCUB_IHC_GPINT6_INT_DEST 8 8
	DMCUB_IHC_GPINT_IH_INT_DEST 9 9
	DMCUB_IHC_INBOX0_READY_INT_DEST 10 10
	DMCUB_IHC_INBOX0_DONE_INT_DEST 11 11
	DMCUB_IHC_INBOX1_READY_INT_DEST 12 12
	DMCUB_IHC_INBOX1_DONE_INT_DEST 13 13
	DMCUB_IHC_OUTBOX0_READY_INT_DEST 14 14
	DMCUB_IHC_OUTBOX0_DONE_INT_DEST 15 15
	DMCUB_IHC_OUTBOX1_READY_INT_DEST 16 16
	DMCUB_IHC_OUTBOX1_DONE_INT_DEST 17 17
	DMCUB_IHC_UNDEFINED_ADDRESS_FAULT_INT_DEST 26 26
	RBBMIF_IHC_TIMEOUT_INTERRUPT_DEST 27 27
regDMU_INTERRUPT_DEST2 0 0x14a 10 0 2
	DMCUB_IHC_REG_INBOX0_RDY_INT_DEST 0 0
	DMCUB_IHC_REG_INBOX1_RDY_INT_DEST 1 1
	DMCUB_IHC_REG_INBOX2_RDY_INT_DEST 2 2
	DMCUB_IHC_REG_INBOX3_RDY_INT_DEST 3 3
	DMCUB_IHC_REG_INBOX4_RDY_INT_DEST 4 4
	DMCUB_IHC_REG_OUTBOX0_RSP_INT_DEST 5 5
	DMCUB_IHC_HOST_REG_INBOX0_RSP_INT_DEST 6 6
	DMCUB_IHC_HOST_REG_OUTBOX0_RDY_INT_DEST 7 7
	DPIA_IHC_INTERRUPT_DEST 12 12
	DMCUB_IHC_WHITELIST_INVALID_ACCESS_INTERRUPT_DEST 13 13
regDMU_MISC_ALLOW_DS_FORCE 0 0xd6 2 0 2
	DMU_MISC_ALLOW_DS_FORCE_EN 0 0
	DMU_MISC_ALLOW_DS_FORCE_VALUE 4 4
regDMU_SOCCLK_CGTT_BLK_CTRL_REG 0 0xd9 2 0 2
	LONO_SOCCLK_TURN_ON_DELAY 0 3
	LONO_SOCCLK_TURN_OFF_DELAY 4 11
regDOMAIN0_PG_CONFIG 0 0x80 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN0_PG_STATUS 0 0x81 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN16_PG_CONFIG 0 0x89 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN16_PG_STATUS 0 0x8a 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN17_PG_CONFIG 0 0x8b 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN17_PG_STATUS 0 0x8c 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN18_PG_CONFIG 0 0x8d 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN18_PG_STATUS 0 0x8e 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN19_PG_CONFIG 0 0x8f 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN19_PG_STATUS 0 0x90 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN1_PG_CONFIG 0 0x82 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN1_PG_STATUS 0 0x83 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN22_PG_CONFIG 0 0x92 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN22_PG_STATUS 0 0x93 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN23_PG_CONFIG 0 0x94 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN23_PG_STATUS 0 0x95 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN24_PG_CONFIG 0 0x96 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN24_PG_STATUS 0 0x97 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN25_PG_CONFIG 0 0x98 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN25_PG_STATUS 0 0x99 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN2_PG_CONFIG 0 0x84 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN2_PG_STATUS 0 0x85 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDOMAIN3_PG_CONFIG 0 0x86 2 0 2
	DOMAIN_POWER_FORCEON 0 0
	DOMAIN_POWER_GATE 8 8
regDOMAIN3_PG_STATUS 0 0x87 2 0 2
	DOMAIN_DESIRED_PWR_STATE 28 28
	DOMAIN_PGFSM_PWR_STATUS 30 31
regDP0_DP_ALPM_CNTL 0 0x2173 13 0 2
	DP_ML_PHY_SLEEP_SEND 0 0
	DP_ML_PHY_SLEEP_PENDING 1 1
	DP_ML_PHY_STANDBY_SEND 2 2
	DP_ML_PHY_STANDBY_PENDING 3 3
	DP_ML_PHY_SLEEP_STANDBY_IMMEDIATE 4 4
	DP_LINK_TRAINING_SWITCH_BETWEEN_VIDEO 5 5
	DP_ALPM_SLEEP_SEQUENCE_MODE 6 6
	DP_STOP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP 7 7
	DP_ML_PHY_SLEEP_PATTERN_NUM 8 9
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_STATUS 11 11
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_EN 12 12
	DP_ALPM_LINE_REFERENCE 15 15
	DP_ML_PHY_SLEEP_STANDBY_LINE_NUM 16 31
regDP0_DP_AUXLESS_ALPM_CNTL1 0 0x2179 4 0 2
	DP_ML_PHY_SLEEP_REPEAT 4 7
	DP_ML_PHY_SLEEP_DELAY 8 18
	DP_ML_PHY_SLEEP_INTERVAL 20 28
	DP_SET_AUXLESS_ALPM_SLEEP_STATE 31 31
regDP0_DP_AUXLESS_ALPM_CNTL2 0 0x217a 7 0 2
	DP_ML_PHY_SLEEP_HOLD_TIME 0 6
	DP_ALPM_WAKEUP_SEND 7 7
	DP_ALPM_WAKEUP_IMMEDIATE 16 16
	DP_ALPM_WAKEUP_PENDING 17 17
	DP_ALPM_FEC_EN_IMMEDIATE 18 18
	DP_ALPM_FEC_EN_PENDING 19 19
	DP_ALPM_ML_PHY_LOCK_PERIOD 20 29
regDP0_DP_AUXLESS_ALPM_CNTL3 0 0x217b 2 0 2
	DP_ALPM_WAKEUP_LINE_NUM 0 15
	DP_ALPM_FEC_EN_LINE_NUM 16 31
regDP0_DP_AUXLESS_ALPM_CNTL4 0 0x217c 7 0 2
	DP_ALPM_HW_MODE_EN 1 1
	DP_ALPM_HW_MODE_SLEEP_PATTERN_SEL 2 2
	DP_ALPM_FORCE_WAKEUP_NEXT_FRAME 3 3
	DP_ALPM_HW_MODE_DIS_IMMEDIATE 4 4
	DP_ALPM_HW_MODE_EN_STATUS 5 5
	DP_ALPM_CURRENT_STATE 6 6
	DP_ALPM_FRAME_NUM 24 31
regDP0_DP_AUXLESS_ALPM_CNTL5 0 0x217d 6 0 2
	DP_ALPM_WAKEUP_INTERRUPT_MASK 0 0
	DP_ALPM_WAKEUP_INTERRUPT_OCCURRED 1 1
	DP_ALPM_WAKEUP_INTERRUPT_STATUS 2 2
	DP_ALPM_WAKEUP_INTERRUPT_CLEAR 3 3
	DP_ALPM_WAKEUP_INTERRUPT_FRAME_NUM 8 15
	DP_ALPM_WAKEUP_INTERRUPT_LINE_NUM 16 31
regDP0_DP_CONFIG 0 0x2121 1 0 2
	DP_UDI_LANES 0 1
regDP0_DP_CP_LINK_VERIFICATION_PATTERN 0 0x213e 1 0 2
	DP_CP_LINK_VERIFICATION_PATTERN 0 15
regDP0_DP_CP_MSE_STATUS 0 0x214e 1 0 2
	DP_CP_MSE_RDY_ENCRYPT 0 0
regDP0_DP_DB_CNTL 0 0x216f 8 0 2
	DP_DB_PENDING 0 0
	DP_DB_TAKEN 4 4
	DP_DB_TAKEN_CLR 5 5
	DP_DB_LOCK 8 8
	DP_DB_DISABLE 12 12
	DP_VUPDATE_DB_PENDING 15 15
	DP_VUPDATE_DB_TAKEN 16 16
	DP_VUPDATE_DB_TAKEN_CLR 17 17
regDP0_DP_DPHY_8B10B_CNTL 0 0x2132 3 0 2
	DPHY_8B10B_RESET 8 8
	DPHY_8B10B_EXT_DISP 16 16
	DPHY_8B10B_CUR_DISP 24 24
regDP0_DP_DPHY_BS_SR_SWAP_CNTL 0 0x215a 3 0 2
	DPHY_LOAD_BS_COUNT 0 9
	DPHY_BS_SR_SWAP_DONE 15 15
	DPHY_LOAD_BS_COUNT_START 16 16
regDP0_DP_DPHY_CNTL 0 0x212d 11 0 2
	DPHY_ATEST_SEL_LANE0 0 0
	DPHY_ATEST_SEL_LANE1 1 1
	DPHY_ATEST_SEL_LANE2 2 2
	DPHY_ATEST_SEL_LANE3 3 3
	DPHY_FEC_EN 4 4
	DPHY_FEC_READY_SHADOW 5 5
	DPHY_FEC_ACTIVE_STATUS 6 6
	DPHY_FEC_DISABLE_MODE_FOR_ALPM 7 7
	DPHY_SCRAMBLER_SEL 8 8
	DPHY_BYPASS 16 16
	DPHY_SKEW_BYPASS 24 24
regDP0_DP_DPHY_CRC_CNTL 0 0x2136 3 0 2
	DPHY_CRC_FIELD 0 0
	DPHY_CRC_SEL 4 5
	DPHY_CRC_MASK 16 23
regDP0_DP_DPHY_CRC_EN 0 0x2135 3 0 2
	DPHY_CRC_EN 0 0
	DPHY_CRC_CONT_EN 4 4
	DPHY_CRC_RESULT_VALID 8 8
regDP0_DP_DPHY_CRC_MST_CNTL 0 0x2138 2 0 2
	DPHY_CRC_MST_FIRST_SLOT 0 5
	DPHY_CRC_MST_LAST_SLOT 8 13
regDP0_DP_DPHY_CRC_MST_STATUS 0 0x2139 3 0 2
	DPHY_CRC_MST_PHASE_LOCK 0 0
	DPHY_CRC_MST_PHASE_ERROR 8 8
	DPHY_CRC_MST_PHASE_ERROR_ACK 16 16
regDP0_DP_DPHY_CRC_RESULT 0 0x2137 4 0 2
	DPHY_CRC_RESULT 0 7
	DPHY_CRC_RESULT1 8 15
	DPHY_CRC_RESULT2 16 23
	DPHY_CRC_RESULT3 24 31
regDP0_DP_DPHY_FAST_TRAINING 0 0x213a 6 0 2
	DPHY_RX_FAST_TRAINING_CAPABLE 0 0
	DPHY_SW_FAST_TRAINING_START 1 1
	DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN 2 2
	DPHY_STREAM_RESET_DURING_FAST_TRAINING 4 4
	DPHY_FAST_TRAINING_TP1_TIME 8 19
	DPHY_FAST_TRAINING_TP2_TIME 20 31
regDP0_DP_DPHY_FAST_TRAINING_STATUS 0 0x213b 4 0 2
	DPHY_FAST_TRAINING_STATE 0 2
	DPHY_FAST_TRAINING_COMPLETE_OCCURRED 4 4
	DPHY_FAST_TRAINING_COMPLETE_MASK 8 8
	DPHY_FAST_TRAINING_COMPLETE_ACK 12 12
regDP0_DP_DPHY_HBR2_PATTERN_CONTROL 0 0x215b 1 0 2
	DP_DPHY_HBR2_PATTERN_CONTROL 0 2
regDP0_DP_DPHY_INTERNAL_CTRL 0 0x2125 2 0 2
	DPHY_ALT_SCRAMBLER_RESET_EN 0 0
	DPHY_ALT_SCRAMBLER_RESET_SEL 4 4
regDP0_DP_DPHY_PRBS_CNTL 0 0x2133 3 0 2
	DPHY_PRBS_EN 0 0
	DPHY_PRBS_SEL 4 5
	DPHY_PRBS_SEED 8 30
regDP0_DP_DPHY_SCRAM_CNTL 0 0x2134 4 0 2
	DPHY_SCRAMBLER_DIS 0 0
	DPHY_SCRAMBLER_ADVANCE 4 4
	DPHY_SCRAMBLER_BS_COUNT 8 17
	DPHY_SCRAMBLER_KCODE 24 24
regDP0_DP_DPHY_SYM0 0 0x212f 3 0 2
	DPHY_SYM1 0 9
	DPHY_SYM2 10 19
	DPHY_SYM3 20 29
regDP0_DP_DPHY_SYM1 0 0x2130 3 0 2
	DPHY_SYM4 0 9
	DPHY_SYM5 10 19
	DPHY_SYM6 20 29
regDP0_DP_DPHY_SYM2 0 0x2131 2 0 2
	DPHY_SYM7 0 9
	DPHY_SYM8 10 19
regDP0_DP_DPHY_TRAINING_PATTERN_SEL 0 0x212e 1 0 2
	DPHY_TRAINING_PATTERN_SEL 0 1
regDP0_DP_DPIA_SPARE 0 0x2160 1 0 2
	DP_DPIA_SPARE 0 1
regDP0_DP_GSP10_CNTL 0 0x2176 10 0 2
	DP_MSO_SEC_GSP10_ENABLE 0 3
	DP_SEC_GSP10_ENABLE 4 4
	DP_SEC_GSP10_LINE_REFERENCE 5 5
	DP_SEC_GSP10_SEND_IN_IDLE 6 6
	DP_SEC_GSP10_SEND 7 7
	DP_SEC_GSP10_SEND_ANY_LINE 8 8
	DP_SEC_GSP10_SEND_PENDING 12 12
	DP_SEC_GSP10_SEND_ACTIVE 13 13
	DP_SEC_GSP10_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP10_LINE_NUM 16 31
regDP0_DP_GSP11_CNTL 0 0x2177 10 0 2
	DP_MSO_SEC_GSP11_ENABLE 0 3
	DP_SEC_GSP11_ENABLE 4 4
	DP_SEC_GSP11_LINE_REFERENCE 5 5
	DP_SEC_GSP11_SEND_IN_IDLE 6 6
	DP_SEC_GSP11_SEND 7 7
	DP_SEC_GSP11_SEND_ANY_LINE 8 8
	DP_SEC_GSP11_SEND_PENDING 12 12
	DP_SEC_GSP11_SEND_ACTIVE 13 13
	DP_SEC_GSP11_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP11_LINE_NUM 16 31
regDP0_DP_GSP8_CNTL 0 0x2174 10 0 2
	DP_MSO_SEC_GSP8_ENABLE 0 3
	DP_SEC_GSP8_ENABLE 4 4
	DP_SEC_GSP8_LINE_REFERENCE 5 5
	DP_SEC_GSP8_SEND_IN_IDLE 6 6
	DP_SEC_GSP8_SEND 7 7
	DP_SEC_GSP8_SEND_ANY_LINE 8 8
	DP_SEC_GSP8_SEND_PENDING 12 12
	DP_SEC_GSP8_SEND_ACTIVE 13 13
	DP_SEC_GSP8_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP8_LINE_NUM 16 31
regDP0_DP_GSP9_CNTL 0 0x2175 10 0 2
	DP_MSO_SEC_GSP9_ENABLE 0 3
	DP_SEC_GSP9_ENABLE 4 4
	DP_SEC_GSP9_LINE_REFERENCE 5 5
	DP_SEC_GSP9_SEND_IN_IDLE 6 6
	DP_SEC_GSP9_SEND 7 7
	DP_SEC_GSP9_SEND_ANY_LINE 8 8
	DP_SEC_GSP9_SEND_PENDING 12 12
	DP_SEC_GSP9_SEND_ACTIVE 13 13
	DP_SEC_GSP9_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP9_LINE_NUM 16 31
regDP0_DP_GSP_EN_DB_STATUS 0 0x2178 12 0 2
	DP_SEC_GSP0_EN_DB_PENDING 0 0
	DP_SEC_GSP1_EN_DB_PENDING 1 1
	DP_SEC_GSP2_EN_DB_PENDING 2 2
	DP_SEC_GSP3_EN_DB_PENDING 3 3
	DP_SEC_GSP4_EN_DB_PENDING 4 4
	DP_SEC_GSP5_EN_DB_PENDING 5 5
	DP_SEC_GSP6_EN_DB_PENDING 6 6
	DP_SEC_GSP7_EN_DB_PENDING 7 7
	DP_SEC_GSP8_EN_DB_PENDING 8 8
	DP_SEC_GSP9_EN_DB_PENDING 9 9
	DP_SEC_GSP10_EN_DB_PENDING 10 10
	DP_SEC_GSP11_EN_DB_PENDING 11 11
regDP0_DP_HBLANK_CONTROL 0 0x2161 1 0 2
	DP_HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP0_DP_HBR2_EYE_PATTERN 0 0x212a 1 0 2
	DP_HBR2_EYE_PATTERN_ENABLE 0 0
regDP0_DP_LINK_CNTL 0 0x211e 2 0 2
	DP_LINK_TRAINING_COMPLETE 4 4
	DP_LINK_STATUS 8 8
regDP0_DP_LINK_FRAMING_CNTL 0 0x2129 4 0 2
	DP_IDLE_BS_INTERVAL 0 17
	DP_BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
	DP_VBID_DISABLE 24 24
	DP_VID_ENHANCED_FRAME_MODE 28 28
regDP0_DP_LINK_SYMBOL_COUNT_CONTROL 0 0x2182 4 0 2
	DP_LINK_SR_COUNT_ENABLE 0 0
	DP_LINK_SR_COUNT_RESET 4 4
	DP_LINK_CYCLE_COUNT_ENABLE 8 8
	DP_LINK_CYCLE_COUNT_RESET 12 12
regDP0_DP_LINK_SYMBOL_COUNT_STATUS0 0 0x2180 1 0 2
	DP_LINK_SR_COUNT 0 15
regDP0_DP_LINK_SYMBOL_COUNT_STATUS1 0 0x2181 1 0 2
	DP_LINK_CYCLE_COUNT 0 31
regDP0_DP_MSA_COLORIMETRY 0 0x2120 1 0 2
	DP_MSA_MISC0 24 31
regDP0_DP_MSA_MISC 0 0x2124 4 0 2
	DP_MSA_MISC1 0 7
	DP_MSA_MISC2 8 15
	DP_MSA_MISC3 16 23
	DP_MSA_MISC4 24 31
regDP0_DP_MSA_TIMING_PARAM1 0 0x2162 2 0 2
	DP_MSA_VTOTAL 0 15
	DP_MSA_HTOTAL 16 31
regDP0_DP_MSA_TIMING_PARAM2 0 0x2163 2 0 2
	DP_MSA_VSTART 0 15
	DP_MSA_HSTART 16 31
regDP0_DP_MSA_TIMING_PARAM3 0 0x2164 4 0 2
	DP_MSA_VSYNCWIDTH 0 14
	DP_MSA_VSYNCPOLARITY 15 15
	DP_MSA_HSYNCWIDTH 16 30
	DP_MSA_HSYNCPOLARITY 31 31
regDP0_DP_MSA_TIMING_PARAM4 0 0x2165 2 0 2
	DP_MSA_VHEIGHT 0 15
	DP_MSA_HWIDTH 16 31
regDP0_DP_MSA_VBID_MISC 0 0x2170 8 0 2
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE 0 1
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE_EN 4 4
	DP_VBID1_OVERRIDE 8 8
	DP_VBID2_OVERRIDE 9 9
	DP_VBID1_OVERRIDE_EN 12 12
	DP_VBID2_OVERRIDE_EN 13 13
	DP_VBID6_LINE_REFERENCE 15 15
	DP_VBID6_LINE_NUM 16 31
regDP0_DP_MSE_LINK_TIMING 0 0x2154 2 0 2
	DP_MSE_LINK_FRAME 0 9
	DP_MSE_LINK_LINE 16 17
regDP0_DP_MSE_MISC_CNTL 0 0x2155 3 0 2
	DP_MSE_BLANK_CODE 0 0
	DP_MSE_TIMESTAMP_MODE 4 4
	DP_MSE_ZERO_ENCODER 8 8
regDP0_DP_MSE_RATE_CNTL 0 0x214d 2 0 2
	DP_MSE_RATE_Y 0 25
	DP_MSE_RATE_X 26 31
regDP0_DP_MSE_RATE_UPDATE 0 0x214f 1 0 2
	DP_MSE_RATE_UPDATE_PENDING 0 0
regDP0_DP_MSE_SAT0 0 0x2150 6 0 2
	DP_MSE_SAT_SRC0 0 2
	DP_MSE_SAT_ENCRYPT0 4 4
	DP_MSE_SAT_SLOT_COUNT0 8 13
	DP_MSE_SAT_SRC1 16 18
	DP_MSE_SAT_ENCRYPT1 20 20
	DP_MSE_SAT_SLOT_COUNT1 24 29
regDP0_DP_MSE_SAT0_STATUS 0 0x215d 6 0 2
	DP_MSE_SAT_SRC0_STATUS 0 2
	DP_MSE_SAT_ENCRYPT0_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT0_STATUS 8 13
	DP_MSE_SAT_SRC1_STATUS 16 18
	DP_MSE_SAT_ENCRYPT1_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT1_STATUS 24 29
regDP0_DP_MSE_SAT1 0 0x2151 6 0 2
	DP_MSE_SAT_SRC2 0 2
	DP_MSE_SAT_ENCRYPT2 4 4
	DP_MSE_SAT_SLOT_COUNT2 8 13
	DP_MSE_SAT_SRC3 16 18
	DP_MSE_SAT_ENCRYPT3 20 20
	DP_MSE_SAT_SLOT_COUNT3 24 29
regDP0_DP_MSE_SAT1_STATUS 0 0x215e 6 0 2
	DP_MSE_SAT_SRC2_STATUS 0 2
	DP_MSE_SAT_ENCRYPT2_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT2_STATUS 8 13
	DP_MSE_SAT_SRC3_STATUS 16 18
	DP_MSE_SAT_ENCRYPT3_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT3_STATUS 24 29
regDP0_DP_MSE_SAT2 0 0x2152 6 0 2
	DP_MSE_SAT_SRC4 0 2
	DP_MSE_SAT_ENCRYPT4 4 4
	DP_MSE_SAT_SLOT_COUNT4 8 13
	DP_MSE_SAT_SRC5 16 18
	DP_MSE_SAT_ENCRYPT5 20 20
	DP_MSE_SAT_SLOT_COUNT5 24 29
regDP0_DP_MSE_SAT2_STATUS 0 0x215f 6 0 2
	DP_MSE_SAT_SRC4_STATUS 0 2
	DP_MSE_SAT_ENCRYPT4_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT4_STATUS 8 13
	DP_MSE_SAT_SRC5_STATUS 16 18
	DP_MSE_SAT_ENCRYPT5_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT5_STATUS 24 29
regDP0_DP_MSE_SAT_UPDATE 0 0x2153 2 0 2
	DP_MSE_SAT_UPDATE 0 1
	DP_MSE_16_MTP_KEEPOUT 8 8
regDP0_DP_MSO_CNTL 0 0x2166 8 0 2
	DP_MSO_NUM_OF_SSTLINK 0 1
	DP_MSO_SEC_STREAM_ENABLE 4 7
	DP_MSO_SEC_ASP_ENABLE 8 11
	DP_MSO_SEC_ATP_ENABLE 12 15
	DP_MSO_SEC_AIP_ENABLE 16 19
	DP_MSO_SEC_ACM_ENABLE 20 23
	DP_MSO_SEC_GSP0_ENABLE 24 27
	DP_MSO_SEC_GSP1_ENABLE 28 31
regDP0_DP_MSO_CNTL1 0 0x2167 8 0 2
	DP_MSO_SEC_GSP2_ENABLE 0 3
	DP_MSO_SEC_GSP3_ENABLE 4 7
	DP_MSO_SEC_GSP4_ENABLE 8 11
	DP_MSO_SEC_GSP5_ENABLE 12 15
	DP_MSO_SEC_GSP6_ENABLE 16 19
	DP_MSO_SEC_GSP7_ENABLE 20 23
	DP_MSO_SEC_MPG_ENABLE 24 27
	DP_MSO_SEC_ISRC_ENABLE 28 31
regDP0_DP_PIXEL_FORMAT 0 0x211f 4 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_FORMAT 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 10
	COMPRESSED_PIXEL_FORMAT 16 16
regDP0_DP_PIXEL_FORMAT_DB_CNTL 0 0x213d 2 0 2
	PIXEL_FORMAT_DB_ENABLE 0 0
	PIXEL_FORMAT_DB_PENDING 4 4
regDP0_DP_SEC_AUD_M 0 0x2149 1 0 2
	DP_SEC_AUD_M 0 23
regDP0_DP_SEC_AUD_M_READBACK 0 0x214a 1 0 2
	DP_SEC_AUD_M_READBACK 0 23
regDP0_DP_SEC_AUD_N 0 0x2147 1 0 2
	DP_SEC_AUD_N 0 23
regDP0_DP_SEC_AUD_N_READBACK 0 0x2148 1 0 2
	DP_SEC_AUD_N_READBACK 0 23
regDP0_DP_SEC_CNTL 0 0x2141 14 0 2
	DP_SEC_STREAM_ENABLE 0 0
	DP_SEC_ASP_ENABLE 4 4
	DP_SEC_ATP_ENABLE 8 8
	DP_SEC_AIP_ENABLE 12 12
	DP_SEC_ACM_ENABLE 16 16
	DP_SEC_GSP0_ENABLE 20 20
	DP_SEC_GSP1_ENABLE 21 21
	DP_SEC_GSP2_ENABLE 22 22
	DP_SEC_GSP3_ENABLE 23 23
	DP_SEC_GSP4_ENABLE 24 24
	DP_SEC_GSP5_ENABLE 25 25
	DP_SEC_GSP6_ENABLE 26 26
	DP_SEC_GSP7_ENABLE 27 27
	DP_SEC_MPG_ENABLE 28 28
regDP0_DP_SEC_CNTL1 0 0x2142 15 0 2
	DP_SEC_ISRC_ENABLE 0 0
	DP_SEC_GSP0_LINE_REFERENCE 1 1
	DP_SEC_GSP0_PRIORITY 4 4
	DP_SEC_GSP0_SEND 5 5
	DP_SEC_GSP0_SEND_PENDING 6 6
	DP_SEC_GSP0_SEND_DEADLINE_MISSED 7 7
	DP_SEC_GSP0_SEND_ANY_LINE 8 8
	DP_SEC_GSP1_LINE_REFERENCE 9 9
	DP_SEC_GSP2_LINE_REFERENCE 10 10
	DP_SEC_GSP3_LINE_REFERENCE 11 11
	DP_SEC_GSP4_LINE_REFERENCE 12 12
	DP_SEC_GSP5_LINE_REFERENCE 13 13
	DP_SEC_GSP6_LINE_REFERENCE 14 14
	DP_SEC_GSP7_LINE_REFERENCE 15 15
	DP_SEC_GSP0_LINE_NUM 16 31
regDP0_DP_SEC_CNTL2 0 0x2169 29 0 2
	DP_SEC_GSP1_SEND 0 0
	DP_SEC_GSP1_SEND_PENDING 1 1
	DP_SEC_GSP1_SEND_DEADLINE_MISSED 2 2
	DP_SEC_GSP1_SEND_ANY_LINE 3 3
	DP_SEC_GSP2_SEND 4 4
	DP_SEC_GSP2_SEND_PENDING 5 5
	DP_SEC_GSP2_SEND_DEADLINE_MISSED 6 6
	DP_SEC_GSP2_SEND_ANY_LINE 7 7
	DP_SEC_GSP3_SEND 8 8
	DP_SEC_GSP3_SEND_PENDING 9 9
	DP_SEC_GSP3_SEND_DEADLINE_MISSED 10 10
	DP_SEC_GSP3_SEND_ANY_LINE 11 11
	DP_SEC_GSP4_SEND 12 12
	DP_SEC_GSP4_SEND_PENDING 13 13
	DP_SEC_GSP4_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP4_SEND_ANY_LINE 15 15
	DP_SEC_GSP5_SEND 16 16
	DP_SEC_GSP5_SEND_PENDING 17 17
	DP_SEC_GSP5_SEND_DEADLINE_MISSED 18 18
	DP_SEC_GSP5_SEND_ANY_LINE 19 19
	DP_SEC_GSP6_SEND 20 20
	DP_SEC_GSP6_SEND_PENDING 21 21
	DP_SEC_GSP6_SEND_DEADLINE_MISSED 22 22
	DP_SEC_GSP6_SEND_ANY_LINE 23 23
	DP_SEC_GSP7_SEND 24 24
	DP_SEC_GSP7_SEND_PENDING 25 25
	DP_SEC_GSP7_SEND_DEADLINE_MISSED 26 26
	DP_SEC_GSP7_SEND_ANY_LINE 27 27
	DP_SEC_GSP11_PPS 28 28
regDP0_DP_SEC_CNTL3 0 0x216a 2 0 2
	DP_SEC_GSP1_LINE_NUM 0 15
	DP_SEC_GSP2_LINE_NUM 16 31
regDP0_DP_SEC_CNTL4 0 0x216b 2 0 2
	DP_SEC_GSP3_LINE_NUM 0 15
	DP_SEC_GSP4_LINE_NUM 16 31
regDP0_DP_SEC_CNTL5 0 0x216c 2 0 2
	DP_SEC_GSP5_LINE_NUM 0 15
	DP_SEC_GSP6_LINE_NUM 16 31
regDP0_DP_SEC_CNTL6 0 0x216d 13 0 2
	DP_SEC_GSP7_LINE_NUM 0 15
	DP_SEC_GSP0_EN_DB_DISABLE 16 16
	DP_SEC_GSP1_EN_DB_DISABLE 17 17
	DP_SEC_GSP2_EN_DB_DISABLE 18 18
	DP_SEC_GSP3_EN_DB_DISABLE 19 19
	DP_SEC_GSP4_EN_DB_DISABLE 20 20
	DP_SEC_GSP5_EN_DB_DISABLE 21 21
	DP_SEC_GSP6_EN_DB_DISABLE 22 22
	DP_SEC_GSP7_EN_DB_DISABLE 23 23
	DP_SEC_GSP8_EN_DB_DISABLE 24 24
	DP_SEC_GSP9_EN_DB_DISABLE 25 25
	DP_SEC_GSP10_EN_DB_DISABLE 26 26
	DP_SEC_GSP11_EN_DB_DISABLE 27 27
regDP0_DP_SEC_CNTL7 0 0x216e 16 0 2
	DP_SEC_GSP0_SEND_ACTIVE 0 0
	DP_SEC_GSP0_SEND_IN_IDLE 1 1
	DP_SEC_GSP1_SEND_ACTIVE 4 4
	DP_SEC_GSP1_SEND_IN_IDLE 5 5
	DP_SEC_GSP2_SEND_ACTIVE 8 8
	DP_SEC_GSP2_SEND_IN_IDLE 9 9
	DP_SEC_GSP3_SEND_ACTIVE 12 12
	DP_SEC_GSP3_SEND_IN_IDLE 13 13
	DP_SEC_GSP4_SEND_ACTIVE 16 16
	DP_SEC_GSP4_SEND_IN_IDLE 17 17
	DP_SEC_GSP5_SEND_ACTIVE 20 20
	DP_SEC_GSP5_SEND_IN_IDLE 21 21
	DP_SEC_GSP6_SEND_ACTIVE 24 24
	DP_SEC_GSP6_SEND_IN_IDLE 25 25
	DP_SEC_GSP7_SEND_ACTIVE 28 28
	DP_SEC_GSP7_SEND_IN_IDLE 29 29
regDP0_DP_SEC_FRAMING1 0 0x2143 2 0 2
	DP_SEC_FRAME_START_LOCATION 0 11
	DP_SEC_VBLANK_TRANSMIT_WIDTH 16 31
regDP0_DP_SEC_FRAMING2 0 0x2144 2 0 2
	DP_SEC_START_POSITION 0 15
	DP_SEC_HBLANK_TRANSMIT_WIDTH 16 31
regDP0_DP_SEC_FRAMING3 0 0x2145 2 0 2
	DP_SEC_IDLE_FRAME_SIZE 0 13
	DP_SEC_IDLE_TRANSMIT_WIDTH 16 31
regDP0_DP_SEC_FRAMING4 0 0x2146 5 0 2
	DP_SST_SDP_SPLITTING 0 0
	DP_SEC_COLLISION_STATUS 20 20
	DP_SEC_COLLISION_ACK 24 24
	DP_SEC_AUDIO_MUTE 28 28
	DP_SEC_AUDIO_MUTE_STATUS 29 29
regDP0_DP_SEC_METADATA_TRANSMISSION 0 0x2171 4 0 2
	DP_SEC_METADATA_PACKET_ENABLE 0 0
	DP_SEC_METADATA_PACKET_LINE_REFERENCE 1 1
	DP_SEC_MSO_METADATA_PACKET_ENABLE 4 7
	DP_SEC_METADATA_PACKET_LINE 16 31
regDP0_DP_SEC_PACKET_CNTL 0 0x214c 4 0 2
	DP_SEC_ASP_CODING_TYPE 1 3
	DP_SEC_ASP_PRIORITY 4 4
	DP_SEC_VERSION 8 13
	DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE 16 16
regDP0_DP_SEC_TIMESTAMP 0 0x214b 1 0 2
	DP_SEC_TIMESTAMP_MODE 0 0
regDP0_DP_STEER_FIFO 0 0x2123 7 0 2
	DP_STEER_FIFO_ENABLE 0 0
	DP_STEER_FIFO_RESET 1 1
	DP_STEER_FIFO_RESET_DONE 2 2
	DP_STEER_OVERFLOW_FLAG 4 4
	DP_STEER_OVERFLOW_INT 5 5
	DP_STEER_OVERFLOW_ACK 6 6
	DP_STEER_OVERFLOW_MASK 7 7
regDP0_DP_STEER_FIFO_CNTL 0 0x2168 2 0 2
	DP_STEER_FIFO_COMPRESSED_LOW_GRANULARITY_MODE_EN 8 8
	DP_STEER_OUTPUT_PIXEL_PER_CYCLE 16 17
regDP0_DP_STREAM_SYMBOL_COUNT_CONTROL 0 0x217f 2 0 2
	DP_STREAM_BS_COUNT_ENABLE 0 0
	DP_STREAM_BS_COUNT_RESET 4 4
regDP0_DP_STREAM_SYMBOL_COUNT_STATUS 0 0x217e 1 0 2
	DP_STREAM_BS_COUNT 0 15
regDP0_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL 0 0x2183 3 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_PENDING 8 8
regDP0_DP_TU_CNTL 0 0x213c 3 0 2
	DP_TU_OVERFLOW_FLAG 8 8
	DP_TU_OVERFLOW_ACK 12 12
	DP_TU_SIZE 24 29
regDP0_DP_VID_INTERRUPT_CNTL 0 0x212c 3 0 2
	DP_VID_STREAM_DISABLE_INT 0 0
	DP_VID_STREAM_DISABLE_ACK 1 1
	DP_VID_STREAM_DISABLE_MASK 2 2
regDP0_DP_VID_M 0 0x2128 1 0 2
	DP_VID_M 0 23
regDP0_DP_VID_MSA_VBID 0 0x212b 3 0 2
	DP_VID_MSA_LOCATION 0 11
	DP_VID_MSA_TRANSMISSION_ENABLE 12 12
	DP_VID_VBID_FIELD_POL 24 24
regDP0_DP_VID_N 0 0x2127 1 0 2
	DP_VID_N 0 23
regDP0_DP_VID_STREAM_CNTL 0 0x2122 4 0 2
	DP_VID_STREAM_ENABLE 0 0
	DP_VID_STREAM_DIS_DEFER 8 9
	DP_VID_STREAM_STATUS 16 16
	DP_VID_STREAM_CHANGE_KEEPOUT 20 20
regDP0_DP_VID_TIMING 0 0x2126 5 0 2
	DP_VID_M_N_DOUBLE_BUFFER_MODE 4 4
	DP_VID_M_N_GEN_EN 8 8
	DP_VID_M_DIV 12 13
	DP_VID_N_INTERVAL 14 15
	DP_VID_N_DIV 24 31
regDP1_DP_ALPM_CNTL 0 0x2297 13 0 2
	DP_ML_PHY_SLEEP_SEND 0 0
	DP_ML_PHY_SLEEP_PENDING 1 1
	DP_ML_PHY_STANDBY_SEND 2 2
	DP_ML_PHY_STANDBY_PENDING 3 3
	DP_ML_PHY_SLEEP_STANDBY_IMMEDIATE 4 4
	DP_LINK_TRAINING_SWITCH_BETWEEN_VIDEO 5 5
	DP_ALPM_SLEEP_SEQUENCE_MODE 6 6
	DP_STOP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP 7 7
	DP_ML_PHY_SLEEP_PATTERN_NUM 8 9
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_STATUS 11 11
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_EN 12 12
	DP_ALPM_LINE_REFERENCE 15 15
	DP_ML_PHY_SLEEP_STANDBY_LINE_NUM 16 31
regDP1_DP_AUXLESS_ALPM_CNTL1 0 0x229d 4 0 2
	DP_ML_PHY_SLEEP_REPEAT 4 7
	DP_ML_PHY_SLEEP_DELAY 8 18
	DP_ML_PHY_SLEEP_INTERVAL 20 28
	DP_SET_AUXLESS_ALPM_SLEEP_STATE 31 31
regDP1_DP_AUXLESS_ALPM_CNTL2 0 0x229e 7 0 2
	DP_ML_PHY_SLEEP_HOLD_TIME 0 6
	DP_ALPM_WAKEUP_SEND 7 7
	DP_ALPM_WAKEUP_IMMEDIATE 16 16
	DP_ALPM_WAKEUP_PENDING 17 17
	DP_ALPM_FEC_EN_IMMEDIATE 18 18
	DP_ALPM_FEC_EN_PENDING 19 19
	DP_ALPM_ML_PHY_LOCK_PERIOD 20 29
regDP1_DP_AUXLESS_ALPM_CNTL3 0 0x229f 2 0 2
	DP_ALPM_WAKEUP_LINE_NUM 0 15
	DP_ALPM_FEC_EN_LINE_NUM 16 31
regDP1_DP_AUXLESS_ALPM_CNTL4 0 0x22a0 7 0 2
	DP_ALPM_HW_MODE_EN 1 1
	DP_ALPM_HW_MODE_SLEEP_PATTERN_SEL 2 2
	DP_ALPM_FORCE_WAKEUP_NEXT_FRAME 3 3
	DP_ALPM_HW_MODE_DIS_IMMEDIATE 4 4
	DP_ALPM_HW_MODE_EN_STATUS 5 5
	DP_ALPM_CURRENT_STATE 6 6
	DP_ALPM_FRAME_NUM 24 31
regDP1_DP_AUXLESS_ALPM_CNTL5 0 0x22a1 6 0 2
	DP_ALPM_WAKEUP_INTERRUPT_MASK 0 0
	DP_ALPM_WAKEUP_INTERRUPT_OCCURRED 1 1
	DP_ALPM_WAKEUP_INTERRUPT_STATUS 2 2
	DP_ALPM_WAKEUP_INTERRUPT_CLEAR 3 3
	DP_ALPM_WAKEUP_INTERRUPT_FRAME_NUM 8 15
	DP_ALPM_WAKEUP_INTERRUPT_LINE_NUM 16 31
regDP1_DP_CONFIG 0 0x2245 1 0 2
	DP_UDI_LANES 0 1
regDP1_DP_CP_LINK_VERIFICATION_PATTERN 0 0x2262 1 0 2
	DP_CP_LINK_VERIFICATION_PATTERN 0 15
regDP1_DP_CP_MSE_STATUS 0 0x2272 1 0 2
	DP_CP_MSE_RDY_ENCRYPT 0 0
regDP1_DP_DB_CNTL 0 0x2293 8 0 2
	DP_DB_PENDING 0 0
	DP_DB_TAKEN 4 4
	DP_DB_TAKEN_CLR 5 5
	DP_DB_LOCK 8 8
	DP_DB_DISABLE 12 12
	DP_VUPDATE_DB_PENDING 15 15
	DP_VUPDATE_DB_TAKEN 16 16
	DP_VUPDATE_DB_TAKEN_CLR 17 17
regDP1_DP_DPHY_8B10B_CNTL 0 0x2256 3 0 2
	DPHY_8B10B_RESET 8 8
	DPHY_8B10B_EXT_DISP 16 16
	DPHY_8B10B_CUR_DISP 24 24
regDP1_DP_DPHY_BS_SR_SWAP_CNTL 0 0x227e 3 0 2
	DPHY_LOAD_BS_COUNT 0 9
	DPHY_BS_SR_SWAP_DONE 15 15
	DPHY_LOAD_BS_COUNT_START 16 16
regDP1_DP_DPHY_CNTL 0 0x2251 11 0 2
	DPHY_ATEST_SEL_LANE0 0 0
	DPHY_ATEST_SEL_LANE1 1 1
	DPHY_ATEST_SEL_LANE2 2 2
	DPHY_ATEST_SEL_LANE3 3 3
	DPHY_FEC_EN 4 4
	DPHY_FEC_READY_SHADOW 5 5
	DPHY_FEC_ACTIVE_STATUS 6 6
	DPHY_FEC_DISABLE_MODE_FOR_ALPM 7 7
	DPHY_SCRAMBLER_SEL 8 8
	DPHY_BYPASS 16 16
	DPHY_SKEW_BYPASS 24 24
regDP1_DP_DPHY_CRC_CNTL 0 0x225a 3 0 2
	DPHY_CRC_FIELD 0 0
	DPHY_CRC_SEL 4 5
	DPHY_CRC_MASK 16 23
regDP1_DP_DPHY_CRC_EN 0 0x2259 3 0 2
	DPHY_CRC_EN 0 0
	DPHY_CRC_CONT_EN 4 4
	DPHY_CRC_RESULT_VALID 8 8
regDP1_DP_DPHY_CRC_MST_CNTL 0 0x225c 2 0 2
	DPHY_CRC_MST_FIRST_SLOT 0 5
	DPHY_CRC_MST_LAST_SLOT 8 13
regDP1_DP_DPHY_CRC_MST_STATUS 0 0x225d 3 0 2
	DPHY_CRC_MST_PHASE_LOCK 0 0
	DPHY_CRC_MST_PHASE_ERROR 8 8
	DPHY_CRC_MST_PHASE_ERROR_ACK 16 16
regDP1_DP_DPHY_CRC_RESULT 0 0x225b 4 0 2
	DPHY_CRC_RESULT 0 7
	DPHY_CRC_RESULT1 8 15
	DPHY_CRC_RESULT2 16 23
	DPHY_CRC_RESULT3 24 31
regDP1_DP_DPHY_FAST_TRAINING 0 0x225e 6 0 2
	DPHY_RX_FAST_TRAINING_CAPABLE 0 0
	DPHY_SW_FAST_TRAINING_START 1 1
	DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN 2 2
	DPHY_STREAM_RESET_DURING_FAST_TRAINING 4 4
	DPHY_FAST_TRAINING_TP1_TIME 8 19
	DPHY_FAST_TRAINING_TP2_TIME 20 31
regDP1_DP_DPHY_FAST_TRAINING_STATUS 0 0x225f 4 0 2
	DPHY_FAST_TRAINING_STATE 0 2
	DPHY_FAST_TRAINING_COMPLETE_OCCURRED 4 4
	DPHY_FAST_TRAINING_COMPLETE_MASK 8 8
	DPHY_FAST_TRAINING_COMPLETE_ACK 12 12
regDP1_DP_DPHY_HBR2_PATTERN_CONTROL 0 0x227f 1 0 2
	DP_DPHY_HBR2_PATTERN_CONTROL 0 2
regDP1_DP_DPHY_INTERNAL_CTRL 0 0x2249 2 0 2
	DPHY_ALT_SCRAMBLER_RESET_EN 0 0
	DPHY_ALT_SCRAMBLER_RESET_SEL 4 4
regDP1_DP_DPHY_PRBS_CNTL 0 0x2257 3 0 2
	DPHY_PRBS_EN 0 0
	DPHY_PRBS_SEL 4 5
	DPHY_PRBS_SEED 8 30
regDP1_DP_DPHY_SCRAM_CNTL 0 0x2258 4 0 2
	DPHY_SCRAMBLER_DIS 0 0
	DPHY_SCRAMBLER_ADVANCE 4 4
	DPHY_SCRAMBLER_BS_COUNT 8 17
	DPHY_SCRAMBLER_KCODE 24 24
regDP1_DP_DPHY_SYM0 0 0x2253 3 0 2
	DPHY_SYM1 0 9
	DPHY_SYM2 10 19
	DPHY_SYM3 20 29
regDP1_DP_DPHY_SYM1 0 0x2254 3 0 2
	DPHY_SYM4 0 9
	DPHY_SYM5 10 19
	DPHY_SYM6 20 29
regDP1_DP_DPHY_SYM2 0 0x2255 2 0 2
	DPHY_SYM7 0 9
	DPHY_SYM8 10 19
regDP1_DP_DPHY_TRAINING_PATTERN_SEL 0 0x2252 1 0 2
	DPHY_TRAINING_PATTERN_SEL 0 1
regDP1_DP_DPIA_SPARE 0 0x2284 1 0 2
	DP_DPIA_SPARE 0 1
regDP1_DP_GSP10_CNTL 0 0x229a 10 0 2
	DP_MSO_SEC_GSP10_ENABLE 0 3
	DP_SEC_GSP10_ENABLE 4 4
	DP_SEC_GSP10_LINE_REFERENCE 5 5
	DP_SEC_GSP10_SEND_IN_IDLE 6 6
	DP_SEC_GSP10_SEND 7 7
	DP_SEC_GSP10_SEND_ANY_LINE 8 8
	DP_SEC_GSP10_SEND_PENDING 12 12
	DP_SEC_GSP10_SEND_ACTIVE 13 13
	DP_SEC_GSP10_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP10_LINE_NUM 16 31
regDP1_DP_GSP11_CNTL 0 0x229b 10 0 2
	DP_MSO_SEC_GSP11_ENABLE 0 3
	DP_SEC_GSP11_ENABLE 4 4
	DP_SEC_GSP11_LINE_REFERENCE 5 5
	DP_SEC_GSP11_SEND_IN_IDLE 6 6
	DP_SEC_GSP11_SEND 7 7
	DP_SEC_GSP11_SEND_ANY_LINE 8 8
	DP_SEC_GSP11_SEND_PENDING 12 12
	DP_SEC_GSP11_SEND_ACTIVE 13 13
	DP_SEC_GSP11_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP11_LINE_NUM 16 31
regDP1_DP_GSP8_CNTL 0 0x2298 10 0 2
	DP_MSO_SEC_GSP8_ENABLE 0 3
	DP_SEC_GSP8_ENABLE 4 4
	DP_SEC_GSP8_LINE_REFERENCE 5 5
	DP_SEC_GSP8_SEND_IN_IDLE 6 6
	DP_SEC_GSP8_SEND 7 7
	DP_SEC_GSP8_SEND_ANY_LINE 8 8
	DP_SEC_GSP8_SEND_PENDING 12 12
	DP_SEC_GSP8_SEND_ACTIVE 13 13
	DP_SEC_GSP8_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP8_LINE_NUM 16 31
regDP1_DP_GSP9_CNTL 0 0x2299 10 0 2
	DP_MSO_SEC_GSP9_ENABLE 0 3
	DP_SEC_GSP9_ENABLE 4 4
	DP_SEC_GSP9_LINE_REFERENCE 5 5
	DP_SEC_GSP9_SEND_IN_IDLE 6 6
	DP_SEC_GSP9_SEND 7 7
	DP_SEC_GSP9_SEND_ANY_LINE 8 8
	DP_SEC_GSP9_SEND_PENDING 12 12
	DP_SEC_GSP9_SEND_ACTIVE 13 13
	DP_SEC_GSP9_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP9_LINE_NUM 16 31
regDP1_DP_GSP_EN_DB_STATUS 0 0x229c 12 0 2
	DP_SEC_GSP0_EN_DB_PENDING 0 0
	DP_SEC_GSP1_EN_DB_PENDING 1 1
	DP_SEC_GSP2_EN_DB_PENDING 2 2
	DP_SEC_GSP3_EN_DB_PENDING 3 3
	DP_SEC_GSP4_EN_DB_PENDING 4 4
	DP_SEC_GSP5_EN_DB_PENDING 5 5
	DP_SEC_GSP6_EN_DB_PENDING 6 6
	DP_SEC_GSP7_EN_DB_PENDING 7 7
	DP_SEC_GSP8_EN_DB_PENDING 8 8
	DP_SEC_GSP9_EN_DB_PENDING 9 9
	DP_SEC_GSP10_EN_DB_PENDING 10 10
	DP_SEC_GSP11_EN_DB_PENDING 11 11
regDP1_DP_HBLANK_CONTROL 0 0x2285 1 0 2
	DP_HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP1_DP_HBR2_EYE_PATTERN 0 0x224e 1 0 2
	DP_HBR2_EYE_PATTERN_ENABLE 0 0
regDP1_DP_LINK_CNTL 0 0x2242 2 0 2
	DP_LINK_TRAINING_COMPLETE 4 4
	DP_LINK_STATUS 8 8
regDP1_DP_LINK_FRAMING_CNTL 0 0x224d 4 0 2
	DP_IDLE_BS_INTERVAL 0 17
	DP_BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
	DP_VBID_DISABLE 24 24
	DP_VID_ENHANCED_FRAME_MODE 28 28
regDP1_DP_LINK_SYMBOL_COUNT_CONTROL 0 0x22a6 4 0 2
	DP_LINK_SR_COUNT_ENABLE 0 0
	DP_LINK_SR_COUNT_RESET 4 4
	DP_LINK_CYCLE_COUNT_ENABLE 8 8
	DP_LINK_CYCLE_COUNT_RESET 12 12
regDP1_DP_LINK_SYMBOL_COUNT_STATUS0 0 0x22a4 1 0 2
	DP_LINK_SR_COUNT 0 15
regDP1_DP_LINK_SYMBOL_COUNT_STATUS1 0 0x22a5 1 0 2
	DP_LINK_CYCLE_COUNT 0 31
regDP1_DP_MSA_COLORIMETRY 0 0x2244 1 0 2
	DP_MSA_MISC0 24 31
regDP1_DP_MSA_MISC 0 0x2248 4 0 2
	DP_MSA_MISC1 0 7
	DP_MSA_MISC2 8 15
	DP_MSA_MISC3 16 23
	DP_MSA_MISC4 24 31
regDP1_DP_MSA_TIMING_PARAM1 0 0x2286 2 0 2
	DP_MSA_VTOTAL 0 15
	DP_MSA_HTOTAL 16 31
regDP1_DP_MSA_TIMING_PARAM2 0 0x2287 2 0 2
	DP_MSA_VSTART 0 15
	DP_MSA_HSTART 16 31
regDP1_DP_MSA_TIMING_PARAM3 0 0x2288 4 0 2
	DP_MSA_VSYNCWIDTH 0 14
	DP_MSA_VSYNCPOLARITY 15 15
	DP_MSA_HSYNCWIDTH 16 30
	DP_MSA_HSYNCPOLARITY 31 31
regDP1_DP_MSA_TIMING_PARAM4 0 0x2289 2 0 2
	DP_MSA_VHEIGHT 0 15
	DP_MSA_HWIDTH 16 31
regDP1_DP_MSA_VBID_MISC 0 0x2294 8 0 2
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE 0 1
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE_EN 4 4
	DP_VBID1_OVERRIDE 8 8
	DP_VBID2_OVERRIDE 9 9
	DP_VBID1_OVERRIDE_EN 12 12
	DP_VBID2_OVERRIDE_EN 13 13
	DP_VBID6_LINE_REFERENCE 15 15
	DP_VBID6_LINE_NUM 16 31
regDP1_DP_MSE_LINK_TIMING 0 0x2278 2 0 2
	DP_MSE_LINK_FRAME 0 9
	DP_MSE_LINK_LINE 16 17
regDP1_DP_MSE_MISC_CNTL 0 0x2279 3 0 2
	DP_MSE_BLANK_CODE 0 0
	DP_MSE_TIMESTAMP_MODE 4 4
	DP_MSE_ZERO_ENCODER 8 8
regDP1_DP_MSE_RATE_CNTL 0 0x2271 2 0 2
	DP_MSE_RATE_Y 0 25
	DP_MSE_RATE_X 26 31
regDP1_DP_MSE_RATE_UPDATE 0 0x2273 1 0 2
	DP_MSE_RATE_UPDATE_PENDING 0 0
regDP1_DP_MSE_SAT0 0 0x2274 6 0 2
	DP_MSE_SAT_SRC0 0 2
	DP_MSE_SAT_ENCRYPT0 4 4
	DP_MSE_SAT_SLOT_COUNT0 8 13
	DP_MSE_SAT_SRC1 16 18
	DP_MSE_SAT_ENCRYPT1 20 20
	DP_MSE_SAT_SLOT_COUNT1 24 29
regDP1_DP_MSE_SAT0_STATUS 0 0x2281 6 0 2
	DP_MSE_SAT_SRC0_STATUS 0 2
	DP_MSE_SAT_ENCRYPT0_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT0_STATUS 8 13
	DP_MSE_SAT_SRC1_STATUS 16 18
	DP_MSE_SAT_ENCRYPT1_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT1_STATUS 24 29
regDP1_DP_MSE_SAT1 0 0x2275 6 0 2
	DP_MSE_SAT_SRC2 0 2
	DP_MSE_SAT_ENCRYPT2 4 4
	DP_MSE_SAT_SLOT_COUNT2 8 13
	DP_MSE_SAT_SRC3 16 18
	DP_MSE_SAT_ENCRYPT3 20 20
	DP_MSE_SAT_SLOT_COUNT3 24 29
regDP1_DP_MSE_SAT1_STATUS 0 0x2282 6 0 2
	DP_MSE_SAT_SRC2_STATUS 0 2
	DP_MSE_SAT_ENCRYPT2_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT2_STATUS 8 13
	DP_MSE_SAT_SRC3_STATUS 16 18
	DP_MSE_SAT_ENCRYPT3_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT3_STATUS 24 29
regDP1_DP_MSE_SAT2 0 0x2276 6 0 2
	DP_MSE_SAT_SRC4 0 2
	DP_MSE_SAT_ENCRYPT4 4 4
	DP_MSE_SAT_SLOT_COUNT4 8 13
	DP_MSE_SAT_SRC5 16 18
	DP_MSE_SAT_ENCRYPT5 20 20
	DP_MSE_SAT_SLOT_COUNT5 24 29
regDP1_DP_MSE_SAT2_STATUS 0 0x2283 6 0 2
	DP_MSE_SAT_SRC4_STATUS 0 2
	DP_MSE_SAT_ENCRYPT4_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT4_STATUS 8 13
	DP_MSE_SAT_SRC5_STATUS 16 18
	DP_MSE_SAT_ENCRYPT5_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT5_STATUS 24 29
regDP1_DP_MSE_SAT_UPDATE 0 0x2277 2 0 2
	DP_MSE_SAT_UPDATE 0 1
	DP_MSE_16_MTP_KEEPOUT 8 8
regDP1_DP_MSO_CNTL 0 0x228a 8 0 2
	DP_MSO_NUM_OF_SSTLINK 0 1
	DP_MSO_SEC_STREAM_ENABLE 4 7
	DP_MSO_SEC_ASP_ENABLE 8 11
	DP_MSO_SEC_ATP_ENABLE 12 15
	DP_MSO_SEC_AIP_ENABLE 16 19
	DP_MSO_SEC_ACM_ENABLE 20 23
	DP_MSO_SEC_GSP0_ENABLE 24 27
	DP_MSO_SEC_GSP1_ENABLE 28 31
regDP1_DP_MSO_CNTL1 0 0x228b 8 0 2
	DP_MSO_SEC_GSP2_ENABLE 0 3
	DP_MSO_SEC_GSP3_ENABLE 4 7
	DP_MSO_SEC_GSP4_ENABLE 8 11
	DP_MSO_SEC_GSP5_ENABLE 12 15
	DP_MSO_SEC_GSP6_ENABLE 16 19
	DP_MSO_SEC_GSP7_ENABLE 20 23
	DP_MSO_SEC_MPG_ENABLE 24 27
	DP_MSO_SEC_ISRC_ENABLE 28 31
regDP1_DP_PIXEL_FORMAT 0 0x2243 4 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_FORMAT 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 10
	COMPRESSED_PIXEL_FORMAT 16 16
regDP1_DP_PIXEL_FORMAT_DB_CNTL 0 0x2261 2 0 2
	PIXEL_FORMAT_DB_ENABLE 0 0
	PIXEL_FORMAT_DB_PENDING 4 4
regDP1_DP_SEC_AUD_M 0 0x226d 1 0 2
	DP_SEC_AUD_M 0 23
regDP1_DP_SEC_AUD_M_READBACK 0 0x226e 1 0 2
	DP_SEC_AUD_M_READBACK 0 23
regDP1_DP_SEC_AUD_N 0 0x226b 1 0 2
	DP_SEC_AUD_N 0 23
regDP1_DP_SEC_AUD_N_READBACK 0 0x226c 1 0 2
	DP_SEC_AUD_N_READBACK 0 23
regDP1_DP_SEC_CNTL 0 0x2265 14 0 2
	DP_SEC_STREAM_ENABLE 0 0
	DP_SEC_ASP_ENABLE 4 4
	DP_SEC_ATP_ENABLE 8 8
	DP_SEC_AIP_ENABLE 12 12
	DP_SEC_ACM_ENABLE 16 16
	DP_SEC_GSP0_ENABLE 20 20
	DP_SEC_GSP1_ENABLE 21 21
	DP_SEC_GSP2_ENABLE 22 22
	DP_SEC_GSP3_ENABLE 23 23
	DP_SEC_GSP4_ENABLE 24 24
	DP_SEC_GSP5_ENABLE 25 25
	DP_SEC_GSP6_ENABLE 26 26
	DP_SEC_GSP7_ENABLE 27 27
	DP_SEC_MPG_ENABLE 28 28
regDP1_DP_SEC_CNTL1 0 0x2266 15 0 2
	DP_SEC_ISRC_ENABLE 0 0
	DP_SEC_GSP0_LINE_REFERENCE 1 1
	DP_SEC_GSP0_PRIORITY 4 4
	DP_SEC_GSP0_SEND 5 5
	DP_SEC_GSP0_SEND_PENDING 6 6
	DP_SEC_GSP0_SEND_DEADLINE_MISSED 7 7
	DP_SEC_GSP0_SEND_ANY_LINE 8 8
	DP_SEC_GSP1_LINE_REFERENCE 9 9
	DP_SEC_GSP2_LINE_REFERENCE 10 10
	DP_SEC_GSP3_LINE_REFERENCE 11 11
	DP_SEC_GSP4_LINE_REFERENCE 12 12
	DP_SEC_GSP5_LINE_REFERENCE 13 13
	DP_SEC_GSP6_LINE_REFERENCE 14 14
	DP_SEC_GSP7_LINE_REFERENCE 15 15
	DP_SEC_GSP0_LINE_NUM 16 31
regDP1_DP_SEC_CNTL2 0 0x228d 29 0 2
	DP_SEC_GSP1_SEND 0 0
	DP_SEC_GSP1_SEND_PENDING 1 1
	DP_SEC_GSP1_SEND_DEADLINE_MISSED 2 2
	DP_SEC_GSP1_SEND_ANY_LINE 3 3
	DP_SEC_GSP2_SEND 4 4
	DP_SEC_GSP2_SEND_PENDING 5 5
	DP_SEC_GSP2_SEND_DEADLINE_MISSED 6 6
	DP_SEC_GSP2_SEND_ANY_LINE 7 7
	DP_SEC_GSP3_SEND 8 8
	DP_SEC_GSP3_SEND_PENDING 9 9
	DP_SEC_GSP3_SEND_DEADLINE_MISSED 10 10
	DP_SEC_GSP3_SEND_ANY_LINE 11 11
	DP_SEC_GSP4_SEND 12 12
	DP_SEC_GSP4_SEND_PENDING 13 13
	DP_SEC_GSP4_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP4_SEND_ANY_LINE 15 15
	DP_SEC_GSP5_SEND 16 16
	DP_SEC_GSP5_SEND_PENDING 17 17
	DP_SEC_GSP5_SEND_DEADLINE_MISSED 18 18
	DP_SEC_GSP5_SEND_ANY_LINE 19 19
	DP_SEC_GSP6_SEND 20 20
	DP_SEC_GSP6_SEND_PENDING 21 21
	DP_SEC_GSP6_SEND_DEADLINE_MISSED 22 22
	DP_SEC_GSP6_SEND_ANY_LINE 23 23
	DP_SEC_GSP7_SEND 24 24
	DP_SEC_GSP7_SEND_PENDING 25 25
	DP_SEC_GSP7_SEND_DEADLINE_MISSED 26 26
	DP_SEC_GSP7_SEND_ANY_LINE 27 27
	DP_SEC_GSP11_PPS 28 28
regDP1_DP_SEC_CNTL3 0 0x228e 2 0 2
	DP_SEC_GSP1_LINE_NUM 0 15
	DP_SEC_GSP2_LINE_NUM 16 31
regDP1_DP_SEC_CNTL4 0 0x228f 2 0 2
	DP_SEC_GSP3_LINE_NUM 0 15
	DP_SEC_GSP4_LINE_NUM 16 31
regDP1_DP_SEC_CNTL5 0 0x2290 2 0 2
	DP_SEC_GSP5_LINE_NUM 0 15
	DP_SEC_GSP6_LINE_NUM 16 31
regDP1_DP_SEC_CNTL6 0 0x2291 13 0 2
	DP_SEC_GSP7_LINE_NUM 0 15
	DP_SEC_GSP0_EN_DB_DISABLE 16 16
	DP_SEC_GSP1_EN_DB_DISABLE 17 17
	DP_SEC_GSP2_EN_DB_DISABLE 18 18
	DP_SEC_GSP3_EN_DB_DISABLE 19 19
	DP_SEC_GSP4_EN_DB_DISABLE 20 20
	DP_SEC_GSP5_EN_DB_DISABLE 21 21
	DP_SEC_GSP6_EN_DB_DISABLE 22 22
	DP_SEC_GSP7_EN_DB_DISABLE 23 23
	DP_SEC_GSP8_EN_DB_DISABLE 24 24
	DP_SEC_GSP9_EN_DB_DISABLE 25 25
	DP_SEC_GSP10_EN_DB_DISABLE 26 26
	DP_SEC_GSP11_EN_DB_DISABLE 27 27
regDP1_DP_SEC_CNTL7 0 0x2292 16 0 2
	DP_SEC_GSP0_SEND_ACTIVE 0 0
	DP_SEC_GSP0_SEND_IN_IDLE 1 1
	DP_SEC_GSP1_SEND_ACTIVE 4 4
	DP_SEC_GSP1_SEND_IN_IDLE 5 5
	DP_SEC_GSP2_SEND_ACTIVE 8 8
	DP_SEC_GSP2_SEND_IN_IDLE 9 9
	DP_SEC_GSP3_SEND_ACTIVE 12 12
	DP_SEC_GSP3_SEND_IN_IDLE 13 13
	DP_SEC_GSP4_SEND_ACTIVE 16 16
	DP_SEC_GSP4_SEND_IN_IDLE 17 17
	DP_SEC_GSP5_SEND_ACTIVE 20 20
	DP_SEC_GSP5_SEND_IN_IDLE 21 21
	DP_SEC_GSP6_SEND_ACTIVE 24 24
	DP_SEC_GSP6_SEND_IN_IDLE 25 25
	DP_SEC_GSP7_SEND_ACTIVE 28 28
	DP_SEC_GSP7_SEND_IN_IDLE 29 29
regDP1_DP_SEC_FRAMING1 0 0x2267 2 0 2
	DP_SEC_FRAME_START_LOCATION 0 11
	DP_SEC_VBLANK_TRANSMIT_WIDTH 16 31
regDP1_DP_SEC_FRAMING2 0 0x2268 2 0 2
	DP_SEC_START_POSITION 0 15
	DP_SEC_HBLANK_TRANSMIT_WIDTH 16 31
regDP1_DP_SEC_FRAMING3 0 0x2269 2 0 2
	DP_SEC_IDLE_FRAME_SIZE 0 13
	DP_SEC_IDLE_TRANSMIT_WIDTH 16 31
regDP1_DP_SEC_FRAMING4 0 0x226a 5 0 2
	DP_SST_SDP_SPLITTING 0 0
	DP_SEC_COLLISION_STATUS 20 20
	DP_SEC_COLLISION_ACK 24 24
	DP_SEC_AUDIO_MUTE 28 28
	DP_SEC_AUDIO_MUTE_STATUS 29 29
regDP1_DP_SEC_METADATA_TRANSMISSION 0 0x2295 4 0 2
	DP_SEC_METADATA_PACKET_ENABLE 0 0
	DP_SEC_METADATA_PACKET_LINE_REFERENCE 1 1
	DP_SEC_MSO_METADATA_PACKET_ENABLE 4 7
	DP_SEC_METADATA_PACKET_LINE 16 31
regDP1_DP_SEC_PACKET_CNTL 0 0x2270 4 0 2
	DP_SEC_ASP_CODING_TYPE 1 3
	DP_SEC_ASP_PRIORITY 4 4
	DP_SEC_VERSION 8 13
	DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE 16 16
regDP1_DP_SEC_TIMESTAMP 0 0x226f 1 0 2
	DP_SEC_TIMESTAMP_MODE 0 0
regDP1_DP_STEER_FIFO 0 0x2247 7 0 2
	DP_STEER_FIFO_ENABLE 0 0
	DP_STEER_FIFO_RESET 1 1
	DP_STEER_FIFO_RESET_DONE 2 2
	DP_STEER_OVERFLOW_FLAG 4 4
	DP_STEER_OVERFLOW_INT 5 5
	DP_STEER_OVERFLOW_ACK 6 6
	DP_STEER_OVERFLOW_MASK 7 7
regDP1_DP_STEER_FIFO_CNTL 0 0x228c 2 0 2
	DP_STEER_FIFO_COMPRESSED_LOW_GRANULARITY_MODE_EN 8 8
	DP_STEER_OUTPUT_PIXEL_PER_CYCLE 16 17
regDP1_DP_STREAM_SYMBOL_COUNT_CONTROL 0 0x22a3 2 0 2
	DP_STREAM_BS_COUNT_ENABLE 0 0
	DP_STREAM_BS_COUNT_RESET 4 4
regDP1_DP_STREAM_SYMBOL_COUNT_STATUS 0 0x22a2 1 0 2
	DP_STREAM_BS_COUNT 0 15
regDP1_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL 0 0x22a7 3 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_PENDING 8 8
regDP1_DP_TU_CNTL 0 0x2260 3 0 2
	DP_TU_OVERFLOW_FLAG 8 8
	DP_TU_OVERFLOW_ACK 12 12
	DP_TU_SIZE 24 29
regDP1_DP_VID_INTERRUPT_CNTL 0 0x2250 3 0 2
	DP_VID_STREAM_DISABLE_INT 0 0
	DP_VID_STREAM_DISABLE_ACK 1 1
	DP_VID_STREAM_DISABLE_MASK 2 2
regDP1_DP_VID_M 0 0x224c 1 0 2
	DP_VID_M 0 23
regDP1_DP_VID_MSA_VBID 0 0x224f 3 0 2
	DP_VID_MSA_LOCATION 0 11
	DP_VID_MSA_TRANSMISSION_ENABLE 12 12
	DP_VID_VBID_FIELD_POL 24 24
regDP1_DP_VID_N 0 0x224b 1 0 2
	DP_VID_N 0 23
regDP1_DP_VID_STREAM_CNTL 0 0x2246 4 0 2
	DP_VID_STREAM_ENABLE 0 0
	DP_VID_STREAM_DIS_DEFER 8 9
	DP_VID_STREAM_STATUS 16 16
	DP_VID_STREAM_CHANGE_KEEPOUT 20 20
regDP1_DP_VID_TIMING 0 0x224a 5 0 2
	DP_VID_M_N_DOUBLE_BUFFER_MODE 4 4
	DP_VID_M_N_GEN_EN 8 8
	DP_VID_M_DIV 12 13
	DP_VID_N_INTERVAL 14 15
	DP_VID_N_DIV 24 31
regDP2_DP_ALPM_CNTL 0 0x23bb 13 0 2
	DP_ML_PHY_SLEEP_SEND 0 0
	DP_ML_PHY_SLEEP_PENDING 1 1
	DP_ML_PHY_STANDBY_SEND 2 2
	DP_ML_PHY_STANDBY_PENDING 3 3
	DP_ML_PHY_SLEEP_STANDBY_IMMEDIATE 4 4
	DP_LINK_TRAINING_SWITCH_BETWEEN_VIDEO 5 5
	DP_ALPM_SLEEP_SEQUENCE_MODE 6 6
	DP_STOP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP 7 7
	DP_ML_PHY_SLEEP_PATTERN_NUM 8 9
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_STATUS 11 11
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_EN 12 12
	DP_ALPM_LINE_REFERENCE 15 15
	DP_ML_PHY_SLEEP_STANDBY_LINE_NUM 16 31
regDP2_DP_AUXLESS_ALPM_CNTL1 0 0x23c1 4 0 2
	DP_ML_PHY_SLEEP_REPEAT 4 7
	DP_ML_PHY_SLEEP_DELAY 8 18
	DP_ML_PHY_SLEEP_INTERVAL 20 28
	DP_SET_AUXLESS_ALPM_SLEEP_STATE 31 31
regDP2_DP_AUXLESS_ALPM_CNTL2 0 0x23c2 7 0 2
	DP_ML_PHY_SLEEP_HOLD_TIME 0 6
	DP_ALPM_WAKEUP_SEND 7 7
	DP_ALPM_WAKEUP_IMMEDIATE 16 16
	DP_ALPM_WAKEUP_PENDING 17 17
	DP_ALPM_FEC_EN_IMMEDIATE 18 18
	DP_ALPM_FEC_EN_PENDING 19 19
	DP_ALPM_ML_PHY_LOCK_PERIOD 20 29
regDP2_DP_AUXLESS_ALPM_CNTL3 0 0x23c3 2 0 2
	DP_ALPM_WAKEUP_LINE_NUM 0 15
	DP_ALPM_FEC_EN_LINE_NUM 16 31
regDP2_DP_AUXLESS_ALPM_CNTL4 0 0x23c4 7 0 2
	DP_ALPM_HW_MODE_EN 1 1
	DP_ALPM_HW_MODE_SLEEP_PATTERN_SEL 2 2
	DP_ALPM_FORCE_WAKEUP_NEXT_FRAME 3 3
	DP_ALPM_HW_MODE_DIS_IMMEDIATE 4 4
	DP_ALPM_HW_MODE_EN_STATUS 5 5
	DP_ALPM_CURRENT_STATE 6 6
	DP_ALPM_FRAME_NUM 24 31
regDP2_DP_AUXLESS_ALPM_CNTL5 0 0x23c5 6 0 2
	DP_ALPM_WAKEUP_INTERRUPT_MASK 0 0
	DP_ALPM_WAKEUP_INTERRUPT_OCCURRED 1 1
	DP_ALPM_WAKEUP_INTERRUPT_STATUS 2 2
	DP_ALPM_WAKEUP_INTERRUPT_CLEAR 3 3
	DP_ALPM_WAKEUP_INTERRUPT_FRAME_NUM 8 15
	DP_ALPM_WAKEUP_INTERRUPT_LINE_NUM 16 31
regDP2_DP_CONFIG 0 0x2369 1 0 2
	DP_UDI_LANES 0 1
regDP2_DP_CP_LINK_VERIFICATION_PATTERN 0 0x2386 1 0 2
	DP_CP_LINK_VERIFICATION_PATTERN 0 15
regDP2_DP_CP_MSE_STATUS 0 0x2396 1 0 2
	DP_CP_MSE_RDY_ENCRYPT 0 0
regDP2_DP_DB_CNTL 0 0x23b7 8 0 2
	DP_DB_PENDING 0 0
	DP_DB_TAKEN 4 4
	DP_DB_TAKEN_CLR 5 5
	DP_DB_LOCK 8 8
	DP_DB_DISABLE 12 12
	DP_VUPDATE_DB_PENDING 15 15
	DP_VUPDATE_DB_TAKEN 16 16
	DP_VUPDATE_DB_TAKEN_CLR 17 17
regDP2_DP_DPHY_8B10B_CNTL 0 0x237a 3 0 2
	DPHY_8B10B_RESET 8 8
	DPHY_8B10B_EXT_DISP 16 16
	DPHY_8B10B_CUR_DISP 24 24
regDP2_DP_DPHY_BS_SR_SWAP_CNTL 0 0x23a2 3 0 2
	DPHY_LOAD_BS_COUNT 0 9
	DPHY_BS_SR_SWAP_DONE 15 15
	DPHY_LOAD_BS_COUNT_START 16 16
regDP2_DP_DPHY_CNTL 0 0x2375 11 0 2
	DPHY_ATEST_SEL_LANE0 0 0
	DPHY_ATEST_SEL_LANE1 1 1
	DPHY_ATEST_SEL_LANE2 2 2
	DPHY_ATEST_SEL_LANE3 3 3
	DPHY_FEC_EN 4 4
	DPHY_FEC_READY_SHADOW 5 5
	DPHY_FEC_ACTIVE_STATUS 6 6
	DPHY_FEC_DISABLE_MODE_FOR_ALPM 7 7
	DPHY_SCRAMBLER_SEL 8 8
	DPHY_BYPASS 16 16
	DPHY_SKEW_BYPASS 24 24
regDP2_DP_DPHY_CRC_CNTL 0 0x237e 3 0 2
	DPHY_CRC_FIELD 0 0
	DPHY_CRC_SEL 4 5
	DPHY_CRC_MASK 16 23
regDP2_DP_DPHY_CRC_EN 0 0x237d 3 0 2
	DPHY_CRC_EN 0 0
	DPHY_CRC_CONT_EN 4 4
	DPHY_CRC_RESULT_VALID 8 8
regDP2_DP_DPHY_CRC_MST_CNTL 0 0x2380 2 0 2
	DPHY_CRC_MST_FIRST_SLOT 0 5
	DPHY_CRC_MST_LAST_SLOT 8 13
regDP2_DP_DPHY_CRC_MST_STATUS 0 0x2381 3 0 2
	DPHY_CRC_MST_PHASE_LOCK 0 0
	DPHY_CRC_MST_PHASE_ERROR 8 8
	DPHY_CRC_MST_PHASE_ERROR_ACK 16 16
regDP2_DP_DPHY_CRC_RESULT 0 0x237f 4 0 2
	DPHY_CRC_RESULT 0 7
	DPHY_CRC_RESULT1 8 15
	DPHY_CRC_RESULT2 16 23
	DPHY_CRC_RESULT3 24 31
regDP2_DP_DPHY_FAST_TRAINING 0 0x2382 6 0 2
	DPHY_RX_FAST_TRAINING_CAPABLE 0 0
	DPHY_SW_FAST_TRAINING_START 1 1
	DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN 2 2
	DPHY_STREAM_RESET_DURING_FAST_TRAINING 4 4
	DPHY_FAST_TRAINING_TP1_TIME 8 19
	DPHY_FAST_TRAINING_TP2_TIME 20 31
regDP2_DP_DPHY_FAST_TRAINING_STATUS 0 0x2383 4 0 2
	DPHY_FAST_TRAINING_STATE 0 2
	DPHY_FAST_TRAINING_COMPLETE_OCCURRED 4 4
	DPHY_FAST_TRAINING_COMPLETE_MASK 8 8
	DPHY_FAST_TRAINING_COMPLETE_ACK 12 12
regDP2_DP_DPHY_HBR2_PATTERN_CONTROL 0 0x23a3 1 0 2
	DP_DPHY_HBR2_PATTERN_CONTROL 0 2
regDP2_DP_DPHY_INTERNAL_CTRL 0 0x236d 2 0 2
	DPHY_ALT_SCRAMBLER_RESET_EN 0 0
	DPHY_ALT_SCRAMBLER_RESET_SEL 4 4
regDP2_DP_DPHY_PRBS_CNTL 0 0x237b 3 0 2
	DPHY_PRBS_EN 0 0
	DPHY_PRBS_SEL 4 5
	DPHY_PRBS_SEED 8 30
regDP2_DP_DPHY_SCRAM_CNTL 0 0x237c 4 0 2
	DPHY_SCRAMBLER_DIS 0 0
	DPHY_SCRAMBLER_ADVANCE 4 4
	DPHY_SCRAMBLER_BS_COUNT 8 17
	DPHY_SCRAMBLER_KCODE 24 24
regDP2_DP_DPHY_SYM0 0 0x2377 3 0 2
	DPHY_SYM1 0 9
	DPHY_SYM2 10 19
	DPHY_SYM3 20 29
regDP2_DP_DPHY_SYM1 0 0x2378 3 0 2
	DPHY_SYM4 0 9
	DPHY_SYM5 10 19
	DPHY_SYM6 20 29
regDP2_DP_DPHY_SYM2 0 0x2379 2 0 2
	DPHY_SYM7 0 9
	DPHY_SYM8 10 19
regDP2_DP_DPHY_TRAINING_PATTERN_SEL 0 0x2376 1 0 2
	DPHY_TRAINING_PATTERN_SEL 0 1
regDP2_DP_DPIA_SPARE 0 0x23a8 1 0 2
	DP_DPIA_SPARE 0 1
regDP2_DP_GSP10_CNTL 0 0x23be 10 0 2
	DP_MSO_SEC_GSP10_ENABLE 0 3
	DP_SEC_GSP10_ENABLE 4 4
	DP_SEC_GSP10_LINE_REFERENCE 5 5
	DP_SEC_GSP10_SEND_IN_IDLE 6 6
	DP_SEC_GSP10_SEND 7 7
	DP_SEC_GSP10_SEND_ANY_LINE 8 8
	DP_SEC_GSP10_SEND_PENDING 12 12
	DP_SEC_GSP10_SEND_ACTIVE 13 13
	DP_SEC_GSP10_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP10_LINE_NUM 16 31
regDP2_DP_GSP11_CNTL 0 0x23bf 10 0 2
	DP_MSO_SEC_GSP11_ENABLE 0 3
	DP_SEC_GSP11_ENABLE 4 4
	DP_SEC_GSP11_LINE_REFERENCE 5 5
	DP_SEC_GSP11_SEND_IN_IDLE 6 6
	DP_SEC_GSP11_SEND 7 7
	DP_SEC_GSP11_SEND_ANY_LINE 8 8
	DP_SEC_GSP11_SEND_PENDING 12 12
	DP_SEC_GSP11_SEND_ACTIVE 13 13
	DP_SEC_GSP11_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP11_LINE_NUM 16 31
regDP2_DP_GSP8_CNTL 0 0x23bc 10 0 2
	DP_MSO_SEC_GSP8_ENABLE 0 3
	DP_SEC_GSP8_ENABLE 4 4
	DP_SEC_GSP8_LINE_REFERENCE 5 5
	DP_SEC_GSP8_SEND_IN_IDLE 6 6
	DP_SEC_GSP8_SEND 7 7
	DP_SEC_GSP8_SEND_ANY_LINE 8 8
	DP_SEC_GSP8_SEND_PENDING 12 12
	DP_SEC_GSP8_SEND_ACTIVE 13 13
	DP_SEC_GSP8_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP8_LINE_NUM 16 31
regDP2_DP_GSP9_CNTL 0 0x23bd 10 0 2
	DP_MSO_SEC_GSP9_ENABLE 0 3
	DP_SEC_GSP9_ENABLE 4 4
	DP_SEC_GSP9_LINE_REFERENCE 5 5
	DP_SEC_GSP9_SEND_IN_IDLE 6 6
	DP_SEC_GSP9_SEND 7 7
	DP_SEC_GSP9_SEND_ANY_LINE 8 8
	DP_SEC_GSP9_SEND_PENDING 12 12
	DP_SEC_GSP9_SEND_ACTIVE 13 13
	DP_SEC_GSP9_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP9_LINE_NUM 16 31
regDP2_DP_GSP_EN_DB_STATUS 0 0x23c0 12 0 2
	DP_SEC_GSP0_EN_DB_PENDING 0 0
	DP_SEC_GSP1_EN_DB_PENDING 1 1
	DP_SEC_GSP2_EN_DB_PENDING 2 2
	DP_SEC_GSP3_EN_DB_PENDING 3 3
	DP_SEC_GSP4_EN_DB_PENDING 4 4
	DP_SEC_GSP5_EN_DB_PENDING 5 5
	DP_SEC_GSP6_EN_DB_PENDING 6 6
	DP_SEC_GSP7_EN_DB_PENDING 7 7
	DP_SEC_GSP8_EN_DB_PENDING 8 8
	DP_SEC_GSP9_EN_DB_PENDING 9 9
	DP_SEC_GSP10_EN_DB_PENDING 10 10
	DP_SEC_GSP11_EN_DB_PENDING 11 11
regDP2_DP_HBLANK_CONTROL 0 0x23a9 1 0 2
	DP_HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP2_DP_HBR2_EYE_PATTERN 0 0x2372 1 0 2
	DP_HBR2_EYE_PATTERN_ENABLE 0 0
regDP2_DP_LINK_CNTL 0 0x2366 2 0 2
	DP_LINK_TRAINING_COMPLETE 4 4
	DP_LINK_STATUS 8 8
regDP2_DP_LINK_FRAMING_CNTL 0 0x2371 4 0 2
	DP_IDLE_BS_INTERVAL 0 17
	DP_BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
	DP_VBID_DISABLE 24 24
	DP_VID_ENHANCED_FRAME_MODE 28 28
regDP2_DP_LINK_SYMBOL_COUNT_CONTROL 0 0x23ca 4 0 2
	DP_LINK_SR_COUNT_ENABLE 0 0
	DP_LINK_SR_COUNT_RESET 4 4
	DP_LINK_CYCLE_COUNT_ENABLE 8 8
	DP_LINK_CYCLE_COUNT_RESET 12 12
regDP2_DP_LINK_SYMBOL_COUNT_STATUS0 0 0x23c8 1 0 2
	DP_LINK_SR_COUNT 0 15
regDP2_DP_LINK_SYMBOL_COUNT_STATUS1 0 0x23c9 1 0 2
	DP_LINK_CYCLE_COUNT 0 31
regDP2_DP_MSA_COLORIMETRY 0 0x2368 1 0 2
	DP_MSA_MISC0 24 31
regDP2_DP_MSA_MISC 0 0x236c 4 0 2
	DP_MSA_MISC1 0 7
	DP_MSA_MISC2 8 15
	DP_MSA_MISC3 16 23
	DP_MSA_MISC4 24 31
regDP2_DP_MSA_TIMING_PARAM1 0 0x23aa 2 0 2
	DP_MSA_VTOTAL 0 15
	DP_MSA_HTOTAL 16 31
regDP2_DP_MSA_TIMING_PARAM2 0 0x23ab 2 0 2
	DP_MSA_VSTART 0 15
	DP_MSA_HSTART 16 31
regDP2_DP_MSA_TIMING_PARAM3 0 0x23ac 4 0 2
	DP_MSA_VSYNCWIDTH 0 14
	DP_MSA_VSYNCPOLARITY 15 15
	DP_MSA_HSYNCWIDTH 16 30
	DP_MSA_HSYNCPOLARITY 31 31
regDP2_DP_MSA_TIMING_PARAM4 0 0x23ad 2 0 2
	DP_MSA_VHEIGHT 0 15
	DP_MSA_HWIDTH 16 31
regDP2_DP_MSA_VBID_MISC 0 0x23b8 8 0 2
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE 0 1
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE_EN 4 4
	DP_VBID1_OVERRIDE 8 8
	DP_VBID2_OVERRIDE 9 9
	DP_VBID1_OVERRIDE_EN 12 12
	DP_VBID2_OVERRIDE_EN 13 13
	DP_VBID6_LINE_REFERENCE 15 15
	DP_VBID6_LINE_NUM 16 31
regDP2_DP_MSE_LINK_TIMING 0 0x239c 2 0 2
	DP_MSE_LINK_FRAME 0 9
	DP_MSE_LINK_LINE 16 17
regDP2_DP_MSE_MISC_CNTL 0 0x239d 3 0 2
	DP_MSE_BLANK_CODE 0 0
	DP_MSE_TIMESTAMP_MODE 4 4
	DP_MSE_ZERO_ENCODER 8 8
regDP2_DP_MSE_RATE_CNTL 0 0x2395 2 0 2
	DP_MSE_RATE_Y 0 25
	DP_MSE_RATE_X 26 31
regDP2_DP_MSE_RATE_UPDATE 0 0x2397 1 0 2
	DP_MSE_RATE_UPDATE_PENDING 0 0
regDP2_DP_MSE_SAT0 0 0x2398 6 0 2
	DP_MSE_SAT_SRC0 0 2
	DP_MSE_SAT_ENCRYPT0 4 4
	DP_MSE_SAT_SLOT_COUNT0 8 13
	DP_MSE_SAT_SRC1 16 18
	DP_MSE_SAT_ENCRYPT1 20 20
	DP_MSE_SAT_SLOT_COUNT1 24 29
regDP2_DP_MSE_SAT0_STATUS 0 0x23a5 6 0 2
	DP_MSE_SAT_SRC0_STATUS 0 2
	DP_MSE_SAT_ENCRYPT0_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT0_STATUS 8 13
	DP_MSE_SAT_SRC1_STATUS 16 18
	DP_MSE_SAT_ENCRYPT1_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT1_STATUS 24 29
regDP2_DP_MSE_SAT1 0 0x2399 6 0 2
	DP_MSE_SAT_SRC2 0 2
	DP_MSE_SAT_ENCRYPT2 4 4
	DP_MSE_SAT_SLOT_COUNT2 8 13
	DP_MSE_SAT_SRC3 16 18
	DP_MSE_SAT_ENCRYPT3 20 20
	DP_MSE_SAT_SLOT_COUNT3 24 29
regDP2_DP_MSE_SAT1_STATUS 0 0x23a6 6 0 2
	DP_MSE_SAT_SRC2_STATUS 0 2
	DP_MSE_SAT_ENCRYPT2_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT2_STATUS 8 13
	DP_MSE_SAT_SRC3_STATUS 16 18
	DP_MSE_SAT_ENCRYPT3_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT3_STATUS 24 29
regDP2_DP_MSE_SAT2 0 0x239a 6 0 2
	DP_MSE_SAT_SRC4 0 2
	DP_MSE_SAT_ENCRYPT4 4 4
	DP_MSE_SAT_SLOT_COUNT4 8 13
	DP_MSE_SAT_SRC5 16 18
	DP_MSE_SAT_ENCRYPT5 20 20
	DP_MSE_SAT_SLOT_COUNT5 24 29
regDP2_DP_MSE_SAT2_STATUS 0 0x23a7 6 0 2
	DP_MSE_SAT_SRC4_STATUS 0 2
	DP_MSE_SAT_ENCRYPT4_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT4_STATUS 8 13
	DP_MSE_SAT_SRC5_STATUS 16 18
	DP_MSE_SAT_ENCRYPT5_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT5_STATUS 24 29
regDP2_DP_MSE_SAT_UPDATE 0 0x239b 2 0 2
	DP_MSE_SAT_UPDATE 0 1
	DP_MSE_16_MTP_KEEPOUT 8 8
regDP2_DP_MSO_CNTL 0 0x23ae 8 0 2
	DP_MSO_NUM_OF_SSTLINK 0 1
	DP_MSO_SEC_STREAM_ENABLE 4 7
	DP_MSO_SEC_ASP_ENABLE 8 11
	DP_MSO_SEC_ATP_ENABLE 12 15
	DP_MSO_SEC_AIP_ENABLE 16 19
	DP_MSO_SEC_ACM_ENABLE 20 23
	DP_MSO_SEC_GSP0_ENABLE 24 27
	DP_MSO_SEC_GSP1_ENABLE 28 31
regDP2_DP_MSO_CNTL1 0 0x23af 8 0 2
	DP_MSO_SEC_GSP2_ENABLE 0 3
	DP_MSO_SEC_GSP3_ENABLE 4 7
	DP_MSO_SEC_GSP4_ENABLE 8 11
	DP_MSO_SEC_GSP5_ENABLE 12 15
	DP_MSO_SEC_GSP6_ENABLE 16 19
	DP_MSO_SEC_GSP7_ENABLE 20 23
	DP_MSO_SEC_MPG_ENABLE 24 27
	DP_MSO_SEC_ISRC_ENABLE 28 31
regDP2_DP_PIXEL_FORMAT 0 0x2367 4 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_FORMAT 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 10
	COMPRESSED_PIXEL_FORMAT 16 16
regDP2_DP_PIXEL_FORMAT_DB_CNTL 0 0x2385 2 0 2
	PIXEL_FORMAT_DB_ENABLE 0 0
	PIXEL_FORMAT_DB_PENDING 4 4
regDP2_DP_SEC_AUD_M 0 0x2391 1 0 2
	DP_SEC_AUD_M 0 23
regDP2_DP_SEC_AUD_M_READBACK 0 0x2392 1 0 2
	DP_SEC_AUD_M_READBACK 0 23
regDP2_DP_SEC_AUD_N 0 0x238f 1 0 2
	DP_SEC_AUD_N 0 23
regDP2_DP_SEC_AUD_N_READBACK 0 0x2390 1 0 2
	DP_SEC_AUD_N_READBACK 0 23
regDP2_DP_SEC_CNTL 0 0x2389 14 0 2
	DP_SEC_STREAM_ENABLE 0 0
	DP_SEC_ASP_ENABLE 4 4
	DP_SEC_ATP_ENABLE 8 8
	DP_SEC_AIP_ENABLE 12 12
	DP_SEC_ACM_ENABLE 16 16
	DP_SEC_GSP0_ENABLE 20 20
	DP_SEC_GSP1_ENABLE 21 21
	DP_SEC_GSP2_ENABLE 22 22
	DP_SEC_GSP3_ENABLE 23 23
	DP_SEC_GSP4_ENABLE 24 24
	DP_SEC_GSP5_ENABLE 25 25
	DP_SEC_GSP6_ENABLE 26 26
	DP_SEC_GSP7_ENABLE 27 27
	DP_SEC_MPG_ENABLE 28 28
regDP2_DP_SEC_CNTL1 0 0x238a 15 0 2
	DP_SEC_ISRC_ENABLE 0 0
	DP_SEC_GSP0_LINE_REFERENCE 1 1
	DP_SEC_GSP0_PRIORITY 4 4
	DP_SEC_GSP0_SEND 5 5
	DP_SEC_GSP0_SEND_PENDING 6 6
	DP_SEC_GSP0_SEND_DEADLINE_MISSED 7 7
	DP_SEC_GSP0_SEND_ANY_LINE 8 8
	DP_SEC_GSP1_LINE_REFERENCE 9 9
	DP_SEC_GSP2_LINE_REFERENCE 10 10
	DP_SEC_GSP3_LINE_REFERENCE 11 11
	DP_SEC_GSP4_LINE_REFERENCE 12 12
	DP_SEC_GSP5_LINE_REFERENCE 13 13
	DP_SEC_GSP6_LINE_REFERENCE 14 14
	DP_SEC_GSP7_LINE_REFERENCE 15 15
	DP_SEC_GSP0_LINE_NUM 16 31
regDP2_DP_SEC_CNTL2 0 0x23b1 29 0 2
	DP_SEC_GSP1_SEND 0 0
	DP_SEC_GSP1_SEND_PENDING 1 1
	DP_SEC_GSP1_SEND_DEADLINE_MISSED 2 2
	DP_SEC_GSP1_SEND_ANY_LINE 3 3
	DP_SEC_GSP2_SEND 4 4
	DP_SEC_GSP2_SEND_PENDING 5 5
	DP_SEC_GSP2_SEND_DEADLINE_MISSED 6 6
	DP_SEC_GSP2_SEND_ANY_LINE 7 7
	DP_SEC_GSP3_SEND 8 8
	DP_SEC_GSP3_SEND_PENDING 9 9
	DP_SEC_GSP3_SEND_DEADLINE_MISSED 10 10
	DP_SEC_GSP3_SEND_ANY_LINE 11 11
	DP_SEC_GSP4_SEND 12 12
	DP_SEC_GSP4_SEND_PENDING 13 13
	DP_SEC_GSP4_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP4_SEND_ANY_LINE 15 15
	DP_SEC_GSP5_SEND 16 16
	DP_SEC_GSP5_SEND_PENDING 17 17
	DP_SEC_GSP5_SEND_DEADLINE_MISSED 18 18
	DP_SEC_GSP5_SEND_ANY_LINE 19 19
	DP_SEC_GSP6_SEND 20 20
	DP_SEC_GSP6_SEND_PENDING 21 21
	DP_SEC_GSP6_SEND_DEADLINE_MISSED 22 22
	DP_SEC_GSP6_SEND_ANY_LINE 23 23
	DP_SEC_GSP7_SEND 24 24
	DP_SEC_GSP7_SEND_PENDING 25 25
	DP_SEC_GSP7_SEND_DEADLINE_MISSED 26 26
	DP_SEC_GSP7_SEND_ANY_LINE 27 27
	DP_SEC_GSP11_PPS 28 28
regDP2_DP_SEC_CNTL3 0 0x23b2 2 0 2
	DP_SEC_GSP1_LINE_NUM 0 15
	DP_SEC_GSP2_LINE_NUM 16 31
regDP2_DP_SEC_CNTL4 0 0x23b3 2 0 2
	DP_SEC_GSP3_LINE_NUM 0 15
	DP_SEC_GSP4_LINE_NUM 16 31
regDP2_DP_SEC_CNTL5 0 0x23b4 2 0 2
	DP_SEC_GSP5_LINE_NUM 0 15
	DP_SEC_GSP6_LINE_NUM 16 31
regDP2_DP_SEC_CNTL6 0 0x23b5 13 0 2
	DP_SEC_GSP7_LINE_NUM 0 15
	DP_SEC_GSP0_EN_DB_DISABLE 16 16
	DP_SEC_GSP1_EN_DB_DISABLE 17 17
	DP_SEC_GSP2_EN_DB_DISABLE 18 18
	DP_SEC_GSP3_EN_DB_DISABLE 19 19
	DP_SEC_GSP4_EN_DB_DISABLE 20 20
	DP_SEC_GSP5_EN_DB_DISABLE 21 21
	DP_SEC_GSP6_EN_DB_DISABLE 22 22
	DP_SEC_GSP7_EN_DB_DISABLE 23 23
	DP_SEC_GSP8_EN_DB_DISABLE 24 24
	DP_SEC_GSP9_EN_DB_DISABLE 25 25
	DP_SEC_GSP10_EN_DB_DISABLE 26 26
	DP_SEC_GSP11_EN_DB_DISABLE 27 27
regDP2_DP_SEC_CNTL7 0 0x23b6 16 0 2
	DP_SEC_GSP0_SEND_ACTIVE 0 0
	DP_SEC_GSP0_SEND_IN_IDLE 1 1
	DP_SEC_GSP1_SEND_ACTIVE 4 4
	DP_SEC_GSP1_SEND_IN_IDLE 5 5
	DP_SEC_GSP2_SEND_ACTIVE 8 8
	DP_SEC_GSP2_SEND_IN_IDLE 9 9
	DP_SEC_GSP3_SEND_ACTIVE 12 12
	DP_SEC_GSP3_SEND_IN_IDLE 13 13
	DP_SEC_GSP4_SEND_ACTIVE 16 16
	DP_SEC_GSP4_SEND_IN_IDLE 17 17
	DP_SEC_GSP5_SEND_ACTIVE 20 20
	DP_SEC_GSP5_SEND_IN_IDLE 21 21
	DP_SEC_GSP6_SEND_ACTIVE 24 24
	DP_SEC_GSP6_SEND_IN_IDLE 25 25
	DP_SEC_GSP7_SEND_ACTIVE 28 28
	DP_SEC_GSP7_SEND_IN_IDLE 29 29
regDP2_DP_SEC_FRAMING1 0 0x238b 2 0 2
	DP_SEC_FRAME_START_LOCATION 0 11
	DP_SEC_VBLANK_TRANSMIT_WIDTH 16 31
regDP2_DP_SEC_FRAMING2 0 0x238c 2 0 2
	DP_SEC_START_POSITION 0 15
	DP_SEC_HBLANK_TRANSMIT_WIDTH 16 31
regDP2_DP_SEC_FRAMING3 0 0x238d 2 0 2
	DP_SEC_IDLE_FRAME_SIZE 0 13
	DP_SEC_IDLE_TRANSMIT_WIDTH 16 31
regDP2_DP_SEC_FRAMING4 0 0x238e 5 0 2
	DP_SST_SDP_SPLITTING 0 0
	DP_SEC_COLLISION_STATUS 20 20
	DP_SEC_COLLISION_ACK 24 24
	DP_SEC_AUDIO_MUTE 28 28
	DP_SEC_AUDIO_MUTE_STATUS 29 29
regDP2_DP_SEC_METADATA_TRANSMISSION 0 0x23b9 4 0 2
	DP_SEC_METADATA_PACKET_ENABLE 0 0
	DP_SEC_METADATA_PACKET_LINE_REFERENCE 1 1
	DP_SEC_MSO_METADATA_PACKET_ENABLE 4 7
	DP_SEC_METADATA_PACKET_LINE 16 31
regDP2_DP_SEC_PACKET_CNTL 0 0x2394 4 0 2
	DP_SEC_ASP_CODING_TYPE 1 3
	DP_SEC_ASP_PRIORITY 4 4
	DP_SEC_VERSION 8 13
	DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE 16 16
regDP2_DP_SEC_TIMESTAMP 0 0x2393 1 0 2
	DP_SEC_TIMESTAMP_MODE 0 0
regDP2_DP_STEER_FIFO 0 0x236b 7 0 2
	DP_STEER_FIFO_ENABLE 0 0
	DP_STEER_FIFO_RESET 1 1
	DP_STEER_FIFO_RESET_DONE 2 2
	DP_STEER_OVERFLOW_FLAG 4 4
	DP_STEER_OVERFLOW_INT 5 5
	DP_STEER_OVERFLOW_ACK 6 6
	DP_STEER_OVERFLOW_MASK 7 7
regDP2_DP_STEER_FIFO_CNTL 0 0x23b0 2 0 2
	DP_STEER_FIFO_COMPRESSED_LOW_GRANULARITY_MODE_EN 8 8
	DP_STEER_OUTPUT_PIXEL_PER_CYCLE 16 17
regDP2_DP_STREAM_SYMBOL_COUNT_CONTROL 0 0x23c7 2 0 2
	DP_STREAM_BS_COUNT_ENABLE 0 0
	DP_STREAM_BS_COUNT_RESET 4 4
regDP2_DP_STREAM_SYMBOL_COUNT_STATUS 0 0x23c6 1 0 2
	DP_STREAM_BS_COUNT 0 15
regDP2_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL 0 0x23cb 3 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_PENDING 8 8
regDP2_DP_TU_CNTL 0 0x2384 3 0 2
	DP_TU_OVERFLOW_FLAG 8 8
	DP_TU_OVERFLOW_ACK 12 12
	DP_TU_SIZE 24 29
regDP2_DP_VID_INTERRUPT_CNTL 0 0x2374 3 0 2
	DP_VID_STREAM_DISABLE_INT 0 0
	DP_VID_STREAM_DISABLE_ACK 1 1
	DP_VID_STREAM_DISABLE_MASK 2 2
regDP2_DP_VID_M 0 0x2370 1 0 2
	DP_VID_M 0 23
regDP2_DP_VID_MSA_VBID 0 0x2373 3 0 2
	DP_VID_MSA_LOCATION 0 11
	DP_VID_MSA_TRANSMISSION_ENABLE 12 12
	DP_VID_VBID_FIELD_POL 24 24
regDP2_DP_VID_N 0 0x236f 1 0 2
	DP_VID_N 0 23
regDP2_DP_VID_STREAM_CNTL 0 0x236a 4 0 2
	DP_VID_STREAM_ENABLE 0 0
	DP_VID_STREAM_DIS_DEFER 8 9
	DP_VID_STREAM_STATUS 16 16
	DP_VID_STREAM_CHANGE_KEEPOUT 20 20
regDP2_DP_VID_TIMING 0 0x236e 5 0 2
	DP_VID_M_N_DOUBLE_BUFFER_MODE 4 4
	DP_VID_M_N_GEN_EN 8 8
	DP_VID_M_DIV 12 13
	DP_VID_N_INTERVAL 14 15
	DP_VID_N_DIV 24 31
regDP3_DP_ALPM_CNTL 0 0x24df 13 0 2
	DP_ML_PHY_SLEEP_SEND 0 0
	DP_ML_PHY_SLEEP_PENDING 1 1
	DP_ML_PHY_STANDBY_SEND 2 2
	DP_ML_PHY_STANDBY_PENDING 3 3
	DP_ML_PHY_SLEEP_STANDBY_IMMEDIATE 4 4
	DP_LINK_TRAINING_SWITCH_BETWEEN_VIDEO 5 5
	DP_ALPM_SLEEP_SEQUENCE_MODE 6 6
	DP_STOP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP 7 7
	DP_ML_PHY_SLEEP_PATTERN_NUM 8 9
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_STATUS 11 11
	DP_FORCE_SCRAMBLED_ZERO_AFTER_SLEEP_EN 12 12
	DP_ALPM_LINE_REFERENCE 15 15
	DP_ML_PHY_SLEEP_STANDBY_LINE_NUM 16 31
regDP3_DP_AUXLESS_ALPM_CNTL1 0 0x24e5 4 0 2
	DP_ML_PHY_SLEEP_REPEAT 4 7
	DP_ML_PHY_SLEEP_DELAY 8 18
	DP_ML_PHY_SLEEP_INTERVAL 20 28
	DP_SET_AUXLESS_ALPM_SLEEP_STATE 31 31
regDP3_DP_AUXLESS_ALPM_CNTL2 0 0x24e6 7 0 2
	DP_ML_PHY_SLEEP_HOLD_TIME 0 6
	DP_ALPM_WAKEUP_SEND 7 7
	DP_ALPM_WAKEUP_IMMEDIATE 16 16
	DP_ALPM_WAKEUP_PENDING 17 17
	DP_ALPM_FEC_EN_IMMEDIATE 18 18
	DP_ALPM_FEC_EN_PENDING 19 19
	DP_ALPM_ML_PHY_LOCK_PERIOD 20 29
regDP3_DP_AUXLESS_ALPM_CNTL3 0 0x24e7 2 0 2
	DP_ALPM_WAKEUP_LINE_NUM 0 15
	DP_ALPM_FEC_EN_LINE_NUM 16 31
regDP3_DP_AUXLESS_ALPM_CNTL4 0 0x24e8 7 0 2
	DP_ALPM_HW_MODE_EN 1 1
	DP_ALPM_HW_MODE_SLEEP_PATTERN_SEL 2 2
	DP_ALPM_FORCE_WAKEUP_NEXT_FRAME 3 3
	DP_ALPM_HW_MODE_DIS_IMMEDIATE 4 4
	DP_ALPM_HW_MODE_EN_STATUS 5 5
	DP_ALPM_CURRENT_STATE 6 6
	DP_ALPM_FRAME_NUM 24 31
regDP3_DP_AUXLESS_ALPM_CNTL5 0 0x24e9 6 0 2
	DP_ALPM_WAKEUP_INTERRUPT_MASK 0 0
	DP_ALPM_WAKEUP_INTERRUPT_OCCURRED 1 1
	DP_ALPM_WAKEUP_INTERRUPT_STATUS 2 2
	DP_ALPM_WAKEUP_INTERRUPT_CLEAR 3 3
	DP_ALPM_WAKEUP_INTERRUPT_FRAME_NUM 8 15
	DP_ALPM_WAKEUP_INTERRUPT_LINE_NUM 16 31
regDP3_DP_CONFIG 0 0x248d 1 0 2
	DP_UDI_LANES 0 1
regDP3_DP_CP_LINK_VERIFICATION_PATTERN 0 0x24aa 1 0 2
	DP_CP_LINK_VERIFICATION_PATTERN 0 15
regDP3_DP_CP_MSE_STATUS 0 0x24ba 1 0 2
	DP_CP_MSE_RDY_ENCRYPT 0 0
regDP3_DP_DB_CNTL 0 0x24db 8 0 2
	DP_DB_PENDING 0 0
	DP_DB_TAKEN 4 4
	DP_DB_TAKEN_CLR 5 5
	DP_DB_LOCK 8 8
	DP_DB_DISABLE 12 12
	DP_VUPDATE_DB_PENDING 15 15
	DP_VUPDATE_DB_TAKEN 16 16
	DP_VUPDATE_DB_TAKEN_CLR 17 17
regDP3_DP_DPHY_8B10B_CNTL 0 0x249e 3 0 2
	DPHY_8B10B_RESET 8 8
	DPHY_8B10B_EXT_DISP 16 16
	DPHY_8B10B_CUR_DISP 24 24
regDP3_DP_DPHY_BS_SR_SWAP_CNTL 0 0x24c6 3 0 2
	DPHY_LOAD_BS_COUNT 0 9
	DPHY_BS_SR_SWAP_DONE 15 15
	DPHY_LOAD_BS_COUNT_START 16 16
regDP3_DP_DPHY_CNTL 0 0x2499 11 0 2
	DPHY_ATEST_SEL_LANE0 0 0
	DPHY_ATEST_SEL_LANE1 1 1
	DPHY_ATEST_SEL_LANE2 2 2
	DPHY_ATEST_SEL_LANE3 3 3
	DPHY_FEC_EN 4 4
	DPHY_FEC_READY_SHADOW 5 5
	DPHY_FEC_ACTIVE_STATUS 6 6
	DPHY_FEC_DISABLE_MODE_FOR_ALPM 7 7
	DPHY_SCRAMBLER_SEL 8 8
	DPHY_BYPASS 16 16
	DPHY_SKEW_BYPASS 24 24
regDP3_DP_DPHY_CRC_CNTL 0 0x24a2 3 0 2
	DPHY_CRC_FIELD 0 0
	DPHY_CRC_SEL 4 5
	DPHY_CRC_MASK 16 23
regDP3_DP_DPHY_CRC_EN 0 0x24a1 3 0 2
	DPHY_CRC_EN 0 0
	DPHY_CRC_CONT_EN 4 4
	DPHY_CRC_RESULT_VALID 8 8
regDP3_DP_DPHY_CRC_MST_CNTL 0 0x24a4 2 0 2
	DPHY_CRC_MST_FIRST_SLOT 0 5
	DPHY_CRC_MST_LAST_SLOT 8 13
regDP3_DP_DPHY_CRC_MST_STATUS 0 0x24a5 3 0 2
	DPHY_CRC_MST_PHASE_LOCK 0 0
	DPHY_CRC_MST_PHASE_ERROR 8 8
	DPHY_CRC_MST_PHASE_ERROR_ACK 16 16
regDP3_DP_DPHY_CRC_RESULT 0 0x24a3 4 0 2
	DPHY_CRC_RESULT 0 7
	DPHY_CRC_RESULT1 8 15
	DPHY_CRC_RESULT2 16 23
	DPHY_CRC_RESULT3 24 31
regDP3_DP_DPHY_FAST_TRAINING 0 0x24a6 6 0 2
	DPHY_RX_FAST_TRAINING_CAPABLE 0 0
	DPHY_SW_FAST_TRAINING_START 1 1
	DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN 2 2
	DPHY_STREAM_RESET_DURING_FAST_TRAINING 4 4
	DPHY_FAST_TRAINING_TP1_TIME 8 19
	DPHY_FAST_TRAINING_TP2_TIME 20 31
regDP3_DP_DPHY_FAST_TRAINING_STATUS 0 0x24a7 4 0 2
	DPHY_FAST_TRAINING_STATE 0 2
	DPHY_FAST_TRAINING_COMPLETE_OCCURRED 4 4
	DPHY_FAST_TRAINING_COMPLETE_MASK 8 8
	DPHY_FAST_TRAINING_COMPLETE_ACK 12 12
regDP3_DP_DPHY_HBR2_PATTERN_CONTROL 0 0x24c7 1 0 2
	DP_DPHY_HBR2_PATTERN_CONTROL 0 2
regDP3_DP_DPHY_INTERNAL_CTRL 0 0x2491 2 0 2
	DPHY_ALT_SCRAMBLER_RESET_EN 0 0
	DPHY_ALT_SCRAMBLER_RESET_SEL 4 4
regDP3_DP_DPHY_PRBS_CNTL 0 0x249f 3 0 2
	DPHY_PRBS_EN 0 0
	DPHY_PRBS_SEL 4 5
	DPHY_PRBS_SEED 8 30
regDP3_DP_DPHY_SCRAM_CNTL 0 0x24a0 4 0 2
	DPHY_SCRAMBLER_DIS 0 0
	DPHY_SCRAMBLER_ADVANCE 4 4
	DPHY_SCRAMBLER_BS_COUNT 8 17
	DPHY_SCRAMBLER_KCODE 24 24
regDP3_DP_DPHY_SYM0 0 0x249b 3 0 2
	DPHY_SYM1 0 9
	DPHY_SYM2 10 19
	DPHY_SYM3 20 29
regDP3_DP_DPHY_SYM1 0 0x249c 3 0 2
	DPHY_SYM4 0 9
	DPHY_SYM5 10 19
	DPHY_SYM6 20 29
regDP3_DP_DPHY_SYM2 0 0x249d 2 0 2
	DPHY_SYM7 0 9
	DPHY_SYM8 10 19
regDP3_DP_DPHY_TRAINING_PATTERN_SEL 0 0x249a 1 0 2
	DPHY_TRAINING_PATTERN_SEL 0 1
regDP3_DP_DPIA_SPARE 0 0x24cc 1 0 2
	DP_DPIA_SPARE 0 1
regDP3_DP_GSP10_CNTL 0 0x24e2 10 0 2
	DP_MSO_SEC_GSP10_ENABLE 0 3
	DP_SEC_GSP10_ENABLE 4 4
	DP_SEC_GSP10_LINE_REFERENCE 5 5
	DP_SEC_GSP10_SEND_IN_IDLE 6 6
	DP_SEC_GSP10_SEND 7 7
	DP_SEC_GSP10_SEND_ANY_LINE 8 8
	DP_SEC_GSP10_SEND_PENDING 12 12
	DP_SEC_GSP10_SEND_ACTIVE 13 13
	DP_SEC_GSP10_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP10_LINE_NUM 16 31
regDP3_DP_GSP11_CNTL 0 0x24e3 10 0 2
	DP_MSO_SEC_GSP11_ENABLE 0 3
	DP_SEC_GSP11_ENABLE 4 4
	DP_SEC_GSP11_LINE_REFERENCE 5 5
	DP_SEC_GSP11_SEND_IN_IDLE 6 6
	DP_SEC_GSP11_SEND 7 7
	DP_SEC_GSP11_SEND_ANY_LINE 8 8
	DP_SEC_GSP11_SEND_PENDING 12 12
	DP_SEC_GSP11_SEND_ACTIVE 13 13
	DP_SEC_GSP11_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP11_LINE_NUM 16 31
regDP3_DP_GSP8_CNTL 0 0x24e0 10 0 2
	DP_MSO_SEC_GSP8_ENABLE 0 3
	DP_SEC_GSP8_ENABLE 4 4
	DP_SEC_GSP8_LINE_REFERENCE 5 5
	DP_SEC_GSP8_SEND_IN_IDLE 6 6
	DP_SEC_GSP8_SEND 7 7
	DP_SEC_GSP8_SEND_ANY_LINE 8 8
	DP_SEC_GSP8_SEND_PENDING 12 12
	DP_SEC_GSP8_SEND_ACTIVE 13 13
	DP_SEC_GSP8_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP8_LINE_NUM 16 31
regDP3_DP_GSP9_CNTL 0 0x24e1 10 0 2
	DP_MSO_SEC_GSP9_ENABLE 0 3
	DP_SEC_GSP9_ENABLE 4 4
	DP_SEC_GSP9_LINE_REFERENCE 5 5
	DP_SEC_GSP9_SEND_IN_IDLE 6 6
	DP_SEC_GSP9_SEND 7 7
	DP_SEC_GSP9_SEND_ANY_LINE 8 8
	DP_SEC_GSP9_SEND_PENDING 12 12
	DP_SEC_GSP9_SEND_ACTIVE 13 13
	DP_SEC_GSP9_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP9_LINE_NUM 16 31
regDP3_DP_GSP_EN_DB_STATUS 0 0x24e4 12 0 2
	DP_SEC_GSP0_EN_DB_PENDING 0 0
	DP_SEC_GSP1_EN_DB_PENDING 1 1
	DP_SEC_GSP2_EN_DB_PENDING 2 2
	DP_SEC_GSP3_EN_DB_PENDING 3 3
	DP_SEC_GSP4_EN_DB_PENDING 4 4
	DP_SEC_GSP5_EN_DB_PENDING 5 5
	DP_SEC_GSP6_EN_DB_PENDING 6 6
	DP_SEC_GSP7_EN_DB_PENDING 7 7
	DP_SEC_GSP8_EN_DB_PENDING 8 8
	DP_SEC_GSP9_EN_DB_PENDING 9 9
	DP_SEC_GSP10_EN_DB_PENDING 10 10
	DP_SEC_GSP11_EN_DB_PENDING 11 11
regDP3_DP_HBLANK_CONTROL 0 0x24cd 1 0 2
	DP_HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP3_DP_HBR2_EYE_PATTERN 0 0x2496 1 0 2
	DP_HBR2_EYE_PATTERN_ENABLE 0 0
regDP3_DP_LINK_CNTL 0 0x248a 2 0 2
	DP_LINK_TRAINING_COMPLETE 4 4
	DP_LINK_STATUS 8 8
regDP3_DP_LINK_FRAMING_CNTL 0 0x2495 4 0 2
	DP_IDLE_BS_INTERVAL 0 17
	DP_BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
	DP_VBID_DISABLE 24 24
	DP_VID_ENHANCED_FRAME_MODE 28 28
regDP3_DP_LINK_SYMBOL_COUNT_CONTROL 0 0x24ee 4 0 2
	DP_LINK_SR_COUNT_ENABLE 0 0
	DP_LINK_SR_COUNT_RESET 4 4
	DP_LINK_CYCLE_COUNT_ENABLE 8 8
	DP_LINK_CYCLE_COUNT_RESET 12 12
regDP3_DP_LINK_SYMBOL_COUNT_STATUS0 0 0x24ec 1 0 2
	DP_LINK_SR_COUNT 0 15
regDP3_DP_LINK_SYMBOL_COUNT_STATUS1 0 0x24ed 1 0 2
	DP_LINK_CYCLE_COUNT 0 31
regDP3_DP_MSA_COLORIMETRY 0 0x248c 1 0 2
	DP_MSA_MISC0 24 31
regDP3_DP_MSA_MISC 0 0x2490 4 0 2
	DP_MSA_MISC1 0 7
	DP_MSA_MISC2 8 15
	DP_MSA_MISC3 16 23
	DP_MSA_MISC4 24 31
regDP3_DP_MSA_TIMING_PARAM1 0 0x24ce 2 0 2
	DP_MSA_VTOTAL 0 15
	DP_MSA_HTOTAL 16 31
regDP3_DP_MSA_TIMING_PARAM2 0 0x24cf 2 0 2
	DP_MSA_VSTART 0 15
	DP_MSA_HSTART 16 31
regDP3_DP_MSA_TIMING_PARAM3 0 0x24d0 4 0 2
	DP_MSA_VSYNCWIDTH 0 14
	DP_MSA_VSYNCPOLARITY 15 15
	DP_MSA_HSYNCWIDTH 16 30
	DP_MSA_HSYNCPOLARITY 31 31
regDP3_DP_MSA_TIMING_PARAM4 0 0x24d1 2 0 2
	DP_MSA_VHEIGHT 0 15
	DP_MSA_HWIDTH 16 31
regDP3_DP_MSA_VBID_MISC 0 0x24dc 8 0 2
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE 0 1
	DP_MSA_MISC1_STEREOSYNC_OVERRIDE_EN 4 4
	DP_VBID1_OVERRIDE 8 8
	DP_VBID2_OVERRIDE 9 9
	DP_VBID1_OVERRIDE_EN 12 12
	DP_VBID2_OVERRIDE_EN 13 13
	DP_VBID6_LINE_REFERENCE 15 15
	DP_VBID6_LINE_NUM 16 31
regDP3_DP_MSE_LINK_TIMING 0 0x24c0 2 0 2
	DP_MSE_LINK_FRAME 0 9
	DP_MSE_LINK_LINE 16 17
regDP3_DP_MSE_MISC_CNTL 0 0x24c1 3 0 2
	DP_MSE_BLANK_CODE 0 0
	DP_MSE_TIMESTAMP_MODE 4 4
	DP_MSE_ZERO_ENCODER 8 8
regDP3_DP_MSE_RATE_CNTL 0 0x24b9 2 0 2
	DP_MSE_RATE_Y 0 25
	DP_MSE_RATE_X 26 31
regDP3_DP_MSE_RATE_UPDATE 0 0x24bb 1 0 2
	DP_MSE_RATE_UPDATE_PENDING 0 0
regDP3_DP_MSE_SAT0 0 0x24bc 6 0 2
	DP_MSE_SAT_SRC0 0 2
	DP_MSE_SAT_ENCRYPT0 4 4
	DP_MSE_SAT_SLOT_COUNT0 8 13
	DP_MSE_SAT_SRC1 16 18
	DP_MSE_SAT_ENCRYPT1 20 20
	DP_MSE_SAT_SLOT_COUNT1 24 29
regDP3_DP_MSE_SAT0_STATUS 0 0x24c9 6 0 2
	DP_MSE_SAT_SRC0_STATUS 0 2
	DP_MSE_SAT_ENCRYPT0_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT0_STATUS 8 13
	DP_MSE_SAT_SRC1_STATUS 16 18
	DP_MSE_SAT_ENCRYPT1_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT1_STATUS 24 29
regDP3_DP_MSE_SAT1 0 0x24bd 6 0 2
	DP_MSE_SAT_SRC2 0 2
	DP_MSE_SAT_ENCRYPT2 4 4
	DP_MSE_SAT_SLOT_COUNT2 8 13
	DP_MSE_SAT_SRC3 16 18
	DP_MSE_SAT_ENCRYPT3 20 20
	DP_MSE_SAT_SLOT_COUNT3 24 29
regDP3_DP_MSE_SAT1_STATUS 0 0x24ca 6 0 2
	DP_MSE_SAT_SRC2_STATUS 0 2
	DP_MSE_SAT_ENCRYPT2_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT2_STATUS 8 13
	DP_MSE_SAT_SRC3_STATUS 16 18
	DP_MSE_SAT_ENCRYPT3_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT3_STATUS 24 29
regDP3_DP_MSE_SAT2 0 0x24be 6 0 2
	DP_MSE_SAT_SRC4 0 2
	DP_MSE_SAT_ENCRYPT4 4 4
	DP_MSE_SAT_SLOT_COUNT4 8 13
	DP_MSE_SAT_SRC5 16 18
	DP_MSE_SAT_ENCRYPT5 20 20
	DP_MSE_SAT_SLOT_COUNT5 24 29
regDP3_DP_MSE_SAT2_STATUS 0 0x24cb 6 0 2
	DP_MSE_SAT_SRC4_STATUS 0 2
	DP_MSE_SAT_ENCRYPT4_STATUS 4 4
	DP_MSE_SAT_SLOT_COUNT4_STATUS 8 13
	DP_MSE_SAT_SRC5_STATUS 16 18
	DP_MSE_SAT_ENCRYPT5_STATUS 20 20
	DP_MSE_SAT_SLOT_COUNT5_STATUS 24 29
regDP3_DP_MSE_SAT_UPDATE 0 0x24bf 2 0 2
	DP_MSE_SAT_UPDATE 0 1
	DP_MSE_16_MTP_KEEPOUT 8 8
regDP3_DP_MSO_CNTL 0 0x24d2 8 0 2
	DP_MSO_NUM_OF_SSTLINK 0 1
	DP_MSO_SEC_STREAM_ENABLE 4 7
	DP_MSO_SEC_ASP_ENABLE 8 11
	DP_MSO_SEC_ATP_ENABLE 12 15
	DP_MSO_SEC_AIP_ENABLE 16 19
	DP_MSO_SEC_ACM_ENABLE 20 23
	DP_MSO_SEC_GSP0_ENABLE 24 27
	DP_MSO_SEC_GSP1_ENABLE 28 31
regDP3_DP_MSO_CNTL1 0 0x24d3 8 0 2
	DP_MSO_SEC_GSP2_ENABLE 0 3
	DP_MSO_SEC_GSP3_ENABLE 4 7
	DP_MSO_SEC_GSP4_ENABLE 8 11
	DP_MSO_SEC_GSP5_ENABLE 12 15
	DP_MSO_SEC_GSP6_ENABLE 16 19
	DP_MSO_SEC_GSP7_ENABLE 20 23
	DP_MSO_SEC_MPG_ENABLE 24 27
	DP_MSO_SEC_ISRC_ENABLE 28 31
regDP3_DP_PIXEL_FORMAT 0 0x248b 4 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_FORMAT 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 10
	COMPRESSED_PIXEL_FORMAT 16 16
regDP3_DP_PIXEL_FORMAT_DB_CNTL 0 0x24a9 2 0 2
	PIXEL_FORMAT_DB_ENABLE 0 0
	PIXEL_FORMAT_DB_PENDING 4 4
regDP3_DP_SEC_AUD_M 0 0x24b5 1 0 2
	DP_SEC_AUD_M 0 23
regDP3_DP_SEC_AUD_M_READBACK 0 0x24b6 1 0 2
	DP_SEC_AUD_M_READBACK 0 23
regDP3_DP_SEC_AUD_N 0 0x24b3 1 0 2
	DP_SEC_AUD_N 0 23
regDP3_DP_SEC_AUD_N_READBACK 0 0x24b4 1 0 2
	DP_SEC_AUD_N_READBACK 0 23
regDP3_DP_SEC_CNTL 0 0x24ad 14 0 2
	DP_SEC_STREAM_ENABLE 0 0
	DP_SEC_ASP_ENABLE 4 4
	DP_SEC_ATP_ENABLE 8 8
	DP_SEC_AIP_ENABLE 12 12
	DP_SEC_ACM_ENABLE 16 16
	DP_SEC_GSP0_ENABLE 20 20
	DP_SEC_GSP1_ENABLE 21 21
	DP_SEC_GSP2_ENABLE 22 22
	DP_SEC_GSP3_ENABLE 23 23
	DP_SEC_GSP4_ENABLE 24 24
	DP_SEC_GSP5_ENABLE 25 25
	DP_SEC_GSP6_ENABLE 26 26
	DP_SEC_GSP7_ENABLE 27 27
	DP_SEC_MPG_ENABLE 28 28
regDP3_DP_SEC_CNTL1 0 0x24ae 15 0 2
	DP_SEC_ISRC_ENABLE 0 0
	DP_SEC_GSP0_LINE_REFERENCE 1 1
	DP_SEC_GSP0_PRIORITY 4 4
	DP_SEC_GSP0_SEND 5 5
	DP_SEC_GSP0_SEND_PENDING 6 6
	DP_SEC_GSP0_SEND_DEADLINE_MISSED 7 7
	DP_SEC_GSP0_SEND_ANY_LINE 8 8
	DP_SEC_GSP1_LINE_REFERENCE 9 9
	DP_SEC_GSP2_LINE_REFERENCE 10 10
	DP_SEC_GSP3_LINE_REFERENCE 11 11
	DP_SEC_GSP4_LINE_REFERENCE 12 12
	DP_SEC_GSP5_LINE_REFERENCE 13 13
	DP_SEC_GSP6_LINE_REFERENCE 14 14
	DP_SEC_GSP7_LINE_REFERENCE 15 15
	DP_SEC_GSP0_LINE_NUM 16 31
regDP3_DP_SEC_CNTL2 0 0x24d5 29 0 2
	DP_SEC_GSP1_SEND 0 0
	DP_SEC_GSP1_SEND_PENDING 1 1
	DP_SEC_GSP1_SEND_DEADLINE_MISSED 2 2
	DP_SEC_GSP1_SEND_ANY_LINE 3 3
	DP_SEC_GSP2_SEND 4 4
	DP_SEC_GSP2_SEND_PENDING 5 5
	DP_SEC_GSP2_SEND_DEADLINE_MISSED 6 6
	DP_SEC_GSP2_SEND_ANY_LINE 7 7
	DP_SEC_GSP3_SEND 8 8
	DP_SEC_GSP3_SEND_PENDING 9 9
	DP_SEC_GSP3_SEND_DEADLINE_MISSED 10 10
	DP_SEC_GSP3_SEND_ANY_LINE 11 11
	DP_SEC_GSP4_SEND 12 12
	DP_SEC_GSP4_SEND_PENDING 13 13
	DP_SEC_GSP4_SEND_DEADLINE_MISSED 14 14
	DP_SEC_GSP4_SEND_ANY_LINE 15 15
	DP_SEC_GSP5_SEND 16 16
	DP_SEC_GSP5_SEND_PENDING 17 17
	DP_SEC_GSP5_SEND_DEADLINE_MISSED 18 18
	DP_SEC_GSP5_SEND_ANY_LINE 19 19
	DP_SEC_GSP6_SEND 20 20
	DP_SEC_GSP6_SEND_PENDING 21 21
	DP_SEC_GSP6_SEND_DEADLINE_MISSED 22 22
	DP_SEC_GSP6_SEND_ANY_LINE 23 23
	DP_SEC_GSP7_SEND 24 24
	DP_SEC_GSP7_SEND_PENDING 25 25
	DP_SEC_GSP7_SEND_DEADLINE_MISSED 26 26
	DP_SEC_GSP7_SEND_ANY_LINE 27 27
	DP_SEC_GSP11_PPS 28 28
regDP3_DP_SEC_CNTL3 0 0x24d6 2 0 2
	DP_SEC_GSP1_LINE_NUM 0 15
	DP_SEC_GSP2_LINE_NUM 16 31
regDP3_DP_SEC_CNTL4 0 0x24d7 2 0 2
	DP_SEC_GSP3_LINE_NUM 0 15
	DP_SEC_GSP4_LINE_NUM 16 31
regDP3_DP_SEC_CNTL5 0 0x24d8 2 0 2
	DP_SEC_GSP5_LINE_NUM 0 15
	DP_SEC_GSP6_LINE_NUM 16 31
regDP3_DP_SEC_CNTL6 0 0x24d9 13 0 2
	DP_SEC_GSP7_LINE_NUM 0 15
	DP_SEC_GSP0_EN_DB_DISABLE 16 16
	DP_SEC_GSP1_EN_DB_DISABLE 17 17
	DP_SEC_GSP2_EN_DB_DISABLE 18 18
	DP_SEC_GSP3_EN_DB_DISABLE 19 19
	DP_SEC_GSP4_EN_DB_DISABLE 20 20
	DP_SEC_GSP5_EN_DB_DISABLE 21 21
	DP_SEC_GSP6_EN_DB_DISABLE 22 22
	DP_SEC_GSP7_EN_DB_DISABLE 23 23
	DP_SEC_GSP8_EN_DB_DISABLE 24 24
	DP_SEC_GSP9_EN_DB_DISABLE 25 25
	DP_SEC_GSP10_EN_DB_DISABLE 26 26
	DP_SEC_GSP11_EN_DB_DISABLE 27 27
regDP3_DP_SEC_CNTL7 0 0x24da 16 0 2
	DP_SEC_GSP0_SEND_ACTIVE 0 0
	DP_SEC_GSP0_SEND_IN_IDLE 1 1
	DP_SEC_GSP1_SEND_ACTIVE 4 4
	DP_SEC_GSP1_SEND_IN_IDLE 5 5
	DP_SEC_GSP2_SEND_ACTIVE 8 8
	DP_SEC_GSP2_SEND_IN_IDLE 9 9
	DP_SEC_GSP3_SEND_ACTIVE 12 12
	DP_SEC_GSP3_SEND_IN_IDLE 13 13
	DP_SEC_GSP4_SEND_ACTIVE 16 16
	DP_SEC_GSP4_SEND_IN_IDLE 17 17
	DP_SEC_GSP5_SEND_ACTIVE 20 20
	DP_SEC_GSP5_SEND_IN_IDLE 21 21
	DP_SEC_GSP6_SEND_ACTIVE 24 24
	DP_SEC_GSP6_SEND_IN_IDLE 25 25
	DP_SEC_GSP7_SEND_ACTIVE 28 28
	DP_SEC_GSP7_SEND_IN_IDLE 29 29
regDP3_DP_SEC_FRAMING1 0 0x24af 2 0 2
	DP_SEC_FRAME_START_LOCATION 0 11
	DP_SEC_VBLANK_TRANSMIT_WIDTH 16 31
regDP3_DP_SEC_FRAMING2 0 0x24b0 2 0 2
	DP_SEC_START_POSITION 0 15
	DP_SEC_HBLANK_TRANSMIT_WIDTH 16 31
regDP3_DP_SEC_FRAMING3 0 0x24b1 2 0 2
	DP_SEC_IDLE_FRAME_SIZE 0 13
	DP_SEC_IDLE_TRANSMIT_WIDTH 16 31
regDP3_DP_SEC_FRAMING4 0 0x24b2 5 0 2
	DP_SST_SDP_SPLITTING 0 0
	DP_SEC_COLLISION_STATUS 20 20
	DP_SEC_COLLISION_ACK 24 24
	DP_SEC_AUDIO_MUTE 28 28
	DP_SEC_AUDIO_MUTE_STATUS 29 29
regDP3_DP_SEC_METADATA_TRANSMISSION 0 0x24dd 4 0 2
	DP_SEC_METADATA_PACKET_ENABLE 0 0
	DP_SEC_METADATA_PACKET_LINE_REFERENCE 1 1
	DP_SEC_MSO_METADATA_PACKET_ENABLE 4 7
	DP_SEC_METADATA_PACKET_LINE 16 31
regDP3_DP_SEC_PACKET_CNTL 0 0x24b8 4 0 2
	DP_SEC_ASP_CODING_TYPE 1 3
	DP_SEC_ASP_PRIORITY 4 4
	DP_SEC_VERSION 8 13
	DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE 16 16
regDP3_DP_SEC_TIMESTAMP 0 0x24b7 1 0 2
	DP_SEC_TIMESTAMP_MODE 0 0
regDP3_DP_STEER_FIFO 0 0x248f 7 0 2
	DP_STEER_FIFO_ENABLE 0 0
	DP_STEER_FIFO_RESET 1 1
	DP_STEER_FIFO_RESET_DONE 2 2
	DP_STEER_OVERFLOW_FLAG 4 4
	DP_STEER_OVERFLOW_INT 5 5
	DP_STEER_OVERFLOW_ACK 6 6
	DP_STEER_OVERFLOW_MASK 7 7
regDP3_DP_STEER_FIFO_CNTL 0 0x24d4 2 0 2
	DP_STEER_FIFO_COMPRESSED_LOW_GRANULARITY_MODE_EN 8 8
	DP_STEER_OUTPUT_PIXEL_PER_CYCLE 16 17
regDP3_DP_STREAM_SYMBOL_COUNT_CONTROL 0 0x24eb 2 0 2
	DP_STREAM_BS_COUNT_ENABLE 0 0
	DP_STREAM_BS_COUNT_RESET 4 4
regDP3_DP_STREAM_SYMBOL_COUNT_STATUS 0 0x24ea 1 0 2
	DP_STREAM_BS_COUNT 0 15
regDP3_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL 0 0x24ef 3 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_PENDING 8 8
regDP3_DP_TU_CNTL 0 0x24a8 3 0 2
	DP_TU_OVERFLOW_FLAG 8 8
	DP_TU_OVERFLOW_ACK 12 12
	DP_TU_SIZE 24 29
regDP3_DP_VID_INTERRUPT_CNTL 0 0x2498 3 0 2
	DP_VID_STREAM_DISABLE_INT 0 0
	DP_VID_STREAM_DISABLE_ACK 1 1
	DP_VID_STREAM_DISABLE_MASK 2 2
regDP3_DP_VID_M 0 0x2494 1 0 2
	DP_VID_M 0 23
regDP3_DP_VID_MSA_VBID 0 0x2497 3 0 2
	DP_VID_MSA_LOCATION 0 11
	DP_VID_MSA_TRANSMISSION_ENABLE 12 12
	DP_VID_VBID_FIELD_POL 24 24
regDP3_DP_VID_N 0 0x2493 1 0 2
	DP_VID_N 0 23
regDP3_DP_VID_STREAM_CNTL 0 0x248e 4 0 2
	DP_VID_STREAM_ENABLE 0 0
	DP_VID_STREAM_DIS_DEFER 8 9
	DP_VID_STREAM_STATUS 16 16
	DP_VID_STREAM_CHANGE_KEEPOUT 20 20
regDP3_DP_VID_TIMING 0 0x2492 5 0 2
	DP_VID_M_N_DOUBLE_BUFFER_MODE 4 4
	DP_VID_M_N_GEN_EN 8 8
	DP_VID_M_DIV 12 13
	DP_VID_N_INTERVAL 14 15
	DP_VID_N_DIV 24 31
regDPCSSYS_CR0_DPCSSYS_CR_ADDR 0 0x2934 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regDPCSSYS_CR0_DPCSSYS_CR_DATA 0 0x2935 1 0 2
	RDPCS_TX_CR_DATA 0 15
regDPCSSYS_CR1_DPCSSYS_CR_ADDR 0 0x2a0c 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regDPCSSYS_CR1_DPCSSYS_CR_DATA 0 0x2a0d 1 0 2
	RDPCS_TX_CR_DATA 0 15
regDPCSSYS_CR2_DPCSSYS_CR_ADDR 0 0x2ae4 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regDPCSSYS_CR2_DPCSSYS_CR_DATA 0 0x2ae5 1 0 2
	RDPCS_TX_CR_DATA 0 15
regDPCSSYS_CR3_DPCSSYS_CR_ADDR 0 0x2bbc 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regDPCSSYS_CR3_DPCSSYS_CR_DATA 0 0x2bbd 1 0 2
	RDPCS_TX_CR_DATA 0 15
regDPG0_DPG_COLOUR_B_CB 0 0x1859 2 0 2
	DPG_COLOUR0_B_CB 0 15
	DPG_COLOUR1_B_CB 16 31
regDPG0_DPG_COLOUR_G_Y 0 0x1858 2 0 2
	DPG_COLOUR0_G_Y 0 15
	DPG_COLOUR1_G_Y 16 31
regDPG0_DPG_COLOUR_R_CR 0 0x1857 2 0 2
	DPG_COLOUR0_R_CR 0 15
	DPG_COLOUR1_R_CR 16 31
regDPG0_DPG_CONTROL 0 0x1854 7 0 2
	DPG_EN 0 0
	DPG_MODE 4 6
	DPG_DYNAMIC_RANGE 8 8
	DPG_BIT_DEPTH 12 13
	DPG_VRES 16 19
	DPG_HRES 20 23
	DPG_FIELD_POLARITY 24 24
regDPG0_DPG_DIMENSIONS 0 0x1856 2 0 2
	DPG_ACTIVE_HEIGHT 0 13
	DPG_ACTIVE_WIDTH 16 29
regDPG0_DPG_OFFSET_SEGMENT 0 0x185a 2 0 2
	DPG_X_OFFSET 0 13
	DPG_SEGMENT_WIDTH 16 29
regDPG0_DPG_RAMP_CONTROL 0 0x1855 3 0 2
	DPG_RAMP0_OFFSET 0 15
	DPG_INC0 24 27
	DPG_INC1 28 31
regDPG0_DPG_STATUS 0 0x185b 1 0 2
	DPG_DOUBLE_BUFFER_PENDING 0 0
regDPG1_DPG_COLOUR_B_CB 0 0x18b3 2 0 2
	DPG_COLOUR0_B_CB 0 15
	DPG_COLOUR1_B_CB 16 31
regDPG1_DPG_COLOUR_G_Y 0 0x18b2 2 0 2
	DPG_COLOUR0_G_Y 0 15
	DPG_COLOUR1_G_Y 16 31
regDPG1_DPG_COLOUR_R_CR 0 0x18b1 2 0 2
	DPG_COLOUR0_R_CR 0 15
	DPG_COLOUR1_R_CR 16 31
regDPG1_DPG_CONTROL 0 0x18ae 7 0 2
	DPG_EN 0 0
	DPG_MODE 4 6
	DPG_DYNAMIC_RANGE 8 8
	DPG_BIT_DEPTH 12 13
	DPG_VRES 16 19
	DPG_HRES 20 23
	DPG_FIELD_POLARITY 24 24
regDPG1_DPG_DIMENSIONS 0 0x18b0 2 0 2
	DPG_ACTIVE_HEIGHT 0 13
	DPG_ACTIVE_WIDTH 16 29
regDPG1_DPG_OFFSET_SEGMENT 0 0x18b4 2 0 2
	DPG_X_OFFSET 0 13
	DPG_SEGMENT_WIDTH 16 29
regDPG1_DPG_RAMP_CONTROL 0 0x18af 3 0 2
	DPG_RAMP0_OFFSET 0 15
	DPG_INC0 24 27
	DPG_INC1 28 31
regDPG1_DPG_STATUS 0 0x18b5 1 0 2
	DPG_DOUBLE_BUFFER_PENDING 0 0
regDPG2_DPG_COLOUR_B_CB 0 0x190d 2 0 2
	DPG_COLOUR0_B_CB 0 15
	DPG_COLOUR1_B_CB 16 31
regDPG2_DPG_COLOUR_G_Y 0 0x190c 2 0 2
	DPG_COLOUR0_G_Y 0 15
	DPG_COLOUR1_G_Y 16 31
regDPG2_DPG_COLOUR_R_CR 0 0x190b 2 0 2
	DPG_COLOUR0_R_CR 0 15
	DPG_COLOUR1_R_CR 16 31
regDPG2_DPG_CONTROL 0 0x1908 7 0 2
	DPG_EN 0 0
	DPG_MODE 4 6
	DPG_DYNAMIC_RANGE 8 8
	DPG_BIT_DEPTH 12 13
	DPG_VRES 16 19
	DPG_HRES 20 23
	DPG_FIELD_POLARITY 24 24
regDPG2_DPG_DIMENSIONS 0 0x190a 2 0 2
	DPG_ACTIVE_HEIGHT 0 13
	DPG_ACTIVE_WIDTH 16 29
regDPG2_DPG_OFFSET_SEGMENT 0 0x190e 2 0 2
	DPG_X_OFFSET 0 13
	DPG_SEGMENT_WIDTH 16 29
regDPG2_DPG_RAMP_CONTROL 0 0x1909 3 0 2
	DPG_RAMP0_OFFSET 0 15
	DPG_INC0 24 27
	DPG_INC1 28 31
regDPG2_DPG_STATUS 0 0x190f 1 0 2
	DPG_DOUBLE_BUFFER_PENDING 0 0
regDPG3_DPG_COLOUR_B_CB 0 0x1967 2 0 2
	DPG_COLOUR0_B_CB 0 15
	DPG_COLOUR1_B_CB 16 31
regDPG3_DPG_COLOUR_G_Y 0 0x1966 2 0 2
	DPG_COLOUR0_G_Y 0 15
	DPG_COLOUR1_G_Y 16 31
regDPG3_DPG_COLOUR_R_CR 0 0x1965 2 0 2
	DPG_COLOUR0_R_CR 0 15
	DPG_COLOUR1_R_CR 16 31
regDPG3_DPG_CONTROL 0 0x1962 7 0 2
	DPG_EN 0 0
	DPG_MODE 4 6
	DPG_DYNAMIC_RANGE 8 8
	DPG_BIT_DEPTH 12 13
	DPG_VRES 16 19
	DPG_HRES 20 23
	DPG_FIELD_POLARITY 24 24
regDPG3_DPG_DIMENSIONS 0 0x1964 2 0 2
	DPG_ACTIVE_HEIGHT 0 13
	DPG_ACTIVE_WIDTH 16 29
regDPG3_DPG_OFFSET_SEGMENT 0 0x1968 2 0 2
	DPG_X_OFFSET 0 13
	DPG_SEGMENT_WIDTH 16 29
regDPG3_DPG_RAMP_CONTROL 0 0x1963 3 0 2
	DPG_RAMP0_OFFSET 0 15
	DPG_INC0 24 27
	DPG_INC1 28 31
regDPG3_DPG_STATUS 0 0x1969 1 0 2
	DPG_DOUBLE_BUFFER_PENDING 0 0
regDPPCLK0_DTO_PARAM 0 0x99 2 0 1
	DPPCLK0_DTO_PHASE 0 7
	DPPCLK0_DTO_MODULO 16 23
regDPPCLK1_DTO_PARAM 0 0x9a 2 0 1
	DPPCLK1_DTO_PHASE 0 7
	DPPCLK1_DTO_MODULO 16 23
regDPPCLK2_DTO_PARAM 0 0x9b 2 0 1
	DPPCLK2_DTO_PHASE 0 7
	DPPCLK2_DTO_MODULO 16 23
regDPPCLK3_DTO_PARAM 0 0x9c 2 0 1
	DPPCLK3_DTO_PHASE 0 7
	DPPCLK3_DTO_MODULO 16 23
regDPPCLK4_DTO_PARAM 0 0x9d 2 0 1
	DPPCLK4_DTO_PHASE 0 7
	DPPCLK4_DTO_MODULO 16 23
regDPPCLK5_DTO_PARAM 0 0x9e 2 0 1
	DPPCLK5_DTO_PHASE 0 7
	DPPCLK5_DTO_MODULO 16 23
regDPPCLK_CGTT_BLK_CTRL_REG 0 0x98 2 0 1
	DPPCLK_TURN_ON_DELAY 0 3
	DPPCLK_TURN_OFF_DELAY 4 11
regDPPCLK_CTRL 0 0xa8 4 0 1
	DPPCLK0_EN 0 0
	DPPCLK1_EN 3 3
	DPPCLK2_EN 6 6
	DPPCLK3_EN 9 9
regDPPCLK_DTO_CTRL 0 0xb6 6 0 1
	DPPCLK0_DTO_DB_EN 1 1
	DPPCLK1_DTO_DB_EN 5 5
	DPPCLK2_DTO_DB_EN 9 9
	DPPCLK3_DTO_DB_EN 13 13
	DPPCLK4_DTO_DB_EN 17 17
	DPPCLK5_DTO_DB_EN 21 21
regDPP_PERFCOUNTER_INTERRUPT_DEST 0 0x152 0 0 2
regDPP_TOP0_DPP_CONTROL 0 0xcc5 9 0 2
	DPP_CLOCK_ENABLE 4 4
	DPPCLK_G_GATE_DISABLE 8 8
	DPPCLK_G_DYN_GATE_DISABLE 10 10
	DPPCLK_G_DSCL_GATE_DISABLE 12 12
	DPPCLK_R_GATE_DISABLE 14 14
	DISPCLK_R_GATE_DISABLE 16 16
	DISPCLK_G_GATE_DISABLE 18 18
	DPP_FGCG_REP_DIS 24 24
	DPP_TEST_CLK_SEL 28 30
regDPP_TOP0_DPP_CRC_CTRL 0 0xcc9 10 0 2
	DPP_CRC_EN 0 0
	DPP_CRC_CONT_EN 1 1
	DPP_CRC_ONE_SHOT_PENDING 2 2
	DPP_CRC_420_COMP_SEL 3 3
	DPP_CRC_SRC_SEL 4 5
	DPP_CRC_STEREO_EN 6 6
	DPP_CRC_STEREO_MODE 7 8
	DPP_CRC_INTERLACE_MODE 9 10
	DPP_CRC_PIX_FORMAT_SEL 11 13
	DPP_CRC_MASK 16 31
regDPP_TOP0_DPP_CRC_VAL_B_A 0 0xcc8 2 0 2
	DPP_CRC_B_CB 0 15
	DPP_CRC_ALPHA 16 31
regDPP_TOP0_DPP_CRC_VAL_R_G 0 0xcc7 2 0 2
	DPP_CRC_R_CR 0 15
	DPP_CRC_G_Y 16 31
regDPP_TOP0_DPP_SOFT_RESET 0 0xcc6 4 0 2
	CNVC_SOFT_RESET 0 0
	DSCL_SOFT_RESET 4 4
	CM_SOFT_RESET 8 8
	OBUF_SOFT_RESET 12 12
regDPP_TOP0_HOST_READ_CONTROL 0 0xcca 1 0 2
	HOST_READ_RATE_CONTROL 0 7
regDPP_TOP1_DPP_CONTROL 0 0xe30 9 0 2
	DPP_CLOCK_ENABLE 4 4
	DPPCLK_G_GATE_DISABLE 8 8
	DPPCLK_G_DYN_GATE_DISABLE 10 10
	DPPCLK_G_DSCL_GATE_DISABLE 12 12
	DPPCLK_R_GATE_DISABLE 14 14
	DISPCLK_R_GATE_DISABLE 16 16
	DISPCLK_G_GATE_DISABLE 18 18
	DPP_FGCG_REP_DIS 24 24
	DPP_TEST_CLK_SEL 28 30
regDPP_TOP1_DPP_CRC_CTRL 0 0xe34 10 0 2
	DPP_CRC_EN 0 0
	DPP_CRC_CONT_EN 1 1
	DPP_CRC_ONE_SHOT_PENDING 2 2
	DPP_CRC_420_COMP_SEL 3 3
	DPP_CRC_SRC_SEL 4 5
	DPP_CRC_STEREO_EN 6 6
	DPP_CRC_STEREO_MODE 7 8
	DPP_CRC_INTERLACE_MODE 9 10
	DPP_CRC_PIX_FORMAT_SEL 11 13
	DPP_CRC_MASK 16 31
regDPP_TOP1_DPP_CRC_VAL_B_A 0 0xe33 2 0 2
	DPP_CRC_B_CB 0 15
	DPP_CRC_ALPHA 16 31
regDPP_TOP1_DPP_CRC_VAL_R_G 0 0xe32 2 0 2
	DPP_CRC_R_CR 0 15
	DPP_CRC_G_Y 16 31
regDPP_TOP1_DPP_SOFT_RESET 0 0xe31 4 0 2
	CNVC_SOFT_RESET 0 0
	DSCL_SOFT_RESET 4 4
	CM_SOFT_RESET 8 8
	OBUF_SOFT_RESET 12 12
regDPP_TOP1_HOST_READ_CONTROL 0 0xe35 1 0 2
	HOST_READ_RATE_CONTROL 0 7
regDPP_TOP2_DPP_CONTROL 0 0xf9b 9 0 2
	DPP_CLOCK_ENABLE 4 4
	DPPCLK_G_GATE_DISABLE 8 8
	DPPCLK_G_DYN_GATE_DISABLE 10 10
	DPPCLK_G_DSCL_GATE_DISABLE 12 12
	DPPCLK_R_GATE_DISABLE 14 14
	DISPCLK_R_GATE_DISABLE 16 16
	DISPCLK_G_GATE_DISABLE 18 18
	DPP_FGCG_REP_DIS 24 24
	DPP_TEST_CLK_SEL 28 30
regDPP_TOP2_DPP_CRC_CTRL 0 0xf9f 10 0 2
	DPP_CRC_EN 0 0
	DPP_CRC_CONT_EN 1 1
	DPP_CRC_ONE_SHOT_PENDING 2 2
	DPP_CRC_420_COMP_SEL 3 3
	DPP_CRC_SRC_SEL 4 5
	DPP_CRC_STEREO_EN 6 6
	DPP_CRC_STEREO_MODE 7 8
	DPP_CRC_INTERLACE_MODE 9 10
	DPP_CRC_PIX_FORMAT_SEL 11 13
	DPP_CRC_MASK 16 31
regDPP_TOP2_DPP_CRC_VAL_B_A 0 0xf9e 2 0 2
	DPP_CRC_B_CB 0 15
	DPP_CRC_ALPHA 16 31
regDPP_TOP2_DPP_CRC_VAL_R_G 0 0xf9d 2 0 2
	DPP_CRC_R_CR 0 15
	DPP_CRC_G_Y 16 31
regDPP_TOP2_DPP_SOFT_RESET 0 0xf9c 4 0 2
	CNVC_SOFT_RESET 0 0
	DSCL_SOFT_RESET 4 4
	CM_SOFT_RESET 8 8
	OBUF_SOFT_RESET 12 12
regDPP_TOP2_HOST_READ_CONTROL 0 0xfa0 1 0 2
	HOST_READ_RATE_CONTROL 0 7
regDPP_TOP3_DPP_CONTROL 0 0x1106 9 0 2
	DPP_CLOCK_ENABLE 4 4
	DPPCLK_G_GATE_DISABLE 8 8
	DPPCLK_G_DYN_GATE_DISABLE 10 10
	DPPCLK_G_DSCL_GATE_DISABLE 12 12
	DPPCLK_R_GATE_DISABLE 14 14
	DISPCLK_R_GATE_DISABLE 16 16
	DISPCLK_G_GATE_DISABLE 18 18
	DPP_FGCG_REP_DIS 24 24
	DPP_TEST_CLK_SEL 28 30
regDPP_TOP3_DPP_CRC_CTRL 0 0x110a 10 0 2
	DPP_CRC_EN 0 0
	DPP_CRC_CONT_EN 1 1
	DPP_CRC_ONE_SHOT_PENDING 2 2
	DPP_CRC_420_COMP_SEL 3 3
	DPP_CRC_SRC_SEL 4 5
	DPP_CRC_STEREO_EN 6 6
	DPP_CRC_STEREO_MODE 7 8
	DPP_CRC_INTERLACE_MODE 9 10
	DPP_CRC_PIX_FORMAT_SEL 11 13
	DPP_CRC_MASK 16 31
regDPP_TOP3_DPP_CRC_VAL_B_A 0 0x1109 2 0 2
	DPP_CRC_B_CB 0 15
	DPP_CRC_ALPHA 16 31
regDPP_TOP3_DPP_CRC_VAL_R_G 0 0x1108 2 0 2
	DPP_CRC_R_CR 0 15
	DPP_CRC_G_Y 16 31
regDPP_TOP3_DPP_SOFT_RESET 0 0x1107 4 0 2
	CNVC_SOFT_RESET 0 0
	DSCL_SOFT_RESET 4 4
	CM_SOFT_RESET 8 8
	OBUF_SOFT_RESET 12 12
regDPP_TOP3_HOST_READ_CONTROL 0 0x110b 1 0 2
	HOST_READ_RATE_CONTROL 0 7
regDPREFCLK_CGTT_BLK_CTRL_REG 0 0x48 2 0 1
	DPREFCLK_TURN_ON_DELAY 0 3
	DPREFCLK_TURN_OFF_DELAY 4 11
regDPREFCLK_CNTL 0 0x58 1 0 1
	DPREFCLK_SRC_SEL 0 2
regDPSTREAMCLK_CNTL 0 0x4a 8 0 1
	DPSTREAMCLK0_SRC_SEL 0 2
	DPSTREAMCLK0_EN 3 3
	DPSTREAMCLK1_SRC_SEL 4 6
	DPSTREAMCLK1_EN 7 7
	DPSTREAMCLK2_SRC_SEL 8 10
	DPSTREAMCLK2_EN 11 11
	DPSTREAMCLK3_SRC_SEL 12 14
	DPSTREAMCLK3_EN 15 15
regDP_AUX0_AUX_ARB_CONTROL 0 0x16b4 10 0 2
	AUX_ARB_PRIORITY 0 0
	AUX_REG_RW_CNTL_STATUS 2 3
	AUX_NO_QUEUED_SW_GO 8 8
	AUX_NO_QUEUED_LS_GO 10 10
	AUX_SW_USE_AUX_REG_REQ 16 16
	AUX_SW_PENDING_USE_AUX_REG_REQ 16 16
	AUX_SW_DONE_USING_AUX_REG 17 17
	AUX_DMCU_USE_AUX_REG_REQ 24 24
	AUX_DMCU_PENDING_USE_AUX_REG_REQ 24 24
	AUX_DMCU_DONE_USING_AUX_REG 25 25
regDP_AUX0_AUX_CONTROL 0 0x16b2 13 0 2
	AUX_EN 0 0
	AUX_RESET 4 4
	AUX_RESET_DONE 5 5
	AUX_LS_READ_EN 8 8
	AUX_LS_UPDATE_DISABLE 12 12
	AUX_IGNORE_HPD_DISCON 16 16
	AUX_MODE_DET_EN 18 18
	AUX_HPD_SEL 20 22
	AUX_IMPCAL_REQ_EN 24 24
	AUX_TEST_MODE 28 28
	AUX_DEGLITCH_EN 29 29
	SPARE_0 30 30
	SPARE_1 31 31
regDP_AUX0_AUX_DPHY_RX_CONTROL0 0 0x16bc 9 0 2
	AUX_RX_START_WINDOW 4 6
	AUX_RX_RECEIVE_WINDOW 8 10
	AUX_RX_HALF_SYM_DETECT_LEN 12 13
	AUX_RX_TRANSITION_FILTER_EN 16 16
	AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT 17 17
	AUX_RX_ALLOW_BELOW_THRESHOLD_START 18 18
	AUX_RX_ALLOW_BELOW_THRESHOLD_STOP 19 19
	AUX_RX_PHASE_DETECT_LEN 20 21
	AUX_RX_DETECTION_THRESHOLD 28 30
regDP_AUX0_AUX_DPHY_RX_CONTROL1 0 0x16bd 3 0 2
	AUX_RX_PRECHARGE_SKIP 0 7
	AUX_RX_TIMEOUT_LEN 8 14
	AUX_RX_TIMEOUT_LEN_MUL 15 16
regDP_AUX0_AUX_DPHY_RX_STATUS 0 0x16bf 4 0 2
	AUX_RX_STATE 0 2
	AUX_RX_SYNC_VALID_COUNT 8 12
	AUX_RX_HALF_SYM_PERIOD_FRACT 16 20
	AUX_RX_HALF_SYM_PERIOD 21 29
regDP_AUX0_AUX_DPHY_TX_CONTROL 0 0x16bb 5 0 2
	AUX_TX_PRECHARGE_LEN 0 3
	AUX_TX_PRECHARGE_LEN_MUL 4 5
	AUX_TX_OE_ASSERT_TIME 6 6
	AUX_TX_PRECHARGE_SYMBOLS 8 13
	AUX_MODE_DET_CHECK_DELAY 16 18
regDP_AUX0_AUX_DPHY_TX_REF_CONTROL 0 0x16ba 3 0 2
	AUX_TX_REF_SEL 0 0
	AUX_TX_RATE 4 5
	AUX_TX_REF_DIV 16 24
regDP_AUX0_AUX_DPHY_TX_STATUS 0 0x16be 3 0 2
	AUX_TX_ACTIVE 0 0
	AUX_TX_STATE 4 6
	AUX_TX_HALF_SYM_PERIOD 16 24
regDP_AUX0_AUX_INTERRUPT_CONTROL 0 0x16b5 6 0 2
	AUX_SW_DONE_INT 0 0
	AUX_SW_DONE_ACK 1 1
	AUX_SW_DONE_MASK 2 2
	AUX_LS_DONE_INT 4 4
	AUX_LS_DONE_ACK 5 5
	AUX_LS_DONE_MASK 6 6
regDP_AUX0_AUX_LS_DATA 0 0x16b9 2 0 2
	AUX_LS_DATA 8 15
	AUX_LS_INDEX 16 20
regDP_AUX0_AUX_LS_STATUS 0 0x16b7 20 0 2
	AUX_LS_DONE 0 0
	AUX_LS_REQ 1 1
	AUX_LS_RX_TIMEOUT_STATE 4 6
	AUX_LS_RX_TIMEOUT 7 7
	AUX_LS_RX_OVERFLOW 8 8
	AUX_LS_HPD_DISCON 9 9
	AUX_LS_RX_PARTIAL_BYTE 10 10
	AUX_LS_NON_AUX_MODE 11 11
	AUX_LS_RX_MIN_COUNT_VIOL 12 12
	AUX_LS_RX_INVALID_STOP 14 14
	AUX_LS_RX_SYNC_INVALID_L 17 17
	AUX_LS_RX_SYNC_INVALID_H 18 18
	AUX_LS_RX_INVALID_START 19 19
	AUX_LS_RX_RECV_NO_DET 20 20
	AUX_LS_RX_RECV_INVALID_H 22 22
	AUX_LS_RX_RECV_INVALID_L 23 23
	AUX_LS_REPLY_BYTE_COUNT 24 28
	AUX_LS_CP_IRQ 29 29
	AUX_LS_UPDATED 30 30
	AUX_LS_UPDATED_ACK 31 31
regDP_AUX0_AUX_PHY_WAKE_CNTL 0 0x16c1 4 0 2
	DP_AUX_PHY_WAKE_GO 0 0
	DP_AUX_PHY_WAKE_PENDING 1 1
	DP_AUX_PHY_WAKE_PRIORITY 2 2
	DP_AUX_PHY_WAKE_ACK 3 3
regDP_AUX0_AUX_PHY_WAKE_STATUS 0 0x16c2 11 0 2
	AUX_PHY_WAKE_ACK_TIMEOUT_STATE 4 6
	AUX_PHY_WAKE_ACK_TIMEOUT 7 7
	AUX_PHY_WAKE_HPD_DISCON 9 9
	AUX_PHY_WAKE_NON_AUX_MODE 11 11
	AUX_PHY_WAKE_ACK_MIN_COUNT_VIOL 12 12
	AUX_PHY_WAKE_ACK_INVALID_STOP 14 14
	AUX_PHY_WAKE_ACK_SYNC_INVALID_L 17 17
	AUX_PHY_WAKE_ACK_SYNC_INVALID_H 18 18
	AUX_PHY_WAKE_ACK_RECV_NO_DET 20 20
	AUX_PHY_WAKE_ACK_RECV_INVALID_H 22 22
	AUX_PHY_WAKE_ACK_RECV_INVALID_L 23 23
regDP_AUX0_AUX_SW_CONTROL 0 0x16b3 4 0 2
	AUX_SW_GO 0 0
	AUX_LS_READ_TRIG 2 2
	AUX_SW_START_DELAY 4 7
	AUX_SW_WR_BYTES 16 20
regDP_AUX0_AUX_SW_DATA 0 0x16b8 4 0 2
	AUX_SW_DATA_RW 0 0
	AUX_SW_DATA 8 15
	AUX_SW_INDEX 16 20
	AUX_SW_AUTOINCREMENT_DISABLE 31 31
regDP_AUX0_AUX_SW_STATUS 0 0x16b6 18 0 2
	AUX_SW_DONE 0 0
	AUX_SW_REQ 1 1
	AUX_SW_RX_TIMEOUT_STATE 4 6
	AUX_SW_RX_TIMEOUT 7 7
	AUX_SW_RX_OVERFLOW 8 8
	AUX_SW_HPD_DISCON 9 9
	AUX_SW_RX_PARTIAL_BYTE 10 10
	AUX_SW_NON_AUX_MODE 11 11
	AUX_SW_RX_MIN_COUNT_VIOL 12 12
	AUX_SW_RX_INVALID_STOP 14 14
	AUX_SW_RX_SYNC_INVALID_L 17 17
	AUX_SW_RX_SYNC_INVALID_H 18 18
	AUX_SW_RX_INVALID_START 19 19
	AUX_SW_RX_RECV_NO_DET 20 20
	AUX_SW_RX_RECV_INVALID_H 22 22
	AUX_SW_RX_RECV_INVALID_L 23 23
	AUX_SW_REPLY_BYTE_COUNT 24 28
	AUX_ARB_STATUS 29 30
regDP_AUX1_AUX_ARB_CONTROL 0 0x16d0 10 0 2
	AUX_ARB_PRIORITY 0 0
	AUX_REG_RW_CNTL_STATUS 2 3
	AUX_NO_QUEUED_SW_GO 8 8
	AUX_NO_QUEUED_LS_GO 10 10
	AUX_SW_USE_AUX_REG_REQ 16 16
	AUX_SW_PENDING_USE_AUX_REG_REQ 16 16
	AUX_SW_DONE_USING_AUX_REG 17 17
	AUX_DMCU_USE_AUX_REG_REQ 24 24
	AUX_DMCU_PENDING_USE_AUX_REG_REQ 24 24
	AUX_DMCU_DONE_USING_AUX_REG 25 25
regDP_AUX1_AUX_CONTROL 0 0x16ce 13 0 2
	AUX_EN 0 0
	AUX_RESET 4 4
	AUX_RESET_DONE 5 5
	AUX_LS_READ_EN 8 8
	AUX_LS_UPDATE_DISABLE 12 12
	AUX_IGNORE_HPD_DISCON 16 16
	AUX_MODE_DET_EN 18 18
	AUX_HPD_SEL 20 22
	AUX_IMPCAL_REQ_EN 24 24
	AUX_TEST_MODE 28 28
	AUX_DEGLITCH_EN 29 29
	SPARE_0 30 30
	SPARE_1 31 31
regDP_AUX1_AUX_DPHY_RX_CONTROL0 0 0x16d8 9 0 2
	AUX_RX_START_WINDOW 4 6
	AUX_RX_RECEIVE_WINDOW 8 10
	AUX_RX_HALF_SYM_DETECT_LEN 12 13
	AUX_RX_TRANSITION_FILTER_EN 16 16
	AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT 17 17
	AUX_RX_ALLOW_BELOW_THRESHOLD_START 18 18
	AUX_RX_ALLOW_BELOW_THRESHOLD_STOP 19 19
	AUX_RX_PHASE_DETECT_LEN 20 21
	AUX_RX_DETECTION_THRESHOLD 28 30
regDP_AUX1_AUX_DPHY_RX_CONTROL1 0 0x16d9 3 0 2
	AUX_RX_PRECHARGE_SKIP 0 7
	AUX_RX_TIMEOUT_LEN 8 14
	AUX_RX_TIMEOUT_LEN_MUL 15 16
regDP_AUX1_AUX_DPHY_RX_STATUS 0 0x16db 4 0 2
	AUX_RX_STATE 0 2
	AUX_RX_SYNC_VALID_COUNT 8 12
	AUX_RX_HALF_SYM_PERIOD_FRACT 16 20
	AUX_RX_HALF_SYM_PERIOD 21 29
regDP_AUX1_AUX_DPHY_TX_CONTROL 0 0x16d7 5 0 2
	AUX_TX_PRECHARGE_LEN 0 3
	AUX_TX_PRECHARGE_LEN_MUL 4 5
	AUX_TX_OE_ASSERT_TIME 6 6
	AUX_TX_PRECHARGE_SYMBOLS 8 13
	AUX_MODE_DET_CHECK_DELAY 16 18
regDP_AUX1_AUX_DPHY_TX_REF_CONTROL 0 0x16d6 3 0 2
	AUX_TX_REF_SEL 0 0
	AUX_TX_RATE 4 5
	AUX_TX_REF_DIV 16 24
regDP_AUX1_AUX_DPHY_TX_STATUS 0 0x16da 3 0 2
	AUX_TX_ACTIVE 0 0
	AUX_TX_STATE 4 6
	AUX_TX_HALF_SYM_PERIOD 16 24
regDP_AUX1_AUX_INTERRUPT_CONTROL 0 0x16d1 6 0 2
	AUX_SW_DONE_INT 0 0
	AUX_SW_DONE_ACK 1 1
	AUX_SW_DONE_MASK 2 2
	AUX_LS_DONE_INT 4 4
	AUX_LS_DONE_ACK 5 5
	AUX_LS_DONE_MASK 6 6
regDP_AUX1_AUX_LS_DATA 0 0x16d5 2 0 2
	AUX_LS_DATA 8 15
	AUX_LS_INDEX 16 20
regDP_AUX1_AUX_LS_STATUS 0 0x16d3 20 0 2
	AUX_LS_DONE 0 0
	AUX_LS_REQ 1 1
	AUX_LS_RX_TIMEOUT_STATE 4 6
	AUX_LS_RX_TIMEOUT 7 7
	AUX_LS_RX_OVERFLOW 8 8
	AUX_LS_HPD_DISCON 9 9
	AUX_LS_RX_PARTIAL_BYTE 10 10
	AUX_LS_NON_AUX_MODE 11 11
	AUX_LS_RX_MIN_COUNT_VIOL 12 12
	AUX_LS_RX_INVALID_STOP 14 14
	AUX_LS_RX_SYNC_INVALID_L 17 17
	AUX_LS_RX_SYNC_INVALID_H 18 18
	AUX_LS_RX_INVALID_START 19 19
	AUX_LS_RX_RECV_NO_DET 20 20
	AUX_LS_RX_RECV_INVALID_H 22 22
	AUX_LS_RX_RECV_INVALID_L 23 23
	AUX_LS_REPLY_BYTE_COUNT 24 28
	AUX_LS_CP_IRQ 29 29
	AUX_LS_UPDATED 30 30
	AUX_LS_UPDATED_ACK 31 31
regDP_AUX1_AUX_PHY_WAKE_CNTL 0 0x16dd 4 0 2
	DP_AUX_PHY_WAKE_GO 0 0
	DP_AUX_PHY_WAKE_PENDING 1 1
	DP_AUX_PHY_WAKE_PRIORITY 2 2
	DP_AUX_PHY_WAKE_ACK 3 3
regDP_AUX1_AUX_PHY_WAKE_STATUS 0 0x16de 11 0 2
	AUX_PHY_WAKE_ACK_TIMEOUT_STATE 4 6
	AUX_PHY_WAKE_ACK_TIMEOUT 7 7
	AUX_PHY_WAKE_HPD_DISCON 9 9
	AUX_PHY_WAKE_NON_AUX_MODE 11 11
	AUX_PHY_WAKE_ACK_MIN_COUNT_VIOL 12 12
	AUX_PHY_WAKE_ACK_INVALID_STOP 14 14
	AUX_PHY_WAKE_ACK_SYNC_INVALID_L 17 17
	AUX_PHY_WAKE_ACK_SYNC_INVALID_H 18 18
	AUX_PHY_WAKE_ACK_RECV_NO_DET 20 20
	AUX_PHY_WAKE_ACK_RECV_INVALID_H 22 22
	AUX_PHY_WAKE_ACK_RECV_INVALID_L 23 23
regDP_AUX1_AUX_SW_CONTROL 0 0x16cf 4 0 2
	AUX_SW_GO 0 0
	AUX_LS_READ_TRIG 2 2
	AUX_SW_START_DELAY 4 7
	AUX_SW_WR_BYTES 16 20
regDP_AUX1_AUX_SW_DATA 0 0x16d4 4 0 2
	AUX_SW_DATA_RW 0 0
	AUX_SW_DATA 8 15
	AUX_SW_INDEX 16 20
	AUX_SW_AUTOINCREMENT_DISABLE 31 31
regDP_AUX1_AUX_SW_STATUS 0 0x16d2 18 0 2
	AUX_SW_DONE 0 0
	AUX_SW_REQ 1 1
	AUX_SW_RX_TIMEOUT_STATE 4 6
	AUX_SW_RX_TIMEOUT 7 7
	AUX_SW_RX_OVERFLOW 8 8
	AUX_SW_HPD_DISCON 9 9
	AUX_SW_RX_PARTIAL_BYTE 10 10
	AUX_SW_NON_AUX_MODE 11 11
	AUX_SW_RX_MIN_COUNT_VIOL 12 12
	AUX_SW_RX_INVALID_STOP 14 14
	AUX_SW_RX_SYNC_INVALID_L 17 17
	AUX_SW_RX_SYNC_INVALID_H 18 18
	AUX_SW_RX_INVALID_START 19 19
	AUX_SW_RX_RECV_NO_DET 20 20
	AUX_SW_RX_RECV_INVALID_H 22 22
	AUX_SW_RX_RECV_INVALID_L 23 23
	AUX_SW_REPLY_BYTE_COUNT 24 28
	AUX_ARB_STATUS 29 30
regDP_AUX2_AUX_ARB_CONTROL 0 0x16ec 10 0 2
	AUX_ARB_PRIORITY 0 0
	AUX_REG_RW_CNTL_STATUS 2 3
	AUX_NO_QUEUED_SW_GO 8 8
	AUX_NO_QUEUED_LS_GO 10 10
	AUX_SW_USE_AUX_REG_REQ 16 16
	AUX_SW_PENDING_USE_AUX_REG_REQ 16 16
	AUX_SW_DONE_USING_AUX_REG 17 17
	AUX_DMCU_USE_AUX_REG_REQ 24 24
	AUX_DMCU_PENDING_USE_AUX_REG_REQ 24 24
	AUX_DMCU_DONE_USING_AUX_REG 25 25
regDP_AUX2_AUX_CONTROL 0 0x16ea 13 0 2
	AUX_EN 0 0
	AUX_RESET 4 4
	AUX_RESET_DONE 5 5
	AUX_LS_READ_EN 8 8
	AUX_LS_UPDATE_DISABLE 12 12
	AUX_IGNORE_HPD_DISCON 16 16
	AUX_MODE_DET_EN 18 18
	AUX_HPD_SEL 20 22
	AUX_IMPCAL_REQ_EN 24 24
	AUX_TEST_MODE 28 28
	AUX_DEGLITCH_EN 29 29
	SPARE_0 30 30
	SPARE_1 31 31
regDP_AUX2_AUX_DPHY_RX_CONTROL0 0 0x16f4 9 0 2
	AUX_RX_START_WINDOW 4 6
	AUX_RX_RECEIVE_WINDOW 8 10
	AUX_RX_HALF_SYM_DETECT_LEN 12 13
	AUX_RX_TRANSITION_FILTER_EN 16 16
	AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT 17 17
	AUX_RX_ALLOW_BELOW_THRESHOLD_START 18 18
	AUX_RX_ALLOW_BELOW_THRESHOLD_STOP 19 19
	AUX_RX_PHASE_DETECT_LEN 20 21
	AUX_RX_DETECTION_THRESHOLD 28 30
regDP_AUX2_AUX_DPHY_RX_CONTROL1 0 0x16f5 3 0 2
	AUX_RX_PRECHARGE_SKIP 0 7
	AUX_RX_TIMEOUT_LEN 8 14
	AUX_RX_TIMEOUT_LEN_MUL 15 16
regDP_AUX2_AUX_DPHY_RX_STATUS 0 0x16f7 4 0 2
	AUX_RX_STATE 0 2
	AUX_RX_SYNC_VALID_COUNT 8 12
	AUX_RX_HALF_SYM_PERIOD_FRACT 16 20
	AUX_RX_HALF_SYM_PERIOD 21 29
regDP_AUX2_AUX_DPHY_TX_CONTROL 0 0x16f3 5 0 2
	AUX_TX_PRECHARGE_LEN 0 3
	AUX_TX_PRECHARGE_LEN_MUL 4 5
	AUX_TX_OE_ASSERT_TIME 6 6
	AUX_TX_PRECHARGE_SYMBOLS 8 13
	AUX_MODE_DET_CHECK_DELAY 16 18
regDP_AUX2_AUX_DPHY_TX_REF_CONTROL 0 0x16f2 3 0 2
	AUX_TX_REF_SEL 0 0
	AUX_TX_RATE 4 5
	AUX_TX_REF_DIV 16 24
regDP_AUX2_AUX_DPHY_TX_STATUS 0 0x16f6 3 0 2
	AUX_TX_ACTIVE 0 0
	AUX_TX_STATE 4 6
	AUX_TX_HALF_SYM_PERIOD 16 24
regDP_AUX2_AUX_INTERRUPT_CONTROL 0 0x16ed 6 0 2
	AUX_SW_DONE_INT 0 0
	AUX_SW_DONE_ACK 1 1
	AUX_SW_DONE_MASK 2 2
	AUX_LS_DONE_INT 4 4
	AUX_LS_DONE_ACK 5 5
	AUX_LS_DONE_MASK 6 6
regDP_AUX2_AUX_LS_DATA 0 0x16f1 2 0 2
	AUX_LS_DATA 8 15
	AUX_LS_INDEX 16 20
regDP_AUX2_AUX_LS_STATUS 0 0x16ef 20 0 2
	AUX_LS_DONE 0 0
	AUX_LS_REQ 1 1
	AUX_LS_RX_TIMEOUT_STATE 4 6
	AUX_LS_RX_TIMEOUT 7 7
	AUX_LS_RX_OVERFLOW 8 8
	AUX_LS_HPD_DISCON 9 9
	AUX_LS_RX_PARTIAL_BYTE 10 10
	AUX_LS_NON_AUX_MODE 11 11
	AUX_LS_RX_MIN_COUNT_VIOL 12 12
	AUX_LS_RX_INVALID_STOP 14 14
	AUX_LS_RX_SYNC_INVALID_L 17 17
	AUX_LS_RX_SYNC_INVALID_H 18 18
	AUX_LS_RX_INVALID_START 19 19
	AUX_LS_RX_RECV_NO_DET 20 20
	AUX_LS_RX_RECV_INVALID_H 22 22
	AUX_LS_RX_RECV_INVALID_L 23 23
	AUX_LS_REPLY_BYTE_COUNT 24 28
	AUX_LS_CP_IRQ 29 29
	AUX_LS_UPDATED 30 30
	AUX_LS_UPDATED_ACK 31 31
regDP_AUX2_AUX_PHY_WAKE_CNTL 0 0x16f9 4 0 2
	DP_AUX_PHY_WAKE_GO 0 0
	DP_AUX_PHY_WAKE_PENDING 1 1
	DP_AUX_PHY_WAKE_PRIORITY 2 2
	DP_AUX_PHY_WAKE_ACK 3 3
regDP_AUX2_AUX_PHY_WAKE_STATUS 0 0x16fa 11 0 2
	AUX_PHY_WAKE_ACK_TIMEOUT_STATE 4 6
	AUX_PHY_WAKE_ACK_TIMEOUT 7 7
	AUX_PHY_WAKE_HPD_DISCON 9 9
	AUX_PHY_WAKE_NON_AUX_MODE 11 11
	AUX_PHY_WAKE_ACK_MIN_COUNT_VIOL 12 12
	AUX_PHY_WAKE_ACK_INVALID_STOP 14 14
	AUX_PHY_WAKE_ACK_SYNC_INVALID_L 17 17
	AUX_PHY_WAKE_ACK_SYNC_INVALID_H 18 18
	AUX_PHY_WAKE_ACK_RECV_NO_DET 20 20
	AUX_PHY_WAKE_ACK_RECV_INVALID_H 22 22
	AUX_PHY_WAKE_ACK_RECV_INVALID_L 23 23
regDP_AUX2_AUX_SW_CONTROL 0 0x16eb 4 0 2
	AUX_SW_GO 0 0
	AUX_LS_READ_TRIG 2 2
	AUX_SW_START_DELAY 4 7
	AUX_SW_WR_BYTES 16 20
regDP_AUX2_AUX_SW_DATA 0 0x16f0 4 0 2
	AUX_SW_DATA_RW 0 0
	AUX_SW_DATA 8 15
	AUX_SW_INDEX 16 20
	AUX_SW_AUTOINCREMENT_DISABLE 31 31
regDP_AUX2_AUX_SW_STATUS 0 0x16ee 18 0 2
	AUX_SW_DONE 0 0
	AUX_SW_REQ 1 1
	AUX_SW_RX_TIMEOUT_STATE 4 6
	AUX_SW_RX_TIMEOUT 7 7
	AUX_SW_RX_OVERFLOW 8 8
	AUX_SW_HPD_DISCON 9 9
	AUX_SW_RX_PARTIAL_BYTE 10 10
	AUX_SW_NON_AUX_MODE 11 11
	AUX_SW_RX_MIN_COUNT_VIOL 12 12
	AUX_SW_RX_INVALID_STOP 14 14
	AUX_SW_RX_SYNC_INVALID_L 17 17
	AUX_SW_RX_SYNC_INVALID_H 18 18
	AUX_SW_RX_INVALID_START 19 19
	AUX_SW_RX_RECV_NO_DET 20 20
	AUX_SW_RX_RECV_INVALID_H 22 22
	AUX_SW_RX_RECV_INVALID_L 23 23
	AUX_SW_REPLY_BYTE_COUNT 24 28
	AUX_ARB_STATUS 29 30
regDP_AUX3_AUX_ARB_CONTROL 0 0x1708 10 0 2
	AUX_ARB_PRIORITY 0 0
	AUX_REG_RW_CNTL_STATUS 2 3
	AUX_NO_QUEUED_SW_GO 8 8
	AUX_NO_QUEUED_LS_GO 10 10
	AUX_SW_USE_AUX_REG_REQ 16 16
	AUX_SW_PENDING_USE_AUX_REG_REQ 16 16
	AUX_SW_DONE_USING_AUX_REG 17 17
	AUX_DMCU_USE_AUX_REG_REQ 24 24
	AUX_DMCU_PENDING_USE_AUX_REG_REQ 24 24
	AUX_DMCU_DONE_USING_AUX_REG 25 25
regDP_AUX3_AUX_CONTROL 0 0x1706 13 0 2
	AUX_EN 0 0
	AUX_RESET 4 4
	AUX_RESET_DONE 5 5
	AUX_LS_READ_EN 8 8
	AUX_LS_UPDATE_DISABLE 12 12
	AUX_IGNORE_HPD_DISCON 16 16
	AUX_MODE_DET_EN 18 18
	AUX_HPD_SEL 20 22
	AUX_IMPCAL_REQ_EN 24 24
	AUX_TEST_MODE 28 28
	AUX_DEGLITCH_EN 29 29
	SPARE_0 30 30
	SPARE_1 31 31
regDP_AUX3_AUX_DPHY_RX_CONTROL0 0 0x1710 9 0 2
	AUX_RX_START_WINDOW 4 6
	AUX_RX_RECEIVE_WINDOW 8 10
	AUX_RX_HALF_SYM_DETECT_LEN 12 13
	AUX_RX_TRANSITION_FILTER_EN 16 16
	AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT 17 17
	AUX_RX_ALLOW_BELOW_THRESHOLD_START 18 18
	AUX_RX_ALLOW_BELOW_THRESHOLD_STOP 19 19
	AUX_RX_PHASE_DETECT_LEN 20 21
	AUX_RX_DETECTION_THRESHOLD 28 30
regDP_AUX3_AUX_DPHY_RX_CONTROL1 0 0x1711 3 0 2
	AUX_RX_PRECHARGE_SKIP 0 7
	AUX_RX_TIMEOUT_LEN 8 14
	AUX_RX_TIMEOUT_LEN_MUL 15 16
regDP_AUX3_AUX_DPHY_RX_STATUS 0 0x1713 4 0 2
	AUX_RX_STATE 0 2
	AUX_RX_SYNC_VALID_COUNT 8 12
	AUX_RX_HALF_SYM_PERIOD_FRACT 16 20
	AUX_RX_HALF_SYM_PERIOD 21 29
regDP_AUX3_AUX_DPHY_TX_CONTROL 0 0x170f 5 0 2
	AUX_TX_PRECHARGE_LEN 0 3
	AUX_TX_PRECHARGE_LEN_MUL 4 5
	AUX_TX_OE_ASSERT_TIME 6 6
	AUX_TX_PRECHARGE_SYMBOLS 8 13
	AUX_MODE_DET_CHECK_DELAY 16 18
regDP_AUX3_AUX_DPHY_TX_REF_CONTROL 0 0x170e 3 0 2
	AUX_TX_REF_SEL 0 0
	AUX_TX_RATE 4 5
	AUX_TX_REF_DIV 16 24
regDP_AUX3_AUX_DPHY_TX_STATUS 0 0x1712 3 0 2
	AUX_TX_ACTIVE 0 0
	AUX_TX_STATE 4 6
	AUX_TX_HALF_SYM_PERIOD 16 24
regDP_AUX3_AUX_INTERRUPT_CONTROL 0 0x1709 6 0 2
	AUX_SW_DONE_INT 0 0
	AUX_SW_DONE_ACK 1 1
	AUX_SW_DONE_MASK 2 2
	AUX_LS_DONE_INT 4 4
	AUX_LS_DONE_ACK 5 5
	AUX_LS_DONE_MASK 6 6
regDP_AUX3_AUX_LS_DATA 0 0x170d 2 0 2
	AUX_LS_DATA 8 15
	AUX_LS_INDEX 16 20
regDP_AUX3_AUX_LS_STATUS 0 0x170b 20 0 2
	AUX_LS_DONE 0 0
	AUX_LS_REQ 1 1
	AUX_LS_RX_TIMEOUT_STATE 4 6
	AUX_LS_RX_TIMEOUT 7 7
	AUX_LS_RX_OVERFLOW 8 8
	AUX_LS_HPD_DISCON 9 9
	AUX_LS_RX_PARTIAL_BYTE 10 10
	AUX_LS_NON_AUX_MODE 11 11
	AUX_LS_RX_MIN_COUNT_VIOL 12 12
	AUX_LS_RX_INVALID_STOP 14 14
	AUX_LS_RX_SYNC_INVALID_L 17 17
	AUX_LS_RX_SYNC_INVALID_H 18 18
	AUX_LS_RX_INVALID_START 19 19
	AUX_LS_RX_RECV_NO_DET 20 20
	AUX_LS_RX_RECV_INVALID_H 22 22
	AUX_LS_RX_RECV_INVALID_L 23 23
	AUX_LS_REPLY_BYTE_COUNT 24 28
	AUX_LS_CP_IRQ 29 29
	AUX_LS_UPDATED 30 30
	AUX_LS_UPDATED_ACK 31 31
regDP_AUX3_AUX_PHY_WAKE_CNTL 0 0x1715 4 0 2
	DP_AUX_PHY_WAKE_GO 0 0
	DP_AUX_PHY_WAKE_PENDING 1 1
	DP_AUX_PHY_WAKE_PRIORITY 2 2
	DP_AUX_PHY_WAKE_ACK 3 3
regDP_AUX3_AUX_PHY_WAKE_STATUS 0 0x1716 11 0 2
	AUX_PHY_WAKE_ACK_TIMEOUT_STATE 4 6
	AUX_PHY_WAKE_ACK_TIMEOUT 7 7
	AUX_PHY_WAKE_HPD_DISCON 9 9
	AUX_PHY_WAKE_NON_AUX_MODE 11 11
	AUX_PHY_WAKE_ACK_MIN_COUNT_VIOL 12 12
	AUX_PHY_WAKE_ACK_INVALID_STOP 14 14
	AUX_PHY_WAKE_ACK_SYNC_INVALID_L 17 17
	AUX_PHY_WAKE_ACK_SYNC_INVALID_H 18 18
	AUX_PHY_WAKE_ACK_RECV_NO_DET 20 20
	AUX_PHY_WAKE_ACK_RECV_INVALID_H 22 22
	AUX_PHY_WAKE_ACK_RECV_INVALID_L 23 23
regDP_AUX3_AUX_SW_CONTROL 0 0x1707 4 0 2
	AUX_SW_GO 0 0
	AUX_LS_READ_TRIG 2 2
	AUX_SW_START_DELAY 4 7
	AUX_SW_WR_BYTES 16 20
regDP_AUX3_AUX_SW_DATA 0 0x170c 4 0 2
	AUX_SW_DATA_RW 0 0
	AUX_SW_DATA 8 15
	AUX_SW_INDEX 16 20
	AUX_SW_AUTOINCREMENT_DISABLE 31 31
regDP_AUX3_AUX_SW_STATUS 0 0x170a 18 0 2
	AUX_SW_DONE 0 0
	AUX_SW_REQ 1 1
	AUX_SW_RX_TIMEOUT_STATE 4 6
	AUX_SW_RX_TIMEOUT 7 7
	AUX_SW_RX_OVERFLOW 8 8
	AUX_SW_HPD_DISCON 9 9
	AUX_SW_RX_PARTIAL_BYTE 10 10
	AUX_SW_NON_AUX_MODE 11 11
	AUX_SW_RX_MIN_COUNT_VIOL 12 12
	AUX_SW_RX_INVALID_STOP 14 14
	AUX_SW_RX_SYNC_INVALID_L 17 17
	AUX_SW_RX_SYNC_INVALID_H 18 18
	AUX_SW_RX_INVALID_START 19 19
	AUX_SW_RX_RECV_NO_DET 20 20
	AUX_SW_RX_RECV_INVALID_H 22 22
	AUX_SW_RX_RECV_INVALID_L 23 23
	AUX_SW_REPLY_BYTE_COUNT 24 28
	AUX_ARB_STATUS 29 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_CONTROL 0 0x36d3 2 0 2
	SLEEP_DELAY 0 6
	MIN_SLEEP_CYCLES 8 19
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0 0 0x36d0 4 0 2
	NUM_PATTERNS 0 2
	PATTERN_INTERVAL 4 11
	NUM_REPEAT 12 15
	HOLD_TIME 16 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0 0 0x36d1 1 0 2
	LOCK_PERIOD 0 17
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1 0 0x36d2 2 0 2
	LFPS_PERIOD 0 11
	CDS_END_PERIOD 12 29
regDP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL 0 0x36b4 8 0 2
	DPHY_ENABLE 0 0
	DPHY_RESET 1 1
	PRECODER_ENABLE 2 2
	MODE 4 5
	NUM_LANES 8 9
	OUTPUT_MODE 10 10
	SHORT_LAST_TPS2_PERIOD 12 12
	START_FROM_SLEEP 13 13
regDP_DPHY_SYM320_DP_DPHY_SYM32_DEFAULT_OVERRIDE0 0 0x36e6 3 0 2
	FRAME_INTERVAL 0 3
	PARTIAL_PACKETS_SLEEP_EN 4 4
	PARTIAL_PACKETS_WAKE_EN 5 5
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR0 0 0x36cc 1 0 2
	SEED 0 22
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR1 0 0x36cd 1 0 2
	SEED 0 22
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR2 0 0x36ce 1 0 2
	SEED 0 22
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR3 0 0x36cf 1 0 2
	SEED 0 22
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_CONFIG0 0 0x36cb 2 0 2
	EDP_MODE_ENABLE 0 0
	EDP_LINK_SECURITY_STRENGTH 4 5
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG0 0 0x36b6 2 0 2
	LVP_ENCRYPT_EN_VALUE 0 15
	LVP_ENCRYPT_DIS_VALUE 16 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG1 0 0x36b7 0 0 2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ERROR_STATUS 0 0x36e5 10 0 2
	TOTAL_SLOT_COUNT_ERROR 0 0
	RATE_ERROR 1 1
	VC_SAME_STREAM_SOURCE 2 2
	NO_ACT_ERROR 3 3
	UNEXPECT_MODE_TRANSITION 4 4
	ILLEGAL_STREAM_SYMBOL 5 5
	RATE_COUNTER_SATURATION 6 6
	COUNTER_OVERFLOW 7 7
	CIPHER_ERROR 8 8
	ALPM_WAKE_REQ_EARLY 9 9
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE 0 0x36b8 1 0 2
	SAT_UPDATE 0 1
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0 0 0x36bf 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC1 0 0x36c0 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC2 0 0x36c1 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC3 0 0x36c2 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC4 0 0x36c3 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC5 0 0x36c4 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS0 0 0x36c5 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS1 0 0x36c6 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS2 0 0x36c7 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS3 0 0x36c8 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS4 0 0x36c9 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS5 0 0x36ca 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM320_DP_DPHY_SYM32_STATUS 0 0x36b5 7 0 2
	STATUS 0 0
	RESET_STATUS 1 1
	CURRENT_MODE 4 5
	RATE_UPDATE_PENDING 12 12
	SAT_UPDATE_PENDING 16 17
	SCHEDULER_STATUS 18 19
	CM_MODE_EN 20 20
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL 0 0x36ea 4 0 2
	LLCP_COUNT_ENABLE 0 0
	LLCP_COUNT_RESET 1 1
	CYCLE_COUNT_ENABLE 2 2
	CYCLE_COUNT_RESET 3 3
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0 0 0x36e8 1 0 2
	LLCP_COUNT 0 15
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1 0 0x36e9 1 0 2
	CYCLE_COUNT 0 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG 0 0x36d4 8 0 2
	TP_SELECT0 0 2
	TP_PRBS_SEL0 4 6
	TP_SELECT1 8 10
	TP_PRBS_SEL1 12 14
	TP_SELECT2 16 18
	TP_PRBS_SEL2 20 22
	TP_SELECT3 24 26
	TP_PRBS_SEL3 28 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0 0 0x36da 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM1 0 0x36db 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM10 0 0x36e4 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM2 0 0x36dc 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM3 0 0x36dd 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM4 0 0x36de 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM5 0 0x36df 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM6 0 0x36e0 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM7 0 0x36e1 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM8 0 0x36e2 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM9 0 0x36e3 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED0 0 0x36d5 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED1 0 0x36d6 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED2 0 0x36d7 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED3 0 0x36d8 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE 0 0x36d9 1 0 2
	TP_SQ_PULSE_WIDTH 0 7
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0 0 0x36b9 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL1 0 0x36ba 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL2 0 0x36bb 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL3 0 0x36bc 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL4 0 0x36bd 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL5 0 0x36be 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_CONTROL 0 0x37a7 2 0 2
	SLEEP_DELAY 0 6
	MIN_SLEEP_CYCLES 8 19
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0 0 0x37a4 4 0 2
	NUM_PATTERNS 0 2
	PATTERN_INTERVAL 4 11
	NUM_REPEAT 12 15
	HOLD_TIME 16 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0 0 0x37a5 1 0 2
	LOCK_PERIOD 0 17
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1 0 0x37a6 2 0 2
	LFPS_PERIOD 0 11
	CDS_END_PERIOD 12 29
regDP_DPHY_SYM321_DP_DPHY_SYM32_CONTROL 0 0x3788 8 0 2
	DPHY_ENABLE 0 0
	DPHY_RESET 1 1
	PRECODER_ENABLE 2 2
	MODE 4 5
	NUM_LANES 8 9
	OUTPUT_MODE 10 10
	SHORT_LAST_TPS2_PERIOD 12 12
	START_FROM_SLEEP 13 13
regDP_DPHY_SYM321_DP_DPHY_SYM32_DEFAULT_OVERRIDE0 0 0x37ba 3 0 2
	FRAME_INTERVAL 0 3
	PARTIAL_PACKETS_SLEEP_EN 4 4
	PARTIAL_PACKETS_WAKE_EN 5 5
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR0 0 0x37a0 1 0 2
	SEED 0 22
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR1 0 0x37a1 1 0 2
	SEED 0 22
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR2 0 0x37a2 1 0 2
	SEED 0 22
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR3 0 0x37a3 1 0 2
	SEED 0 22
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_CONFIG0 0 0x379f 2 0 2
	EDP_MODE_ENABLE 0 0
	EDP_LINK_SECURITY_STRENGTH 4 5
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG0 0 0x378a 2 0 2
	LVP_ENCRYPT_EN_VALUE 0 15
	LVP_ENCRYPT_DIS_VALUE 16 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG1 0 0x378b 0 0 2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ERROR_STATUS 0 0x37b9 10 0 2
	TOTAL_SLOT_COUNT_ERROR 0 0
	RATE_ERROR 1 1
	VC_SAME_STREAM_SOURCE 2 2
	NO_ACT_ERROR 3 3
	UNEXPECT_MODE_TRANSITION 4 4
	ILLEGAL_STREAM_SYMBOL 5 5
	RATE_COUNTER_SATURATION 6 6
	COUNTER_OVERFLOW 7 7
	CIPHER_ERROR 8 8
	ALPM_WAKE_REQ_EARLY 9 9
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_UPDATE 0 0x378c 1 0 2
	SAT_UPDATE 0 1
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC0 0 0x3793 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC1 0 0x3794 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC2 0 0x3795 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC3 0 0x3796 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC4 0 0x3797 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC5 0 0x3798 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS0 0 0x3799 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS1 0 0x379a 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS2 0 0x379b 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS3 0 0x379c 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS4 0 0x379d 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS5 0 0x379e 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM321_DP_DPHY_SYM32_STATUS 0 0x3789 7 0 2
	STATUS 0 0
	RESET_STATUS 1 1
	CURRENT_MODE 4 5
	RATE_UPDATE_PENDING 12 12
	SAT_UPDATE_PENDING 16 17
	SCHEDULER_STATUS 18 19
	CM_MODE_EN 20 20
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL 0 0x37be 4 0 2
	LLCP_COUNT_ENABLE 0 0
	LLCP_COUNT_RESET 1 1
	CYCLE_COUNT_ENABLE 2 2
	CYCLE_COUNT_RESET 3 3
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0 0 0x37bc 1 0 2
	LLCP_COUNT 0 15
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1 0 0x37bd 1 0 2
	CYCLE_COUNT 0 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CONFIG 0 0x37a8 8 0 2
	TP_SELECT0 0 2
	TP_PRBS_SEL0 4 6
	TP_SELECT1 8 10
	TP_PRBS_SEL1 12 14
	TP_SELECT2 16 18
	TP_PRBS_SEL2 20 22
	TP_SELECT3 24 26
	TP_PRBS_SEL3 28 30
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM0 0 0x37ae 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM1 0 0x37af 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM10 0 0x37b8 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM2 0 0x37b0 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM3 0 0x37b1 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM4 0 0x37b2 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM5 0 0x37b3 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM6 0 0x37b4 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM7 0 0x37b5 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM8 0 0x37b6 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM9 0 0x37b7 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED0 0 0x37a9 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED1 0 0x37aa 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED2 0 0x37ab 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED3 0 0x37ac 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_SQ_PULSE 0 0x37ad 1 0 2
	TP_SQ_PULSE_WIDTH 0 7
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL0 0 0x378d 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL1 0 0x378e 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL2 0 0x378f 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL3 0 0x3790 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL4 0 0x3791 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL5 0 0x3792 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_CONTROL 0 0x387b 2 0 2
	SLEEP_DELAY 0 6
	MIN_SLEEP_CYCLES 8 19
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0 0 0x3878 4 0 2
	NUM_PATTERNS 0 2
	PATTERN_INTERVAL 4 11
	NUM_REPEAT 12 15
	HOLD_TIME 16 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0 0 0x3879 1 0 2
	LOCK_PERIOD 0 17
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1 0 0x387a 2 0 2
	LFPS_PERIOD 0 11
	CDS_END_PERIOD 12 29
regDP_DPHY_SYM322_DP_DPHY_SYM32_CONTROL 0 0x385c 8 0 2
	DPHY_ENABLE 0 0
	DPHY_RESET 1 1
	PRECODER_ENABLE 2 2
	MODE 4 5
	NUM_LANES 8 9
	OUTPUT_MODE 10 10
	SHORT_LAST_TPS2_PERIOD 12 12
	START_FROM_SLEEP 13 13
regDP_DPHY_SYM322_DP_DPHY_SYM32_DEFAULT_OVERRIDE0 0 0x388e 3 0 2
	FRAME_INTERVAL 0 3
	PARTIAL_PACKETS_SLEEP_EN 4 4
	PARTIAL_PACKETS_WAKE_EN 5 5
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR0 0 0x3874 1 0 2
	SEED 0 22
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR1 0 0x3875 1 0 2
	SEED 0 22
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR2 0 0x3876 1 0 2
	SEED 0 22
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR3 0 0x3877 1 0 2
	SEED 0 22
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_CONFIG0 0 0x3873 2 0 2
	EDP_MODE_ENABLE 0 0
	EDP_LINK_SECURITY_STRENGTH 4 5
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG0 0 0x385e 2 0 2
	LVP_ENCRYPT_EN_VALUE 0 15
	LVP_ENCRYPT_DIS_VALUE 16 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG1 0 0x385f 0 0 2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ERROR_STATUS 0 0x388d 10 0 2
	TOTAL_SLOT_COUNT_ERROR 0 0
	RATE_ERROR 1 1
	VC_SAME_STREAM_SOURCE 2 2
	NO_ACT_ERROR 3 3
	UNEXPECT_MODE_TRANSITION 4 4
	ILLEGAL_STREAM_SYMBOL 5 5
	RATE_COUNTER_SATURATION 6 6
	COUNTER_OVERFLOW 7 7
	CIPHER_ERROR 8 8
	ALPM_WAKE_REQ_EARLY 9 9
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_UPDATE 0 0x3860 1 0 2
	SAT_UPDATE 0 1
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC0 0 0x3867 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC1 0 0x3868 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC2 0 0x3869 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC3 0 0x386a 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC4 0 0x386b 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC5 0 0x386c 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS0 0 0x386d 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS1 0 0x386e 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS2 0 0x386f 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS3 0 0x3870 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS4 0 0x3871 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS5 0 0x3872 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM322_DP_DPHY_SYM32_STATUS 0 0x385d 7 0 2
	STATUS 0 0
	RESET_STATUS 1 1
	CURRENT_MODE 4 5
	RATE_UPDATE_PENDING 12 12
	SAT_UPDATE_PENDING 16 17
	SCHEDULER_STATUS 18 19
	CM_MODE_EN 20 20
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL 0 0x3892 4 0 2
	LLCP_COUNT_ENABLE 0 0
	LLCP_COUNT_RESET 1 1
	CYCLE_COUNT_ENABLE 2 2
	CYCLE_COUNT_RESET 3 3
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0 0 0x3890 1 0 2
	LLCP_COUNT 0 15
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1 0 0x3891 1 0 2
	CYCLE_COUNT 0 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CONFIG 0 0x387c 8 0 2
	TP_SELECT0 0 2
	TP_PRBS_SEL0 4 6
	TP_SELECT1 8 10
	TP_PRBS_SEL1 12 14
	TP_SELECT2 16 18
	TP_PRBS_SEL2 20 22
	TP_SELECT3 24 26
	TP_PRBS_SEL3 28 30
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM0 0 0x3882 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM1 0 0x3883 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM10 0 0x388c 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM2 0 0x3884 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM3 0 0x3885 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM4 0 0x3886 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM5 0 0x3887 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM6 0 0x3888 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM7 0 0x3889 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM8 0 0x388a 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM9 0 0x388b 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED0 0 0x387d 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED1 0 0x387e 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED2 0 0x387f 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED3 0 0x3880 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_SQ_PULSE 0 0x3881 1 0 2
	TP_SQ_PULSE_WIDTH 0 7
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL0 0 0x3861 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL1 0 0x3862 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL2 0 0x3863 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL3 0 0x3864 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL4 0 0x3865 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL5 0 0x3866 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_CONTROL 0 0x394f 2 0 2
	SLEEP_DELAY 0 6
	MIN_SLEEP_CYCLES 8 19
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0 0 0x394c 4 0 2
	NUM_PATTERNS 0 2
	PATTERN_INTERVAL 4 11
	NUM_REPEAT 12 15
	HOLD_TIME 16 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0 0 0x394d 1 0 2
	LOCK_PERIOD 0 17
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1 0 0x394e 2 0 2
	LFPS_PERIOD 0 11
	CDS_END_PERIOD 12 29
regDP_DPHY_SYM323_DP_DPHY_SYM32_CONTROL 0 0x3930 8 0 2
	DPHY_ENABLE 0 0
	DPHY_RESET 1 1
	PRECODER_ENABLE 2 2
	MODE 4 5
	NUM_LANES 8 9
	OUTPUT_MODE 10 10
	SHORT_LAST_TPS2_PERIOD 12 12
	START_FROM_SLEEP 13 13
regDP_DPHY_SYM323_DP_DPHY_SYM32_DEFAULT_OVERRIDE0 0 0x3962 3 0 2
	FRAME_INTERVAL 0 3
	PARTIAL_PACKETS_SLEEP_EN 4 4
	PARTIAL_PACKETS_WAKE_EN 5 5
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR0 0 0x3948 1 0 2
	SEED 0 22
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR1 0 0x3949 1 0 2
	SEED 0 22
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR2 0 0x394a 1 0 2
	SEED 0 22
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR3 0 0x394b 1 0 2
	SEED 0 22
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_CONFIG0 0 0x3947 2 0 2
	EDP_MODE_ENABLE 0 0
	EDP_LINK_SECURITY_STRENGTH 4 5
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG0 0 0x3932 2 0 2
	LVP_ENCRYPT_EN_VALUE 0 15
	LVP_ENCRYPT_DIS_VALUE 16 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG1 0 0x3933 0 0 2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ERROR_STATUS 0 0x3961 10 0 2
	TOTAL_SLOT_COUNT_ERROR 0 0
	RATE_ERROR 1 1
	VC_SAME_STREAM_SOURCE 2 2
	NO_ACT_ERROR 3 3
	UNEXPECT_MODE_TRANSITION 4 4
	ILLEGAL_STREAM_SYMBOL 5 5
	RATE_COUNTER_SATURATION 6 6
	COUNTER_OVERFLOW 7 7
	CIPHER_ERROR 8 8
	ALPM_WAKE_REQ_EARLY 9 9
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_UPDATE 0 0x3934 1 0 2
	SAT_UPDATE 0 1
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC0 0 0x393b 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC1 0 0x393c 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC2 0 0x393d 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC3 0 0x393e 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC4 0 0x393f 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC5 0 0x3940 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS0 0 0x3941 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS1 0 0x3942 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS2 0 0x3943 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS3 0 0x3944 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS4 0 0x3945 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS5 0 0x3946 2 0 2
	SAT_STREAM_SOURCE 0 2
	SAT_SLOT_COUNT 8 14
regDP_DPHY_SYM323_DP_DPHY_SYM32_STATUS 0 0x3931 7 0 2
	STATUS 0 0
	RESET_STATUS 1 1
	CURRENT_MODE 4 5
	RATE_UPDATE_PENDING 12 12
	SAT_UPDATE_PENDING 16 17
	SCHEDULER_STATUS 18 19
	CM_MODE_EN 20 20
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL 0 0x3966 4 0 2
	LLCP_COUNT_ENABLE 0 0
	LLCP_COUNT_RESET 1 1
	CYCLE_COUNT_ENABLE 2 2
	CYCLE_COUNT_RESET 3 3
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0 0 0x3964 1 0 2
	LLCP_COUNT 0 15
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1 0 0x3965 1 0 2
	CYCLE_COUNT 0 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CONFIG 0 0x3950 8 0 2
	TP_SELECT0 0 2
	TP_PRBS_SEL0 4 6
	TP_SELECT1 8 10
	TP_PRBS_SEL1 12 14
	TP_SELECT2 16 18
	TP_PRBS_SEL2 20 22
	TP_SELECT3 24 26
	TP_PRBS_SEL3 28 30
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM0 0 0x3956 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM1 0 0x3957 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM10 0 0x3960 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM2 0 0x3958 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM3 0 0x3959 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM4 0 0x395a 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM5 0 0x395b 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM6 0 0x395c 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM7 0 0x395d 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM8 0 0x395e 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM9 0 0x395f 1 0 2
	TP_CUSTOM 0 23
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED0 0 0x3951 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED1 0 0x3952 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED2 0 0x3953 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED3 0 0x3954 1 0 2
	TP_PRBS_SEED 0 30
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_SQ_PULSE 0 0x3955 1 0 2
	TP_SQ_PULSE_WIDTH 0 7
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL0 0 0x3935 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL1 0 0x3936 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL2 0 0x3937 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL3 0 0x3938 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL4 0 0x3939 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL5 0 0x393a 2 0 2
	STREAM_VC_RATE_Y 0 24
	STREAM_VC_RATE_X 25 31
regDP_DTO0_MODULO 0 0x82 1 0 1
	DP_DTO0_MODULO 0 31
regDP_DTO0_PHASE 0 0x81 1 0 1
	DP_DTO0_PHASE 0 31
regDP_DTO1_MODULO 0 0x86 1 0 1
	DP_DTO1_MODULO 0 31
regDP_DTO1_PHASE 0 0x85 1 0 1
	DP_DTO1_PHASE 0 31
regDP_DTO2_MODULO 0 0x8a 1 0 1
	DP_DTO2_MODULO 0 31
regDP_DTO2_PHASE 0 0x89 1 0 1
	DP_DTO2_PHASE 0 31
regDP_DTO3_MODULO 0 0x8e 1 0 1
	DP_DTO3_MODULO 0 31
regDP_DTO3_PHASE 0 0x8d 1 0 1
	DP_DTO3_PHASE 0 31
regDP_DTO4_MODULO 0 0x92 1 0 1
	DP_DTO4_MODULO 0 31
regDP_DTO4_PHASE 0 0x91 1 0 1
	DP_DTO4_PHASE 0 31
regDP_DTO5_MODULO 0 0x96 1 0 1
	DP_DTO5_MODULO 0 31
regDP_DTO5_PHASE 0 0x95 1 0 1
	DP_DTO5_PHASE 0 31
regDP_DTO_DBUF_EN 0 0x44 8 0 1
	DP_DTO0_DBUF_EN 0 0
	DP_DTO1_DBUF_EN 1 1
	DP_DTO2_DBUF_EN 2 2
	DP_DTO3_DBUF_EN 3 3
	DP_DTO4_DBUF_EN 4 4
	DP_DTO5_DBUF_EN 5 5
	DP_DTO6_DBUF_EN 6 6
	DP_DTO7_DBUF_EN 7 7
regDP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL 0 0x369f 2 0 2
	DP_LINK_ENC_CLOCK_EN 0 0
	DP_LINK_ENC_CLOCK_ON_SYMCLK32 4 4
regDP_LINK_ENC0_DP_LINK_ENC_SPARE 0 0x36a0 1 0 2
	DP_LINK_ENC_SPARE 0 31
regDP_LINK_ENC1_DP_LINK_ENC_CLOCK_CONTROL 0 0x3773 2 0 2
	DP_LINK_ENC_CLOCK_EN 0 0
	DP_LINK_ENC_CLOCK_ON_SYMCLK32 4 4
regDP_LINK_ENC1_DP_LINK_ENC_SPARE 0 0x3774 1 0 2
	DP_LINK_ENC_SPARE 0 31
regDP_LINK_ENC2_DP_LINK_ENC_CLOCK_CONTROL 0 0x3847 2 0 2
	DP_LINK_ENC_CLOCK_EN 0 0
	DP_LINK_ENC_CLOCK_ON_SYMCLK32 4 4
regDP_LINK_ENC2_DP_LINK_ENC_SPARE 0 0x3848 1 0 2
	DP_LINK_ENC_SPARE 0 31
regDP_LINK_ENC3_DP_LINK_ENC_CLOCK_CONTROL 0 0x391b 2 0 2
	DP_LINK_ENC_CLOCK_EN 0 0
	DP_LINK_ENC_CLOCK_ON_SYMCLK32 4 4
regDP_LINK_ENC3_DP_LINK_ENC_SPARE 0 0x391c 1 0 2
	DP_LINK_ENC_SPARE 0 31
regDP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL 0 0x3625 1 0 2
	DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL 0 0x3623 5 0 2
	DP_STREAM_ENC_CLOCK_EN 0 0
	DP_STREAM_ENC_CLOCK_ON_DISPCLK 4 4
	DP_STREAM_ENC_CLOCK_ON_SOCCLK 8 8
	DP_STREAM_ENC_CLOCK_ON_DPSTREAMCLK 12 12
	DP_STREAM_ENC_CLOCK_ON_SYMCLK32 16 16
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 0 0x3626 7 0 2
	FIFO_ENABLE 0 0
	FIFO_RESET 4 4
	FIFO_READ_START_LEVEL 8 12
	FIFO_READ_CLOCK_SRC 16 16
	FIFO_RESET_DONE 20 20
	FIFO_VIDEO_STREAM_ACTIVE 24 24
	FIFO_ERROR 28 29
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1 0 0x3627 8 0 2
	FIFO_USE_OVERWRITE_LEVEL 0 0
	FIFO_FORCE_RECAL_AVERAGE 1 1
	FIFO_FORCE_RECOMP_MINMAX 2 2
	FIFO_OVERWRITE_LEVEL 4 9
	FIFO_MINIMUM_LEVEL 12 15
	FIFO_MAXIMUM_LEVEL 16 20
	FIFO_CAL_AVERAGE_LEVEL 24 29
	FIFO_CALIBRATED 31 31
regDP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL 0 0x3624 1 0 2
	DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC0_DP_STREAM_ENC_SPARE 0 0x3628 1 0 2
	DP_STREAM_ENC_SPARE 0 31
regDP_STREAM_ENC1_DP_STREAM_ENC_AUDIO_CONTROL 0 0x36f9 1 0 2
	DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_CONTROL 0 0x36f7 5 0 2
	DP_STREAM_ENC_CLOCK_EN 0 0
	DP_STREAM_ENC_CLOCK_ON_DISPCLK 4 4
	DP_STREAM_ENC_CLOCK_ON_SOCCLK 8 8
	DP_STREAM_ENC_CLOCK_ON_DPSTREAMCLK 12 12
	DP_STREAM_ENC_CLOCK_ON_SYMCLK32 16 16
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 0 0x36fa 7 0 2
	FIFO_ENABLE 0 0
	FIFO_RESET 4 4
	FIFO_READ_START_LEVEL 8 12
	FIFO_READ_CLOCK_SRC 16 16
	FIFO_RESET_DONE 20 20
	FIFO_VIDEO_STREAM_ACTIVE 24 24
	FIFO_ERROR 28 29
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1 0 0x36fb 8 0 2
	FIFO_USE_OVERWRITE_LEVEL 0 0
	FIFO_FORCE_RECAL_AVERAGE 1 1
	FIFO_FORCE_RECOMP_MINMAX 2 2
	FIFO_OVERWRITE_LEVEL 4 9
	FIFO_MINIMUM_LEVEL 12 15
	FIFO_MAXIMUM_LEVEL 16 20
	FIFO_CAL_AVERAGE_LEVEL 24 29
	FIFO_CALIBRATED 31 31
regDP_STREAM_ENC1_DP_STREAM_ENC_INPUT_MUX_CONTROL 0 0x36f8 1 0 2
	DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC1_DP_STREAM_ENC_SPARE 0 0x36fc 1 0 2
	DP_STREAM_ENC_SPARE 0 31
regDP_STREAM_ENC2_DP_STREAM_ENC_AUDIO_CONTROL 0 0x37cd 1 0 2
	DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_CONTROL 0 0x37cb 5 0 2
	DP_STREAM_ENC_CLOCK_EN 0 0
	DP_STREAM_ENC_CLOCK_ON_DISPCLK 4 4
	DP_STREAM_ENC_CLOCK_ON_SOCCLK 8 8
	DP_STREAM_ENC_CLOCK_ON_DPSTREAMCLK 12 12
	DP_STREAM_ENC_CLOCK_ON_SYMCLK32 16 16
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 0 0x37ce 7 0 2
	FIFO_ENABLE 0 0
	FIFO_RESET 4 4
	FIFO_READ_START_LEVEL 8 12
	FIFO_READ_CLOCK_SRC 16 16
	FIFO_RESET_DONE 20 20
	FIFO_VIDEO_STREAM_ACTIVE 24 24
	FIFO_ERROR 28 29
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1 0 0x37cf 8 0 2
	FIFO_USE_OVERWRITE_LEVEL 0 0
	FIFO_FORCE_RECAL_AVERAGE 1 1
	FIFO_FORCE_RECOMP_MINMAX 2 2
	FIFO_OVERWRITE_LEVEL 4 9
	FIFO_MINIMUM_LEVEL 12 15
	FIFO_MAXIMUM_LEVEL 16 20
	FIFO_CAL_AVERAGE_LEVEL 24 29
	FIFO_CALIBRATED 31 31
regDP_STREAM_ENC2_DP_STREAM_ENC_INPUT_MUX_CONTROL 0 0x37cc 1 0 2
	DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC2_DP_STREAM_ENC_SPARE 0 0x37d0 1 0 2
	DP_STREAM_ENC_SPARE 0 31
regDP_STREAM_ENC3_DP_STREAM_ENC_AUDIO_CONTROL 0 0x38a1 1 0 2
	DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_CONTROL 0 0x389f 5 0 2
	DP_STREAM_ENC_CLOCK_EN 0 0
	DP_STREAM_ENC_CLOCK_ON_DISPCLK 4 4
	DP_STREAM_ENC_CLOCK_ON_SOCCLK 8 8
	DP_STREAM_ENC_CLOCK_ON_DPSTREAMCLK 12 12
	DP_STREAM_ENC_CLOCK_ON_SYMCLK32 16 16
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 0 0x38a2 7 0 2
	FIFO_ENABLE 0 0
	FIFO_RESET 4 4
	FIFO_READ_START_LEVEL 8 12
	FIFO_READ_CLOCK_SRC 16 16
	FIFO_RESET_DONE 20 20
	FIFO_VIDEO_STREAM_ACTIVE 24 24
	FIFO_ERROR 28 29
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1 0 0x38a3 8 0 2
	FIFO_USE_OVERWRITE_LEVEL 0 0
	FIFO_FORCE_RECAL_AVERAGE 1 1
	FIFO_FORCE_RECOMP_MINMAX 2 2
	FIFO_OVERWRITE_LEVEL 4 9
	FIFO_MINIMUM_LEVEL 12 15
	FIFO_MAXIMUM_LEVEL 16 20
	FIFO_CAL_AVERAGE_LEVEL 24 29
	FIFO_CALIBRATED 31 31
regDP_STREAM_ENC3_DP_STREAM_ENC_INPUT_MUX_CONTROL 0 0x38a0 1 0 2
	DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL 0 2
regDP_STREAM_ENC3_DP_STREAM_ENC_SPARE 0 0x38a4 1 0 2
	DP_STREAM_ENC_SPARE 0 31
regDP_STREAM_MAPPER_CONTROL0 0 0xe56 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_STREAM_MAPPER_CONTROL1 0 0xe57 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_STREAM_MAPPER_CONTROL2 0 0xe58 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_STREAM_MAPPER_CONTROL3 0 0xe59 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_STREAM_MAPPER_CONTROL4 0 0xe5a 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_STREAM_MAPPER_CONTROL5 0 0xe5b 1 0 3
	DP_STREAM_LINK_TARGET 0 2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL 0 0x3691 3 0 2
	ENABLE 0 0
	DISABLE_MODE 4 4
	FRAME_NUMBER 8 15
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_READY_CONTROL 0 0x3690 1 0 2
	SDP_PENDING_MODE 0 0
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_REQUEST_OFFSET 0 0x368f 2 0 2
	SLEEP_OFFSET 0 15
	WAKE_OFFSET 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_SLEEP_CONTROL 0 0x368d 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_START_CONTROL 0 0x3693 1 0 2
	START_STATE 0 0
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_STATUS 0 0x3692 3 0 2
	CURRENT_SLEEP_STATE 0 0
	CURRENT_HARDWARE_MODE_STATE 4 4
	CURRENT_FRAME 8 15
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_CONTROL 0 0x368e 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL 0 0x3694 4 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	FRAME_NUMBER 20 27
	ENABLE 28 28
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS 0 0x3695 2 0 2
	OCCURRED 0 0
	CLEAR 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_CONTROL 0 0x365d 3 0 2
	DP_SYM32_ENC_ENABLE 0 0
	DP_SYM32_ENC_RESET 4 4
	DP_SYM32_ENC_RESET_DONE 8 8
regDP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL 0 0x366b 1 0 2
	HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP_SYM32_ENC0_DP_SYM32_ENC_IDLE_PATTERN_CONTROL 0 0x3682 2 0 2
	IDLE_BS_INTERVAL 0 17
	BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
regDP_SYM32_ENC0_DP_SYM32_ENC_MEM_POWER_CONTROL 0 0x3696 4 0 2
	MEM_DEFAULT_LOW_POWER_STATE 0 1
	MEM_PWR_FORCE 4 5
	MEM_PWR_DIS 8 8
	MEM_PWR_STATE 12 13
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL0 0 0x3680 1 0 2
	ATP_AFREQ_LOWER 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL1 0 0x3681 2 0 2
	ATP_AFREQ_UPPER 0 15
	ATP_AFREQ_OVERRIDE 16 16
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0 0 0x367c 9 0 2
	ASP_ENABLE 0 0
	ATP_ENABLE 1 1
	AIP_ENABLE 2 2
	ACM_ENABLE 3 3
	ISRC_ENABLE 4 4
	ASP_PRIORITY 5 5
	ATP_VERSION_NUMBER 8 13
	AUDIO_MUTE 28 28
	AUDIO_MUTE_STATUS 29 29
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL1 0 0x367d 4 0 2
	ASP_CONCATENATION_ENABLE 0 0
	ASP_CONCATENATION_2_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 4 9
	ASP_CONCATENATION_8_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 12 17
	ASP_CONCATENATION_HBR_LAYOUT_MAX_SAMPLE_COUNT 20 25
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL 0 0x367b 3 0 2
	SDP_STREAM_ENABLE 0 0
	GSP0_PRIORITY 4 4
	SDP_CRC16_ENABLE 8 8
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_FRAMING 0 0x367f 2 0 2
	SDP_IDLE_FRAME_SIZE 0 13
	SDP_FRAME_START_LOCATION 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0 0 0x366c 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL1 0 0x366d 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL10 0 0x3676 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL11 0 0x3677 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL12 0 0x3678 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL13 0 0x3679 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL14 0 0x367a 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL2 0 0x366e 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL3 0 0x366f 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL4 0 0x3670 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5 0 0x3671 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL6 0 0x3672 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL7 0 0x3673 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL8 0 0x3674 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL9 0 0x3675 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL 0 0x367e 5 0 2
	METADATA_PACKET_ENABLE 0 0
	METADATA_DOUBLE_BUFFER_ENABLE 4 4
	METADATA_PACKET_SOF_REFERENCE 8 8
	METADATA_PACKET_DOUBLE_BUFFER_PENDING 12 12
	METADATA_PACKET_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SPARE 0 0x3697 1 0 2
	DP_SYM32_ENC_SPARE 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL 0 0x368c 2 0 2
	BS_COUNT_ENABLE 0 0
	BS_COUNT_RESET 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_STATUS 0 0x368b 1 0 2
	BS_COUNT 0 15
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL 0 0x3687 2 0 2
	CRC_ENABLE 0 0
	CRC_CONT_MODE_ENABLE 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT0 0 0x3688 2 0 2
	CRC_RESULT0 0 15
	CRC_RESULT1 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT1 0 0x3689 2 0 2
	CRC_RESULT2 0 15
	CRC_RESULT3 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_STATUS 0 0x368a 1 0 2
	CRC_VALID 0 0
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL 0 0x365e 4 0 2
	PIXEL_TO_SYMBOL_FIFO_ENABLE 0 0
	PIXEL_TO_SYMBOL_FIFO_RESET 4 4
	PIXEL_TO_SYMBOL_FIFO_RESET_DONE 8 8
	PIXEL_TO_SYMBOL_FIFO_OVERFLOW_STATUS 12 12
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA0 0 0x3662 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA1 0 0x3663 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA2 0 0x3664 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA3 0 0x3665 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA4 0 0x3666 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA5 0 0x3667 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA6 0 0x3668 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA7 0 0x3669 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA8 0 0x366a 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_CONTROL 0 0x3683 3 0 2
	MSA_MISC1_STEREOSYNC_OVERRIDE_EN 0 0
	MSA_TRANSMISSION_ENABLE 8 8
	MSA_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL 0 0x365f 2 0 2
	MSA_DOUBLE_BUFFER_ENABLE 0 0
	MSA_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL 0 0x3686 2 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT 0 0x3661 3 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_ENCODING 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 9
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL 0 0x3660 2 0 2
	PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE 0 0
	PIXEL_FORMAT_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL 0 0x3685 3 0 2
	VID_STREAM_ENABLE 0 0
	VID_STREAM_DISABLE_DEFER 4 5
	VID_STREAM_STATUS 8 8
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL 0 0x3684 2 0 2
	VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE 0 0
	VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL 0 0x3765 3 0 2
	ENABLE 0 0
	DISABLE_MODE 4 4
	FRAME_NUMBER 8 15
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_READY_CONTROL 0 0x3764 1 0 2
	SDP_PENDING_MODE 0 0
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_REQUEST_OFFSET 0 0x3763 2 0 2
	SLEEP_OFFSET 0 15
	WAKE_OFFSET 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_SLEEP_CONTROL 0 0x3761 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_START_CONTROL 0 0x3767 1 0 2
	START_STATE 0 0
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_STATUS 0 0x3766 3 0 2
	CURRENT_SLEEP_STATE 0 0
	CURRENT_HARDWARE_MODE_STATE 4 4
	CURRENT_FRAME 8 15
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_CONTROL 0 0x3762 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL 0 0x3768 4 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	FRAME_NUMBER 20 27
	ENABLE 28 28
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS 0 0x3769 2 0 2
	OCCURRED 0 0
	CLEAR 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_CONTROL 0 0x3731 3 0 2
	DP_SYM32_ENC_ENABLE 0 0
	DP_SYM32_ENC_RESET 4 4
	DP_SYM32_ENC_RESET_DONE 8 8
regDP_SYM32_ENC1_DP_SYM32_ENC_HBLANK_CONTROL 0 0x373f 1 0 2
	HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP_SYM32_ENC1_DP_SYM32_ENC_IDLE_PATTERN_CONTROL 0 0x3756 2 0 2
	IDLE_BS_INTERVAL 0 17
	BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
regDP_SYM32_ENC1_DP_SYM32_ENC_MEM_POWER_CONTROL 0 0x376a 4 0 2
	MEM_DEFAULT_LOW_POWER_STATE 0 1
	MEM_PWR_FORCE 4 5
	MEM_PWR_DIS 8 8
	MEM_PWR_STATE 12 13
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL0 0 0x3754 1 0 2
	ATP_AFREQ_LOWER 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL1 0 0x3755 2 0 2
	ATP_AFREQ_UPPER 0 15
	ATP_AFREQ_OVERRIDE 16 16
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL0 0 0x3750 9 0 2
	ASP_ENABLE 0 0
	ATP_ENABLE 1 1
	AIP_ENABLE 2 2
	ACM_ENABLE 3 3
	ISRC_ENABLE 4 4
	ASP_PRIORITY 5 5
	ATP_VERSION_NUMBER 8 13
	AUDIO_MUTE 28 28
	AUDIO_MUTE_STATUS 29 29
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL1 0 0x3751 4 0 2
	ASP_CONCATENATION_ENABLE 0 0
	ASP_CONCATENATION_2_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 4 9
	ASP_CONCATENATION_8_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 12 17
	ASP_CONCATENATION_HBR_LAYOUT_MAX_SAMPLE_COUNT 20 25
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_CONTROL 0 0x374f 3 0 2
	SDP_STREAM_ENABLE 0 0
	GSP0_PRIORITY 4 4
	SDP_CRC16_ENABLE 8 8
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_FRAMING 0 0x3753 2 0 2
	SDP_IDLE_FRAME_SIZE 0 13
	SDP_FRAME_START_LOCATION 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL0 0 0x3740 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL1 0 0x3741 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL10 0 0x374a 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL11 0 0x374b 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL12 0 0x374c 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL13 0 0x374d 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL14 0 0x374e 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL2 0 0x3742 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL3 0 0x3743 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL4 0 0x3744 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL5 0 0x3745 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL6 0 0x3746 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL7 0 0x3747 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL8 0 0x3748 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL9 0 0x3749 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL 0 0x3752 5 0 2
	METADATA_PACKET_ENABLE 0 0
	METADATA_DOUBLE_BUFFER_ENABLE 4 4
	METADATA_PACKET_SOF_REFERENCE 8 8
	METADATA_PACKET_DOUBLE_BUFFER_PENDING 12 12
	METADATA_PACKET_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SPARE 0 0x376b 1 0 2
	DP_SYM32_ENC_SPARE 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL 0 0x3760 2 0 2
	BS_COUNT_ENABLE 0 0
	BS_COUNT_RESET 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_STATUS 0 0x375f 1 0 2
	BS_COUNT 0 15
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_CONTROL 0 0x375b 2 0 2
	CRC_ENABLE 0 0
	CRC_CONT_MODE_ENABLE 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT0 0 0x375c 2 0 2
	CRC_RESULT0 0 15
	CRC_RESULT1 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT1 0 0x375d 2 0 2
	CRC_RESULT2 0 15
	CRC_RESULT3 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_STATUS 0 0x375e 1 0 2
	CRC_VALID 0 0
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_FIFO_CONTROL 0 0x3732 4 0 2
	PIXEL_TO_SYMBOL_FIFO_ENABLE 0 0
	PIXEL_TO_SYMBOL_FIFO_RESET 4 4
	PIXEL_TO_SYMBOL_FIFO_RESET_DONE 8 8
	PIXEL_TO_SYMBOL_FIFO_OVERFLOW_STATUS 12 12
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA0 0 0x3736 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA1 0 0x3737 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA2 0 0x3738 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA3 0 0x3739 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA4 0 0x373a 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA5 0 0x373b 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA6 0 0x373c 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA7 0 0x373d 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA8 0 0x373e 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_CONTROL 0 0x3757 3 0 2
	MSA_MISC1_STEREOSYNC_OVERRIDE_EN 0 0
	MSA_TRANSMISSION_ENABLE 8 8
	MSA_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL 0 0x3733 2 0 2
	MSA_DOUBLE_BUFFER_ENABLE 0 0
	MSA_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL 0 0x375a 2 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT 0 0x3735 3 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_ENCODING 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 9
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL 0 0x3734 2 0 2
	PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE 0 0
	PIXEL_FORMAT_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_STREAM_CONTROL 0 0x3759 3 0 2
	VID_STREAM_ENABLE 0 0
	VID_STREAM_DISABLE_DEFER 4 5
	VID_STREAM_STATUS 8 8
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_VBID_CONTROL 0 0x3758 2 0 2
	VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE 0 0
	VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL 0 0x3839 3 0 2
	ENABLE 0 0
	DISABLE_MODE 4 4
	FRAME_NUMBER 8 15
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_READY_CONTROL 0 0x3838 1 0 2
	SDP_PENDING_MODE 0 0
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_REQUEST_OFFSET 0 0x3837 2 0 2
	SLEEP_OFFSET 0 15
	WAKE_OFFSET 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_SLEEP_CONTROL 0 0x3835 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_START_CONTROL 0 0x383b 1 0 2
	START_STATE 0 0
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_STATUS 0 0x383a 3 0 2
	CURRENT_SLEEP_STATE 0 0
	CURRENT_HARDWARE_MODE_STATE 4 4
	CURRENT_FRAME 8 15
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_CONTROL 0 0x3836 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL 0 0x383c 4 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	FRAME_NUMBER 20 27
	ENABLE 28 28
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS 0 0x383d 2 0 2
	OCCURRED 0 0
	CLEAR 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_CONTROL 0 0x3805 3 0 2
	DP_SYM32_ENC_ENABLE 0 0
	DP_SYM32_ENC_RESET 4 4
	DP_SYM32_ENC_RESET_DONE 8 8
regDP_SYM32_ENC2_DP_SYM32_ENC_HBLANK_CONTROL 0 0x3813 1 0 2
	HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP_SYM32_ENC2_DP_SYM32_ENC_IDLE_PATTERN_CONTROL 0 0x382a 2 0 2
	IDLE_BS_INTERVAL 0 17
	BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
regDP_SYM32_ENC2_DP_SYM32_ENC_MEM_POWER_CONTROL 0 0x383e 4 0 2
	MEM_DEFAULT_LOW_POWER_STATE 0 1
	MEM_PWR_FORCE 4 5
	MEM_PWR_DIS 8 8
	MEM_PWR_STATE 12 13
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL0 0 0x3828 1 0 2
	ATP_AFREQ_LOWER 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL1 0 0x3829 2 0 2
	ATP_AFREQ_UPPER 0 15
	ATP_AFREQ_OVERRIDE 16 16
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL0 0 0x3824 9 0 2
	ASP_ENABLE 0 0
	ATP_ENABLE 1 1
	AIP_ENABLE 2 2
	ACM_ENABLE 3 3
	ISRC_ENABLE 4 4
	ASP_PRIORITY 5 5
	ATP_VERSION_NUMBER 8 13
	AUDIO_MUTE 28 28
	AUDIO_MUTE_STATUS 29 29
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL1 0 0x3825 4 0 2
	ASP_CONCATENATION_ENABLE 0 0
	ASP_CONCATENATION_2_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 4 9
	ASP_CONCATENATION_8_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 12 17
	ASP_CONCATENATION_HBR_LAYOUT_MAX_SAMPLE_COUNT 20 25
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_CONTROL 0 0x3823 3 0 2
	SDP_STREAM_ENABLE 0 0
	GSP0_PRIORITY 4 4
	SDP_CRC16_ENABLE 8 8
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_FRAMING 0 0x3827 2 0 2
	SDP_IDLE_FRAME_SIZE 0 13
	SDP_FRAME_START_LOCATION 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL0 0 0x3814 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL1 0 0x3815 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL10 0 0x381e 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL11 0 0x381f 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL12 0 0x3820 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL13 0 0x3821 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL14 0 0x3822 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL2 0 0x3816 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL3 0 0x3817 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL4 0 0x3818 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL5 0 0x3819 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL6 0 0x381a 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL7 0 0x381b 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL8 0 0x381c 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL9 0 0x381d 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL 0 0x3826 5 0 2
	METADATA_PACKET_ENABLE 0 0
	METADATA_DOUBLE_BUFFER_ENABLE 4 4
	METADATA_PACKET_SOF_REFERENCE 8 8
	METADATA_PACKET_DOUBLE_BUFFER_PENDING 12 12
	METADATA_PACKET_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SPARE 0 0x383f 1 0 2
	DP_SYM32_ENC_SPARE 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL 0 0x3834 2 0 2
	BS_COUNT_ENABLE 0 0
	BS_COUNT_RESET 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_STATUS 0 0x3833 1 0 2
	BS_COUNT 0 15
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_CONTROL 0 0x382f 2 0 2
	CRC_ENABLE 0 0
	CRC_CONT_MODE_ENABLE 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT0 0 0x3830 2 0 2
	CRC_RESULT0 0 15
	CRC_RESULT1 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT1 0 0x3831 2 0 2
	CRC_RESULT2 0 15
	CRC_RESULT3 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_STATUS 0 0x3832 1 0 2
	CRC_VALID 0 0
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_FIFO_CONTROL 0 0x3806 4 0 2
	PIXEL_TO_SYMBOL_FIFO_ENABLE 0 0
	PIXEL_TO_SYMBOL_FIFO_RESET 4 4
	PIXEL_TO_SYMBOL_FIFO_RESET_DONE 8 8
	PIXEL_TO_SYMBOL_FIFO_OVERFLOW_STATUS 12 12
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA0 0 0x380a 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA1 0 0x380b 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA2 0 0x380c 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA3 0 0x380d 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA4 0 0x380e 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA5 0 0x380f 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA6 0 0x3810 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA7 0 0x3811 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA8 0 0x3812 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_CONTROL 0 0x382b 3 0 2
	MSA_MISC1_STEREOSYNC_OVERRIDE_EN 0 0
	MSA_TRANSMISSION_ENABLE 8 8
	MSA_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL 0 0x3807 2 0 2
	MSA_DOUBLE_BUFFER_ENABLE 0 0
	MSA_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL 0 0x382e 2 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT 0 0x3809 3 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_ENCODING 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 9
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL 0 0x3808 2 0 2
	PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE 0 0
	PIXEL_FORMAT_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_STREAM_CONTROL 0 0x382d 3 0 2
	VID_STREAM_ENABLE 0 0
	VID_STREAM_DISABLE_DEFER 4 5
	VID_STREAM_STATUS 8 8
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_VBID_CONTROL 0 0x382c 2 0 2
	VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE 0 0
	VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL 0 0x390d 3 0 2
	ENABLE 0 0
	DISABLE_MODE 4 4
	FRAME_NUMBER 8 15
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_READY_CONTROL 0 0x390c 1 0 2
	SDP_PENDING_MODE 0 0
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_REQUEST_OFFSET 0 0x390b 2 0 2
	SLEEP_OFFSET 0 15
	WAKE_OFFSET 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_SLEEP_CONTROL 0 0x3909 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_START_CONTROL 0 0x390f 1 0 2
	START_STATE 0 0
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_STATUS 0 0x390e 3 0 2
	CURRENT_SLEEP_STATE 0 0
	CURRENT_HARDWARE_MODE_STATE 4 4
	CURRENT_FRAME 8 15
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_CONTROL 0 0x390a 5 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	REQUEST 20 20
	MODE 24 24
	PENDING 28 28
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL 0 0x3910 4 0 2
	LINE_NUMBER 0 15
	LINE_REFERENCE 16 16
	FRAME_NUMBER 20 27
	ENABLE 28 28
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS 0 0x3911 2 0 2
	OCCURRED 0 0
	CLEAR 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_CONTROL 0 0x38d9 3 0 2
	DP_SYM32_ENC_ENABLE 0 0
	DP_SYM32_ENC_RESET 4 4
	DP_SYM32_ENC_RESET_DONE 8 8
regDP_SYM32_ENC3_DP_SYM32_ENC_HBLANK_CONTROL 0 0x38e7 1 0 2
	HBLANK_MINIMUM_SYMBOL_WIDTH 0 15
regDP_SYM32_ENC3_DP_SYM32_ENC_IDLE_PATTERN_CONTROL 0 0x38fe 2 0 2
	IDLE_BS_INTERVAL 0 17
	BACK_TO_BACK_BS_AVOIDANCE_ENABLE 20 20
regDP_SYM32_ENC3_DP_SYM32_ENC_MEM_POWER_CONTROL 0 0x3912 4 0 2
	MEM_DEFAULT_LOW_POWER_STATE 0 1
	MEM_PWR_FORCE 4 5
	MEM_PWR_DIS 8 8
	MEM_PWR_STATE 12 13
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL0 0 0x38fc 1 0 2
	ATP_AFREQ_LOWER 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL1 0 0x38fd 2 0 2
	ATP_AFREQ_UPPER 0 15
	ATP_AFREQ_OVERRIDE 16 16
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL0 0 0x38f8 9 0 2
	ASP_ENABLE 0 0
	ATP_ENABLE 1 1
	AIP_ENABLE 2 2
	ACM_ENABLE 3 3
	ISRC_ENABLE 4 4
	ASP_PRIORITY 5 5
	ATP_VERSION_NUMBER 8 13
	AUDIO_MUTE 28 28
	AUDIO_MUTE_STATUS 29 29
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL1 0 0x38f9 4 0 2
	ASP_CONCATENATION_ENABLE 0 0
	ASP_CONCATENATION_2_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 4 9
	ASP_CONCATENATION_8_CHANNEL_LAYOUT_MAX_SAMPLE_COUNT 12 17
	ASP_CONCATENATION_HBR_LAYOUT_MAX_SAMPLE_COUNT 20 25
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_CONTROL 0 0x38f7 3 0 2
	SDP_STREAM_ENABLE 0 0
	GSP0_PRIORITY 4 4
	SDP_CRC16_ENABLE 8 8
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_FRAMING 0 0x38fb 2 0 2
	SDP_IDLE_FRAME_SIZE 0 13
	SDP_FRAME_START_LOCATION 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL0 0 0x38e8 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL1 0 0x38e9 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL10 0 0x38f2 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL11 0 0x38f3 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL12 0 0x38f4 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL13 0 0x38f5 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL14 0 0x38f6 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL2 0 0x38ea 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL3 0 0x38eb 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL4 0 0x38ec 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL5 0 0x38ed 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL6 0 0x38ee 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL7 0 0x38ef 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL8 0 0x38f0 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL9 0 0x38f1 11 0 2
	GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE 0 0
	GSP_IDLE_CONTINUOUS_TRANSMISSION_ENABLE 1 1
	GSP_TRIGGER_ONE_SHOT_SEND 2 2
	GSP_TRIGGER_ONE_SHOT_POSITION 3 3
	GSP_DOUBLE_BUFFER_ENABLE 4 4
	GSP_PAYLOAD_SIZE 5 6
	GSP_SOF_REFERENCE 7 7
	GSP_TRIGGER_TRANSMISSION_DEADLINE_MISSED 8 8
	GSP_TRIGGER_TRANSMISSION_PENDING 9 9
	GSP_DOUBLE_BUFFER_PENDING 10 10
	GSP_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL 0 0x38fa 5 0 2
	METADATA_PACKET_ENABLE 0 0
	METADATA_DOUBLE_BUFFER_ENABLE 4 4
	METADATA_PACKET_SOF_REFERENCE 8 8
	METADATA_PACKET_DOUBLE_BUFFER_PENDING 12 12
	METADATA_PACKET_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SPARE 0 0x3913 1 0 2
	DP_SYM32_ENC_SPARE 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL 0 0x3908 2 0 2
	BS_COUNT_ENABLE 0 0
	BS_COUNT_RESET 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_STATUS 0 0x3907 1 0 2
	BS_COUNT 0 15
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_CONTROL 0 0x3903 2 0 2
	CRC_ENABLE 0 0
	CRC_CONT_MODE_ENABLE 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT0 0 0x3904 2 0 2
	CRC_RESULT0 0 15
	CRC_RESULT1 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT1 0 0x3905 2 0 2
	CRC_RESULT2 0 15
	CRC_RESULT3 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_STATUS 0 0x3906 1 0 2
	CRC_VALID 0 0
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_FIFO_CONTROL 0 0x38da 4 0 2
	PIXEL_TO_SYMBOL_FIFO_ENABLE 0 0
	PIXEL_TO_SYMBOL_FIFO_RESET 4 4
	PIXEL_TO_SYMBOL_FIFO_RESET_DONE 8 8
	PIXEL_TO_SYMBOL_FIFO_OVERFLOW_STATUS 12 12
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA0 0 0x38de 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA1 0 0x38df 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA2 0 0x38e0 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA3 0 0x38e1 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA4 0 0x38e2 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA5 0 0x38e3 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA6 0 0x38e4 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA7 0 0x38e5 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA8 0 0x38e6 1 0 2
	MSA_DATA 0 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_CONTROL 0 0x38ff 3 0 2
	MSA_MISC1_STEREOSYNC_OVERRIDE_EN 0 0
	MSA_TRANSMISSION_ENABLE 8 8
	MSA_TRANSMISSION_LINE_NUMBER 16 31
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL 0 0x38db 2 0 2
	MSA_DOUBLE_BUFFER_ENABLE 0 0
	MSA_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL 0 0x3902 2 0 2
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_ENABLE 0 0
	PANEL_REPLAY_TUNNELING_OPTIMIZATION_DOUBLE_BUFFER_ENABLE 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT 0 0x38dd 3 0 2
	PIXEL_ENCODING_TYPE 0 0
	UNCOMPRESSED_PIXEL_ENCODING 4 5
	UNCOMPRESSED_COMPONENT_DEPTH 8 9
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL 0 0x38dc 2 0 2
	PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE 0 0
	PIXEL_FORMAT_DOUBLE_BUFFER_PENDING 4 4
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_STREAM_CONTROL 0 0x3901 3 0 2
	VID_STREAM_ENABLE 0 0
	VID_STREAM_DISABLE_DEFER 4 5
	VID_STREAM_STATUS 8 8
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_VBID_CONTROL 0 0x3900 2 0 2
	VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE 0 0
	VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER 16 31
regDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER 0 0x302f 1 0 2
	DSCC_B_CR_SQUARED_ERROR_LOWER 0 31
regDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER 0 0x3030 1 0 2
	DSCC_B_CR_SQUARED_ERROR_UPPER 0 31
regDSCC0_DSCC_CONFIG0 0 0x300a 4 0 2
	ICH_RESET_AT_END_OF_LINE 0 3
	NUMBER_OF_SLICES_PER_LINE 4 5
	ALTERNATE_ICH_ENCODING_EN 8 8
	NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION 16 31
regDSCC0_DSCC_CONFIG1 0 0x300b 2 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE 0 17
	DSCC_DISABLE_ICH 24 24
regDSCC0_DSCC_CONFIG2 0 0x300c 2 0 2
	OUTPUT_BUFFER_ELASTICITY_THRESHOLD 0 15
	OUTPUT_BUFFER_TOTAL_PIXEL_COUNT_THRESHOLD 16 31
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_DATA0 0 0x3045 1 0 2
	DSCC_DISPCLK_TEST_DEBUG_DATA0 0 31
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_INDEX0 0 0x3044 1 0 2
	DSCC_DISPCLK_TEST_DEBUG_INDEX0 0 7
regDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER 0 0x302d 1 0 2
	DSCC_G_CB_SQUARED_ERROR_LOWER 0 31
regDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER 0 0x302e 1 0 2
	DSCC_G_CB_SQUARED_ERROR_UPPER 0 31
regDSCC0_DSCC_INTERRUPT_CONTROL0 0 0x300e 4 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN3 3 3
regDSCC0_DSCC_INTERRUPT_CONTROL1 0 0x300f 9 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED_INT_EN 8 8
regDSCC0_DSCC_INTERRUPT_STATUS0 0 0x3010 8 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED3 3 3
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR0 16 16
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR1 17 17
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR2 18 18
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR3 19 19
regDSCC0_DSCC_INTERRUPT_STATUS1 0 0x3011 18 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED 8 8
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR0 16 16
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR1 17 17
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR2 18 18
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR3 19 19
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR0 20 20
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR1 21 21
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR2 22 22
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR3 23 23
	DSCC_END_OF_FRAME_NOT_REACHED_CLEAR 24 24
regDSCC0_DSCC_MAX_ABS_ERROR0 0 0x3031 2 0 2
	DSCC_R_Y_MAX_ABS_ERROR 0 15
	DSCC_G_CB_MAX_ABS_ERROR 16 31
regDSCC0_DSCC_MAX_ABS_ERROR1 0 0x3032 1 0 2
	DSCC_B_CR_MAX_ABS_ERROR 0 15
regDSCC0_DSCC_MEM_POWER_CONTROL0 0 0x3029 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC0_DSCC_MEM_POWER_CONTROL1 0 0x302a 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 0x3033 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 14
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 0x3034 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 14
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 0x3035 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 14
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 0x3036 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 14
regDSCC0_DSCC_PPS_CONFIG0 0 0x3012 5 0 2
	DSC_VERSION_MINOR 0 3
	DSC_VERSION_MAJOR 4 7
	PPS_IDENTIFIER 8 15
	LINEBUF_DEPTH 24 27
	BITS_PER_COMPONENT 28 31
regDSCC0_DSCC_PPS_CONFIG1 0 0x3013 8 0 2
	BITS_PER_PIXEL 0 9
	VBR_ENABLE 10 10
	SIMPLE_422 11 11
	CONVERT_RGB 12 12
	BLOCK_PRED_ENABLE 13 13
	NATIVE_422 14 14
	NATIVE_420 15 15
	CHUNK_SIZE 16 31
regDSCC0_DSCC_PPS_CONFIG10 0 0x301c 3 0 2
	FLATNESS_MIN_QP 0 4
	FLATNESS_MAX_QP 8 12
	RC_MODEL_SIZE 16 31
regDSCC0_DSCC_PPS_CONFIG11 0 0x301d 5 0 2
	RC_EDGE_FACTOR 0 3
	RC_QUANT_INCR_LIMIT0 8 12
	RC_QUANT_INCR_LIMIT1 16 20
	RC_TGT_OFFSET_LO 24 27
	RC_TGT_OFFSET_HI 28 31
regDSCC0_DSCC_PPS_CONFIG12 0 0x301e 4 0 2
	RC_BUF_THRESH0 0 7
	RC_BUF_THRESH1 8 15
	RC_BUF_THRESH2 16 23
	RC_BUF_THRESH3 24 31
regDSCC0_DSCC_PPS_CONFIG13 0 0x301f 4 0 2
	RC_BUF_THRESH4 0 7
	RC_BUF_THRESH5 8 15
	RC_BUF_THRESH6 16 23
	RC_BUF_THRESH7 24 31
regDSCC0_DSCC_PPS_CONFIG14 0 0x3020 4 0 2
	RC_BUF_THRESH8 0 7
	RC_BUF_THRESH9 8 15
	RC_BUF_THRESH10 16 23
	RC_BUF_THRESH11 24 31
regDSCC0_DSCC_PPS_CONFIG15 0 0x3021 5 0 2
	RC_BUF_THRESH12 0 7
	RC_BUF_THRESH13 8 15
	RANGE_MIN_QP0 16 20
	RANGE_MAX_QP0 21 25
	RANGE_BPG_OFFSET0 26 31
regDSCC0_DSCC_PPS_CONFIG16 0 0x3022 6 0 2
	RANGE_MIN_QP1 0 4
	RANGE_MAX_QP1 5 9
	RANGE_BPG_OFFSET1 10 15
	RANGE_MIN_QP2 16 20
	RANGE_MAX_QP2 21 25
	RANGE_BPG_OFFSET2 26 31
regDSCC0_DSCC_PPS_CONFIG17 0 0x3023 6 0 2
	RANGE_MIN_QP3 0 4
	RANGE_MAX_QP3 5 9
	RANGE_BPG_OFFSET3 10 15
	RANGE_MIN_QP4 16 20
	RANGE_MAX_QP4 21 25
	RANGE_BPG_OFFSET4 26 31
regDSCC0_DSCC_PPS_CONFIG18 0 0x3024 6 0 2
	RANGE_MIN_QP5 0 4
	RANGE_MAX_QP5 5 9
	RANGE_BPG_OFFSET5 10 15
	RANGE_MIN_QP6 16 20
	RANGE_MAX_QP6 21 25
	RANGE_BPG_OFFSET6 26 31
regDSCC0_DSCC_PPS_CONFIG19 0 0x3025 6 0 2
	RANGE_MIN_QP7 0 4
	RANGE_MAX_QP7 5 9
	RANGE_BPG_OFFSET7 10 15
	RANGE_MIN_QP8 16 20
	RANGE_MAX_QP8 21 25
	RANGE_BPG_OFFSET8 26 31
regDSCC0_DSCC_PPS_CONFIG2 0 0x3014 2 0 2
	PIC_WIDTH 0 15
	PIC_HEIGHT 16 31
regDSCC0_DSCC_PPS_CONFIG20 0 0x3026 6 0 2
	RANGE_MIN_QP9 0 4
	RANGE_MAX_QP9 5 9
	RANGE_BPG_OFFSET9 10 15
	RANGE_MIN_QP10 16 20
	RANGE_MAX_QP10 21 25
	RANGE_BPG_OFFSET10 26 31
regDSCC0_DSCC_PPS_CONFIG21 0 0x3027 6 0 2
	RANGE_MIN_QP11 0 4
	RANGE_MAX_QP11 5 9
	RANGE_BPG_OFFSET11 10 15
	RANGE_MIN_QP12 16 20
	RANGE_MAX_QP12 21 25
	RANGE_BPG_OFFSET12 26 31
regDSCC0_DSCC_PPS_CONFIG22 0 0x3028 6 0 2
	RANGE_MIN_QP13 0 4
	RANGE_MAX_QP13 5 9
	RANGE_BPG_OFFSET13 10 15
	RANGE_MIN_QP14 16 20
	RANGE_MAX_QP14 21 25
	RANGE_BPG_OFFSET14 26 31
regDSCC0_DSCC_PPS_CONFIG3 0 0x3015 2 0 2
	SLICE_WIDTH 0 15
	SLICE_HEIGHT 16 31
regDSCC0_DSCC_PPS_CONFIG4 0 0x3016 2 0 2
	INITIAL_XMIT_DELAY 0 9
	INITIAL_DEC_DELAY 16 31
regDSCC0_DSCC_PPS_CONFIG5 0 0x3017 2 0 2
	INITIAL_SCALE_VALUE 0 5
	SCALE_INCREMENT_INTERVAL 16 31
regDSCC0_DSCC_PPS_CONFIG6 0 0x3018 3 0 2
	SCALE_DECREMENT_INTERVAL 0 11
	FIRST_LINE_BPG_OFFSET 16 20
	SECOND_LINE_BPG_OFFSET 24 28
regDSCC0_DSCC_PPS_CONFIG7 0 0x3019 2 0 2
	NFL_BPG_OFFSET 0 15
	SLICE_BPG_OFFSET 16 31
regDSCC0_DSCC_PPS_CONFIG8 0 0x301a 2 0 2
	NSL_BPG_OFFSET 0 15
	SECOND_LINE_OFFSET_ADJ 16 31
regDSCC0_DSCC_PPS_CONFIG9 0 0x301b 2 0 2
	INITIAL_OFFSET 0 15
	FINAL_OFFSET 16 31
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 0x3037 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 17
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 0x3038 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 17
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 0x3039 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 17
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 0x303a 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 17
regDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER 0 0x302b 1 0 2
	DSCC_R_Y_SQUARED_ERROR_LOWER 0 31
regDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER 0 0x302c 1 0 2
	DSCC_R_Y_SQUARED_ERROR_UPPER 0 31
regDSCC0_DSCC_STATUS 0 0x300d 1 0 2
	DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING 0 0
regDSCC0_DSCC_TEST_DEBUG_BUS_ROTATE 0 0x303f 4 0 2
	DSCC_TEST_DEBUG_BUS0_ROTATE 0 4
	DSCC_TEST_DEBUG_BUS1_ROTATE 8 12
	DSCC_TEST_DEBUG_BUS2_ROTATE 16 20
	DSCC_TEST_DEBUG_BUS3_ROTATE 24 28
regDSCC0_DSCC_TEST_DEBUG_DATA0 0 0x3040 1 0 2
	DSCC_TEST_DEBUG_DATA0 0 31
regDSCC0_DSCC_TEST_DEBUG_DATA1 0 0x3041 1 0 2
	DSCC_TEST_DEBUG_DATA1 0 31
regDSCC0_DSCC_TEST_DEBUG_DATA2 0 0x3042 1 0 2
	DSCC_TEST_DEBUG_DATA2 0 31
regDSCC0_DSCC_TEST_DEBUG_DATA3 0 0x3043 1 0 2
	DSCC_TEST_DEBUG_DATA3 0 31
regDSCC0_DSCC_TEST_DEBUG_INDEX0 0 0x303b 1 0 2
	DSCC_TEST_DEBUG_INDEX0 0 7
regDSCC0_DSCC_TEST_DEBUG_INDEX1 0 0x303c 1 0 2
	DSCC_TEST_DEBUG_INDEX1 0 7
regDSCC0_DSCC_TEST_DEBUG_INDEX2 0 0x303d 1 0 2
	DSCC_TEST_DEBUG_INDEX2 0 7
regDSCC0_DSCC_TEST_DEBUG_INDEX3 0 0x303e 1 0 2
	DSCC_TEST_DEBUG_INDEX3 0 7
regDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER 0 0x308b 1 0 2
	DSCC_B_CR_SQUARED_ERROR_LOWER 0 31
regDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER 0 0x308c 1 0 2
	DSCC_B_CR_SQUARED_ERROR_UPPER 0 31
regDSCC1_DSCC_CONFIG0 0 0x3066 4 0 2
	ICH_RESET_AT_END_OF_LINE 0 3
	NUMBER_OF_SLICES_PER_LINE 4 5
	ALTERNATE_ICH_ENCODING_EN 8 8
	NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION 16 31
regDSCC1_DSCC_CONFIG1 0 0x3067 2 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE 0 17
	DSCC_DISABLE_ICH 24 24
regDSCC1_DSCC_CONFIG2 0 0x3068 2 0 2
	OUTPUT_BUFFER_ELASTICITY_THRESHOLD 0 15
	OUTPUT_BUFFER_TOTAL_PIXEL_COUNT_THRESHOLD 16 31
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_DATA0 0 0x30a1 0 0 2
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_INDEX0 0 0x30a0 0 0 2
regDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER 0 0x3089 1 0 2
	DSCC_G_CB_SQUARED_ERROR_LOWER 0 31
regDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER 0 0x308a 1 0 2
	DSCC_G_CB_SQUARED_ERROR_UPPER 0 31
regDSCC1_DSCC_INTERRUPT_CONTROL0 0 0x306a 4 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN3 3 3
regDSCC1_DSCC_INTERRUPT_CONTROL1 0 0x306b 9 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED_INT_EN 8 8
regDSCC1_DSCC_INTERRUPT_STATUS0 0 0x306c 8 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED3 3 3
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR0 16 16
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR1 17 17
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR2 18 18
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR3 19 19
regDSCC1_DSCC_INTERRUPT_STATUS1 0 0x306d 18 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED 8 8
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR0 16 16
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR1 17 17
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR2 18 18
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR3 19 19
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR0 20 20
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR1 21 21
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR2 22 22
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR3 23 23
	DSCC_END_OF_FRAME_NOT_REACHED_CLEAR 24 24
regDSCC1_DSCC_MAX_ABS_ERROR0 0 0x308d 2 0 2
	DSCC_R_Y_MAX_ABS_ERROR 0 15
	DSCC_G_CB_MAX_ABS_ERROR 16 31
regDSCC1_DSCC_MAX_ABS_ERROR1 0 0x308e 1 0 2
	DSCC_B_CR_MAX_ABS_ERROR 0 15
regDSCC1_DSCC_MEM_POWER_CONTROL0 0 0x3085 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC1_DSCC_MEM_POWER_CONTROL1 0 0x3086 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 0x308f 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 14
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 0x3090 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 14
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 0x3091 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 14
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 0x3092 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 14
regDSCC1_DSCC_PPS_CONFIG0 0 0x306e 5 0 2
	DSC_VERSION_MINOR 0 3
	DSC_VERSION_MAJOR 4 7
	PPS_IDENTIFIER 8 15
	LINEBUF_DEPTH 24 27
	BITS_PER_COMPONENT 28 31
regDSCC1_DSCC_PPS_CONFIG1 0 0x306f 8 0 2
	BITS_PER_PIXEL 0 9
	VBR_ENABLE 10 10
	SIMPLE_422 11 11
	CONVERT_RGB 12 12
	BLOCK_PRED_ENABLE 13 13
	NATIVE_422 14 14
	NATIVE_420 15 15
	CHUNK_SIZE 16 31
regDSCC1_DSCC_PPS_CONFIG10 0 0x3078 3 0 2
	FLATNESS_MIN_QP 0 4
	FLATNESS_MAX_QP 8 12
	RC_MODEL_SIZE 16 31
regDSCC1_DSCC_PPS_CONFIG11 0 0x3079 5 0 2
	RC_EDGE_FACTOR 0 3
	RC_QUANT_INCR_LIMIT0 8 12
	RC_QUANT_INCR_LIMIT1 16 20
	RC_TGT_OFFSET_LO 24 27
	RC_TGT_OFFSET_HI 28 31
regDSCC1_DSCC_PPS_CONFIG12 0 0x307a 4 0 2
	RC_BUF_THRESH0 0 7
	RC_BUF_THRESH1 8 15
	RC_BUF_THRESH2 16 23
	RC_BUF_THRESH3 24 31
regDSCC1_DSCC_PPS_CONFIG13 0 0x307b 4 0 2
	RC_BUF_THRESH4 0 7
	RC_BUF_THRESH5 8 15
	RC_BUF_THRESH6 16 23
	RC_BUF_THRESH7 24 31
regDSCC1_DSCC_PPS_CONFIG14 0 0x307c 4 0 2
	RC_BUF_THRESH8 0 7
	RC_BUF_THRESH9 8 15
	RC_BUF_THRESH10 16 23
	RC_BUF_THRESH11 24 31
regDSCC1_DSCC_PPS_CONFIG15 0 0x307d 5 0 2
	RC_BUF_THRESH12 0 7
	RC_BUF_THRESH13 8 15
	RANGE_MIN_QP0 16 20
	RANGE_MAX_QP0 21 25
	RANGE_BPG_OFFSET0 26 31
regDSCC1_DSCC_PPS_CONFIG16 0 0x307e 6 0 2
	RANGE_MIN_QP1 0 4
	RANGE_MAX_QP1 5 9
	RANGE_BPG_OFFSET1 10 15
	RANGE_MIN_QP2 16 20
	RANGE_MAX_QP2 21 25
	RANGE_BPG_OFFSET2 26 31
regDSCC1_DSCC_PPS_CONFIG17 0 0x307f 6 0 2
	RANGE_MIN_QP3 0 4
	RANGE_MAX_QP3 5 9
	RANGE_BPG_OFFSET3 10 15
	RANGE_MIN_QP4 16 20
	RANGE_MAX_QP4 21 25
	RANGE_BPG_OFFSET4 26 31
regDSCC1_DSCC_PPS_CONFIG18 0 0x3080 6 0 2
	RANGE_MIN_QP5 0 4
	RANGE_MAX_QP5 5 9
	RANGE_BPG_OFFSET5 10 15
	RANGE_MIN_QP6 16 20
	RANGE_MAX_QP6 21 25
	RANGE_BPG_OFFSET6 26 31
regDSCC1_DSCC_PPS_CONFIG19 0 0x3081 6 0 2
	RANGE_MIN_QP7 0 4
	RANGE_MAX_QP7 5 9
	RANGE_BPG_OFFSET7 10 15
	RANGE_MIN_QP8 16 20
	RANGE_MAX_QP8 21 25
	RANGE_BPG_OFFSET8 26 31
regDSCC1_DSCC_PPS_CONFIG2 0 0x3070 2 0 2
	PIC_WIDTH 0 15
	PIC_HEIGHT 16 31
regDSCC1_DSCC_PPS_CONFIG20 0 0x3082 6 0 2
	RANGE_MIN_QP9 0 4
	RANGE_MAX_QP9 5 9
	RANGE_BPG_OFFSET9 10 15
	RANGE_MIN_QP10 16 20
	RANGE_MAX_QP10 21 25
	RANGE_BPG_OFFSET10 26 31
regDSCC1_DSCC_PPS_CONFIG21 0 0x3083 6 0 2
	RANGE_MIN_QP11 0 4
	RANGE_MAX_QP11 5 9
	RANGE_BPG_OFFSET11 10 15
	RANGE_MIN_QP12 16 20
	RANGE_MAX_QP12 21 25
	RANGE_BPG_OFFSET12 26 31
regDSCC1_DSCC_PPS_CONFIG22 0 0x3084 6 0 2
	RANGE_MIN_QP13 0 4
	RANGE_MAX_QP13 5 9
	RANGE_BPG_OFFSET13 10 15
	RANGE_MIN_QP14 16 20
	RANGE_MAX_QP14 21 25
	RANGE_BPG_OFFSET14 26 31
regDSCC1_DSCC_PPS_CONFIG3 0 0x3071 2 0 2
	SLICE_WIDTH 0 15
	SLICE_HEIGHT 16 31
regDSCC1_DSCC_PPS_CONFIG4 0 0x3072 2 0 2
	INITIAL_XMIT_DELAY 0 9
	INITIAL_DEC_DELAY 16 31
regDSCC1_DSCC_PPS_CONFIG5 0 0x3073 2 0 2
	INITIAL_SCALE_VALUE 0 5
	SCALE_INCREMENT_INTERVAL 16 31
regDSCC1_DSCC_PPS_CONFIG6 0 0x3074 3 0 2
	SCALE_DECREMENT_INTERVAL 0 11
	FIRST_LINE_BPG_OFFSET 16 20
	SECOND_LINE_BPG_OFFSET 24 28
regDSCC1_DSCC_PPS_CONFIG7 0 0x3075 2 0 2
	NFL_BPG_OFFSET 0 15
	SLICE_BPG_OFFSET 16 31
regDSCC1_DSCC_PPS_CONFIG8 0 0x3076 2 0 2
	NSL_BPG_OFFSET 0 15
	SECOND_LINE_OFFSET_ADJ 16 31
regDSCC1_DSCC_PPS_CONFIG9 0 0x3077 2 0 2
	INITIAL_OFFSET 0 15
	FINAL_OFFSET 16 31
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 0x3093 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 17
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 0x3094 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 17
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 0x3095 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 17
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 0x3096 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 17
regDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER 0 0x3087 1 0 2
	DSCC_R_Y_SQUARED_ERROR_LOWER 0 31
regDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER 0 0x3088 1 0 2
	DSCC_R_Y_SQUARED_ERROR_UPPER 0 31
regDSCC1_DSCC_STATUS 0 0x3069 1 0 2
	DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING 0 0
regDSCC1_DSCC_TEST_DEBUG_BUS_ROTATE 0 0x309b 0 0 2
regDSCC1_DSCC_TEST_DEBUG_DATA0 0 0x309c 0 0 2
regDSCC1_DSCC_TEST_DEBUG_DATA1 0 0x309d 0 0 2
regDSCC1_DSCC_TEST_DEBUG_DATA2 0 0x309e 0 0 2
regDSCC1_DSCC_TEST_DEBUG_DATA3 0 0x309f 0 0 2
regDSCC1_DSCC_TEST_DEBUG_INDEX0 0 0x3097 0 0 2
regDSCC1_DSCC_TEST_DEBUG_INDEX1 0 0x3098 0 0 2
regDSCC1_DSCC_TEST_DEBUG_INDEX2 0 0x3099 0 0 2
regDSCC1_DSCC_TEST_DEBUG_INDEX3 0 0x309a 0 0 2
regDSCC2_DSCC_B_CR_SQUARED_ERROR_LOWER 0 0x30e7 1 0 2
	DSCC_B_CR_SQUARED_ERROR_LOWER 0 31
regDSCC2_DSCC_B_CR_SQUARED_ERROR_UPPER 0 0x30e8 1 0 2
	DSCC_B_CR_SQUARED_ERROR_UPPER 0 31
regDSCC2_DSCC_CONFIG0 0 0x30c2 4 0 2
	ICH_RESET_AT_END_OF_LINE 0 3
	NUMBER_OF_SLICES_PER_LINE 4 5
	ALTERNATE_ICH_ENCODING_EN 8 8
	NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION 16 31
regDSCC2_DSCC_CONFIG1 0 0x30c3 2 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE 0 17
	DSCC_DISABLE_ICH 24 24
regDSCC2_DSCC_CONFIG2 0 0x30c4 2 0 2
	OUTPUT_BUFFER_ELASTICITY_THRESHOLD 0 15
	OUTPUT_BUFFER_TOTAL_PIXEL_COUNT_THRESHOLD 16 31
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_DATA0 0 0x30fd 0 0 2
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_INDEX0 0 0x30fc 0 0 2
regDSCC2_DSCC_G_CB_SQUARED_ERROR_LOWER 0 0x30e5 1 0 2
	DSCC_G_CB_SQUARED_ERROR_LOWER 0 31
regDSCC2_DSCC_G_CB_SQUARED_ERROR_UPPER 0 0x30e6 1 0 2
	DSCC_G_CB_SQUARED_ERROR_UPPER 0 31
regDSCC2_DSCC_INTERRUPT_CONTROL0 0 0x30c6 4 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN3 3 3
regDSCC2_DSCC_INTERRUPT_CONTROL1 0 0x30c7 9 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED_INT_EN 8 8
regDSCC2_DSCC_INTERRUPT_STATUS0 0 0x30c8 8 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED3 3 3
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR0 16 16
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR1 17 17
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR2 18 18
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR3 19 19
regDSCC2_DSCC_INTERRUPT_STATUS1 0 0x30c9 18 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED 8 8
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR0 16 16
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR1 17 17
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR2 18 18
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR3 19 19
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR0 20 20
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR1 21 21
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR2 22 22
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR3 23 23
	DSCC_END_OF_FRAME_NOT_REACHED_CLEAR 24 24
regDSCC2_DSCC_MAX_ABS_ERROR0 0 0x30e9 2 0 2
	DSCC_R_Y_MAX_ABS_ERROR 0 15
	DSCC_G_CB_MAX_ABS_ERROR 16 31
regDSCC2_DSCC_MAX_ABS_ERROR1 0 0x30ea 1 0 2
	DSCC_B_CR_MAX_ABS_ERROR 0 15
regDSCC2_DSCC_MEM_POWER_CONTROL0 0 0x30e1 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC2_DSCC_MEM_POWER_CONTROL1 0 0x30e2 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 0x30eb 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 14
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 0x30ec 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 14
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 0x30ed 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 14
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 0x30ee 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 14
regDSCC2_DSCC_PPS_CONFIG0 0 0x30ca 5 0 2
	DSC_VERSION_MINOR 0 3
	DSC_VERSION_MAJOR 4 7
	PPS_IDENTIFIER 8 15
	LINEBUF_DEPTH 24 27
	BITS_PER_COMPONENT 28 31
regDSCC2_DSCC_PPS_CONFIG1 0 0x30cb 8 0 2
	BITS_PER_PIXEL 0 9
	VBR_ENABLE 10 10
	SIMPLE_422 11 11
	CONVERT_RGB 12 12
	BLOCK_PRED_ENABLE 13 13
	NATIVE_422 14 14
	NATIVE_420 15 15
	CHUNK_SIZE 16 31
regDSCC2_DSCC_PPS_CONFIG10 0 0x30d4 3 0 2
	FLATNESS_MIN_QP 0 4
	FLATNESS_MAX_QP 8 12
	RC_MODEL_SIZE 16 31
regDSCC2_DSCC_PPS_CONFIG11 0 0x30d5 5 0 2
	RC_EDGE_FACTOR 0 3
	RC_QUANT_INCR_LIMIT0 8 12
	RC_QUANT_INCR_LIMIT1 16 20
	RC_TGT_OFFSET_LO 24 27
	RC_TGT_OFFSET_HI 28 31
regDSCC2_DSCC_PPS_CONFIG12 0 0x30d6 4 0 2
	RC_BUF_THRESH0 0 7
	RC_BUF_THRESH1 8 15
	RC_BUF_THRESH2 16 23
	RC_BUF_THRESH3 24 31
regDSCC2_DSCC_PPS_CONFIG13 0 0x30d7 4 0 2
	RC_BUF_THRESH4 0 7
	RC_BUF_THRESH5 8 15
	RC_BUF_THRESH6 16 23
	RC_BUF_THRESH7 24 31
regDSCC2_DSCC_PPS_CONFIG14 0 0x30d8 4 0 2
	RC_BUF_THRESH8 0 7
	RC_BUF_THRESH9 8 15
	RC_BUF_THRESH10 16 23
	RC_BUF_THRESH11 24 31
regDSCC2_DSCC_PPS_CONFIG15 0 0x30d9 5 0 2
	RC_BUF_THRESH12 0 7
	RC_BUF_THRESH13 8 15
	RANGE_MIN_QP0 16 20
	RANGE_MAX_QP0 21 25
	RANGE_BPG_OFFSET0 26 31
regDSCC2_DSCC_PPS_CONFIG16 0 0x30da 6 0 2
	RANGE_MIN_QP1 0 4
	RANGE_MAX_QP1 5 9
	RANGE_BPG_OFFSET1 10 15
	RANGE_MIN_QP2 16 20
	RANGE_MAX_QP2 21 25
	RANGE_BPG_OFFSET2 26 31
regDSCC2_DSCC_PPS_CONFIG17 0 0x30db 6 0 2
	RANGE_MIN_QP3 0 4
	RANGE_MAX_QP3 5 9
	RANGE_BPG_OFFSET3 10 15
	RANGE_MIN_QP4 16 20
	RANGE_MAX_QP4 21 25
	RANGE_BPG_OFFSET4 26 31
regDSCC2_DSCC_PPS_CONFIG18 0 0x30dc 6 0 2
	RANGE_MIN_QP5 0 4
	RANGE_MAX_QP5 5 9
	RANGE_BPG_OFFSET5 10 15
	RANGE_MIN_QP6 16 20
	RANGE_MAX_QP6 21 25
	RANGE_BPG_OFFSET6 26 31
regDSCC2_DSCC_PPS_CONFIG19 0 0x30dd 6 0 2
	RANGE_MIN_QP7 0 4
	RANGE_MAX_QP7 5 9
	RANGE_BPG_OFFSET7 10 15
	RANGE_MIN_QP8 16 20
	RANGE_MAX_QP8 21 25
	RANGE_BPG_OFFSET8 26 31
regDSCC2_DSCC_PPS_CONFIG2 0 0x30cc 2 0 2
	PIC_WIDTH 0 15
	PIC_HEIGHT 16 31
regDSCC2_DSCC_PPS_CONFIG20 0 0x30de 6 0 2
	RANGE_MIN_QP9 0 4
	RANGE_MAX_QP9 5 9
	RANGE_BPG_OFFSET9 10 15
	RANGE_MIN_QP10 16 20
	RANGE_MAX_QP10 21 25
	RANGE_BPG_OFFSET10 26 31
regDSCC2_DSCC_PPS_CONFIG21 0 0x30df 6 0 2
	RANGE_MIN_QP11 0 4
	RANGE_MAX_QP11 5 9
	RANGE_BPG_OFFSET11 10 15
	RANGE_MIN_QP12 16 20
	RANGE_MAX_QP12 21 25
	RANGE_BPG_OFFSET12 26 31
regDSCC2_DSCC_PPS_CONFIG22 0 0x30e0 6 0 2
	RANGE_MIN_QP13 0 4
	RANGE_MAX_QP13 5 9
	RANGE_BPG_OFFSET13 10 15
	RANGE_MIN_QP14 16 20
	RANGE_MAX_QP14 21 25
	RANGE_BPG_OFFSET14 26 31
regDSCC2_DSCC_PPS_CONFIG3 0 0x30cd 2 0 2
	SLICE_WIDTH 0 15
	SLICE_HEIGHT 16 31
regDSCC2_DSCC_PPS_CONFIG4 0 0x30ce 2 0 2
	INITIAL_XMIT_DELAY 0 9
	INITIAL_DEC_DELAY 16 31
regDSCC2_DSCC_PPS_CONFIG5 0 0x30cf 2 0 2
	INITIAL_SCALE_VALUE 0 5
	SCALE_INCREMENT_INTERVAL 16 31
regDSCC2_DSCC_PPS_CONFIG6 0 0x30d0 3 0 2
	SCALE_DECREMENT_INTERVAL 0 11
	FIRST_LINE_BPG_OFFSET 16 20
	SECOND_LINE_BPG_OFFSET 24 28
regDSCC2_DSCC_PPS_CONFIG7 0 0x30d1 2 0 2
	NFL_BPG_OFFSET 0 15
	SLICE_BPG_OFFSET 16 31
regDSCC2_DSCC_PPS_CONFIG8 0 0x30d2 2 0 2
	NSL_BPG_OFFSET 0 15
	SECOND_LINE_OFFSET_ADJ 16 31
regDSCC2_DSCC_PPS_CONFIG9 0 0x30d3 2 0 2
	INITIAL_OFFSET 0 15
	FINAL_OFFSET 16 31
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 0x30ef 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 17
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 0x30f0 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 17
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 0x30f1 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 17
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 0x30f2 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 17
regDSCC2_DSCC_R_Y_SQUARED_ERROR_LOWER 0 0x30e3 1 0 2
	DSCC_R_Y_SQUARED_ERROR_LOWER 0 31
regDSCC2_DSCC_R_Y_SQUARED_ERROR_UPPER 0 0x30e4 1 0 2
	DSCC_R_Y_SQUARED_ERROR_UPPER 0 31
regDSCC2_DSCC_STATUS 0 0x30c5 1 0 2
	DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING 0 0
regDSCC2_DSCC_TEST_DEBUG_BUS_ROTATE 0 0x30f7 0 0 2
regDSCC2_DSCC_TEST_DEBUG_DATA0 0 0x30f8 0 0 2
regDSCC2_DSCC_TEST_DEBUG_DATA1 0 0x30f9 0 0 2
regDSCC2_DSCC_TEST_DEBUG_DATA2 0 0x30fa 0 0 2
regDSCC2_DSCC_TEST_DEBUG_DATA3 0 0x30fb 0 0 2
regDSCC2_DSCC_TEST_DEBUG_INDEX0 0 0x30f3 0 0 2
regDSCC2_DSCC_TEST_DEBUG_INDEX1 0 0x30f4 0 0 2
regDSCC2_DSCC_TEST_DEBUG_INDEX2 0 0x30f5 0 0 2
regDSCC2_DSCC_TEST_DEBUG_INDEX3 0 0x30f6 0 0 2
regDSCC3_DSCC_B_CR_SQUARED_ERROR_LOWER 0 0x3143 1 0 2
	DSCC_B_CR_SQUARED_ERROR_LOWER 0 31
regDSCC3_DSCC_B_CR_SQUARED_ERROR_UPPER 0 0x3144 1 0 2
	DSCC_B_CR_SQUARED_ERROR_UPPER 0 31
regDSCC3_DSCC_CONFIG0 0 0x311e 4 0 2
	ICH_RESET_AT_END_OF_LINE 0 3
	NUMBER_OF_SLICES_PER_LINE 4 5
	ALTERNATE_ICH_ENCODING_EN 8 8
	NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION 16 31
regDSCC3_DSCC_CONFIG1 0 0x311f 2 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE 0 17
	DSCC_DISABLE_ICH 24 24
regDSCC3_DSCC_CONFIG2 0 0x3120 2 0 2
	OUTPUT_BUFFER_ELASTICITY_THRESHOLD 0 15
	OUTPUT_BUFFER_TOTAL_PIXEL_COUNT_THRESHOLD 16 31
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_DATA0 0 0x3159 0 0 2
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_INDEX0 0 0x3158 0 0 2
regDSCC3_DSCC_G_CB_SQUARED_ERROR_LOWER 0 0x3141 1 0 2
	DSCC_G_CB_SQUARED_ERROR_LOWER 0 31
regDSCC3_DSCC_G_CB_SQUARED_ERROR_UPPER 0 0x3142 1 0 2
	DSCC_G_CB_SQUARED_ERROR_UPPER 0 31
regDSCC3_DSCC_INTERRUPT_CONTROL0 0 0x3122 4 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED_INT_EN3 3 3
regDSCC3_DSCC_INTERRUPT_CONTROL1 0 0x3123 9 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED_INT_EN3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED_INT_EN3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED_INT_EN 8 8
regDSCC3_DSCC_INTERRUPT_STATUS0 0 0x3124 8 0 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED0 0 0
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED1 1 1
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED2 2 2
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_OCCURRED3 3 3
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR0 16 16
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR1 17 17
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR2 18 18
	DSCC_RATE_CONTROL_BUFFER_MODEL_OVERFLOW_CLEAR3 19 19
regDSCC3_DSCC_INTERRUPT_STATUS1 0 0x3125 18 0 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED0 0 0
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED1 1 1
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED2 2 2
	DSCC_OUTPUT_BUFFER_OVERFLOW_OCCURRED3 3 3
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED0 4 4
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED1 5 5
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED2 6 6
	DSCC_OUTPUT_BUFFER_UNDERFLOW_OCCURRED3 7 7
	DSCC_END_OF_FRAME_NOT_REACHED_OCCURRED 8 8
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR0 16 16
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR1 17 17
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR2 18 18
	DSCC_OUTPUT_BUFFER_OVERFLOW_CLEAR3 19 19
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR0 20 20
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR1 21 21
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR2 22 22
	DSCC_OUTPUT_BUFFER_UNDERFLOW_CLEAR3 23 23
	DSCC_END_OF_FRAME_NOT_REACHED_CLEAR 24 24
regDSCC3_DSCC_MAX_ABS_ERROR0 0 0x3145 2 0 2
	DSCC_R_Y_MAX_ABS_ERROR 0 15
	DSCC_G_CB_MAX_ABS_ERROR 16 31
regDSCC3_DSCC_MAX_ABS_ERROR1 0 0x3146 1 0 2
	DSCC_B_CR_MAX_ABS_ERROR 0 15
regDSCC3_DSCC_MEM_POWER_CONTROL0 0 0x313d 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC3_DSCC_MEM_POWER_CONTROL1 0 0x313e 4 0 2
	DSCC_DEFAULT_MEM_LOW_POWER_STATE 0 1
	DSCC_MEM_PWR_FORCE 4 5
	DSCC_MEM_PWR_DIS 8 8
	DSCC_MEM_PWR_STATE 16 17
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 0x3147 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0 0 14
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 0x3148 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1 0 14
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 0x3149 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2 0 14
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 0x314a 1 0 2
	DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3 0 14
regDSCC3_DSCC_PPS_CONFIG0 0 0x3126 5 0 2
	DSC_VERSION_MINOR 0 3
	DSC_VERSION_MAJOR 4 7
	PPS_IDENTIFIER 8 15
	LINEBUF_DEPTH 24 27
	BITS_PER_COMPONENT 28 31
regDSCC3_DSCC_PPS_CONFIG1 0 0x3127 8 0 2
	BITS_PER_PIXEL 0 9
	VBR_ENABLE 10 10
	SIMPLE_422 11 11
	CONVERT_RGB 12 12
	BLOCK_PRED_ENABLE 13 13
	NATIVE_422 14 14
	NATIVE_420 15 15
	CHUNK_SIZE 16 31
regDSCC3_DSCC_PPS_CONFIG10 0 0x3130 3 0 2
	FLATNESS_MIN_QP 0 4
	FLATNESS_MAX_QP 8 12
	RC_MODEL_SIZE 16 31
regDSCC3_DSCC_PPS_CONFIG11 0 0x3131 5 0 2
	RC_EDGE_FACTOR 0 3
	RC_QUANT_INCR_LIMIT0 8 12
	RC_QUANT_INCR_LIMIT1 16 20
	RC_TGT_OFFSET_LO 24 27
	RC_TGT_OFFSET_HI 28 31
regDSCC3_DSCC_PPS_CONFIG12 0 0x3132 4 0 2
	RC_BUF_THRESH0 0 7
	RC_BUF_THRESH1 8 15
	RC_BUF_THRESH2 16 23
	RC_BUF_THRESH3 24 31
regDSCC3_DSCC_PPS_CONFIG13 0 0x3133 4 0 2
	RC_BUF_THRESH4 0 7
	RC_BUF_THRESH5 8 15
	RC_BUF_THRESH6 16 23
	RC_BUF_THRESH7 24 31
regDSCC3_DSCC_PPS_CONFIG14 0 0x3134 4 0 2
	RC_BUF_THRESH8 0 7
	RC_BUF_THRESH9 8 15
	RC_BUF_THRESH10 16 23
	RC_BUF_THRESH11 24 31
regDSCC3_DSCC_PPS_CONFIG15 0 0x3135 5 0 2
	RC_BUF_THRESH12 0 7
	RC_BUF_THRESH13 8 15
	RANGE_MIN_QP0 16 20
	RANGE_MAX_QP0 21 25
	RANGE_BPG_OFFSET0 26 31
regDSCC3_DSCC_PPS_CONFIG16 0 0x3136 6 0 2
	RANGE_MIN_QP1 0 4
	RANGE_MAX_QP1 5 9
	RANGE_BPG_OFFSET1 10 15
	RANGE_MIN_QP2 16 20
	RANGE_MAX_QP2 21 25
	RANGE_BPG_OFFSET2 26 31
regDSCC3_DSCC_PPS_CONFIG17 0 0x3137 6 0 2
	RANGE_MIN_QP3 0 4
	RANGE_MAX_QP3 5 9
	RANGE_BPG_OFFSET3 10 15
	RANGE_MIN_QP4 16 20
	RANGE_MAX_QP4 21 25
	RANGE_BPG_OFFSET4 26 31
regDSCC3_DSCC_PPS_CONFIG18 0 0x3138 6 0 2
	RANGE_MIN_QP5 0 4
	RANGE_MAX_QP5 5 9
	RANGE_BPG_OFFSET5 10 15
	RANGE_MIN_QP6 16 20
	RANGE_MAX_QP6 21 25
	RANGE_BPG_OFFSET6 26 31
regDSCC3_DSCC_PPS_CONFIG19 0 0x3139 6 0 2
	RANGE_MIN_QP7 0 4
	RANGE_MAX_QP7 5 9
	RANGE_BPG_OFFSET7 10 15
	RANGE_MIN_QP8 16 20
	RANGE_MAX_QP8 21 25
	RANGE_BPG_OFFSET8 26 31
regDSCC3_DSCC_PPS_CONFIG2 0 0x3128 2 0 2
	PIC_WIDTH 0 15
	PIC_HEIGHT 16 31
regDSCC3_DSCC_PPS_CONFIG20 0 0x313a 6 0 2
	RANGE_MIN_QP9 0 4
	RANGE_MAX_QP9 5 9
	RANGE_BPG_OFFSET9 10 15
	RANGE_MIN_QP10 16 20
	RANGE_MAX_QP10 21 25
	RANGE_BPG_OFFSET10 26 31
regDSCC3_DSCC_PPS_CONFIG21 0 0x313b 6 0 2
	RANGE_MIN_QP11 0 4
	RANGE_MAX_QP11 5 9
	RANGE_BPG_OFFSET11 10 15
	RANGE_MIN_QP12 16 20
	RANGE_MAX_QP12 21 25
	RANGE_BPG_OFFSET12 26 31
regDSCC3_DSCC_PPS_CONFIG22 0 0x313c 6 0 2
	RANGE_MIN_QP13 0 4
	RANGE_MAX_QP13 5 9
	RANGE_BPG_OFFSET13 10 15
	RANGE_MIN_QP14 16 20
	RANGE_MAX_QP14 21 25
	RANGE_BPG_OFFSET14 26 31
regDSCC3_DSCC_PPS_CONFIG3 0 0x3129 2 0 2
	SLICE_WIDTH 0 15
	SLICE_HEIGHT 16 31
regDSCC3_DSCC_PPS_CONFIG4 0 0x312a 2 0 2
	INITIAL_XMIT_DELAY 0 9
	INITIAL_DEC_DELAY 16 31
regDSCC3_DSCC_PPS_CONFIG5 0 0x312b 2 0 2
	INITIAL_SCALE_VALUE 0 5
	SCALE_INCREMENT_INTERVAL 16 31
regDSCC3_DSCC_PPS_CONFIG6 0 0x312c 3 0 2
	SCALE_DECREMENT_INTERVAL 0 11
	FIRST_LINE_BPG_OFFSET 16 20
	SECOND_LINE_BPG_OFFSET 24 28
regDSCC3_DSCC_PPS_CONFIG7 0 0x312d 2 0 2
	NFL_BPG_OFFSET 0 15
	SLICE_BPG_OFFSET 16 31
regDSCC3_DSCC_PPS_CONFIG8 0 0x312e 2 0 2
	NSL_BPG_OFFSET 0 15
	SECOND_LINE_OFFSET_ADJ 16 31
regDSCC3_DSCC_PPS_CONFIG9 0 0x312f 2 0 2
	INITIAL_OFFSET 0 15
	FINAL_OFFSET 16 31
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 0x314b 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0 0 17
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 0x314c 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1 0 17
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 0x314d 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2 0 17
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 0x314e 1 0 2
	DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3 0 17
regDSCC3_DSCC_R_Y_SQUARED_ERROR_LOWER 0 0x313f 1 0 2
	DSCC_R_Y_SQUARED_ERROR_LOWER 0 31
regDSCC3_DSCC_R_Y_SQUARED_ERROR_UPPER 0 0x3140 1 0 2
	DSCC_R_Y_SQUARED_ERROR_UPPER 0 31
regDSCC3_DSCC_STATUS 0 0x3121 1 0 2
	DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING 0 0
regDSCC3_DSCC_TEST_DEBUG_BUS_ROTATE 0 0x3153 0 0 2
regDSCC3_DSCC_TEST_DEBUG_DATA0 0 0x3154 0 0 2
regDSCC3_DSCC_TEST_DEBUG_DATA1 0 0x3155 0 0 2
regDSCC3_DSCC_TEST_DEBUG_DATA2 0 0x3156 0 0 2
regDSCC3_DSCC_TEST_DEBUG_DATA3 0 0x3157 0 0 2
regDSCC3_DSCC_TEST_DEBUG_INDEX0 0 0x314f 0 0 2
regDSCC3_DSCC_TEST_DEBUG_INDEX1 0 0x3150 0 0 2
regDSCC3_DSCC_TEST_DEBUG_INDEX2 0 0x3151 0 0 2
regDSCC3_DSCC_TEST_DEBUG_INDEX3 0 0x3152 0 0 2
regDSCCIF0_DSCCIF_CONFIG0 0 0x3005 3 0 2
	INPUT_PIXEL_FORMAT 12 14
	BITS_PER_COMPONENT 16 19
	DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regDSCCIF1_DSCCIF_CONFIG0 0 0x3061 3 0 2
	INPUT_PIXEL_FORMAT 12 14
	BITS_PER_COMPONENT 16 19
	DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regDSCCIF2_DSCCIF_CONFIG0 0 0x30bd 3 0 2
	INPUT_PIXEL_FORMAT 12 14
	BITS_PER_COMPONENT 16 19
	DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regDSCCIF3_DSCCIF_CONFIG0 0 0x3119 3 0 2
	INPUT_PIXEL_FORMAT 12 14
	BITS_PER_COMPONENT 16 19
	DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regDSCCLK0_DTO_PARAM 0 0x6c 2 0 1
	DSCCLK0_DTO_PHASE 0 7
	DSCCLK0_DTO_MODULO 16 23
regDSCCLK1_DTO_PARAM 0 0x6d 2 0 1
	DSCCLK1_DTO_PHASE 0 7
	DSCCLK1_DTO_MODULO 16 23
regDSCCLK2_DTO_PARAM 0 0x6e 2 0 1
	DSCCLK2_DTO_PHASE 0 7
	DSCCLK2_DTO_MODULO 16 23
regDSCCLK3_DTO_PARAM 0 0x45 2 0 1
	DSCCLK3_DTO_PHASE 0 7
	DSCCLK3_DTO_MODULO 16 23
regDSCCLK4_DTO_PARAM 0 0x46 2 0 1
	DSCCLK4_DTO_PHASE 0 7
	DSCCLK4_DTO_MODULO 16 23
regDSCCLK5_DTO_PARAM 0 0x47 2 0 1
	DSCCLK5_DTO_PHASE 0 7
	DSCCLK5_DTO_MODULO 16 23
regDSCCLK_DTO_CTRL 0 0xa7 12 0 1
	DSCCLK0_EN 0 0
	DSCCLK1_EN 1 1
	DSCCLK2_EN 2 2
	DSCCLK3_EN 3 3
	DSCCLK4_EN 4 4
	DSCCLK5_EN 5 5
	DSCCLK0_DTO_DB_EN 8 8
	DSCCLK1_DTO_DB_EN 9 9
	DSCCLK2_DTO_DB_EN 10 10
	DSCCLK3_DTO_DB_EN 11 11
	DSCCLK4_DTO_DB_EN 12 12
	DSCCLK5_DTO_DB_EN 13 13
regDSCL0_DSCL_2TAP_CONTROL 0 0xd0b 6 0 2
	SCL_H_2TAP_HARDCODE_COEF_EN 0 0
	SCL_H_2TAP_SHARP_EN 4 4
	SCL_H_2TAP_SHARP_FACTOR 8 10
	SCL_V_2TAP_HARDCODE_COEF_EN 16 16
	SCL_V_2TAP_SHARP_EN 20 20
	SCL_V_2TAP_SHARP_FACTOR 24 26
regDSCL0_DSCL_AUTOCAL 0 0xd19 3 0 2
	AUTOCAL_MODE 0 1
	AUTOCAL_NUM_PIPE 8 9
	AUTOCAL_PIPE_ID 12 13
regDSCL0_DSCL_CONTROL 0 0xd0a 1 0 2
	SCL_BOUNDARY_MODE 0 0
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG0 0 0xd39 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG0 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG1 0 0xd3a 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG1 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG2 0 0xd3b 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG2 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG3 0 0xd3c 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG3 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG4 0 0xd3d 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG4 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG5 0 0xd3e 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG5 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG6 0 0xd3f 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG6 20 30
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG7 0 0xd40 2 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG7 12 17
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG0 0 0xd49 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG0 19 31
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG1 0 0xd4a 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG1 19 31
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG2 0 0xd4b 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG2 19 31
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG3 0 0xd4c 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG3 19 31
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG4 0 0xd4d 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG4 19 31
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG5 0 0xd4e 2 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG5 12 18
regDSCL0_DSCL_EASF_H_BF_CNTL 0 0xd35 6 0 2
	SCL_EASF_H_BF1_EN 0 0
	SCL_EASF_H_BF2_MODE 8 11
	SCL_EASF_H_BF3_MODE 16 17
	SCL_EASF_H_BF2_FLAT1_GAIN 20 23
	SCL_EASF_H_BF2_FLAT2_GAIN 24 27
	SCL_EASF_H_BF2_ROC_GAIN 28 31
regDSCL0_DSCL_EASF_H_BF_FINAL_MAX_MIN 0 0xd36 4 0 2
	SCL_EASF_H_BF_MAXA 0 5
	SCL_EASF_H_BF_MAXB 8 13
	SCL_EASF_H_BF_MINA 16 21
	SCL_EASF_H_BF_MINB 24 29
regDSCL0_DSCL_EASF_H_MODE 0 0xd28 3 0 2
	SCL_EASF_H_EN 0 0
	SCL_EASF_H_RINGEST_FORCE_EN 4 4
	SCL_EASF_H_2TAP_SHARP_FACTOR 8 13
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_GAIN 0 0xd2d 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_GAIN2 16 31
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE 0 0xd2e 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL0_DSCL_EASF_RINGEST_FORCE 0 0xd34 2 0 2
	SCL_EASF_H_RINGEST_FORCE 0 15
	SCL_EASF_V_RINGEST_FORCE 16 31
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG0 0 0xd41 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG0 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG1 0 0xd42 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG1 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG2 0 0xd43 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG2 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG3 0 0xd44 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG3 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG4 0 0xd45 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG4 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG5 0 0xd46 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG5 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG6 0 0xd47 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG6 20 30
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG7 0 0xd48 2 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG7 12 17
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG0 0 0xd4f 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG0 19 31
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG1 0 0xd50 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG1 19 31
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG2 0 0xd51 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG2 19 31
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG3 0 0xd52 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG3 19 31
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG4 0 0xd53 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG4 19 31
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG5 0 0xd54 2 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG5 12 18
regDSCL0_DSCL_EASF_V_BF_CNTL 0 0xd37 6 0 2
	SCL_EASF_V_BF1_EN 0 0
	SCL_EASF_V_BF2_MODE 8 11
	SCL_EASF_V_BF3_MODE 16 17
	SCL_EASF_V_BF2_FLAT1_GAIN 20 23
	SCL_EASF_V_BF2_FLAT2_GAIN 24 27
	SCL_EASF_V_BF2_ROC_GAIN 28 31
regDSCL0_DSCL_EASF_V_BF_FINAL_MAX_MIN 0 0xd38 4 0 2
	SCL_EASF_V_BF_MAXA 0 5
	SCL_EASF_V_BF_MAXB 8 13
	SCL_EASF_V_BF_MINA 16 21
	SCL_EASF_V_BF_MINB 24 29
regDSCL0_DSCL_EASF_V_MODE 0 0xd29 3 0 2
	SCL_EASF_V_EN 0 0
	SCL_EASF_V_RINGEST_FORCE_EN 4 4
	SCL_EASF_V_2TAP_SHARP_FACTOR 8 13
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL1 0 0xd31 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_UPTILT 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT_MAXVAL 16 31
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL2 0 0xd32 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT1_SLOPE 16 31
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL3 0 0xd33 2 0 2
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_OFFSET 16 31
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_GAIN 0 0xd2f 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_GAIN2 16 31
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE 0 0xd30 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT 0 0xd1a 2 0 2
	EXT_OVERSCAN_RIGHT 0 13
	EXT_OVERSCAN_LEFT 16 29
regDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM 0 0xd1b 2 0 2
	EXT_OVERSCAN_BOTTOM 0 13
	EXT_OVERSCAN_TOP 16 29
regDSCL0_DSCL_MEM_PWR_CTRL 0 0xd24 15 0 2
	LUT_MEM_PWR_FORCE 0 1
	LUT_MEM_PWR_DIS 2 2
	LB_G1_MEM_PWR_FORCE 4 5
	LB_G1_MEM_PWR_DIS 6 6
	LB_G2_MEM_PWR_FORCE 8 9
	LB_G2_MEM_PWR_DIS 10 10
	LB_G3_MEM_PWR_FORCE 12 13
	LB_G3_MEM_PWR_DIS 14 14
	LB_G4_MEM_PWR_FORCE 16 17
	LB_G4_MEM_PWR_DIS 18 18
	LB_G5_MEM_PWR_FORCE 20 21
	LB_G5_MEM_PWR_DIS 22 22
	LB_G6_MEM_PWR_FORCE 24 25
	LB_G6_MEM_PWR_DIS 26 26
	LB_MEM_PWR_MODE 28 28
regDSCL0_DSCL_MEM_PWR_STATUS 0 0xd25 7 0 2
	LUT_MEM_PWR_STATE 0 1
	LB_G1_MEM_PWR_STATE 2 3
	LB_G2_MEM_PWR_STATE 4 5
	LB_G3_MEM_PWR_STATE 6 7
	LB_G4_MEM_PWR_STATE 8 9
	LB_G5_MEM_PWR_STATE 10 11
	LB_G6_MEM_PWR_STATE 12 13
regDSCL0_DSCL_SC_MATRIX_C0C1 0 0xd2b 2 0 2
	SCL_SC_MATRIX_C0 0 15
	SCL_SC_MATRIX_C1 16 31
regDSCL0_DSCL_SC_MATRIX_C2C3 0 0xd2c 2 0 2
	SCL_SC_MATRIX_C2 0 15
	SCL_SC_MATRIX_C3 16 31
regDSCL0_DSCL_SC_MODE 0 0xd2a 2 0 2
	SCL_SC_MATRIX_MODE 0 0
	SCL_SC_LTONL_EN 8 8
regDSCL0_DSCL_UPDATE 0 0xd18 1 0 2
	SCL_UPDATE_PENDING 0 0
regDSCL0_ISHARP_DELTA_CTRL 0 0xd56 1 0 2
	ISHARP_DELTA_LUT_HOST_SELECT 0 0
regDSCL0_ISHARP_DELTA_DATA 0 0xd58 1 0 2
	ISHARP_DELTA_DATA 0 31
regDSCL0_ISHARP_DELTA_INDEX 0 0xd57 1 0 2
	ISHARP_DELTA_INDEX 0 4
regDSCL0_ISHARP_DELTA_LUT_MEM_PWR_CTRL 0 0xd62 3 0 2
	ISHARP_DELTA_LUT_MEM_PWR_FORCE 0 1
	ISHARP_DELTA_LUT_MEM_PWR_DIS 2 2
	ISHARP_DELTA_LUT_MEM_PWR_STATE 4 5
regDSCL0_ISHARP_LBA_PWL_SEG0 0 0xd5c 3 0 2
	ISHARP_LBA_PWL_IN_SEG0 0 9
	ISHARP_LBA_PWL_BASE_SEG0 12 17
	ISHARP_LBA_PWL_SLOPE_SEG0 20 28
regDSCL0_ISHARP_LBA_PWL_SEG1 0 0xd5d 3 0 2
	ISHARP_LBA_PWL_IN_SEG1 0 9
	ISHARP_LBA_PWL_BASE_SEG1 12 17
	ISHARP_LBA_PWL_SLOPE_SEG1 20 28
regDSCL0_ISHARP_LBA_PWL_SEG2 0 0xd5e 3 0 2
	ISHARP_LBA_PWL_IN_SEG2 0 9
	ISHARP_LBA_PWL_BASE_SEG2 12 17
	ISHARP_LBA_PWL_SLOPE_SEG2 20 28
regDSCL0_ISHARP_LBA_PWL_SEG3 0 0xd5f 3 0 2
	ISHARP_LBA_PWL_IN_SEG3 0 9
	ISHARP_LBA_PWL_BASE_SEG3 12 17
	ISHARP_LBA_PWL_SLOPE_SEG3 20 28
regDSCL0_ISHARP_LBA_PWL_SEG4 0 0xd60 3 0 2
	ISHARP_LBA_PWL_IN_SEG4 0 9
	ISHARP_LBA_PWL_BASE_SEG4 12 17
	ISHARP_LBA_PWL_SLOPE_SEG4 20 28
regDSCL0_ISHARP_LBA_PWL_SEG5 0 0xd61 2 0 2
	ISHARP_LBA_PWL_IN_SEG5 0 9
	ISHARP_LBA_PWL_BASE_SEG5 12 17
regDSCL0_ISHARP_MODE 0 0xd55 8 0 2
	ISHARP_EN 0 0
	ISHARP_NOISEDET_EN 4 4
	ISHARP_NOISEDET_MODE 5 6
	ISHARP_LBA_MODE 9 9
	ISHARP_DELTA_LUT_SELECT 10 10
	ISHARP_FMT_MODE 11 11
	ISHARP_FMT_NORM 12 27
	ISHARP_DELTA_LUT_SELECT_CURRENT 28 28
regDSCL0_ISHARP_NLDELTA_SOFT_CLIP 0 0xd59 6 0 2
	ISHARP_NLDELTA_SCLIP_EN_P 0 0
	ISHARP_NLDELTA_SCLIP_PIVOT_P 1 7
	ISHARP_NLDELTA_SCLIP_SLOPE_P 8 15
	ISHARP_NLDELTA_SCLIP_EN_N 16 16
	ISHARP_NLDELTA_SCLIP_PIVOT_N 17 23
	ISHARP_NLDELTA_SCLIP_SLOPE_N 24 31
regDSCL0_ISHARP_NOISEDET_THRESHOLD 0 0xd5a 2 0 2
	ISHARP_NOISEDET_UTHRE 0 9
	ISHARP_NOISEDET_DTHRE 16 25
regDSCL0_ISHARP_NOISE_GAIN_PWL 0 0xd5b 3 0 2
	ISHARP_NOISEDET_PWL_START_IN 0 4
	ISHARP_NOISEDET_PWL_END_IN 8 12
	ISHARP_NOISEDET_PWL_SLOPE 16 29
regDSCL0_LB_DATA_FORMAT 0 0xd21 2 0 2
	INTERLEAVE_EN 0 0
	ALPHA_EN 4 4
regDSCL0_LB_MEMORY_CTRL 0 0xd22 4 0 2
	MEMORY_CONFIG 0 1
	LB_MAX_PARTITIONS 8 13
	LB_NUM_PARTITIONS 16 22
	LB_NUM_PARTITIONS_C 24 30
regDSCL0_LB_V_COUNTER 0 0xd23 2 0 2
	V_COUNTER 0 12
	V_COUNTER_C 16 28
regDSCL0_MPC_SIZE 0 0xd20 2 0 2
	MPC_WIDTH 0 13
	MPC_HEIGHT 16 29
regDSCL0_OBUF_CONTROL 0 0xd26 4 0 2
	OBUF_BYPASS 0 0
	OBUF_USE_FULL_BUFFER 1 1
	OBUF_IS_HALF_RECOUT_WIDTH 2 2
	OBUF_OUT_HOLD_CNT 4 7
regDSCL0_OBUF_MEM_PWR_CTRL 0 0xd27 4 0 2
	OBUF_MEM_PWR_FORCE 0 1
	OBUF_MEM_PWR_DIS 2 2
	OBUF_MEM_PWR_MODE 8 8
	OBUF_MEM_PWR_STATE 16 17
regDSCL0_OTG_H_BLANK 0 0xd1c 2 0 2
	OTG_H_BLANK_START 0 13
	OTG_H_BLANK_END 16 29
regDSCL0_OTG_V_BLANK 0 0xd1d 2 0 2
	OTG_V_BLANK_START 0 13
	OTG_V_BLANK_END 16 29
regDSCL0_RECOUT_SIZE 0 0xd1f 2 0 2
	RECOUT_WIDTH 0 13
	RECOUT_HEIGHT 16 29
regDSCL0_RECOUT_START 0 0xd1e 2 0 2
	RECOUT_START_X 0 13
	RECOUT_START_Y 16 29
regDSCL0_SCL_BLACK_COLOR 0 0xd17 2 0 2
	SCL_BLACK_COLOR_RGB_Y 0 15
	SCL_BLACK_COLOR_CBCR 16 31
regDSCL0_SCL_COEF_RAM_TAP_DATA 0 0xd07 4 0 2
	SCL_COEF_RAM_EVEN_TAP_COEF 0 13
	SCL_COEF_RAM_EVEN_TAP_COEF_EN 15 15
	SCL_COEF_RAM_ODD_TAP_COEF 16 29
	SCL_COEF_RAM_ODD_TAP_COEF_EN 31 31
regDSCL0_SCL_COEF_RAM_TAP_SELECT 0 0xd06 3 0 2
	SCL_COEF_RAM_TAP_PAIR_IDX 0 1
	SCL_COEF_RAM_PHASE 8 13
	SCL_COEF_RAM_FILTER_TYPE 16 18
regDSCL0_SCL_HORZ_FILTER_INIT 0 0xd0e 2 0 2
	SCL_H_INIT_FRAC 0 23
	SCL_H_INIT_INT 24 27
regDSCL0_SCL_HORZ_FILTER_INIT_C 0 0xd10 2 0 2
	SCL_H_INIT_FRAC_C 0 23
	SCL_H_INIT_INT_C 24 27
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO 0 0xd0d 1 0 2
	SCL_H_SCALE_RATIO 0 26
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C 0 0xd0f 1 0 2
	SCL_H_SCALE_RATIO_C 0 26
regDSCL0_SCL_MANUAL_REPLICATE_CONTROL 0 0xd0c 2 0 2
	SCL_V_MANUAL_REPLICATE_FACTOR 0 3
	SCL_H_MANUAL_REPLICATE_FACTOR 8 11
regDSCL0_SCL_MODE 0 0xd08 6 0 2
	DSCL_MODE 0 2
	SCL_COEF_RAM_SELECT 8 8
	SCL_COEF_RAM_SELECT_CURRENT 12 12
	SCL_CHROMA_COEF_MODE 16 16
	SCL_ALPHA_COEF_MODE 20 20
	SCL_COEF_RAM_SELECT_RD 24 24
regDSCL0_SCL_TAP_CONTROL 0 0xd09 4 0 2
	SCL_V_NUM_TAPS 0 2
	SCL_H_NUM_TAPS 4 6
	SCL_V_NUM_TAPS_C 8 10
	SCL_H_NUM_TAPS_C 12 14
regDSCL0_SCL_VERT_FILTER_INIT 0 0xd12 2 0 2
	SCL_V_INIT_FRAC 0 23
	SCL_V_INIT_INT 24 27
regDSCL0_SCL_VERT_FILTER_INIT_BOT 0 0xd13 2 0 2
	SCL_V_INIT_FRAC_BOT 0 23
	SCL_V_INIT_INT_BOT 24 27
regDSCL0_SCL_VERT_FILTER_INIT_BOT_C 0 0xd16 2 0 2
	SCL_V_INIT_FRAC_BOT_C 0 23
	SCL_V_INIT_INT_BOT_C 24 27
regDSCL0_SCL_VERT_FILTER_INIT_C 0 0xd15 2 0 2
	SCL_V_INIT_FRAC_C 0 23
	SCL_V_INIT_INT_C 24 27
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO 0 0xd11 1 0 2
	SCL_V_SCALE_RATIO 0 26
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C 0 0xd14 1 0 2
	SCL_V_SCALE_RATIO_C 0 26
regDSCL1_DSCL_2TAP_CONTROL 0 0xe76 6 0 2
	SCL_H_2TAP_HARDCODE_COEF_EN 0 0
	SCL_H_2TAP_SHARP_EN 4 4
	SCL_H_2TAP_SHARP_FACTOR 8 10
	SCL_V_2TAP_HARDCODE_COEF_EN 16 16
	SCL_V_2TAP_SHARP_EN 20 20
	SCL_V_2TAP_SHARP_FACTOR 24 26
regDSCL1_DSCL_AUTOCAL 0 0xe84 3 0 2
	AUTOCAL_MODE 0 1
	AUTOCAL_NUM_PIPE 8 9
	AUTOCAL_PIPE_ID 12 13
regDSCL1_DSCL_CONTROL 0 0xe75 1 0 2
	SCL_BOUNDARY_MODE 0 0
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG0 0 0xea4 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG0 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG1 0 0xea5 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG1 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG2 0 0xea6 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG2 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG3 0 0xea7 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG3 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG4 0 0xea8 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG4 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG5 0 0xea9 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG5 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG6 0 0xeaa 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG6 20 30
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG7 0 0xeab 2 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG7 12 17
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG0 0 0xeb4 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG0 19 31
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG1 0 0xeb5 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG1 19 31
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG2 0 0xeb6 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG2 19 31
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG3 0 0xeb7 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG3 19 31
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG4 0 0xeb8 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG4 19 31
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG5 0 0xeb9 2 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG5 12 18
regDSCL1_DSCL_EASF_H_BF_CNTL 0 0xea0 6 0 2
	SCL_EASF_H_BF1_EN 0 0
	SCL_EASF_H_BF2_MODE 8 11
	SCL_EASF_H_BF3_MODE 16 17
	SCL_EASF_H_BF2_FLAT1_GAIN 20 23
	SCL_EASF_H_BF2_FLAT2_GAIN 24 27
	SCL_EASF_H_BF2_ROC_GAIN 28 31
regDSCL1_DSCL_EASF_H_BF_FINAL_MAX_MIN 0 0xea1 4 0 2
	SCL_EASF_H_BF_MAXA 0 5
	SCL_EASF_H_BF_MAXB 8 13
	SCL_EASF_H_BF_MINA 16 21
	SCL_EASF_H_BF_MINB 24 29
regDSCL1_DSCL_EASF_H_MODE 0 0xe93 3 0 2
	SCL_EASF_H_EN 0 0
	SCL_EASF_H_RINGEST_FORCE_EN 4 4
	SCL_EASF_H_2TAP_SHARP_FACTOR 8 13
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_GAIN 0 0xe98 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_GAIN2 16 31
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE 0 0xe99 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL1_DSCL_EASF_RINGEST_FORCE 0 0xe9f 2 0 2
	SCL_EASF_H_RINGEST_FORCE 0 15
	SCL_EASF_V_RINGEST_FORCE 16 31
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG0 0 0xeac 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG0 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG1 0 0xead 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG1 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG2 0 0xeae 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG2 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG3 0 0xeaf 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG3 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG4 0 0xeb0 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG4 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG5 0 0xeb1 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG5 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG6 0 0xeb2 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG6 20 30
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG7 0 0xeb3 2 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG7 12 17
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG0 0 0xeba 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG0 19 31
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG1 0 0xebb 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG1 19 31
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG2 0 0xebc 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG2 19 31
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG3 0 0xebd 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG3 19 31
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG4 0 0xebe 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG4 19 31
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG5 0 0xebf 2 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG5 12 18
regDSCL1_DSCL_EASF_V_BF_CNTL 0 0xea2 6 0 2
	SCL_EASF_V_BF1_EN 0 0
	SCL_EASF_V_BF2_MODE 8 11
	SCL_EASF_V_BF3_MODE 16 17
	SCL_EASF_V_BF2_FLAT1_GAIN 20 23
	SCL_EASF_V_BF2_FLAT2_GAIN 24 27
	SCL_EASF_V_BF2_ROC_GAIN 28 31
regDSCL1_DSCL_EASF_V_BF_FINAL_MAX_MIN 0 0xea3 4 0 2
	SCL_EASF_V_BF_MAXA 0 5
	SCL_EASF_V_BF_MAXB 8 13
	SCL_EASF_V_BF_MINA 16 21
	SCL_EASF_V_BF_MINB 24 29
regDSCL1_DSCL_EASF_V_MODE 0 0xe94 3 0 2
	SCL_EASF_V_EN 0 0
	SCL_EASF_V_RINGEST_FORCE_EN 4 4
	SCL_EASF_V_2TAP_SHARP_FACTOR 8 13
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL1 0 0xe9c 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_UPTILT 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT_MAXVAL 16 31
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL2 0 0xe9d 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT1_SLOPE 16 31
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL3 0 0xe9e 2 0 2
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_OFFSET 16 31
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_GAIN 0 0xe9a 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_GAIN2 16 31
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE 0 0xe9b 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT 0 0xe85 2 0 2
	EXT_OVERSCAN_RIGHT 0 13
	EXT_OVERSCAN_LEFT 16 29
regDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM 0 0xe86 2 0 2
	EXT_OVERSCAN_BOTTOM 0 13
	EXT_OVERSCAN_TOP 16 29
regDSCL1_DSCL_MEM_PWR_CTRL 0 0xe8f 15 0 2
	LUT_MEM_PWR_FORCE 0 1
	LUT_MEM_PWR_DIS 2 2
	LB_G1_MEM_PWR_FORCE 4 5
	LB_G1_MEM_PWR_DIS 6 6
	LB_G2_MEM_PWR_FORCE 8 9
	LB_G2_MEM_PWR_DIS 10 10
	LB_G3_MEM_PWR_FORCE 12 13
	LB_G3_MEM_PWR_DIS 14 14
	LB_G4_MEM_PWR_FORCE 16 17
	LB_G4_MEM_PWR_DIS 18 18
	LB_G5_MEM_PWR_FORCE 20 21
	LB_G5_MEM_PWR_DIS 22 22
	LB_G6_MEM_PWR_FORCE 24 25
	LB_G6_MEM_PWR_DIS 26 26
	LB_MEM_PWR_MODE 28 28
regDSCL1_DSCL_MEM_PWR_STATUS 0 0xe90 7 0 2
	LUT_MEM_PWR_STATE 0 1
	LB_G1_MEM_PWR_STATE 2 3
	LB_G2_MEM_PWR_STATE 4 5
	LB_G3_MEM_PWR_STATE 6 7
	LB_G4_MEM_PWR_STATE 8 9
	LB_G5_MEM_PWR_STATE 10 11
	LB_G6_MEM_PWR_STATE 12 13
regDSCL1_DSCL_SC_MATRIX_C0C1 0 0xe96 2 0 2
	SCL_SC_MATRIX_C0 0 15
	SCL_SC_MATRIX_C1 16 31
regDSCL1_DSCL_SC_MATRIX_C2C3 0 0xe97 2 0 2
	SCL_SC_MATRIX_C2 0 15
	SCL_SC_MATRIX_C3 16 31
regDSCL1_DSCL_SC_MODE 0 0xe95 2 0 2
	SCL_SC_MATRIX_MODE 0 0
	SCL_SC_LTONL_EN 8 8
regDSCL1_DSCL_UPDATE 0 0xe83 1 0 2
	SCL_UPDATE_PENDING 0 0
regDSCL1_ISHARP_DELTA_CTRL 0 0xec1 1 0 2
	ISHARP_DELTA_LUT_HOST_SELECT 0 0
regDSCL1_ISHARP_DELTA_DATA 0 0xec3 1 0 2
	ISHARP_DELTA_DATA 0 31
regDSCL1_ISHARP_DELTA_INDEX 0 0xec2 1 0 2
	ISHARP_DELTA_INDEX 0 4
regDSCL1_ISHARP_DELTA_LUT_MEM_PWR_CTRL 0 0xecd 3 0 2
	ISHARP_DELTA_LUT_MEM_PWR_FORCE 0 1
	ISHARP_DELTA_LUT_MEM_PWR_DIS 2 2
	ISHARP_DELTA_LUT_MEM_PWR_STATE 4 5
regDSCL1_ISHARP_LBA_PWL_SEG0 0 0xec7 3 0 2
	ISHARP_LBA_PWL_IN_SEG0 0 9
	ISHARP_LBA_PWL_BASE_SEG0 12 17
	ISHARP_LBA_PWL_SLOPE_SEG0 20 28
regDSCL1_ISHARP_LBA_PWL_SEG1 0 0xec8 3 0 2
	ISHARP_LBA_PWL_IN_SEG1 0 9
	ISHARP_LBA_PWL_BASE_SEG1 12 17
	ISHARP_LBA_PWL_SLOPE_SEG1 20 28
regDSCL1_ISHARP_LBA_PWL_SEG2 0 0xec9 3 0 2
	ISHARP_LBA_PWL_IN_SEG2 0 9
	ISHARP_LBA_PWL_BASE_SEG2 12 17
	ISHARP_LBA_PWL_SLOPE_SEG2 20 28
regDSCL1_ISHARP_LBA_PWL_SEG3 0 0xeca 3 0 2
	ISHARP_LBA_PWL_IN_SEG3 0 9
	ISHARP_LBA_PWL_BASE_SEG3 12 17
	ISHARP_LBA_PWL_SLOPE_SEG3 20 28
regDSCL1_ISHARP_LBA_PWL_SEG4 0 0xecb 3 0 2
	ISHARP_LBA_PWL_IN_SEG4 0 9
	ISHARP_LBA_PWL_BASE_SEG4 12 17
	ISHARP_LBA_PWL_SLOPE_SEG4 20 28
regDSCL1_ISHARP_LBA_PWL_SEG5 0 0xecc 2 0 2
	ISHARP_LBA_PWL_IN_SEG5 0 9
	ISHARP_LBA_PWL_BASE_SEG5 12 17
regDSCL1_ISHARP_MODE 0 0xec0 8 0 2
	ISHARP_EN 0 0
	ISHARP_NOISEDET_EN 4 4
	ISHARP_NOISEDET_MODE 5 6
	ISHARP_LBA_MODE 9 9
	ISHARP_DELTA_LUT_SELECT 10 10
	ISHARP_FMT_MODE 11 11
	ISHARP_FMT_NORM 12 27
	ISHARP_DELTA_LUT_SELECT_CURRENT 28 28
regDSCL1_ISHARP_NLDELTA_SOFT_CLIP 0 0xec4 6 0 2
	ISHARP_NLDELTA_SCLIP_EN_P 0 0
	ISHARP_NLDELTA_SCLIP_PIVOT_P 1 7
	ISHARP_NLDELTA_SCLIP_SLOPE_P 8 15
	ISHARP_NLDELTA_SCLIP_EN_N 16 16
	ISHARP_NLDELTA_SCLIP_PIVOT_N 17 23
	ISHARP_NLDELTA_SCLIP_SLOPE_N 24 31
regDSCL1_ISHARP_NOISEDET_THRESHOLD 0 0xec5 2 0 2
	ISHARP_NOISEDET_UTHRE 0 9
	ISHARP_NOISEDET_DTHRE 16 25
regDSCL1_ISHARP_NOISE_GAIN_PWL 0 0xec6 3 0 2
	ISHARP_NOISEDET_PWL_START_IN 0 4
	ISHARP_NOISEDET_PWL_END_IN 8 12
	ISHARP_NOISEDET_PWL_SLOPE 16 29
regDSCL1_LB_DATA_FORMAT 0 0xe8c 2 0 2
	INTERLEAVE_EN 0 0
	ALPHA_EN 4 4
regDSCL1_LB_MEMORY_CTRL 0 0xe8d 4 0 2
	MEMORY_CONFIG 0 1
	LB_MAX_PARTITIONS 8 13
	LB_NUM_PARTITIONS 16 22
	LB_NUM_PARTITIONS_C 24 30
regDSCL1_LB_V_COUNTER 0 0xe8e 2 0 2
	V_COUNTER 0 12
	V_COUNTER_C 16 28
regDSCL1_MPC_SIZE 0 0xe8b 2 0 2
	MPC_WIDTH 0 13
	MPC_HEIGHT 16 29
regDSCL1_OBUF_CONTROL 0 0xe91 4 0 2
	OBUF_BYPASS 0 0
	OBUF_USE_FULL_BUFFER 1 1
	OBUF_IS_HALF_RECOUT_WIDTH 2 2
	OBUF_OUT_HOLD_CNT 4 7
regDSCL1_OBUF_MEM_PWR_CTRL 0 0xe92 4 0 2
	OBUF_MEM_PWR_FORCE 0 1
	OBUF_MEM_PWR_DIS 2 2
	OBUF_MEM_PWR_MODE 8 8
	OBUF_MEM_PWR_STATE 16 17
regDSCL1_OTG_H_BLANK 0 0xe87 2 0 2
	OTG_H_BLANK_START 0 13
	OTG_H_BLANK_END 16 29
regDSCL1_OTG_V_BLANK 0 0xe88 2 0 2
	OTG_V_BLANK_START 0 13
	OTG_V_BLANK_END 16 29
regDSCL1_RECOUT_SIZE 0 0xe8a 2 0 2
	RECOUT_WIDTH 0 13
	RECOUT_HEIGHT 16 29
regDSCL1_RECOUT_START 0 0xe89 2 0 2
	RECOUT_START_X 0 13
	RECOUT_START_Y 16 29
regDSCL1_SCL_BLACK_COLOR 0 0xe82 2 0 2
	SCL_BLACK_COLOR_RGB_Y 0 15
	SCL_BLACK_COLOR_CBCR 16 31
regDSCL1_SCL_COEF_RAM_TAP_DATA 0 0xe72 4 0 2
	SCL_COEF_RAM_EVEN_TAP_COEF 0 13
	SCL_COEF_RAM_EVEN_TAP_COEF_EN 15 15
	SCL_COEF_RAM_ODD_TAP_COEF 16 29
	SCL_COEF_RAM_ODD_TAP_COEF_EN 31 31
regDSCL1_SCL_COEF_RAM_TAP_SELECT 0 0xe71 3 0 2
	SCL_COEF_RAM_TAP_PAIR_IDX 0 1
	SCL_COEF_RAM_PHASE 8 13
	SCL_COEF_RAM_FILTER_TYPE 16 18
regDSCL1_SCL_HORZ_FILTER_INIT 0 0xe79 2 0 2
	SCL_H_INIT_FRAC 0 23
	SCL_H_INIT_INT 24 27
regDSCL1_SCL_HORZ_FILTER_INIT_C 0 0xe7b 2 0 2
	SCL_H_INIT_FRAC_C 0 23
	SCL_H_INIT_INT_C 24 27
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO 0 0xe78 1 0 2
	SCL_H_SCALE_RATIO 0 26
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C 0 0xe7a 1 0 2
	SCL_H_SCALE_RATIO_C 0 26
regDSCL1_SCL_MANUAL_REPLICATE_CONTROL 0 0xe77 2 0 2
	SCL_V_MANUAL_REPLICATE_FACTOR 0 3
	SCL_H_MANUAL_REPLICATE_FACTOR 8 11
regDSCL1_SCL_MODE 0 0xe73 6 0 2
	DSCL_MODE 0 2
	SCL_COEF_RAM_SELECT 8 8
	SCL_COEF_RAM_SELECT_CURRENT 12 12
	SCL_CHROMA_COEF_MODE 16 16
	SCL_ALPHA_COEF_MODE 20 20
	SCL_COEF_RAM_SELECT_RD 24 24
regDSCL1_SCL_TAP_CONTROL 0 0xe74 4 0 2
	SCL_V_NUM_TAPS 0 2
	SCL_H_NUM_TAPS 4 6
	SCL_V_NUM_TAPS_C 8 10
	SCL_H_NUM_TAPS_C 12 14
regDSCL1_SCL_VERT_FILTER_INIT 0 0xe7d 2 0 2
	SCL_V_INIT_FRAC 0 23
	SCL_V_INIT_INT 24 27
regDSCL1_SCL_VERT_FILTER_INIT_BOT 0 0xe7e 2 0 2
	SCL_V_INIT_FRAC_BOT 0 23
	SCL_V_INIT_INT_BOT 24 27
regDSCL1_SCL_VERT_FILTER_INIT_BOT_C 0 0xe81 2 0 2
	SCL_V_INIT_FRAC_BOT_C 0 23
	SCL_V_INIT_INT_BOT_C 24 27
regDSCL1_SCL_VERT_FILTER_INIT_C 0 0xe80 2 0 2
	SCL_V_INIT_FRAC_C 0 23
	SCL_V_INIT_INT_C 24 27
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO 0 0xe7c 1 0 2
	SCL_V_SCALE_RATIO 0 26
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C 0 0xe7f 1 0 2
	SCL_V_SCALE_RATIO_C 0 26
regDSCL2_DSCL_2TAP_CONTROL 0 0xfe1 6 0 2
	SCL_H_2TAP_HARDCODE_COEF_EN 0 0
	SCL_H_2TAP_SHARP_EN 4 4
	SCL_H_2TAP_SHARP_FACTOR 8 10
	SCL_V_2TAP_HARDCODE_COEF_EN 16 16
	SCL_V_2TAP_SHARP_EN 20 20
	SCL_V_2TAP_SHARP_FACTOR 24 26
regDSCL2_DSCL_AUTOCAL 0 0xfef 3 0 2
	AUTOCAL_MODE 0 1
	AUTOCAL_NUM_PIPE 8 9
	AUTOCAL_PIPE_ID 12 13
regDSCL2_DSCL_CONTROL 0 0xfe0 1 0 2
	SCL_BOUNDARY_MODE 0 0
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG0 0 0x100f 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG0 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG1 0 0x1010 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG1 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG2 0 0x1011 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG2 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG3 0 0x1012 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG3 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG4 0 0x1013 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG4 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG5 0 0x1014 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG5 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG6 0 0x1015 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG6 20 30
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG7 0 0x1016 2 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG7 12 17
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG0 0 0x101f 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG0 19 31
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG1 0 0x1020 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG1 19 31
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG2 0 0x1021 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG2 19 31
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG3 0 0x1022 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG3 19 31
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG4 0 0x1023 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG4 19 31
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG5 0 0x1024 2 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG5 12 18
regDSCL2_DSCL_EASF_H_BF_CNTL 0 0x100b 6 0 2
	SCL_EASF_H_BF1_EN 0 0
	SCL_EASF_H_BF2_MODE 8 11
	SCL_EASF_H_BF3_MODE 16 17
	SCL_EASF_H_BF2_FLAT1_GAIN 20 23
	SCL_EASF_H_BF2_FLAT2_GAIN 24 27
	SCL_EASF_H_BF2_ROC_GAIN 28 31
regDSCL2_DSCL_EASF_H_BF_FINAL_MAX_MIN 0 0x100c 4 0 2
	SCL_EASF_H_BF_MAXA 0 5
	SCL_EASF_H_BF_MAXB 8 13
	SCL_EASF_H_BF_MINA 16 21
	SCL_EASF_H_BF_MINB 24 29
regDSCL2_DSCL_EASF_H_MODE 0 0xffe 3 0 2
	SCL_EASF_H_EN 0 0
	SCL_EASF_H_RINGEST_FORCE_EN 4 4
	SCL_EASF_H_2TAP_SHARP_FACTOR 8 13
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_GAIN 0 0x1003 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_GAIN2 16 31
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE 0 0x1004 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL2_DSCL_EASF_RINGEST_FORCE 0 0x100a 2 0 2
	SCL_EASF_H_RINGEST_FORCE 0 15
	SCL_EASF_V_RINGEST_FORCE 16 31
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG0 0 0x1017 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG0 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG1 0 0x1018 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG1 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG2 0 0x1019 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG2 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG3 0 0x101a 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG3 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG4 0 0x101b 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG4 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG5 0 0x101c 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG5 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG6 0 0x101d 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG6 20 30
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG7 0 0x101e 2 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG7 12 17
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG0 0 0x1025 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG0 19 31
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG1 0 0x1026 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG1 19 31
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG2 0 0x1027 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG2 19 31
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG3 0 0x1028 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG3 19 31
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG4 0 0x1029 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG4 19 31
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG5 0 0x102a 2 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG5 12 18
regDSCL2_DSCL_EASF_V_BF_CNTL 0 0x100d 6 0 2
	SCL_EASF_V_BF1_EN 0 0
	SCL_EASF_V_BF2_MODE 8 11
	SCL_EASF_V_BF3_MODE 16 17
	SCL_EASF_V_BF2_FLAT1_GAIN 20 23
	SCL_EASF_V_BF2_FLAT2_GAIN 24 27
	SCL_EASF_V_BF2_ROC_GAIN 28 31
regDSCL2_DSCL_EASF_V_BF_FINAL_MAX_MIN 0 0x100e 4 0 2
	SCL_EASF_V_BF_MAXA 0 5
	SCL_EASF_V_BF_MAXB 8 13
	SCL_EASF_V_BF_MINA 16 21
	SCL_EASF_V_BF_MINB 24 29
regDSCL2_DSCL_EASF_V_MODE 0 0xfff 3 0 2
	SCL_EASF_V_EN 0 0
	SCL_EASF_V_RINGEST_FORCE_EN 4 4
	SCL_EASF_V_2TAP_SHARP_FACTOR 8 13
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL1 0 0x1007 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_UPTILT 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT_MAXVAL 16 31
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL2 0 0x1008 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT1_SLOPE 16 31
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL3 0 0x1009 2 0 2
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_OFFSET 16 31
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_GAIN 0 0x1005 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_GAIN2 16 31
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE 0 0x1006 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT 0 0xff0 2 0 2
	EXT_OVERSCAN_RIGHT 0 13
	EXT_OVERSCAN_LEFT 16 29
regDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM 0 0xff1 2 0 2
	EXT_OVERSCAN_BOTTOM 0 13
	EXT_OVERSCAN_TOP 16 29
regDSCL2_DSCL_MEM_PWR_CTRL 0 0xffa 15 0 2
	LUT_MEM_PWR_FORCE 0 1
	LUT_MEM_PWR_DIS 2 2
	LB_G1_MEM_PWR_FORCE 4 5
	LB_G1_MEM_PWR_DIS 6 6
	LB_G2_MEM_PWR_FORCE 8 9
	LB_G2_MEM_PWR_DIS 10 10
	LB_G3_MEM_PWR_FORCE 12 13
	LB_G3_MEM_PWR_DIS 14 14
	LB_G4_MEM_PWR_FORCE 16 17
	LB_G4_MEM_PWR_DIS 18 18
	LB_G5_MEM_PWR_FORCE 20 21
	LB_G5_MEM_PWR_DIS 22 22
	LB_G6_MEM_PWR_FORCE 24 25
	LB_G6_MEM_PWR_DIS 26 26
	LB_MEM_PWR_MODE 28 28
regDSCL2_DSCL_MEM_PWR_STATUS 0 0xffb 7 0 2
	LUT_MEM_PWR_STATE 0 1
	LB_G1_MEM_PWR_STATE 2 3
	LB_G2_MEM_PWR_STATE 4 5
	LB_G3_MEM_PWR_STATE 6 7
	LB_G4_MEM_PWR_STATE 8 9
	LB_G5_MEM_PWR_STATE 10 11
	LB_G6_MEM_PWR_STATE 12 13
regDSCL2_DSCL_SC_MATRIX_C0C1 0 0x1001 2 0 2
	SCL_SC_MATRIX_C0 0 15
	SCL_SC_MATRIX_C1 16 31
regDSCL2_DSCL_SC_MATRIX_C2C3 0 0x1002 2 0 2
	SCL_SC_MATRIX_C2 0 15
	SCL_SC_MATRIX_C3 16 31
regDSCL2_DSCL_SC_MODE 0 0x1000 2 0 2
	SCL_SC_MATRIX_MODE 0 0
	SCL_SC_LTONL_EN 8 8
regDSCL2_DSCL_UPDATE 0 0xfee 1 0 2
	SCL_UPDATE_PENDING 0 0
regDSCL2_ISHARP_DELTA_CTRL 0 0x102c 1 0 2
	ISHARP_DELTA_LUT_HOST_SELECT 0 0
regDSCL2_ISHARP_DELTA_DATA 0 0x102e 1 0 2
	ISHARP_DELTA_DATA 0 31
regDSCL2_ISHARP_DELTA_INDEX 0 0x102d 1 0 2
	ISHARP_DELTA_INDEX 0 4
regDSCL2_ISHARP_DELTA_LUT_MEM_PWR_CTRL 0 0x1038 3 0 2
	ISHARP_DELTA_LUT_MEM_PWR_FORCE 0 1
	ISHARP_DELTA_LUT_MEM_PWR_DIS 2 2
	ISHARP_DELTA_LUT_MEM_PWR_STATE 4 5
regDSCL2_ISHARP_LBA_PWL_SEG0 0 0x1032 3 0 2
	ISHARP_LBA_PWL_IN_SEG0 0 9
	ISHARP_LBA_PWL_BASE_SEG0 12 17
	ISHARP_LBA_PWL_SLOPE_SEG0 20 28
regDSCL2_ISHARP_LBA_PWL_SEG1 0 0x1033 3 0 2
	ISHARP_LBA_PWL_IN_SEG1 0 9
	ISHARP_LBA_PWL_BASE_SEG1 12 17
	ISHARP_LBA_PWL_SLOPE_SEG1 20 28
regDSCL2_ISHARP_LBA_PWL_SEG2 0 0x1034 3 0 2
	ISHARP_LBA_PWL_IN_SEG2 0 9
	ISHARP_LBA_PWL_BASE_SEG2 12 17
	ISHARP_LBA_PWL_SLOPE_SEG2 20 28
regDSCL2_ISHARP_LBA_PWL_SEG3 0 0x1035 3 0 2
	ISHARP_LBA_PWL_IN_SEG3 0 9
	ISHARP_LBA_PWL_BASE_SEG3 12 17
	ISHARP_LBA_PWL_SLOPE_SEG3 20 28
regDSCL2_ISHARP_LBA_PWL_SEG4 0 0x1036 3 0 2
	ISHARP_LBA_PWL_IN_SEG4 0 9
	ISHARP_LBA_PWL_BASE_SEG4 12 17
	ISHARP_LBA_PWL_SLOPE_SEG4 20 28
regDSCL2_ISHARP_LBA_PWL_SEG5 0 0x1037 2 0 2
	ISHARP_LBA_PWL_IN_SEG5 0 9
	ISHARP_LBA_PWL_BASE_SEG5 12 17
regDSCL2_ISHARP_MODE 0 0x102b 8 0 2
	ISHARP_EN 0 0
	ISHARP_NOISEDET_EN 4 4
	ISHARP_NOISEDET_MODE 5 6
	ISHARP_LBA_MODE 9 9
	ISHARP_DELTA_LUT_SELECT 10 10
	ISHARP_FMT_MODE 11 11
	ISHARP_FMT_NORM 12 27
	ISHARP_DELTA_LUT_SELECT_CURRENT 28 28
regDSCL2_ISHARP_NLDELTA_SOFT_CLIP 0 0x102f 6 0 2
	ISHARP_NLDELTA_SCLIP_EN_P 0 0
	ISHARP_NLDELTA_SCLIP_PIVOT_P 1 7
	ISHARP_NLDELTA_SCLIP_SLOPE_P 8 15
	ISHARP_NLDELTA_SCLIP_EN_N 16 16
	ISHARP_NLDELTA_SCLIP_PIVOT_N 17 23
	ISHARP_NLDELTA_SCLIP_SLOPE_N 24 31
regDSCL2_ISHARP_NOISEDET_THRESHOLD 0 0x1030 2 0 2
	ISHARP_NOISEDET_UTHRE 0 9
	ISHARP_NOISEDET_DTHRE 16 25
regDSCL2_ISHARP_NOISE_GAIN_PWL 0 0x1031 3 0 2
	ISHARP_NOISEDET_PWL_START_IN 0 4
	ISHARP_NOISEDET_PWL_END_IN 8 12
	ISHARP_NOISEDET_PWL_SLOPE 16 29
regDSCL2_LB_DATA_FORMAT 0 0xff7 2 0 2
	INTERLEAVE_EN 0 0
	ALPHA_EN 4 4
regDSCL2_LB_MEMORY_CTRL 0 0xff8 4 0 2
	MEMORY_CONFIG 0 1
	LB_MAX_PARTITIONS 8 13
	LB_NUM_PARTITIONS 16 22
	LB_NUM_PARTITIONS_C 24 30
regDSCL2_LB_V_COUNTER 0 0xff9 2 0 2
	V_COUNTER 0 12
	V_COUNTER_C 16 28
regDSCL2_MPC_SIZE 0 0xff6 2 0 2
	MPC_WIDTH 0 13
	MPC_HEIGHT 16 29
regDSCL2_OBUF_CONTROL 0 0xffc 4 0 2
	OBUF_BYPASS 0 0
	OBUF_USE_FULL_BUFFER 1 1
	OBUF_IS_HALF_RECOUT_WIDTH 2 2
	OBUF_OUT_HOLD_CNT 4 7
regDSCL2_OBUF_MEM_PWR_CTRL 0 0xffd 4 0 2
	OBUF_MEM_PWR_FORCE 0 1
	OBUF_MEM_PWR_DIS 2 2
	OBUF_MEM_PWR_MODE 8 8
	OBUF_MEM_PWR_STATE 16 17
regDSCL2_OTG_H_BLANK 0 0xff2 2 0 2
	OTG_H_BLANK_START 0 13
	OTG_H_BLANK_END 16 29
regDSCL2_OTG_V_BLANK 0 0xff3 2 0 2
	OTG_V_BLANK_START 0 13
	OTG_V_BLANK_END 16 29
regDSCL2_RECOUT_SIZE 0 0xff5 2 0 2
	RECOUT_WIDTH 0 13
	RECOUT_HEIGHT 16 29
regDSCL2_RECOUT_START 0 0xff4 2 0 2
	RECOUT_START_X 0 13
	RECOUT_START_Y 16 29
regDSCL2_SCL_BLACK_COLOR 0 0xfed 2 0 2
	SCL_BLACK_COLOR_RGB_Y 0 15
	SCL_BLACK_COLOR_CBCR 16 31
regDSCL2_SCL_COEF_RAM_TAP_DATA 0 0xfdd 4 0 2
	SCL_COEF_RAM_EVEN_TAP_COEF 0 13
	SCL_COEF_RAM_EVEN_TAP_COEF_EN 15 15
	SCL_COEF_RAM_ODD_TAP_COEF 16 29
	SCL_COEF_RAM_ODD_TAP_COEF_EN 31 31
regDSCL2_SCL_COEF_RAM_TAP_SELECT 0 0xfdc 3 0 2
	SCL_COEF_RAM_TAP_PAIR_IDX 0 1
	SCL_COEF_RAM_PHASE 8 13
	SCL_COEF_RAM_FILTER_TYPE 16 18
regDSCL2_SCL_HORZ_FILTER_INIT 0 0xfe4 2 0 2
	SCL_H_INIT_FRAC 0 23
	SCL_H_INIT_INT 24 27
regDSCL2_SCL_HORZ_FILTER_INIT_C 0 0xfe6 2 0 2
	SCL_H_INIT_FRAC_C 0 23
	SCL_H_INIT_INT_C 24 27
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO 0 0xfe3 1 0 2
	SCL_H_SCALE_RATIO 0 26
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C 0 0xfe5 1 0 2
	SCL_H_SCALE_RATIO_C 0 26
regDSCL2_SCL_MANUAL_REPLICATE_CONTROL 0 0xfe2 2 0 2
	SCL_V_MANUAL_REPLICATE_FACTOR 0 3
	SCL_H_MANUAL_REPLICATE_FACTOR 8 11
regDSCL2_SCL_MODE 0 0xfde 6 0 2
	DSCL_MODE 0 2
	SCL_COEF_RAM_SELECT 8 8
	SCL_COEF_RAM_SELECT_CURRENT 12 12
	SCL_CHROMA_COEF_MODE 16 16
	SCL_ALPHA_COEF_MODE 20 20
	SCL_COEF_RAM_SELECT_RD 24 24
regDSCL2_SCL_TAP_CONTROL 0 0xfdf 4 0 2
	SCL_V_NUM_TAPS 0 2
	SCL_H_NUM_TAPS 4 6
	SCL_V_NUM_TAPS_C 8 10
	SCL_H_NUM_TAPS_C 12 14
regDSCL2_SCL_VERT_FILTER_INIT 0 0xfe8 2 0 2
	SCL_V_INIT_FRAC 0 23
	SCL_V_INIT_INT 24 27
regDSCL2_SCL_VERT_FILTER_INIT_BOT 0 0xfe9 2 0 2
	SCL_V_INIT_FRAC_BOT 0 23
	SCL_V_INIT_INT_BOT 24 27
regDSCL2_SCL_VERT_FILTER_INIT_BOT_C 0 0xfec 2 0 2
	SCL_V_INIT_FRAC_BOT_C 0 23
	SCL_V_INIT_INT_BOT_C 24 27
regDSCL2_SCL_VERT_FILTER_INIT_C 0 0xfeb 2 0 2
	SCL_V_INIT_FRAC_C 0 23
	SCL_V_INIT_INT_C 24 27
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO 0 0xfe7 1 0 2
	SCL_V_SCALE_RATIO 0 26
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C 0 0xfea 1 0 2
	SCL_V_SCALE_RATIO_C 0 26
regDSCL3_DSCL_2TAP_CONTROL 0 0x114c 6 0 2
	SCL_H_2TAP_HARDCODE_COEF_EN 0 0
	SCL_H_2TAP_SHARP_EN 4 4
	SCL_H_2TAP_SHARP_FACTOR 8 10
	SCL_V_2TAP_HARDCODE_COEF_EN 16 16
	SCL_V_2TAP_SHARP_EN 20 20
	SCL_V_2TAP_SHARP_FACTOR 24 26
regDSCL3_DSCL_AUTOCAL 0 0x115a 3 0 2
	AUTOCAL_MODE 0 1
	AUTOCAL_NUM_PIPE 8 9
	AUTOCAL_PIPE_ID 12 13
regDSCL3_DSCL_CONTROL 0 0x114b 1 0 2
	SCL_BOUNDARY_MODE 0 0
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG0 0 0x117a 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG0 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG1 0 0x117b 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG1 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG2 0 0x117c 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG2 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG3 0 0x117d 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG3 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG4 0 0x117e 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG4 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG5 0 0x117f 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG5 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG6 0 0x1180 3 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_H_BF1_PWL_SLOPE_SEG6 20 30
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG7 0 0x1181 2 0 2
	SCL_EASF_H_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_H_BF1_PWL_BASE_SEG7 12 17
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG0 0 0x118a 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG0 19 31
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG1 0 0x118b 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG1 19 31
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG2 0 0x118c 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG2 19 31
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG3 0 0x118d 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG3 19 31
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG4 0 0x118e 3 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_H_BF3_PWL_SLOPE_SEG4 19 31
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG5 0 0x118f 2 0 2
	SCL_EASF_H_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_H_BF3_PWL_BASE_SEG5 12 18
regDSCL3_DSCL_EASF_H_BF_CNTL 0 0x1176 6 0 2
	SCL_EASF_H_BF1_EN 0 0
	SCL_EASF_H_BF2_MODE 8 11
	SCL_EASF_H_BF3_MODE 16 17
	SCL_EASF_H_BF2_FLAT1_GAIN 20 23
	SCL_EASF_H_BF2_FLAT2_GAIN 24 27
	SCL_EASF_H_BF2_ROC_GAIN 28 31
regDSCL3_DSCL_EASF_H_BF_FINAL_MAX_MIN 0 0x1177 4 0 2
	SCL_EASF_H_BF_MAXA 0 5
	SCL_EASF_H_BF_MAXB 8 13
	SCL_EASF_H_BF_MINA 16 21
	SCL_EASF_H_BF_MINB 24 29
regDSCL3_DSCL_EASF_H_MODE 0 0x1169 3 0 2
	SCL_EASF_H_EN 0 0
	SCL_EASF_H_RINGEST_FORCE_EN 4 4
	SCL_EASF_H_2TAP_SHARP_FACTOR 8 13
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_GAIN 0 0x116e 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_GAIN2 16 31
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE 0 0x116f 2 0 2
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_H_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL3_DSCL_EASF_RINGEST_FORCE 0 0x1175 2 0 2
	SCL_EASF_H_RINGEST_FORCE 0 15
	SCL_EASF_V_RINGEST_FORCE 16 31
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG0 0 0x1182 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG0 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG0 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG0 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG1 0 0x1183 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG1 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG1 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG1 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG2 0 0x1184 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG2 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG2 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG2 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG3 0 0x1185 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG3 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG3 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG3 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG4 0 0x1186 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG4 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG4 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG4 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG5 0 0x1187 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG5 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG5 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG5 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG6 0 0x1188 3 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG6 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG6 12 17
	SCL_EASF_V_BF1_PWL_SLOPE_SEG6 20 30
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG7 0 0x1189 2 0 2
	SCL_EASF_V_BF1_PWL_IN_SEG7 0 10
	SCL_EASF_V_BF1_PWL_BASE_SEG7 12 17
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG0 0 0x1190 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG0 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG0 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG0 19 31
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG1 0 0x1191 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG1 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG1 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG1 19 31
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG2 0 0x1192 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG2 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG2 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG2 19 31
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG3 0 0x1193 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG3 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG3 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG3 19 31
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG4 0 0x1194 3 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG4 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG4 12 18
	SCL_EASF_V_BF3_PWL_SLOPE_SEG4 19 31
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG5 0 0x1195 2 0 2
	SCL_EASF_V_BF3_PWL_IN_SEG5 0 11
	SCL_EASF_V_BF3_PWL_BASE_SEG5 12 18
regDSCL3_DSCL_EASF_V_BF_CNTL 0 0x1178 6 0 2
	SCL_EASF_V_BF1_EN 0 0
	SCL_EASF_V_BF2_MODE 8 11
	SCL_EASF_V_BF3_MODE 16 17
	SCL_EASF_V_BF2_FLAT1_GAIN 20 23
	SCL_EASF_V_BF2_FLAT2_GAIN 24 27
	SCL_EASF_V_BF2_ROC_GAIN 28 31
regDSCL3_DSCL_EASF_V_BF_FINAL_MAX_MIN 0 0x1179 4 0 2
	SCL_EASF_V_BF_MAXA 0 5
	SCL_EASF_V_BF_MAXB 8 13
	SCL_EASF_V_BF_MINA 16 21
	SCL_EASF_V_BF_MINB 24 29
regDSCL3_DSCL_EASF_V_MODE 0 0x116a 3 0 2
	SCL_EASF_V_EN 0 0
	SCL_EASF_V_RINGEST_FORCE_EN 4 4
	SCL_EASF_V_2TAP_SHARP_FACTOR 8 13
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL1 0 0x1172 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_UPTILT 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT_MAXVAL 16 31
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL2 0 0x1173 2 0 2
	SCL_EASF_V_RINGEST_3TAP_DNTILT_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT1_SLOPE 16 31
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL3 0 0x1174 2 0 2
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_SLOPE 0 15
	SCL_EASF_V_RINGEST_3TAP_UPTILT2_OFFSET 16 31
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_GAIN 0 0x1170 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_GAIN1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_GAIN2 16 31
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE 0 0x1171 2 0 2
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG1 0 15
	SCL_EASF_V_RINGEST_EVENTAP_REDUCEG2 16 31
regDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT 0 0x115b 2 0 2
	EXT_OVERSCAN_RIGHT 0 13
	EXT_OVERSCAN_LEFT 16 29
regDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM 0 0x115c 2 0 2
	EXT_OVERSCAN_BOTTOM 0 13
	EXT_OVERSCAN_TOP 16 29
regDSCL3_DSCL_MEM_PWR_CTRL 0 0x1165 15 0 2
	LUT_MEM_PWR_FORCE 0 1
	LUT_MEM_PWR_DIS 2 2
	LB_G1_MEM_PWR_FORCE 4 5
	LB_G1_MEM_PWR_DIS 6 6
	LB_G2_MEM_PWR_FORCE 8 9
	LB_G2_MEM_PWR_DIS 10 10
	LB_G3_MEM_PWR_FORCE 12 13
	LB_G3_MEM_PWR_DIS 14 14
	LB_G4_MEM_PWR_FORCE 16 17
	LB_G4_MEM_PWR_DIS 18 18
	LB_G5_MEM_PWR_FORCE 20 21
	LB_G5_MEM_PWR_DIS 22 22
	LB_G6_MEM_PWR_FORCE 24 25
	LB_G6_MEM_PWR_DIS 26 26
	LB_MEM_PWR_MODE 28 28
regDSCL3_DSCL_MEM_PWR_STATUS 0 0x1166 7 0 2
	LUT_MEM_PWR_STATE 0 1
	LB_G1_MEM_PWR_STATE 2 3
	LB_G2_MEM_PWR_STATE 4 5
	LB_G3_MEM_PWR_STATE 6 7
	LB_G4_MEM_PWR_STATE 8 9
	LB_G5_MEM_PWR_STATE 10 11
	LB_G6_MEM_PWR_STATE 12 13
regDSCL3_DSCL_SC_MATRIX_C0C1 0 0x116c 2 0 2
	SCL_SC_MATRIX_C0 0 15
	SCL_SC_MATRIX_C1 16 31
regDSCL3_DSCL_SC_MATRIX_C2C3 0 0x116d 2 0 2
	SCL_SC_MATRIX_C2 0 15
	SCL_SC_MATRIX_C3 16 31
regDSCL3_DSCL_SC_MODE 0 0x116b 2 0 2
	SCL_SC_MATRIX_MODE 0 0
	SCL_SC_LTONL_EN 8 8
regDSCL3_DSCL_UPDATE 0 0x1159 1 0 2
	SCL_UPDATE_PENDING 0 0
regDSCL3_ISHARP_DELTA_CTRL 0 0x1197 1 0 2
	ISHARP_DELTA_LUT_HOST_SELECT 0 0
regDSCL3_ISHARP_DELTA_DATA 0 0x1199 1 0 2
	ISHARP_DELTA_DATA 0 31
regDSCL3_ISHARP_DELTA_INDEX 0 0x1198 1 0 2
	ISHARP_DELTA_INDEX 0 4
regDSCL3_ISHARP_DELTA_LUT_MEM_PWR_CTRL 0 0x11a3 3 0 2
	ISHARP_DELTA_LUT_MEM_PWR_FORCE 0 1
	ISHARP_DELTA_LUT_MEM_PWR_DIS 2 2
	ISHARP_DELTA_LUT_MEM_PWR_STATE 4 5
regDSCL3_ISHARP_LBA_PWL_SEG0 0 0x119d 3 0 2
	ISHARP_LBA_PWL_IN_SEG0 0 9
	ISHARP_LBA_PWL_BASE_SEG0 12 17
	ISHARP_LBA_PWL_SLOPE_SEG0 20 28
regDSCL3_ISHARP_LBA_PWL_SEG1 0 0x119e 3 0 2
	ISHARP_LBA_PWL_IN_SEG1 0 9
	ISHARP_LBA_PWL_BASE_SEG1 12 17
	ISHARP_LBA_PWL_SLOPE_SEG1 20 28
regDSCL3_ISHARP_LBA_PWL_SEG2 0 0x119f 3 0 2
	ISHARP_LBA_PWL_IN_SEG2 0 9
	ISHARP_LBA_PWL_BASE_SEG2 12 17
	ISHARP_LBA_PWL_SLOPE_SEG2 20 28
regDSCL3_ISHARP_LBA_PWL_SEG3 0 0x11a0 3 0 2
	ISHARP_LBA_PWL_IN_SEG3 0 9
	ISHARP_LBA_PWL_BASE_SEG3 12 17
	ISHARP_LBA_PWL_SLOPE_SEG3 20 28
regDSCL3_ISHARP_LBA_PWL_SEG4 0 0x11a1 3 0 2
	ISHARP_LBA_PWL_IN_SEG4 0 9
	ISHARP_LBA_PWL_BASE_SEG4 12 17
	ISHARP_LBA_PWL_SLOPE_SEG4 20 28
regDSCL3_ISHARP_LBA_PWL_SEG5 0 0x11a2 2 0 2
	ISHARP_LBA_PWL_IN_SEG5 0 9
	ISHARP_LBA_PWL_BASE_SEG5 12 17
regDSCL3_ISHARP_MODE 0 0x1196 8 0 2
	ISHARP_EN 0 0
	ISHARP_NOISEDET_EN 4 4
	ISHARP_NOISEDET_MODE 5 6
	ISHARP_LBA_MODE 9 9
	ISHARP_DELTA_LUT_SELECT 10 10
	ISHARP_FMT_MODE 11 11
	ISHARP_FMT_NORM 12 27
	ISHARP_DELTA_LUT_SELECT_CURRENT 28 28
regDSCL3_ISHARP_NLDELTA_SOFT_CLIP 0 0x119a 6 0 2
	ISHARP_NLDELTA_SCLIP_EN_P 0 0
	ISHARP_NLDELTA_SCLIP_PIVOT_P 1 7
	ISHARP_NLDELTA_SCLIP_SLOPE_P 8 15
	ISHARP_NLDELTA_SCLIP_EN_N 16 16
	ISHARP_NLDELTA_SCLIP_PIVOT_N 17 23
	ISHARP_NLDELTA_SCLIP_SLOPE_N 24 31
regDSCL3_ISHARP_NOISEDET_THRESHOLD 0 0x119b 2 0 2
	ISHARP_NOISEDET_UTHRE 0 9
	ISHARP_NOISEDET_DTHRE 16 25
regDSCL3_ISHARP_NOISE_GAIN_PWL 0 0x119c 3 0 2
	ISHARP_NOISEDET_PWL_START_IN 0 4
	ISHARP_NOISEDET_PWL_END_IN 8 12
	ISHARP_NOISEDET_PWL_SLOPE 16 29
regDSCL3_LB_DATA_FORMAT 0 0x1162 2 0 2
	INTERLEAVE_EN 0 0
	ALPHA_EN 4 4
regDSCL3_LB_MEMORY_CTRL 0 0x1163 4 0 2
	MEMORY_CONFIG 0 1
	LB_MAX_PARTITIONS 8 13
	LB_NUM_PARTITIONS 16 22
	LB_NUM_PARTITIONS_C 24 30
regDSCL3_LB_V_COUNTER 0 0x1164 2 0 2
	V_COUNTER 0 12
	V_COUNTER_C 16 28
regDSCL3_MPC_SIZE 0 0x1161 2 0 2
	MPC_WIDTH 0 13
	MPC_HEIGHT 16 29
regDSCL3_OBUF_CONTROL 0 0x1167 4 0 2
	OBUF_BYPASS 0 0
	OBUF_USE_FULL_BUFFER 1 1
	OBUF_IS_HALF_RECOUT_WIDTH 2 2
	OBUF_OUT_HOLD_CNT 4 7
regDSCL3_OBUF_MEM_PWR_CTRL 0 0x1168 4 0 2
	OBUF_MEM_PWR_FORCE 0 1
	OBUF_MEM_PWR_DIS 2 2
	OBUF_MEM_PWR_MODE 8 8
	OBUF_MEM_PWR_STATE 16 17
regDSCL3_OTG_H_BLANK 0 0x115d 2 0 2
	OTG_H_BLANK_START 0 13
	OTG_H_BLANK_END 16 29
regDSCL3_OTG_V_BLANK 0 0x115e 2 0 2
	OTG_V_BLANK_START 0 13
	OTG_V_BLANK_END 16 29
regDSCL3_RECOUT_SIZE 0 0x1160 2 0 2
	RECOUT_WIDTH 0 13
	RECOUT_HEIGHT 16 29
regDSCL3_RECOUT_START 0 0x115f 2 0 2
	RECOUT_START_X 0 13
	RECOUT_START_Y 16 29
regDSCL3_SCL_BLACK_COLOR 0 0x1158 2 0 2
	SCL_BLACK_COLOR_RGB_Y 0 15
	SCL_BLACK_COLOR_CBCR 16 31
regDSCL3_SCL_COEF_RAM_TAP_DATA 0 0x1148 4 0 2
	SCL_COEF_RAM_EVEN_TAP_COEF 0 13
	SCL_COEF_RAM_EVEN_TAP_COEF_EN 15 15
	SCL_COEF_RAM_ODD_TAP_COEF 16 29
	SCL_COEF_RAM_ODD_TAP_COEF_EN 31 31
regDSCL3_SCL_COEF_RAM_TAP_SELECT 0 0x1147 3 0 2
	SCL_COEF_RAM_TAP_PAIR_IDX 0 1
	SCL_COEF_RAM_PHASE 8 13
	SCL_COEF_RAM_FILTER_TYPE 16 18
regDSCL3_SCL_HORZ_FILTER_INIT 0 0x114f 2 0 2
	SCL_H_INIT_FRAC 0 23
	SCL_H_INIT_INT 24 27
regDSCL3_SCL_HORZ_FILTER_INIT_C 0 0x1151 2 0 2
	SCL_H_INIT_FRAC_C 0 23
	SCL_H_INIT_INT_C 24 27
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO 0 0x114e 1 0 2
	SCL_H_SCALE_RATIO 0 26
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C 0 0x1150 1 0 2
	SCL_H_SCALE_RATIO_C 0 26
regDSCL3_SCL_MANUAL_REPLICATE_CONTROL 0 0x114d 2 0 2
	SCL_V_MANUAL_REPLICATE_FACTOR 0 3
	SCL_H_MANUAL_REPLICATE_FACTOR 8 11
regDSCL3_SCL_MODE 0 0x1149 6 0 2
	DSCL_MODE 0 2
	SCL_COEF_RAM_SELECT 8 8
	SCL_COEF_RAM_SELECT_CURRENT 12 12
	SCL_CHROMA_COEF_MODE 16 16
	SCL_ALPHA_COEF_MODE 20 20
	SCL_COEF_RAM_SELECT_RD 24 24
regDSCL3_SCL_TAP_CONTROL 0 0x114a 4 0 2
	SCL_V_NUM_TAPS 0 2
	SCL_H_NUM_TAPS 4 6
	SCL_V_NUM_TAPS_C 8 10
	SCL_H_NUM_TAPS_C 12 14
regDSCL3_SCL_VERT_FILTER_INIT 0 0x1153 2 0 2
	SCL_V_INIT_FRAC 0 23
	SCL_V_INIT_INT 24 27
regDSCL3_SCL_VERT_FILTER_INIT_BOT 0 0x1154 2 0 2
	SCL_V_INIT_FRAC_BOT 0 23
	SCL_V_INIT_INT_BOT 24 27
regDSCL3_SCL_VERT_FILTER_INIT_BOT_C 0 0x1157 2 0 2
	SCL_V_INIT_FRAC_BOT_C 0 23
	SCL_V_INIT_INT_BOT_C 24 27
regDSCL3_SCL_VERT_FILTER_INIT_C 0 0x1156 2 0 2
	SCL_V_INIT_FRAC_C 0 23
	SCL_V_INIT_INT_C 24 27
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO 0 0x1152 1 0 2
	SCL_V_SCALE_RATIO 0 26
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C 0 0x1155 1 0 2
	SCL_V_SCALE_RATIO_C 0 26
regDSCRM0_DSCRM_DSC_FORWARD_CONFIG 0 0x1a64 4 0 2
	DSCRM_DSC_FORWARD_EN 0 0
	DSCRM_DSC_OPP_PIPE_SOURCE 4 6
	DSCRM_DSC_DOUBLE_BUFFER_REG_UPDATE_PENDING 8 8
	DSCRM_DSC_FORWARD_EN_STATUS 12 12
regDSCRM1_DSCRM_DSC_FORWARD_CONFIG 0 0x1a65 4 0 2
	DSCRM_DSC_FORWARD_EN 0 0
	DSCRM_DSC_OPP_PIPE_SOURCE 4 6
	DSCRM_DSC_DOUBLE_BUFFER_REG_UPDATE_PENDING 8 8
	DSCRM_DSC_FORWARD_EN_STATUS 12 12
regDSCRM2_DSCRM_DSC_FORWARD_CONFIG 0 0x1a66 4 0 2
	DSCRM_DSC_FORWARD_EN 0 0
	DSCRM_DSC_OPP_PIPE_SOURCE 4 6
	DSCRM_DSC_DOUBLE_BUFFER_REG_UPDATE_PENDING 8 8
	DSCRM_DSC_FORWARD_EN_STATUS 12 12
regDSCRM3_DSCRM_DSC_FORWARD_CONFIG 0 0x1a67 4 0 2
	DSCRM_DSC_FORWARD_EN 0 0
	DSCRM_DSC_OPP_PIPE_SOURCE 4 6
	DSCRM_DSC_DOUBLE_BUFFER_REG_UPDATE_PENDING 8 8
	DSCRM_DSC_FORWARD_EN_STATUS 12 12
regDSC_INTERRUPT_DEST 0 0x164 6 0 2
	DSC0_IHC_CORE_ERROR_INTERRUPT_DEST 1 1
	DSC1_IHC_CORE_ERROR_INTERRUPT_DEST 5 5
	DSC2_IHC_CORE_ERROR_INTERRUPT_DEST 9 9
	DSC3_IHC_CORE_ERROR_INTERRUPT_DEST 13 13
	DSC4_IHC_CORE_ERROR_INTERRUPT_DEST 17 17
	DSC5_IHC_CORE_ERROR_INTERRUPT_DEST 21 21
regDSC_TOP0_DSC_DEBUG_CONTROL 0 0x3001 2 0 2
	DSC_DBG_EN 0 0
	DSC_TEST_CLOCK_MUX_SEL 4 6
regDSC_TOP0_DSC_SPARE_DEBUG 0 0x3002 1 0 2
	DSC_SPARE_DEBUG 0 31
regDSC_TOP0_DSC_TOP_CONTROL 0 0x3000 5 0 2
	DSC_CLOCK_EN 0 0
	DSC_DISPCLK_R_GATE_DIS 4 4
	DSC_DSCCLK_R_GATE_DIS 8 8
	DSC_FGCG_REP_DIS 12 12
	DSC_DSCCLK_DYNAMIC_CLOCK_GATE_EN 16 16
regDSC_TOP0_DSC_TOP_TEST_DEBUG_DATA 0 0x3004 1 0 2
	DSC_TOP_TEST_DEBUG_DATA 0 31
regDSC_TOP0_DSC_TOP_TEST_DEBUG_INDEX 0 0x3003 2 0 2
	DSC_TOP_TEST_DEBUG_INDEX 0 7
	DSC_TOP_TEST_DEBUG_BUS_ROTATE 8 12
regDSC_TOP1_DSC_DEBUG_CONTROL 0 0x305d 0 0 2
regDSC_TOP1_DSC_SPARE_DEBUG 0 0x305e 0 0 2
regDSC_TOP1_DSC_TOP_CONTROL 0 0x305c 5 0 2
	DSC_CLOCK_EN 0 0
	DSC_DISPCLK_R_GATE_DIS 4 4
	DSC_DSCCLK_R_GATE_DIS 8 8
	DSC_FGCG_REP_DIS 12 12
	DSC_DSCCLK_DYNAMIC_CLOCK_GATE_EN 16 16
regDSC_TOP1_DSC_TOP_TEST_DEBUG_DATA 0 0x3060 0 0 2
regDSC_TOP1_DSC_TOP_TEST_DEBUG_INDEX 0 0x305f 0 0 2
regDSC_TOP2_DSC_DEBUG_CONTROL 0 0x30b9 0 0 2
regDSC_TOP2_DSC_SPARE_DEBUG 0 0x30ba 0 0 2
regDSC_TOP2_DSC_TOP_CONTROL 0 0x30b8 5 0 2
	DSC_CLOCK_EN 0 0
	DSC_DISPCLK_R_GATE_DIS 4 4
	DSC_DSCCLK_R_GATE_DIS 8 8
	DSC_FGCG_REP_DIS 12 12
	DSC_DSCCLK_DYNAMIC_CLOCK_GATE_EN 16 16
regDSC_TOP2_DSC_TOP_TEST_DEBUG_DATA 0 0x30bc 0 0 2
regDSC_TOP2_DSC_TOP_TEST_DEBUG_INDEX 0 0x30bb 0 0 2
regDSC_TOP3_DSC_DEBUG_CONTROL 0 0x3115 0 0 2
regDSC_TOP3_DSC_SPARE_DEBUG 0 0x3116 0 0 2
regDSC_TOP3_DSC_TOP_CONTROL 0 0x3114 5 0 2
	DSC_CLOCK_EN 0 0
	DSC_DISPCLK_R_GATE_DIS 4 4
	DSC_DSCCLK_R_GATE_DIS 8 8
	DSC_FGCG_REP_DIS 12 12
	DSC_DSCCLK_DYNAMIC_CLOCK_GATE_EN 16 16
regDSC_TOP3_DSC_TOP_TEST_DEBUG_DATA 0 0x3118 0 0 2
regDSC_TOP3_DSC_TOP_TEST_DEBUG_INDEX 0 0x3117 0 0 2
regDTBCLK_P_CNTL 0 0x68 8 0 1
	DTBCLK_P0_SRC_SEL 0 1
	DTBCLK_P0_EN 2 2
	DTBCLK_P1_SRC_SEL 3 4
	DTBCLK_P1_EN 5 5
	DTBCLK_P2_SRC_SEL 6 7
	DTBCLK_P2_EN 8 8
	DTBCLK_P3_SRC_SEL 9 10
	DTBCLK_P3_EN 11 11
regDWB_CRC_CTRL 0 0x3230 3 0 2
	DWB_CRC_EN 0 0
	DWB_CRC_CONT_EN 4 4
	DWB_CRC_SRC_SEL 8 9
regDWB_CRC_MASK_B_A 0 0x3232 2 0 2
	DWB_CRC_BLUE_MASK 0 15
	DWB_CRC_A_MASK 16 31
regDWB_CRC_MASK_R_G 0 0x3231 2 0 2
	DWB_CRC_RED_MASK 0 15
	DWB_CRC_GREEN_MASK 16 31
regDWB_CRC_VAL_B_A 0 0x3234 2 0 2
	DWB_CRC_SIG_BLUE 0 15
	DWB_CRC_SIG_A 16 31
regDWB_CRC_VAL_R_G 0 0x3233 2 0 2
	DWB_CRC_SIG_RED 0 15
	DWB_CRC_SIG_GREEN 16 31
regDWB_DEBUG 0 0x323d 0 0 2
regDWB_DEBUG_CTRL 0 0x323c 0 0 2
regDWB_ENABLE_CLK_CTRL 0 0x3228 5 0 2
	DWB_ENABLE 0 0
	DISPCLK_R_DWB_GATE_DIS 4 4
	DISPCLK_G_DWB_GATE_DIS 8 8
	DWB_TEST_CLK_SEL 12 13
	DWB_FGCG_REP_DIS 24 24
regDWB_GAMUT_REMAPA_C11_C12 0 0x3297 2 0 2
	DWB_GAMUT_REMAPA_C11 0 15
	DWB_GAMUT_REMAPA_C12 16 31
regDWB_GAMUT_REMAPA_C13_C14 0 0x3298 2 0 2
	DWB_GAMUT_REMAPA_C13 0 15
	DWB_GAMUT_REMAPA_C14 16 31
regDWB_GAMUT_REMAPA_C21_C22 0 0x3299 2 0 2
	DWB_GAMUT_REMAPA_C21 0 15
	DWB_GAMUT_REMAPA_C22 16 31
regDWB_GAMUT_REMAPA_C23_C24 0 0x329a 2 0 2
	DWB_GAMUT_REMAPA_C23 0 15
	DWB_GAMUT_REMAPA_C24 16 31
regDWB_GAMUT_REMAPA_C31_C32 0 0x329b 2 0 2
	DWB_GAMUT_REMAPA_C31 0 15
	DWB_GAMUT_REMAPA_C32 16 31
regDWB_GAMUT_REMAPA_C33_C34 0 0x329c 2 0 2
	DWB_GAMUT_REMAPA_C33 0 15
	DWB_GAMUT_REMAPA_C34 16 31
regDWB_GAMUT_REMAPB_C11_C12 0 0x329d 2 0 2
	DWB_GAMUT_REMAPB_C11 0 15
	DWB_GAMUT_REMAPB_C12 16 31
regDWB_GAMUT_REMAPB_C13_C14 0 0x329e 2 0 2
	DWB_GAMUT_REMAPB_C13 0 15
	DWB_GAMUT_REMAPB_C14 16 31
regDWB_GAMUT_REMAPB_C21_C22 0 0x329f 2 0 2
	DWB_GAMUT_REMAPB_C21 0 15
	DWB_GAMUT_REMAPB_C22 16 31
regDWB_GAMUT_REMAPB_C23_C24 0 0x32a0 2 0 2
	DWB_GAMUT_REMAPB_C23 0 15
	DWB_GAMUT_REMAPB_C24 16 31
regDWB_GAMUT_REMAPB_C31_C32 0 0x32a1 2 0 2
	DWB_GAMUT_REMAPB_C31 0 15
	DWB_GAMUT_REMAPB_C32 16 31
regDWB_GAMUT_REMAPB_C33_C34 0 0x32a2 2 0 2
	DWB_GAMUT_REMAPB_C33 0 15
	DWB_GAMUT_REMAPB_C34 16 31
regDWB_GAMUT_REMAP_COEF_FORMAT 0 0x3296 1 0 2
	DWB_GAMUT_REMAP_COEF_FORMAT 0 0
regDWB_GAMUT_REMAP_MODE 0 0x3295 2 0 2
	DWB_GAMUT_REMAP_MODE 0 1
	DWB_GAMUT_REMAP_MODE_CURRENT 24 25
regDWB_HDR_MULT_COEF 0 0x3294 1 0 2
	DWB_HDR_MULT_COEF 0 18
regDWB_HOST_READ_CONTROL 0 0x3238 1 0 2
	DWB_HOST_READ_RATE_CONTROL 0 7
regDWB_MEM_PWR_CTRL 0 0x3229 6 0 2
	DWB_OUT_FIFO_MEM_PWR_FORCE 8 9
	DWB_OUT_FIFO_MEM_PWR_DIS 10 10
	DWB_OUT_FIFO_MEM_PWR_STATE 12 13
	DWB_OGAM_LUT_MEM_PWR_FORCE 16 17
	DWB_OGAM_LUT_MEM_PWR_DIS 18 18
	DWB_OGAM_LUT_MEM_PWR_STATE 20 21
regDWB_MMHUBBUB_BACKPRESSURE_CNT 0 0x3237 1 0 2
	DWB_MMHUBBUB_MAX_BACKPRESSURE 0 15
regDWB_MMHUBBUB_BACKPRESSURE_CNT_EN 0 0x3236 1 0 2
	DWB_MMHUBBUB_BACKPRESSURE_CNT_EN 0 0
regDWB_OGAM_CONTROL 0 0x32a3 5 0 2
	DWB_OGAM_MODE 0 1
	DWB_OGAM_SELECT 4 4
	DWB_OGAM_PWL_DISABLE 8 8
	DWB_OGAM_MODE_CURRENT 24 25
	DWB_OGAM_SELECT_CURRENT 28 28
regDWB_OGAM_LUT_CONTROL 0 0x32a6 5 0 2
	DWB_OGAM_LUT_WRITE_COLOR_MASK 0 2
	DWB_OGAM_LUT_READ_COLOR_SEL 4 5
	DWB_OGAM_LUT_READ_DBG 8 8
	DWB_OGAM_LUT_HOST_SEL 12 12
	DWB_OGAM_LUT_CONFIG_MODE 16 16
regDWB_OGAM_LUT_DATA 0 0x32a5 1 0 2
	DWB_OGAM_LUT_DATA 0 17
regDWB_OGAM_LUT_INDEX 0 0x32a4 1 0 2
	DWB_OGAM_LUT_INDEX 0 8
regDWB_OGAM_RAMA_END_CNTL1_B 0 0x32b0 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_BASE_B 0 17
regDWB_OGAM_RAMA_END_CNTL1_G 0 0x32b2 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_BASE_G 0 17
regDWB_OGAM_RAMA_END_CNTL1_R 0 0x32b4 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_BASE_R 0 17
regDWB_OGAM_RAMA_END_CNTL2_B 0 0x32b1 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_B 0 15
	DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_B 16 31
regDWB_OGAM_RAMA_END_CNTL2_G 0 0x32b3 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_G 0 15
	DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_G 16 31
regDWB_OGAM_RAMA_END_CNTL2_R 0 0x32b5 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_END_R 0 15
	DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_R 16 31
regDWB_OGAM_RAMA_OFFSET_B 0 0x32b6 1 0 2
	DWB_OGAM_RAMA_OFFSET_B 0 18
regDWB_OGAM_RAMA_OFFSET_G 0 0x32b7 1 0 2
	DWB_OGAM_RAMA_OFFSET_G 0 18
regDWB_OGAM_RAMA_OFFSET_R 0 0x32b8 1 0 2
	DWB_OGAM_RAMA_OFFSET_R 0 18
regDWB_OGAM_RAMA_REGION_0_1 0 0x32b9 4 0 2
	DWB_OGAM_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_10_11 0 0x32be 4 0 2
	DWB_OGAM_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_12_13 0 0x32bf 4 0 2
	DWB_OGAM_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_14_15 0 0x32c0 4 0 2
	DWB_OGAM_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_16_17 0 0x32c1 4 0 2
	DWB_OGAM_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_18_19 0 0x32c2 4 0 2
	DWB_OGAM_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_20_21 0 0x32c3 4 0 2
	DWB_OGAM_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_22_23 0 0x32c4 4 0 2
	DWB_OGAM_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_24_25 0 0x32c5 4 0 2
	DWB_OGAM_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_26_27 0 0x32c6 4 0 2
	DWB_OGAM_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_28_29 0 0x32c7 4 0 2
	DWB_OGAM_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_2_3 0 0x32ba 4 0 2
	DWB_OGAM_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_30_31 0 0x32c8 4 0 2
	DWB_OGAM_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_32_33 0 0x32c9 4 0 2
	DWB_OGAM_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_4_5 0 0x32bb 4 0 2
	DWB_OGAM_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_6_7 0 0x32bc 4 0 2
	DWB_OGAM_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_REGION_8_9 0 0x32bd 4 0 2
	DWB_OGAM_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	DWB_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	DWB_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMA_START_BASE_CNTL_B 0 0x32aa 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_BASE_B 0 17
regDWB_OGAM_RAMA_START_BASE_CNTL_G 0 0x32ac 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_BASE_G 0 17
regDWB_OGAM_RAMA_START_BASE_CNTL_R 0 0x32ae 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_BASE_R 0 17
regDWB_OGAM_RAMA_START_CNTL_B 0 0x32a7 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_B 0 17
	DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regDWB_OGAM_RAMA_START_CNTL_G 0 0x32a8 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_G 0 17
	DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regDWB_OGAM_RAMA_START_CNTL_R 0 0x32a9 2 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_R 0 17
	DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0 0x32ab 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_B 0 17
regDWB_OGAM_RAMA_START_SLOPE_CNTL_G 0 0x32ad 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G 0 17
regDWB_OGAM_RAMA_START_SLOPE_CNTL_R 0 0x32af 1 0 2
	DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_R 0 17
regDWB_OGAM_RAMB_END_CNTL1_B 0 0x32d3 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_BASE_B 0 17
regDWB_OGAM_RAMB_END_CNTL1_G 0 0x32d5 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_BASE_G 0 17
regDWB_OGAM_RAMB_END_CNTL1_R 0 0x32d7 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_BASE_R 0 17
regDWB_OGAM_RAMB_END_CNTL2_B 0 0x32d4 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_B 0 15
	DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_B 16 31
regDWB_OGAM_RAMB_END_CNTL2_G 0 0x32d6 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_G 0 15
	DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_G 16 31
regDWB_OGAM_RAMB_END_CNTL2_R 0 0x32d8 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_END_R 0 15
	DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_R 16 31
regDWB_OGAM_RAMB_OFFSET_B 0 0x32d9 1 0 2
	DWB_OGAM_RAMB_OFFSET_B 0 18
regDWB_OGAM_RAMB_OFFSET_G 0 0x32da 1 0 2
	DWB_OGAM_RAMB_OFFSET_G 0 18
regDWB_OGAM_RAMB_OFFSET_R 0 0x32db 1 0 2
	DWB_OGAM_RAMB_OFFSET_R 0 18
regDWB_OGAM_RAMB_REGION_0_1 0 0x32dc 4 0 2
	DWB_OGAM_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_10_11 0 0x32e1 4 0 2
	DWB_OGAM_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_12_13 0 0x32e2 4 0 2
	DWB_OGAM_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_14_15 0 0x32e3 4 0 2
	DWB_OGAM_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_16_17 0 0x32e4 4 0 2
	DWB_OGAM_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_18_19 0 0x32e5 4 0 2
	DWB_OGAM_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_20_21 0 0x32e6 4 0 2
	DWB_OGAM_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_22_23 0 0x32e7 4 0 2
	DWB_OGAM_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_24_25 0 0x32e8 4 0 2
	DWB_OGAM_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_26_27 0 0x32e9 4 0 2
	DWB_OGAM_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_28_29 0 0x32ea 4 0 2
	DWB_OGAM_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_2_3 0 0x32dd 4 0 2
	DWB_OGAM_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_30_31 0 0x32eb 4 0 2
	DWB_OGAM_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_32_33 0 0x32ec 4 0 2
	DWB_OGAM_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_4_5 0 0x32de 4 0 2
	DWB_OGAM_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_6_7 0 0x32df 4 0 2
	DWB_OGAM_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_REGION_8_9 0 0x32e0 4 0 2
	DWB_OGAM_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	DWB_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	DWB_OGAM_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	DWB_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regDWB_OGAM_RAMB_START_BASE_CNTL_B 0 0x32cd 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_BASE_B 0 17
regDWB_OGAM_RAMB_START_BASE_CNTL_G 0 0x32cf 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_BASE_G 0 17
regDWB_OGAM_RAMB_START_BASE_CNTL_R 0 0x32d1 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_BASE_R 0 17
regDWB_OGAM_RAMB_START_CNTL_B 0 0x32ca 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_B 0 17
	DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regDWB_OGAM_RAMB_START_CNTL_G 0 0x32cb 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_G 0 17
	DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regDWB_OGAM_RAMB_START_CNTL_R 0 0x32cc 2 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_R 0 17
	DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regDWB_OGAM_RAMB_START_SLOPE_CNTL_B 0 0x32ce 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_B 0 17
regDWB_OGAM_RAMB_START_SLOPE_CNTL_G 0 0x32d0 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_G 0 17
regDWB_OGAM_RAMB_START_SLOPE_CNTL_R 0 0x32d2 1 0 2
	DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_R 0 17
regDWB_OUT_CTRL 0 0x3235 4 0 2
	OUT_FORMAT 0 1
	OUT_DENORM 4 5
	OUT_MAX 8 17
	OUT_MIN 20 29
regDWB_OVERFLOW_COUNTER 0 0x323a 3 0 2
	DWB_DATA_OVERFLOW_TYPE 0 1
	DWB_DATA_OVERFLOW_OUT_X_CNT 4 15
	DWB_DATA_OVERFLOW_OUT_Y_CNT 16 27
regDWB_OVERFLOW_STATUS 0 0x3239 5 0 2
	DWB_DATA_OVERFLOW_FLAG 0 0
	DWB_DATA_OVERFLOW_ACK 8 8
	DWB_DATA_OVERFLOW_MASK 12 12
	DWB_DATA_OVERFLOW_INT_STATUS 16 16
	DWB_DATA_OVERFLOW_INT_TYPE 20 20
regDWB_SOFT_RESET 0 0x323b 1 0 2
	DWB_SOFT_RESET 0 0
regDWB_UPDATE_CTRL 0 0x322f 2 0 2
	DWB_UPDATE_LOCK 0 0
	DWB_UPDATE_PENDING 4 4
regFC_FLOW_CTRL 0 0x322b 1 0 2
	FC_FIRST_PIXEL_DELAY_COUNT 0 11
regFC_MODE_CTRL 0 0x322a 7 0 2
	FC_FRAME_CAPTURE_EN 0 0
	FC_FRAME_CAPTURE_RATE 4 5
	FC_WINDOW_CROP_EN 8 8
	FC_EYE_SELECTION 12 13
	FC_STEREO_EYE_POLARITY 16 16
	FC_NEW_CONTENT 20 20
	FC_FRAME_CAPTURE_EN_CURRENT 31 31
regFC_SOURCE_SIZE 0 0x322e 2 0 2
	FC_SOURCE_WIDTH 0 14
	FC_SOURCE_HEIGHT 16 30
regFC_WINDOW_SIZE 0 0x322d 2 0 2
	FC_WINDOW_WIDTH 0 11
	FC_WINDOW_HEIGHT 16 27
regFC_WINDOW_START 0 0x322c 2 0 2
	FC_WINDOW_START_X 0 12
	FC_WINDOW_START_Y 16 28
regFMON_CTRL 0 0x543 12 0 2
	FMON_START 0 0
	FMON_MODE 1 2
	FMON_PSTATE_IGNORE 4 4
	FMON_STATUS_IGNORE 5 5
	FMON_URG_MODE_GREATER 6 6
	FMON_FILTER_UID_EN 7 8
	FMON_STATE 9 10
	FMON_URG_FILTER 12 12
	FMON_URG_THRESHOLD 13 16
	FMON_FILTER_UID_1 17 21
	FMON_FILTER_UID_2 22 26
	FMON_SOF_SEL 27 29
regFMT0_FMT_422_CONTROL 0 0x1849 1 0 2
	FMT_LEFT_EDGE_EXTRA_PIXEL_COUNT 0 0
regFMT0_FMT_BIT_DEPTH_CONTROL 0 0x1841 17 0 2
	FMT_TRUNCATE_EN 0 0
	FMT_TRUNCATE_MODE 1 1
	FMT_TRUNCATE_DEPTH 4 5
	FMT_SPATIAL_DITHER_EN 8 8
	FMT_SPATIAL_DITHER_MODE 9 10
	FMT_SPATIAL_DITHER_DEPTH 11 12
	FMT_FRAME_RANDOM_ENABLE 13 13
	FMT_RGB_RANDOM_ENABLE 14 14
	FMT_HIGHPASS_RANDOM_ENABLE 15 15
	FMT_TEMPORAL_DITHER_EN 16 16
	FMT_TEMPORAL_DITHER_DEPTH 17 18
	FMT_TEMPORAL_DITHER_OFFSET 21 22
	FMT_TEMPORAL_LEVEL 24 24
	FMT_TEMPORAL_DITHER_RESET 25 25
	FMT_25FRC_SEL 26 27
	FMT_50FRC_SEL 28 29
	FMT_75FRC_SEL 30 31
regFMT0_FMT_CLAMP_CNTL 0 0x1845 2 0 2
	FMT_CLAMP_DATA_EN 0 0
	FMT_CLAMP_COLOR_FORMAT 16 18
regFMT0_FMT_CLAMP_COMPONENT_B 0 0x183e 2 0 2
	FMT_CLAMP_LOWER_B 0 15
	FMT_CLAMP_UPPER_B 16 31
regFMT0_FMT_CLAMP_COMPONENT_G 0 0x183d 2 0 2
	FMT_CLAMP_LOWER_G 0 15
	FMT_CLAMP_UPPER_G 16 31
regFMT0_FMT_CLAMP_COMPONENT_R 0 0x183c 2 0 2
	FMT_CLAMP_LOWER_R 0 15
	FMT_CLAMP_UPPER_R 16 31
regFMT0_FMT_CONTROL 0 0x1840 8 0 2
	FMT_STEREOSYNC_OVERRIDE 0 0
	FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX 8 11
	FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP 12 13
	FMT_PIXEL_ENCODING 16 17
	FMT_SUBSAMPLING_MODE 18 19
	FMT_SUBSAMPLING_ORDER 20 20
	FMT_CBCR_BIT_REDUCTION_BYPASS 21 21
	FMT_DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regFMT0_FMT_DITHER_RAND_B_SEED 0 0x1844 2 0 2
	FMT_RAND_B_SEED 0 7
	FMT_OFFSET_B_CB 16 31
regFMT0_FMT_DITHER_RAND_G_SEED 0 0x1843 2 0 2
	FMT_RAND_G_SEED 0 7
	FMT_OFFSET_G_Y 16 31
regFMT0_FMT_DITHER_RAND_R_SEED 0 0x1842 2 0 2
	FMT_RAND_R_SEED 0 7
	FMT_OFFSET_R_CR 16 31
regFMT0_FMT_DYNAMIC_EXP_CNTL 0 0x183f 2 0 2
	FMT_DYNAMIC_EXP_EN 0 0
	FMT_DYNAMIC_EXP_MODE 4 4
regFMT0_FMT_MAP420_MEMORY_CONTROL 0 0x1847 4 0 2
	FMT_MAP420MEM_PWR_FORCE 0 1
	FMT_MAP420MEM_PWR_DIS 4 4
	FMT_MAP420MEM_PWR_STATE 8 9
	FMT_DEFAULT_MEM_LOW_POWER_STATE 12 13
regFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL 0 0x1846 1 0 2
	FMT_SIDE_BY_SIDE_STEREO_ACTIVE_WIDTH 0 12
regFMT1_FMT_422_CONTROL 0 0x18a3 1 0 2
	FMT_LEFT_EDGE_EXTRA_PIXEL_COUNT 0 0
regFMT1_FMT_BIT_DEPTH_CONTROL 0 0x189b 17 0 2
	FMT_TRUNCATE_EN 0 0
	FMT_TRUNCATE_MODE 1 1
	FMT_TRUNCATE_DEPTH 4 5
	FMT_SPATIAL_DITHER_EN 8 8
	FMT_SPATIAL_DITHER_MODE 9 10
	FMT_SPATIAL_DITHER_DEPTH 11 12
	FMT_FRAME_RANDOM_ENABLE 13 13
	FMT_RGB_RANDOM_ENABLE 14 14
	FMT_HIGHPASS_RANDOM_ENABLE 15 15
	FMT_TEMPORAL_DITHER_EN 16 16
	FMT_TEMPORAL_DITHER_DEPTH 17 18
	FMT_TEMPORAL_DITHER_OFFSET 21 22
	FMT_TEMPORAL_LEVEL 24 24
	FMT_TEMPORAL_DITHER_RESET 25 25
	FMT_25FRC_SEL 26 27
	FMT_50FRC_SEL 28 29
	FMT_75FRC_SEL 30 31
regFMT1_FMT_CLAMP_CNTL 0 0x189f 2 0 2
	FMT_CLAMP_DATA_EN 0 0
	FMT_CLAMP_COLOR_FORMAT 16 18
regFMT1_FMT_CLAMP_COMPONENT_B 0 0x1898 2 0 2
	FMT_CLAMP_LOWER_B 0 15
	FMT_CLAMP_UPPER_B 16 31
regFMT1_FMT_CLAMP_COMPONENT_G 0 0x1897 2 0 2
	FMT_CLAMP_LOWER_G 0 15
	FMT_CLAMP_UPPER_G 16 31
regFMT1_FMT_CLAMP_COMPONENT_R 0 0x1896 2 0 2
	FMT_CLAMP_LOWER_R 0 15
	FMT_CLAMP_UPPER_R 16 31
regFMT1_FMT_CONTROL 0 0x189a 8 0 2
	FMT_STEREOSYNC_OVERRIDE 0 0
	FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX 8 11
	FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP 12 13
	FMT_PIXEL_ENCODING 16 17
	FMT_SUBSAMPLING_MODE 18 19
	FMT_SUBSAMPLING_ORDER 20 20
	FMT_CBCR_BIT_REDUCTION_BYPASS 21 21
	FMT_DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regFMT1_FMT_DITHER_RAND_B_SEED 0 0x189e 2 0 2
	FMT_RAND_B_SEED 0 7
	FMT_OFFSET_B_CB 16 31
regFMT1_FMT_DITHER_RAND_G_SEED 0 0x189d 2 0 2
	FMT_RAND_G_SEED 0 7
	FMT_OFFSET_G_Y 16 31
regFMT1_FMT_DITHER_RAND_R_SEED 0 0x189c 2 0 2
	FMT_RAND_R_SEED 0 7
	FMT_OFFSET_R_CR 16 31
regFMT1_FMT_DYNAMIC_EXP_CNTL 0 0x1899 2 0 2
	FMT_DYNAMIC_EXP_EN 0 0
	FMT_DYNAMIC_EXP_MODE 4 4
regFMT1_FMT_MAP420_MEMORY_CONTROL 0 0x18a1 4 0 2
	FMT_MAP420MEM_PWR_FORCE 0 1
	FMT_MAP420MEM_PWR_DIS 4 4
	FMT_MAP420MEM_PWR_STATE 8 9
	FMT_DEFAULT_MEM_LOW_POWER_STATE 12 13
regFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL 0 0x18a0 1 0 2
	FMT_SIDE_BY_SIDE_STEREO_ACTIVE_WIDTH 0 12
regFMT2_FMT_422_CONTROL 0 0x18fd 1 0 2
	FMT_LEFT_EDGE_EXTRA_PIXEL_COUNT 0 0
regFMT2_FMT_BIT_DEPTH_CONTROL 0 0x18f5 17 0 2
	FMT_TRUNCATE_EN 0 0
	FMT_TRUNCATE_MODE 1 1
	FMT_TRUNCATE_DEPTH 4 5
	FMT_SPATIAL_DITHER_EN 8 8
	FMT_SPATIAL_DITHER_MODE 9 10
	FMT_SPATIAL_DITHER_DEPTH 11 12
	FMT_FRAME_RANDOM_ENABLE 13 13
	FMT_RGB_RANDOM_ENABLE 14 14
	FMT_HIGHPASS_RANDOM_ENABLE 15 15
	FMT_TEMPORAL_DITHER_EN 16 16
	FMT_TEMPORAL_DITHER_DEPTH 17 18
	FMT_TEMPORAL_DITHER_OFFSET 21 22
	FMT_TEMPORAL_LEVEL 24 24
	FMT_TEMPORAL_DITHER_RESET 25 25
	FMT_25FRC_SEL 26 27
	FMT_50FRC_SEL 28 29
	FMT_75FRC_SEL 30 31
regFMT2_FMT_CLAMP_CNTL 0 0x18f9 2 0 2
	FMT_CLAMP_DATA_EN 0 0
	FMT_CLAMP_COLOR_FORMAT 16 18
regFMT2_FMT_CLAMP_COMPONENT_B 0 0x18f2 2 0 2
	FMT_CLAMP_LOWER_B 0 15
	FMT_CLAMP_UPPER_B 16 31
regFMT2_FMT_CLAMP_COMPONENT_G 0 0x18f1 2 0 2
	FMT_CLAMP_LOWER_G 0 15
	FMT_CLAMP_UPPER_G 16 31
regFMT2_FMT_CLAMP_COMPONENT_R 0 0x18f0 2 0 2
	FMT_CLAMP_LOWER_R 0 15
	FMT_CLAMP_UPPER_R 16 31
regFMT2_FMT_CONTROL 0 0x18f4 8 0 2
	FMT_STEREOSYNC_OVERRIDE 0 0
	FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX 8 11
	FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP 12 13
	FMT_PIXEL_ENCODING 16 17
	FMT_SUBSAMPLING_MODE 18 19
	FMT_SUBSAMPLING_ORDER 20 20
	FMT_CBCR_BIT_REDUCTION_BYPASS 21 21
	FMT_DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regFMT2_FMT_DITHER_RAND_B_SEED 0 0x18f8 2 0 2
	FMT_RAND_B_SEED 0 7
	FMT_OFFSET_B_CB 16 31
regFMT2_FMT_DITHER_RAND_G_SEED 0 0x18f7 2 0 2
	FMT_RAND_G_SEED 0 7
	FMT_OFFSET_G_Y 16 31
regFMT2_FMT_DITHER_RAND_R_SEED 0 0x18f6 2 0 2
	FMT_RAND_R_SEED 0 7
	FMT_OFFSET_R_CR 16 31
regFMT2_FMT_DYNAMIC_EXP_CNTL 0 0x18f3 2 0 2
	FMT_DYNAMIC_EXP_EN 0 0
	FMT_DYNAMIC_EXP_MODE 4 4
regFMT2_FMT_MAP420_MEMORY_CONTROL 0 0x18fb 4 0 2
	FMT_MAP420MEM_PWR_FORCE 0 1
	FMT_MAP420MEM_PWR_DIS 4 4
	FMT_MAP420MEM_PWR_STATE 8 9
	FMT_DEFAULT_MEM_LOW_POWER_STATE 12 13
regFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL 0 0x18fa 1 0 2
	FMT_SIDE_BY_SIDE_STEREO_ACTIVE_WIDTH 0 12
regFMT3_FMT_422_CONTROL 0 0x1957 1 0 2
	FMT_LEFT_EDGE_EXTRA_PIXEL_COUNT 0 0
regFMT3_FMT_BIT_DEPTH_CONTROL 0 0x194f 17 0 2
	FMT_TRUNCATE_EN 0 0
	FMT_TRUNCATE_MODE 1 1
	FMT_TRUNCATE_DEPTH 4 5
	FMT_SPATIAL_DITHER_EN 8 8
	FMT_SPATIAL_DITHER_MODE 9 10
	FMT_SPATIAL_DITHER_DEPTH 11 12
	FMT_FRAME_RANDOM_ENABLE 13 13
	FMT_RGB_RANDOM_ENABLE 14 14
	FMT_HIGHPASS_RANDOM_ENABLE 15 15
	FMT_TEMPORAL_DITHER_EN 16 16
	FMT_TEMPORAL_DITHER_DEPTH 17 18
	FMT_TEMPORAL_DITHER_OFFSET 21 22
	FMT_TEMPORAL_LEVEL 24 24
	FMT_TEMPORAL_DITHER_RESET 25 25
	FMT_25FRC_SEL 26 27
	FMT_50FRC_SEL 28 29
	FMT_75FRC_SEL 30 31
regFMT3_FMT_CLAMP_CNTL 0 0x1953 2 0 2
	FMT_CLAMP_DATA_EN 0 0
	FMT_CLAMP_COLOR_FORMAT 16 18
regFMT3_FMT_CLAMP_COMPONENT_B 0 0x194c 2 0 2
	FMT_CLAMP_LOWER_B 0 15
	FMT_CLAMP_UPPER_B 16 31
regFMT3_FMT_CLAMP_COMPONENT_G 0 0x194b 2 0 2
	FMT_CLAMP_LOWER_G 0 15
	FMT_CLAMP_UPPER_G 16 31
regFMT3_FMT_CLAMP_COMPONENT_R 0 0x194a 2 0 2
	FMT_CLAMP_LOWER_R 0 15
	FMT_CLAMP_UPPER_R 16 31
regFMT3_FMT_CONTROL 0 0x194e 8 0 2
	FMT_STEREOSYNC_OVERRIDE 0 0
	FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX 8 11
	FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP 12 13
	FMT_PIXEL_ENCODING 16 17
	FMT_SUBSAMPLING_MODE 18 19
	FMT_SUBSAMPLING_ORDER 20 20
	FMT_CBCR_BIT_REDUCTION_BYPASS 21 21
	FMT_DOUBLE_BUFFER_REG_UPDATE_PENDING 24 24
regFMT3_FMT_DITHER_RAND_B_SEED 0 0x1952 2 0 2
	FMT_RAND_B_SEED 0 7
	FMT_OFFSET_B_CB 16 31
regFMT3_FMT_DITHER_RAND_G_SEED 0 0x1951 2 0 2
	FMT_RAND_G_SEED 0 7
	FMT_OFFSET_G_Y 16 31
regFMT3_FMT_DITHER_RAND_R_SEED 0 0x1950 2 0 2
	FMT_RAND_R_SEED 0 7
	FMT_OFFSET_R_CR 16 31
regFMT3_FMT_DYNAMIC_EXP_CNTL 0 0x194d 2 0 2
	FMT_DYNAMIC_EXP_EN 0 0
	FMT_DYNAMIC_EXP_MODE 4 4
regFMT3_FMT_MAP420_MEMORY_CONTROL 0 0x1955 4 0 2
	FMT_MAP420MEM_PWR_FORCE 0 1
	FMT_MAP420MEM_PWR_DIS 4 4
	FMT_MAP420MEM_PWR_STATE 8 9
	FMT_DEFAULT_MEM_LOW_POWER_STATE 12 13
regFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL 0 0x1954 1 0 2
	FMT_SIDE_BY_SIDE_STEREO_ACTIVE_WIDTH 0 12
regFORCE_SYMCLK_DISABLE 0 0xba 7 0 1
	FORCE_SYMCLKA_DISABLE 0 0
	FORCE_SYMCLKB_DISABLE 1 1
	FORCE_SYMCLKC_DISABLE 2 2
	FORCE_SYMCLKD_DISABLE 3 3
	FORCE_SYMCLKE_DISABLE 4 4
	FORCE_SYMCLKF_DISABLE 5 5
	FORCE_SYMCLKG_DISABLE 6 6
regGLOBAL_CAPABILITIES 0 0x4b7000 5 0 3
	SIXTY_FOUR_BIT_ADDRESS_SUPPORTED 0 0
	NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS 1 2
	NUMBER_OF_BIDIRECTIONAL_STREAMS_SUPPORTED 3 7
	NUMBER_OF_INPUT_STREAMS_SUPPORTED 8 11
	NUMBER_OF_OUTPUT_STREAMS_SUPPORTED 12 15
regGLOBAL_CONTROL 0 0x4b7002 3 0 3
	CONTROLLER_RESET 0 0
	FLUSH_CONTROL 1 1
	ACCEPT_UNSOLICITED_RESPONSE_ENABLE 8 8
regGLOBAL_STATUS 0 0x4b7004 1 0 3
	FLUSH_STATUS 1 1
regGSL_SOURCE_SELECT 0 0x1e2b 4 0 2
	GSL0_READY_SOURCE_SEL 0 2
	GSL1_READY_SOURCE_SEL 4 6
	GSL2_READY_SOURCE_SEL 8 10
	GSL_TIMING_SYNC_SEL 16 18
regHDCP_CLK_STATUS 0 0x1ef4 0 0 2
regHDCP_INTERRUPT_DEST 0 0x15e 32 0 2
	DOUT_IHC_HDCP0_AUTH_SUCCESS_INTERRUPT_DEST 0 0
	DOUT_IHC_HDCP0_AUTH_FAIL_INTERRUPT_DEST 1 1
	DOUT_IHC_HDCP0_I2C_XFER_REQ_INTERRUPT_DEST 2 2
	DOUT_IHC_HDCP0_I2C_XFER_DONE_INTERRUPT_DEST 3 3
	DOUT_IHC_HDCP1_AUTH_SUCCESS_INTERRUPT_DEST 4 4
	DOUT_IHC_HDCP1_AUTH_FAIL_INTERRUPT_DEST 5 5
	DOUT_IHC_HDCP1_I2C_XFER_REQ_INTERRUPT_DEST 6 6
	DOUT_IHC_HDCP1_I2C_XFER_DONE_INTERRUPT_DEST 7 7
	DOUT_IHC_HDCP2_AUTH_SUCCESS_INTERRUPT_DEST 8 8
	DOUT_IHC_HDCP2_AUTH_FAIL_INTERRUPT_DEST 9 9
	DOUT_IHC_HDCP2_I2C_XFER_REQ_INTERRUPT_DEST 10 10
	DOUT_IHC_HDCP2_I2C_XFER_DONE_INTERRUPT_DEST 11 11
	DOUT_IHC_HDCP3_AUTH_SUCCESS_INTERRUPT_DEST 12 12
	DOUT_IHC_HDCP3_AUTH_FAIL_INTERRUPT_DEST 13 13
	DOUT_IHC_HDCP3_I2C_XFER_REQ_INTERRUPT_DEST 14 14
	DOUT_IHC_HDCP3_I2C_XFER_DONE_INTERRUPT_DEST 15 15
	DOUT_IHC_HDCP4_AUTH_SUCCESS_INTERRUPT_DEST 16 16
	DOUT_IHC_HDCP4_AUTH_FAIL_INTERRUPT_DEST 17 17
	DOUT_IHC_HDCP4_I2C_XFER_REQ_INTERRUPT_DEST 18 18
	DOUT_IHC_HDCP4_I2C_XFER_DONE_INTERRUPT_DEST 19 19
	DOUT_IHC_HDCP5_AUTH_SUCCESS_INTERRUPT_DEST 20 20
	DOUT_IHC_HDCP5_AUTH_FAIL_INTERRUPT_DEST 21 21
	DOUT_IHC_HDCP5_I2C_XFER_REQ_INTERRUPT_DEST 22 22
	DOUT_IHC_HDCP5_I2C_XFER_DONE_INTERRUPT_DEST 23 23
	DOUT_IHC_HDCP6_AUTH_SUCCESS_INTERRUPT_DEST 24 24
	DOUT_IHC_HDCP6_AUTH_FAIL_INTERRUPT_DEST 25 25
	DOUT_IHC_HDCP6_I2C_XFER_REQ_INTERRUPT_DEST 26 26
	DOUT_IHC_HDCP6_I2C_XFER_DONE_INTERRUPT_DEST 27 27
	DOUT_IHC_HDCP7_AUTH_SUCCESS_INTERRUPT_DEST 28 28
	DOUT_IHC_HDCP7_AUTH_FAIL_INTERRUPT_DEST 29 29
	DOUT_IHC_HDCP7_I2C_XFER_REQ_INTERRUPT_DEST 30 30
	DOUT_IHC_HDCP7_I2C_XFER_DONE_INTERRUPT_DEST 31 31
regHDMICHARCLK0_CLOCK_CNTL 0 0x4a 2 0 2
	HDMICHARCLK0_EN 0 0
	HDMICHARCLK0_SRC_SEL 4 6
regHDMICHARCLK1_CLOCK_CNTL 0 0x4b 2 0 2
	HDMICHARCLK1_EN 0 0
	HDMICHARCLK1_SRC_SEL 4 6
regHDMICHARCLK2_CLOCK_CNTL 0 0x4c 2 0 2
	HDMICHARCLK2_EN 0 0
	HDMICHARCLK2_SRC_SEL 4 6
regHDMICHARCLK3_CLOCK_CNTL 0 0x4d 2 0 2
	HDMICHARCLK3_EN 0 0
	HDMICHARCLK3_SRC_SEL 4 6
regHDMICHARCLK4_CLOCK_CNTL 0 0x4e 2 0 2
	HDMICHARCLK4_EN 0 0
	HDMICHARCLK4_SRC_SEL 4 6
regHDMICHARCLK5_CLOCK_CNTL 0 0x4f 2 0 2
	HDMICHARCLK5_EN 0 0
	HDMICHARCLK5_SRC_SEL 4 6
regHDMISTREAMCLK0_DTO_PARAM 0 0x5b 3 0 2
	HDMISTREAMCLK0_DTO_PHASE 0 7
	HDMISTREAMCLK0_DTO_MODULO 8 15
	HDMISTREAMCLK0_DTO_EN 16 16
regHDMISTREAMCLK_CNTL 0 0x59 2 0 2
	HDMISTREAMCLK0_SRC_SEL 0 2
	HDMISTREAMCLK0_EN 3 3
regHDMI_FRL_ENC_CONFIG 0 0x965 7 0 3
	HDMI_LINK_LANE_COUNT 0 0
	HDMI_LINK_TRAINING_ENABLE 1 1
	HDMI_LINK_SCRAMBLER_DISABLE 2 2
	HDMI_LINK_LANE0_TRAINING_PATTERN 16 19
	HDMI_LINK_LANE1_TRAINING_PATTERN 20 23
	HDMI_LINK_LANE2_TRAINING_PATTERN 24 27
	HDMI_LINK_LANE3_TRAINING_PATTERN 28 31
regHDMI_FRL_ENC_CONFIG2 0 0x966 8 0 3
	HDMI_LINK_MAX_JITTER_VALUE 0 8
	HDMI_LINK_JITTER_THRESHOLD 12 20
	HDMI_LINK_JITTER_CAL_EN 24 24
	HDMI_LINK_RC_COMPRESS_DISABLE 25 25
	HDMI_FRL_HDMISTREAMCLK_DB_SEL 26 27
	HDMI_LINK_MAX_JITTER_VALUE_RESET 28 28
	HDMI_LINK_JITTER_EXCEED_STATUS 29 29
	HDMI_LINK_METER_BUFFER_OVERFLOW_STATUS 30 30
regHDMI_FRL_ENC_MEM_CTRL 0 0x968 4 0 3
	METERBUFFER_MEM_PWR_DIS 0 0
	METERBUFFER_MEM_PWR_FORCE 1 2
	METERBUFFER_MEM_PWR_STATE 4 5
	METERBUFFER_MEM_DEFAULT_MEM_LOW_POWER_STATE 8 9
regHDMI_FRL_ENC_METER_BUFFER_STATUS 0 0x967 2 0 3
	HDMI_LINK_MAX_METER_BUFFER_LEVEL 0 6
	HDMI_LINK_METER_BUFFER_MAX_LEVEL_RESET 31 31
regHDMI_LINK_ENC_CLK_CTRL 0 0x95c 2 0 3
	HDMI_LINK_ENC_CLOCK_EN 0 0
	HDMI_LINK_ENC_CLOCK_ON_HDMICHARCLK 1 1
regHDMI_LINK_ENC_CONTROL 0 0x95b 2 0 3
	HDMI_LINK_ENC_ENABLE 0 0
	HDMI_LINK_ENC_SOFT_RESET 4 4
regHDMI_STREAM_ENC_CLOCK_CONTROL 0 0x8d3 4 0 3
	HDMI_STREAM_ENC_CLOCK_EN 0 0
	HDMI_STREAM_ENC_CLOCK_ON_DISPCLK 4 4
	HDMI_STREAM_ENC_CLOCK_ON_SOCCLK 8 8
	HDMI_STREAM_ENC_CLOCK_ON_HDMISTREAMCLK 12 12
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0 0 0x8d6 8 0 3
	FIFO_ENABLE 0 0
	FIFO_RESET 4 4
	FIFO_PIXEL_ENCODING_TYPE 8 8
	FIFO_UNCOMPRESSED_PIXEL_FORMAT 12 12
	FIFO_COMPRESSED_PIXEL_FORMAT 16 16
	FIFO_RESET_DONE 20 20
	FIFO_VIDEO_STREAM_ACTIVE 24 24
	FIFO_ERROR 28 29
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1 0 0x8d7 8 0 3
	FIFO_USE_OVERWRITE_LEVEL 0 0
	FIFO_FORCE_RECAL_AVERAGE 1 1
	FIFO_FORCE_RECOMP_MINMAX 2 2
	FIFO_OVERWRITE_LEVEL 4 9
	FIFO_MINIMUM_LEVEL 12 15
	FIFO_MAXIMUM_LEVEL 16 20
	FIFO_CAL_AVERAGE_LEVEL 24 29
	FIFO_CALIBRATED 31 31
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL2 0 0x8d8 2 0 3
	FIFO_READ_START_LEVEL 0 4
	FIFO_READ_CLOCK_SRC 5 5
regHDMI_STREAM_ENC_INPUT_MUX_CONTROL 0 0x8d5 1 0 3
	HDMI_STREAM_ENC_INPUT_MUX_SOURCE_SEL 0 2
regHDMI_TB_ENC_ACR_32_0 0 0x8f2 1 0 3
	HDMI_ACR_CTS_32 12 31
regHDMI_TB_ENC_ACR_32_1 0 0x8f3 1 0 3
	HDMI_ACR_N_32 0 19
regHDMI_TB_ENC_ACR_44_0 0 0x8f4 1 0 3
	HDMI_ACR_CTS_44 12 31
regHDMI_TB_ENC_ACR_44_1 0 0x8f5 1 0 3
	HDMI_ACR_N_44 0 19
regHDMI_TB_ENC_ACR_48_0 0 0x8f6 1 0 3
	HDMI_ACR_CTS_48 12 31
regHDMI_TB_ENC_ACR_48_1 0 0x8f7 1 0 3
	HDMI_ACR_N_48 0 19
regHDMI_TB_ENC_ACR_PACKET_CONTROL 0 0x8e2 7 0 3
	HDMI_ACR_SEND 0 0
	HDMI_ACR_CONT 1 1
	HDMI_ACR_SELECT 4 5
	HDMI_ACR_SOURCE 8 8
	HDMI_ACR_AUTO_SEND 12 12
	HDMI_ACR_N_MULTIPLE 16 18
	HDMI_ACR_AUDIO_PRIORITY 31 31
regHDMI_TB_ENC_ACR_STATUS_0 0 0x8f8 1 0 3
	HDMI_ACR_CTS 12 31
regHDMI_TB_ENC_ACR_STATUS_1 0 0x8f9 1 0 3
	HDMI_ACR_N 0 19
regHDMI_TB_ENC_BUFFER_CONTROL 0 0x8fb 5 0 3
	HDMI_BORROWBUFFER_PREFILL_OVERRIDE_EN 0 0
	HDMI_RATE_BUFFER_PREFILL_OVERRIDE_EN 1 1
	HDMI_BORROWBUFFER_MAX_MIN_LEVEL_RESET 4 4
	HDMI_BORROWBUFFER_PREFILL_OVERRIDE_LEVEL 8 15
	HDMI_RATE_BUFFER_PREFILL_OVERRIDE_LEVEL 24 28
regHDMI_TB_ENC_CONTROL 0 0x8df 3 0 3
	HDMI_TB_ENC_EN 0 0
	HDMI_RESET 4 4
	HDMI_RESET_DONE 8 8
regHDMI_TB_ENC_CRC_CNTL 0 0x903 6 0 3
	HDMI_CRC_EN 0 0
	HDMI_CRC_CONT_EN 1 1
	HDMI_CRC_TYPE 8 9
	HDMI_CRC_SRC_SEL 10 11
	HDMI_CRC_INTERLACE_EN 16 16
	HDMI_CRC_INTERLACE_MODE 17 18
regHDMI_TB_ENC_CRC_RESULT_0 0 0x904 2 0 3
	CRC_TRIBYTE0 0 15
	CRC_TRIBYTE1 16 31
regHDMI_TB_ENC_CRC_RESULT_1 0 0x90a 1 0 3
	CRC_TRIBYTE2 0 15
regHDMI_TB_ENC_DB_CONTROL 0 0x8f1 3 0 3
	HDMI_DB_PENDING 0 0
	HDMI_DB_DISABLE 12 12
	VUPDATE_DB_PENDING 15 15
regHDMI_TB_ENC_ENCRYPTION_CONTROL 0 0x907 0 0 3
regHDMI_TB_ENC_GC_CONTROL 0 0x8e5 3 0 3
	HDMI_GC_AVMUTE 0 0
	HDMI_GC_AVMUTE_CONT 2 2
	HDMI_DEFAULT_PHASE 4 4
regHDMI_TB_ENC_GENERIC_PACKET0_1_LINE 0 0x8e9 4 0 3
	HDMI_GENERIC0_LINE 0 14
	HDMI_GENERIC0_EMP 15 15
	HDMI_GENERIC1_LINE 16 30
	HDMI_GENERIC1_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET10_11_LINE 0 0x8ee 4 0 3
	HDMI_GENERIC10_LINE 0 14
	HDMI_GENERIC10_EMP 15 15
	HDMI_GENERIC11_LINE 16 30
	HDMI_GENERIC11_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET12_13_LINE 0 0x8ef 4 0 3
	HDMI_GENERIC12_LINE 0 14
	HDMI_GENERIC12_EMP 15 15
	HDMI_GENERIC13_LINE 16 30
	HDMI_GENERIC13_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET14_LINE 0 0x8f0 2 0 3
	HDMI_GENERIC14_LINE 0 14
	HDMI_GENERIC14_EMP 15 15
regHDMI_TB_ENC_GENERIC_PACKET2_3_LINE 0 0x8ea 4 0 3
	HDMI_GENERIC2_LINE 0 14
	HDMI_GENERIC2_EMP 15 15
	HDMI_GENERIC3_LINE 16 30
	HDMI_GENERIC3_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET4_5_LINE 0 0x8eb 4 0 3
	HDMI_GENERIC4_LINE 0 14
	HDMI_GENERIC4_EMP 15 15
	HDMI_GENERIC5_LINE 16 30
	HDMI_GENERIC5_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET6_7_LINE 0 0x8ec 4 0 3
	HDMI_GENERIC6_LINE 0 14
	HDMI_GENERIC6_EMP 15 15
	HDMI_GENERIC7_LINE 16 30
	HDMI_GENERIC7_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET8_9_LINE 0 0x8ed 4 0 3
	HDMI_GENERIC8_LINE 0 14
	HDMI_GENERIC8_EMP 15 15
	HDMI_GENERIC9_LINE 16 30
	HDMI_GENERIC9_EMP 31 31
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL0 0 0x8e6 32 0 3
	HDMI_GENERIC0_SEND 0 0
	HDMI_GENERIC0_CONT 1 1
	HDMI_GENERIC0_LOCK_EN 2 2
	HDMI_GENERIC0_LINE_REFERENCE 3 3
	HDMI_GENERIC1_SEND 4 4
	HDMI_GENERIC1_CONT 5 5
	HDMI_GENERIC1_LOCK_EN 6 6
	HDMI_GENERIC1_LINE_REFERENCE 7 7
	HDMI_GENERIC2_SEND 8 8
	HDMI_GENERIC2_CONT 9 9
	HDMI_GENERIC2_LOCK_EN 10 10
	HDMI_GENERIC2_LINE_REFERENCE 11 11
	HDMI_GENERIC3_SEND 12 12
	HDMI_GENERIC3_CONT 13 13
	HDMI_GENERIC3_LOCK_EN 14 14
	HDMI_GENERIC3_LINE_REFERENCE 15 15
	HDMI_GENERIC4_SEND 16 16
	HDMI_GENERIC4_CONT 17 17
	HDMI_GENERIC4_LOCK_EN 18 18
	HDMI_GENERIC4_LINE_REFERENCE 19 19
	HDMI_GENERIC5_SEND 20 20
	HDMI_GENERIC5_CONT 21 21
	HDMI_GENERIC5_LOCK_EN 22 22
	HDMI_GENERIC5_LINE_REFERENCE 23 23
	HDMI_GENERIC6_SEND 24 24
	HDMI_GENERIC6_CONT 25 25
	HDMI_GENERIC6_LOCK_EN 26 26
	HDMI_GENERIC6_LINE_REFERENCE 27 27
	HDMI_GENERIC7_SEND 28 28
	HDMI_GENERIC7_CONT 29 29
	HDMI_GENERIC7_LOCK_EN 30 30
	HDMI_GENERIC7_LINE_REFERENCE 31 31
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL1 0 0x8e7 28 0 3
	HDMI_GENERIC8_SEND 0 0
	HDMI_GENERIC8_CONT 1 1
	HDMI_GENERIC8_LOCK_EN 2 2
	HDMI_GENERIC8_LINE_REFERENCE 3 3
	HDMI_GENERIC9_SEND 4 4
	HDMI_GENERIC9_CONT 5 5
	HDMI_GENERIC9_LOCK_EN 6 6
	HDMI_GENERIC9_LINE_REFERENCE 7 7
	HDMI_GENERIC10_SEND 8 8
	HDMI_GENERIC10_CONT 9 9
	HDMI_GENERIC10_LOCK_EN 10 10
	HDMI_GENERIC10_LINE_REFERENCE 11 11
	HDMI_GENERIC11_SEND 12 12
	HDMI_GENERIC11_CONT 13 13
	HDMI_GENERIC11_LOCK_EN 14 14
	HDMI_GENERIC11_LINE_REFERENCE 15 15
	HDMI_GENERIC12_SEND 16 16
	HDMI_GENERIC12_CONT 17 17
	HDMI_GENERIC12_LOCK_EN 18 18
	HDMI_GENERIC12_LINE_REFERENCE 19 19
	HDMI_GENERIC13_SEND 20 20
	HDMI_GENERIC13_CONT 21 21
	HDMI_GENERIC13_LOCK_EN 22 22
	HDMI_GENERIC13_LINE_REFERENCE 23 23
	HDMI_GENERIC14_SEND 24 24
	HDMI_GENERIC14_CONT 25 25
	HDMI_GENERIC14_LOCK_EN 26 26
	HDMI_GENERIC14_LINE_REFERENCE 27 27
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL2 0 0x8e8 30 0 3
	HDMI_GENERIC0_IMMEDIATE_SEND 0 0
	HDMI_GENERIC0_IMMEDIATE_SEND_PENDING 1 1
	HDMI_GENERIC1_IMMEDIATE_SEND 2 2
	HDMI_GENERIC1_IMMEDIATE_SEND_PENDING 3 3
	HDMI_GENERIC2_IMMEDIATE_SEND 4 4
	HDMI_GENERIC2_IMMEDIATE_SEND_PENDING 5 5
	HDMI_GENERIC3_IMMEDIATE_SEND 6 6
	HDMI_GENERIC3_IMMEDIATE_SEND_PENDING 7 7
	HDMI_GENERIC4_IMMEDIATE_SEND 8 8
	HDMI_GENERIC4_IMMEDIATE_SEND_PENDING 9 9
	HDMI_GENERIC5_IMMEDIATE_SEND 10 10
	HDMI_GENERIC5_IMMEDIATE_SEND_PENDING 11 11
	HDMI_GENERIC6_IMMEDIATE_SEND 12 12
	HDMI_GENERIC6_IMMEDIATE_SEND_PENDING 13 13
	HDMI_GENERIC7_IMMEDIATE_SEND 14 14
	HDMI_GENERIC7_IMMEDIATE_SEND_PENDING 15 15
	HDMI_GENERIC8_IMMEDIATE_SEND 16 16
	HDMI_GENERIC8_IMMEDIATE_SEND_PENDING 17 17
	HDMI_GENERIC9_IMMEDIATE_SEND 18 18
	HDMI_GENERIC9_IMMEDIATE_SEND_PENDING 19 19
	HDMI_GENERIC10_IMMEDIATE_SEND 20 20
	HDMI_GENERIC10_IMMEDIATE_SEND_PENDING 21 21
	HDMI_GENERIC11_IMMEDIATE_SEND 22 22
	HDMI_GENERIC11_IMMEDIATE_SEND_PENDING 23 23
	HDMI_GENERIC12_IMMEDIATE_SEND 24 24
	HDMI_GENERIC12_IMMEDIATE_SEND_PENDING 25 25
	HDMI_GENERIC13_IMMEDIATE_SEND 26 26
	HDMI_GENERIC13_IMMEDIATE_SEND_PENDING 27 27
	HDMI_GENERIC14_IMMEDIATE_SEND 28 28
	HDMI_GENERIC14_IMMEDIATE_SEND_PENDING 29 29
regHDMI_TB_ENC_HC_ACTIVE_BLANK 0 0x901 2 0 3
	HDMI_HC_ACTIVE 0 14
	HDMI_HC_BLANK 16 30
regHDMI_TB_ENC_H_ACTIVE_BLANK 0 0x900 2 0 3
	HDMI_H_ACTIVE 0 14
	HDMI_H_BLANK 16 30
regHDMI_TB_ENC_INPUT_FIFO_STATUS 0 0x909 1 0 3
	INPUT_FIFO_ERROR 0 0
regHDMI_TB_ENC_MEM_CTRL 0 0x8fe 4 0 3
	BORROWBUFFER_MEM_PWR_DIS 0 0
	BORROWBUFFER_MEM_PWR_FORCE 1 2
	BORROWBUFFER_MEM_PWR_STATE 4 5
	BORROWBUFFER_MEM_DEFAULT_MEM_LOW_POWER_STATE 8 9
regHDMI_TB_ENC_METADATA_PACKET_CONTROL 0 0x8ff 4 0 3
	HDMI_METADATA_PACKET_ENABLE 0 0
	HDMI_METADATA_PACKET_LINE_REFERENCE 4 4
	HDMI_METADATA_PACKET_MISSED 8 8
	HDMI_METADATA_PACKET_LINE 16 31
regHDMI_TB_ENC_MODE 0 0x908 2 0 3
	HDMI_BORROW_MODE 0 1
	HDMI_SKIP_FIRST_HBLANK 8 8
regHDMI_TB_ENC_PACKET_CONTROL 0 0x8e1 4 0 3
	HDMI_MAX_PACKETS_PER_LINE 0 4
	HDMI_MAX_ISLANDS_PER_LINE 8 9
	HDMI_ACR_AUTO_SEND_OVERFLOW 12 12
	HDMI_TB_ENC_PACKET_ERROR_CLEAR 16 16
regHDMI_TB_ENC_PIXEL_FORMAT 0 0x8e0 4 0 3
	HDMI_DEEP_COLOR_ENABLE 0 0
	HDMI_DEEP_COLOR_DEPTH 8 9
	HDMI_PIXEL_ENCODING 16 17
	HDMI_DSC_MODE 24 25
regHDMI_TB_ENC_VBI_PACKET_CONTROL1 0 0x8e3 11 0 3
	HDMI_GC_SEND 0 0
	HDMI_GC_CONT 1 1
	HDMI_ISRC_SEND 4 4
	HDMI_ISRC_CONT 5 5
	HDMI_ISRC_LINE_REFERENCE 6 6
	HDMI_ACP_SEND 8 8
	HDMI_ACP_LINE_REFERENCE 9 9
	HDMI_AUDIO_INFO_SEND 12 12
	HDMI_AUDIO_INFO_CONT 13 13
	HDMI_AUDIO_INFO_LINE_REFERENCE 14 14
	HDMI_AUDIO_INFO_LINE 16 30
regHDMI_TB_ENC_VBI_PACKET_CONTROL2 0 0x8e4 2 0 3
	HDMI_ISRC_LINE 0 14
	HDMI_ACP_LINE 16 30
regHOST_INTERRUPT_CSR 0 0x222 6 0 2
	HOST_REG_INBOX0_RSP_INT_EN 0 0
	HOST_REG_OUTBOX0_RDY_INT_EN 1 1
	HOST_REG_INBOX0_RSP_INT_ACK 8 8
	HOST_REG_OUTBOX0_RDY_INT_ACK 9 9
	HOST_REG_INBOX0_RSP_INT_STAT 12 12
	HOST_REG_OUTBOX0_RDY_INT_STAT 13 13
regHPD0_DC_HPD_CONTROL 0 0x175c 3 0 2
	DC_HPD_CONNECTION_TIMER 0 12
	DC_HPD_RX_INT_TIMER 16 25
	DC_HPD_EN 28 28
regHPD0_DC_HPD_FAST_TRAIN_CNTL 0 0x175d 4 0 2
	DC_HPD_CONNECT_AUX_TX_DELAY 0 7
	DC_HPD_CONNECT_FAST_TRAIN_DELAY 12 19
	DC_HPD_CONNECT_AUX_TX_EN 24 24
	DC_HPD_CONNECT_FAST_TRAIN_EN 28 28
regHPD0_DC_HPD_INT_CONTROL 0 0x175b 5 0 2
	DC_HPD_INT_ACK 0 0
	DC_HPD_INT_POLARITY 8 8
	DC_HPD_INT_EN 16 16
	DC_HPD_RX_INT_ACK 20 20
	DC_HPD_RX_INT_EN 24 24
regHPD0_DC_HPD_INT_STATUS 0 0x175a 6 0 2
	DC_HPD_INT_STATUS 0 0
	DC_HPD_SENSE 1 1
	DC_HPD_SENSE_DELAYED 4 4
	DC_HPD_RX_INT_STATUS 8 8
	DC_HPD_TOGGLE_FILT_CON_TIMER_VAL 12 19
	DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL 24 31
regHPD0_DC_HPD_TOGGLE_FILT_CNTL 0 0x175e 2 0 2
	DC_HPD_CONNECT_INT_DELAY 0 7
	DC_HPD_DISCONNECT_INT_DELAY 20 27
regHPD1_DC_HPD_CONTROL 0 0x1764 3 0 2
	DC_HPD_CONNECTION_TIMER 0 12
	DC_HPD_RX_INT_TIMER 16 25
	DC_HPD_EN 28 28
regHPD1_DC_HPD_FAST_TRAIN_CNTL 0 0x1765 4 0 2
	DC_HPD_CONNECT_AUX_TX_DELAY 0 7
	DC_HPD_CONNECT_FAST_TRAIN_DELAY 12 19
	DC_HPD_CONNECT_AUX_TX_EN 24 24
	DC_HPD_CONNECT_FAST_TRAIN_EN 28 28
regHPD1_DC_HPD_INT_CONTROL 0 0x1763 5 0 2
	DC_HPD_INT_ACK 0 0
	DC_HPD_INT_POLARITY 8 8
	DC_HPD_INT_EN 16 16
	DC_HPD_RX_INT_ACK 20 20
	DC_HPD_RX_INT_EN 24 24
regHPD1_DC_HPD_INT_STATUS 0 0x1762 6 0 2
	DC_HPD_INT_STATUS 0 0
	DC_HPD_SENSE 1 1
	DC_HPD_SENSE_DELAYED 4 4
	DC_HPD_RX_INT_STATUS 8 8
	DC_HPD_TOGGLE_FILT_CON_TIMER_VAL 12 19
	DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL 24 31
regHPD1_DC_HPD_TOGGLE_FILT_CNTL 0 0x1766 2 0 2
	DC_HPD_CONNECT_INT_DELAY 0 7
	DC_HPD_DISCONNECT_INT_DELAY 20 27
regHPD2_DC_HPD_CONTROL 0 0x176c 3 0 2
	DC_HPD_CONNECTION_TIMER 0 12
	DC_HPD_RX_INT_TIMER 16 25
	DC_HPD_EN 28 28
regHPD2_DC_HPD_FAST_TRAIN_CNTL 0 0x176d 4 0 2
	DC_HPD_CONNECT_AUX_TX_DELAY 0 7
	DC_HPD_CONNECT_FAST_TRAIN_DELAY 12 19
	DC_HPD_CONNECT_AUX_TX_EN 24 24
	DC_HPD_CONNECT_FAST_TRAIN_EN 28 28
regHPD2_DC_HPD_INT_CONTROL 0 0x176b 5 0 2
	DC_HPD_INT_ACK 0 0
	DC_HPD_INT_POLARITY 8 8
	DC_HPD_INT_EN 16 16
	DC_HPD_RX_INT_ACK 20 20
	DC_HPD_RX_INT_EN 24 24
regHPD2_DC_HPD_INT_STATUS 0 0x176a 6 0 2
	DC_HPD_INT_STATUS 0 0
	DC_HPD_SENSE 1 1
	DC_HPD_SENSE_DELAYED 4 4
	DC_HPD_RX_INT_STATUS 8 8
	DC_HPD_TOGGLE_FILT_CON_TIMER_VAL 12 19
	DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL 24 31
regHPD2_DC_HPD_TOGGLE_FILT_CNTL 0 0x176e 2 0 2
	DC_HPD_CONNECT_INT_DELAY 0 7
	DC_HPD_DISCONNECT_INT_DELAY 20 27
regHPD3_DC_HPD_CONTROL 0 0x1774 3 0 2
	DC_HPD_CONNECTION_TIMER 0 12
	DC_HPD_RX_INT_TIMER 16 25
	DC_HPD_EN 28 28
regHPD3_DC_HPD_FAST_TRAIN_CNTL 0 0x1775 4 0 2
	DC_HPD_CONNECT_AUX_TX_DELAY 0 7
	DC_HPD_CONNECT_FAST_TRAIN_DELAY 12 19
	DC_HPD_CONNECT_AUX_TX_EN 24 24
	DC_HPD_CONNECT_FAST_TRAIN_EN 28 28
regHPD3_DC_HPD_INT_CONTROL 0 0x1773 5 0 2
	DC_HPD_INT_ACK 0 0
	DC_HPD_INT_POLARITY 8 8
	DC_HPD_INT_EN 16 16
	DC_HPD_RX_INT_ACK 20 20
	DC_HPD_RX_INT_EN 24 24
regHPD3_DC_HPD_INT_STATUS 0 0x1772 6 0 2
	DC_HPD_INT_STATUS 0 0
	DC_HPD_SENSE 1 1
	DC_HPD_SENSE_DELAYED 4 4
	DC_HPD_RX_INT_STATUS 8 8
	DC_HPD_TOGGLE_FILT_CON_TIMER_VAL 12 19
	DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL 24 31
regHPD3_DC_HPD_TOGGLE_FILT_CNTL 0 0x1776 2 0 2
	DC_HPD_CONNECT_INT_DELAY 0 7
	DC_HPD_DISCONNECT_INT_DELAY 20 27
regHPD_INTERRUPT_DEST 0 0x161 12 0 2
	DOUT_IHC_HPD1_INTERRUPT_DEST 0 0
	DOUT_IHC_HPD2_INTERRUPT_DEST 1 1
	DOUT_IHC_HPD3_INTERRUPT_DEST 2 2
	DOUT_IHC_HPD4_INTERRUPT_DEST 3 3
	DOUT_IHC_HPD5_INTERRUPT_DEST 4 4
	DOUT_IHC_HPD6_INTERRUPT_DEST 5 5
	DOUT_IHC_HPD1_RX_INTERRUPT_DEST 8 8
	DOUT_IHC_HPD2_RX_INTERRUPT_DEST 9 9
	DOUT_IHC_HPD3_RX_INTERRUPT_DEST 10 10
	DOUT_IHC_HPD4_RX_INTERRUPT_DEST 11 11
	DOUT_IHC_HPD5_RX_INTERRUPT_DEST 12 12
	DOUT_IHC_HPD6_RX_INTERRUPT_DEST 13 13
regHPO_INTERRUPT_DEST 0 0x165 6 0 2
	HPO_IHC_SE0_ALPM_WAKE_INTERRUPT_DEST 4 4
	HPO_IHC_SE1_ALPM_WAKE_INTERRUPT_DEST 5 5
	HPO_IHC_SE2_ALPM_WAKE_INTERRUPT_DEST 6 6
	HPO_IHC_SE3_ALPM_WAKE_INTERRUPT_DEST 7 7
	HPO_IHC_SE4_ALPM_WAKE_INTERRUPT_DEST 8 8
	HPO_IHC_SE5_ALPM_WAKE_INTERRUPT_DEST 9 9
regHPO_TOP_CLOCK_CONTROL 0 0xe43 16 0 3
	HPO_DISPCLK_R_GATE_DIS 0 0
	HPO_DISPCLK_GATE_DIS 1 1
	HPO_SOCCLK_R_GATE_DIS 4 4
	HPO_SOCCLK_GATE_DIS 5 5
	HPO_HDMISTREAMCLK_R_GATE_DIS 8 8
	HPO_HDMISTREAMCLK_G_GATE_DIS 9 9
	HPO_HDMICHARCLK_R_GATE_DIS 12 12
	HPO_HDMICHARCLK_G_GATE_DIS 13 13
	HPO_DPSTREAMCLK_R_GATE_DIS 16 16
	HPO_DPSTREAMCLK_G_GATE_DIS 17 17
	HPO_SYMCLK32_SE_R_GATE_DIS 18 18
	HPO_SYMCLK32_SE_G_GATE_DIS 19 19
	HPO_SYMCLK32_LE_R_GATE_DIS 20 20
	HPO_SYMCLK32_LE_G_GATE_DIS 21 21
	HPO_FGCG_REP_DIS 23 23
	HPO_TEST_CLK_SEL 24 31
regHPO_TOP_HW_CONTROL 0 0xe44 1 0 3
	HPO_IO_EN 0 0
regHUBP0_3DLUT_FL_BIAS_SCALE 0 0x2d6 2 0 3
	HUBP0_3DLUT_FL_BIAS 0 15
	HUBP0_3DLUT_FL_SCALE 16 31
regHUBP0_3DLUT_FL_CONFIG 0 0x2d5 2 0 3
	HUBP0_3DLUT_FL_MODE 0 1
	HUBP0_3DLUT_FL_FORMAT 4 5
regHUBP0_DCHUBP_CNTL 0 0x5f4 18 0 2
	HUBP_BLANK_EN 0 0
	HUBP_NO_OUTSTANDING_REQ 1 1
	HUBP_SOFT_RESET 2 2
	HUBP_IN_BLANK 3 3
	HUBP_VTG_SEL 4 7
	HUBP_VREADY_AT_OR_AFTER_VSYNC 8 8
	HUBP_DISABLE_STOP_DATA_DURING_VM 9 9
	HUBP_UNBOUNDED_REQ_MODE 10 10
	HUBP_SEG_ALLOC_ERR_STATUS 11 11
	HUBP_TTU_DISABLE 12 12
	HUBP_TTU_MODE 13 15
	HUBP_XRQ_NO_OUTSTANDING_REQ 16 19
	HUBP_TIMEOUT_STATUS 20 23
	HUBP_TIMEOUT_THRESHOLD 24 25
	HUBP_TIMEOUT_STATUS_CLEAR 26 26
	HUBP_TIMEOUT_INTERRUPT_EN 27 27
	HUBP_UNDERFLOW_STATUS 28 30
	HUBP_UNDERFLOW_CLEAR 31 31
regHUBP0_DCHUBP_MALL_CONFIG 0 0x5f7 4 0 2
	USE_MALL_SEL 0 1
	USE_MALL_FOR_CURSOR 2 2
	MALL_PREF_CMD_TYPE 3 3
	MALL_PREF_MODE 4 4
regHUBP0_DCHUBP_MALL_SUB_VP0 0 0x5f8 4 0 2
	USE_MALL_AT_START_LINE 0 0
	PSTATE_ALLOW_POSITION 1 1
	SUB_VP_HEIGHT_CURR_S0 2 13
	SUB_VP_HEIGHT_NEXT_S0 14 25
regHUBP0_DCHUBP_MALL_SUB_VP1 0 0x5f9 2 0 2
	SUB_VP_START_LINE_S0 0 15
	SUB_VP_START_LINE_S1 16 31
regHUBP0_DCHUBP_MALL_SUB_VP2 0 0x5fa 2 0 2
	SUB_VP_HEIGHT_CURR_S1 0 11
	SUB_VP_HEIGHT_NEXT_S1 12 23
regHUBP0_DCHUBP_MCACHEID_CONFIG 0 0x5fb 8 0 2
	MCACHEID_REG_READ_1H_P0 0 3
	MCACHEID_REG_READ_2H_P0 4 7
	MCACHEID_REG_READ_1H_P1 8 11
	MCACHEID_REG_READ_2H_P1 12 15
	MCACHEID_MALL_PREF_1H_P0 16 19
	MCACHEID_MALL_PREF_2H_P0 20 23
	MCACHEID_MALL_PREF_1H_P1 24 27
	MCACHEID_MALL_PREF_2H_P1 28 31
regHUBP0_DCHUBP_REQ_SIZE_CONFIG 0 0x5f2 6 0 2
	SWATH_HEIGHT 0 2
	PTE_ROW_HEIGHT_LINEAR 4 6
	CHUNK_SIZE 8 10
	MIN_CHUNK_SIZE 11 12
	DPTE_GROUP_SIZE 20 22
	VM_GROUP_SIZE 24 26
regHUBP0_DCHUBP_REQ_SIZE_CONFIG_C 0 0x5f3 5 0 2
	SWATH_HEIGHT_C 0 2
	PTE_ROW_HEIGHT_LINEAR_C 4 6
	CHUNK_SIZE_C 8 10
	MIN_CHUNK_SIZE_C 11 12
	DPTE_GROUP_SIZE_C 20 22
regHUBP0_DCHUBP_VMPG_CONFIG 0 0x5f6 4 0 2
	VMPG_SIZE 0 0
	PTE_BUFFER_MODE 1 1
	BIGK_FRAGMENT_SIZE 2 6
	FORCE_ONE_ROW_FOR_FRAME 7 7
regHUBP0_DCSURF_ADDR_CONFIG 0 0x5e6 4 0 2
	NUM_PIPES 0 2
	PIPE_INTERLEAVE 6 7
	MAX_COMPRESSED_FRAGS 12 13
	NUM_PKRS 16 18
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION 0 0x5eb 2 0 2
	PRI_VIEWPORT_WIDTH 0 13
	PRI_VIEWPORT_HEIGHT 16 29
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C 0 0x5ed 2 0 2
	PRI_VIEWPORT_WIDTH_C 0 13
	PRI_VIEWPORT_HEIGHT_C 16 29
regHUBP0_DCSURF_PRI_VIEWPORT_START 0 0x5e9 2 0 2
	PRI_VIEWPORT_X_START 0 15
	PRI_VIEWPORT_Y_START 16 31
regHUBP0_DCSURF_PRI_VIEWPORT_START_C 0 0x5ec 2 0 2
	PRI_VIEWPORT_X_START_C 0 15
	PRI_VIEWPORT_Y_START_C 16 31
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION 0 0x5ef 2 0 2
	SEC_VIEWPORT_WIDTH 0 13
	SEC_VIEWPORT_HEIGHT 16 29
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C 0 0x5f1 2 0 2
	SEC_VIEWPORT_WIDTH_C 0 13
	SEC_VIEWPORT_HEIGHT_C 16 29
regHUBP0_DCSURF_SEC_VIEWPORT_START 0 0x5ee 2 0 2
	SEC_VIEWPORT_X_START 0 15
	SEC_VIEWPORT_Y_START 16 31
regHUBP0_DCSURF_SEC_VIEWPORT_START_C 0 0x5f0 2 0 2
	SEC_VIEWPORT_X_START_C 0 15
	SEC_VIEWPORT_Y_START_C 16 31
regHUBP0_DCSURF_SURFACE_CONFIG 0 0x5e5 4 0 2
	SURFACE_PIXEL_FORMAT 0 6
	ROTATION_ANGLE 8 9
	H_MIRROR_EN 10 10
	ALPHA_PLANE_EN 11 11
regHUBP0_DCSURF_TILING_CONFIG 0 0x5e7 2 0 2
	SW_MODE 0 2
	DIM_TYPE 7 8
regHUBP0_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE 0 0x5ea 2 0 2
	VIEWPORT_MCACHE_SPLIT_COORDINATE 0 15
	VIEWPORT_MCACHE_SPLIT_COORDINATE_C 16 31
regHUBP0_HUBPREQ_DEBUG 0 0x5fd 0 0 2
regHUBP0_HUBPREQ_DEBUG_DB 0 0x5fc 0 0 2
regHUBP0_HUBP_CLK_CNTL 0 0x5f5 13 0 2
	HUBP_CLOCK_ENABLE 0 0
	HUBP_DISPCLK_R_GATE_DIS 4 4
	HUBP_DISPCLK_G_GATE_DIS 5 5
	HUBP_DPPCLK_G_GATE_DIS 8 8
	HUBP_DCFCLK_R_GATE_DIS 12 12
	HUBP_DCFCLK_G_GATE_DIS 16 16
	HUBP_DISPCLK_R_CLOCK_ON 20 20
	HUBP_DPPCLK_G_CLOCK_ON 21 21
	HUBP_DCFCLK_R_CLOCK_ON 22 22
	HUBP_DCFCLK_G_CLOCK_ON 23 23
	HUBP_FGCG_REP_DIS 24 24
	HUBP_DISPCLK_G_CLOCK_ON 25 25
	HUBP_TEST_CLK_SEL 28 31
regHUBP0_HUBP_DEBUG_CTRL 0 0x5fe 0 0 2
regHUBP0_HUBP_DEBUG_MUX_DCFCLK 0 0x5ff 0 0 2
regHUBP0_HUBP_DEBUG_MUX_DPPCLK 0 0x600 0 0 2
regHUBP0_HUBP_MALL_STATUS 0 0x603 23 0 2
	MALL_USE_REQ_FOR_STATIC_SCREEN 0 0
	MALL_USE_REQ_FOR_PSTATE_CHANGE 1 1
	MALL_USE_REQUEST 2 2
	MALL_USE_RESPONSE 3 3
	MALL_IN_USE 4 4
	MALL_PREFETCH_COMPLETE 5 5
	SUB_VP_MALL_RETRIEVE 6 6
	MCB_MALL_USE_RESPONSE 7 7
	CURSOR_LOCAL_RETRIEVE 8 8
	CURSOR_LOCAL_PREFETCH 9 9
	MALL_RETRIEVE_FRAME 10 10
	MALL_PREFETCH_FRAME 11 11
	CRQ_BUSY_WITH_MALL 12 12
	DRQ_BUSY_WITH_IMALL_PREFETCH 13 13
	DRQ_BUSY_WITH_MALL 14 14
	USE_ONE_ROW_FOR_FRAME 15 15
	DRQ_SUB_VP_MALL_RETRIEVE_IN_PROGRESS 16 16
	DRQ_SUB_VP_MALL_OUTSTANDING 17 17
	DRQ_MALL_OUTSTANDING 18 18
	DRQ_MALL_CNT_ZERO 19 19
	SUB_VP_IMALL_CASE_NUM 20 22
	CRQ_MALL_OUTSTANDING 24 24
	CRQ_LOCAL_OUTSTANDING 25 25
regHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK 0 0x601 3 0 2
	HUBP_MEASURE_WIN_EN_DCFCLK 0 0
	HUBP_MEASURE_WIN_PERIOD_M1_DCFCLK 4 11
	HUBP_MEASURE_WIN_MODE_DCFCLK 28 29
regHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK 0 0x602 3 0 2
	HUBP_MEASURE_WIN_EN_DPPCLK 0 0
	HUBP_MEASURE_WIN_SRC_SEL_DPPCLK 1 1
	HUBP_MEASURE_WIN_PERIOD_M1_DPPCLK 4 11
regHUBP1_3DLUT_FL_BIAS_SCALE 0 0x2d8 2 0 3
	HUBP1_3DLUT_FL_BIAS 0 15
	HUBP1_3DLUT_FL_SCALE 16 31
regHUBP1_3DLUT_FL_CONFIG 0 0x2d7 2 0 3
	HUBP1_3DLUT_FL_MODE 0 1
	HUBP1_3DLUT_FL_FORMAT 4 5
regHUBP1_DCHUBP_CNTL 0 0x6d0 18 0 2
	HUBP_BLANK_EN 0 0
	HUBP_NO_OUTSTANDING_REQ 1 1
	HUBP_SOFT_RESET 2 2
	HUBP_IN_BLANK 3 3
	HUBP_VTG_SEL 4 7
	HUBP_VREADY_AT_OR_AFTER_VSYNC 8 8
	HUBP_DISABLE_STOP_DATA_DURING_VM 9 9
	HUBP_UNBOUNDED_REQ_MODE 10 10
	HUBP_SEG_ALLOC_ERR_STATUS 11 11
	HUBP_TTU_DISABLE 12 12
	HUBP_TTU_MODE 13 15
	HUBP_XRQ_NO_OUTSTANDING_REQ 16 19
	HUBP_TIMEOUT_STATUS 20 23
	HUBP_TIMEOUT_THRESHOLD 24 25
	HUBP_TIMEOUT_STATUS_CLEAR 26 26
	HUBP_TIMEOUT_INTERRUPT_EN 27 27
	HUBP_UNDERFLOW_STATUS 28 30
	HUBP_UNDERFLOW_CLEAR 31 31
regHUBP1_DCHUBP_MALL_CONFIG 0 0x6d3 4 0 2
	USE_MALL_SEL 0 1
	USE_MALL_FOR_CURSOR 2 2
	MALL_PREF_CMD_TYPE 3 3
	MALL_PREF_MODE 4 4
regHUBP1_DCHUBP_MALL_SUB_VP0 0 0x6d4 4 0 2
	USE_MALL_AT_START_LINE 0 0
	PSTATE_ALLOW_POSITION 1 1
	SUB_VP_HEIGHT_CURR_S0 2 13
	SUB_VP_HEIGHT_NEXT_S0 14 25
regHUBP1_DCHUBP_MALL_SUB_VP1 0 0x6d5 2 0 2
	SUB_VP_START_LINE_S0 0 15
	SUB_VP_START_LINE_S1 16 31
regHUBP1_DCHUBP_MALL_SUB_VP2 0 0x6d6 2 0 2
	SUB_VP_HEIGHT_CURR_S1 0 11
	SUB_VP_HEIGHT_NEXT_S1 12 23
regHUBP1_DCHUBP_MCACHEID_CONFIG 0 0x6d7 8 0 2
	MCACHEID_REG_READ_1H_P0 0 3
	MCACHEID_REG_READ_2H_P0 4 7
	MCACHEID_REG_READ_1H_P1 8 11
	MCACHEID_REG_READ_2H_P1 12 15
	MCACHEID_MALL_PREF_1H_P0 16 19
	MCACHEID_MALL_PREF_2H_P0 20 23
	MCACHEID_MALL_PREF_1H_P1 24 27
	MCACHEID_MALL_PREF_2H_P1 28 31
regHUBP1_DCHUBP_REQ_SIZE_CONFIG 0 0x6ce 6 0 2
	SWATH_HEIGHT 0 2
	PTE_ROW_HEIGHT_LINEAR 4 6
	CHUNK_SIZE 8 10
	MIN_CHUNK_SIZE 11 12
	DPTE_GROUP_SIZE 20 22
	VM_GROUP_SIZE 24 26
regHUBP1_DCHUBP_REQ_SIZE_CONFIG_C 0 0x6cf 5 0 2
	SWATH_HEIGHT_C 0 2
	PTE_ROW_HEIGHT_LINEAR_C 4 6
	CHUNK_SIZE_C 8 10
	MIN_CHUNK_SIZE_C 11 12
	DPTE_GROUP_SIZE_C 20 22
regHUBP1_DCHUBP_VMPG_CONFIG 0 0x6d2 4 0 2
	VMPG_SIZE 0 0
	PTE_BUFFER_MODE 1 1
	BIGK_FRAGMENT_SIZE 2 6
	FORCE_ONE_ROW_FOR_FRAME 7 7
regHUBP1_DCSURF_ADDR_CONFIG 0 0x6c2 4 0 2
	NUM_PIPES 0 2
	PIPE_INTERLEAVE 6 7
	MAX_COMPRESSED_FRAGS 12 13
	NUM_PKRS 16 18
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION 0 0x6c7 2 0 2
	PRI_VIEWPORT_WIDTH 0 13
	PRI_VIEWPORT_HEIGHT 16 29
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C 0 0x6c9 2 0 2
	PRI_VIEWPORT_WIDTH_C 0 13
	PRI_VIEWPORT_HEIGHT_C 16 29
regHUBP1_DCSURF_PRI_VIEWPORT_START 0 0x6c5 2 0 2
	PRI_VIEWPORT_X_START 0 15
	PRI_VIEWPORT_Y_START 16 31
regHUBP1_DCSURF_PRI_VIEWPORT_START_C 0 0x6c8 2 0 2
	PRI_VIEWPORT_X_START_C 0 15
	PRI_VIEWPORT_Y_START_C 16 31
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION 0 0x6cb 2 0 2
	SEC_VIEWPORT_WIDTH 0 13
	SEC_VIEWPORT_HEIGHT 16 29
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C 0 0x6cd 2 0 2
	SEC_VIEWPORT_WIDTH_C 0 13
	SEC_VIEWPORT_HEIGHT_C 16 29
regHUBP1_DCSURF_SEC_VIEWPORT_START 0 0x6ca 2 0 2
	SEC_VIEWPORT_X_START 0 15
	SEC_VIEWPORT_Y_START 16 31
regHUBP1_DCSURF_SEC_VIEWPORT_START_C 0 0x6cc 2 0 2
	SEC_VIEWPORT_X_START_C 0 15
	SEC_VIEWPORT_Y_START_C 16 31
regHUBP1_DCSURF_SURFACE_CONFIG 0 0x6c1 4 0 2
	SURFACE_PIXEL_FORMAT 0 6
	ROTATION_ANGLE 8 9
	H_MIRROR_EN 10 10
	ALPHA_PLANE_EN 11 11
regHUBP1_DCSURF_TILING_CONFIG 0 0x6c3 2 0 2
	SW_MODE 0 2
	DIM_TYPE 7 8
regHUBP1_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE 0 0x6c6 2 0 2
	VIEWPORT_MCACHE_SPLIT_COORDINATE 0 15
	VIEWPORT_MCACHE_SPLIT_COORDINATE_C 16 31
regHUBP1_HUBPREQ_DEBUG 0 0x6d9 0 0 2
regHUBP1_HUBPREQ_DEBUG_DB 0 0x6d8 0 0 2
regHUBP1_HUBP_CLK_CNTL 0 0x6d1 13 0 2
	HUBP_CLOCK_ENABLE 0 0
	HUBP_DISPCLK_R_GATE_DIS 4 4
	HUBP_DISPCLK_G_GATE_DIS 5 5
	HUBP_DPPCLK_G_GATE_DIS 8 8
	HUBP_DCFCLK_R_GATE_DIS 12 12
	HUBP_DCFCLK_G_GATE_DIS 16 16
	HUBP_DISPCLK_R_CLOCK_ON 20 20
	HUBP_DPPCLK_G_CLOCK_ON 21 21
	HUBP_DCFCLK_R_CLOCK_ON 22 22
	HUBP_DCFCLK_G_CLOCK_ON 23 23
	HUBP_FGCG_REP_DIS 24 24
	HUBP_DISPCLK_G_CLOCK_ON 25 25
	HUBP_TEST_CLK_SEL 28 31
regHUBP1_HUBP_DEBUG_CTRL 0 0x6da 0 0 2
regHUBP1_HUBP_DEBUG_MUX_DCFCLK 0 0x6db 0 0 2
regHUBP1_HUBP_DEBUG_MUX_DPPCLK 0 0x6dc 0 0 2
regHUBP1_HUBP_MALL_STATUS 0 0x6df 23 0 2
	MALL_USE_REQ_FOR_STATIC_SCREEN 0 0
	MALL_USE_REQ_FOR_PSTATE_CHANGE 1 1
	MALL_USE_REQUEST 2 2
	MALL_USE_RESPONSE 3 3
	MALL_IN_USE 4 4
	MALL_PREFETCH_COMPLETE 5 5
	SUB_VP_MALL_RETRIEVE 6 6
	MCB_MALL_USE_RESPONSE 7 7
	CURSOR_LOCAL_RETRIEVE 8 8
	CURSOR_LOCAL_PREFETCH 9 9
	MALL_RETRIEVE_FRAME 10 10
	MALL_PREFETCH_FRAME 11 11
	CRQ_BUSY_WITH_MALL 12 12
	DRQ_BUSY_WITH_IMALL_PREFETCH 13 13
	DRQ_BUSY_WITH_MALL 14 14
	USE_ONE_ROW_FOR_FRAME 15 15
	DRQ_SUB_VP_MALL_RETRIEVE_IN_PROGRESS 16 16
	DRQ_SUB_VP_MALL_OUTSTANDING 17 17
	DRQ_MALL_OUTSTANDING 18 18
	DRQ_MALL_CNT_ZERO 19 19
	SUB_VP_IMALL_CASE_NUM 20 22
	CRQ_MALL_OUTSTANDING 24 24
	CRQ_LOCAL_OUTSTANDING 25 25
regHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK 0 0x6dd 3 0 2
	HUBP_MEASURE_WIN_EN_DCFCLK 0 0
	HUBP_MEASURE_WIN_PERIOD_M1_DCFCLK 4 11
	HUBP_MEASURE_WIN_MODE_DCFCLK 28 29
regHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK 0 0x6de 3 0 2
	HUBP_MEASURE_WIN_EN_DPPCLK 0 0
	HUBP_MEASURE_WIN_SRC_SEL_DPPCLK 1 1
	HUBP_MEASURE_WIN_PERIOD_M1_DPPCLK 4 11
regHUBP2_3DLUT_FL_BIAS_SCALE 0 0x2da 2 0 3
	HUBP2_3DLUT_FL_BIAS 0 15
	HUBP2_3DLUT_FL_SCALE 16 31
regHUBP2_3DLUT_FL_CONFIG 0 0x2d9 2 0 3
	HUBP2_3DLUT_FL_MODE 0 1
	HUBP2_3DLUT_FL_FORMAT 4 5
regHUBP2_DCHUBP_CNTL 0 0x7ac 18 0 2
	HUBP_BLANK_EN 0 0
	HUBP_NO_OUTSTANDING_REQ 1 1
	HUBP_SOFT_RESET 2 2
	HUBP_IN_BLANK 3 3
	HUBP_VTG_SEL 4 7
	HUBP_VREADY_AT_OR_AFTER_VSYNC 8 8
	HUBP_DISABLE_STOP_DATA_DURING_VM 9 9
	HUBP_UNBOUNDED_REQ_MODE 10 10
	HUBP_SEG_ALLOC_ERR_STATUS 11 11
	HUBP_TTU_DISABLE 12 12
	HUBP_TTU_MODE 13 15
	HUBP_XRQ_NO_OUTSTANDING_REQ 16 19
	HUBP_TIMEOUT_STATUS 20 23
	HUBP_TIMEOUT_THRESHOLD 24 25
	HUBP_TIMEOUT_STATUS_CLEAR 26 26
	HUBP_TIMEOUT_INTERRUPT_EN 27 27
	HUBP_UNDERFLOW_STATUS 28 30
	HUBP_UNDERFLOW_CLEAR 31 31
regHUBP2_DCHUBP_MALL_CONFIG 0 0x7af 4 0 2
	USE_MALL_SEL 0 1
	USE_MALL_FOR_CURSOR 2 2
	MALL_PREF_CMD_TYPE 3 3
	MALL_PREF_MODE 4 4
regHUBP2_DCHUBP_MALL_SUB_VP0 0 0x7b0 4 0 2
	USE_MALL_AT_START_LINE 0 0
	PSTATE_ALLOW_POSITION 1 1
	SUB_VP_HEIGHT_CURR_S0 2 13
	SUB_VP_HEIGHT_NEXT_S0 14 25
regHUBP2_DCHUBP_MALL_SUB_VP1 0 0x7b1 2 0 2
	SUB_VP_START_LINE_S0 0 15
	SUB_VP_START_LINE_S1 16 31
regHUBP2_DCHUBP_MALL_SUB_VP2 0 0x7b2 2 0 2
	SUB_VP_HEIGHT_CURR_S1 0 11
	SUB_VP_HEIGHT_NEXT_S1 12 23
regHUBP2_DCHUBP_MCACHEID_CONFIG 0 0x7b3 8 0 2
	MCACHEID_REG_READ_1H_P0 0 3
	MCACHEID_REG_READ_2H_P0 4 7
	MCACHEID_REG_READ_1H_P1 8 11
	MCACHEID_REG_READ_2H_P1 12 15
	MCACHEID_MALL_PREF_1H_P0 16 19
	MCACHEID_MALL_PREF_2H_P0 20 23
	MCACHEID_MALL_PREF_1H_P1 24 27
	MCACHEID_MALL_PREF_2H_P1 28 31
regHUBP2_DCHUBP_REQ_SIZE_CONFIG 0 0x7aa 6 0 2
	SWATH_HEIGHT 0 2
	PTE_ROW_HEIGHT_LINEAR 4 6
	CHUNK_SIZE 8 10
	MIN_CHUNK_SIZE 11 12
	DPTE_GROUP_SIZE 20 22
	VM_GROUP_SIZE 24 26
regHUBP2_DCHUBP_REQ_SIZE_CONFIG_C 0 0x7ab 5 0 2
	SWATH_HEIGHT_C 0 2
	PTE_ROW_HEIGHT_LINEAR_C 4 6
	CHUNK_SIZE_C 8 10
	MIN_CHUNK_SIZE_C 11 12
	DPTE_GROUP_SIZE_C 20 22
regHUBP2_DCHUBP_VMPG_CONFIG 0 0x7ae 4 0 2
	VMPG_SIZE 0 0
	PTE_BUFFER_MODE 1 1
	BIGK_FRAGMENT_SIZE 2 6
	FORCE_ONE_ROW_FOR_FRAME 7 7
regHUBP2_DCSURF_ADDR_CONFIG 0 0x79e 4 0 2
	NUM_PIPES 0 2
	PIPE_INTERLEAVE 6 7
	MAX_COMPRESSED_FRAGS 12 13
	NUM_PKRS 16 18
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION 0 0x7a3 2 0 2
	PRI_VIEWPORT_WIDTH 0 13
	PRI_VIEWPORT_HEIGHT 16 29
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C 0 0x7a5 2 0 2
	PRI_VIEWPORT_WIDTH_C 0 13
	PRI_VIEWPORT_HEIGHT_C 16 29
regHUBP2_DCSURF_PRI_VIEWPORT_START 0 0x7a1 2 0 2
	PRI_VIEWPORT_X_START 0 15
	PRI_VIEWPORT_Y_START 16 31
regHUBP2_DCSURF_PRI_VIEWPORT_START_C 0 0x7a4 2 0 2
	PRI_VIEWPORT_X_START_C 0 15
	PRI_VIEWPORT_Y_START_C 16 31
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION 0 0x7a7 2 0 2
	SEC_VIEWPORT_WIDTH 0 13
	SEC_VIEWPORT_HEIGHT 16 29
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C 0 0x7a9 2 0 2
	SEC_VIEWPORT_WIDTH_C 0 13
	SEC_VIEWPORT_HEIGHT_C 16 29
regHUBP2_DCSURF_SEC_VIEWPORT_START 0 0x7a6 2 0 2
	SEC_VIEWPORT_X_START 0 15
	SEC_VIEWPORT_Y_START 16 31
regHUBP2_DCSURF_SEC_VIEWPORT_START_C 0 0x7a8 2 0 2
	SEC_VIEWPORT_X_START_C 0 15
	SEC_VIEWPORT_Y_START_C 16 31
regHUBP2_DCSURF_SURFACE_CONFIG 0 0x79d 4 0 2
	SURFACE_PIXEL_FORMAT 0 6
	ROTATION_ANGLE 8 9
	H_MIRROR_EN 10 10
	ALPHA_PLANE_EN 11 11
regHUBP2_DCSURF_TILING_CONFIG 0 0x79f 2 0 2
	SW_MODE 0 2
	DIM_TYPE 7 8
regHUBP2_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE 0 0x7a2 2 0 2
	VIEWPORT_MCACHE_SPLIT_COORDINATE 0 15
	VIEWPORT_MCACHE_SPLIT_COORDINATE_C 16 31
regHUBP2_HUBPREQ_DEBUG 0 0x7b5 0 0 2
regHUBP2_HUBPREQ_DEBUG_DB 0 0x7b4 0 0 2
regHUBP2_HUBP_CLK_CNTL 0 0x7ad 13 0 2
	HUBP_CLOCK_ENABLE 0 0
	HUBP_DISPCLK_R_GATE_DIS 4 4
	HUBP_DISPCLK_G_GATE_DIS 5 5
	HUBP_DPPCLK_G_GATE_DIS 8 8
	HUBP_DCFCLK_R_GATE_DIS 12 12
	HUBP_DCFCLK_G_GATE_DIS 16 16
	HUBP_DISPCLK_R_CLOCK_ON 20 20
	HUBP_DPPCLK_G_CLOCK_ON 21 21
	HUBP_DCFCLK_R_CLOCK_ON 22 22
	HUBP_DCFCLK_G_CLOCK_ON 23 23
	HUBP_FGCG_REP_DIS 24 24
	HUBP_DISPCLK_G_CLOCK_ON 25 25
	HUBP_TEST_CLK_SEL 28 31
regHUBP2_HUBP_DEBUG_CTRL 0 0x7b6 0 0 2
regHUBP2_HUBP_DEBUG_MUX_DCFCLK 0 0x7b7 0 0 2
regHUBP2_HUBP_DEBUG_MUX_DPPCLK 0 0x7b8 0 0 2
regHUBP2_HUBP_MALL_STATUS 0 0x7bb 23 0 2
	MALL_USE_REQ_FOR_STATIC_SCREEN 0 0
	MALL_USE_REQ_FOR_PSTATE_CHANGE 1 1
	MALL_USE_REQUEST 2 2
	MALL_USE_RESPONSE 3 3
	MALL_IN_USE 4 4
	MALL_PREFETCH_COMPLETE 5 5
	SUB_VP_MALL_RETRIEVE 6 6
	MCB_MALL_USE_RESPONSE 7 7
	CURSOR_LOCAL_RETRIEVE 8 8
	CURSOR_LOCAL_PREFETCH 9 9
	MALL_RETRIEVE_FRAME 10 10
	MALL_PREFETCH_FRAME 11 11
	CRQ_BUSY_WITH_MALL 12 12
	DRQ_BUSY_WITH_IMALL_PREFETCH 13 13
	DRQ_BUSY_WITH_MALL 14 14
	USE_ONE_ROW_FOR_FRAME 15 15
	DRQ_SUB_VP_MALL_RETRIEVE_IN_PROGRESS 16 16
	DRQ_SUB_VP_MALL_OUTSTANDING 17 17
	DRQ_MALL_OUTSTANDING 18 18
	DRQ_MALL_CNT_ZERO 19 19
	SUB_VP_IMALL_CASE_NUM 20 22
	CRQ_MALL_OUTSTANDING 24 24
	CRQ_LOCAL_OUTSTANDING 25 25
regHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK 0 0x7b9 3 0 2
	HUBP_MEASURE_WIN_EN_DCFCLK 0 0
	HUBP_MEASURE_WIN_PERIOD_M1_DCFCLK 4 11
	HUBP_MEASURE_WIN_MODE_DCFCLK 28 29
regHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK 0 0x7ba 3 0 2
	HUBP_MEASURE_WIN_EN_DPPCLK 0 0
	HUBP_MEASURE_WIN_SRC_SEL_DPPCLK 1 1
	HUBP_MEASURE_WIN_PERIOD_M1_DPPCLK 4 11
regHUBP3_3DLUT_FL_BIAS_SCALE 0 0x2dc 2 0 3
	HUBP3_3DLUT_FL_BIAS 0 15
	HUBP3_3DLUT_FL_SCALE 16 31
regHUBP3_3DLUT_FL_CONFIG 0 0x2db 2 0 3
	HUBP3_3DLUT_FL_MODE 0 1
	HUBP3_3DLUT_FL_FORMAT 4 5
regHUBP3_DCHUBP_CNTL 0 0x888 18 0 2
	HUBP_BLANK_EN 0 0
	HUBP_NO_OUTSTANDING_REQ 1 1
	HUBP_SOFT_RESET 2 2
	HUBP_IN_BLANK 3 3
	HUBP_VTG_SEL 4 7
	HUBP_VREADY_AT_OR_AFTER_VSYNC 8 8
	HUBP_DISABLE_STOP_DATA_DURING_VM 9 9
	HUBP_UNBOUNDED_REQ_MODE 10 10
	HUBP_SEG_ALLOC_ERR_STATUS 11 11
	HUBP_TTU_DISABLE 12 12
	HUBP_TTU_MODE 13 15
	HUBP_XRQ_NO_OUTSTANDING_REQ 16 19
	HUBP_TIMEOUT_STATUS 20 23
	HUBP_TIMEOUT_THRESHOLD 24 25
	HUBP_TIMEOUT_STATUS_CLEAR 26 26
	HUBP_TIMEOUT_INTERRUPT_EN 27 27
	HUBP_UNDERFLOW_STATUS 28 30
	HUBP_UNDERFLOW_CLEAR 31 31
regHUBP3_DCHUBP_MALL_CONFIG 0 0x88b 4 0 2
	USE_MALL_SEL 0 1
	USE_MALL_FOR_CURSOR 2 2
	MALL_PREF_CMD_TYPE 3 3
	MALL_PREF_MODE 4 4
regHUBP3_DCHUBP_MALL_SUB_VP0 0 0x88c 4 0 2
	USE_MALL_AT_START_LINE 0 0
	PSTATE_ALLOW_POSITION 1 1
	SUB_VP_HEIGHT_CURR_S0 2 13
	SUB_VP_HEIGHT_NEXT_S0 14 25
regHUBP3_DCHUBP_MALL_SUB_VP1 0 0x88d 2 0 2
	SUB_VP_START_LINE_S0 0 15
	SUB_VP_START_LINE_S1 16 31
regHUBP3_DCHUBP_MALL_SUB_VP2 0 0x88e 2 0 2
	SUB_VP_HEIGHT_CURR_S1 0 11
	SUB_VP_HEIGHT_NEXT_S1 12 23
regHUBP3_DCHUBP_MCACHEID_CONFIG 0 0x88f 8 0 2
	MCACHEID_REG_READ_1H_P0 0 3
	MCACHEID_REG_READ_2H_P0 4 7
	MCACHEID_REG_READ_1H_P1 8 11
	MCACHEID_REG_READ_2H_P1 12 15
	MCACHEID_MALL_PREF_1H_P0 16 19
	MCACHEID_MALL_PREF_2H_P0 20 23
	MCACHEID_MALL_PREF_1H_P1 24 27
	MCACHEID_MALL_PREF_2H_P1 28 31
regHUBP3_DCHUBP_REQ_SIZE_CONFIG 0 0x886 6 0 2
	SWATH_HEIGHT 0 2
	PTE_ROW_HEIGHT_LINEAR 4 6
	CHUNK_SIZE 8 10
	MIN_CHUNK_SIZE 11 12
	DPTE_GROUP_SIZE 20 22
	VM_GROUP_SIZE 24 26
regHUBP3_DCHUBP_REQ_SIZE_CONFIG_C 0 0x887 5 0 2
	SWATH_HEIGHT_C 0 2
	PTE_ROW_HEIGHT_LINEAR_C 4 6
	CHUNK_SIZE_C 8 10
	MIN_CHUNK_SIZE_C 11 12
	DPTE_GROUP_SIZE_C 20 22
regHUBP3_DCHUBP_VMPG_CONFIG 0 0x88a 4 0 2
	VMPG_SIZE 0 0
	PTE_BUFFER_MODE 1 1
	BIGK_FRAGMENT_SIZE 2 6
	FORCE_ONE_ROW_FOR_FRAME 7 7
regHUBP3_DCSURF_ADDR_CONFIG 0 0x87a 4 0 2
	NUM_PIPES 0 2
	PIPE_INTERLEAVE 6 7
	MAX_COMPRESSED_FRAGS 12 13
	NUM_PKRS 16 18
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION 0 0x87f 2 0 2
	PRI_VIEWPORT_WIDTH 0 13
	PRI_VIEWPORT_HEIGHT 16 29
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C 0 0x881 2 0 2
	PRI_VIEWPORT_WIDTH_C 0 13
	PRI_VIEWPORT_HEIGHT_C 16 29
regHUBP3_DCSURF_PRI_VIEWPORT_START 0 0x87d 2 0 2
	PRI_VIEWPORT_X_START 0 15
	PRI_VIEWPORT_Y_START 16 31
regHUBP3_DCSURF_PRI_VIEWPORT_START_C 0 0x880 2 0 2
	PRI_VIEWPORT_X_START_C 0 15
	PRI_VIEWPORT_Y_START_C 16 31
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION 0 0x883 2 0 2
	SEC_VIEWPORT_WIDTH 0 13
	SEC_VIEWPORT_HEIGHT 16 29
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C 0 0x885 2 0 2
	SEC_VIEWPORT_WIDTH_C 0 13
	SEC_VIEWPORT_HEIGHT_C 16 29
regHUBP3_DCSURF_SEC_VIEWPORT_START 0 0x882 2 0 2
	SEC_VIEWPORT_X_START 0 15
	SEC_VIEWPORT_Y_START 16 31
regHUBP3_DCSURF_SEC_VIEWPORT_START_C 0 0x884 2 0 2
	SEC_VIEWPORT_X_START_C 0 15
	SEC_VIEWPORT_Y_START_C 16 31
regHUBP3_DCSURF_SURFACE_CONFIG 0 0x879 4 0 2
	SURFACE_PIXEL_FORMAT 0 6
	ROTATION_ANGLE 8 9
	H_MIRROR_EN 10 10
	ALPHA_PLANE_EN 11 11
regHUBP3_DCSURF_TILING_CONFIG 0 0x87b 2 0 2
	SW_MODE 0 2
	DIM_TYPE 7 8
regHUBP3_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE 0 0x87e 2 0 2
	VIEWPORT_MCACHE_SPLIT_COORDINATE 0 15
	VIEWPORT_MCACHE_SPLIT_COORDINATE_C 16 31
regHUBP3_HUBPREQ_DEBUG 0 0x891 0 0 2
regHUBP3_HUBPREQ_DEBUG_DB 0 0x890 0 0 2
regHUBP3_HUBP_CLK_CNTL 0 0x889 13 0 2
	HUBP_CLOCK_ENABLE 0 0
	HUBP_DISPCLK_R_GATE_DIS 4 4
	HUBP_DISPCLK_G_GATE_DIS 5 5
	HUBP_DPPCLK_G_GATE_DIS 8 8
	HUBP_DCFCLK_R_GATE_DIS 12 12
	HUBP_DCFCLK_G_GATE_DIS 16 16
	HUBP_DISPCLK_R_CLOCK_ON 20 20
	HUBP_DPPCLK_G_CLOCK_ON 21 21
	HUBP_DCFCLK_R_CLOCK_ON 22 22
	HUBP_DCFCLK_G_CLOCK_ON 23 23
	HUBP_FGCG_REP_DIS 24 24
	HUBP_DISPCLK_G_CLOCK_ON 25 25
	HUBP_TEST_CLK_SEL 28 31
regHUBP3_HUBP_DEBUG_CTRL 0 0x892 0 0 2
regHUBP3_HUBP_DEBUG_MUX_DCFCLK 0 0x893 0 0 2
regHUBP3_HUBP_DEBUG_MUX_DPPCLK 0 0x894 0 0 2
regHUBP3_HUBP_MALL_STATUS 0 0x897 23 0 2
	MALL_USE_REQ_FOR_STATIC_SCREEN 0 0
	MALL_USE_REQ_FOR_PSTATE_CHANGE 1 1
	MALL_USE_REQUEST 2 2
	MALL_USE_RESPONSE 3 3
	MALL_IN_USE 4 4
	MALL_PREFETCH_COMPLETE 5 5
	SUB_VP_MALL_RETRIEVE 6 6
	MCB_MALL_USE_RESPONSE 7 7
	CURSOR_LOCAL_RETRIEVE 8 8
	CURSOR_LOCAL_PREFETCH 9 9
	MALL_RETRIEVE_FRAME 10 10
	MALL_PREFETCH_FRAME 11 11
	CRQ_BUSY_WITH_MALL 12 12
	DRQ_BUSY_WITH_IMALL_PREFETCH 13 13
	DRQ_BUSY_WITH_MALL 14 14
	USE_ONE_ROW_FOR_FRAME 15 15
	DRQ_SUB_VP_MALL_RETRIEVE_IN_PROGRESS 16 16
	DRQ_SUB_VP_MALL_OUTSTANDING 17 17
	DRQ_MALL_OUTSTANDING 18 18
	DRQ_MALL_CNT_ZERO 19 19
	SUB_VP_IMALL_CASE_NUM 20 22
	CRQ_MALL_OUTSTANDING 24 24
	CRQ_LOCAL_OUTSTANDING 25 25
regHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK 0 0x895 3 0 2
	HUBP_MEASURE_WIN_EN_DCFCLK 0 0
	HUBP_MEASURE_WIN_PERIOD_M1_DCFCLK 4 11
	HUBP_MEASURE_WIN_MODE_DCFCLK 28 29
regHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK 0 0x896 3 0 2
	HUBP_MEASURE_WIN_EN_DPPCLK 0 0
	HUBP_MEASURE_WIN_SRC_SEL_DPPCLK 1 1
	HUBP_MEASURE_WIN_PERIOD_M1_DPPCLK 4 11
regHUBPREQ0_BLANK_OFFSET_0 0 0x63b 2 0 2
	REFCYC_H_BLANK_END 0 12
	DLG_V_BLANK_END 16 30
regHUBPREQ0_BLANK_OFFSET_1 0 0x63c 1 0 2
	MIN_DST_Y_NEXT_START 0 17
regHUBPREQ0_CURSOR_SETTINGS 0 0x653 4 0 2
	CURSOR0_DST_Y_OFFSET 0 7
	CURSOR0_CHUNK_HDL_ADJUST 8 9
	CURSOR1_DST_Y_OFFSET 16 23
	CURSOR1_CHUNK_HDL_ADJUST 24 25
regHUBPREQ0_DCN_CUR0_TTU_CNTL0 0 0x627 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ0_DCN_CUR0_TTU_CNTL1 0 0x628 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ0_DCN_CUR1_TTU_CNTL0 0 0x629 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ0_DCN_CUR1_TTU_CNTL1 0 0x62a 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ0_DCN_DMDATA_VM_CNTL 0 0x62b 7 0 2
	REFCYC_PER_VM_DMDATA 0 15
	DMDATA_VM_FAULT_STATUS 16 19
	DMDATA_VM_FAULT_STATUS_CLEAR 20 20
	DMDATA_VM_UNDERFLOW_STATUS 24 24
	DMDATA_VM_LATE_STATUS 25 25
	DMDATA_VM_UNDERFLOW_STATUS_CLEAR 26 26
	DMDATA_VM_DONE 31 31
regHUBPREQ0_DCN_EXPANSION_MODE 0 0x620 4 0 2
	DRQ_EXPANSION_MODE 0 1
	CRQ_EXPANSION_MODE 2 3
	MRQ_EXPANSION_MODE 4 5
	PRQ_EXPANSION_MODE 6 7
regHUBPREQ0_DCN_GLOBAL_TTU_CNTL 0 0x622 5 0 2
	MIN_TTU_VBLANK 0 23
	PIPE_IN_FLUSH_URGENT 24 24
	PRQ_MRQ_FLUSH_URGENT 25 25
	ROW_TTU_MODE 27 27
	QoS_LEVEL_FLIP 28 31
regHUBPREQ0_DCN_SURF0_TTU_CNTL0 0 0x623 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ0_DCN_SURF0_TTU_CNTL1 0 0x624 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ0_DCN_SURF1_TTU_CNTL0 0 0x625 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ0_DCN_SURF1_TTU_CNTL1 0 0x626 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ0_DCN_TTU_QOS_WM 0 0x621 2 0 2
	QoS_LEVEL_LOW_WM 0 13
	QoS_LEVEL_HIGH_WM 16 29
regHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL 0 0x63a 4 0 2
	ENABLE_L1_TLB 0 0
	SYSTEM_ACCESS_MODE 3 4
	SYSTEM_APERTURE_UNMAPPED_ACCESS 5 5
	ENABLE_ADVANCED_DRIVER_MODEL 6 6
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR 0 0x62d 1 0 2
	MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0 29
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR 0 0x62c 1 0 2
	MC_VM_SYSTEM_APERTURE_LOW_ADDR 0 29
regHUBPREQ0_DCSURF_FLIP_CONTROL 0 0x613 10 0 2
	SURFACE_UPDATE_LOCK 0 0
	SURFACE_FLIP_TYPE 1 1
	SURFACE_FLIP_VUPDATE_SKIP_NUM 4 7
	SURFACE_FLIP_PENDING 8 8
	HUBPREQ_MASTER_UPDATE_LOCK_STATUS 9 9
	SURFACE_FLIP_MODE_FOR_STEREOSYNC 12 13
	SURFACE_FLIP_IN_STEREOSYNC 16 16
	SURFACE_FLIP_STEREO_SELECT_DISABLE 17 17
	SURFACE_FLIP_STEREO_SELECT_POLARITY 18 18
	SURFACE_FLIP_PENDING_DELAY 20 29
regHUBPREQ0_DCSURF_FLIP_CONTROL2 0 0x614 5 0 2
	SURFACE_FLIP_PENDING_MIN_TIME 0 7
	SURFACE_GSL_ENABLE 8 8
	SURFACE_GSL_MASK 9 9
	SURFACE_TRIPLE_BUFFER_ENABLE 10 10
	SURFACE_INUSE_RAED_NO_LATCH 12 12
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS 0 0x60a 1 0 2
	PRIMARY_SURFACE_ADDRESS 0 31
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C 0 0x60c 1 0 2
	PRIMARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH 0 0x60b 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C 0 0x60d 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS 0 0x60e 1 0 2
	SECONDARY_SURFACE_ADDRESS 0 31
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C 0 0x610 1 0 2
	SECONDARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH 0 0x60f 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C 0 0x611 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ0_DCSURF_SURFACE_CONTROL 0 0x612 6 0 2
	PRIMARY_SURFACE_TMZ 0 0
	PRIMARY_SURFACE_DCC_EN 1 1
	PRIMARY_SURFACE_TMZ_C 4 4
	SECONDARY_SURFACE_TMZ 8 8
	SECONDARY_SURFACE_DCC_EN 9 9
	SECONDARY_SURFACE_TMZ_C 12 12
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE 0 0x61c 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS 0 31
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C 0 0x61e 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_C 0 31
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH 0 0x61d 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH 0 15
	SURFACE_EARLIEST_INUSE_VMID 28 31
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C 0 0x61f 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_EARLIEST_INUSE_VMID_C 28 31
regHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT 0 0x617 10 0 2
	SURFACE_FLIP_INT_MASK 0 0
	SURFACE_FLIP_INT_TYPE 1 1
	SURFACE_FLIP_AWAY_INT_MASK 2 2
	SURFACE_FLIP_AWAY_INT_TYPE 3 3
	SURFACE_FLIP_CLEAR 8 8
	SURFACE_FLIP_AWAY_CLEAR 9 9
	SURFACE_FLIP_OCCURRED 16 16
	SURFACE_FLIP_INT_STATUS 17 17
	SURFACE_FLIP_AWAY_OCCURRED 18 18
	SURFACE_FLIP_AWAY_INT_STATUS 19 19
regHUBPREQ0_DCSURF_SURFACE_INUSE 0 0x618 1 0 2
	SURFACE_INUSE_ADDRESS 0 31
regHUBPREQ0_DCSURF_SURFACE_INUSE_C 0 0x61a 1 0 2
	SURFACE_INUSE_ADDRESS_C 0 31
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH 0 0x619 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH 0 15
	SURFACE_INUSE_VMID 28 31
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C 0 0x61b 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_INUSE_VMID_C 28 31
regHUBPREQ0_DCSURF_SURFACE_PITCH 0 0x607 1 0 2
	PITCH 0 15
regHUBPREQ0_DCSURF_SURFACE_PITCH_C 0 0x608 1 0 2
	PITCH_C 0 15
regHUBPREQ0_DST_AFTER_SCALER 0 0x63e 2 0 2
	REFCYC_X_AFTER_SCALER 0 12
	DST_Y_AFTER_SCALER 16 18
regHUBPREQ0_DST_DIMENSIONS 0 0x63d 1 0 2
	REFCYC_PER_HTOTAL 0 20
regHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT 0 0x655 1 0 2
	DST_Y_DELTA_DRQ_LIMIT 0 14
regHUBPREQ0_FLIP_PARAMETERS_0 0 0x646 2 0 2
	DST_Y_PER_VM_FLIP 0 6
	DST_Y_PER_ROW_FLIP 8 13
regHUBPREQ0_FLIP_PARAMETERS_1 0 0x647 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_L 0 22
regHUBPREQ0_FLIP_PARAMETERS_2 0 0x648 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_L 0 22
regHUBPREQ0_FLIP_PARAMETERS_3 0 0x65c 1 0 2
	REFCYC_PER_VM_GROUP_FLIP 0 22
regHUBPREQ0_FLIP_PARAMETERS_4 0 0x65d 1 0 2
	REFCYC_PER_VM_REQ_FLIP 0 22
regHUBPREQ0_FLIP_PARAMETERS_5 0 0x65e 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_C 0 22
regHUBPREQ0_FLIP_PARAMETERS_6 0 0x65f 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_C 0 22
regHUBPREQ0_HUBPREQ_MEM_PWR_CTRL 0 0x656 6 0 2
	REQ_DPTE_MEM_PWR_FORCE 0 1
	REQ_DPTE_MEM_PWR_DIS 2 2
	REQ_TPTE_MEM_PWR_FORCE 4 5
	REQ_TPTE_MEM_PWR_DIS 6 6
	REQ_PDE_MEM_PWR_FORCE 8 9
	REQ_PDE_MEM_PWR_DIS 10 10
regHUBPREQ0_HUBPREQ_MEM_PWR_STATUS 0 0x657 3 0 2
	REQ_DPTE_MEM_PWR_STATE 0 1
	REQ_TPTE_MEM_PWR_STATE 2 3
	REQ_PDE_MEM_PWR_STATE 4 5
regHUBPREQ0_HUBPREQ_STATUS_REG0 0 0x661 3 0 2
	STATUS_TPTE_ROW_READY_S0 0 4
	STATUS_TPTE_ROW_READY_S1 8 12
	STATUS_VTG_COUNT 16 30
regHUBPREQ0_HUBPREQ_STATUS_REG1 0 0x662 2 0 2
	STATUS_CHUNK_REQ_X_OR_Y_S0 0 15
	STATUS_CHUNK_REQ_X_OR_Y_S1 16 31
regHUBPREQ0_HUBPREQ_STATUS_REG2 0 0x663 24 0 2
	STATUS_EXIT_SELF_REFRESH_S0 0 0
	STATUS_ENTER_SELF_REFRESH_S0 1 1
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S0 2 2
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S0 3 3
	STATUS_ALLOW_USR_RETRAINING_S0 4 4
	STATUS_QOS_URGENT_S0 5 5
	STATUS_EXIT_SELF_REFRESH_S1 8 8
	STATUS_ENTER_SELF_REFRESH_S1 9 9
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S1 10 10
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S1 11 11
	STATUS_ALLOW_USR_RETRAINING_S1 12 12
	STATUS_QOS_URGENT_S1 13 13
	STATUS_EXIT_SELF_REFRESH_CUR 16 16
	STATUS_ENTER_SELF_REFRESH_CUR 17 17
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_CUR 18 18
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_CUR 19 19
	STATUS_ALLOW_USR_RETRAINING_CUR 20 20
	STATUS_QOS_URGENT_CUR 21 21
	STATUS_VBLANK 26 26
	STATUS_HUBP_EN 27 27
	STATUS_PIPE_IN_RECOVERY 28 28
	STATUS_PIPE_IN_FLUSH 29 29
	STATUS_FLIP_ACTIVE_S0 30 30
	STATUS_FLIP_ACTIVE_S1 31 31
regHUBPREQ0_HUBPREQ_STATUS_REG3 0 0x664 3 0 2
	STATUS_TDLUT_EN_LOCAL 0 0
	STATUS_TDLUT_DELIVERY_ACTIVE 1 1
	STATUS_TDLUT_PIX_CTRL 2 2
regHUBPREQ0_NOM_PARAMETERS_0 0 0x649 1 0 2
	DST_Y_PER_PTE_ROW_NOM_L 0 16
regHUBPREQ0_NOM_PARAMETERS_1 0 0x64a 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_L 0 22
regHUBPREQ0_NOM_PARAMETERS_2 0 0x64b 1 0 2
	DST_Y_PER_PTE_ROW_NOM_C 0 16
regHUBPREQ0_NOM_PARAMETERS_3 0 0x64c 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_C 0 22
regHUBPREQ0_NOM_PARAMETERS_4 0 0x64d 1 0 2
	DST_Y_PER_META_ROW_NOM_L 0 16
regHUBPREQ0_NOM_PARAMETERS_5 0 0x64e 1 0 2
	REFCYC_PER_META_CHUNK_NOM_L 0 22
regHUBPREQ0_NOM_PARAMETERS_6 0 0x64f 1 0 2
	DST_Y_PER_META_ROW_NOM_C 0 16
regHUBPREQ0_NOM_PARAMETERS_7 0 0x650 1 0 2
	REFCYC_PER_META_CHUNK_NOM_C 0 22
regHUBPREQ0_PER_LINE_DELIVERY 0 0x652 2 0 2
	REFCYC_PER_LINE_DELIVERY_L 0 12
	REFCYC_PER_LINE_DELIVERY_C 16 28
regHUBPREQ0_PER_LINE_DELIVERY_PRE 0 0x651 2 0 2
	REFCYC_PER_LINE_DELIVERY_PRE_L 0 12
	REFCYC_PER_LINE_DELIVERY_PRE_C 16 28
regHUBPREQ0_PREFETCH_SETTINGS 0 0x63f 2 0 2
	VRATIO_PREFETCH 0 21
	DST_Y_PREFETCH 24 31
regHUBPREQ0_PREFETCH_SETTINGS_C 0 0x640 1 0 2
	VRATIO_PREFETCH_C 0 21
regHUBPREQ0_REF_FREQ_TO_PIX_FREQ 0 0x654 1 0 2
	REF_FREQ_TO_PIX_FREQ 0 20
regHUBPREQ0_UCLK_PSTATE_FORCE 0 0x660 4 0 2
	DATA_UCLK_PSTATE_FORCE_EN 0 0
	DATA_UCLK_PSTATE_FORCE_VALUE 1 1
	CURSOR_UCLK_PSTATE_FORCE_EN 2 2
	CURSOR_UCLK_PSTATE_FORCE_VALUE 3 3
regHUBPREQ0_VBLANK_PARAMETERS_0 0 0x641 2 0 2
	DST_Y_PER_VM_VBLANK 0 6
	DST_Y_PER_ROW_VBLANK 8 13
regHUBPREQ0_VBLANK_PARAMETERS_1 0 0x642 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_L 0 22
regHUBPREQ0_VBLANK_PARAMETERS_2 0 0x643 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_C 0 22
regHUBPREQ0_VBLANK_PARAMETERS_3 0 0x644 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_L 0 22
regHUBPREQ0_VBLANK_PARAMETERS_4 0 0x645 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_C 0 22
regHUBPREQ0_VBLANK_PARAMETERS_5 0 0x65a 1 0 2
	REFCYC_PER_VM_GROUP_VBLANK 0 22
regHUBPREQ0_VBLANK_PARAMETERS_6 0 0x65b 1 0 2
	REFCYC_PER_VM_REQ_VBLANK 0 22
regHUBPREQ0_VMID_SETTINGS_0 0 0x609 1 0 2
	VMID 0 3
regHUBPREQ1_BLANK_OFFSET_0 0 0x717 2 0 2
	REFCYC_H_BLANK_END 0 12
	DLG_V_BLANK_END 16 30
regHUBPREQ1_BLANK_OFFSET_1 0 0x718 1 0 2
	MIN_DST_Y_NEXT_START 0 17
regHUBPREQ1_CURSOR_SETTINGS 0 0x72f 4 0 2
	CURSOR0_DST_Y_OFFSET 0 7
	CURSOR0_CHUNK_HDL_ADJUST 8 9
	CURSOR1_DST_Y_OFFSET 16 23
	CURSOR1_CHUNK_HDL_ADJUST 24 25
regHUBPREQ1_DCN_CUR0_TTU_CNTL0 0 0x703 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ1_DCN_CUR0_TTU_CNTL1 0 0x704 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ1_DCN_CUR1_TTU_CNTL0 0 0x705 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ1_DCN_CUR1_TTU_CNTL1 0 0x706 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ1_DCN_DMDATA_VM_CNTL 0 0x707 7 0 2
	REFCYC_PER_VM_DMDATA 0 15
	DMDATA_VM_FAULT_STATUS 16 19
	DMDATA_VM_FAULT_STATUS_CLEAR 20 20
	DMDATA_VM_UNDERFLOW_STATUS 24 24
	DMDATA_VM_LATE_STATUS 25 25
	DMDATA_VM_UNDERFLOW_STATUS_CLEAR 26 26
	DMDATA_VM_DONE 31 31
regHUBPREQ1_DCN_EXPANSION_MODE 0 0x6fc 4 0 2
	DRQ_EXPANSION_MODE 0 1
	CRQ_EXPANSION_MODE 2 3
	MRQ_EXPANSION_MODE 4 5
	PRQ_EXPANSION_MODE 6 7
regHUBPREQ1_DCN_GLOBAL_TTU_CNTL 0 0x6fe 5 0 2
	MIN_TTU_VBLANK 0 23
	PIPE_IN_FLUSH_URGENT 24 24
	PRQ_MRQ_FLUSH_URGENT 25 25
	ROW_TTU_MODE 27 27
	QoS_LEVEL_FLIP 28 31
regHUBPREQ1_DCN_SURF0_TTU_CNTL0 0 0x6ff 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ1_DCN_SURF0_TTU_CNTL1 0 0x700 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ1_DCN_SURF1_TTU_CNTL0 0 0x701 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ1_DCN_SURF1_TTU_CNTL1 0 0x702 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ1_DCN_TTU_QOS_WM 0 0x6fd 2 0 2
	QoS_LEVEL_LOW_WM 0 13
	QoS_LEVEL_HIGH_WM 16 29
regHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL 0 0x716 4 0 2
	ENABLE_L1_TLB 0 0
	SYSTEM_ACCESS_MODE 3 4
	SYSTEM_APERTURE_UNMAPPED_ACCESS 5 5
	ENABLE_ADVANCED_DRIVER_MODEL 6 6
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR 0 0x709 1 0 2
	MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0 29
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR 0 0x708 1 0 2
	MC_VM_SYSTEM_APERTURE_LOW_ADDR 0 29
regHUBPREQ1_DCSURF_FLIP_CONTROL 0 0x6ef 10 0 2
	SURFACE_UPDATE_LOCK 0 0
	SURFACE_FLIP_TYPE 1 1
	SURFACE_FLIP_VUPDATE_SKIP_NUM 4 7
	SURFACE_FLIP_PENDING 8 8
	HUBPREQ_MASTER_UPDATE_LOCK_STATUS 9 9
	SURFACE_FLIP_MODE_FOR_STEREOSYNC 12 13
	SURFACE_FLIP_IN_STEREOSYNC 16 16
	SURFACE_FLIP_STEREO_SELECT_DISABLE 17 17
	SURFACE_FLIP_STEREO_SELECT_POLARITY 18 18
	SURFACE_FLIP_PENDING_DELAY 20 29
regHUBPREQ1_DCSURF_FLIP_CONTROL2 0 0x6f0 5 0 2
	SURFACE_FLIP_PENDING_MIN_TIME 0 7
	SURFACE_GSL_ENABLE 8 8
	SURFACE_GSL_MASK 9 9
	SURFACE_TRIPLE_BUFFER_ENABLE 10 10
	SURFACE_INUSE_RAED_NO_LATCH 12 12
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS 0 0x6e6 1 0 2
	PRIMARY_SURFACE_ADDRESS 0 31
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C 0 0x6e8 1 0 2
	PRIMARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH 0 0x6e7 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C 0 0x6e9 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS 0 0x6ea 1 0 2
	SECONDARY_SURFACE_ADDRESS 0 31
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C 0 0x6ec 1 0 2
	SECONDARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH 0 0x6eb 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C 0 0x6ed 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ1_DCSURF_SURFACE_CONTROL 0 0x6ee 6 0 2
	PRIMARY_SURFACE_TMZ 0 0
	PRIMARY_SURFACE_DCC_EN 1 1
	PRIMARY_SURFACE_TMZ_C 4 4
	SECONDARY_SURFACE_TMZ 8 8
	SECONDARY_SURFACE_DCC_EN 9 9
	SECONDARY_SURFACE_TMZ_C 12 12
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE 0 0x6f8 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS 0 31
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C 0 0x6fa 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_C 0 31
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH 0 0x6f9 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH 0 15
	SURFACE_EARLIEST_INUSE_VMID 28 31
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C 0 0x6fb 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_EARLIEST_INUSE_VMID_C 28 31
regHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT 0 0x6f3 10 0 2
	SURFACE_FLIP_INT_MASK 0 0
	SURFACE_FLIP_INT_TYPE 1 1
	SURFACE_FLIP_AWAY_INT_MASK 2 2
	SURFACE_FLIP_AWAY_INT_TYPE 3 3
	SURFACE_FLIP_CLEAR 8 8
	SURFACE_FLIP_AWAY_CLEAR 9 9
	SURFACE_FLIP_OCCURRED 16 16
	SURFACE_FLIP_INT_STATUS 17 17
	SURFACE_FLIP_AWAY_OCCURRED 18 18
	SURFACE_FLIP_AWAY_INT_STATUS 19 19
regHUBPREQ1_DCSURF_SURFACE_INUSE 0 0x6f4 1 0 2
	SURFACE_INUSE_ADDRESS 0 31
regHUBPREQ1_DCSURF_SURFACE_INUSE_C 0 0x6f6 1 0 2
	SURFACE_INUSE_ADDRESS_C 0 31
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH 0 0x6f5 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH 0 15
	SURFACE_INUSE_VMID 28 31
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C 0 0x6f7 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_INUSE_VMID_C 28 31
regHUBPREQ1_DCSURF_SURFACE_PITCH 0 0x6e3 1 0 2
	PITCH 0 15
regHUBPREQ1_DCSURF_SURFACE_PITCH_C 0 0x6e4 1 0 2
	PITCH_C 0 15
regHUBPREQ1_DST_AFTER_SCALER 0 0x71a 2 0 2
	REFCYC_X_AFTER_SCALER 0 12
	DST_Y_AFTER_SCALER 16 18
regHUBPREQ1_DST_DIMENSIONS 0 0x719 1 0 2
	REFCYC_PER_HTOTAL 0 20
regHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT 0 0x731 1 0 2
	DST_Y_DELTA_DRQ_LIMIT 0 14
regHUBPREQ1_FLIP_PARAMETERS_0 0 0x722 2 0 2
	DST_Y_PER_VM_FLIP 0 6
	DST_Y_PER_ROW_FLIP 8 13
regHUBPREQ1_FLIP_PARAMETERS_1 0 0x723 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_L 0 22
regHUBPREQ1_FLIP_PARAMETERS_2 0 0x724 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_L 0 22
regHUBPREQ1_FLIP_PARAMETERS_3 0 0x738 1 0 2
	REFCYC_PER_VM_GROUP_FLIP 0 22
regHUBPREQ1_FLIP_PARAMETERS_4 0 0x739 1 0 2
	REFCYC_PER_VM_REQ_FLIP 0 22
regHUBPREQ1_FLIP_PARAMETERS_5 0 0x73a 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_C 0 22
regHUBPREQ1_FLIP_PARAMETERS_6 0 0x73b 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_C 0 22
regHUBPREQ1_HUBPREQ_MEM_PWR_CTRL 0 0x732 6 0 2
	REQ_DPTE_MEM_PWR_FORCE 0 1
	REQ_DPTE_MEM_PWR_DIS 2 2
	REQ_TPTE_MEM_PWR_FORCE 4 5
	REQ_TPTE_MEM_PWR_DIS 6 6
	REQ_PDE_MEM_PWR_FORCE 8 9
	REQ_PDE_MEM_PWR_DIS 10 10
regHUBPREQ1_HUBPREQ_MEM_PWR_STATUS 0 0x733 3 0 2
	REQ_DPTE_MEM_PWR_STATE 0 1
	REQ_TPTE_MEM_PWR_STATE 2 3
	REQ_PDE_MEM_PWR_STATE 4 5
regHUBPREQ1_HUBPREQ_STATUS_REG0 0 0x73d 3 0 2
	STATUS_TPTE_ROW_READY_S0 0 4
	STATUS_TPTE_ROW_READY_S1 8 12
	STATUS_VTG_COUNT 16 30
regHUBPREQ1_HUBPREQ_STATUS_REG1 0 0x73e 2 0 2
	STATUS_CHUNK_REQ_X_OR_Y_S0 0 15
	STATUS_CHUNK_REQ_X_OR_Y_S1 16 31
regHUBPREQ1_HUBPREQ_STATUS_REG2 0 0x73f 24 0 2
	STATUS_EXIT_SELF_REFRESH_S0 0 0
	STATUS_ENTER_SELF_REFRESH_S0 1 1
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S0 2 2
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S0 3 3
	STATUS_ALLOW_USR_RETRAINING_S0 4 4
	STATUS_QOS_URGENT_S0 5 5
	STATUS_EXIT_SELF_REFRESH_S1 8 8
	STATUS_ENTER_SELF_REFRESH_S1 9 9
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S1 10 10
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S1 11 11
	STATUS_ALLOW_USR_RETRAINING_S1 12 12
	STATUS_QOS_URGENT_S1 13 13
	STATUS_EXIT_SELF_REFRESH_CUR 16 16
	STATUS_ENTER_SELF_REFRESH_CUR 17 17
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_CUR 18 18
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_CUR 19 19
	STATUS_ALLOW_USR_RETRAINING_CUR 20 20
	STATUS_QOS_URGENT_CUR 21 21
	STATUS_VBLANK 26 26
	STATUS_HUBP_EN 27 27
	STATUS_PIPE_IN_RECOVERY 28 28
	STATUS_PIPE_IN_FLUSH 29 29
	STATUS_FLIP_ACTIVE_S0 30 30
	STATUS_FLIP_ACTIVE_S1 31 31
regHUBPREQ1_HUBPREQ_STATUS_REG3 0 0x740 3 0 2
	STATUS_TDLUT_EN_LOCAL 0 0
	STATUS_TDLUT_DELIVERY_ACTIVE 1 1
	STATUS_TDLUT_PIX_CTRL 2 2
regHUBPREQ1_NOM_PARAMETERS_0 0 0x725 1 0 2
	DST_Y_PER_PTE_ROW_NOM_L 0 16
regHUBPREQ1_NOM_PARAMETERS_1 0 0x726 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_L 0 22
regHUBPREQ1_NOM_PARAMETERS_2 0 0x727 1 0 2
	DST_Y_PER_PTE_ROW_NOM_C 0 16
regHUBPREQ1_NOM_PARAMETERS_3 0 0x728 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_C 0 22
regHUBPREQ1_NOM_PARAMETERS_4 0 0x729 1 0 2
	DST_Y_PER_META_ROW_NOM_L 0 16
regHUBPREQ1_NOM_PARAMETERS_5 0 0x72a 1 0 2
	REFCYC_PER_META_CHUNK_NOM_L 0 22
regHUBPREQ1_NOM_PARAMETERS_6 0 0x72b 1 0 2
	DST_Y_PER_META_ROW_NOM_C 0 16
regHUBPREQ1_NOM_PARAMETERS_7 0 0x72c 1 0 2
	REFCYC_PER_META_CHUNK_NOM_C 0 22
regHUBPREQ1_PER_LINE_DELIVERY 0 0x72e 2 0 2
	REFCYC_PER_LINE_DELIVERY_L 0 12
	REFCYC_PER_LINE_DELIVERY_C 16 28
regHUBPREQ1_PER_LINE_DELIVERY_PRE 0 0x72d 2 0 2
	REFCYC_PER_LINE_DELIVERY_PRE_L 0 12
	REFCYC_PER_LINE_DELIVERY_PRE_C 16 28
regHUBPREQ1_PREFETCH_SETTINGS 0 0x71b 2 0 2
	VRATIO_PREFETCH 0 21
	DST_Y_PREFETCH 24 31
regHUBPREQ1_PREFETCH_SETTINGS_C 0 0x71c 1 0 2
	VRATIO_PREFETCH_C 0 21
regHUBPREQ1_REF_FREQ_TO_PIX_FREQ 0 0x730 1 0 2
	REF_FREQ_TO_PIX_FREQ 0 20
regHUBPREQ1_UCLK_PSTATE_FORCE 0 0x73c 4 0 2
	DATA_UCLK_PSTATE_FORCE_EN 0 0
	DATA_UCLK_PSTATE_FORCE_VALUE 1 1
	CURSOR_UCLK_PSTATE_FORCE_EN 2 2
	CURSOR_UCLK_PSTATE_FORCE_VALUE 3 3
regHUBPREQ1_VBLANK_PARAMETERS_0 0 0x71d 2 0 2
	DST_Y_PER_VM_VBLANK 0 6
	DST_Y_PER_ROW_VBLANK 8 13
regHUBPREQ1_VBLANK_PARAMETERS_1 0 0x71e 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_L 0 22
regHUBPREQ1_VBLANK_PARAMETERS_2 0 0x71f 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_C 0 22
regHUBPREQ1_VBLANK_PARAMETERS_3 0 0x720 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_L 0 22
regHUBPREQ1_VBLANK_PARAMETERS_4 0 0x721 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_C 0 22
regHUBPREQ1_VBLANK_PARAMETERS_5 0 0x736 1 0 2
	REFCYC_PER_VM_GROUP_VBLANK 0 22
regHUBPREQ1_VBLANK_PARAMETERS_6 0 0x737 1 0 2
	REFCYC_PER_VM_REQ_VBLANK 0 22
regHUBPREQ1_VMID_SETTINGS_0 0 0x6e5 1 0 2
	VMID 0 3
regHUBPREQ2_BLANK_OFFSET_0 0 0x7f3 2 0 2
	REFCYC_H_BLANK_END 0 12
	DLG_V_BLANK_END 16 30
regHUBPREQ2_BLANK_OFFSET_1 0 0x7f4 1 0 2
	MIN_DST_Y_NEXT_START 0 17
regHUBPREQ2_CURSOR_SETTINGS 0 0x80b 4 0 2
	CURSOR0_DST_Y_OFFSET 0 7
	CURSOR0_CHUNK_HDL_ADJUST 8 9
	CURSOR1_DST_Y_OFFSET 16 23
	CURSOR1_CHUNK_HDL_ADJUST 24 25
regHUBPREQ2_DCN_CUR0_TTU_CNTL0 0 0x7df 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ2_DCN_CUR0_TTU_CNTL1 0 0x7e0 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ2_DCN_CUR1_TTU_CNTL0 0 0x7e1 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ2_DCN_CUR1_TTU_CNTL1 0 0x7e2 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ2_DCN_DMDATA_VM_CNTL 0 0x7e3 7 0 2
	REFCYC_PER_VM_DMDATA 0 15
	DMDATA_VM_FAULT_STATUS 16 19
	DMDATA_VM_FAULT_STATUS_CLEAR 20 20
	DMDATA_VM_UNDERFLOW_STATUS 24 24
	DMDATA_VM_LATE_STATUS 25 25
	DMDATA_VM_UNDERFLOW_STATUS_CLEAR 26 26
	DMDATA_VM_DONE 31 31
regHUBPREQ2_DCN_EXPANSION_MODE 0 0x7d8 4 0 2
	DRQ_EXPANSION_MODE 0 1
	CRQ_EXPANSION_MODE 2 3
	MRQ_EXPANSION_MODE 4 5
	PRQ_EXPANSION_MODE 6 7
regHUBPREQ2_DCN_GLOBAL_TTU_CNTL 0 0x7da 5 0 2
	MIN_TTU_VBLANK 0 23
	PIPE_IN_FLUSH_URGENT 24 24
	PRQ_MRQ_FLUSH_URGENT 25 25
	ROW_TTU_MODE 27 27
	QoS_LEVEL_FLIP 28 31
regHUBPREQ2_DCN_SURF0_TTU_CNTL0 0 0x7db 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ2_DCN_SURF0_TTU_CNTL1 0 0x7dc 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ2_DCN_SURF1_TTU_CNTL0 0 0x7dd 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ2_DCN_SURF1_TTU_CNTL1 0 0x7de 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ2_DCN_TTU_QOS_WM 0 0x7d9 2 0 2
	QoS_LEVEL_LOW_WM 0 13
	QoS_LEVEL_HIGH_WM 16 29
regHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL 0 0x7f2 4 0 2
	ENABLE_L1_TLB 0 0
	SYSTEM_ACCESS_MODE 3 4
	SYSTEM_APERTURE_UNMAPPED_ACCESS 5 5
	ENABLE_ADVANCED_DRIVER_MODEL 6 6
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR 0 0x7e5 1 0 2
	MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0 29
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR 0 0x7e4 1 0 2
	MC_VM_SYSTEM_APERTURE_LOW_ADDR 0 29
regHUBPREQ2_DCSURF_FLIP_CONTROL 0 0x7cb 10 0 2
	SURFACE_UPDATE_LOCK 0 0
	SURFACE_FLIP_TYPE 1 1
	SURFACE_FLIP_VUPDATE_SKIP_NUM 4 7
	SURFACE_FLIP_PENDING 8 8
	HUBPREQ_MASTER_UPDATE_LOCK_STATUS 9 9
	SURFACE_FLIP_MODE_FOR_STEREOSYNC 12 13
	SURFACE_FLIP_IN_STEREOSYNC 16 16
	SURFACE_FLIP_STEREO_SELECT_DISABLE 17 17
	SURFACE_FLIP_STEREO_SELECT_POLARITY 18 18
	SURFACE_FLIP_PENDING_DELAY 20 29
regHUBPREQ2_DCSURF_FLIP_CONTROL2 0 0x7cc 5 0 2
	SURFACE_FLIP_PENDING_MIN_TIME 0 7
	SURFACE_GSL_ENABLE 8 8
	SURFACE_GSL_MASK 9 9
	SURFACE_TRIPLE_BUFFER_ENABLE 10 10
	SURFACE_INUSE_RAED_NO_LATCH 12 12
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS 0 0x7c2 1 0 2
	PRIMARY_SURFACE_ADDRESS 0 31
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C 0 0x7c4 1 0 2
	PRIMARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH 0 0x7c3 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C 0 0x7c5 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS 0 0x7c6 1 0 2
	SECONDARY_SURFACE_ADDRESS 0 31
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C 0 0x7c8 1 0 2
	SECONDARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH 0 0x7c7 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C 0 0x7c9 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ2_DCSURF_SURFACE_CONTROL 0 0x7ca 6 0 2
	PRIMARY_SURFACE_TMZ 0 0
	PRIMARY_SURFACE_DCC_EN 1 1
	PRIMARY_SURFACE_TMZ_C 4 4
	SECONDARY_SURFACE_TMZ 8 8
	SECONDARY_SURFACE_DCC_EN 9 9
	SECONDARY_SURFACE_TMZ_C 12 12
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE 0 0x7d4 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS 0 31
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C 0 0x7d6 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_C 0 31
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH 0 0x7d5 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH 0 15
	SURFACE_EARLIEST_INUSE_VMID 28 31
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C 0 0x7d7 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_EARLIEST_INUSE_VMID_C 28 31
regHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT 0 0x7cf 10 0 2
	SURFACE_FLIP_INT_MASK 0 0
	SURFACE_FLIP_INT_TYPE 1 1
	SURFACE_FLIP_AWAY_INT_MASK 2 2
	SURFACE_FLIP_AWAY_INT_TYPE 3 3
	SURFACE_FLIP_CLEAR 8 8
	SURFACE_FLIP_AWAY_CLEAR 9 9
	SURFACE_FLIP_OCCURRED 16 16
	SURFACE_FLIP_INT_STATUS 17 17
	SURFACE_FLIP_AWAY_OCCURRED 18 18
	SURFACE_FLIP_AWAY_INT_STATUS 19 19
regHUBPREQ2_DCSURF_SURFACE_INUSE 0 0x7d0 1 0 2
	SURFACE_INUSE_ADDRESS 0 31
regHUBPREQ2_DCSURF_SURFACE_INUSE_C 0 0x7d2 1 0 2
	SURFACE_INUSE_ADDRESS_C 0 31
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH 0 0x7d1 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH 0 15
	SURFACE_INUSE_VMID 28 31
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C 0 0x7d3 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_INUSE_VMID_C 28 31
regHUBPREQ2_DCSURF_SURFACE_PITCH 0 0x7bf 1 0 2
	PITCH 0 15
regHUBPREQ2_DCSURF_SURFACE_PITCH_C 0 0x7c0 1 0 2
	PITCH_C 0 15
regHUBPREQ2_DST_AFTER_SCALER 0 0x7f6 2 0 2
	REFCYC_X_AFTER_SCALER 0 12
	DST_Y_AFTER_SCALER 16 18
regHUBPREQ2_DST_DIMENSIONS 0 0x7f5 1 0 2
	REFCYC_PER_HTOTAL 0 20
regHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT 0 0x80d 1 0 2
	DST_Y_DELTA_DRQ_LIMIT 0 14
regHUBPREQ2_FLIP_PARAMETERS_0 0 0x7fe 2 0 2
	DST_Y_PER_VM_FLIP 0 6
	DST_Y_PER_ROW_FLIP 8 13
regHUBPREQ2_FLIP_PARAMETERS_1 0 0x7ff 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_L 0 22
regHUBPREQ2_FLIP_PARAMETERS_2 0 0x800 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_L 0 22
regHUBPREQ2_FLIP_PARAMETERS_3 0 0x814 1 0 2
	REFCYC_PER_VM_GROUP_FLIP 0 22
regHUBPREQ2_FLIP_PARAMETERS_4 0 0x815 1 0 2
	REFCYC_PER_VM_REQ_FLIP 0 22
regHUBPREQ2_FLIP_PARAMETERS_5 0 0x816 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_C 0 22
regHUBPREQ2_FLIP_PARAMETERS_6 0 0x817 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_C 0 22
regHUBPREQ2_HUBPREQ_MEM_PWR_CTRL 0 0x80e 6 0 2
	REQ_DPTE_MEM_PWR_FORCE 0 1
	REQ_DPTE_MEM_PWR_DIS 2 2
	REQ_TPTE_MEM_PWR_FORCE 4 5
	REQ_TPTE_MEM_PWR_DIS 6 6
	REQ_PDE_MEM_PWR_FORCE 8 9
	REQ_PDE_MEM_PWR_DIS 10 10
regHUBPREQ2_HUBPREQ_MEM_PWR_STATUS 0 0x80f 3 0 2
	REQ_DPTE_MEM_PWR_STATE 0 1
	REQ_TPTE_MEM_PWR_STATE 2 3
	REQ_PDE_MEM_PWR_STATE 4 5
regHUBPREQ2_HUBPREQ_STATUS_REG0 0 0x819 3 0 2
	STATUS_TPTE_ROW_READY_S0 0 4
	STATUS_TPTE_ROW_READY_S1 8 12
	STATUS_VTG_COUNT 16 30
regHUBPREQ2_HUBPREQ_STATUS_REG1 0 0x81a 2 0 2
	STATUS_CHUNK_REQ_X_OR_Y_S0 0 15
	STATUS_CHUNK_REQ_X_OR_Y_S1 16 31
regHUBPREQ2_HUBPREQ_STATUS_REG2 0 0x81b 24 0 2
	STATUS_EXIT_SELF_REFRESH_S0 0 0
	STATUS_ENTER_SELF_REFRESH_S0 1 1
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S0 2 2
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S0 3 3
	STATUS_ALLOW_USR_RETRAINING_S0 4 4
	STATUS_QOS_URGENT_S0 5 5
	STATUS_EXIT_SELF_REFRESH_S1 8 8
	STATUS_ENTER_SELF_REFRESH_S1 9 9
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S1 10 10
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S1 11 11
	STATUS_ALLOW_USR_RETRAINING_S1 12 12
	STATUS_QOS_URGENT_S1 13 13
	STATUS_EXIT_SELF_REFRESH_CUR 16 16
	STATUS_ENTER_SELF_REFRESH_CUR 17 17
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_CUR 18 18
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_CUR 19 19
	STATUS_ALLOW_USR_RETRAINING_CUR 20 20
	STATUS_QOS_URGENT_CUR 21 21
	STATUS_VBLANK 26 26
	STATUS_HUBP_EN 27 27
	STATUS_PIPE_IN_RECOVERY 28 28
	STATUS_PIPE_IN_FLUSH 29 29
	STATUS_FLIP_ACTIVE_S0 30 30
	STATUS_FLIP_ACTIVE_S1 31 31
regHUBPREQ2_HUBPREQ_STATUS_REG3 0 0x81c 3 0 2
	STATUS_TDLUT_EN_LOCAL 0 0
	STATUS_TDLUT_DELIVERY_ACTIVE 1 1
	STATUS_TDLUT_PIX_CTRL 2 2
regHUBPREQ2_NOM_PARAMETERS_0 0 0x801 1 0 2
	DST_Y_PER_PTE_ROW_NOM_L 0 16
regHUBPREQ2_NOM_PARAMETERS_1 0 0x802 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_L 0 22
regHUBPREQ2_NOM_PARAMETERS_2 0 0x803 1 0 2
	DST_Y_PER_PTE_ROW_NOM_C 0 16
regHUBPREQ2_NOM_PARAMETERS_3 0 0x804 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_C 0 22
regHUBPREQ2_NOM_PARAMETERS_4 0 0x805 1 0 2
	DST_Y_PER_META_ROW_NOM_L 0 16
regHUBPREQ2_NOM_PARAMETERS_5 0 0x806 1 0 2
	REFCYC_PER_META_CHUNK_NOM_L 0 22
regHUBPREQ2_NOM_PARAMETERS_6 0 0x807 1 0 2
	DST_Y_PER_META_ROW_NOM_C 0 16
regHUBPREQ2_NOM_PARAMETERS_7 0 0x808 1 0 2
	REFCYC_PER_META_CHUNK_NOM_C 0 22
regHUBPREQ2_PER_LINE_DELIVERY 0 0x80a 2 0 2
	REFCYC_PER_LINE_DELIVERY_L 0 12
	REFCYC_PER_LINE_DELIVERY_C 16 28
regHUBPREQ2_PER_LINE_DELIVERY_PRE 0 0x809 2 0 2
	REFCYC_PER_LINE_DELIVERY_PRE_L 0 12
	REFCYC_PER_LINE_DELIVERY_PRE_C 16 28
regHUBPREQ2_PREFETCH_SETTINGS 0 0x7f7 2 0 2
	VRATIO_PREFETCH 0 21
	DST_Y_PREFETCH 24 31
regHUBPREQ2_PREFETCH_SETTINGS_C 0 0x7f8 1 0 2
	VRATIO_PREFETCH_C 0 21
regHUBPREQ2_REF_FREQ_TO_PIX_FREQ 0 0x80c 1 0 2
	REF_FREQ_TO_PIX_FREQ 0 20
regHUBPREQ2_UCLK_PSTATE_FORCE 0 0x818 4 0 2
	DATA_UCLK_PSTATE_FORCE_EN 0 0
	DATA_UCLK_PSTATE_FORCE_VALUE 1 1
	CURSOR_UCLK_PSTATE_FORCE_EN 2 2
	CURSOR_UCLK_PSTATE_FORCE_VALUE 3 3
regHUBPREQ2_VBLANK_PARAMETERS_0 0 0x7f9 2 0 2
	DST_Y_PER_VM_VBLANK 0 6
	DST_Y_PER_ROW_VBLANK 8 13
regHUBPREQ2_VBLANK_PARAMETERS_1 0 0x7fa 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_L 0 22
regHUBPREQ2_VBLANK_PARAMETERS_2 0 0x7fb 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_C 0 22
regHUBPREQ2_VBLANK_PARAMETERS_3 0 0x7fc 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_L 0 22
regHUBPREQ2_VBLANK_PARAMETERS_4 0 0x7fd 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_C 0 22
regHUBPREQ2_VBLANK_PARAMETERS_5 0 0x812 1 0 2
	REFCYC_PER_VM_GROUP_VBLANK 0 22
regHUBPREQ2_VBLANK_PARAMETERS_6 0 0x813 1 0 2
	REFCYC_PER_VM_REQ_VBLANK 0 22
regHUBPREQ2_VMID_SETTINGS_0 0 0x7c1 1 0 2
	VMID 0 3
regHUBPREQ3_BLANK_OFFSET_0 0 0x8cf 2 0 2
	REFCYC_H_BLANK_END 0 12
	DLG_V_BLANK_END 16 30
regHUBPREQ3_BLANK_OFFSET_1 0 0x8d0 1 0 2
	MIN_DST_Y_NEXT_START 0 17
regHUBPREQ3_CURSOR_SETTINGS 0 0x8e7 4 0 2
	CURSOR0_DST_Y_OFFSET 0 7
	CURSOR0_CHUNK_HDL_ADJUST 8 9
	CURSOR1_DST_Y_OFFSET 16 23
	CURSOR1_CHUNK_HDL_ADJUST 24 25
regHUBPREQ3_DCN_CUR0_TTU_CNTL0 0 0x8bb 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ3_DCN_CUR0_TTU_CNTL1 0 0x8bc 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ3_DCN_CUR1_TTU_CNTL0 0 0x8bd 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ3_DCN_CUR1_TTU_CNTL1 0 0x8be 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ3_DCN_DMDATA_VM_CNTL 0 0x8bf 7 0 2
	REFCYC_PER_VM_DMDATA 0 15
	DMDATA_VM_FAULT_STATUS 16 19
	DMDATA_VM_FAULT_STATUS_CLEAR 20 20
	DMDATA_VM_UNDERFLOW_STATUS 24 24
	DMDATA_VM_LATE_STATUS 25 25
	DMDATA_VM_UNDERFLOW_STATUS_CLEAR 26 26
	DMDATA_VM_DONE 31 31
regHUBPREQ3_DCN_EXPANSION_MODE 0 0x8b4 4 0 2
	DRQ_EXPANSION_MODE 0 1
	CRQ_EXPANSION_MODE 2 3
	MRQ_EXPANSION_MODE 4 5
	PRQ_EXPANSION_MODE 6 7
regHUBPREQ3_DCN_GLOBAL_TTU_CNTL 0 0x8b6 5 0 2
	MIN_TTU_VBLANK 0 23
	PIPE_IN_FLUSH_URGENT 24 24
	PRQ_MRQ_FLUSH_URGENT 25 25
	ROW_TTU_MODE 27 27
	QoS_LEVEL_FLIP 28 31
regHUBPREQ3_DCN_SURF0_TTU_CNTL0 0 0x8b7 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ3_DCN_SURF0_TTU_CNTL1 0 0x8b8 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ3_DCN_SURF1_TTU_CNTL0 0 0x8b9 3 0 2
	REFCYC_PER_REQ_DELIVERY 0 22
	QoS_LEVEL_FIXED 24 27
	QoS_RAMP_DISABLE 28 28
regHUBPREQ3_DCN_SURF1_TTU_CNTL1 0 0x8ba 1 0 2
	REFCYC_PER_REQ_DELIVERY_PRE 0 22
regHUBPREQ3_DCN_TTU_QOS_WM 0 0x8b5 2 0 2
	QoS_LEVEL_LOW_WM 0 13
	QoS_LEVEL_HIGH_WM 16 29
regHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL 0 0x8ce 4 0 2
	ENABLE_L1_TLB 0 0
	SYSTEM_ACCESS_MODE 3 4
	SYSTEM_APERTURE_UNMAPPED_ACCESS 5 5
	ENABLE_ADVANCED_DRIVER_MODEL 6 6
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR 0 0x8c1 1 0 2
	MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0 29
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR 0 0x8c0 1 0 2
	MC_VM_SYSTEM_APERTURE_LOW_ADDR 0 29
regHUBPREQ3_DCSURF_FLIP_CONTROL 0 0x8a7 10 0 2
	SURFACE_UPDATE_LOCK 0 0
	SURFACE_FLIP_TYPE 1 1
	SURFACE_FLIP_VUPDATE_SKIP_NUM 4 7
	SURFACE_FLIP_PENDING 8 8
	HUBPREQ_MASTER_UPDATE_LOCK_STATUS 9 9
	SURFACE_FLIP_MODE_FOR_STEREOSYNC 12 13
	SURFACE_FLIP_IN_STEREOSYNC 16 16
	SURFACE_FLIP_STEREO_SELECT_DISABLE 17 17
	SURFACE_FLIP_STEREO_SELECT_POLARITY 18 18
	SURFACE_FLIP_PENDING_DELAY 20 29
regHUBPREQ3_DCSURF_FLIP_CONTROL2 0 0x8a8 5 0 2
	SURFACE_FLIP_PENDING_MIN_TIME 0 7
	SURFACE_GSL_ENABLE 8 8
	SURFACE_GSL_MASK 9 9
	SURFACE_TRIPLE_BUFFER_ENABLE 10 10
	SURFACE_INUSE_RAED_NO_LATCH 12 12
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS 0 0x89e 1 0 2
	PRIMARY_SURFACE_ADDRESS 0 31
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C 0 0x8a0 1 0 2
	PRIMARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH 0 0x89f 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C 0 0x8a1 1 0 2
	PRIMARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS 0 0x8a2 1 0 2
	SECONDARY_SURFACE_ADDRESS 0 31
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C 0 0x8a4 1 0 2
	SECONDARY_SURFACE_ADDRESS_C 0 31
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH 0 0x8a3 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH 0 15
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C 0 0x8a5 1 0 2
	SECONDARY_SURFACE_ADDRESS_HIGH_C 0 15
regHUBPREQ3_DCSURF_SURFACE_CONTROL 0 0x8a6 6 0 2
	PRIMARY_SURFACE_TMZ 0 0
	PRIMARY_SURFACE_DCC_EN 1 1
	PRIMARY_SURFACE_TMZ_C 4 4
	SECONDARY_SURFACE_TMZ 8 8
	SECONDARY_SURFACE_DCC_EN 9 9
	SECONDARY_SURFACE_TMZ_C 12 12
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE 0 0x8b0 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS 0 31
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C 0 0x8b2 1 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_C 0 31
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH 0 0x8b1 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH 0 15
	SURFACE_EARLIEST_INUSE_VMID 28 31
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C 0 0x8b3 2 0 2
	SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_EARLIEST_INUSE_VMID_C 28 31
regHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT 0 0x8ab 10 0 2
	SURFACE_FLIP_INT_MASK 0 0
	SURFACE_FLIP_INT_TYPE 1 1
	SURFACE_FLIP_AWAY_INT_MASK 2 2
	SURFACE_FLIP_AWAY_INT_TYPE 3 3
	SURFACE_FLIP_CLEAR 8 8
	SURFACE_FLIP_AWAY_CLEAR 9 9
	SURFACE_FLIP_OCCURRED 16 16
	SURFACE_FLIP_INT_STATUS 17 17
	SURFACE_FLIP_AWAY_OCCURRED 18 18
	SURFACE_FLIP_AWAY_INT_STATUS 19 19
regHUBPREQ3_DCSURF_SURFACE_INUSE 0 0x8ac 1 0 2
	SURFACE_INUSE_ADDRESS 0 31
regHUBPREQ3_DCSURF_SURFACE_INUSE_C 0 0x8ae 1 0 2
	SURFACE_INUSE_ADDRESS_C 0 31
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH 0 0x8ad 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH 0 15
	SURFACE_INUSE_VMID 28 31
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C 0 0x8af 2 0 2
	SURFACE_INUSE_ADDRESS_HIGH_C 0 15
	SURFACE_INUSE_VMID_C 28 31
regHUBPREQ3_DCSURF_SURFACE_PITCH 0 0x89b 1 0 2
	PITCH 0 15
regHUBPREQ3_DCSURF_SURFACE_PITCH_C 0 0x89c 1 0 2
	PITCH_C 0 15
regHUBPREQ3_DST_AFTER_SCALER 0 0x8d2 2 0 2
	REFCYC_X_AFTER_SCALER 0 12
	DST_Y_AFTER_SCALER 16 18
regHUBPREQ3_DST_DIMENSIONS 0 0x8d1 1 0 2
	REFCYC_PER_HTOTAL 0 20
regHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT 0 0x8e9 1 0 2
	DST_Y_DELTA_DRQ_LIMIT 0 14
regHUBPREQ3_FLIP_PARAMETERS_0 0 0x8da 2 0 2
	DST_Y_PER_VM_FLIP 0 6
	DST_Y_PER_ROW_FLIP 8 13
regHUBPREQ3_FLIP_PARAMETERS_1 0 0x8db 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_L 0 22
regHUBPREQ3_FLIP_PARAMETERS_2 0 0x8dc 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_L 0 22
regHUBPREQ3_FLIP_PARAMETERS_3 0 0x8f0 1 0 2
	REFCYC_PER_VM_GROUP_FLIP 0 22
regHUBPREQ3_FLIP_PARAMETERS_4 0 0x8f1 1 0 2
	REFCYC_PER_VM_REQ_FLIP 0 22
regHUBPREQ3_FLIP_PARAMETERS_5 0 0x8f2 1 0 2
	REFCYC_PER_PTE_GROUP_FLIP_C 0 22
regHUBPREQ3_FLIP_PARAMETERS_6 0 0x8f3 1 0 2
	REFCYC_PER_META_CHUNK_FLIP_C 0 22
regHUBPREQ3_HUBPREQ_MEM_PWR_CTRL 0 0x8ea 6 0 2
	REQ_DPTE_MEM_PWR_FORCE 0 1
	REQ_DPTE_MEM_PWR_DIS 2 2
	REQ_TPTE_MEM_PWR_FORCE 4 5
	REQ_TPTE_MEM_PWR_DIS 6 6
	REQ_PDE_MEM_PWR_FORCE 8 9
	REQ_PDE_MEM_PWR_DIS 10 10
regHUBPREQ3_HUBPREQ_MEM_PWR_STATUS 0 0x8eb 3 0 2
	REQ_DPTE_MEM_PWR_STATE 0 1
	REQ_TPTE_MEM_PWR_STATE 2 3
	REQ_PDE_MEM_PWR_STATE 4 5
regHUBPREQ3_HUBPREQ_STATUS_REG0 0 0x8f5 3 0 2
	STATUS_TPTE_ROW_READY_S0 0 4
	STATUS_TPTE_ROW_READY_S1 8 12
	STATUS_VTG_COUNT 16 30
regHUBPREQ3_HUBPREQ_STATUS_REG1 0 0x8f6 2 0 2
	STATUS_CHUNK_REQ_X_OR_Y_S0 0 15
	STATUS_CHUNK_REQ_X_OR_Y_S1 16 31
regHUBPREQ3_HUBPREQ_STATUS_REG2 0 0x8f7 24 0 2
	STATUS_EXIT_SELF_REFRESH_S0 0 0
	STATUS_ENTER_SELF_REFRESH_S0 1 1
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S0 2 2
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S0 3 3
	STATUS_ALLOW_USR_RETRAINING_S0 4 4
	STATUS_QOS_URGENT_S0 5 5
	STATUS_EXIT_SELF_REFRESH_S1 8 8
	STATUS_ENTER_SELF_REFRESH_S1 9 9
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_S1 10 10
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_S1 11 11
	STATUS_ALLOW_USR_RETRAINING_S1 12 12
	STATUS_QOS_URGENT_S1 13 13
	STATUS_EXIT_SELF_REFRESH_CUR 16 16
	STATUS_ENTER_SELF_REFRESH_CUR 17 17
	STATUS_ALLOW_UCLK_PSTATE_CHANGE_CUR 18 18
	STATUS_ALLOW_FCLK_PSTATE_CHANGE_CUR 19 19
	STATUS_ALLOW_USR_RETRAINING_CUR 20 20
	STATUS_QOS_URGENT_CUR 21 21
	STATUS_VBLANK 26 26
	STATUS_HUBP_EN 27 27
	STATUS_PIPE_IN_RECOVERY 28 28
	STATUS_PIPE_IN_FLUSH 29 29
	STATUS_FLIP_ACTIVE_S0 30 30
	STATUS_FLIP_ACTIVE_S1 31 31
regHUBPREQ3_HUBPREQ_STATUS_REG3 0 0x8f8 3 0 2
	STATUS_TDLUT_EN_LOCAL 0 0
	STATUS_TDLUT_DELIVERY_ACTIVE 1 1
	STATUS_TDLUT_PIX_CTRL 2 2
regHUBPREQ3_NOM_PARAMETERS_0 0 0x8dd 1 0 2
	DST_Y_PER_PTE_ROW_NOM_L 0 16
regHUBPREQ3_NOM_PARAMETERS_1 0 0x8de 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_L 0 22
regHUBPREQ3_NOM_PARAMETERS_2 0 0x8df 1 0 2
	DST_Y_PER_PTE_ROW_NOM_C 0 16
regHUBPREQ3_NOM_PARAMETERS_3 0 0x8e0 1 0 2
	REFCYC_PER_PTE_GROUP_NOM_C 0 22
regHUBPREQ3_NOM_PARAMETERS_4 0 0x8e1 1 0 2
	DST_Y_PER_META_ROW_NOM_L 0 16
regHUBPREQ3_NOM_PARAMETERS_5 0 0x8e2 1 0 2
	REFCYC_PER_META_CHUNK_NOM_L 0 22
regHUBPREQ3_NOM_PARAMETERS_6 0 0x8e3 1 0 2
	DST_Y_PER_META_ROW_NOM_C 0 16
regHUBPREQ3_NOM_PARAMETERS_7 0 0x8e4 1 0 2
	REFCYC_PER_META_CHUNK_NOM_C 0 22
regHUBPREQ3_PER_LINE_DELIVERY 0 0x8e6 2 0 2
	REFCYC_PER_LINE_DELIVERY_L 0 12
	REFCYC_PER_LINE_DELIVERY_C 16 28
regHUBPREQ3_PER_LINE_DELIVERY_PRE 0 0x8e5 2 0 2
	REFCYC_PER_LINE_DELIVERY_PRE_L 0 12
	REFCYC_PER_LINE_DELIVERY_PRE_C 16 28
regHUBPREQ3_PREFETCH_SETTINGS 0 0x8d3 2 0 2
	VRATIO_PREFETCH 0 21
	DST_Y_PREFETCH 24 31
regHUBPREQ3_PREFETCH_SETTINGS_C 0 0x8d4 1 0 2
	VRATIO_PREFETCH_C 0 21
regHUBPREQ3_REF_FREQ_TO_PIX_FREQ 0 0x8e8 1 0 2
	REF_FREQ_TO_PIX_FREQ 0 20
regHUBPREQ3_UCLK_PSTATE_FORCE 0 0x8f4 4 0 2
	DATA_UCLK_PSTATE_FORCE_EN 0 0
	DATA_UCLK_PSTATE_FORCE_VALUE 1 1
	CURSOR_UCLK_PSTATE_FORCE_EN 2 2
	CURSOR_UCLK_PSTATE_FORCE_VALUE 3 3
regHUBPREQ3_VBLANK_PARAMETERS_0 0 0x8d5 2 0 2
	DST_Y_PER_VM_VBLANK 0 6
	DST_Y_PER_ROW_VBLANK 8 13
regHUBPREQ3_VBLANK_PARAMETERS_1 0 0x8d6 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_L 0 22
regHUBPREQ3_VBLANK_PARAMETERS_2 0 0x8d7 1 0 2
	REFCYC_PER_PTE_GROUP_VBLANK_C 0 22
regHUBPREQ3_VBLANK_PARAMETERS_3 0 0x8d8 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_L 0 22
regHUBPREQ3_VBLANK_PARAMETERS_4 0 0x8d9 1 0 2
	REFCYC_PER_META_CHUNK_VBLANK_C 0 22
regHUBPREQ3_VBLANK_PARAMETERS_5 0 0x8ee 1 0 2
	REFCYC_PER_VM_GROUP_VBLANK 0 22
regHUBPREQ3_VBLANK_PARAMETERS_6 0 0x8ef 1 0 2
	REFCYC_PER_VM_REQ_VBLANK 0 22
regHUBPREQ3_VMID_SETTINGS_0 0 0x89d 1 0 2
	VMID 0 3
regHUBPRET0_HUBPRET_CONTROL 0 0x66d 7 0 2
	DET_BUF_PLANE1_BASE_ADDRESS 4 14
	PACK_3TO2_ELEMENT_DISABLE 15 15
	CROSSBAR_SRC_ALPHA 16 17
	CROSSBAR_SRC_Y_G 18 19
	CROSSBAR_SRC_CB_B 20 21
	CROSSBAR_SRC_CR_R 22 23
	HUBPRET_CONTROL_SPARE 24 31
regHUBPRET0_HUBPRET_INTERRUPT 0 0x674 15 0 2
	PIPE_VBLANK_INT_MASK 0 0
	PIPE_READ_LINE0_INT_MASK 1 1
	PIPE_READ_LINE1_INT_MASK 2 2
	PIPE_VBLANK_INT_TYPE 4 4
	PIPE_READ_LINE0_INT_TYPE 5 5
	PIPE_READ_LINE1_INT_TYPE 6 6
	PIPE_VBLANK_INT_CLEAR 8 8
	PIPE_READ_LINE0_INT_CLEAR 9 9
	PIPE_READ_LINE1_INT_CLEAR 10 10
	PIPE_VBLANK_STATUS 12 12
	PIPE_READ_LINE0_STATUS 13 13
	PIPE_READ_LINE1_STATUS 14 14
	PIPE_VBLANK_INT_STATUS 16 16
	PIPE_READ_LINE0_INT_STATUS 17 17
	PIPE_READ_LINE1_INT_STATUS 18 18
regHUBPRET0_HUBPRET_MEM_PWR_CTRL 0 0x66e 5 0 2
	DMROB_MEM_PWR_FORCE 8 9
	DMROB_MEM_PWR_DIS 10 10
	PIXCDC_MEM_PWR_FORCE 16 17
	PIXCDC_MEM_PWR_DIS 18 18
	PIXCDC_MEM_PWR_LS_MODE 20 21
regHUBPRET0_HUBPRET_MEM_PWR_STATUS 0 0x66f 2 0 2
	DMROB_MEM_PWR_STATE 2 3
	PIXCDC_MEM_PWR_STATE 4 5
regHUBPRET0_HUBPRET_READ_LINE0 0 0x672 2 0 2
	PIPE_READ_LINE0_START 0 15
	PIPE_READ_LINE0_END 16 31
regHUBPRET0_HUBPRET_READ_LINE1 0 0x673 2 0 2
	PIPE_READ_LINE1_START 0 15
	PIPE_READ_LINE1_END 16 31
regHUBPRET0_HUBPRET_READ_LINE_CTRL0 0 0x670 2 0 2
	PIPE_READ_LINE_INTERVAL_IN_NONACTIVE 0 15
	PIPE_READ_LINE_VBLANK_MAXIMUM 16 31
regHUBPRET0_HUBPRET_READ_LINE_CTRL1 0 0x671 2 0 2
	PIPE_READ_LINE_REPORTED_WHEN_REQ_DISABLED 0 15
	HUBPRET_READ_LINE_CTRL1_SPARE 16 31
regHUBPRET0_HUBPRET_READ_LINE_STATUS 0 0x676 5 0 2
	PIPE_READ_VBLANK 0 0
	PIPE_READ_LINE0_INSIDE 4 4
	PIPE_READ_LINE0_OUTSIDE 5 5
	PIPE_READ_LINE1_INSIDE 8 8
	PIPE_READ_LINE1_OUTSIDE 10 10
regHUBPRET0_HUBPRET_READ_LINE_VALUE 0 0x675 2 0 2
	PIPE_READ_LINE 0 15
	PIPE_READ_LINE_SNAPSHOT 16 31
regHUBPRET1_HUBPRET_CONTROL 0 0x749 7 0 2
	DET_BUF_PLANE1_BASE_ADDRESS 4 14
	PACK_3TO2_ELEMENT_DISABLE 15 15
	CROSSBAR_SRC_ALPHA 16 17
	CROSSBAR_SRC_Y_G 18 19
	CROSSBAR_SRC_CB_B 20 21
	CROSSBAR_SRC_CR_R 22 23
	HUBPRET_CONTROL_SPARE 24 31
regHUBPRET1_HUBPRET_INTERRUPT 0 0x750 15 0 2
	PIPE_VBLANK_INT_MASK 0 0
	PIPE_READ_LINE0_INT_MASK 1 1
	PIPE_READ_LINE1_INT_MASK 2 2
	PIPE_VBLANK_INT_TYPE 4 4
	PIPE_READ_LINE0_INT_TYPE 5 5
	PIPE_READ_LINE1_INT_TYPE 6 6
	PIPE_VBLANK_INT_CLEAR 8 8
	PIPE_READ_LINE0_INT_CLEAR 9 9
	PIPE_READ_LINE1_INT_CLEAR 10 10
	PIPE_VBLANK_STATUS 12 12
	PIPE_READ_LINE0_STATUS 13 13
	PIPE_READ_LINE1_STATUS 14 14
	PIPE_VBLANK_INT_STATUS 16 16
	PIPE_READ_LINE0_INT_STATUS 17 17
	PIPE_READ_LINE1_INT_STATUS 18 18
regHUBPRET1_HUBPRET_MEM_PWR_CTRL 0 0x74a 5 0 2
	DMROB_MEM_PWR_FORCE 8 9
	DMROB_MEM_PWR_DIS 10 10
	PIXCDC_MEM_PWR_FORCE 16 17
	PIXCDC_MEM_PWR_DIS 18 18
	PIXCDC_MEM_PWR_LS_MODE 20 21
regHUBPRET1_HUBPRET_MEM_PWR_STATUS 0 0x74b 2 0 2
	DMROB_MEM_PWR_STATE 2 3
	PIXCDC_MEM_PWR_STATE 4 5
regHUBPRET1_HUBPRET_READ_LINE0 0 0x74e 2 0 2
	PIPE_READ_LINE0_START 0 15
	PIPE_READ_LINE0_END 16 31
regHUBPRET1_HUBPRET_READ_LINE1 0 0x74f 2 0 2
	PIPE_READ_LINE1_START 0 15
	PIPE_READ_LINE1_END 16 31
regHUBPRET1_HUBPRET_READ_LINE_CTRL0 0 0x74c 2 0 2
	PIPE_READ_LINE_INTERVAL_IN_NONACTIVE 0 15
	PIPE_READ_LINE_VBLANK_MAXIMUM 16 31
regHUBPRET1_HUBPRET_READ_LINE_CTRL1 0 0x74d 2 0 2
	PIPE_READ_LINE_REPORTED_WHEN_REQ_DISABLED 0 15
	HUBPRET_READ_LINE_CTRL1_SPARE 16 31
regHUBPRET1_HUBPRET_READ_LINE_STATUS 0 0x752 5 0 2
	PIPE_READ_VBLANK 0 0
	PIPE_READ_LINE0_INSIDE 4 4
	PIPE_READ_LINE0_OUTSIDE 5 5
	PIPE_READ_LINE1_INSIDE 8 8
	PIPE_READ_LINE1_OUTSIDE 10 10
regHUBPRET1_HUBPRET_READ_LINE_VALUE 0 0x751 2 0 2
	PIPE_READ_LINE 0 15
	PIPE_READ_LINE_SNAPSHOT 16 31
regHUBPRET2_HUBPRET_CONTROL 0 0x825 7 0 2
	DET_BUF_PLANE1_BASE_ADDRESS 4 14
	PACK_3TO2_ELEMENT_DISABLE 15 15
	CROSSBAR_SRC_ALPHA 16 17
	CROSSBAR_SRC_Y_G 18 19
	CROSSBAR_SRC_CB_B 20 21
	CROSSBAR_SRC_CR_R 22 23
	HUBPRET_CONTROL_SPARE 24 31
regHUBPRET2_HUBPRET_INTERRUPT 0 0x82c 15 0 2
	PIPE_VBLANK_INT_MASK 0 0
	PIPE_READ_LINE0_INT_MASK 1 1
	PIPE_READ_LINE1_INT_MASK 2 2
	PIPE_VBLANK_INT_TYPE 4 4
	PIPE_READ_LINE0_INT_TYPE 5 5
	PIPE_READ_LINE1_INT_TYPE 6 6
	PIPE_VBLANK_INT_CLEAR 8 8
	PIPE_READ_LINE0_INT_CLEAR 9 9
	PIPE_READ_LINE1_INT_CLEAR 10 10
	PIPE_VBLANK_STATUS 12 12
	PIPE_READ_LINE0_STATUS 13 13
	PIPE_READ_LINE1_STATUS 14 14
	PIPE_VBLANK_INT_STATUS 16 16
	PIPE_READ_LINE0_INT_STATUS 17 17
	PIPE_READ_LINE1_INT_STATUS 18 18
regHUBPRET2_HUBPRET_MEM_PWR_CTRL 0 0x826 5 0 2
	DMROB_MEM_PWR_FORCE 8 9
	DMROB_MEM_PWR_DIS 10 10
	PIXCDC_MEM_PWR_FORCE 16 17
	PIXCDC_MEM_PWR_DIS 18 18
	PIXCDC_MEM_PWR_LS_MODE 20 21
regHUBPRET2_HUBPRET_MEM_PWR_STATUS 0 0x827 2 0 2
	DMROB_MEM_PWR_STATE 2 3
	PIXCDC_MEM_PWR_STATE 4 5
regHUBPRET2_HUBPRET_READ_LINE0 0 0x82a 2 0 2
	PIPE_READ_LINE0_START 0 15
	PIPE_READ_LINE0_END 16 31
regHUBPRET2_HUBPRET_READ_LINE1 0 0x82b 2 0 2
	PIPE_READ_LINE1_START 0 15
	PIPE_READ_LINE1_END 16 31
regHUBPRET2_HUBPRET_READ_LINE_CTRL0 0 0x828 2 0 2
	PIPE_READ_LINE_INTERVAL_IN_NONACTIVE 0 15
	PIPE_READ_LINE_VBLANK_MAXIMUM 16 31
regHUBPRET2_HUBPRET_READ_LINE_CTRL1 0 0x829 2 0 2
	PIPE_READ_LINE_REPORTED_WHEN_REQ_DISABLED 0 15
	HUBPRET_READ_LINE_CTRL1_SPARE 16 31
regHUBPRET2_HUBPRET_READ_LINE_STATUS 0 0x82e 5 0 2
	PIPE_READ_VBLANK 0 0
	PIPE_READ_LINE0_INSIDE 4 4
	PIPE_READ_LINE0_OUTSIDE 5 5
	PIPE_READ_LINE1_INSIDE 8 8
	PIPE_READ_LINE1_OUTSIDE 10 10
regHUBPRET2_HUBPRET_READ_LINE_VALUE 0 0x82d 2 0 2
	PIPE_READ_LINE 0 15
	PIPE_READ_LINE_SNAPSHOT 16 31
regHUBPRET3_HUBPRET_CONTROL 0 0x901 7 0 2
	DET_BUF_PLANE1_BASE_ADDRESS 4 14
	PACK_3TO2_ELEMENT_DISABLE 15 15
	CROSSBAR_SRC_ALPHA 16 17
	CROSSBAR_SRC_Y_G 18 19
	CROSSBAR_SRC_CB_B 20 21
	CROSSBAR_SRC_CR_R 22 23
	HUBPRET_CONTROL_SPARE 24 31
regHUBPRET3_HUBPRET_INTERRUPT 0 0x908 15 0 2
	PIPE_VBLANK_INT_MASK 0 0
	PIPE_READ_LINE0_INT_MASK 1 1
	PIPE_READ_LINE1_INT_MASK 2 2
	PIPE_VBLANK_INT_TYPE 4 4
	PIPE_READ_LINE0_INT_TYPE 5 5
	PIPE_READ_LINE1_INT_TYPE 6 6
	PIPE_VBLANK_INT_CLEAR 8 8
	PIPE_READ_LINE0_INT_CLEAR 9 9
	PIPE_READ_LINE1_INT_CLEAR 10 10
	PIPE_VBLANK_STATUS 12 12
	PIPE_READ_LINE0_STATUS 13 13
	PIPE_READ_LINE1_STATUS 14 14
	PIPE_VBLANK_INT_STATUS 16 16
	PIPE_READ_LINE0_INT_STATUS 17 17
	PIPE_READ_LINE1_INT_STATUS 18 18
regHUBPRET3_HUBPRET_MEM_PWR_CTRL 0 0x902 5 0 2
	DMROB_MEM_PWR_FORCE 8 9
	DMROB_MEM_PWR_DIS 10 10
	PIXCDC_MEM_PWR_FORCE 16 17
	PIXCDC_MEM_PWR_DIS 18 18
	PIXCDC_MEM_PWR_LS_MODE 20 21
regHUBPRET3_HUBPRET_MEM_PWR_STATUS 0 0x903 2 0 2
	DMROB_MEM_PWR_STATE 2 3
	PIXCDC_MEM_PWR_STATE 4 5
regHUBPRET3_HUBPRET_READ_LINE0 0 0x906 2 0 2
	PIPE_READ_LINE0_START 0 15
	PIPE_READ_LINE0_END 16 31
regHUBPRET3_HUBPRET_READ_LINE1 0 0x907 2 0 2
	PIPE_READ_LINE1_START 0 15
	PIPE_READ_LINE1_END 16 31
regHUBPRET3_HUBPRET_READ_LINE_CTRL0 0 0x904 2 0 2
	PIPE_READ_LINE_INTERVAL_IN_NONACTIVE 0 15
	PIPE_READ_LINE_VBLANK_MAXIMUM 16 31
regHUBPRET3_HUBPRET_READ_LINE_CTRL1 0 0x905 2 0 2
	PIPE_READ_LINE_REPORTED_WHEN_REQ_DISABLED 0 15
	HUBPRET_READ_LINE_CTRL1_SPARE 16 31
regHUBPRET3_HUBPRET_READ_LINE_STATUS 0 0x90a 5 0 2
	PIPE_READ_VBLANK 0 0
	PIPE_READ_LINE0_INSIDE 4 4
	PIPE_READ_LINE0_OUTSIDE 5 5
	PIPE_READ_LINE1_INSIDE 8 8
	PIPE_READ_LINE1_OUTSIDE 10 10
regHUBPRET3_HUBPRET_READ_LINE_VALUE 0 0x909 2 0 2
	PIPE_READ_LINE 0 15
	PIPE_READ_LINE_SNAPSHOT 16 31
regI2C_DDC_HPD_INTERRUPT_DEST 0 0x15d 15 0 2
	DOUT_IHC_I2C_SW_DONE_INTERRUPT_DEST 0 0
	DOUT_IHC_I2C_DDC1_HW_DONE_INTERRUPT_DEST 1 1
	DOUT_IHC_I2C_DDC2_HW_DONE_INTERRUPT_DEST 2 2
	DOUT_IHC_I2C_DDC3_HW_DONE_INTERRUPT_DEST 3 3
	DOUT_IHC_I2C_DDC4_HW_DONE_INTERRUPT_DEST 4 4
	DOUT_IHC_I2C_DDC5_HW_DONE_INTERRUPT_DEST 5 5
	DOUT_IHC_I2C_DDC6_HW_DONE_INTERRUPT_DEST 6 6
	DOUT_IHC_I2C_DDCVGA_HW_DONE_INTERRUPT_DEST 7 7
	DC_I2C_DDC1_READ_REQUEST_INTERRUPT_DEST 16 16
	DC_I2C_DDC2_READ_REQUEST_INTERRUPT_DEST 17 17
	DC_I2C_DDC3_READ_REQUEST_INTERRUPT_DEST 18 18
	DC_I2C_DDC4_READ_REQUEST_INTERRUPT_DEST 19 19
	DC_I2C_DDC5_READ_REQUEST_INTERRUPT_DEST 20 20
	DC_I2C_DDC6_READ_REQUEST_INTERRUPT_DEST 21 21
	DC_I2C_DDCVGA_READ_REQUEST_INTERRPUT_DEST 22 22
regINPUT_PAYLOAD_CAPABILITY 0 0x4b7001 1 0 3
	INPUT_PAYLOAD_CAPABILITY 0 15
regINPUT_STREAM_PAYLOAD_CAPABILITY 0 0x4b7006 1 0 3
	INSTRMPAY 0 15
regINTERCEPT_STATE 0 0x2884 10 0 2
	PWRSEQ0_INTERCEPTB_STATE 0 0
	PWRSEQ1_INTERCEPTB_STATE 1 1
	DLPC_INTERCEPTB_STATE 2 2
	DPCS0_INTERCEPTB_STATE 4 4
	DPCS1_INTERCEPTB_STATE 5 5
	DPCS2_INTERCEPTB_STATE 6 6
	DPCS3_INTERCEPTB_STATE 7 7
	DPCS4_INTERCEPTB_STATE 8 8
	DPCS5_INTERCEPTB_STATE 9 9
	DPCS6_INTERCEPTB_STATE 10 10
regINTERRUPT_CONTROL 0 0x4b7008 18 0 3
	STREAM_0_INTERRUPT_ENABLE 0 0
	STREAM_1_INTERRUPT_ENABLE 1 1
	STREAM_2_INTERRUPT_ENABLE 2 2
	STREAM_3_INTERRUPT_ENABLE 3 3
	STREAM_4_INTERRUPT_ENABLE 4 4
	STREAM_5_INTERRUPT_ENABLE 5 5
	STREAM_6_INTERRUPT_ENABLE 6 6
	STREAM_7_INTERRUPT_ENABLE 7 7
	STREAM_8_INTERRUPT_ENABLE 8 8
	STREAM_9_INTERRUPT_ENABLE 9 9
	STREAM_10_INTERRUPT_ENABLE 10 10
	STREAM_11_INTERRUPT_ENABLE 11 11
	STREAM_12_INTERRUPT_ENABLE 12 12
	STREAM_13_INTERRUPT_ENABLE 13 13
	STREAM_14_INTERRUPT_ENABLE 14 14
	STREAM_15_INTERRUPT_ENABLE 15 15
	CONTROLLER_INTERRUPT_ENABLE 30 30
	GLOBAL_INTERRUPT_ENABLE 31 31
regINTERRUPT_STATUS 0 0x4b7009 18 0 3
	STREAM_0_INTERRUPT_STATUS 0 0
	STREAM_1_INTERRUPT_STATUS 1 1
	STREAM_2_INTERRUPT_STATUS 2 2
	STREAM_3_INTERRUPT_STATUS 3 3
	STREAM_4_INTERRUPT_STATUS 4 4
	STREAM_5_INTERRUPT_STATUS 5 5
	STREAM_6_INTERRUPT_STATUS 6 6
	STREAM_7_INTERRUPT_STATUS 7 7
	STREAM_8_INTERRUPT_STATUS 8 8
	STREAM_9_INTERRUPT_STATUS 9 9
	STREAM_10_INTERRUPT_STATUS 10 10
	STREAM_11_INTERRUPT_STATUS 11 11
	STREAM_12_INTERRUPT_STATUS 12 12
	STREAM_13_INTERRUPT_STATUS 13 13
	STREAM_14_INTERRUPT_STATUS 14 14
	STREAM_15_INTERRUPT_STATUS 15 15
	CONTROLLER_INTERRUPT_STATUS 30 30
	GLOBAL_INTERRUPT_STATUS 31 31
regLONO_MEM_PWR_REQ_CNTL 0 0xa4 1 0 2
	LONO_MEM_PWR_REQ_DIS 0 0
regMAJOR_VERSION 0 0x4b7000 1 0 3
	MAJOR_VERSION 0 7
regMCIF_WB_ARBITRATION_CONTROL 0 0x27e 2 0 2
	MCIF_WB_CLIENT_ARBITRATION_SLICE 0 1
	MCIF_WB_TIME_PER_PIXEL 20 31
regMCIF_WB_BUFMGR_STATUS 0 0x274 7 0 2
	MCIF_WB_BUFMGR_SW_INT_STATUS 0 0
	MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS 1 1
	MCIF_WB_BUFMGR_CUR_BUF 4 6
	MCIF_WB_BUF_DUALSIZE_STATUS 7 7
	MCIF_WB_BUFMGR_BUFTAG 8 11
	MCIF_WB_BUFMGR_CUR_LINE_L 12 24
	MCIF_WB_BUFMGR_NEXT_BUF 28 30
regMCIF_WB_BUFMGR_SW_CONTROL 0 0x272 7 0 2
	MCIF_WB_BUFMGR_ENABLE 0 0
	MCIF_WB_BUFMGR_SW_INT_EN 4 4
	MCIF_WB_BUFMGR_SW_INT_ACK 5 5
	MCIF_WB_BUFMGR_SW_SLICE_INT_EN 6 6
	MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN 7 7
	MCIF_WB_BUFMGR_SW_LOCK 8 11
	MCIF_WB_BUF_ADDR_FENCE_EN 24 24
regMCIF_WB_BUFMGR_VCE_CONTROL 0 0x292 3 0 2
	MCIF_WB_BUFMGR_VCE_LOCK_IGNORE 0 0
	MCIF_WB_BUFMGR_VCE_LOCK 8 11
	MCIF_WB_BUFMGR_SLICE_SIZE 16 28
regMCIF_WB_BUF_1_ADDR_C 0 0x284 1 0 2
	MCIF_WB_BUF_1_ADDR_C 0 31
regMCIF_WB_BUF_1_ADDR_C_HIGH 0 0x29c 1 0 2
	MCIF_WB_BUF_1_ADDR_C_HIGH 0 7
regMCIF_WB_BUF_1_ADDR_Y 0 0x282 1 0 2
	MCIF_WB_BUF_1_ADDR_Y 0 31
regMCIF_WB_BUF_1_ADDR_Y_HIGH 0 0x29b 1 0 2
	MCIF_WB_BUF_1_ADDR_Y_HIGH 0 7
regMCIF_WB_BUF_1_RESOLUTION 0 0x2a3 2 0 2
	MCIF_WB_BUF_1_RESOLUTION_WIDTH 0 12
	MCIF_WB_BUF_1_RESOLUTION_HEIGHT 16 28
regMCIF_WB_BUF_1_STATUS 0 0x276 9 0 2
	MCIF_WB_BUF_1_ACTIVE 0 0
	MCIF_WB_BUF_1_SW_LOCKED 1 1
	MCIF_WB_BUF_1_VCE_LOCKED 2 2
	MCIF_WB_BUF_1_OVERFLOW 3 3
	MCIF_WB_BUF_1_DISABLE 4 4
	MCIF_WB_BUF_1_MODE 5 7
	MCIF_WB_BUF_1_BUFTAG 8 11
	MCIF_WB_BUF_1_NXT_BUF 12 14
	MCIF_WB_BUF_1_CUR_LINE_L 16 28
regMCIF_WB_BUF_1_STATUS2 0 0x277 7 0 2
	MCIF_WB_BUF_1_NEW_CONTENT 13 13
	MCIF_WB_BUF_1_COLOR_DEPTH 14 14
	MCIF_WB_BUF_1_TMZ_BLACK_PIXEL 15 15
	MCIF_WB_BUF_1_TMZ 16 16
	MCIF_WB_BUF_1_Y_OVERRUN 17 17
	MCIF_WB_BUF_1_C_OVERRUN 18 18
	MCIF_WB_BUF_1_EYE_FLAG 19 19
regMCIF_WB_BUF_2_ADDR_C 0 0x288 1 0 2
	MCIF_WB_BUF_2_ADDR_C 0 31
regMCIF_WB_BUF_2_ADDR_C_HIGH 0 0x29e 1 0 2
	MCIF_WB_BUF_2_ADDR_C_HIGH 0 7
regMCIF_WB_BUF_2_ADDR_Y 0 0x286 1 0 2
	MCIF_WB_BUF_2_ADDR_Y 0 31
regMCIF_WB_BUF_2_ADDR_Y_HIGH 0 0x29d 1 0 2
	MCIF_WB_BUF_2_ADDR_Y_HIGH 0 7
regMCIF_WB_BUF_2_RESOLUTION 0 0x2a4 2 0 2
	MCIF_WB_BUF_2_RESOLUTION_WIDTH 0 12
	MCIF_WB_BUF_2_RESOLUTION_HEIGHT 16 28
regMCIF_WB_BUF_2_STATUS 0 0x278 9 0 2
	MCIF_WB_BUF_2_ACTIVE 0 0
	MCIF_WB_BUF_2_SW_LOCKED 1 1
	MCIF_WB_BUF_2_VCE_LOCKED 2 2
	MCIF_WB_BUF_2_OVERFLOW 3 3
	MCIF_WB_BUF_2_DISABLE 4 4
	MCIF_WB_BUF_2_MODE 5 7
	MCIF_WB_BUF_2_BUFTAG 8 11
	MCIF_WB_BUF_2_NXT_BUF 12 14
	MCIF_WB_BUF_2_CUR_LINE_L 16 28
regMCIF_WB_BUF_2_STATUS2 0 0x279 7 0 2
	MCIF_WB_BUF_2_NEW_CONTENT 13 13
	MCIF_WB_BUF_2_COLOR_DEPTH 14 14
	MCIF_WB_BUF_2_TMZ_BLACK_PIXEL 15 15
	MCIF_WB_BUF_2_TMZ 16 16
	MCIF_WB_BUF_2_Y_OVERRUN 17 17
	MCIF_WB_BUF_2_C_OVERRUN 18 18
	MCIF_WB_BUF_2_EYE_FLAG 19 19
regMCIF_WB_BUF_3_ADDR_C 0 0x28c 1 0 2
	MCIF_WB_BUF_3_ADDR_C 0 31
regMCIF_WB_BUF_3_ADDR_C_HIGH 0 0x2a0 1 0 2
	MCIF_WB_BUF_3_ADDR_C_HIGH 0 7
regMCIF_WB_BUF_3_ADDR_Y 0 0x28a 1 0 2
	MCIF_WB_BUF_3_ADDR_Y 0 31
regMCIF_WB_BUF_3_ADDR_Y_HIGH 0 0x29f 1 0 2
	MCIF_WB_BUF_3_ADDR_Y_HIGH 0 7
regMCIF_WB_BUF_3_RESOLUTION 0 0x2a5 2 0 2
	MCIF_WB_BUF_3_RESOLUTION_WIDTH 0 12
	MCIF_WB_BUF_3_RESOLUTION_HEIGHT 16 28
regMCIF_WB_BUF_3_STATUS 0 0x27a 9 0 2
	MCIF_WB_BUF_3_ACTIVE 0 0
	MCIF_WB_BUF_3_SW_LOCKED 1 1
	MCIF_WB_BUF_3_VCE_LOCKED 2 2
	MCIF_WB_BUF_3_OVERFLOW 3 3
	MCIF_WB_BUF_3_DISABLE 4 4
	MCIF_WB_BUF_3_MODE 5 7
	MCIF_WB_BUF_3_BUFTAG 8 11
	MCIF_WB_BUF_3_NXT_BUF 12 14
	MCIF_WB_BUF_3_CUR_LINE_L 16 28
regMCIF_WB_BUF_3_STATUS2 0 0x27b 7 0 2
	MCIF_WB_BUF_3_NEW_CONTENT 13 13
	MCIF_WB_BUF_3_COLOR_DEPTH 14 14
	MCIF_WB_BUF_3_TMZ_BLACK_PIXEL 15 15
	MCIF_WB_BUF_3_TMZ 16 16
	MCIF_WB_BUF_3_Y_OVERRUN 17 17
	MCIF_WB_BUF_3_C_OVERRUN 18 18
	MCIF_WB_BUF_3_EYE_FLAG 19 19
regMCIF_WB_BUF_4_ADDR_C 0 0x290 1 0 2
	MCIF_WB_BUF_4_ADDR_C 0 31
regMCIF_WB_BUF_4_ADDR_C_HIGH 0 0x2a2 1 0 2
	MCIF_WB_BUF_4_ADDR_C_HIGH 0 7
regMCIF_WB_BUF_4_ADDR_Y 0 0x28e 1 0 2
	MCIF_WB_BUF_4_ADDR_Y 0 31
regMCIF_WB_BUF_4_ADDR_Y_HIGH 0 0x2a1 1 0 2
	MCIF_WB_BUF_4_ADDR_Y_HIGH 0 7
regMCIF_WB_BUF_4_RESOLUTION 0 0x2a6 2 0 2
	MCIF_WB_BUF_4_RESOLUTION_WIDTH 0 12
	MCIF_WB_BUF_4_RESOLUTION_HEIGHT 16 28
regMCIF_WB_BUF_4_STATUS 0 0x27c 9 0 2
	MCIF_WB_BUF_4_ACTIVE 0 0
	MCIF_WB_BUF_4_SW_LOCKED 1 1
	MCIF_WB_BUF_4_VCE_LOCKED 2 2
	MCIF_WB_BUF_4_OVERFLOW 3 3
	MCIF_WB_BUF_4_DISABLE 4 4
	MCIF_WB_BUF_4_MODE 5 7
	MCIF_WB_BUF_4_BUFTAG 8 11
	MCIF_WB_BUF_4_NXT_BUF 12 14
	MCIF_WB_BUF_4_CUR_LINE_L 16 28
regMCIF_WB_BUF_4_STATUS2 0 0x27d 7 0 2
	MCIF_WB_BUF_4_NEW_CONTENT 13 13
	MCIF_WB_BUF_4_COLOR_DEPTH 14 14
	MCIF_WB_BUF_4_TMZ_BLACK_PIXEL 15 15
	MCIF_WB_BUF_4_TMZ 16 16
	MCIF_WB_BUF_4_Y_OVERRUN 17 17
	MCIF_WB_BUF_4_C_OVERRUN 18 18
	MCIF_WB_BUF_4_EYE_FLAG 19 19
regMCIF_WB_BUF_CHROMA_SIZE 0 0x29a 1 0 2
	MCIF_WB_BUF_CHROMA_SIZE 0 19
regMCIF_WB_BUF_LUMA_SIZE 0 0x299 1 0 2
	MCIF_WB_BUF_LUMA_SIZE 0 19
regMCIF_WB_BUF_PITCH 0 0x275 2 0 2
	MCIF_WB_BUF_LUMA_PITCH 8 15
	MCIF_WB_BUF_CHROMA_PITCH 24 31
regMCIF_WB_CLOCK_GATER_CONTROL 0 0x294 1 0 2
	MCIF_WB_CLI_CLOCK_GATER_OVERRIDE 0 0
regMCIF_WB_MIN_TTO 0 0x2a9 1 0 2
	MCIF_WB_MIN_TTO 0 18
regMCIF_WB_NB_PSTATE_CONTROL 0 0x293 1 0 2
	NB_PSTATE_CHANGE_FORCE_ON 1 1
regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK 0 0x2aa 3 0 2
	NB_PSTATE_CHANGE_REFRESH_WATERMARK 0 20
	NB_PSTATE_CHANGE_WATERMARK_MASK 24 26
	NB_PSTATE_CHANGE_WATERMARK_TYPE 31 31
regMCIF_WB_PSTATE_CHANGE_DURATION_VBI 0 0x2a7 2 0 2
	MCIF_WB_UCLK_PSTATE_CHANGE_DURATION_VBI 0 15
	MCIF_WB_FCLK_PSTATE_CHANGE_DURATION_VBI 16 31
regMCIF_WB_SCLK_CHANGE 0 0x27f 1 0 2
	WM_CHANGE_ACK_FORCE_ON 0 0
regMCIF_WB_SECURITY_LEVEL 0 0x298 2 0 2
	MCIF_WB_SECURITY_LEVEL 0 2
	MCIF_WB_SPACE 4 6
regMCIF_WB_SELF_REFRESH_CONTROL 0 0x296 1 0 2
	PERFRAME_SELF_REFRESH 1 1
regMCIF_WB_TEST_DEBUG_DATA 0 0x281 0 0 2
regMCIF_WB_TEST_DEBUG_INDEX 0 0x280 0 0 2
regMCIF_WB_VMID_CONTROL 0 0x2a8 1 0 2
	MCIF_WB_P_VMID 0 3
regMCIF_WB_WATERMARK 0 0x2ab 2 0 2
	MCIF_WB_CLI_WATERMARK 0 20
	MCIF_WB_CLI_WATERMARK_MASK 24 26
regMICROSECOND_TIME_BASE_DIV 0 0x7b 5 0 1
	MICROSECOND_TIME_BASE_DIV 0 6
	XTAL_REF_DIV 8 14
	XTAL_REF_SEL 16 16
	XTAL_REF_CLOCK_SOURCE_SEL 17 17
	MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL 20 20
regMILLISECOND_TIME_BASE_DIV 0 0x70 2 0 1
	MILLISECOND_TIME_BASE_DIV 0 16
	MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL 20 20
regMINOR_VERSION 0 0x4b7000 1 0 3
	MINOR_VERSION 0 7
regMMHUBBUB_CLIENT_UNIT_ID 0 0x346 1 0 2
	WBIF0_UNIT_ID 8 13
regMMHUBBUB_CLOCK_CNTL 0 0x340 5 0 2
	MMHUBBUB_TEST_CLK_SEL 0 4
	DISPCLK_R_MMHUBBUB_GATE_DIS 5 5
	DISPCLK_G_WBIF0_GATE_DIS 9 9
	SOCCLK_G_WBIF0_GATE_DIS 10 10
	MMHUBBUB_FGCG_REP_DIS 17 17
regMMHUBBUB_CTRL 0 0x333 1 0 2
	MMHUB_SOCCLK_DS_MODE 0 1
regMMHUBBUB_INTERRUPT_DEST 0 0x14d 6 0 2
	BUFMGR_CWB0_IHIF_INTERRUPT_DEST 1 1
	BUFMGR_CWB1_IHIF_INTERRUPT_DEST 2 2
	BUFMGR_DWB0_IHIF_INTERRUPT_DEST 3 3
	BUFMGR_DWB1_IHIF_INTERRUPT_DEST 4 4
	BUFMGR_DWB2_IHIF_INTERRUPT_DEST 5 5
	MMHUBBUB_IHC_WARMUP_INTERRUPT_DEST 8 8
regMMHUBBUB_MEM_PWR_CNTL 0 0x33f 5 0 2
	MCIF_DWB0_MEM_PWR_FORCE 2 3
	MCIF_DWB0_MEM_PWR_DIS 4 4
	MCIF_DWB0_MEM_PWR_MODE_SEL 5 6
	MCIF_DWB0_LUMA_MEM_EN_NUM 7 7
	MCIF_DWB0_CHROMA_MEM_EN_NUM 8 8
regMMHUBBUB_MEM_PWR_STATUS 0 0x33e 4 0 2
	MCIF_DWB0_LUMA_MEM0_PWR_STATE 0 1
	MCIF_DWB0_LUMA_MEM1_PWR_STATE 2 3
	MCIF_DWB0_CHROMA_MEM0_PWR_STATE 4 5
	MCIF_DWB0_CHROMA_MEM1_PWR_STATE 6 7
regMMHUBBUB_MIN_TTO 0 0x2b1 1 0 2
	MMHUBBUB_MIN_TTO 0 18
regMMHUBBUB_SOFT_RESET 0 0x341 2 0 2
	WBIF0_SOFT_RESET 2 2
	DMUIF_SOFT_RESET 8 8
regMMHUBBUB_WARMUP_ADDR_REGION 0 0x2b0 1 0 2
	MMHUBBUB_WARMUP_ADDR_REGION 0 26
regMMHUBBUB_WARMUP_BASE_ADDR_HIGH 0 0x2af 1 0 2
	MMHUBBUB_WARMUP_BASE_ADDR_HIGH 0 10
regMMHUBBUB_WARMUP_BASE_ADDR_LOW 0 0x2ae 1 0 2
	MMHUBBUB_WARMUP_BASE_ADDR_LOW 0 31
regMMHUBBUB_WARMUP_CONFIG 0 0x2ac 2 0 2
	MMHUBBUB_WARMUP_QOS 16 19
	MMHUBBUB_WARMUP_AWID 20 23
regMMHUBBUB_WARMUP_CONTROL_STATUS 0 0x2ad 5 0 2
	MMHUBBUB_WARMUP_EN 0 0
	MMHUBBUB_WARMUP_SW_INT_EN 4 4
	MMHUBBUB_WARMUP_SW_INT_STATUS 5 5
	MMHUBBUB_WARMUP_SW_INT_ACK 6 6
	MMHUBBUB_WARMUP_INC_ADDR 8 25
regMMHUBBUB_WARMUP_VMID_CONTROL 0 0x348 1 0 2
	MMHUBBUB_WARMUP_P_VMID 0 3
regMPCC0_MPCC_BG_B_CB 0 0xc 1 0 3
	MPCC_BG_B_CB 0 11
regMPCC0_MPCC_BG_G_Y 0 0xb 1 0 3
	MPCC_BG_G_Y 0 11
regMPCC0_MPCC_BG_R_CR 0 0xa 1 0 3
	MPCC_BG_R_CR 0 11
regMPCC0_MPCC_BOT_GAIN_INSIDE 0 0x7 1 0 3
	MPCC_BOT_GAIN_INSIDE 0 18
regMPCC0_MPCC_BOT_GAIN_OUTSIDE 0 0x8 1 0 3
	MPCC_BOT_GAIN_OUTSIDE 0 18
regMPCC0_MPCC_BOT_SEL 0 0x1 1 0 3
	MPCC_BOT_SEL 0 3
regMPCC0_MPCC_CONTROL 0 0x3 8 0 3
	MPCC_MODE 0 1
	MPCC_ALPHA_BLND_MODE 4 5
	MPCC_ALPHA_MULTIPLIED_MODE 6 6
	MPCC_BLND_ACTIVE_OVERLAP_ONLY 7 7
	MPCC_BG_BPC 8 10
	MPCC_BOT_GAIN_MODE 11 11
	MPCC_GLOBAL_ALPHA 16 23
	MPCC_GLOBAL_GAIN 24 31
regMPCC0_MPCC_MEM_PWR_CTRL 0 0xd 4 0 3
	MPCC_OGAM_MEM_PWR_FORCE 0 1
	MPCC_OGAM_MEM_PWR_DIS 2 2
	MPCC_OGAM_MEM_LOW_PWR_MODE 4 5
	MPCC_OGAM_MEM_PWR_STATE 8 9
regMPCC0_MPCC_MOVABLE_CM_LOCATION_CONTROL 0 0x9 2 0 3
	MPCC_MOVABLE_CM_LOCATION_CNTL 0 0
	MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT 4 4
regMPCC0_MPCC_OPP_ID 0 0x2 1 0 3
	MPCC_OPP_ID 0 3
regMPCC0_MPCC_SM_CONTROL 0 0x4 7 0 3
	MPCC_SM_EN 0 0
	MPCC_SM_MODE 1 3
	MPCC_SM_FRAME_ALT 4 4
	MPCC_SM_FIELD_ALT 5 5
	MPCC_SM_FORCE_NEXT_FRAME_POL 8 9
	MPCC_SM_FORCE_NEXT_TOP_POL 16 17
	MPCC_SM_CURRENT_FRAME_POL 24 24
regMPCC0_MPCC_STATUS 0 0xe 3 0 3
	MPCC_IDLE 0 0
	MPCC_BUSY 1 1
	MPCC_DISABLED 2 2
regMPCC0_MPCC_TOP_GAIN 0 0x6 1 0 3
	MPCC_TOP_GAIN 0 18
regMPCC0_MPCC_TOP_SEL 0 0x0 1 0 3
	MPCC_TOP_SEL 0 3
regMPCC0_MPCC_UPDATE_LOCK_SEL 0 0x5 2 0 3
	MPCC_UPDATE_LOCK_SEL 0 3
	MPCC_UPDATE_LOCKED_STATUS 4 6
regMPCC1_MPCC_BG_B_CB 0 0x21 1 0 3
	MPCC_BG_B_CB 0 11
regMPCC1_MPCC_BG_G_Y 0 0x20 1 0 3
	MPCC_BG_G_Y 0 11
regMPCC1_MPCC_BG_R_CR 0 0x1f 1 0 3
	MPCC_BG_R_CR 0 11
regMPCC1_MPCC_BOT_GAIN_INSIDE 0 0x1c 1 0 3
	MPCC_BOT_GAIN_INSIDE 0 18
regMPCC1_MPCC_BOT_GAIN_OUTSIDE 0 0x1d 1 0 3
	MPCC_BOT_GAIN_OUTSIDE 0 18
regMPCC1_MPCC_BOT_SEL 0 0x16 1 0 3
	MPCC_BOT_SEL 0 3
regMPCC1_MPCC_CONTROL 0 0x18 8 0 3
	MPCC_MODE 0 1
	MPCC_ALPHA_BLND_MODE 4 5
	MPCC_ALPHA_MULTIPLIED_MODE 6 6
	MPCC_BLND_ACTIVE_OVERLAP_ONLY 7 7
	MPCC_BG_BPC 8 10
	MPCC_BOT_GAIN_MODE 11 11
	MPCC_GLOBAL_ALPHA 16 23
	MPCC_GLOBAL_GAIN 24 31
regMPCC1_MPCC_MEM_PWR_CTRL 0 0x22 4 0 3
	MPCC_OGAM_MEM_PWR_FORCE 0 1
	MPCC_OGAM_MEM_PWR_DIS 2 2
	MPCC_OGAM_MEM_LOW_PWR_MODE 4 5
	MPCC_OGAM_MEM_PWR_STATE 8 9
regMPCC1_MPCC_MOVABLE_CM_LOCATION_CONTROL 0 0x1e 2 0 3
	MPCC_MOVABLE_CM_LOCATION_CNTL 0 0
	MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT 4 4
regMPCC1_MPCC_OPP_ID 0 0x17 1 0 3
	MPCC_OPP_ID 0 3
regMPCC1_MPCC_SM_CONTROL 0 0x19 7 0 3
	MPCC_SM_EN 0 0
	MPCC_SM_MODE 1 3
	MPCC_SM_FRAME_ALT 4 4
	MPCC_SM_FIELD_ALT 5 5
	MPCC_SM_FORCE_NEXT_FRAME_POL 8 9
	MPCC_SM_FORCE_NEXT_TOP_POL 16 17
	MPCC_SM_CURRENT_FRAME_POL 24 24
regMPCC1_MPCC_STATUS 0 0x23 3 0 3
	MPCC_IDLE 0 0
	MPCC_BUSY 1 1
	MPCC_DISABLED 2 2
regMPCC1_MPCC_TOP_GAIN 0 0x1b 1 0 3
	MPCC_TOP_GAIN 0 18
regMPCC1_MPCC_TOP_SEL 0 0x15 1 0 3
	MPCC_TOP_SEL 0 3
regMPCC1_MPCC_UPDATE_LOCK_SEL 0 0x1a 2 0 3
	MPCC_UPDATE_LOCK_SEL 0 3
	MPCC_UPDATE_LOCKED_STATUS 4 6
regMPCC2_MPCC_BG_B_CB 0 0x36 1 0 3
	MPCC_BG_B_CB 0 11
regMPCC2_MPCC_BG_G_Y 0 0x35 1 0 3
	MPCC_BG_G_Y 0 11
regMPCC2_MPCC_BG_R_CR 0 0x34 1 0 3
	MPCC_BG_R_CR 0 11
regMPCC2_MPCC_BOT_GAIN_INSIDE 0 0x31 1 0 3
	MPCC_BOT_GAIN_INSIDE 0 18
regMPCC2_MPCC_BOT_GAIN_OUTSIDE 0 0x32 1 0 3
	MPCC_BOT_GAIN_OUTSIDE 0 18
regMPCC2_MPCC_BOT_SEL 0 0x2b 1 0 3
	MPCC_BOT_SEL 0 3
regMPCC2_MPCC_CONTROL 0 0x2d 8 0 3
	MPCC_MODE 0 1
	MPCC_ALPHA_BLND_MODE 4 5
	MPCC_ALPHA_MULTIPLIED_MODE 6 6
	MPCC_BLND_ACTIVE_OVERLAP_ONLY 7 7
	MPCC_BG_BPC 8 10
	MPCC_BOT_GAIN_MODE 11 11
	MPCC_GLOBAL_ALPHA 16 23
	MPCC_GLOBAL_GAIN 24 31
regMPCC2_MPCC_MEM_PWR_CTRL 0 0x37 4 0 3
	MPCC_OGAM_MEM_PWR_FORCE 0 1
	MPCC_OGAM_MEM_PWR_DIS 2 2
	MPCC_OGAM_MEM_LOW_PWR_MODE 4 5
	MPCC_OGAM_MEM_PWR_STATE 8 9
regMPCC2_MPCC_MOVABLE_CM_LOCATION_CONTROL 0 0x33 2 0 3
	MPCC_MOVABLE_CM_LOCATION_CNTL 0 0
	MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT 4 4
regMPCC2_MPCC_OPP_ID 0 0x2c 1 0 3
	MPCC_OPP_ID 0 3
regMPCC2_MPCC_SM_CONTROL 0 0x2e 7 0 3
	MPCC_SM_EN 0 0
	MPCC_SM_MODE 1 3
	MPCC_SM_FRAME_ALT 4 4
	MPCC_SM_FIELD_ALT 5 5
	MPCC_SM_FORCE_NEXT_FRAME_POL 8 9
	MPCC_SM_FORCE_NEXT_TOP_POL 16 17
	MPCC_SM_CURRENT_FRAME_POL 24 24
regMPCC2_MPCC_STATUS 0 0x38 3 0 3
	MPCC_IDLE 0 0
	MPCC_BUSY 1 1
	MPCC_DISABLED 2 2
regMPCC2_MPCC_TOP_GAIN 0 0x30 1 0 3
	MPCC_TOP_GAIN 0 18
regMPCC2_MPCC_TOP_SEL 0 0x2a 1 0 3
	MPCC_TOP_SEL 0 3
regMPCC2_MPCC_UPDATE_LOCK_SEL 0 0x2f 2 0 3
	MPCC_UPDATE_LOCK_SEL 0 3
	MPCC_UPDATE_LOCKED_STATUS 4 6
regMPCC3_MPCC_BG_B_CB 0 0x4b 1 0 3
	MPCC_BG_B_CB 0 11
regMPCC3_MPCC_BG_G_Y 0 0x4a 1 0 3
	MPCC_BG_G_Y 0 11
regMPCC3_MPCC_BG_R_CR 0 0x49 1 0 3
	MPCC_BG_R_CR 0 11
regMPCC3_MPCC_BOT_GAIN_INSIDE 0 0x46 1 0 3
	MPCC_BOT_GAIN_INSIDE 0 18
regMPCC3_MPCC_BOT_GAIN_OUTSIDE 0 0x47 1 0 3
	MPCC_BOT_GAIN_OUTSIDE 0 18
regMPCC3_MPCC_BOT_SEL 0 0x40 1 0 3
	MPCC_BOT_SEL 0 3
regMPCC3_MPCC_CONTROL 0 0x42 8 0 3
	MPCC_MODE 0 1
	MPCC_ALPHA_BLND_MODE 4 5
	MPCC_ALPHA_MULTIPLIED_MODE 6 6
	MPCC_BLND_ACTIVE_OVERLAP_ONLY 7 7
	MPCC_BG_BPC 8 10
	MPCC_BOT_GAIN_MODE 11 11
	MPCC_GLOBAL_ALPHA 16 23
	MPCC_GLOBAL_GAIN 24 31
regMPCC3_MPCC_MEM_PWR_CTRL 0 0x4c 4 0 3
	MPCC_OGAM_MEM_PWR_FORCE 0 1
	MPCC_OGAM_MEM_PWR_DIS 2 2
	MPCC_OGAM_MEM_LOW_PWR_MODE 4 5
	MPCC_OGAM_MEM_PWR_STATE 8 9
regMPCC3_MPCC_MOVABLE_CM_LOCATION_CONTROL 0 0x48 2 0 3
	MPCC_MOVABLE_CM_LOCATION_CNTL 0 0
	MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT 4 4
regMPCC3_MPCC_OPP_ID 0 0x41 1 0 3
	MPCC_OPP_ID 0 3
regMPCC3_MPCC_SM_CONTROL 0 0x43 7 0 3
	MPCC_SM_EN 0 0
	MPCC_SM_MODE 1 3
	MPCC_SM_FRAME_ALT 4 4
	MPCC_SM_FIELD_ALT 5 5
	MPCC_SM_FORCE_NEXT_FRAME_POL 8 9
	MPCC_SM_FORCE_NEXT_TOP_POL 16 17
	MPCC_SM_CURRENT_FRAME_POL 24 24
regMPCC3_MPCC_STATUS 0 0x4d 3 0 3
	MPCC_IDLE 0 0
	MPCC_BUSY 1 1
	MPCC_DISABLED 2 2
regMPCC3_MPCC_TOP_GAIN 0 0x45 1 0 3
	MPCC_TOP_GAIN 0 18
regMPCC3_MPCC_TOP_SEL 0 0x3f 1 0 3
	MPCC_TOP_SEL 0 3
regMPCC3_MPCC_UPDATE_LOCK_SEL 0 0x44 2 0 3
	MPCC_UPDATE_LOCK_SEL 0 3
	MPCC_UPDATE_LOCKED_STATUS 4 6
regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL 0 0x493 5 0 3
	MPCC_MCM_1DLUT_MODE 0 1
	MPCC_MCM_1DLUT_SELECT 2 2
	MPCC_MCM_1DLUT_PWL_DISABLE 3 3
	MPCC_MCM_1DLUT_MODE_CURRENT 4 5
	MPCC_MCM_1DLUT_SELECT_CURRENT 6 6
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL 0 0x496 5 0 3
	MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK 0 2
	MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL 3 4
	MPCC_MCM_1DLUT_LUT_READ_DBG 5 5
	MPCC_MCM_1DLUT_LUT_HOST_SEL 6 6
	MPCC_MCM_1DLUT_LUT_CONFIG_MODE 7 7
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_DATA 0 0x495 1 0 3
	MPCC_MCM_1DLUT_LUT_DATA 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_INDEX 0 0x494 1 0 3
	MPCC_MCM_1DLUT_LUT_INDEX 0 8
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B 0 0x4a0 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G 0 0x4a2 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R 0 0x4a4 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B 0 0x4a1 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G 0 0x4a3 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R 0 0x4a5 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 0x4a6 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 0x4a7 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 0x4a8 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1 0 0x4a9 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_10_11 0 0x4ae 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_12_13 0 0x4af 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_14_15 0 0x4b0 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_16_17 0 0x4b1 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_18_19 0 0x4b2 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_20_21 0 0x4b3 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_22_23 0 0x4b4 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_24_25 0 0x4b5 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_26_27 0 0x4b6 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_28_29 0 0x4b7 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_2_3 0 0x4aa 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_30_31 0 0x4b8 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_32_33 0 0x4b9 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_4_5 0 0x4ab 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_6_7 0 0x4ac 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_8_9 0 0x4ad 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B 0 0x49d 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G 0 0x49e 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R 0 0x49f 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_B 0 0x497 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_G 0 0x498 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_R 0 0x499 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B 0 0x49a 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G 0 0x49b 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R 0 0x49c 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B 0 0x4c3 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G 0 0x4c5 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R 0 0x4c7 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B 0 0x4c4 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G 0 0x4c6 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R 0 0x4c8 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 0x4c9 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 0x4ca 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 0x4cb 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 18
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_0_1 0 0x4cc 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_10_11 0 0x4d1 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_12_13 0 0x4d2 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_14_15 0 0x4d3 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_16_17 0 0x4d4 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_18_19 0 0x4d5 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_20_21 0 0x4d6 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_22_23 0 0x4d7 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_24_25 0 0x4d8 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_26_27 0 0x4d9 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_28_29 0 0x4da 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_2_3 0 0x4cd 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_30_31 0 0x4db 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_32_33 0 0x4dc 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_4_5 0 0x4ce 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_6_7 0 0x4cf 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_8_9 0 0x4d0 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B 0 0x4c0 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G 0 0x4c1 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R 0 0x4c2 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_B 0 0x4ba 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_G 0 0x4bb 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_R 0 0x4bc 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B 0 0x4bd 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G 0 0x4be 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R 0 0x4bf 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA 0 0x48c 2 0 3
	MPCC_MCM_3DLUT_DATA0 0 15
	MPCC_MCM_3DLUT_DATA1 16 31
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA_30BIT 0 0x48d 1 0 3
	MPCC_MCM_3DLUT_DATA_30BIT 2 31
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_SELECT 0 0x4fa 1 0 3
	MPCC_MCM_3DLUT_FL_SEL 0 3
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_STATUS 0 0x4fb 3 0 3
	MPCC_MCM_3DLUT_FL_DONE 0 0
	MPCC_MCM_3DLUT_FL_SOFT_UNDERFLOW 1 1
	MPCC_MCM_3DLUT_FL_HARD_UNDERFLOW 2 2
regMPCC_MCM0_MPCC_MCM_3DLUT_INDEX 0 0x48b 1 0 3
	MPCC_MCM_3DLUT_INDEX 0 10
regMPCC_MCM0_MPCC_MCM_3DLUT_MODE 0 0x48a 3 0 3
	MPCC_MCM_3DLUT_MODE 0 1
	MPCC_MCM_3DLUT_SIZE 4 4
	MPCC_MCM_3DLUT_MODE_CURRENT 8 9
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 0x48f 1 0 3
	MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 15
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_B 0 0x492 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_B 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_B 16 31
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_G 0 0x491 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_G 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_G 16 31
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_R 0 0x490 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_R 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_R 16 31
regMPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL 0 0x48e 4 0 3
	MPCC_MCM_3DLUT_WRITE_EN_MASK 0 3
	MPCC_MCM_3DLUT_RAM_SEL 4 4
	MPCC_MCM_3DLUT_30BIT_EN 8 8
	MPCC_MCM_3DLUT_READ_SEL 16 17
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0x4dd 1 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 0x4de 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL 0 0x4f9 12 0 3
	MPCC_MCM_SHAPER_MEM_PWR_FORCE 0 1
	MPCC_MCM_SHAPER_MEM_PWR_DIS 2 2
	MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE 4 5
	MPCC_MCM_3DLUT_MEM_PWR_FORCE 8 9
	MPCC_MCM_3DLUT_MEM_PWR_DIS 10 10
	MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE 12 13
	MPCC_MCM_1DLUT_MEM_PWR_FORCE 16 17
	MPCC_MCM_1DLUT_MEM_PWR_DIS 18 18
	MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE 20 21
	MPCC_MCM_SHAPER_MEM_PWR_STATE 24 25
	MPCC_MCM_3DLUT_MEM_PWR_STATE 26 27
	MPCC_MCM_1DLUT_MEM_PWR_STATE 28 29
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0x4eb 1 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 0x4ec 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM0_MPCC_MCM_SHAPER_CONTROL 0 0x453 2 0 3
	MPCC_MCM_SHAPER_LUT_MODE 0 1
	MPCC_MCM_SHAPER_MODE_CURRENT 2 3
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_DATA 0 0x45a 1 0 3
	MPCC_MCM_SHAPER_LUT_DATA 0 23
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_INDEX 0 0x459 1 0 3
	MPCC_MCM_SHAPER_LUT_INDEX 0 7
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 0x45b 2 0 3
	MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 2
	MPCC_MCM_SHAPER_LUT_WRITE_SEL 4 4
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_B 0 0x456 1 0 3
	MPCC_MCM_SHAPER_OFFSET_B 0 18
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_G 0 0x455 1 0 3
	MPCC_MCM_SHAPER_OFFSET_G 0 18
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_R 0 0x454 1 0 3
	MPCC_MCM_SHAPER_OFFSET_R 0 18
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_B 0 0x45f 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_G 0 0x460 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_R 0 0x461 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1 0 0x462 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_10_11 0 0x467 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_12_13 0 0x468 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_14_15 0 0x469 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_16_17 0 0x46a 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_18_19 0 0x46b 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_20_21 0 0x46c 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_22_23 0 0x46d 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_24_25 0 0x46e 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_26_27 0 0x46f 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_28_29 0 0x470 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_2_3 0 0x463 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_30_31 0 0x471 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_32_33 0 0x472 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_4_5 0 0x464 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_6_7 0 0x465 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_8_9 0 0x466 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_B 0 0x45c 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_G 0 0x45d 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_R 0 0x45e 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_B 0 0x476 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_G 0 0x477 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_R 0 0x478 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_0_1 0 0x479 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_10_11 0 0x47e 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_12_13 0 0x47f 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_14_15 0 0x480 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_16_17 0 0x481 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_18_19 0 0x482 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_20_21 0 0x483 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_22_23 0 0x484 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_24_25 0 0x485 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_26_27 0 0x486 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_28_29 0 0x487 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_2_3 0 0x47a 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_30_31 0 0x488 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_32_33 0 0x489 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_4_5 0 0x47b 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_6_7 0 0x47c 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_8_9 0 0x47d 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_B 0 0x473 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_G 0 0x474 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_R 0 0x475 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_G_B 0 0x458 2 0 3
	MPCC_MCM_SHAPER_SCALE_G 0 15
	MPCC_MCM_SHAPER_SCALE_B 16 31
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_R 0 0x457 1 0 3
	MPCC_MCM_SHAPER_SCALE_R 0 15
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A 0 0x4df 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B 0 0x4e5 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A 0 0x4e0 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B 0 0x4e6 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A 0 0x4e1 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B 0 0x4e7 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A 0 0x4e2 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B 0 0x4e8 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A 0 0x4e3 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B 0 0x4e9 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A 0 0x4e4 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B 0 0x4ea 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A 0 0x4ed 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B 0 0x4f3 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A 0 0x4ee 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B 0 0x4f4 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A 0 0x4ef 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B 0 0x4f5 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A 0 0x4f0 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B 0 0x4f6 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A 0 0x4f1 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B 0 0x4f7 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A 0 0x4f2 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B 0 0x4f8 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL 0 0x543 5 0 3
	MPCC_MCM_1DLUT_MODE 0 1
	MPCC_MCM_1DLUT_SELECT 2 2
	MPCC_MCM_1DLUT_PWL_DISABLE 3 3
	MPCC_MCM_1DLUT_MODE_CURRENT 4 5
	MPCC_MCM_1DLUT_SELECT_CURRENT 6 6
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_CONTROL 0 0x546 5 0 3
	MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK 0 2
	MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL 3 4
	MPCC_MCM_1DLUT_LUT_READ_DBG 5 5
	MPCC_MCM_1DLUT_LUT_HOST_SEL 6 6
	MPCC_MCM_1DLUT_LUT_CONFIG_MODE 7 7
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_DATA 0 0x545 1 0 3
	MPCC_MCM_1DLUT_LUT_DATA 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_INDEX 0 0x544 1 0 3
	MPCC_MCM_1DLUT_LUT_INDEX 0 8
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B 0 0x550 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G 0 0x552 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R 0 0x554 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B 0 0x551 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G 0 0x553 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R 0 0x555 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 0x556 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 0x557 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 0x558 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_0_1 0 0x559 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_10_11 0 0x55e 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_12_13 0 0x55f 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_14_15 0 0x560 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_16_17 0 0x561 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_18_19 0 0x562 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_20_21 0 0x563 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_22_23 0 0x564 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_24_25 0 0x565 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_26_27 0 0x566 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_28_29 0 0x567 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_2_3 0 0x55a 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_30_31 0 0x568 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_32_33 0 0x569 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_4_5 0 0x55b 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_6_7 0 0x55c 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_8_9 0 0x55d 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B 0 0x54d 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G 0 0x54e 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R 0 0x54f 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_B 0 0x547 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_G 0 0x548 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_R 0 0x549 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B 0 0x54a 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G 0 0x54b 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R 0 0x54c 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B 0 0x573 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G 0 0x575 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R 0 0x577 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B 0 0x574 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G 0 0x576 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R 0 0x578 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 0x579 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 0x57a 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 0x57b 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 18
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_0_1 0 0x57c 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_10_11 0 0x581 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_12_13 0 0x582 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_14_15 0 0x583 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_16_17 0 0x584 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_18_19 0 0x585 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_20_21 0 0x586 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_22_23 0 0x587 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_24_25 0 0x588 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_26_27 0 0x589 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_28_29 0 0x58a 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_2_3 0 0x57d 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_30_31 0 0x58b 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_32_33 0 0x58c 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_4_5 0 0x57e 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_6_7 0 0x57f 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_8_9 0 0x580 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B 0 0x570 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G 0 0x571 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R 0 0x572 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_B 0 0x56a 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_G 0 0x56b 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_R 0 0x56c 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B 0 0x56d 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G 0 0x56e 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R 0 0x56f 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA 0 0x53c 2 0 3
	MPCC_MCM_3DLUT_DATA0 0 15
	MPCC_MCM_3DLUT_DATA1 16 31
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA_30BIT 0 0x53d 1 0 3
	MPCC_MCM_3DLUT_DATA_30BIT 2 31
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_SELECT 0 0x5aa 1 0 3
	MPCC_MCM_3DLUT_FL_SEL 0 3
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_STATUS 0 0x5ab 3 0 3
	MPCC_MCM_3DLUT_FL_DONE 0 0
	MPCC_MCM_3DLUT_FL_SOFT_UNDERFLOW 1 1
	MPCC_MCM_3DLUT_FL_HARD_UNDERFLOW 2 2
regMPCC_MCM1_MPCC_MCM_3DLUT_INDEX 0 0x53b 1 0 3
	MPCC_MCM_3DLUT_INDEX 0 10
regMPCC_MCM1_MPCC_MCM_3DLUT_MODE 0 0x53a 3 0 3
	MPCC_MCM_3DLUT_MODE 0 1
	MPCC_MCM_3DLUT_SIZE 4 4
	MPCC_MCM_3DLUT_MODE_CURRENT 8 9
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 0x53f 1 0 3
	MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 15
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_B 0 0x542 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_B 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_B 16 31
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_G 0 0x541 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_G 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_G 16 31
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_R 0 0x540 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_R 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_R 16 31
regMPCC_MCM1_MPCC_MCM_3DLUT_READ_WRITE_CONTROL 0 0x53e 4 0 3
	MPCC_MCM_3DLUT_WRITE_EN_MASK 0 3
	MPCC_MCM_3DLUT_RAM_SEL 4 4
	MPCC_MCM_3DLUT_30BIT_EN 8 8
	MPCC_MCM_3DLUT_READ_SEL 16 17
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0x58d 1 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 0x58e 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM1_MPCC_MCM_MEM_PWR_CTRL 0 0x5a9 12 0 3
	MPCC_MCM_SHAPER_MEM_PWR_FORCE 0 1
	MPCC_MCM_SHAPER_MEM_PWR_DIS 2 2
	MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE 4 5
	MPCC_MCM_3DLUT_MEM_PWR_FORCE 8 9
	MPCC_MCM_3DLUT_MEM_PWR_DIS 10 10
	MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE 12 13
	MPCC_MCM_1DLUT_MEM_PWR_FORCE 16 17
	MPCC_MCM_1DLUT_MEM_PWR_DIS 18 18
	MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE 20 21
	MPCC_MCM_SHAPER_MEM_PWR_STATE 24 25
	MPCC_MCM_3DLUT_MEM_PWR_STATE 26 27
	MPCC_MCM_1DLUT_MEM_PWR_STATE 28 29
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0x59b 1 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 0x59c 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM1_MPCC_MCM_SHAPER_CONTROL 0 0x503 2 0 3
	MPCC_MCM_SHAPER_LUT_MODE 0 1
	MPCC_MCM_SHAPER_MODE_CURRENT 2 3
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_DATA 0 0x50a 1 0 3
	MPCC_MCM_SHAPER_LUT_DATA 0 23
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_INDEX 0 0x509 1 0 3
	MPCC_MCM_SHAPER_LUT_INDEX 0 7
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 0x50b 2 0 3
	MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 2
	MPCC_MCM_SHAPER_LUT_WRITE_SEL 4 4
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_B 0 0x506 1 0 3
	MPCC_MCM_SHAPER_OFFSET_B 0 18
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_G 0 0x505 1 0 3
	MPCC_MCM_SHAPER_OFFSET_G 0 18
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_R 0 0x504 1 0 3
	MPCC_MCM_SHAPER_OFFSET_R 0 18
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_B 0 0x50f 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_G 0 0x510 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_R 0 0x511 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_0_1 0 0x512 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_10_11 0 0x517 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_12_13 0 0x518 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_14_15 0 0x519 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_16_17 0 0x51a 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_18_19 0 0x51b 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_20_21 0 0x51c 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_22_23 0 0x51d 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_24_25 0 0x51e 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_26_27 0 0x51f 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_28_29 0 0x520 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_2_3 0 0x513 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_30_31 0 0x521 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_32_33 0 0x522 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_4_5 0 0x514 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_6_7 0 0x515 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_8_9 0 0x516 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_B 0 0x50c 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_G 0 0x50d 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_R 0 0x50e 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_B 0 0x526 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_G 0 0x527 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_R 0 0x528 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_0_1 0 0x529 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_10_11 0 0x52e 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_12_13 0 0x52f 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_14_15 0 0x530 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_16_17 0 0x531 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_18_19 0 0x532 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_20_21 0 0x533 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_22_23 0 0x534 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_24_25 0 0x535 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_26_27 0 0x536 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_28_29 0 0x537 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_2_3 0 0x52a 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_30_31 0 0x538 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_32_33 0 0x539 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_4_5 0 0x52b 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_6_7 0 0x52c 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_8_9 0 0x52d 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_B 0 0x523 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_G 0 0x524 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_R 0 0x525 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_G_B 0 0x508 2 0 3
	MPCC_MCM_SHAPER_SCALE_G 0 15
	MPCC_MCM_SHAPER_SCALE_B 16 31
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_R 0 0x507 1 0 3
	MPCC_MCM_SHAPER_SCALE_R 0 15
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A 0 0x58f 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B 0 0x595 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A 0 0x590 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B 0 0x596 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A 0 0x591 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B 0 0x597 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A 0 0x592 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B 0 0x598 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A 0 0x593 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B 0 0x599 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A 0 0x594 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B 0 0x59a 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A 0 0x59d 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B 0 0x5a3 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A 0 0x59e 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B 0 0x5a4 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A 0 0x59f 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B 0 0x5a5 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A 0 0x5a0 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B 0 0x5a6 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A 0 0x5a1 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B 0 0x5a7 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A 0 0x5a2 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B 0 0x5a8 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_CONTROL 0 0x5f3 5 0 3
	MPCC_MCM_1DLUT_MODE 0 1
	MPCC_MCM_1DLUT_SELECT 2 2
	MPCC_MCM_1DLUT_PWL_DISABLE 3 3
	MPCC_MCM_1DLUT_MODE_CURRENT 4 5
	MPCC_MCM_1DLUT_SELECT_CURRENT 6 6
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_CONTROL 0 0x5f6 5 0 3
	MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK 0 2
	MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL 3 4
	MPCC_MCM_1DLUT_LUT_READ_DBG 5 5
	MPCC_MCM_1DLUT_LUT_HOST_SEL 6 6
	MPCC_MCM_1DLUT_LUT_CONFIG_MODE 7 7
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_DATA 0 0x5f5 1 0 3
	MPCC_MCM_1DLUT_LUT_DATA 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_INDEX 0 0x5f4 1 0 3
	MPCC_MCM_1DLUT_LUT_INDEX 0 8
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B 0 0x600 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G 0 0x602 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R 0 0x604 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B 0 0x601 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G 0 0x603 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R 0 0x605 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 0x606 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 0x607 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 0x608 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_0_1 0 0x609 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_10_11 0 0x60e 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_12_13 0 0x60f 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_14_15 0 0x610 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_16_17 0 0x611 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_18_19 0 0x612 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_20_21 0 0x613 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_22_23 0 0x614 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_24_25 0 0x615 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_26_27 0 0x616 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_28_29 0 0x617 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_2_3 0 0x60a 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_30_31 0 0x618 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_32_33 0 0x619 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_4_5 0 0x60b 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_6_7 0 0x60c 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_8_9 0 0x60d 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B 0 0x5fd 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G 0 0x5fe 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R 0 0x5ff 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_B 0 0x5f7 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_G 0 0x5f8 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_R 0 0x5f9 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B 0 0x5fa 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G 0 0x5fb 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R 0 0x5fc 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B 0 0x623 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G 0 0x625 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R 0 0x627 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B 0 0x624 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G 0 0x626 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R 0 0x628 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 0x629 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 0x62a 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 0x62b 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 18
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_0_1 0 0x62c 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_10_11 0 0x631 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_12_13 0 0x632 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_14_15 0 0x633 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_16_17 0 0x634 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_18_19 0 0x635 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_20_21 0 0x636 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_22_23 0 0x637 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_24_25 0 0x638 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_26_27 0 0x639 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_28_29 0 0x63a 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_2_3 0 0x62d 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_30_31 0 0x63b 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_32_33 0 0x63c 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_4_5 0 0x62e 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_6_7 0 0x62f 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_8_9 0 0x630 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B 0 0x620 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G 0 0x621 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R 0 0x622 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_B 0 0x61a 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_G 0 0x61b 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_R 0 0x61c 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B 0 0x61d 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G 0 0x61e 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R 0 0x61f 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA 0 0x5ec 2 0 3
	MPCC_MCM_3DLUT_DATA0 0 15
	MPCC_MCM_3DLUT_DATA1 16 31
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA_30BIT 0 0x5ed 1 0 3
	MPCC_MCM_3DLUT_DATA_30BIT 2 31
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_SELECT 0 0x65a 1 0 3
	MPCC_MCM_3DLUT_FL_SEL 0 3
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_STATUS 0 0x65b 3 0 3
	MPCC_MCM_3DLUT_FL_DONE 0 0
	MPCC_MCM_3DLUT_FL_SOFT_UNDERFLOW 1 1
	MPCC_MCM_3DLUT_FL_HARD_UNDERFLOW 2 2
regMPCC_MCM2_MPCC_MCM_3DLUT_INDEX 0 0x5eb 1 0 3
	MPCC_MCM_3DLUT_INDEX 0 10
regMPCC_MCM2_MPCC_MCM_3DLUT_MODE 0 0x5ea 3 0 3
	MPCC_MCM_3DLUT_MODE 0 1
	MPCC_MCM_3DLUT_SIZE 4 4
	MPCC_MCM_3DLUT_MODE_CURRENT 8 9
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 0x5ef 1 0 3
	MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 15
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_B 0 0x5f2 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_B 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_B 16 31
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_G 0 0x5f1 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_G 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_G 16 31
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_R 0 0x5f0 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_R 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_R 16 31
regMPCC_MCM2_MPCC_MCM_3DLUT_READ_WRITE_CONTROL 0 0x5ee 4 0 3
	MPCC_MCM_3DLUT_WRITE_EN_MASK 0 3
	MPCC_MCM_3DLUT_RAM_SEL 4 4
	MPCC_MCM_3DLUT_30BIT_EN 8 8
	MPCC_MCM_3DLUT_READ_SEL 16 17
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0x63d 1 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 0x63e 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM2_MPCC_MCM_MEM_PWR_CTRL 0 0x659 12 0 3
	MPCC_MCM_SHAPER_MEM_PWR_FORCE 0 1
	MPCC_MCM_SHAPER_MEM_PWR_DIS 2 2
	MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE 4 5
	MPCC_MCM_3DLUT_MEM_PWR_FORCE 8 9
	MPCC_MCM_3DLUT_MEM_PWR_DIS 10 10
	MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE 12 13
	MPCC_MCM_1DLUT_MEM_PWR_FORCE 16 17
	MPCC_MCM_1DLUT_MEM_PWR_DIS 18 18
	MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE 20 21
	MPCC_MCM_SHAPER_MEM_PWR_STATE 24 25
	MPCC_MCM_3DLUT_MEM_PWR_STATE 26 27
	MPCC_MCM_1DLUT_MEM_PWR_STATE 28 29
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0x64b 1 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 0x64c 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM2_MPCC_MCM_SHAPER_CONTROL 0 0x5b3 2 0 3
	MPCC_MCM_SHAPER_LUT_MODE 0 1
	MPCC_MCM_SHAPER_MODE_CURRENT 2 3
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_DATA 0 0x5ba 1 0 3
	MPCC_MCM_SHAPER_LUT_DATA 0 23
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_INDEX 0 0x5b9 1 0 3
	MPCC_MCM_SHAPER_LUT_INDEX 0 7
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 0x5bb 2 0 3
	MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 2
	MPCC_MCM_SHAPER_LUT_WRITE_SEL 4 4
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_B 0 0x5b6 1 0 3
	MPCC_MCM_SHAPER_OFFSET_B 0 18
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_G 0 0x5b5 1 0 3
	MPCC_MCM_SHAPER_OFFSET_G 0 18
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_R 0 0x5b4 1 0 3
	MPCC_MCM_SHAPER_OFFSET_R 0 18
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_B 0 0x5bf 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_G 0 0x5c0 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_R 0 0x5c1 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_0_1 0 0x5c2 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_10_11 0 0x5c7 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_12_13 0 0x5c8 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_14_15 0 0x5c9 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_16_17 0 0x5ca 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_18_19 0 0x5cb 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_20_21 0 0x5cc 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_22_23 0 0x5cd 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_24_25 0 0x5ce 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_26_27 0 0x5cf 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_28_29 0 0x5d0 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_2_3 0 0x5c3 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_30_31 0 0x5d1 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_32_33 0 0x5d2 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_4_5 0 0x5c4 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_6_7 0 0x5c5 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_8_9 0 0x5c6 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_B 0 0x5bc 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_G 0 0x5bd 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_R 0 0x5be 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_B 0 0x5d6 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_G 0 0x5d7 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_R 0 0x5d8 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_0_1 0 0x5d9 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_10_11 0 0x5de 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_12_13 0 0x5df 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_14_15 0 0x5e0 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_16_17 0 0x5e1 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_18_19 0 0x5e2 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_20_21 0 0x5e3 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_22_23 0 0x5e4 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_24_25 0 0x5e5 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_26_27 0 0x5e6 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_28_29 0 0x5e7 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_2_3 0 0x5da 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_30_31 0 0x5e8 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_32_33 0 0x5e9 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_4_5 0 0x5db 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_6_7 0 0x5dc 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_8_9 0 0x5dd 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_B 0 0x5d3 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_G 0 0x5d4 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_R 0 0x5d5 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_G_B 0 0x5b8 2 0 3
	MPCC_MCM_SHAPER_SCALE_G 0 15
	MPCC_MCM_SHAPER_SCALE_B 16 31
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_R 0 0x5b7 1 0 3
	MPCC_MCM_SHAPER_SCALE_R 0 15
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A 0 0x63f 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B 0 0x645 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A 0 0x640 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B 0 0x646 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A 0 0x641 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B 0 0x647 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A 0 0x642 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B 0 0x648 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A 0 0x643 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B 0 0x649 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A 0 0x644 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B 0 0x64a 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A 0 0x64d 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B 0 0x653 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A 0 0x64e 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B 0 0x654 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A 0 0x64f 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B 0 0x655 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A 0 0x650 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B 0 0x656 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A 0 0x651 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B 0 0x657 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A 0 0x652 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B 0 0x658 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_CONTROL 0 0x6a3 5 0 3
	MPCC_MCM_1DLUT_MODE 0 1
	MPCC_MCM_1DLUT_SELECT 2 2
	MPCC_MCM_1DLUT_PWL_DISABLE 3 3
	MPCC_MCM_1DLUT_MODE_CURRENT 4 5
	MPCC_MCM_1DLUT_SELECT_CURRENT 6 6
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_CONTROL 0 0x6a6 5 0 3
	MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK 0 2
	MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL 3 4
	MPCC_MCM_1DLUT_LUT_READ_DBG 5 5
	MPCC_MCM_1DLUT_LUT_HOST_SEL 6 6
	MPCC_MCM_1DLUT_LUT_CONFIG_MODE 7 7
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_DATA 0 0x6a5 1 0 3
	MPCC_MCM_1DLUT_LUT_DATA 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_INDEX 0 0x6a4 1 0 3
	MPCC_MCM_1DLUT_LUT_INDEX 0 8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B 0 0x6b0 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G 0 0x6b2 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R 0 0x6b4 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B 0 0x6b1 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G 0 0x6b3 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R 0 0x6b5 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 0x6b6 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_B 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 0x6b7 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_G 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 0x6b8 1 0 3
	MPCC_MCM_1DLUT_RAMA_OFFSET_R 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_0_1 0 0x6b9 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_10_11 0 0x6be 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_12_13 0 0x6bf 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_14_15 0 0x6c0 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_16_17 0 0x6c1 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_18_19 0 0x6c2 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_20_21 0 0x6c3 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_22_23 0 0x6c4 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_24_25 0 0x6c5 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_26_27 0 0x6c6 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_28_29 0 0x6c7 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_2_3 0 0x6ba 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_30_31 0 0x6c8 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_32_33 0 0x6c9 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_4_5 0 0x6bb 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_6_7 0 0x6bc 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_8_9 0 0x6bd 4 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B 0 0x6ad 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G 0 0x6ae 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R 0 0x6af 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_B 0 0x6a7 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_G 0 0x6a8 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_R 0 0x6a9 2 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B 0 0x6aa 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G 0 0x6ab 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R 0 0x6ac 1 0 3
	MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B 0 0x6d3 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G 0 0x6d5 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R 0 0x6d7 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B 0 0x6d4 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G 0 0x6d6 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R 0 0x6d8 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 0x6d9 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_B 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 0x6da 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_G 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 0x6db 1 0 3
	MPCC_MCM_1DLUT_RAMB_OFFSET_R 0 18
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_0_1 0 0x6dc 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_10_11 0 0x6e1 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_12_13 0 0x6e2 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_14_15 0 0x6e3 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_16_17 0 0x6e4 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_18_19 0 0x6e5 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_20_21 0 0x6e6 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_22_23 0 0x6e7 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_24_25 0 0x6e8 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_26_27 0 0x6e9 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_28_29 0 0x6ea 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_2_3 0 0x6dd 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_30_31 0 0x6eb 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_32_33 0 0x6ec 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_4_5 0 0x6de 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_6_7 0 0x6df 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_8_9 0 0x6e0 4 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_1DLUT_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_1DLUT_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B 0 0x6d0 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G 0 0x6d1 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R 0 0x6d2 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_B 0 0x6ca 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_G 0 0x6cb 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_R 0 0x6cc 2 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B 0 0x6cd 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G 0 0x6ce 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R 0 0x6cf 1 0 3
	MPCC_MCM_1DLUT_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA 0 0x69c 2 0 3
	MPCC_MCM_3DLUT_DATA0 0 15
	MPCC_MCM_3DLUT_DATA1 16 31
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA_30BIT 0 0x69d 1 0 3
	MPCC_MCM_3DLUT_DATA_30BIT 2 31
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_SELECT 0 0x70a 1 0 3
	MPCC_MCM_3DLUT_FL_SEL 0 3
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_STATUS 0 0x70b 3 0 3
	MPCC_MCM_3DLUT_FL_DONE 0 0
	MPCC_MCM_3DLUT_FL_SOFT_UNDERFLOW 1 1
	MPCC_MCM_3DLUT_FL_HARD_UNDERFLOW 2 2
regMPCC_MCM3_MPCC_MCM_3DLUT_INDEX 0 0x69b 1 0 3
	MPCC_MCM_3DLUT_INDEX 0 10
regMPCC_MCM3_MPCC_MCM_3DLUT_MODE 0 0x69a 3 0 3
	MPCC_MCM_3DLUT_MODE 0 1
	MPCC_MCM_3DLUT_SIZE 4 4
	MPCC_MCM_3DLUT_MODE_CURRENT 8 9
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 0x69f 1 0 3
	MPCC_MCM_3DLUT_OUT_NORM_FACTOR 0 15
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_B 0 0x6a2 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_B 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_B 16 31
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_G 0 0x6a1 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_G 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_G 16 31
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_R 0 0x6a0 2 0 3
	MPCC_MCM_3DLUT_OUT_OFFSET_R 0 15
	MPCC_MCM_3DLUT_OUT_SCALE_R 16 31
regMPCC_MCM3_MPCC_MCM_3DLUT_READ_WRITE_CONTROL 0 0x69e 4 0 3
	MPCC_MCM_3DLUT_WRITE_EN_MASK 0 3
	MPCC_MCM_3DLUT_RAM_SEL 4 4
	MPCC_MCM_3DLUT_30BIT_EN 8 8
	MPCC_MCM_3DLUT_READ_SEL 16 17
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0x6ed 1 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 0x6ee 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_FIRST_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM3_MPCC_MCM_MEM_PWR_CTRL 0 0x709 12 0 3
	MPCC_MCM_SHAPER_MEM_PWR_FORCE 0 1
	MPCC_MCM_SHAPER_MEM_PWR_DIS 2 2
	MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE 4 5
	MPCC_MCM_3DLUT_MEM_PWR_FORCE 8 9
	MPCC_MCM_3DLUT_MEM_PWR_DIS 10 10
	MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE 12 13
	MPCC_MCM_1DLUT_MEM_PWR_FORCE 16 17
	MPCC_MCM_1DLUT_MEM_PWR_DIS 18 18
	MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE 20 21
	MPCC_MCM_SHAPER_MEM_PWR_STATE 24 25
	MPCC_MCM_3DLUT_MEM_PWR_STATE 26 27
	MPCC_MCM_1DLUT_MEM_PWR_STATE 28 29
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0x6fb 1 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 0x6fc 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE 0 1
	MPCC_MCM_SECOND_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_MCM3_MPCC_MCM_SHAPER_CONTROL 0 0x663 2 0 3
	MPCC_MCM_SHAPER_LUT_MODE 0 1
	MPCC_MCM_SHAPER_MODE_CURRENT 2 3
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_DATA 0 0x66a 1 0 3
	MPCC_MCM_SHAPER_LUT_DATA 0 23
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_INDEX 0 0x669 1 0 3
	MPCC_MCM_SHAPER_LUT_INDEX 0 7
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 0x66b 2 0 3
	MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK 0 2
	MPCC_MCM_SHAPER_LUT_WRITE_SEL 4 4
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_B 0 0x666 1 0 3
	MPCC_MCM_SHAPER_OFFSET_B 0 18
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_G 0 0x665 1 0 3
	MPCC_MCM_SHAPER_OFFSET_G 0 18
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_R 0 0x664 1 0 3
	MPCC_MCM_SHAPER_OFFSET_R 0 18
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_B 0 0x66f 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_G 0 0x670 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_R 0 0x671 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_0_1 0 0x672 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_10_11 0 0x677 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_12_13 0 0x678 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_14_15 0 0x679 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_16_17 0 0x67a 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_18_19 0 0x67b 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_20_21 0 0x67c 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_22_23 0 0x67d 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_24_25 0 0x67e 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_26_27 0 0x67f 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_28_29 0 0x680 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_2_3 0 0x673 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_30_31 0 0x681 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_32_33 0 0x682 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_4_5 0 0x674 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_6_7 0 0x675 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_8_9 0 0x676 4 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_B 0 0x66c 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_G 0 0x66d 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_R 0 0x66e 2 0 3
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_B 0 0x686 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_B 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_B 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_G 0 0x687 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_G 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_G 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_R 0 0x688 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_R 0 15
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_END_BASE_R 16 29
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_0_1 0 0x689 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_10_11 0 0x68e 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_12_13 0 0x68f 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_14_15 0 0x690 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_16_17 0 0x691 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_18_19 0 0x692 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_20_21 0 0x693 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_22_23 0 0x694 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_24_25 0 0x695 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_26_27 0 0x696 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_28_29 0 0x697 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_2_3 0 0x68a 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_30_31 0 0x698 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_32_33 0 0x699 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_4_5 0 0x68b 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_6_7 0 0x68c 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_8_9 0 0x68d 4 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_MCM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_MCM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_B 0 0x683 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_B 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_G 0 0x684 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_G 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_R 0 0x685 2 0 3
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_R 0 17
	MPCC_MCM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_G_B 0 0x668 2 0 3
	MPCC_MCM_SHAPER_SCALE_G 0 15
	MPCC_MCM_SHAPER_SCALE_B 16 31
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_R 0 0x667 1 0 3
	MPCC_MCM_SHAPER_SCALE_R 0 15
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A 0 0x6ef 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B 0 0x6f5 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A 0 0x6f0 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B 0 0x6f6 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A 0 0x6f1 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B 0 0x6f7 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A 0 0x6f2 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B 0 0x6f8 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A 0 0x6f3 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B 0 0x6f9 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A 0 0x6f4 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B 0 0x6fa 2 0 3
	MPCC_MCM_FIRST_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_FIRST_GAMUT_REMAP_C34_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A 0 0x6fd 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B 0 0x703 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C11_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C12_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A 0 0x6fe 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B 0 0x704 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C13_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C14_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A 0 0x6ff 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B 0 0x705 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C21_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C22_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A 0 0x700 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B 0 0x706 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C23_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C24_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A 0 0x701 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B 0 0x707 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C31_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C32_B 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A 0 0x702 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_A 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_A 16 31
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B 0 0x708 2 0 3
	MPCC_MCM_SECOND_GAMUT_REMAP_C33_B 0 15
	MPCC_MCM_SECOND_GAMUT_REMAP_C34_B 16 31
regMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT 0 0xc8 1 0 3
	MPCC_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE 0 0xc9 2 0 3
	MPCC_GAMUT_REMAP_MODE 0 1
	MPCC_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_OGAM0_MPCC_OGAM_CONTROL 0 0x7e 5 0 3
	MPCC_OGAM_MODE 0 1
	MPCC_OGAM_SELECT 2 2
	MPCC_OGAM_PWL_DISABLE 3 3
	MPCC_OGAM_MODE_CURRENT 7 8
	MPCC_OGAM_SELECT_CURRENT 9 9
regMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL 0 0x81 5 0 3
	MPCC_OGAM_LUT_WRITE_COLOR_MASK 0 2
	MPCC_OGAM_LUT_READ_COLOR_SEL 3 4
	MPCC_OGAM_LUT_READ_DBG 5 5
	MPCC_OGAM_LUT_HOST_SEL 6 6
	MPCC_OGAM_LUT_CONFIG_MODE 7 7
regMPCC_OGAM0_MPCC_OGAM_LUT_DATA 0 0x80 1 0 3
	MPCC_OGAM_LUT_DATA 0 17
regMPCC_OGAM0_MPCC_OGAM_LUT_INDEX 0 0x7f 1 0 3
	MPCC_OGAM_LUT_INDEX 0 8
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B 0 0x8b 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G 0 0x8d 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R 0 0x8f 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B 0 0x8c 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G 0 0x8e 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R 0 0x90 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B 0 0x91 1 0 3
	MPCC_OGAM_RAMA_OFFSET_B 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G 0 0x92 1 0 3
	MPCC_OGAM_RAMA_OFFSET_G 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R 0 0x93 1 0 3
	MPCC_OGAM_RAMA_OFFSET_R 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1 0 0x94 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11 0 0x99 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13 0 0x9a 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15 0 0x9b 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17 0 0x9c 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19 0 0x9d 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21 0 0x9e 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23 0 0x9f 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25 0 0xa0 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27 0 0xa1 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29 0 0xa2 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3 0 0x95 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31 0 0xa3 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33 0 0xa4 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5 0 0x96 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7 0 0x97 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9 0 0x98 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B 0 0x88 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G 0 0x89 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R 0 0x8a 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B 0 0x82 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G 0 0x83 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0 0x84 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B 0 0x85 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G 0 0x86 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R 0 0x87 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B 0 0xae 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G 0 0xb0 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R 0 0xb2 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B 0 0xaf 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G 0 0xb1 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R 0 0xb3 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B 0 0xb4 1 0 3
	MPCC_OGAM_RAMB_OFFSET_B 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G 0 0xb5 1 0 3
	MPCC_OGAM_RAMB_OFFSET_G 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R 0 0xb6 1 0 3
	MPCC_OGAM_RAMB_OFFSET_R 0 18
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1 0 0xb7 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11 0 0xbc 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13 0 0xbd 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15 0 0xbe 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17 0 0xbf 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19 0 0xc0 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21 0 0xc1 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23 0 0xc2 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25 0 0xc3 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27 0 0xc4 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29 0 0xc5 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3 0 0xb8 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31 0 0xc6 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33 0 0xc7 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5 0 0xb9 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7 0 0xba 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9 0 0xbb 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B 0 0xab 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G 0 0xac 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R 0 0xad 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B 0 0xa5 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G 0 0xa6 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R 0 0xa7 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B 0 0xa8 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G 0 0xa9 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R 0 0xaa 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A 0 0xca 2 0 3
	MPCC_GAMUT_REMAP_C11_A 0 15
	MPCC_GAMUT_REMAP_C12_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B 0 0xd0 2 0 3
	MPCC_GAMUT_REMAP_C11_B 0 15
	MPCC_GAMUT_REMAP_C12_B 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A 0 0xcb 2 0 3
	MPCC_GAMUT_REMAP_C13_A 0 15
	MPCC_GAMUT_REMAP_C14_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B 0 0xd1 2 0 3
	MPCC_GAMUT_REMAP_C13_B 0 15
	MPCC_GAMUT_REMAP_C14_B 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A 0 0xcc 2 0 3
	MPCC_GAMUT_REMAP_C21_A 0 15
	MPCC_GAMUT_REMAP_C22_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B 0 0xd2 2 0 3
	MPCC_GAMUT_REMAP_C21_B 0 15
	MPCC_GAMUT_REMAP_C22_B 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A 0 0xcd 2 0 3
	MPCC_GAMUT_REMAP_C23_A 0 15
	MPCC_GAMUT_REMAP_C24_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B 0 0xd3 2 0 3
	MPCC_GAMUT_REMAP_C23_B 0 15
	MPCC_GAMUT_REMAP_C24_B 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A 0 0xce 2 0 3
	MPCC_GAMUT_REMAP_C31_A 0 15
	MPCC_GAMUT_REMAP_C32_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B 0 0xd4 2 0 3
	MPCC_GAMUT_REMAP_C31_B 0 15
	MPCC_GAMUT_REMAP_C32_B 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A 0 0xcf 2 0 3
	MPCC_GAMUT_REMAP_C33_A 0 15
	MPCC_GAMUT_REMAP_C34_A 16 31
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B 0 0xd5 2 0 3
	MPCC_GAMUT_REMAP_C33_B 0 15
	MPCC_GAMUT_REMAP_C34_B 16 31
regMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT 0 0x126 1 0 3
	MPCC_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE 0 0x127 2 0 3
	MPCC_GAMUT_REMAP_MODE 0 1
	MPCC_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_OGAM1_MPCC_OGAM_CONTROL 0 0xdc 5 0 3
	MPCC_OGAM_MODE 0 1
	MPCC_OGAM_SELECT 2 2
	MPCC_OGAM_PWL_DISABLE 3 3
	MPCC_OGAM_MODE_CURRENT 7 8
	MPCC_OGAM_SELECT_CURRENT 9 9
regMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL 0 0xdf 5 0 3
	MPCC_OGAM_LUT_WRITE_COLOR_MASK 0 2
	MPCC_OGAM_LUT_READ_COLOR_SEL 3 4
	MPCC_OGAM_LUT_READ_DBG 5 5
	MPCC_OGAM_LUT_HOST_SEL 6 6
	MPCC_OGAM_LUT_CONFIG_MODE 7 7
regMPCC_OGAM1_MPCC_OGAM_LUT_DATA 0 0xde 1 0 3
	MPCC_OGAM_LUT_DATA 0 17
regMPCC_OGAM1_MPCC_OGAM_LUT_INDEX 0 0xdd 1 0 3
	MPCC_OGAM_LUT_INDEX 0 8
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B 0 0xe9 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G 0 0xeb 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R 0 0xed 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B 0 0xea 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G 0 0xec 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R 0 0xee 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B 0 0xef 1 0 3
	MPCC_OGAM_RAMA_OFFSET_B 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G 0 0xf0 1 0 3
	MPCC_OGAM_RAMA_OFFSET_G 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R 0 0xf1 1 0 3
	MPCC_OGAM_RAMA_OFFSET_R 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1 0 0xf2 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11 0 0xf7 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13 0 0xf8 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15 0 0xf9 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17 0 0xfa 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19 0 0xfb 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21 0 0xfc 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23 0 0xfd 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25 0 0xfe 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27 0 0xff 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29 0 0x100 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3 0 0xf3 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31 0 0x101 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33 0 0x102 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5 0 0xf4 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7 0 0xf5 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9 0 0xf6 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B 0 0xe6 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G 0 0xe7 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R 0 0xe8 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B 0 0xe0 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G 0 0xe1 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R 0 0xe2 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B 0 0xe3 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G 0 0xe4 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R 0 0xe5 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B 0 0x10c 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G 0 0x10e 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R 0 0x110 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B 0 0x10d 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G 0 0x10f 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R 0 0x111 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B 0 0x112 1 0 3
	MPCC_OGAM_RAMB_OFFSET_B 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G 0 0x113 1 0 3
	MPCC_OGAM_RAMB_OFFSET_G 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R 0 0x114 1 0 3
	MPCC_OGAM_RAMB_OFFSET_R 0 18
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1 0 0x115 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11 0 0x11a 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13 0 0x11b 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15 0 0x11c 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17 0 0x11d 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19 0 0x11e 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21 0 0x11f 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23 0 0x120 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25 0 0x121 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27 0 0x122 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29 0 0x123 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3 0 0x116 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31 0 0x124 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33 0 0x125 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5 0 0x117 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7 0 0x118 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9 0 0x119 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B 0 0x109 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G 0 0x10a 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R 0 0x10b 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B 0 0x103 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G 0 0x104 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R 0 0x105 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B 0 0x106 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G 0 0x107 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R 0 0x108 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A 0 0x128 2 0 3
	MPCC_GAMUT_REMAP_C11_A 0 15
	MPCC_GAMUT_REMAP_C12_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B 0 0x12e 2 0 3
	MPCC_GAMUT_REMAP_C11_B 0 15
	MPCC_GAMUT_REMAP_C12_B 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A 0 0x129 2 0 3
	MPCC_GAMUT_REMAP_C13_A 0 15
	MPCC_GAMUT_REMAP_C14_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B 0 0x12f 2 0 3
	MPCC_GAMUT_REMAP_C13_B 0 15
	MPCC_GAMUT_REMAP_C14_B 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A 0 0x12a 2 0 3
	MPCC_GAMUT_REMAP_C21_A 0 15
	MPCC_GAMUT_REMAP_C22_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B 0 0x130 2 0 3
	MPCC_GAMUT_REMAP_C21_B 0 15
	MPCC_GAMUT_REMAP_C22_B 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A 0 0x12b 2 0 3
	MPCC_GAMUT_REMAP_C23_A 0 15
	MPCC_GAMUT_REMAP_C24_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B 0 0x131 2 0 3
	MPCC_GAMUT_REMAP_C23_B 0 15
	MPCC_GAMUT_REMAP_C24_B 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A 0 0x12c 2 0 3
	MPCC_GAMUT_REMAP_C31_A 0 15
	MPCC_GAMUT_REMAP_C32_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B 0 0x132 2 0 3
	MPCC_GAMUT_REMAP_C31_B 0 15
	MPCC_GAMUT_REMAP_C32_B 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A 0 0x12d 2 0 3
	MPCC_GAMUT_REMAP_C33_A 0 15
	MPCC_GAMUT_REMAP_C34_A 16 31
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B 0 0x133 2 0 3
	MPCC_GAMUT_REMAP_C33_B 0 15
	MPCC_GAMUT_REMAP_C34_B 16 31
regMPCC_OGAM2_MPCC_GAMUT_REMAP_COEF_FORMAT 0 0x184 1 0 3
	MPCC_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_OGAM2_MPCC_GAMUT_REMAP_MODE 0 0x185 2 0 3
	MPCC_GAMUT_REMAP_MODE 0 1
	MPCC_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_OGAM2_MPCC_OGAM_CONTROL 0 0x13a 5 0 3
	MPCC_OGAM_MODE 0 1
	MPCC_OGAM_SELECT 2 2
	MPCC_OGAM_PWL_DISABLE 3 3
	MPCC_OGAM_MODE_CURRENT 7 8
	MPCC_OGAM_SELECT_CURRENT 9 9
regMPCC_OGAM2_MPCC_OGAM_LUT_CONTROL 0 0x13d 5 0 3
	MPCC_OGAM_LUT_WRITE_COLOR_MASK 0 2
	MPCC_OGAM_LUT_READ_COLOR_SEL 3 4
	MPCC_OGAM_LUT_READ_DBG 5 5
	MPCC_OGAM_LUT_HOST_SEL 6 6
	MPCC_OGAM_LUT_CONFIG_MODE 7 7
regMPCC_OGAM2_MPCC_OGAM_LUT_DATA 0 0x13c 1 0 3
	MPCC_OGAM_LUT_DATA 0 17
regMPCC_OGAM2_MPCC_OGAM_LUT_INDEX 0 0x13b 1 0 3
	MPCC_OGAM_LUT_INDEX 0 8
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B 0 0x147 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G 0 0x149 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R 0 0x14b 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B 0 0x148 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G 0 0x14a 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R 0 0x14c 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_B 0 0x14d 1 0 3
	MPCC_OGAM_RAMA_OFFSET_B 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_G 0 0x14e 1 0 3
	MPCC_OGAM_RAMA_OFFSET_G 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_R 0 0x14f 1 0 3
	MPCC_OGAM_RAMA_OFFSET_R 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1 0 0x150 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11 0 0x155 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13 0 0x156 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15 0 0x157 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17 0 0x158 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19 0 0x159 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21 0 0x15a 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23 0 0x15b 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25 0 0x15c 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27 0 0x15d 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29 0 0x15e 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3 0 0x151 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31 0 0x15f 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33 0 0x160 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5 0 0x152 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7 0 0x153 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9 0 0x154 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_B 0 0x144 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_G 0 0x145 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_R 0 0x146 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B 0 0x13e 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G 0 0x13f 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R 0 0x140 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B 0 0x141 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G 0 0x142 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R 0 0x143 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B 0 0x16a 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G 0 0x16c 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R 0 0x16e 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B 0 0x16b 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G 0 0x16d 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R 0 0x16f 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_B 0 0x170 1 0 3
	MPCC_OGAM_RAMB_OFFSET_B 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_G 0 0x171 1 0 3
	MPCC_OGAM_RAMB_OFFSET_G 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_R 0 0x172 1 0 3
	MPCC_OGAM_RAMB_OFFSET_R 0 18
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1 0 0x173 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11 0 0x178 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13 0 0x179 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15 0 0x17a 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17 0 0x17b 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19 0 0x17c 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21 0 0x17d 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23 0 0x17e 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25 0 0x17f 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27 0 0x180 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29 0 0x181 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3 0 0x174 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31 0 0x182 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33 0 0x183 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5 0 0x175 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7 0 0x176 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9 0 0x177 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_B 0 0x167 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_G 0 0x168 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_R 0 0x169 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B 0 0x161 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G 0 0x162 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R 0 0x163 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B 0 0x164 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G 0 0x165 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R 0 0x166 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_A 0 0x186 2 0 3
	MPCC_GAMUT_REMAP_C11_A 0 15
	MPCC_GAMUT_REMAP_C12_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_B 0 0x18c 2 0 3
	MPCC_GAMUT_REMAP_C11_B 0 15
	MPCC_GAMUT_REMAP_C12_B 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_A 0 0x187 2 0 3
	MPCC_GAMUT_REMAP_C13_A 0 15
	MPCC_GAMUT_REMAP_C14_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_B 0 0x18d 2 0 3
	MPCC_GAMUT_REMAP_C13_B 0 15
	MPCC_GAMUT_REMAP_C14_B 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_A 0 0x188 2 0 3
	MPCC_GAMUT_REMAP_C21_A 0 15
	MPCC_GAMUT_REMAP_C22_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_B 0 0x18e 2 0 3
	MPCC_GAMUT_REMAP_C21_B 0 15
	MPCC_GAMUT_REMAP_C22_B 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_A 0 0x189 2 0 3
	MPCC_GAMUT_REMAP_C23_A 0 15
	MPCC_GAMUT_REMAP_C24_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_B 0 0x18f 2 0 3
	MPCC_GAMUT_REMAP_C23_B 0 15
	MPCC_GAMUT_REMAP_C24_B 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_A 0 0x18a 2 0 3
	MPCC_GAMUT_REMAP_C31_A 0 15
	MPCC_GAMUT_REMAP_C32_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_B 0 0x190 2 0 3
	MPCC_GAMUT_REMAP_C31_B 0 15
	MPCC_GAMUT_REMAP_C32_B 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_A 0 0x18b 2 0 3
	MPCC_GAMUT_REMAP_C33_A 0 15
	MPCC_GAMUT_REMAP_C34_A 16 31
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_B 0 0x191 2 0 3
	MPCC_GAMUT_REMAP_C33_B 0 15
	MPCC_GAMUT_REMAP_C34_B 16 31
regMPCC_OGAM3_MPCC_GAMUT_REMAP_COEF_FORMAT 0 0x1e2 1 0 3
	MPCC_GAMUT_REMAP_COEF_FORMAT 0 0
regMPCC_OGAM3_MPCC_GAMUT_REMAP_MODE 0 0x1e3 2 0 3
	MPCC_GAMUT_REMAP_MODE 0 1
	MPCC_GAMUT_REMAP_MODE_CURRENT 7 8
regMPCC_OGAM3_MPCC_OGAM_CONTROL 0 0x198 5 0 3
	MPCC_OGAM_MODE 0 1
	MPCC_OGAM_SELECT 2 2
	MPCC_OGAM_PWL_DISABLE 3 3
	MPCC_OGAM_MODE_CURRENT 7 8
	MPCC_OGAM_SELECT_CURRENT 9 9
regMPCC_OGAM3_MPCC_OGAM_LUT_CONTROL 0 0x19b 5 0 3
	MPCC_OGAM_LUT_WRITE_COLOR_MASK 0 2
	MPCC_OGAM_LUT_READ_COLOR_SEL 3 4
	MPCC_OGAM_LUT_READ_DBG 5 5
	MPCC_OGAM_LUT_HOST_SEL 6 6
	MPCC_OGAM_LUT_CONFIG_MODE 7 7
regMPCC_OGAM3_MPCC_OGAM_LUT_DATA 0 0x19a 1 0 3
	MPCC_OGAM_LUT_DATA 0 17
regMPCC_OGAM3_MPCC_OGAM_LUT_INDEX 0 0x199 1 0 3
	MPCC_OGAM_LUT_INDEX 0 8
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B 0 0x1a5 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G 0 0x1a7 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R 0 0x1a9 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B 0 0x1a6 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G 0 0x1a8 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R 0 0x1aa 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_B 0 0x1ab 1 0 3
	MPCC_OGAM_RAMA_OFFSET_B 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_G 0 0x1ac 1 0 3
	MPCC_OGAM_RAMA_OFFSET_G 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_R 0 0x1ad 1 0 3
	MPCC_OGAM_RAMA_OFFSET_R 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1 0 0x1ae 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11 0 0x1b3 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13 0 0x1b4 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15 0 0x1b5 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17 0 0x1b6 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19 0 0x1b7 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21 0 0x1b8 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23 0 0x1b9 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25 0 0x1ba 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27 0 0x1bb 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29 0 0x1bc 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3 0 0x1af 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31 0 0x1bd 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33 0 0x1be 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5 0 0x1b0 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7 0 0x1b1 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9 0 0x1b2 4 0 3
	MPCC_OGAM_RAMA_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMA_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B 0 0x1a2 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_G 0 0x1a3 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_R 0 0x1a4 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B 0 0x19c 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G 0 0x19d 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R 0 0x19e 2 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B 0 0x19f 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G 0 0x1a0 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R 0 0x1a1 1 0 3
	MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B 0 0x1c8 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G 0 0x1ca 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R 0 0x1cc 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_BASE_R 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B 0 0x1c9 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_B 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_B 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G 0 0x1cb 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_G 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_G 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R 0 0x1cd 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_END_R 0 15
	MPCC_OGAM_RAMB_EXP_REGION_END_SLOPE_R 16 31
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_B 0 0x1ce 1 0 3
	MPCC_OGAM_RAMB_OFFSET_B 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_G 0 0x1cf 1 0 3
	MPCC_OGAM_RAMB_OFFSET_G 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R 0 0x1d0 1 0 3
	MPCC_OGAM_RAMB_OFFSET_R 0 18
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1 0 0x1d1 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION0_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION1_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11 0 0x1d6 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION10_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION11_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13 0 0x1d7 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION12_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION13_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15 0 0x1d8 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION14_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION15_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17 0 0x1d9 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION16_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION17_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19 0 0x1da 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION18_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION19_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21 0 0x1db 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION20_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION21_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23 0 0x1dc 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION22_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION23_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25 0 0x1dd 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION24_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION25_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27 0 0x1de 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION26_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION27_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29 0 0x1df 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION28_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION29_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3 0 0x1d2 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION2_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION3_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31 0 0x1e0 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION30_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION31_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33 0 0x1e1 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION32_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION33_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5 0 0x1d3 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION4_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION5_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7 0 0x1d4 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION6_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION7_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9 0 0x1d5 4 0 3
	MPCC_OGAM_RAMB_EXP_REGION8_LUT_OFFSET 0 8
	MPCC_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS 12 14
	MPCC_OGAM_RAMB_EXP_REGION9_LUT_OFFSET 16 24
	MPCC_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS 28 30
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_B 0 0x1c5 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_G 0 0x1c6 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_R 0 0x1c7 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_BASE_R 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B 0 0x1bf 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_B 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_B 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G 0 0x1c0 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_G 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_G 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R 0 0x1c1 2 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_R 0 17
	MPCC_OGAM_RAMB_EXP_REGION_START_SEGMENT_R 20 26
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B 0 0x1c2 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_B 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G 0 0x1c3 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_G 0 17
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R 0 0x1c4 1 0 3
	MPCC_OGAM_RAMB_EXP_REGION_START_SLOPE_R 0 17
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_A 0 0x1e4 2 0 3
	MPCC_GAMUT_REMAP_C11_A 0 15
	MPCC_GAMUT_REMAP_C12_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_B 0 0x1ea 2 0 3
	MPCC_GAMUT_REMAP_C11_B 0 15
	MPCC_GAMUT_REMAP_C12_B 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_A 0 0x1e5 2 0 3
	MPCC_GAMUT_REMAP_C13_A 0 15
	MPCC_GAMUT_REMAP_C14_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_B 0 0x1eb 2 0 3
	MPCC_GAMUT_REMAP_C13_B 0 15
	MPCC_GAMUT_REMAP_C14_B 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_A 0 0x1e6 2 0 3
	MPCC_GAMUT_REMAP_C21_A 0 15
	MPCC_GAMUT_REMAP_C22_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_B 0 0x1ec 2 0 3
	MPCC_GAMUT_REMAP_C21_B 0 15
	MPCC_GAMUT_REMAP_C22_B 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_A 0 0x1e7 2 0 3
	MPCC_GAMUT_REMAP_C23_A 0 15
	MPCC_GAMUT_REMAP_C24_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_B 0 0x1ed 2 0 3
	MPCC_GAMUT_REMAP_C23_B 0 15
	MPCC_GAMUT_REMAP_C24_B 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_A 0 0x1e8 2 0 3
	MPCC_GAMUT_REMAP_C31_A 0 15
	MPCC_GAMUT_REMAP_C32_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_B 0 0x1ee 2 0 3
	MPCC_GAMUT_REMAP_C31_B 0 15
	MPCC_GAMUT_REMAP_C32_B 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_A 0 0x1e9 2 0 3
	MPCC_GAMUT_REMAP_C33_A 0 15
	MPCC_GAMUT_REMAP_C34_A 16 31
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_B 0 0x1ef 2 0 3
	MPCC_GAMUT_REMAP_C33_B 0 15
	MPCC_GAMUT_REMAP_C34_B 16 31
regMPC_BYPASS_BG_AR 0 0x2bc 2 0 3
	MPC_BYPASS_BG_ALPHA 0 15
	MPC_BYPASS_BG_R_CR 16 31
regMPC_BYPASS_BG_GB 0 0x2bd 2 0 3
	MPC_BYPASS_BG_G_Y 0 15
	MPC_BYPASS_BG_B_CB 16 31
regMPC_CLOCK_CONTROL 0 0x2b2 2 0 3
	DISPCLK_R_GATE_DISABLE 1 1
	MPC_TEST_CLK_SEL 4 5
regMPC_CRC_CTRL 0 0x2b4 9 0 3
	MPC_CRC_EN 0 0
	MPC_CRC_CONT_EN 4 4
	MPC_CRC_STEREO_MODE 8 9
	MPC_CRC_STEREO_EN 10 10
	MPC_CRC_INTERLACE_MODE 12 13
	MPC_CRC_SRC_SEL 24 25
	MPC_CRC_ONE_SHOT_PENDING 28 28
	MPC_CRC_UPDATE_ENABLED 30 30
	MPC_CRC_UPDATE_LOCK 31 31
regMPC_CRC_RESULT_AR 0 0x2b6 2 0 3
	MPC_CRC_RESULT_A 0 15
	MPC_CRC_RESULT_R 16 31
regMPC_CRC_RESULT_C 0 0x2b8 1 0 3
	MPC_CRC_RESULT_C 0 15
regMPC_CRC_RESULT_GB 0 0x2b7 2 0 3
	MPC_CRC_RESULT_G 0 15
	MPC_CRC_RESULT_B 16 31
regMPC_CRC_SEL_CONTROL 0 0x2b5 4 0 3
	MPC_CRC_DPP_SEL 0 3
	MPC_CRC_OPP_SEL 4 7
	MPC_CRC_DWB_SEL 8 9
	MPC_CRC_MASK 16 31
regMPC_DPP_PENDING_STATUS 0 0x2bf 12 0 3
	IN_DPP0_SURFACE_UPDATE_PENDING 0 0
	IN_DPP0_CONFIG_UPDATE_PENDING 1 1
	IN_DPP0_CURSOR_UPDATE_PENDING 2 2
	IN_DPP1_SURFACE_UPDATE_PENDING 4 4
	IN_DPP1_CONFIG_UPDATE_PENDING 5 5
	IN_DPP1_CURSOR_UPDATE_PENDING 6 6
	IN_DPP2_SURFACE_UPDATE_PENDING 8 8
	IN_DPP2_CONFIG_UPDATE_PENDING 9 9
	IN_DPP2_CURSOR_UPDATE_PENDING 10 10
	IN_DPP3_SURFACE_UPDATE_PENDING 12 12
	IN_DPP3_CONFIG_UPDATE_PENDING 13 13
	IN_DPP3_CURSOR_UPDATE_PENDING 14 14
regMPC_DWB0_MUX 0 0x2ee 2 0 3
	MPC_DWB0_MUX 0 3
	MPC_DWB0_MUX_STATUS 4 7
regMPC_HOST_READ_CONTROL 0 0x2be 1 0 3
	HOST_READ_RATE_CONTROL 0 7
regMPC_INTERRUPT_DEST 0 0x153 8 0 2
	MPCC0_STALL_INTERRUPT_DEST 0 0
	MPCC1_STALL_INTERRUPT_DEST 1 1
	MPCC2_STALL_INTERRUPT_DEST 2 2
	MPCC3_STALL_INTERRUPT_DEST 3 3
	MPCC4_STALL_INTERRUPT_DEST 4 4
	MPCC5_STALL_INTERRUPT_DEST 5 5
	MPCC6_STALL_INTERRUPT_DEST 6 6
	MPCC7_STALL_INTERRUPT_DEST 7 7
regMPC_OCSC_TEST_DEBUG_DATA 0 0x35c 0 0 3
regMPC_OCSC_TEST_DEBUG_INDEX 0 0x35b 0 0 3
regMPC_OUT0_CSC_C11_C12_A 0 0x30c 2 0 3
	MPC_OCSC_C11_A 0 15
	MPC_OCSC_C12_A 16 31
regMPC_OUT0_CSC_C11_C12_B 0 0x312 2 0 3
	MPC_OCSC_C11_B 0 15
	MPC_OCSC_C12_B 16 31
regMPC_OUT0_CSC_C13_C14_A 0 0x30d 2 0 3
	MPC_OCSC_C13_A 0 15
	MPC_OCSC_C14_A 16 31
regMPC_OUT0_CSC_C13_C14_B 0 0x313 2 0 3
	MPC_OCSC_C13_B 0 15
	MPC_OCSC_C14_B 16 31
regMPC_OUT0_CSC_C21_C22_A 0 0x30e 2 0 3
	MPC_OCSC_C21_A 0 15
	MPC_OCSC_C22_A 16 31
regMPC_OUT0_CSC_C21_C22_B 0 0x314 2 0 3
	MPC_OCSC_C21_B 0 15
	MPC_OCSC_C22_B 16 31
regMPC_OUT0_CSC_C23_C24_A 0 0x30f 2 0 3
	MPC_OCSC_C23_A 0 15
	MPC_OCSC_C24_A 16 31
regMPC_OUT0_CSC_C23_C24_B 0 0x315 2 0 3
	MPC_OCSC_C23_B 0 15
	MPC_OCSC_C24_B 16 31
regMPC_OUT0_CSC_C31_C32_A 0 0x310 2 0 3
	MPC_OCSC_C31_A 0 15
	MPC_OCSC_C32_A 16 31
regMPC_OUT0_CSC_C31_C32_B 0 0x316 2 0 3
	MPC_OCSC_C31_B 0 15
	MPC_OCSC_C32_B 16 31
regMPC_OUT0_CSC_C33_C34_A 0 0x311 2 0 3
	MPC_OCSC_C33_A 0 15
	MPC_OCSC_C34_A 16 31
regMPC_OUT0_CSC_C33_C34_B 0 0x317 2 0 3
	MPC_OCSC_C33_B 0 15
	MPC_OCSC_C34_B 16 31
regMPC_OUT0_CSC_MODE 0 0x30b 2 0 3
	MPC_OCSC_MODE 0 1
	MPC_OCSC_MODE_CURRENT 7 8
regMPC_OUT0_DENORM_CLAMP_B_CB 0 0x2f5 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_B_CB 0 11
	MPC_OUT_DENORM_CLAMP_MAX_B_CB 12 23
regMPC_OUT0_DENORM_CLAMP_G_Y 0 0x2f4 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_G_Y 0 11
	MPC_OUT_DENORM_CLAMP_MAX_G_Y 12 23
regMPC_OUT0_DENORM_CONTROL 0 0x2f3 3 0 3
	MPC_OUT_DENORM_CLAMP_MIN_R_CR 0 11
	MPC_OUT_DENORM_CLAMP_MAX_R_CR 12 23
	MPC_OUT_DENORM_MODE 24 26
regMPC_OUT0_MUX 0 0x2f2 7 0 3
	MPC_OUT_MUX 0 3
	MPC_OUT_RATE_CONTROL_OVFL_ERROR 5 5
	MPC_OUT_RATE_CONTROL_ERROR_ACK 7 7
	MPC_OUT_RATE_CONTROL_DISABLE 8 8
	MPC_OUT_RATE_CONTROL 9 9
	MPC_OUT_FLOW_CONTROL_MODE 10 10
	MPC_OUT_FLOW_CONTROL_COUNT 11 22
regMPC_OUT1_CSC_C11_C12_A 0 0x319 2 0 3
	MPC_OCSC_C11_A 0 15
	MPC_OCSC_C12_A 16 31
regMPC_OUT1_CSC_C11_C12_B 0 0x31f 2 0 3
	MPC_OCSC_C11_B 0 15
	MPC_OCSC_C12_B 16 31
regMPC_OUT1_CSC_C13_C14_A 0 0x31a 2 0 3
	MPC_OCSC_C13_A 0 15
	MPC_OCSC_C14_A 16 31
regMPC_OUT1_CSC_C13_C14_B 0 0x320 2 0 3
	MPC_OCSC_C13_B 0 15
	MPC_OCSC_C14_B 16 31
regMPC_OUT1_CSC_C21_C22_A 0 0x31b 2 0 3
	MPC_OCSC_C21_A 0 15
	MPC_OCSC_C22_A 16 31
regMPC_OUT1_CSC_C21_C22_B 0 0x321 2 0 3
	MPC_OCSC_C21_B 0 15
	MPC_OCSC_C22_B 16 31
regMPC_OUT1_CSC_C23_C24_A 0 0x31c 2 0 3
	MPC_OCSC_C23_A 0 15
	MPC_OCSC_C24_A 16 31
regMPC_OUT1_CSC_C23_C24_B 0 0x322 2 0 3
	MPC_OCSC_C23_B 0 15
	MPC_OCSC_C24_B 16 31
regMPC_OUT1_CSC_C31_C32_A 0 0x31d 2 0 3
	MPC_OCSC_C31_A 0 15
	MPC_OCSC_C32_A 16 31
regMPC_OUT1_CSC_C31_C32_B 0 0x323 2 0 3
	MPC_OCSC_C31_B 0 15
	MPC_OCSC_C32_B 16 31
regMPC_OUT1_CSC_C33_C34_A 0 0x31e 2 0 3
	MPC_OCSC_C33_A 0 15
	MPC_OCSC_C34_A 16 31
regMPC_OUT1_CSC_C33_C34_B 0 0x324 2 0 3
	MPC_OCSC_C33_B 0 15
	MPC_OCSC_C34_B 16 31
regMPC_OUT1_CSC_MODE 0 0x318 2 0 3
	MPC_OCSC_MODE 0 1
	MPC_OCSC_MODE_CURRENT 7 8
regMPC_OUT1_DENORM_CLAMP_B_CB 0 0x2f9 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_B_CB 0 11
	MPC_OUT_DENORM_CLAMP_MAX_B_CB 12 23
regMPC_OUT1_DENORM_CLAMP_G_Y 0 0x2f8 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_G_Y 0 11
	MPC_OUT_DENORM_CLAMP_MAX_G_Y 12 23
regMPC_OUT1_DENORM_CONTROL 0 0x2f7 3 0 3
	MPC_OUT_DENORM_CLAMP_MIN_R_CR 0 11
	MPC_OUT_DENORM_CLAMP_MAX_R_CR 12 23
	MPC_OUT_DENORM_MODE 24 26
regMPC_OUT1_MUX 0 0x2f6 7 0 3
	MPC_OUT_MUX 0 3
	MPC_OUT_RATE_CONTROL_OVFL_ERROR 5 5
	MPC_OUT_RATE_CONTROL_ERROR_ACK 7 7
	MPC_OUT_RATE_CONTROL_DISABLE 8 8
	MPC_OUT_RATE_CONTROL 9 9
	MPC_OUT_FLOW_CONTROL_MODE 10 10
	MPC_OUT_FLOW_CONTROL_COUNT 11 22
regMPC_OUT2_CSC_C11_C12_A 0 0x326 2 0 3
	MPC_OCSC_C11_A 0 15
	MPC_OCSC_C12_A 16 31
regMPC_OUT2_CSC_C11_C12_B 0 0x32c 2 0 3
	MPC_OCSC_C11_B 0 15
	MPC_OCSC_C12_B 16 31
regMPC_OUT2_CSC_C13_C14_A 0 0x327 2 0 3
	MPC_OCSC_C13_A 0 15
	MPC_OCSC_C14_A 16 31
regMPC_OUT2_CSC_C13_C14_B 0 0x32d 2 0 3
	MPC_OCSC_C13_B 0 15
	MPC_OCSC_C14_B 16 31
regMPC_OUT2_CSC_C21_C22_A 0 0x328 2 0 3
	MPC_OCSC_C21_A 0 15
	MPC_OCSC_C22_A 16 31
regMPC_OUT2_CSC_C21_C22_B 0 0x32e 2 0 3
	MPC_OCSC_C21_B 0 15
	MPC_OCSC_C22_B 16 31
regMPC_OUT2_CSC_C23_C24_A 0 0x329 2 0 3
	MPC_OCSC_C23_A 0 15
	MPC_OCSC_C24_A 16 31
regMPC_OUT2_CSC_C23_C24_B 0 0x32f 2 0 3
	MPC_OCSC_C23_B 0 15
	MPC_OCSC_C24_B 16 31
regMPC_OUT2_CSC_C31_C32_A 0 0x32a 2 0 3
	MPC_OCSC_C31_A 0 15
	MPC_OCSC_C32_A 16 31
regMPC_OUT2_CSC_C31_C32_B 0 0x330 2 0 3
	MPC_OCSC_C31_B 0 15
	MPC_OCSC_C32_B 16 31
regMPC_OUT2_CSC_C33_C34_A 0 0x32b 2 0 3
	MPC_OCSC_C33_A 0 15
	MPC_OCSC_C34_A 16 31
regMPC_OUT2_CSC_C33_C34_B 0 0x331 2 0 3
	MPC_OCSC_C33_B 0 15
	MPC_OCSC_C34_B 16 31
regMPC_OUT2_CSC_MODE 0 0x325 2 0 3
	MPC_OCSC_MODE 0 1
	MPC_OCSC_MODE_CURRENT 7 8
regMPC_OUT2_DENORM_CLAMP_B_CB 0 0x2fd 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_B_CB 0 11
	MPC_OUT_DENORM_CLAMP_MAX_B_CB 12 23
regMPC_OUT2_DENORM_CLAMP_G_Y 0 0x2fc 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_G_Y 0 11
	MPC_OUT_DENORM_CLAMP_MAX_G_Y 12 23
regMPC_OUT2_DENORM_CONTROL 0 0x2fb 3 0 3
	MPC_OUT_DENORM_CLAMP_MIN_R_CR 0 11
	MPC_OUT_DENORM_CLAMP_MAX_R_CR 12 23
	MPC_OUT_DENORM_MODE 24 26
regMPC_OUT2_MUX 0 0x2fa 7 0 3
	MPC_OUT_MUX 0 3
	MPC_OUT_RATE_CONTROL_OVFL_ERROR 5 5
	MPC_OUT_RATE_CONTROL_ERROR_ACK 7 7
	MPC_OUT_RATE_CONTROL_DISABLE 8 8
	MPC_OUT_RATE_CONTROL 9 9
	MPC_OUT_FLOW_CONTROL_MODE 10 10
	MPC_OUT_FLOW_CONTROL_COUNT 11 22
regMPC_OUT3_CSC_C11_C12_A 0 0x333 2 0 3
	MPC_OCSC_C11_A 0 15
	MPC_OCSC_C12_A 16 31
regMPC_OUT3_CSC_C11_C12_B 0 0x339 2 0 3
	MPC_OCSC_C11_B 0 15
	MPC_OCSC_C12_B 16 31
regMPC_OUT3_CSC_C13_C14_A 0 0x334 2 0 3
	MPC_OCSC_C13_A 0 15
	MPC_OCSC_C14_A 16 31
regMPC_OUT3_CSC_C13_C14_B 0 0x33a 2 0 3
	MPC_OCSC_C13_B 0 15
	MPC_OCSC_C14_B 16 31
regMPC_OUT3_CSC_C21_C22_A 0 0x335 2 0 3
	MPC_OCSC_C21_A 0 15
	MPC_OCSC_C22_A 16 31
regMPC_OUT3_CSC_C21_C22_B 0 0x33b 2 0 3
	MPC_OCSC_C21_B 0 15
	MPC_OCSC_C22_B 16 31
regMPC_OUT3_CSC_C23_C24_A 0 0x336 2 0 3
	MPC_OCSC_C23_A 0 15
	MPC_OCSC_C24_A 16 31
regMPC_OUT3_CSC_C23_C24_B 0 0x33c 2 0 3
	MPC_OCSC_C23_B 0 15
	MPC_OCSC_C24_B 16 31
regMPC_OUT3_CSC_C31_C32_A 0 0x337 2 0 3
	MPC_OCSC_C31_A 0 15
	MPC_OCSC_C32_A 16 31
regMPC_OUT3_CSC_C31_C32_B 0 0x33d 2 0 3
	MPC_OCSC_C31_B 0 15
	MPC_OCSC_C32_B 16 31
regMPC_OUT3_CSC_C33_C34_A 0 0x338 2 0 3
	MPC_OCSC_C33_A 0 15
	MPC_OCSC_C34_A 16 31
regMPC_OUT3_CSC_C33_C34_B 0 0x33e 2 0 3
	MPC_OCSC_C33_B 0 15
	MPC_OCSC_C34_B 16 31
regMPC_OUT3_CSC_MODE 0 0x332 2 0 3
	MPC_OCSC_MODE 0 1
	MPC_OCSC_MODE_CURRENT 7 8
regMPC_OUT3_DENORM_CLAMP_B_CB 0 0x301 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_B_CB 0 11
	MPC_OUT_DENORM_CLAMP_MAX_B_CB 12 23
regMPC_OUT3_DENORM_CLAMP_G_Y 0 0x300 2 0 3
	MPC_OUT_DENORM_CLAMP_MIN_G_Y 0 11
	MPC_OUT_DENORM_CLAMP_MAX_G_Y 12 23
regMPC_OUT3_DENORM_CONTROL 0 0x2ff 3 0 3
	MPC_OUT_DENORM_CLAMP_MIN_R_CR 0 11
	MPC_OUT_DENORM_CLAMP_MAX_R_CR 12 23
	MPC_OUT_DENORM_MODE 24 26
regMPC_OUT3_MUX 0 0x2fe 7 0 3
	MPC_OUT_MUX 0 3
	MPC_OUT_RATE_CONTROL_OVFL_ERROR 5 5
	MPC_OUT_RATE_CONTROL_ERROR_ACK 7 7
	MPC_OUT_RATE_CONTROL_DISABLE 8 8
	MPC_OUT_RATE_CONTROL 9 9
	MPC_OUT_FLOW_CONTROL_MODE 10 10
	MPC_OUT_FLOW_CONTROL_COUNT 11 22
regMPC_OUT_CSC_COEF_FORMAT 0 0x30a 4 0 3
	MPC_OCSC0_COEF_FORMAT 0 0
	MPC_OCSC1_COEF_FORMAT 1 1
	MPC_OCSC2_COEF_FORMAT 2 2
	MPC_OCSC3_COEF_FORMAT 3 3
regMPC_PENDING_STATUS_MISC 0 0x2c0 9 0 3
	OUT_OPP0_CONFIG_UPDATE_PENDING 0 0
	OUT_OPP1_CONFIG_UPDATE_PENDING 1 1
	OUT_OPP2_CONFIG_UPDATE_PENDING 2 2
	OUT_OPP3_CONFIG_UPDATE_PENDING 3 3
	MPCC0_CONFIG_UPDATE_PENDING 8 8
	MPCC1_CONFIG_UPDATE_PENDING 9 9
	MPCC2_CONFIG_UPDATE_PENDING 10 10
	MPCC3_CONFIG_UPDATE_PENDING 11 11
	IN_DWB0_CONFIG_UPDATE_PENDING 16 16
regMPC_SOFT_RESET 0 0x2b3 13 0 3
	MPCC0_SOFT_RESET 0 0
	MPCC1_SOFT_RESET 1 1
	MPCC2_SOFT_RESET 2 2
	MPCC3_SOFT_RESET 3 3
	MPC_SFR0_SOFT_RESET 10 10
	MPC_SFR1_SOFT_RESET 11 11
	MPC_SFR2_SOFT_RESET 12 12
	MPC_SFR3_SOFT_RESET 13 13
	MPC_SFT0_SOFT_RESET 20 20
	MPC_SFT1_SOFT_RESET 21 21
	MPC_SFT2_SOFT_RESET 22 22
	MPC_SFT3_SOFT_RESET 23 23
	MPC_SOFT_RESET 31 31
regMULTI_LEVEL_QOS_CTRL 0 0x297 1 0 2
	MAX_SCALED_TIME_TO_URGENT 0 21
regODM0_OPTC_BYTES_PER_PIXEL 0 0x1acd 1 0 2
	OPTC_DSC_BYTES_PER_PIXEL 0 30
regODM0_OPTC_DATA_FORMAT_CONTROL 0 0x1acc 2 0 2
	OPTC_DATA_FORMAT 0 1
	OPTC_DSC_MODE 4 5
regODM0_OPTC_DATA_SOURCE_SELECT 0 0x1acb 6 0 2
	OPTC_NUM_OF_INPUT_SEGMENT 0 1
	OPTC_NUM_OF_OUTPUT_SEGMENT 8 9
	OPTC_SEG0_SRC_SEL 16 19
	OPTC_SEG1_SRC_SEL 20 23
	OPTC_SEG2_SRC_SEL 24 27
	OPTC_SEG3_SRC_SEL 28 31
regODM0_OPTC_INPUT_CLOCK_CONTROL 0 0x1ad0 3 0 2
	OPTC_INPUT_CLK_GATE_DIS 0 0
	OPTC_INPUT_CLK_EN 1 1
	OPTC_INPUT_CLK_ON 2 2
regODM0_OPTC_INPUT_GLOBAL_CONTROL 0 0x1aca 8 0 2
	OPTC_INPUT_SOFT_RESET 0 0
	OPTC_UNDERFLOW_INT_EN 8 8
	OPTC_UNDERFLOW_INT_TYPE 9 9
	OPTC_UNDERFLOW_OCCURRED_STATUS 10 10
	OPTC_UNDERFLOW_INT_STATUS 11 11
	OPTC_UNDERFLOW_CLEAR 12 12
	OPTC_UNDERFLOW_OCCURRED_CURRENT 13 13
	OPTC_DOUBLE_BUFFER_PENDING 31 31
regODM0_OPTC_INPUT_SPARE_REGISTER 0 0x1ad2 1 0 2
	OPTC_INPUT_SPARE_REG 0 31
regODM0_OPTC_MEMORY_CONFIG 0 0x1ad1 2 0 2
	OPTC_MEM_SEL 0 15
	OPTC_MEM_SEL_STATUS 16 31
regODM0_OPTC_WIDTH_CONTROL 0 0x1ace 2 0 2
	OPTC_SEGMENT_WIDTH 0 12
	OPTC_DSC_SLICE_WIDTH 16 28
regODM0_OPTC_WIDTH_CONTROL2 0 0x1acf 1 0 2
	OPTC_SEGMENT_WIDTH_LAST 0 12
regODM1_OPTC_BYTES_PER_PIXEL 0 0x1add 1 0 2
	OPTC_DSC_BYTES_PER_PIXEL 0 30
regODM1_OPTC_DATA_FORMAT_CONTROL 0 0x1adc 2 0 2
	OPTC_DATA_FORMAT 0 1
	OPTC_DSC_MODE 4 5
regODM1_OPTC_DATA_SOURCE_SELECT 0 0x1adb 6 0 2
	OPTC_NUM_OF_INPUT_SEGMENT 0 1
	OPTC_NUM_OF_OUTPUT_SEGMENT 8 9
	OPTC_SEG0_SRC_SEL 16 19
	OPTC_SEG1_SRC_SEL 20 23
	OPTC_SEG2_SRC_SEL 24 27
	OPTC_SEG3_SRC_SEL 28 31
regODM1_OPTC_INPUT_CLOCK_CONTROL 0 0x1ae0 3 0 2
	OPTC_INPUT_CLK_GATE_DIS 0 0
	OPTC_INPUT_CLK_EN 1 1
	OPTC_INPUT_CLK_ON 2 2
regODM1_OPTC_INPUT_GLOBAL_CONTROL 0 0x1ada 8 0 2
	OPTC_INPUT_SOFT_RESET 0 0
	OPTC_UNDERFLOW_INT_EN 8 8
	OPTC_UNDERFLOW_INT_TYPE 9 9
	OPTC_UNDERFLOW_OCCURRED_STATUS 10 10
	OPTC_UNDERFLOW_INT_STATUS 11 11
	OPTC_UNDERFLOW_CLEAR 12 12
	OPTC_UNDERFLOW_OCCURRED_CURRENT 13 13
	OPTC_DOUBLE_BUFFER_PENDING 31 31
regODM1_OPTC_INPUT_SPARE_REGISTER 0 0x1ae2 1 0 2
	OPTC_INPUT_SPARE_REG 0 31
regODM1_OPTC_MEMORY_CONFIG 0 0x1ae1 2 0 2
	OPTC_MEM_SEL 0 15
	OPTC_MEM_SEL_STATUS 16 31
regODM1_OPTC_WIDTH_CONTROL 0 0x1ade 2 0 2
	OPTC_SEGMENT_WIDTH 0 12
	OPTC_DSC_SLICE_WIDTH 16 28
regODM1_OPTC_WIDTH_CONTROL2 0 0x1adf 1 0 2
	OPTC_SEGMENT_WIDTH_LAST 0 12
regODM2_OPTC_BYTES_PER_PIXEL 0 0x1aed 1 0 2
	OPTC_DSC_BYTES_PER_PIXEL 0 30
regODM2_OPTC_DATA_FORMAT_CONTROL 0 0x1aec 2 0 2
	OPTC_DATA_FORMAT 0 1
	OPTC_DSC_MODE 4 5
regODM2_OPTC_DATA_SOURCE_SELECT 0 0x1aeb 6 0 2
	OPTC_NUM_OF_INPUT_SEGMENT 0 1
	OPTC_NUM_OF_OUTPUT_SEGMENT 8 9
	OPTC_SEG0_SRC_SEL 16 19
	OPTC_SEG1_SRC_SEL 20 23
	OPTC_SEG2_SRC_SEL 24 27
	OPTC_SEG3_SRC_SEL 28 31
regODM2_OPTC_INPUT_CLOCK_CONTROL 0 0x1af0 3 0 2
	OPTC_INPUT_CLK_GATE_DIS 0 0
	OPTC_INPUT_CLK_EN 1 1
	OPTC_INPUT_CLK_ON 2 2
regODM2_OPTC_INPUT_GLOBAL_CONTROL 0 0x1aea 8 0 2
	OPTC_INPUT_SOFT_RESET 0 0
	OPTC_UNDERFLOW_INT_EN 8 8
	OPTC_UNDERFLOW_INT_TYPE 9 9
	OPTC_UNDERFLOW_OCCURRED_STATUS 10 10
	OPTC_UNDERFLOW_INT_STATUS 11 11
	OPTC_UNDERFLOW_CLEAR 12 12
	OPTC_UNDERFLOW_OCCURRED_CURRENT 13 13
	OPTC_DOUBLE_BUFFER_PENDING 31 31
regODM2_OPTC_INPUT_SPARE_REGISTER 0 0x1af2 1 0 2
	OPTC_INPUT_SPARE_REG 0 31
regODM2_OPTC_MEMORY_CONFIG 0 0x1af1 2 0 2
	OPTC_MEM_SEL 0 15
	OPTC_MEM_SEL_STATUS 16 31
regODM2_OPTC_WIDTH_CONTROL 0 0x1aee 2 0 2
	OPTC_SEGMENT_WIDTH 0 12
	OPTC_DSC_SLICE_WIDTH 16 28
regODM2_OPTC_WIDTH_CONTROL2 0 0x1aef 1 0 2
	OPTC_SEGMENT_WIDTH_LAST 0 12
regODM3_OPTC_BYTES_PER_PIXEL 0 0x1afd 1 0 2
	OPTC_DSC_BYTES_PER_PIXEL 0 30
regODM3_OPTC_DATA_FORMAT_CONTROL 0 0x1afc 2 0 2
	OPTC_DATA_FORMAT 0 1
	OPTC_DSC_MODE 4 5
regODM3_OPTC_DATA_SOURCE_SELECT 0 0x1afb 6 0 2
	OPTC_NUM_OF_INPUT_SEGMENT 0 1
	OPTC_NUM_OF_OUTPUT_SEGMENT 8 9
	OPTC_SEG0_SRC_SEL 16 19
	OPTC_SEG1_SRC_SEL 20 23
	OPTC_SEG2_SRC_SEL 24 27
	OPTC_SEG3_SRC_SEL 28 31
regODM3_OPTC_INPUT_CLOCK_CONTROL 0 0x1b00 3 0 2
	OPTC_INPUT_CLK_GATE_DIS 0 0
	OPTC_INPUT_CLK_EN 1 1
	OPTC_INPUT_CLK_ON 2 2
regODM3_OPTC_INPUT_GLOBAL_CONTROL 0 0x1afa 8 0 2
	OPTC_INPUT_SOFT_RESET 0 0
	OPTC_UNDERFLOW_INT_EN 8 8
	OPTC_UNDERFLOW_INT_TYPE 9 9
	OPTC_UNDERFLOW_OCCURRED_STATUS 10 10
	OPTC_UNDERFLOW_INT_STATUS 11 11
	OPTC_UNDERFLOW_CLEAR 12 12
	OPTC_UNDERFLOW_OCCURRED_CURRENT 13 13
	OPTC_DOUBLE_BUFFER_PENDING 31 31
regODM3_OPTC_INPUT_SPARE_REGISTER 0 0x1b02 1 0 2
	OPTC_INPUT_SPARE_REG 0 31
regODM3_OPTC_MEMORY_CONFIG 0 0x1b01 2 0 2
	OPTC_MEM_SEL 0 15
	OPTC_MEM_SEL_STATUS 16 31
regODM3_OPTC_WIDTH_CONTROL 0 0x1afe 2 0 2
	OPTC_SEGMENT_WIDTH 0 12
	OPTC_DSC_SLICE_WIDTH 16 28
regODM3_OPTC_WIDTH_CONTROL2 0 0x1aff 1 0 2
	OPTC_SEGMENT_WIDTH_LAST 0 12
regODM_MEM_PWR_CTRL 0 0x1e2e 16 0 2
	ODM_MEM0_PWR_FORCE 0 1
	ODM_MEM0_PWR_DIS 2 2
	ODM_MEM1_PWR_FORCE 4 5
	ODM_MEM1_PWR_DIS 6 6
	ODM_MEM2_PWR_FORCE 8 9
	ODM_MEM2_PWR_DIS 10 10
	ODM_MEM3_PWR_FORCE 12 13
	ODM_MEM3_PWR_DIS 14 14
	ODM_MEM4_PWR_FORCE 16 17
	ODM_MEM4_PWR_DIS 18 18
	ODM_MEM5_PWR_FORCE 20 21
	ODM_MEM5_PWR_DIS 22 22
	ODM_MEM6_PWR_FORCE 24 25
	ODM_MEM6_PWR_DIS 26 26
	ODM_MEM7_PWR_FORCE 28 29
	ODM_MEM7_PWR_DIS 30 30
regODM_MEM_PWR_CTRL2 0 0x1e2f 0 0 2
regODM_MEM_PWR_CTRL3 0 0x1e30 2 0 2
	ODM_MEM_UNASSIGNED_PWR_MODE 0 1
	ODM_MEM_VBLANK_PWR_MODE 2 3
regODM_MEM_PWR_STATUS 0 0x1e31 8 0 2
	ODM_MEM0_PWR_STATE 0 1
	ODM_MEM1_PWR_STATE 2 3
	ODM_MEM2_PWR_STATE 4 5
	ODM_MEM3_PWR_STATE 6 7
	ODM_MEM4_PWR_STATE 8 9
	ODM_MEM5_PWR_STATE 10 11
	ODM_MEM6_PWR_STATE 12 13
	ODM_MEM7_PWR_STATE 14 15
regOPPBUF0_OPPBUF_3D_PARAMETERS_0 0 0x1885 3 0 2
	OPPBUF_3D_VACT_SPACE1_SIZE 0 9
	OPPBUF_3D_VACT_SPACE2_SIZE 10 19
	OPPBUF_DUMMY_DATA_R 20 31
regOPPBUF0_OPPBUF_3D_PARAMETERS_1 0 0x1886 2 0 2
	OPPBUF_DUMMY_DATA_G 0 11
	OPPBUF_DUMMY_DATA_B 16 27
regOPPBUF0_OPPBUF_CONTROL 0 0x1884 5 0 2
	OPPBUF_ACTIVE_WIDTH 0 13
	OPPBUF_DISPLAY_SEGMENTATION 16 18
	OPPBUF_OVERLAP_PIXEL_NUM 20 23
	OPPBUF_PIXEL_REPETITION 24 27
	OPPBUF_DOUBLE_BUFFER_PENDING 28 28
regOPPBUF0_OPPBUF_CONTROL1 0 0x1889 1 0 2
	OPPBUF_NUM_SEGMENT_PADDED_PIXELS 0 2
regOPPBUF1_OPPBUF_3D_PARAMETERS_0 0 0x18df 3 0 2
	OPPBUF_3D_VACT_SPACE1_SIZE 0 9
	OPPBUF_3D_VACT_SPACE2_SIZE 10 19
	OPPBUF_DUMMY_DATA_R 20 31
regOPPBUF1_OPPBUF_3D_PARAMETERS_1 0 0x18e0 2 0 2
	OPPBUF_DUMMY_DATA_G 0 11
	OPPBUF_DUMMY_DATA_B 16 27
regOPPBUF1_OPPBUF_CONTROL 0 0x18de 5 0 2
	OPPBUF_ACTIVE_WIDTH 0 13
	OPPBUF_DISPLAY_SEGMENTATION 16 18
	OPPBUF_OVERLAP_PIXEL_NUM 20 23
	OPPBUF_PIXEL_REPETITION 24 27
	OPPBUF_DOUBLE_BUFFER_PENDING 28 28
regOPPBUF1_OPPBUF_CONTROL1 0 0x18e3 1 0 2
	OPPBUF_NUM_SEGMENT_PADDED_PIXELS 0 2
regOPPBUF2_OPPBUF_3D_PARAMETERS_0 0 0x1939 3 0 2
	OPPBUF_3D_VACT_SPACE1_SIZE 0 9
	OPPBUF_3D_VACT_SPACE2_SIZE 10 19
	OPPBUF_DUMMY_DATA_R 20 31
regOPPBUF2_OPPBUF_3D_PARAMETERS_1 0 0x193a 2 0 2
	OPPBUF_DUMMY_DATA_G 0 11
	OPPBUF_DUMMY_DATA_B 16 27
regOPPBUF2_OPPBUF_CONTROL 0 0x1938 5 0 2
	OPPBUF_ACTIVE_WIDTH 0 13
	OPPBUF_DISPLAY_SEGMENTATION 16 18
	OPPBUF_OVERLAP_PIXEL_NUM 20 23
	OPPBUF_PIXEL_REPETITION 24 27
	OPPBUF_DOUBLE_BUFFER_PENDING 28 28
regOPPBUF2_OPPBUF_CONTROL1 0 0x193d 1 0 2
	OPPBUF_NUM_SEGMENT_PADDED_PIXELS 0 2
regOPPBUF3_OPPBUF_3D_PARAMETERS_0 0 0x1993 3 0 2
	OPPBUF_3D_VACT_SPACE1_SIZE 0 9
	OPPBUF_3D_VACT_SPACE2_SIZE 10 19
	OPPBUF_DUMMY_DATA_R 20 31
regOPPBUF3_OPPBUF_3D_PARAMETERS_1 0 0x1994 2 0 2
	OPPBUF_DUMMY_DATA_G 0 11
	OPPBUF_DUMMY_DATA_B 16 27
regOPPBUF3_OPPBUF_CONTROL 0 0x1992 5 0 2
	OPPBUF_ACTIVE_WIDTH 0 13
	OPPBUF_DISPLAY_SEGMENTATION 16 18
	OPPBUF_OVERLAP_PIXEL_NUM 20 23
	OPPBUF_PIXEL_REPETITION 24 27
	OPPBUF_DOUBLE_BUFFER_PENDING 28 28
regOPPBUF3_OPPBUF_CONTROL1 0 0x1997 1 0 2
	OPPBUF_NUM_SEGMENT_PADDED_PIXELS 0 2
regOPP_ABM_CONTROL 0 0x1a60 1 0 2
	OPP_ABM_BLPWM_SEL 0 2
regOPP_INTERRUPT_DEST 0 0x154 0 0 2
regOPP_PIPE0_OPP_PIPE_CONTROL 0 0x188c 3 0 2
	OPP_PIPE_CLOCK_EN 0 0
	OPP_PIPE_CLOCK_ON 1 1
	OPP_PIPE_DIGITAL_BYPASS_EN 4 4
regOPP_PIPE1_OPP_PIPE_CONTROL 0 0x18e6 3 0 2
	OPP_PIPE_CLOCK_EN 0 0
	OPP_PIPE_CLOCK_ON 1 1
	OPP_PIPE_DIGITAL_BYPASS_EN 4 4
regOPP_PIPE2_OPP_PIPE_CONTROL 0 0x1940 3 0 2
	OPP_PIPE_CLOCK_EN 0 0
	OPP_PIPE_CLOCK_ON 1 1
	OPP_PIPE_DIGITAL_BYPASS_EN 4 4
regOPP_PIPE3_OPP_PIPE_CONTROL 0 0x199a 3 0 2
	OPP_PIPE_CLOCK_EN 0 0
	OPP_PIPE_CLOCK_ON 1 1
	OPP_PIPE_DIGITAL_BYPASS_EN 4 4
regOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL 0 0x1891 9 0 2
	OPP_PIPE_CRC_EN 0 0
	OPP_PIPE_CRC_CONT_EN 4 4
	OPP_PIPE_CRC_STEREO_MODE 8 9
	OPP_PIPE_CRC_STEREO_EN 10 10
	OPP_PIPE_CRC_INTERLACE_MODE 12 13
	OPP_PIPE_CRC_INTERLACE_EN 14 14
	OPP_PIPE_CRC_PIXEL_SELECT 20 21
	OPP_PIPE_CRC_SOURCE_SELECT 24 24
	OPP_PIPE_CRC_ONE_SHOT_PENDING 28 28
regOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK 0 0x1892 1 0 2
	OPP_PIPE_CRC_MASK 0 15
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0 0 0x1893 2 0 2
	OPP_PIPE_CRC_RESULT_A 0 15
	OPP_PIPE_CRC_RESULT_R 16 31
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1 0 0x1894 2 0 2
	OPP_PIPE_CRC_RESULT_G 0 15
	OPP_PIPE_CRC_RESULT_B 16 31
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2 0 0x1895 1 0 2
	OPP_PIPE_CRC_RESULT_C 0 15
regOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL 0 0x18eb 9 0 2
	OPP_PIPE_CRC_EN 0 0
	OPP_PIPE_CRC_CONT_EN 4 4
	OPP_PIPE_CRC_STEREO_MODE 8 9
	OPP_PIPE_CRC_STEREO_EN 10 10
	OPP_PIPE_CRC_INTERLACE_MODE 12 13
	OPP_PIPE_CRC_INTERLACE_EN 14 14
	OPP_PIPE_CRC_PIXEL_SELECT 20 21
	OPP_PIPE_CRC_SOURCE_SELECT 24 24
	OPP_PIPE_CRC_ONE_SHOT_PENDING 28 28
regOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK 0 0x18ec 1 0 2
	OPP_PIPE_CRC_MASK 0 15
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0 0 0x18ed 2 0 2
	OPP_PIPE_CRC_RESULT_A 0 15
	OPP_PIPE_CRC_RESULT_R 16 31
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1 0 0x18ee 2 0 2
	OPP_PIPE_CRC_RESULT_G 0 15
	OPP_PIPE_CRC_RESULT_B 16 31
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2 0 0x18ef 1 0 2
	OPP_PIPE_CRC_RESULT_C 0 15
regOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL 0 0x1945 9 0 2
	OPP_PIPE_CRC_EN 0 0
	OPP_PIPE_CRC_CONT_EN 4 4
	OPP_PIPE_CRC_STEREO_MODE 8 9
	OPP_PIPE_CRC_STEREO_EN 10 10
	OPP_PIPE_CRC_INTERLACE_MODE 12 13
	OPP_PIPE_CRC_INTERLACE_EN 14 14
	OPP_PIPE_CRC_PIXEL_SELECT 20 21
	OPP_PIPE_CRC_SOURCE_SELECT 24 24
	OPP_PIPE_CRC_ONE_SHOT_PENDING 28 28
regOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK 0 0x1946 1 0 2
	OPP_PIPE_CRC_MASK 0 15
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0 0 0x1947 2 0 2
	OPP_PIPE_CRC_RESULT_A 0 15
	OPP_PIPE_CRC_RESULT_R 16 31
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1 0 0x1948 2 0 2
	OPP_PIPE_CRC_RESULT_G 0 15
	OPP_PIPE_CRC_RESULT_B 16 31
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2 0 0x1949 1 0 2
	OPP_PIPE_CRC_RESULT_C 0 15
regOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL 0 0x199f 9 0 2
	OPP_PIPE_CRC_EN 0 0
	OPP_PIPE_CRC_CONT_EN 4 4
	OPP_PIPE_CRC_STEREO_MODE 8 9
	OPP_PIPE_CRC_STEREO_EN 10 10
	OPP_PIPE_CRC_INTERLACE_MODE 12 13
	OPP_PIPE_CRC_INTERLACE_EN 14 14
	OPP_PIPE_CRC_PIXEL_SELECT 20 21
	OPP_PIPE_CRC_SOURCE_SELECT 24 24
	OPP_PIPE_CRC_ONE_SHOT_PENDING 28 28
regOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK 0 0x19a0 1 0 2
	OPP_PIPE_CRC_MASK 0 15
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0 0 0x19a1 2 0 2
	OPP_PIPE_CRC_RESULT_A 0 15
	OPP_PIPE_CRC_RESULT_R 16 31
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1 0 0x19a2 2 0 2
	OPP_PIPE_CRC_RESULT_G 0 15
	OPP_PIPE_CRC_RESULT_B 16 31
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2 0 0x19a3 1 0 2
	OPP_PIPE_CRC_RESULT_C 0 15
regOPP_TOP_CLK_CONTROL 0 0x1a5e 8 0 2
	OPP_DISPCLK_R_GATE_DIS 0 0
	OPP_DISPCLK_G_ABM_GATE_DIS 4 4
	OPP_TEST_CLK_SEL 8 11
	OPP_ABM0_CLOCK_ON 12 12
	OPP_ABM1_CLOCK_ON 13 13
	OPP_ABM2_CLOCK_ON 14 14
	OPP_ABM3_CLOCK_ON 15 15
	OPP_FGCG_REP_DIS 24 24
regOPTC_CLOCK_CONTROL 0 0x1e2d 4 0 2
	OPTC_DISPCLK_R_GATE_DIS 0 0
	OPTC_DISPCLK_R_CLOCK_ON 1 1
	OPTC_TEST_CLK_SEL 8 11
	OPTC_FGCG_REP_DIS 15 15
regOPTC_DLPC_CONTROL 0 0x1e2c 1 0 2
	OPTC_DLPC_SNAPSHOT_MUX 0 2
regOPTC_INTERRUPT_DEST 0 0x155 6 0 2
	OPTC0_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 24 24
	OPTC1_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 25 25
	OPTC2_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 26 26
	OPTC3_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 27 27
	OPTC4_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 28 28
	OPTC5_IHC_DATA_UNDERFLOW_INTERRUPT_DEST 29 29
regOPTC_MISC_SPARE_REGISTER 0 0x1e32 1 0 2
	OPTC_MISC_SPARE_REG 0 7
regOTG0_INTERRUPT_DEST 0 0x156 18 0 2
	OTG0_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG0_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG0_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG0_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG0_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG0_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG0_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG0_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG0_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG0_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG0_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG0_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG0_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG0_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG0_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG0_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG0_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG0_OTG_3D_STRUCTURE_CONTROL 0 0x1b81 6 0 2
	OTG_3D_STRUCTURE_EN 0 0
	OTG_3D_STRUCTURE_V_UPDATE_MODE 8 9
	OTG_3D_STRUCTURE_STEREO_SEL_OVR 12 12
	OTG_3D_STRUCTURE_F_COUNT_RESET 16 16
	OTG_3D_STRUCTURE_F_COUNT_RESET_PENDING 17 17
	OTG_3D_STRUCTURE_F_COUNT 18 19
regOTG0_OTG_CLOCK_CONTROL 0 0x1b84 5 0 2
	OTG_CLOCK_EN 0 0
	OTG_CLOCK_GATE_DIS 1 1
	OTG_SOFT_RESET 4 4
	OTG_CLOCK_ON 8 8
	OTG_BUSY 16 16
regOTG0_OTG_CONTROL 0 0x1b43 7 0 2
	OTG_MASTER_EN 0 0
	OTG_DISABLE_POINT_CNTL 8 9
	OTG_START_POINT_CNTL 12 12
	OTG_FIELD_NUMBER_CNTL 13 13
	OTG_FIELD_NUMBER_POLARITY 14 14
	OTG_CURRENT_MASTER_EN_STATE 16 16
	OTG_OUT_MUX 20 21
regOTG0_OTG_COUNT_CONTROL 0 0x1b50 2 0 2
	OTG_HORZ_COUNT_BY2_EN 0 0
	OTG_HORZ_REPETITION_COUNT 1 4
regOTG0_OTG_COUNT_RESET 0 0x1b51 1 0 2
	OTG_RESET_FRAME_COUNT 0 0
regOTG0_OTG_CRC0_DATA_B 0 0x1b6b 2 0 2
	CRC0_B_CB 0 15
	CRC0_C 16 31
regOTG0_OTG_CRC0_DATA_RG 0 0x1b6a 2 0 2
	CRC0_R_CR 0 15
	CRC0_G_Y 16 31
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL 0 0x1b66 2 0 2
	OTG_CRC0_WINDOWA_X_START 0 14
	OTG_CRC0_WINDOWA_X_END 16 30
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL_READBACK 0 0x1b78 2 0 2
	OTG_CRC0_WINDOWA_X_START_READBACK 0 14
	OTG_CRC0_WINDOWA_X_END_READBACK 16 30
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL 0 0x1b67 2 0 2
	OTG_CRC0_WINDOWA_Y_START 0 14
	OTG_CRC0_WINDOWA_Y_END 16 30
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK 0 0x1b79 2 0 2
	OTG_CRC0_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWA_Y_END_READBACK 16 30
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL 0 0x1b68 2 0 2
	OTG_CRC0_WINDOWB_X_START 0 14
	OTG_CRC0_WINDOWB_X_END 16 30
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL_READBACK 0 0x1b7a 2 0 2
	OTG_CRC0_WINDOWB_X_START_READBACK 0 14
	OTG_CRC0_WINDOWB_X_END_READBACK 16 30
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL 0 0x1b69 2 0 2
	OTG_CRC0_WINDOWB_Y_START 0 14
	OTG_CRC0_WINDOWB_Y_END 16 30
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK 0 0x1b7b 2 0 2
	OTG_CRC0_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWB_Y_END_READBACK 16 30
regOTG0_OTG_CRC1_DATA_B 0 0x1b71 2 0 2
	CRC1_B_CB 0 15
	CRC1_C 16 31
regOTG0_OTG_CRC1_DATA_RG 0 0x1b70 2 0 2
	CRC1_R_CR 0 15
	CRC1_G_Y 16 31
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL 0 0x1b6c 2 0 2
	OTG_CRC1_WINDOWA_X_START 0 14
	OTG_CRC1_WINDOWA_X_END 16 30
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL_READBACK 0 0x1b7c 2 0 2
	OTG_CRC1_WINDOWA_X_START_READBACK 0 14
	OTG_CRC1_WINDOWA_X_END_READBACK 16 30
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL 0 0x1b6d 2 0 2
	OTG_CRC1_WINDOWA_Y_START 0 14
	OTG_CRC1_WINDOWA_Y_END 16 30
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK 0 0x1b7d 2 0 2
	OTG_CRC1_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWA_Y_END_READBACK 16 30
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL 0 0x1b6e 2 0 2
	OTG_CRC1_WINDOWB_X_START 0 14
	OTG_CRC1_WINDOWB_X_END 16 30
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL_READBACK 0 0x1b7e 2 0 2
	OTG_CRC1_WINDOWB_X_START_READBACK 0 14
	OTG_CRC1_WINDOWB_X_END_READBACK 16 30
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL 0 0x1b6f 2 0 2
	OTG_CRC1_WINDOWB_Y_START 0 14
	OTG_CRC1_WINDOWB_Y_END 16 30
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK 0 0x1b7f 2 0 2
	OTG_CRC1_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWB_Y_END_READBACK 16 30
regOTG0_OTG_CRC2_DATA_B 0 0x1b73 2 0 2
	CRC2_B_CB 0 15
	CRC2_C 16 31
regOTG0_OTG_CRC2_DATA_RG 0 0x1b72 2 0 2
	CRC2_R_CR 0 15
	CRC2_G_Y 16 31
regOTG0_OTG_CRC3_DATA_B 0 0x1b75 2 0 2
	CRC3_B_CB 0 15
	CRC3_C 16 31
regOTG0_OTG_CRC3_DATA_RG 0 0x1b74 2 0 2
	CRC3_R_CR 0 15
	CRC3_G_Y 16 31
regOTG0_OTG_CRC_CNTL 0 0x1b65 16 0 2
	OTG_CRC_EN 0 0
	OTG_CRC_WINDOW_DB_EN 1 1
	OTG_CRC_BLANK_ONLY 3 3
	OTG_CRC_CONT_EN 4 4
	OTG_CRC_CAPTURE_START_SEL 5 6
	OTG_CRC1_EN 7 7
	OTG_CRC_STEREO_MODE 8 9
	OTG_CRC_CONT_MODE 10 10
	OTG_CRC_INTERLACE_MODE 12 13
	OTG_CRC_USE_NEW_AND_REPEATED_PIXELS 19 19
	OTG_CRC0_SELECT 20 22
	OTG_CRC1_SELECT 24 26
	OTG_ONE_SHOT_CRC0_PENDING 28 28
	OTG_ONE_SHOT_CRC1_PENDING 29 29
	OTG_ONE_SHOT_CRC2_PENDING 30 30
	OTG_ONE_SHOT_CRC3_PENDING 31 31
regOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK 0 0x1b77 2 0 2
	OTG_CRC_SIG_BLUE_MASK 0 15
	OTG_CRC_SIG_CONTROL_MASK 16 31
regOTG0_OTG_CRC_SIG_RED_GREEN_MASK 0 0x1b76 2 0 2
	OTG_CRC_SIG_RED_MASK 0 15
	OTG_CRC_SIG_GREEN_MASK 16 31
regOTG0_OTG_DLPC_CONTROL 0 0x1b44 3 0 2
	OTG_RESYNC_MODE 0 0
	OTG_DLPC_SNAPSHOT_LOCATION 16 30
	OTG_DLPC_SNAPSHOT_CURRENT 31 31
regOTG0_OTG_DOUBLE_BUFFER_CONTROL 0 0x1b5c 8 0 2
	OTG_UPDATE_PENDING 0 0
	OTG_DRR_TIMING_DBUF_UPDATE_PENDING 4 4
	OTG_TIMING_DB_UPDATE_PENDING 5 5
	OTG_3D_CTRL_DB_UPDATE_PENDING 6 6
	OTG_3D_STRUCTURE_EN_DB_UPDATE_PENDING 7 7
	OTG_UPDATE_INSTANTLY 8 8
	OTG_VSTARTUP_DB_UPDATE_PENDING 9 9
	OTG_DRR_TIMING_DBUF_UPDATE_MODE 24 25
regOTG0_OTG_DRR_CONTOL2 0 0x1b9a 1 0 2
	OTG_VCOUNT2_LAST_USED_BY_DRR 0 31
regOTG0_OTG_DRR_CONTROL 0 0x1b99 2 0 2
	OTG_DRR_AVERAGE_FRAME 0 1
	OTG_V_TOTAL_LAST_USED_BY_DRR 16 30
regOTG0_OTG_DRR_TIMING_INT_STATUS 0 0x1b95 10 0 2
	OTG_DRR_TIMING_UPDATE_OCCURRED 0 0
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT 4 4
	OTG_DRR_TIMING_UPDATE_OCCURRED_CLEAR 8 8
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_MSK 12 12
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_TYPE 13 13
	OTG_DRR_V_TOTAL_REACH_OCCURRED 16 16
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT 20 20
	OTG_DRR_V_TOTAL_REACH_OCCURRED_CLEAR 24 24
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_MSK 28 28
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_TYPE 29 29
regOTG0_OTG_DRR_TRIGGER_WINDOW 0 0x1b98 2 0 2
	OTG_DRR_TRIGGER_WINDOW_START_X 0 14
	OTG_DRR_TRIGGER_WINDOW_END_X 16 30
regOTG0_OTG_DRR_V_TOTAL_CHANGE 0 0x1b97 1 0 2
	OTG_DRR_V_TOTAL_CHANGE_LIMIT 0 14
regOTG0_OTG_DRR_V_TOTAL_REACH_RANGE 0 0x1b96 2 0 2
	OTG_DRR_V_TOTAL_REACH_LOWER_RANGE 0 14
	OTG_DRR_V_TOTAL_REACH_UPPER_RANGE 16 30
regOTG0_OTG_FLOW_CONTROL 0 0x1b40 4 0 2
	OTG_FLOW_CONTROL_SOURCE_SELECT 0 4
	OTG_FLOW_CONTROL_POLARITY 8 8
	OTG_FLOW_CONTROL_GRANULARITY 16 16
	OTG_FLOW_CONTROL_INPUT_STATUS 24 24
regOTG0_OTG_FORCE_COUNT_NOW_CNTL 0 0x1b3f 5 0 2
	OTG_FORCE_COUNT_NOW_MODE 0 1
	OTG_FORCE_COUNT_NOW_CHECK 4 4
	OTG_FORCE_COUNT_NOW_TRIG_SEL 8 8
	OTG_FORCE_COUNT_NOW_OCCURRED 16 16
	OTG_FORCE_COUNT_NOW_CLEAR 24 24
regOTG0_OTG_GLOBAL_CONTROL0 0 0x1b8e 3 0 2
	MASTER_UPDATE_LOCK_DB_START_X 0 14
	MASTER_UPDATE_LOCK_DB_END_X 16 30
	MASTER_UPDATE_LOCK_DB_EN 31 31
regOTG0_OTG_GLOBAL_CONTROL1 0 0x1b8f 3 0 2
	MASTER_UPDATE_LOCK_DB_START_Y 0 14
	MASTER_UPDATE_LOCK_DB_END_Y 16 30
	MASTER_UPDATE_LOCK_VCOUNT_MODE 31 31
regOTG0_OTG_GLOBAL_CONTROL2 0 0x1b90 5 0 2
	GLOBAL_UPDATE_LOCK_EN 10 10
	MANUAL_FLOW_CONTROL_SEL 16 18
	OTG_MASTER_UPDATE_LOCK_SEL 25 27
	OTG_VUPDATE_BLOCK_DISABLE 30 30
	DCCG_VUPDATE_MODE 31 31
regOTG0_OTG_GLOBAL_CONTROL3 0 0x1b91 4 0 2
	MASTER_UPDATE_LOCK_DB_FIELD 0 1
	MASTER_UPDATE_LOCK_DB_STEREO_SEL 4 5
	DIG_UPDATE_FIELD_SEL 16 17
	DIG_UPDATE_EYE_SEL 20 21
regOTG0_OTG_GLOBAL_CONTROL4 0 0x1b92 3 0 2
	DIG_UPDATE_POSITION_X 0 14
	DIG_UPDATE_POSITION_Y 16 30
	DIG_UPDATE_VCOUNT_MODE 31 31
regOTG0_OTG_GLOBAL_SYNC_STATUS 0 0x1b88 25 0 2
	VSTARTUP_INT_EN 0 0
	VSTARTUP_INT_TYPE 1 1
	VSTARTUP_EVENT_OCCURRED 2 2
	VSTARTUP_INT_STATUS 3 3
	VSTARTUP_EVENT_CLEAR 4 4
	VUPDATE_INT_EN 5 5
	VUPDATE_INT_TYPE 6 6
	VUPDATE_INT_POSITION_SEL 7 7
	VUPDATE_EVENT_OCCURRED 8 8
	VUPDATE_INT_STATUS 9 9
	VUPDATE_EVENT_CLEAR 10 10
	VUPDATE_STATUS 11 11
	VUPDATE_NO_LOCK_INT_EN 12 12
	VUPDATE_NO_LOCK_INT_TYPE 13 13
	VUPDATE_NO_LOCK_EVENT_OCCURRED 14 14
	VUPDATE_NO_LOCK_INT_STATUS 15 15
	VUPDATE_NO_LOCK_EVENT_CLEAR 16 16
	VUPDATE_NO_LOCK_STATUS 17 17
	VREADY_INT_EN 18 18
	VREADY_INT_TYPE 19 19
	VREADY_EVENT_OCCURRED 20 20
	VREADY_INT_STATUS 21 21
	VREADY_EVENT_CLEAR 22 22
	STEREO_SELECT_STATUS 24 24
	FIELD_NUMBER_STATUS 25 25
regOTG0_OTG_GSL_CONTROL 0 0x1b8a 9 0 2
	OTG_GSL0_EN 0 0
	OTG_GSL1_EN 1 1
	OTG_GSL2_EN 2 2
	OTG_GSL_MASTER_EN 3 3
	OTG_GSL_MASTER_MODE 4 5
	OTG_GSL_CHECK_DELAY 8 11
	OTG_GSL_FORCE_DELAY 16 20
	OTG_GSL_CHECK_ALL_FIELDS 28 28
	OTG_MASTER_UPDATE_LOCK_GSL_EN 31 31
regOTG0_OTG_GSL_VSYNC_GAP 0 0x1b82 8 0 2
	OTG_GSL_VSYNC_GAP_LIMIT 0 7
	OTG_GSL_VSYNC_GAP_DELAY 8 15
	OTG_GSL_VSYNC_GAP_SOURCE_SEL 16 16
	OTG_GSL_VSYNC_GAP_MODE 17 18
	OTG_GSL_VSYNC_GAP_CLEAR 19 19
	OTG_GSL_VSYNC_GAP_OCCURRED 20 20
	OTG_GSL_VSYNC_GAP_MASTER_FASTER 23 23
	OTG_GSL_VSYNC_GAP 24 31
regOTG0_OTG_GSL_WINDOW_X 0 0x1b8b 2 0 2
	OTG_GSL_WINDOW_START_X 0 14
	OTG_GSL_WINDOW_END_X 16 30
regOTG0_OTG_GSL_WINDOW_Y 0 0x1b8c 2 0 2
	OTG_GSL_WINDOW_START_Y 0 14
	OTG_GSL_WINDOW_END_Y 16 30
regOTG0_OTG_H_BLANK_START_END 0 0x1b2b 2 0 2
	OTG_H_BLANK_START 0 14
	OTG_H_BLANK_END 16 30
regOTG0_OTG_H_SYNC_A 0 0x1b2c 2 0 2
	OTG_H_SYNC_A_START 0 14
	OTG_H_SYNC_A_END 16 30
regOTG0_OTG_H_SYNC_A_CNTL 0 0x1b2d 3 0 2
	OTG_H_SYNC_A_POL 0 0
	OTG_COMP_SYNC_A_EN 16 16
	OTG_H_SYNC_A_CUTOFF 17 17
regOTG0_OTG_H_TIMING_CNTL 0 0x1b2e 3 0 2
	OTG_H_TIMING_DIV_MODE 0 1
	OTG_H_TIMING_DIV_MODE_MANUAL 8 8
	OTG_H_TIMING_DIV_MODE_CURR 16 17
regOTG0_OTG_H_TOTAL 0 0x1b2a 1 0 2
	OTG_H_TOTAL 0 14
regOTG0_OTG_INTERLACE_CONTROL 0 0x1b45 2 0 2
	OTG_INTERLACE_ENABLE 0 0
	OTG_INTERLACE_FORCE_NEXT_FIELD 16 17
regOTG0_OTG_INTERLACE_STATUS 0 0x1b46 2 0 2
	OTG_INTERLACE_CURRENT_FIELD 0 0
	OTG_INTERLACE_NEXT_FIELD 1 1
regOTG0_OTG_INTERRUPT_CONTROL 0 0x1b5a 14 0 2
	OTG_SNAPSHOT_INT_MSK 0 0
	OTG_SNAPSHOT_INT_TYPE 1 1
	OTG_FORCE_COUNT_NOW_INT_MSK 8 8
	OTG_FORCE_COUNT_NOW_INT_TYPE 9 9
	OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK 16 16
	OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE 17 17
	OTG_TRIGA_INT_MSK 24 24
	OTG_TRIGB_INT_MSK 25 25
	OTG_TRIGA_INT_TYPE 26 26
	OTG_TRIGB_INT_TYPE 27 27
	OTG_VSYNC_NOM_INT_MSK 28 28
	OTG_VSYNC_NOM_INT_TYPE 29 29
	OTG_GSL_VSYNC_GAP_INT_MSK 30 30
	OTG_GSL_VSYNC_GAP_INT_TYPE 31 31
regOTG0_OTG_LONG_VBLANK_STATUS 0 0x1b4b 1 0 2
	OTG_V_COUNT_STOP_COUNT 0 31
regOTG0_OTG_MANUAL_FLOW_CONTROL 0 0x1b94 1 0 2
	MANUAL_FLOW_CONTROL 0 0
regOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0x1b52 1 0 2
	OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0
regOTG0_OTG_MASTER_EN 0 0x1b5d 1 0 2
	OTG_MASTER_EN 0 0
regOTG0_OTG_MASTER_UPDATE_LOCK 0 0x1b89 2 0 2
	OTG_MASTER_UPDATE_LOCK 0 0
	UPDATE_LOCK_STATUS 8 8
regOTG0_OTG_MASTER_UPDATE_MODE 0 0x1b83 1 0 2
	MASTER_UPDATE_INTERLACED_MODE 0 1
regOTG0_OTG_M_CONST_DTO0 0 0x1b9b 1 0 2
	OTG_M_CONST_DTO_PHASE 0 31
regOTG0_OTG_M_CONST_DTO1 0 0x1b9c 1 0 2
	OTG_M_CONST_DTO_MODULO 0 31
regOTG0_OTG_NOM_VERT_POSITION 0 0x1b4c 1 0 2
	OTG_VERT_COUNT_NOM 0 14
regOTG0_OTG_PIPE_UPDATE_STATUS 0 0x1b9e 4 0 2
	OTG_FLIP_PENDING 0 0
	OTG_DC_REG_UPDATE_PENDING 4 4
	OTG_CURSOR_UPDATE_PENDING 8 8
	OTG_VUPDATE_KEEPOUT_STATUS 16 16
regOTG0_OTG_PIXEL_DATA_READBACK0 0 0x1b47 2 0 2
	OTG_PIXEL_DATA_BLUE_CB 0 15
	OTG_PIXEL_DATA_GREEN_Y 16 31
regOTG0_OTG_PIXEL_DATA_READBACK1 0 0x1b48 1 0 2
	OTG_PIXEL_DATA_RED_CR 0 15
regOTG0_OTG_PSTATE_REGISTER 0 0x1b9f 4 0 2
	OTG_PSTATE_KEEPOUT_START 0 14
	OTG_PSTATE_EXTEND 16 16
	OTG_UNBLANK 20 20
	OTG_PSTATE_ALLOW_WIDTH_MIN 24 31
regOTG0_OTG_REQUEST_CONTROL 0 0x1b9d 1 0 2
	OTG_REQUEST_MODE_FOR_H_DUPLICATE 0 0
regOTG0_OTG_SNAPSHOT_CONTROL 0 0x1b57 1 0 2
	OTG_AUTO_SNAPSHOT_TRIG_SEL 0 1
regOTG0_OTG_SNAPSHOT_FRAME 0 0x1b59 1 0 2
	OTG_SNAPSHOT_FRAME_COUNT 0 23
regOTG0_OTG_SNAPSHOT_POSITION 0 0x1b58 2 0 2
	OTG_SNAPSHOT_VERT_COUNT 0 14
	OTG_SNAPSHOT_HORZ_COUNT 16 30
regOTG0_OTG_SNAPSHOT_STATUS 0 0x1b56 3 0 2
	OTG_SNAPSHOT_OCCURRED 0 0
	OTG_SNAPSHOT_CLEAR 1 1
	OTG_SNAPSHOT_MANUAL_TRIGGER 2 2
regOTG0_OTG_SPARE_REGISTER 0 0x1ba1 1 0 2
	OTG_SPARE_REG 0 31
regOTG0_OTG_STATIC_SCREEN_CONTROL 0 0x1b80 9 0 2
	OTG_STATIC_SCREEN_EVENT_MASK 0 15
	OTG_STATIC_SCREEN_FRAME_COUNT 16 23
	OTG_CPU_SS_INT_ENABLE 24 24
	OTG_SS_STATUS 25 25
	OTG_CPU_SS_INT_STATUS 26 26
	OTG_CPU_SS_INT_CLEAR 27 27
	OTG_CPU_SS_INT_TYPE 28 28
	OTG_STATIC_SCREEN_OVERRIDE 30 30
	OTG_STATIC_SCREEN_OVERRIDE_VALUE 31 31
regOTG0_OTG_STATUS 0 0x1b49 8 0 2
	OTG_V_BLANK 0 0
	OTG_V_ACTIVE_DISP 1 1
	OTG_V_SYNC_A 2 2
	OTG_V_UPDATE 3 3
	OTG_V_BLANK_3D_STRUCTURE 5 5
	OTG_H_BLANK 16 16
	OTG_H_ACTIVE_DISP 17 17
	OTG_H_SYNC_A 18 18
regOTG0_OTG_STATUS_FRAME_COUNT 0 0x1b4d 1 0 2
	OTG_FRAME_COUNT 0 23
regOTG0_OTG_STATUS_HV_COUNT 0 0x1b4f 1 0 2
	OTG_HV_COUNT 0 30
regOTG0_OTG_STATUS_POSITION 0 0x1b4a 3 0 2
	OTG_VERT_COUNT 0 14
	OTG_VERT_LONG_VBLANK 15 15
	OTG_HORZ_COUNT 16 30
regOTG0_OTG_STATUS_VF_COUNT 0 0x1b4e 1 0 2
	OTG_VF_COUNT 0 30
regOTG0_OTG_STEREO_CONTROL 0 0x1b55 8 0 2
	OTG_STEREO_SYNC_OUTPUT_LINE_NUM 0 14
	OTG_STEREO_SYNC_OUTPUT_POLARITY 15 15
	OTG_STEREO_EYE_FLAG_POLARITY 17 17
	OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP 18 18
	OTG_DISABLE_FIELD_NUM 19 19
	OTG_DISABLE_V_BLANK_FOR_DP_FIX 20 20
	OTG_FIELD_NUM_SEL 21 21
	OTG_STEREO_EN 24 24
regOTG0_OTG_STEREO_FORCE_NEXT_EYE 0 0x1b41 1 0 2
	OTG_STEREO_FORCE_NEXT_EYE 0 1
regOTG0_OTG_STEREO_STATUS 0 0x1b54 7 0 2
	OTG_STEREO_CURRENT_EYE 0 0
	OTG_STEREO_SYNC_OUTPUT 8 8
	OTG_STEREO_SYNC_SELECT 16 16
	OTG_STEREO_EYE_FLAG 20 20
	OTG_STEREO_FORCE_NEXT_EYE_PENDING 24 25
	OTG_CURRENT_3D_STRUCTURE_STATE 30 30
	OTG_CURRENT_STEREOSYNC_EN_STATE 31 31
regOTG0_OTG_TRIGA_CNTL 0 0x1b3b 12 0 2
	OTG_TRIGA_SOURCE_SELECT 0 4
	OTG_TRIGA_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGA_POLARITY_SELECT 8 10
	OTG_TRIGA_RESYNC_BYPASS_EN 11 11
	OTG_TRIGA_INPUT_STATUS 12 12
	OTG_TRIGA_POLARITY_STATUS 13 13
	OTG_TRIGA_OCCURRED 14 14
	OTG_TRIGA_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGA_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGA_FREQUENCY_SELECT 20 21
	OTG_TRIGA_DELAY 24 28
	OTG_TRIGA_CLEAR 31 31
regOTG0_OTG_TRIGA_MANUAL_TRIG 0 0x1b3c 1 0 2
	OTG_TRIGA_MANUAL_TRIG 0 0
regOTG0_OTG_TRIGB_CNTL 0 0x1b3d 12 0 2
	OTG_TRIGB_SOURCE_SELECT 0 4
	OTG_TRIGB_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGB_POLARITY_SELECT 8 10
	OTG_TRIGB_RESYNC_BYPASS_EN 11 11
	OTG_TRIGB_INPUT_STATUS 12 12
	OTG_TRIGB_POLARITY_STATUS 13 13
	OTG_TRIGB_OCCURRED 14 14
	OTG_TRIGB_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGB_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGB_FREQUENCY_SELECT 20 21
	OTG_TRIGB_DELAY 24 28
	OTG_TRIGB_CLEAR 31 31
regOTG0_OTG_TRIGB_MANUAL_TRIG 0 0x1b3e 1 0 2
	OTG_TRIGB_MANUAL_TRIG 0 0
regOTG0_OTG_TRIG_MANUAL_CONTROL 0 0x1b93 1 0 2
	TRIG_MANUAL_CONTROL 0 0
regOTG0_OTG_UPDATE_LOCK 0 0x1b5b 1 0 2
	OTG_UPDATE_LOCK 0 0
regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL 0 0x1b60 7 0 2
	OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY 4 4
	OTG_VERTICAL_INTERRUPT0_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT0_STATUS 12 12
	OTG_VERTICAL_INTERRUPT0_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT0_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT0_INT_TYPE 24 24
	OTG_VINTE_STATUS 28 28
regOTG0_OTG_VERTICAL_INTERRUPT0_POSITION 0 0x1b5f 2 0 2
	OTG_VERTICAL_INTERRUPT0_LINE_START 0 14
	OTG_VERTICAL_INTERRUPT0_LINE_END 16 30
regOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL 0 0x1b62 5 0 2
	OTG_VERTICAL_INTERRUPT1_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT1_STATUS 12 12
	OTG_VERTICAL_INTERRUPT1_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT1_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT1_INT_TYPE 24 24
regOTG0_OTG_VERTICAL_INTERRUPT1_POSITION 0 0x1b61 1 0 2
	OTG_VERTICAL_INTERRUPT1_LINE_START 0 14
regOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL 0 0x1b64 5 0 2
	OTG_VERTICAL_INTERRUPT2_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT2_STATUS 12 12
	OTG_VERTICAL_INTERRUPT2_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT2_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT2_INT_TYPE 24 24
regOTG0_OTG_VERTICAL_INTERRUPT2_POSITION 0 0x1b63 1 0 2
	OTG_VERTICAL_INTERRUPT2_LINE_START 0 14
regOTG0_OTG_VERT_SYNC_CONTROL 0 0x1b53 3 0 2
	OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED 0 0
	OTG_FORCE_VSYNC_NEXT_LINE_CLEAR 8 8
	OTG_AUTO_FORCE_VSYNC_MODE 16 17
regOTG0_OTG_VREADY_PARAM 0 0x1b87 1 0 2
	VREADY_OFFSET 0 15
regOTG0_OTG_VSTARTUP_PARAM 0 0x1b85 1 0 2
	VSTARTUP_START 0 9
regOTG0_OTG_VSYNC_NOM_INT_STATUS 0 0x1b37 2 0 2
	OTG_VSYNC_NOM 0 0
	OTG_VSYNC_NOM_INT_CLEAR 4 4
regOTG0_OTG_VUPDATE_KEEPOUT 0 0x1b8d 3 0 2
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET 0 15
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET 16 25
	OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN 31 31
regOTG0_OTG_VUPDATE_PARAM 0 0x1b86 2 0 2
	VUPDATE_OFFSET 0 15
	VUPDATE_WIDTH 16 25
regOTG0_OTG_V_BLANK_START_END 0 0x1b38 2 0 2
	OTG_V_BLANK_START 0 14
	OTG_V_BLANK_END 16 30
regOTG0_OTG_V_COUNT_STOP_CONTROL 0 0x1b34 1 0 2
	OTG_V_COUNT_STOP 0 14
regOTG0_OTG_V_COUNT_STOP_CONTROL2 0 0x1b35 1 0 2
	OTG_V_COUNT_STOP_TIMER 0 31
regOTG0_OTG_V_SYNC_A 0 0x1b39 2 0 2
	OTG_V_SYNC_A_START 0 14
	OTG_V_SYNC_A_END 16 30
regOTG0_OTG_V_SYNC_A_CNTL 0 0x1b3a 2 0 2
	OTG_V_SYNC_A_POL 0 0
	OTG_V_SYNC_MODE 8 8
regOTG0_OTG_V_TOTAL 0 0x1b2f 1 0 2
	OTG_V_TOTAL 0 14
regOTG0_OTG_V_TOTAL_CONTROL 0 0x1b33 8 0 2
	OTG_V_TOTAL_MIN_SEL 0 0
	OTG_V_TOTAL_MAX_SEL 1 1
	OTG_VTOTAL_MID_REPLACING_MAX_EN 2 2
	OTG_VTOTAL_MID_REPLACING_MIN_EN 3 3
	OTG_FORCE_LOCK_ON_EVENT 4 4
	OTG_DRR_EVENT_ACTIVE_PERIOD 5 5
	OTG_VTOTAL_MID_FRAME_NUM 8 15
	OTG_SET_V_TOTAL_MIN_MASK 16 31
regOTG0_OTG_V_TOTAL_INT_STATUS 0 0x1b36 4 0 2
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED 0 0
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_INT 4 4
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK 8 8
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_MSK 12 12
regOTG0_OTG_V_TOTAL_MAX 0 0x1b31 1 0 2
	OTG_V_TOTAL_MAX 0 14
regOTG0_OTG_V_TOTAL_MID 0 0x1b32 1 0 2
	OTG_V_TOTAL_MID 0 14
regOTG0_OTG_V_TOTAL_MIN 0 0x1b30 1 0 2
	OTG_V_TOTAL_MIN 0 14
regOTG0_PHYPLL_PIXEL_RATE_CNTL 0 0x83 2 0 1
	OTG0_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG0_PIXEL_RATE_PLL_SOURCE 4 4
regOTG0_PIXEL_RATE_CNTL 0 0x80 9 0 1
	OTG0_PIXEL_RATE_SOURCE 0 1
	DP_DTO0_ENABLE 4 4
	DP_DTO0_DS_DISABLE 5 5
	DPDTO0_ENABLE_STATUS 7 7
	OTG0_ADD_PIXEL 8 8
	OTG0_DROP_PIXEL 9 9
	PIPE0_DTO_SRC_SEL 12 12
	OTG0_DIO_FIFO_ERROR 14 15
	OTG0_DIO_ERROR_COUNT 16 27
regOTG1_INTERRUPT_DEST 0 0x157 18 0 2
	OTG1_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG1_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG1_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG1_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG1_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG1_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG1_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG1_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG1_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG1_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG1_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG1_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG1_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG1_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG1_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG1_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG1_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG1_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG1_OTG_3D_STRUCTURE_CONTROL 0 0x1c01 6 0 2
	OTG_3D_STRUCTURE_EN 0 0
	OTG_3D_STRUCTURE_V_UPDATE_MODE 8 9
	OTG_3D_STRUCTURE_STEREO_SEL_OVR 12 12
	OTG_3D_STRUCTURE_F_COUNT_RESET 16 16
	OTG_3D_STRUCTURE_F_COUNT_RESET_PENDING 17 17
	OTG_3D_STRUCTURE_F_COUNT 18 19
regOTG1_OTG_CLOCK_CONTROL 0 0x1c04 5 0 2
	OTG_CLOCK_EN 0 0
	OTG_CLOCK_GATE_DIS 1 1
	OTG_SOFT_RESET 4 4
	OTG_CLOCK_ON 8 8
	OTG_BUSY 16 16
regOTG1_OTG_CONTROL 0 0x1bc3 7 0 2
	OTG_MASTER_EN 0 0
	OTG_DISABLE_POINT_CNTL 8 9
	OTG_START_POINT_CNTL 12 12
	OTG_FIELD_NUMBER_CNTL 13 13
	OTG_FIELD_NUMBER_POLARITY 14 14
	OTG_CURRENT_MASTER_EN_STATE 16 16
	OTG_OUT_MUX 20 21
regOTG1_OTG_COUNT_CONTROL 0 0x1bd0 2 0 2
	OTG_HORZ_COUNT_BY2_EN 0 0
	OTG_HORZ_REPETITION_COUNT 1 4
regOTG1_OTG_COUNT_RESET 0 0x1bd1 1 0 2
	OTG_RESET_FRAME_COUNT 0 0
regOTG1_OTG_CRC0_DATA_B 0 0x1beb 2 0 2
	CRC0_B_CB 0 15
	CRC0_C 16 31
regOTG1_OTG_CRC0_DATA_RG 0 0x1bea 2 0 2
	CRC0_R_CR 0 15
	CRC0_G_Y 16 31
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL 0 0x1be6 2 0 2
	OTG_CRC0_WINDOWA_X_START 0 14
	OTG_CRC0_WINDOWA_X_END 16 30
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL_READBACK 0 0x1bf8 2 0 2
	OTG_CRC0_WINDOWA_X_START_READBACK 0 14
	OTG_CRC0_WINDOWA_X_END_READBACK 16 30
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL 0 0x1be7 2 0 2
	OTG_CRC0_WINDOWA_Y_START 0 14
	OTG_CRC0_WINDOWA_Y_END 16 30
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK 0 0x1bf9 2 0 2
	OTG_CRC0_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWA_Y_END_READBACK 16 30
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL 0 0x1be8 2 0 2
	OTG_CRC0_WINDOWB_X_START 0 14
	OTG_CRC0_WINDOWB_X_END 16 30
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL_READBACK 0 0x1bfa 2 0 2
	OTG_CRC0_WINDOWB_X_START_READBACK 0 14
	OTG_CRC0_WINDOWB_X_END_READBACK 16 30
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL 0 0x1be9 2 0 2
	OTG_CRC0_WINDOWB_Y_START 0 14
	OTG_CRC0_WINDOWB_Y_END 16 30
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK 0 0x1bfb 2 0 2
	OTG_CRC0_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWB_Y_END_READBACK 16 30
regOTG1_OTG_CRC1_DATA_B 0 0x1bf1 2 0 2
	CRC1_B_CB 0 15
	CRC1_C 16 31
regOTG1_OTG_CRC1_DATA_RG 0 0x1bf0 2 0 2
	CRC1_R_CR 0 15
	CRC1_G_Y 16 31
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL 0 0x1bec 2 0 2
	OTG_CRC1_WINDOWA_X_START 0 14
	OTG_CRC1_WINDOWA_X_END 16 30
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL_READBACK 0 0x1bfc 2 0 2
	OTG_CRC1_WINDOWA_X_START_READBACK 0 14
	OTG_CRC1_WINDOWA_X_END_READBACK 16 30
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL 0 0x1bed 2 0 2
	OTG_CRC1_WINDOWA_Y_START 0 14
	OTG_CRC1_WINDOWA_Y_END 16 30
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK 0 0x1bfd 2 0 2
	OTG_CRC1_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWA_Y_END_READBACK 16 30
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL 0 0x1bee 2 0 2
	OTG_CRC1_WINDOWB_X_START 0 14
	OTG_CRC1_WINDOWB_X_END 16 30
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL_READBACK 0 0x1bfe 2 0 2
	OTG_CRC1_WINDOWB_X_START_READBACK 0 14
	OTG_CRC1_WINDOWB_X_END_READBACK 16 30
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL 0 0x1bef 2 0 2
	OTG_CRC1_WINDOWB_Y_START 0 14
	OTG_CRC1_WINDOWB_Y_END 16 30
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK 0 0x1bff 2 0 2
	OTG_CRC1_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWB_Y_END_READBACK 16 30
regOTG1_OTG_CRC2_DATA_B 0 0x1bf3 2 0 2
	CRC2_B_CB 0 15
	CRC2_C 16 31
regOTG1_OTG_CRC2_DATA_RG 0 0x1bf2 2 0 2
	CRC2_R_CR 0 15
	CRC2_G_Y 16 31
regOTG1_OTG_CRC3_DATA_B 0 0x1bf5 2 0 2
	CRC3_B_CB 0 15
	CRC3_C 16 31
regOTG1_OTG_CRC3_DATA_RG 0 0x1bf4 2 0 2
	CRC3_R_CR 0 15
	CRC3_G_Y 16 31
regOTG1_OTG_CRC_CNTL 0 0x1be5 16 0 2
	OTG_CRC_EN 0 0
	OTG_CRC_WINDOW_DB_EN 1 1
	OTG_CRC_BLANK_ONLY 3 3
	OTG_CRC_CONT_EN 4 4
	OTG_CRC_CAPTURE_START_SEL 5 6
	OTG_CRC1_EN 7 7
	OTG_CRC_STEREO_MODE 8 9
	OTG_CRC_CONT_MODE 10 10
	OTG_CRC_INTERLACE_MODE 12 13
	OTG_CRC_USE_NEW_AND_REPEATED_PIXELS 19 19
	OTG_CRC0_SELECT 20 22
	OTG_CRC1_SELECT 24 26
	OTG_ONE_SHOT_CRC0_PENDING 28 28
	OTG_ONE_SHOT_CRC1_PENDING 29 29
	OTG_ONE_SHOT_CRC2_PENDING 30 30
	OTG_ONE_SHOT_CRC3_PENDING 31 31
regOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK 0 0x1bf7 2 0 2
	OTG_CRC_SIG_BLUE_MASK 0 15
	OTG_CRC_SIG_CONTROL_MASK 16 31
regOTG1_OTG_CRC_SIG_RED_GREEN_MASK 0 0x1bf6 2 0 2
	OTG_CRC_SIG_RED_MASK 0 15
	OTG_CRC_SIG_GREEN_MASK 16 31
regOTG1_OTG_DLPC_CONTROL 0 0x1bc4 3 0 2
	OTG_RESYNC_MODE 0 0
	OTG_DLPC_SNAPSHOT_LOCATION 16 30
	OTG_DLPC_SNAPSHOT_CURRENT 31 31
regOTG1_OTG_DOUBLE_BUFFER_CONTROL 0 0x1bdc 8 0 2
	OTG_UPDATE_PENDING 0 0
	OTG_DRR_TIMING_DBUF_UPDATE_PENDING 4 4
	OTG_TIMING_DB_UPDATE_PENDING 5 5
	OTG_3D_CTRL_DB_UPDATE_PENDING 6 6
	OTG_3D_STRUCTURE_EN_DB_UPDATE_PENDING 7 7
	OTG_UPDATE_INSTANTLY 8 8
	OTG_VSTARTUP_DB_UPDATE_PENDING 9 9
	OTG_DRR_TIMING_DBUF_UPDATE_MODE 24 25
regOTG1_OTG_DRR_CONTOL2 0 0x1c1a 1 0 2
	OTG_VCOUNT2_LAST_USED_BY_DRR 0 31
regOTG1_OTG_DRR_CONTROL 0 0x1c19 2 0 2
	OTG_DRR_AVERAGE_FRAME 0 1
	OTG_V_TOTAL_LAST_USED_BY_DRR 16 30
regOTG1_OTG_DRR_TIMING_INT_STATUS 0 0x1c15 10 0 2
	OTG_DRR_TIMING_UPDATE_OCCURRED 0 0
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT 4 4
	OTG_DRR_TIMING_UPDATE_OCCURRED_CLEAR 8 8
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_MSK 12 12
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_TYPE 13 13
	OTG_DRR_V_TOTAL_REACH_OCCURRED 16 16
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT 20 20
	OTG_DRR_V_TOTAL_REACH_OCCURRED_CLEAR 24 24
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_MSK 28 28
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_TYPE 29 29
regOTG1_OTG_DRR_TRIGGER_WINDOW 0 0x1c18 2 0 2
	OTG_DRR_TRIGGER_WINDOW_START_X 0 14
	OTG_DRR_TRIGGER_WINDOW_END_X 16 30
regOTG1_OTG_DRR_V_TOTAL_CHANGE 0 0x1c17 1 0 2
	OTG_DRR_V_TOTAL_CHANGE_LIMIT 0 14
regOTG1_OTG_DRR_V_TOTAL_REACH_RANGE 0 0x1c16 2 0 2
	OTG_DRR_V_TOTAL_REACH_LOWER_RANGE 0 14
	OTG_DRR_V_TOTAL_REACH_UPPER_RANGE 16 30
regOTG1_OTG_FLOW_CONTROL 0 0x1bc0 4 0 2
	OTG_FLOW_CONTROL_SOURCE_SELECT 0 4
	OTG_FLOW_CONTROL_POLARITY 8 8
	OTG_FLOW_CONTROL_GRANULARITY 16 16
	OTG_FLOW_CONTROL_INPUT_STATUS 24 24
regOTG1_OTG_FORCE_COUNT_NOW_CNTL 0 0x1bbf 5 0 2
	OTG_FORCE_COUNT_NOW_MODE 0 1
	OTG_FORCE_COUNT_NOW_CHECK 4 4
	OTG_FORCE_COUNT_NOW_TRIG_SEL 8 8
	OTG_FORCE_COUNT_NOW_OCCURRED 16 16
	OTG_FORCE_COUNT_NOW_CLEAR 24 24
regOTG1_OTG_GLOBAL_CONTROL0 0 0x1c0e 3 0 2
	MASTER_UPDATE_LOCK_DB_START_X 0 14
	MASTER_UPDATE_LOCK_DB_END_X 16 30
	MASTER_UPDATE_LOCK_DB_EN 31 31
regOTG1_OTG_GLOBAL_CONTROL1 0 0x1c0f 3 0 2
	MASTER_UPDATE_LOCK_DB_START_Y 0 14
	MASTER_UPDATE_LOCK_DB_END_Y 16 30
	MASTER_UPDATE_LOCK_VCOUNT_MODE 31 31
regOTG1_OTG_GLOBAL_CONTROL2 0 0x1c10 5 0 2
	GLOBAL_UPDATE_LOCK_EN 10 10
	MANUAL_FLOW_CONTROL_SEL 16 18
	OTG_MASTER_UPDATE_LOCK_SEL 25 27
	OTG_VUPDATE_BLOCK_DISABLE 30 30
	DCCG_VUPDATE_MODE 31 31
regOTG1_OTG_GLOBAL_CONTROL3 0 0x1c11 4 0 2
	MASTER_UPDATE_LOCK_DB_FIELD 0 1
	MASTER_UPDATE_LOCK_DB_STEREO_SEL 4 5
	DIG_UPDATE_FIELD_SEL 16 17
	DIG_UPDATE_EYE_SEL 20 21
regOTG1_OTG_GLOBAL_CONTROL4 0 0x1c12 3 0 2
	DIG_UPDATE_POSITION_X 0 14
	DIG_UPDATE_POSITION_Y 16 30
	DIG_UPDATE_VCOUNT_MODE 31 31
regOTG1_OTG_GLOBAL_SYNC_STATUS 0 0x1c08 25 0 2
	VSTARTUP_INT_EN 0 0
	VSTARTUP_INT_TYPE 1 1
	VSTARTUP_EVENT_OCCURRED 2 2
	VSTARTUP_INT_STATUS 3 3
	VSTARTUP_EVENT_CLEAR 4 4
	VUPDATE_INT_EN 5 5
	VUPDATE_INT_TYPE 6 6
	VUPDATE_INT_POSITION_SEL 7 7
	VUPDATE_EVENT_OCCURRED 8 8
	VUPDATE_INT_STATUS 9 9
	VUPDATE_EVENT_CLEAR 10 10
	VUPDATE_STATUS 11 11
	VUPDATE_NO_LOCK_INT_EN 12 12
	VUPDATE_NO_LOCK_INT_TYPE 13 13
	VUPDATE_NO_LOCK_EVENT_OCCURRED 14 14
	VUPDATE_NO_LOCK_INT_STATUS 15 15
	VUPDATE_NO_LOCK_EVENT_CLEAR 16 16
	VUPDATE_NO_LOCK_STATUS 17 17
	VREADY_INT_EN 18 18
	VREADY_INT_TYPE 19 19
	VREADY_EVENT_OCCURRED 20 20
	VREADY_INT_STATUS 21 21
	VREADY_EVENT_CLEAR 22 22
	STEREO_SELECT_STATUS 24 24
	FIELD_NUMBER_STATUS 25 25
regOTG1_OTG_GSL_CONTROL 0 0x1c0a 9 0 2
	OTG_GSL0_EN 0 0
	OTG_GSL1_EN 1 1
	OTG_GSL2_EN 2 2
	OTG_GSL_MASTER_EN 3 3
	OTG_GSL_MASTER_MODE 4 5
	OTG_GSL_CHECK_DELAY 8 11
	OTG_GSL_FORCE_DELAY 16 20
	OTG_GSL_CHECK_ALL_FIELDS 28 28
	OTG_MASTER_UPDATE_LOCK_GSL_EN 31 31
regOTG1_OTG_GSL_VSYNC_GAP 0 0x1c02 8 0 2
	OTG_GSL_VSYNC_GAP_LIMIT 0 7
	OTG_GSL_VSYNC_GAP_DELAY 8 15
	OTG_GSL_VSYNC_GAP_SOURCE_SEL 16 16
	OTG_GSL_VSYNC_GAP_MODE 17 18
	OTG_GSL_VSYNC_GAP_CLEAR 19 19
	OTG_GSL_VSYNC_GAP_OCCURRED 20 20
	OTG_GSL_VSYNC_GAP_MASTER_FASTER 23 23
	OTG_GSL_VSYNC_GAP 24 31
regOTG1_OTG_GSL_WINDOW_X 0 0x1c0b 2 0 2
	OTG_GSL_WINDOW_START_X 0 14
	OTG_GSL_WINDOW_END_X 16 30
regOTG1_OTG_GSL_WINDOW_Y 0 0x1c0c 2 0 2
	OTG_GSL_WINDOW_START_Y 0 14
	OTG_GSL_WINDOW_END_Y 16 30
regOTG1_OTG_H_BLANK_START_END 0 0x1bab 2 0 2
	OTG_H_BLANK_START 0 14
	OTG_H_BLANK_END 16 30
regOTG1_OTG_H_SYNC_A 0 0x1bac 2 0 2
	OTG_H_SYNC_A_START 0 14
	OTG_H_SYNC_A_END 16 30
regOTG1_OTG_H_SYNC_A_CNTL 0 0x1bad 3 0 2
	OTG_H_SYNC_A_POL 0 0
	OTG_COMP_SYNC_A_EN 16 16
	OTG_H_SYNC_A_CUTOFF 17 17
regOTG1_OTG_H_TIMING_CNTL 0 0x1bae 3 0 2
	OTG_H_TIMING_DIV_MODE 0 1
	OTG_H_TIMING_DIV_MODE_MANUAL 8 8
	OTG_H_TIMING_DIV_MODE_CURR 16 17
regOTG1_OTG_H_TOTAL 0 0x1baa 1 0 2
	OTG_H_TOTAL 0 14
regOTG1_OTG_INTERLACE_CONTROL 0 0x1bc5 2 0 2
	OTG_INTERLACE_ENABLE 0 0
	OTG_INTERLACE_FORCE_NEXT_FIELD 16 17
regOTG1_OTG_INTERLACE_STATUS 0 0x1bc6 2 0 2
	OTG_INTERLACE_CURRENT_FIELD 0 0
	OTG_INTERLACE_NEXT_FIELD 1 1
regOTG1_OTG_INTERRUPT_CONTROL 0 0x1bda 14 0 2
	OTG_SNAPSHOT_INT_MSK 0 0
	OTG_SNAPSHOT_INT_TYPE 1 1
	OTG_FORCE_COUNT_NOW_INT_MSK 8 8
	OTG_FORCE_COUNT_NOW_INT_TYPE 9 9
	OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK 16 16
	OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE 17 17
	OTG_TRIGA_INT_MSK 24 24
	OTG_TRIGB_INT_MSK 25 25
	OTG_TRIGA_INT_TYPE 26 26
	OTG_TRIGB_INT_TYPE 27 27
	OTG_VSYNC_NOM_INT_MSK 28 28
	OTG_VSYNC_NOM_INT_TYPE 29 29
	OTG_GSL_VSYNC_GAP_INT_MSK 30 30
	OTG_GSL_VSYNC_GAP_INT_TYPE 31 31
regOTG1_OTG_LONG_VBLANK_STATUS 0 0x1bcb 1 0 2
	OTG_V_COUNT_STOP_COUNT 0 31
regOTG1_OTG_MANUAL_FLOW_CONTROL 0 0x1c14 1 0 2
	MANUAL_FLOW_CONTROL 0 0
regOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0x1bd2 1 0 2
	OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0
regOTG1_OTG_MASTER_EN 0 0x1bdd 1 0 2
	OTG_MASTER_EN 0 0
regOTG1_OTG_MASTER_UPDATE_LOCK 0 0x1c09 2 0 2
	OTG_MASTER_UPDATE_LOCK 0 0
	UPDATE_LOCK_STATUS 8 8
regOTG1_OTG_MASTER_UPDATE_MODE 0 0x1c03 1 0 2
	MASTER_UPDATE_INTERLACED_MODE 0 1
regOTG1_OTG_M_CONST_DTO0 0 0x1c1b 1 0 2
	OTG_M_CONST_DTO_PHASE 0 31
regOTG1_OTG_M_CONST_DTO1 0 0x1c1c 1 0 2
	OTG_M_CONST_DTO_MODULO 0 31
regOTG1_OTG_NOM_VERT_POSITION 0 0x1bcc 1 0 2
	OTG_VERT_COUNT_NOM 0 14
regOTG1_OTG_PIPE_UPDATE_STATUS 0 0x1c1e 4 0 2
	OTG_FLIP_PENDING 0 0
	OTG_DC_REG_UPDATE_PENDING 4 4
	OTG_CURSOR_UPDATE_PENDING 8 8
	OTG_VUPDATE_KEEPOUT_STATUS 16 16
regOTG1_OTG_PIXEL_DATA_READBACK0 0 0x1bc7 2 0 2
	OTG_PIXEL_DATA_BLUE_CB 0 15
	OTG_PIXEL_DATA_GREEN_Y 16 31
regOTG1_OTG_PIXEL_DATA_READBACK1 0 0x1bc8 1 0 2
	OTG_PIXEL_DATA_RED_CR 0 15
regOTG1_OTG_PSTATE_REGISTER 0 0x1c1f 4 0 2
	OTG_PSTATE_KEEPOUT_START 0 14
	OTG_PSTATE_EXTEND 16 16
	OTG_UNBLANK 20 20
	OTG_PSTATE_ALLOW_WIDTH_MIN 24 31
regOTG1_OTG_REQUEST_CONTROL 0 0x1c1d 1 0 2
	OTG_REQUEST_MODE_FOR_H_DUPLICATE 0 0
regOTG1_OTG_SNAPSHOT_CONTROL 0 0x1bd7 1 0 2
	OTG_AUTO_SNAPSHOT_TRIG_SEL 0 1
regOTG1_OTG_SNAPSHOT_FRAME 0 0x1bd9 1 0 2
	OTG_SNAPSHOT_FRAME_COUNT 0 23
regOTG1_OTG_SNAPSHOT_POSITION 0 0x1bd8 2 0 2
	OTG_SNAPSHOT_VERT_COUNT 0 14
	OTG_SNAPSHOT_HORZ_COUNT 16 30
regOTG1_OTG_SNAPSHOT_STATUS 0 0x1bd6 3 0 2
	OTG_SNAPSHOT_OCCURRED 0 0
	OTG_SNAPSHOT_CLEAR 1 1
	OTG_SNAPSHOT_MANUAL_TRIGGER 2 2
regOTG1_OTG_SPARE_REGISTER 0 0x1c21 1 0 2
	OTG_SPARE_REG 0 31
regOTG1_OTG_STATIC_SCREEN_CONTROL 0 0x1c00 9 0 2
	OTG_STATIC_SCREEN_EVENT_MASK 0 15
	OTG_STATIC_SCREEN_FRAME_COUNT 16 23
	OTG_CPU_SS_INT_ENABLE 24 24
	OTG_SS_STATUS 25 25
	OTG_CPU_SS_INT_STATUS 26 26
	OTG_CPU_SS_INT_CLEAR 27 27
	OTG_CPU_SS_INT_TYPE 28 28
	OTG_STATIC_SCREEN_OVERRIDE 30 30
	OTG_STATIC_SCREEN_OVERRIDE_VALUE 31 31
regOTG1_OTG_STATUS 0 0x1bc9 8 0 2
	OTG_V_BLANK 0 0
	OTG_V_ACTIVE_DISP 1 1
	OTG_V_SYNC_A 2 2
	OTG_V_UPDATE 3 3
	OTG_V_BLANK_3D_STRUCTURE 5 5
	OTG_H_BLANK 16 16
	OTG_H_ACTIVE_DISP 17 17
	OTG_H_SYNC_A 18 18
regOTG1_OTG_STATUS_FRAME_COUNT 0 0x1bcd 1 0 2
	OTG_FRAME_COUNT 0 23
regOTG1_OTG_STATUS_HV_COUNT 0 0x1bcf 1 0 2
	OTG_HV_COUNT 0 30
regOTG1_OTG_STATUS_POSITION 0 0x1bca 3 0 2
	OTG_VERT_COUNT 0 14
	OTG_VERT_LONG_VBLANK 15 15
	OTG_HORZ_COUNT 16 30
regOTG1_OTG_STATUS_VF_COUNT 0 0x1bce 1 0 2
	OTG_VF_COUNT 0 30
regOTG1_OTG_STEREO_CONTROL 0 0x1bd5 8 0 2
	OTG_STEREO_SYNC_OUTPUT_LINE_NUM 0 14
	OTG_STEREO_SYNC_OUTPUT_POLARITY 15 15
	OTG_STEREO_EYE_FLAG_POLARITY 17 17
	OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP 18 18
	OTG_DISABLE_FIELD_NUM 19 19
	OTG_DISABLE_V_BLANK_FOR_DP_FIX 20 20
	OTG_FIELD_NUM_SEL 21 21
	OTG_STEREO_EN 24 24
regOTG1_OTG_STEREO_FORCE_NEXT_EYE 0 0x1bc1 1 0 2
	OTG_STEREO_FORCE_NEXT_EYE 0 1
regOTG1_OTG_STEREO_STATUS 0 0x1bd4 7 0 2
	OTG_STEREO_CURRENT_EYE 0 0
	OTG_STEREO_SYNC_OUTPUT 8 8
	OTG_STEREO_SYNC_SELECT 16 16
	OTG_STEREO_EYE_FLAG 20 20
	OTG_STEREO_FORCE_NEXT_EYE_PENDING 24 25
	OTG_CURRENT_3D_STRUCTURE_STATE 30 30
	OTG_CURRENT_STEREOSYNC_EN_STATE 31 31
regOTG1_OTG_TRIGA_CNTL 0 0x1bbb 12 0 2
	OTG_TRIGA_SOURCE_SELECT 0 4
	OTG_TRIGA_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGA_POLARITY_SELECT 8 10
	OTG_TRIGA_RESYNC_BYPASS_EN 11 11
	OTG_TRIGA_INPUT_STATUS 12 12
	OTG_TRIGA_POLARITY_STATUS 13 13
	OTG_TRIGA_OCCURRED 14 14
	OTG_TRIGA_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGA_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGA_FREQUENCY_SELECT 20 21
	OTG_TRIGA_DELAY 24 28
	OTG_TRIGA_CLEAR 31 31
regOTG1_OTG_TRIGA_MANUAL_TRIG 0 0x1bbc 1 0 2
	OTG_TRIGA_MANUAL_TRIG 0 0
regOTG1_OTG_TRIGB_CNTL 0 0x1bbd 12 0 2
	OTG_TRIGB_SOURCE_SELECT 0 4
	OTG_TRIGB_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGB_POLARITY_SELECT 8 10
	OTG_TRIGB_RESYNC_BYPASS_EN 11 11
	OTG_TRIGB_INPUT_STATUS 12 12
	OTG_TRIGB_POLARITY_STATUS 13 13
	OTG_TRIGB_OCCURRED 14 14
	OTG_TRIGB_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGB_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGB_FREQUENCY_SELECT 20 21
	OTG_TRIGB_DELAY 24 28
	OTG_TRIGB_CLEAR 31 31
regOTG1_OTG_TRIGB_MANUAL_TRIG 0 0x1bbe 1 0 2
	OTG_TRIGB_MANUAL_TRIG 0 0
regOTG1_OTG_TRIG_MANUAL_CONTROL 0 0x1c13 1 0 2
	TRIG_MANUAL_CONTROL 0 0
regOTG1_OTG_UPDATE_LOCK 0 0x1bdb 1 0 2
	OTG_UPDATE_LOCK 0 0
regOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL 0 0x1be0 7 0 2
	OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY 4 4
	OTG_VERTICAL_INTERRUPT0_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT0_STATUS 12 12
	OTG_VERTICAL_INTERRUPT0_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT0_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT0_INT_TYPE 24 24
	OTG_VINTE_STATUS 28 28
regOTG1_OTG_VERTICAL_INTERRUPT0_POSITION 0 0x1bdf 2 0 2
	OTG_VERTICAL_INTERRUPT0_LINE_START 0 14
	OTG_VERTICAL_INTERRUPT0_LINE_END 16 30
regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL 0 0x1be2 5 0 2
	OTG_VERTICAL_INTERRUPT1_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT1_STATUS 12 12
	OTG_VERTICAL_INTERRUPT1_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT1_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT1_INT_TYPE 24 24
regOTG1_OTG_VERTICAL_INTERRUPT1_POSITION 0 0x1be1 1 0 2
	OTG_VERTICAL_INTERRUPT1_LINE_START 0 14
regOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL 0 0x1be4 5 0 2
	OTG_VERTICAL_INTERRUPT2_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT2_STATUS 12 12
	OTG_VERTICAL_INTERRUPT2_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT2_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT2_INT_TYPE 24 24
regOTG1_OTG_VERTICAL_INTERRUPT2_POSITION 0 0x1be3 1 0 2
	OTG_VERTICAL_INTERRUPT2_LINE_START 0 14
regOTG1_OTG_VERT_SYNC_CONTROL 0 0x1bd3 3 0 2
	OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED 0 0
	OTG_FORCE_VSYNC_NEXT_LINE_CLEAR 8 8
	OTG_AUTO_FORCE_VSYNC_MODE 16 17
regOTG1_OTG_VREADY_PARAM 0 0x1c07 1 0 2
	VREADY_OFFSET 0 15
regOTG1_OTG_VSTARTUP_PARAM 0 0x1c05 1 0 2
	VSTARTUP_START 0 9
regOTG1_OTG_VSYNC_NOM_INT_STATUS 0 0x1bb7 2 0 2
	OTG_VSYNC_NOM 0 0
	OTG_VSYNC_NOM_INT_CLEAR 4 4
regOTG1_OTG_VUPDATE_KEEPOUT 0 0x1c0d 3 0 2
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET 0 15
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET 16 25
	OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN 31 31
regOTG1_OTG_VUPDATE_PARAM 0 0x1c06 2 0 2
	VUPDATE_OFFSET 0 15
	VUPDATE_WIDTH 16 25
regOTG1_OTG_V_BLANK_START_END 0 0x1bb8 2 0 2
	OTG_V_BLANK_START 0 14
	OTG_V_BLANK_END 16 30
regOTG1_OTG_V_COUNT_STOP_CONTROL 0 0x1bb4 1 0 2
	OTG_V_COUNT_STOP 0 14
regOTG1_OTG_V_COUNT_STOP_CONTROL2 0 0x1bb5 1 0 2
	OTG_V_COUNT_STOP_TIMER 0 31
regOTG1_OTG_V_SYNC_A 0 0x1bb9 2 0 2
	OTG_V_SYNC_A_START 0 14
	OTG_V_SYNC_A_END 16 30
regOTG1_OTG_V_SYNC_A_CNTL 0 0x1bba 2 0 2
	OTG_V_SYNC_A_POL 0 0
	OTG_V_SYNC_MODE 8 8
regOTG1_OTG_V_TOTAL 0 0x1baf 1 0 2
	OTG_V_TOTAL 0 14
regOTG1_OTG_V_TOTAL_CONTROL 0 0x1bb3 8 0 2
	OTG_V_TOTAL_MIN_SEL 0 0
	OTG_V_TOTAL_MAX_SEL 1 1
	OTG_VTOTAL_MID_REPLACING_MAX_EN 2 2
	OTG_VTOTAL_MID_REPLACING_MIN_EN 3 3
	OTG_FORCE_LOCK_ON_EVENT 4 4
	OTG_DRR_EVENT_ACTIVE_PERIOD 5 5
	OTG_VTOTAL_MID_FRAME_NUM 8 15
	OTG_SET_V_TOTAL_MIN_MASK 16 31
regOTG1_OTG_V_TOTAL_INT_STATUS 0 0x1bb6 4 0 2
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED 0 0
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_INT 4 4
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK 8 8
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_MSK 12 12
regOTG1_OTG_V_TOTAL_MAX 0 0x1bb1 1 0 2
	OTG_V_TOTAL_MAX 0 14
regOTG1_OTG_V_TOTAL_MID 0 0x1bb2 1 0 2
	OTG_V_TOTAL_MID 0 14
regOTG1_OTG_V_TOTAL_MIN 0 0x1bb0 1 0 2
	OTG_V_TOTAL_MIN 0 14
regOTG1_PHYPLL_PIXEL_RATE_CNTL 0 0x87 2 0 1
	OTG1_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG1_PIXEL_RATE_PLL_SOURCE 4 4
regOTG1_PIXEL_RATE_CNTL 0 0x84 9 0 1
	OTG1_PIXEL_RATE_SOURCE 0 1
	DP_DTO1_ENABLE 4 4
	DP_DTO1_DS_DISABLE 5 5
	DPDTO1_ENABLE_STATUS 7 7
	OTG1_ADD_PIXEL 8 8
	OTG1_DROP_PIXEL 9 9
	PIPE1_DTO_SRC_SEL 12 12
	OTG1_DIO_FIFO_ERROR 14 15
	OTG1_DIO_ERROR_COUNT 16 27
regOTG2_INTERRUPT_DEST 0 0x158 18 0 2
	OTG2_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG2_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG2_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG2_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG2_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG2_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG2_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG2_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG2_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG2_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG2_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG2_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG2_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG2_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG2_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG2_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG2_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG2_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG2_OTG_3D_STRUCTURE_CONTROL 0 0x1c81 6 0 2
	OTG_3D_STRUCTURE_EN 0 0
	OTG_3D_STRUCTURE_V_UPDATE_MODE 8 9
	OTG_3D_STRUCTURE_STEREO_SEL_OVR 12 12
	OTG_3D_STRUCTURE_F_COUNT_RESET 16 16
	OTG_3D_STRUCTURE_F_COUNT_RESET_PENDING 17 17
	OTG_3D_STRUCTURE_F_COUNT 18 19
regOTG2_OTG_CLOCK_CONTROL 0 0x1c84 5 0 2
	OTG_CLOCK_EN 0 0
	OTG_CLOCK_GATE_DIS 1 1
	OTG_SOFT_RESET 4 4
	OTG_CLOCK_ON 8 8
	OTG_BUSY 16 16
regOTG2_OTG_CONTROL 0 0x1c43 7 0 2
	OTG_MASTER_EN 0 0
	OTG_DISABLE_POINT_CNTL 8 9
	OTG_START_POINT_CNTL 12 12
	OTG_FIELD_NUMBER_CNTL 13 13
	OTG_FIELD_NUMBER_POLARITY 14 14
	OTG_CURRENT_MASTER_EN_STATE 16 16
	OTG_OUT_MUX 20 21
regOTG2_OTG_COUNT_CONTROL 0 0x1c50 2 0 2
	OTG_HORZ_COUNT_BY2_EN 0 0
	OTG_HORZ_REPETITION_COUNT 1 4
regOTG2_OTG_COUNT_RESET 0 0x1c51 1 0 2
	OTG_RESET_FRAME_COUNT 0 0
regOTG2_OTG_CRC0_DATA_B 0 0x1c6b 2 0 2
	CRC0_B_CB 0 15
	CRC0_C 16 31
regOTG2_OTG_CRC0_DATA_RG 0 0x1c6a 2 0 2
	CRC0_R_CR 0 15
	CRC0_G_Y 16 31
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL 0 0x1c66 2 0 2
	OTG_CRC0_WINDOWA_X_START 0 14
	OTG_CRC0_WINDOWA_X_END 16 30
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL_READBACK 0 0x1c78 2 0 2
	OTG_CRC0_WINDOWA_X_START_READBACK 0 14
	OTG_CRC0_WINDOWA_X_END_READBACK 16 30
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL 0 0x1c67 2 0 2
	OTG_CRC0_WINDOWA_Y_START 0 14
	OTG_CRC0_WINDOWA_Y_END 16 30
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK 0 0x1c79 2 0 2
	OTG_CRC0_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWA_Y_END_READBACK 16 30
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL 0 0x1c68 2 0 2
	OTG_CRC0_WINDOWB_X_START 0 14
	OTG_CRC0_WINDOWB_X_END 16 30
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL_READBACK 0 0x1c7a 2 0 2
	OTG_CRC0_WINDOWB_X_START_READBACK 0 14
	OTG_CRC0_WINDOWB_X_END_READBACK 16 30
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL 0 0x1c69 2 0 2
	OTG_CRC0_WINDOWB_Y_START 0 14
	OTG_CRC0_WINDOWB_Y_END 16 30
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK 0 0x1c7b 2 0 2
	OTG_CRC0_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWB_Y_END_READBACK 16 30
regOTG2_OTG_CRC1_DATA_B 0 0x1c71 2 0 2
	CRC1_B_CB 0 15
	CRC1_C 16 31
regOTG2_OTG_CRC1_DATA_RG 0 0x1c70 2 0 2
	CRC1_R_CR 0 15
	CRC1_G_Y 16 31
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL 0 0x1c6c 2 0 2
	OTG_CRC1_WINDOWA_X_START 0 14
	OTG_CRC1_WINDOWA_X_END 16 30
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL_READBACK 0 0x1c7c 2 0 2
	OTG_CRC1_WINDOWA_X_START_READBACK 0 14
	OTG_CRC1_WINDOWA_X_END_READBACK 16 30
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL 0 0x1c6d 2 0 2
	OTG_CRC1_WINDOWA_Y_START 0 14
	OTG_CRC1_WINDOWA_Y_END 16 30
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK 0 0x1c7d 2 0 2
	OTG_CRC1_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWA_Y_END_READBACK 16 30
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL 0 0x1c6e 2 0 2
	OTG_CRC1_WINDOWB_X_START 0 14
	OTG_CRC1_WINDOWB_X_END 16 30
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL_READBACK 0 0x1c7e 2 0 2
	OTG_CRC1_WINDOWB_X_START_READBACK 0 14
	OTG_CRC1_WINDOWB_X_END_READBACK 16 30
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL 0 0x1c6f 2 0 2
	OTG_CRC1_WINDOWB_Y_START 0 14
	OTG_CRC1_WINDOWB_Y_END 16 30
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK 0 0x1c7f 2 0 2
	OTG_CRC1_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWB_Y_END_READBACK 16 30
regOTG2_OTG_CRC2_DATA_B 0 0x1c73 2 0 2
	CRC2_B_CB 0 15
	CRC2_C 16 31
regOTG2_OTG_CRC2_DATA_RG 0 0x1c72 2 0 2
	CRC2_R_CR 0 15
	CRC2_G_Y 16 31
regOTG2_OTG_CRC3_DATA_B 0 0x1c75 2 0 2
	CRC3_B_CB 0 15
	CRC3_C 16 31
regOTG2_OTG_CRC3_DATA_RG 0 0x1c74 2 0 2
	CRC3_R_CR 0 15
	CRC3_G_Y 16 31
regOTG2_OTG_CRC_CNTL 0 0x1c65 16 0 2
	OTG_CRC_EN 0 0
	OTG_CRC_WINDOW_DB_EN 1 1
	OTG_CRC_BLANK_ONLY 3 3
	OTG_CRC_CONT_EN 4 4
	OTG_CRC_CAPTURE_START_SEL 5 6
	OTG_CRC1_EN 7 7
	OTG_CRC_STEREO_MODE 8 9
	OTG_CRC_CONT_MODE 10 10
	OTG_CRC_INTERLACE_MODE 12 13
	OTG_CRC_USE_NEW_AND_REPEATED_PIXELS 19 19
	OTG_CRC0_SELECT 20 22
	OTG_CRC1_SELECT 24 26
	OTG_ONE_SHOT_CRC0_PENDING 28 28
	OTG_ONE_SHOT_CRC1_PENDING 29 29
	OTG_ONE_SHOT_CRC2_PENDING 30 30
	OTG_ONE_SHOT_CRC3_PENDING 31 31
regOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK 0 0x1c77 2 0 2
	OTG_CRC_SIG_BLUE_MASK 0 15
	OTG_CRC_SIG_CONTROL_MASK 16 31
regOTG2_OTG_CRC_SIG_RED_GREEN_MASK 0 0x1c76 2 0 2
	OTG_CRC_SIG_RED_MASK 0 15
	OTG_CRC_SIG_GREEN_MASK 16 31
regOTG2_OTG_DLPC_CONTROL 0 0x1c44 3 0 2
	OTG_RESYNC_MODE 0 0
	OTG_DLPC_SNAPSHOT_LOCATION 16 30
	OTG_DLPC_SNAPSHOT_CURRENT 31 31
regOTG2_OTG_DOUBLE_BUFFER_CONTROL 0 0x1c5c 8 0 2
	OTG_UPDATE_PENDING 0 0
	OTG_DRR_TIMING_DBUF_UPDATE_PENDING 4 4
	OTG_TIMING_DB_UPDATE_PENDING 5 5
	OTG_3D_CTRL_DB_UPDATE_PENDING 6 6
	OTG_3D_STRUCTURE_EN_DB_UPDATE_PENDING 7 7
	OTG_UPDATE_INSTANTLY 8 8
	OTG_VSTARTUP_DB_UPDATE_PENDING 9 9
	OTG_DRR_TIMING_DBUF_UPDATE_MODE 24 25
regOTG2_OTG_DRR_CONTOL2 0 0x1c9a 1 0 2
	OTG_VCOUNT2_LAST_USED_BY_DRR 0 31
regOTG2_OTG_DRR_CONTROL 0 0x1c99 2 0 2
	OTG_DRR_AVERAGE_FRAME 0 1
	OTG_V_TOTAL_LAST_USED_BY_DRR 16 30
regOTG2_OTG_DRR_TIMING_INT_STATUS 0 0x1c95 10 0 2
	OTG_DRR_TIMING_UPDATE_OCCURRED 0 0
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT 4 4
	OTG_DRR_TIMING_UPDATE_OCCURRED_CLEAR 8 8
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_MSK 12 12
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_TYPE 13 13
	OTG_DRR_V_TOTAL_REACH_OCCURRED 16 16
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT 20 20
	OTG_DRR_V_TOTAL_REACH_OCCURRED_CLEAR 24 24
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_MSK 28 28
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_TYPE 29 29
regOTG2_OTG_DRR_TRIGGER_WINDOW 0 0x1c98 2 0 2
	OTG_DRR_TRIGGER_WINDOW_START_X 0 14
	OTG_DRR_TRIGGER_WINDOW_END_X 16 30
regOTG2_OTG_DRR_V_TOTAL_CHANGE 0 0x1c97 1 0 2
	OTG_DRR_V_TOTAL_CHANGE_LIMIT 0 14
regOTG2_OTG_DRR_V_TOTAL_REACH_RANGE 0 0x1c96 2 0 2
	OTG_DRR_V_TOTAL_REACH_LOWER_RANGE 0 14
	OTG_DRR_V_TOTAL_REACH_UPPER_RANGE 16 30
regOTG2_OTG_FLOW_CONTROL 0 0x1c40 4 0 2
	OTG_FLOW_CONTROL_SOURCE_SELECT 0 4
	OTG_FLOW_CONTROL_POLARITY 8 8
	OTG_FLOW_CONTROL_GRANULARITY 16 16
	OTG_FLOW_CONTROL_INPUT_STATUS 24 24
regOTG2_OTG_FORCE_COUNT_NOW_CNTL 0 0x1c3f 5 0 2
	OTG_FORCE_COUNT_NOW_MODE 0 1
	OTG_FORCE_COUNT_NOW_CHECK 4 4
	OTG_FORCE_COUNT_NOW_TRIG_SEL 8 8
	OTG_FORCE_COUNT_NOW_OCCURRED 16 16
	OTG_FORCE_COUNT_NOW_CLEAR 24 24
regOTG2_OTG_GLOBAL_CONTROL0 0 0x1c8e 3 0 2
	MASTER_UPDATE_LOCK_DB_START_X 0 14
	MASTER_UPDATE_LOCK_DB_END_X 16 30
	MASTER_UPDATE_LOCK_DB_EN 31 31
regOTG2_OTG_GLOBAL_CONTROL1 0 0x1c8f 3 0 2
	MASTER_UPDATE_LOCK_DB_START_Y 0 14
	MASTER_UPDATE_LOCK_DB_END_Y 16 30
	MASTER_UPDATE_LOCK_VCOUNT_MODE 31 31
regOTG2_OTG_GLOBAL_CONTROL2 0 0x1c90 5 0 2
	GLOBAL_UPDATE_LOCK_EN 10 10
	MANUAL_FLOW_CONTROL_SEL 16 18
	OTG_MASTER_UPDATE_LOCK_SEL 25 27
	OTG_VUPDATE_BLOCK_DISABLE 30 30
	DCCG_VUPDATE_MODE 31 31
regOTG2_OTG_GLOBAL_CONTROL3 0 0x1c91 4 0 2
	MASTER_UPDATE_LOCK_DB_FIELD 0 1
	MASTER_UPDATE_LOCK_DB_STEREO_SEL 4 5
	DIG_UPDATE_FIELD_SEL 16 17
	DIG_UPDATE_EYE_SEL 20 21
regOTG2_OTG_GLOBAL_CONTROL4 0 0x1c92 3 0 2
	DIG_UPDATE_POSITION_X 0 14
	DIG_UPDATE_POSITION_Y 16 30
	DIG_UPDATE_VCOUNT_MODE 31 31
regOTG2_OTG_GLOBAL_SYNC_STATUS 0 0x1c88 25 0 2
	VSTARTUP_INT_EN 0 0
	VSTARTUP_INT_TYPE 1 1
	VSTARTUP_EVENT_OCCURRED 2 2
	VSTARTUP_INT_STATUS 3 3
	VSTARTUP_EVENT_CLEAR 4 4
	VUPDATE_INT_EN 5 5
	VUPDATE_INT_TYPE 6 6
	VUPDATE_INT_POSITION_SEL 7 7
	VUPDATE_EVENT_OCCURRED 8 8
	VUPDATE_INT_STATUS 9 9
	VUPDATE_EVENT_CLEAR 10 10
	VUPDATE_STATUS 11 11
	VUPDATE_NO_LOCK_INT_EN 12 12
	VUPDATE_NO_LOCK_INT_TYPE 13 13
	VUPDATE_NO_LOCK_EVENT_OCCURRED 14 14
	VUPDATE_NO_LOCK_INT_STATUS 15 15
	VUPDATE_NO_LOCK_EVENT_CLEAR 16 16
	VUPDATE_NO_LOCK_STATUS 17 17
	VREADY_INT_EN 18 18
	VREADY_INT_TYPE 19 19
	VREADY_EVENT_OCCURRED 20 20
	VREADY_INT_STATUS 21 21
	VREADY_EVENT_CLEAR 22 22
	STEREO_SELECT_STATUS 24 24
	FIELD_NUMBER_STATUS 25 25
regOTG2_OTG_GSL_CONTROL 0 0x1c8a 9 0 2
	OTG_GSL0_EN 0 0
	OTG_GSL1_EN 1 1
	OTG_GSL2_EN 2 2
	OTG_GSL_MASTER_EN 3 3
	OTG_GSL_MASTER_MODE 4 5
	OTG_GSL_CHECK_DELAY 8 11
	OTG_GSL_FORCE_DELAY 16 20
	OTG_GSL_CHECK_ALL_FIELDS 28 28
	OTG_MASTER_UPDATE_LOCK_GSL_EN 31 31
regOTG2_OTG_GSL_VSYNC_GAP 0 0x1c82 8 0 2
	OTG_GSL_VSYNC_GAP_LIMIT 0 7
	OTG_GSL_VSYNC_GAP_DELAY 8 15
	OTG_GSL_VSYNC_GAP_SOURCE_SEL 16 16
	OTG_GSL_VSYNC_GAP_MODE 17 18
	OTG_GSL_VSYNC_GAP_CLEAR 19 19
	OTG_GSL_VSYNC_GAP_OCCURRED 20 20
	OTG_GSL_VSYNC_GAP_MASTER_FASTER 23 23
	OTG_GSL_VSYNC_GAP 24 31
regOTG2_OTG_GSL_WINDOW_X 0 0x1c8b 2 0 2
	OTG_GSL_WINDOW_START_X 0 14
	OTG_GSL_WINDOW_END_X 16 30
regOTG2_OTG_GSL_WINDOW_Y 0 0x1c8c 2 0 2
	OTG_GSL_WINDOW_START_Y 0 14
	OTG_GSL_WINDOW_END_Y 16 30
regOTG2_OTG_H_BLANK_START_END 0 0x1c2b 2 0 2
	OTG_H_BLANK_START 0 14
	OTG_H_BLANK_END 16 30
regOTG2_OTG_H_SYNC_A 0 0x1c2c 2 0 2
	OTG_H_SYNC_A_START 0 14
	OTG_H_SYNC_A_END 16 30
regOTG2_OTG_H_SYNC_A_CNTL 0 0x1c2d 3 0 2
	OTG_H_SYNC_A_POL 0 0
	OTG_COMP_SYNC_A_EN 16 16
	OTG_H_SYNC_A_CUTOFF 17 17
regOTG2_OTG_H_TIMING_CNTL 0 0x1c2e 3 0 2
	OTG_H_TIMING_DIV_MODE 0 1
	OTG_H_TIMING_DIV_MODE_MANUAL 8 8
	OTG_H_TIMING_DIV_MODE_CURR 16 17
regOTG2_OTG_H_TOTAL 0 0x1c2a 1 0 2
	OTG_H_TOTAL 0 14
regOTG2_OTG_INTERLACE_CONTROL 0 0x1c45 2 0 2
	OTG_INTERLACE_ENABLE 0 0
	OTG_INTERLACE_FORCE_NEXT_FIELD 16 17
regOTG2_OTG_INTERLACE_STATUS 0 0x1c46 2 0 2
	OTG_INTERLACE_CURRENT_FIELD 0 0
	OTG_INTERLACE_NEXT_FIELD 1 1
regOTG2_OTG_INTERRUPT_CONTROL 0 0x1c5a 14 0 2
	OTG_SNAPSHOT_INT_MSK 0 0
	OTG_SNAPSHOT_INT_TYPE 1 1
	OTG_FORCE_COUNT_NOW_INT_MSK 8 8
	OTG_FORCE_COUNT_NOW_INT_TYPE 9 9
	OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK 16 16
	OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE 17 17
	OTG_TRIGA_INT_MSK 24 24
	OTG_TRIGB_INT_MSK 25 25
	OTG_TRIGA_INT_TYPE 26 26
	OTG_TRIGB_INT_TYPE 27 27
	OTG_VSYNC_NOM_INT_MSK 28 28
	OTG_VSYNC_NOM_INT_TYPE 29 29
	OTG_GSL_VSYNC_GAP_INT_MSK 30 30
	OTG_GSL_VSYNC_GAP_INT_TYPE 31 31
regOTG2_OTG_LONG_VBLANK_STATUS 0 0x1c4b 1 0 2
	OTG_V_COUNT_STOP_COUNT 0 31
regOTG2_OTG_MANUAL_FLOW_CONTROL 0 0x1c94 1 0 2
	MANUAL_FLOW_CONTROL 0 0
regOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0x1c52 1 0 2
	OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0
regOTG2_OTG_MASTER_EN 0 0x1c5d 1 0 2
	OTG_MASTER_EN 0 0
regOTG2_OTG_MASTER_UPDATE_LOCK 0 0x1c89 2 0 2
	OTG_MASTER_UPDATE_LOCK 0 0
	UPDATE_LOCK_STATUS 8 8
regOTG2_OTG_MASTER_UPDATE_MODE 0 0x1c83 1 0 2
	MASTER_UPDATE_INTERLACED_MODE 0 1
regOTG2_OTG_M_CONST_DTO0 0 0x1c9b 1 0 2
	OTG_M_CONST_DTO_PHASE 0 31
regOTG2_OTG_M_CONST_DTO1 0 0x1c9c 1 0 2
	OTG_M_CONST_DTO_MODULO 0 31
regOTG2_OTG_NOM_VERT_POSITION 0 0x1c4c 1 0 2
	OTG_VERT_COUNT_NOM 0 14
regOTG2_OTG_PIPE_UPDATE_STATUS 0 0x1c9e 4 0 2
	OTG_FLIP_PENDING 0 0
	OTG_DC_REG_UPDATE_PENDING 4 4
	OTG_CURSOR_UPDATE_PENDING 8 8
	OTG_VUPDATE_KEEPOUT_STATUS 16 16
regOTG2_OTG_PIXEL_DATA_READBACK0 0 0x1c47 2 0 2
	OTG_PIXEL_DATA_BLUE_CB 0 15
	OTG_PIXEL_DATA_GREEN_Y 16 31
regOTG2_OTG_PIXEL_DATA_READBACK1 0 0x1c48 1 0 2
	OTG_PIXEL_DATA_RED_CR 0 15
regOTG2_OTG_PSTATE_REGISTER 0 0x1c9f 4 0 2
	OTG_PSTATE_KEEPOUT_START 0 14
	OTG_PSTATE_EXTEND 16 16
	OTG_UNBLANK 20 20
	OTG_PSTATE_ALLOW_WIDTH_MIN 24 31
regOTG2_OTG_REQUEST_CONTROL 0 0x1c9d 1 0 2
	OTG_REQUEST_MODE_FOR_H_DUPLICATE 0 0
regOTG2_OTG_SNAPSHOT_CONTROL 0 0x1c57 1 0 2
	OTG_AUTO_SNAPSHOT_TRIG_SEL 0 1
regOTG2_OTG_SNAPSHOT_FRAME 0 0x1c59 1 0 2
	OTG_SNAPSHOT_FRAME_COUNT 0 23
regOTG2_OTG_SNAPSHOT_POSITION 0 0x1c58 2 0 2
	OTG_SNAPSHOT_VERT_COUNT 0 14
	OTG_SNAPSHOT_HORZ_COUNT 16 30
regOTG2_OTG_SNAPSHOT_STATUS 0 0x1c56 3 0 2
	OTG_SNAPSHOT_OCCURRED 0 0
	OTG_SNAPSHOT_CLEAR 1 1
	OTG_SNAPSHOT_MANUAL_TRIGGER 2 2
regOTG2_OTG_SPARE_REGISTER 0 0x1ca1 1 0 2
	OTG_SPARE_REG 0 31
regOTG2_OTG_STATIC_SCREEN_CONTROL 0 0x1c80 9 0 2
	OTG_STATIC_SCREEN_EVENT_MASK 0 15
	OTG_STATIC_SCREEN_FRAME_COUNT 16 23
	OTG_CPU_SS_INT_ENABLE 24 24
	OTG_SS_STATUS 25 25
	OTG_CPU_SS_INT_STATUS 26 26
	OTG_CPU_SS_INT_CLEAR 27 27
	OTG_CPU_SS_INT_TYPE 28 28
	OTG_STATIC_SCREEN_OVERRIDE 30 30
	OTG_STATIC_SCREEN_OVERRIDE_VALUE 31 31
regOTG2_OTG_STATUS 0 0x1c49 8 0 2
	OTG_V_BLANK 0 0
	OTG_V_ACTIVE_DISP 1 1
	OTG_V_SYNC_A 2 2
	OTG_V_UPDATE 3 3
	OTG_V_BLANK_3D_STRUCTURE 5 5
	OTG_H_BLANK 16 16
	OTG_H_ACTIVE_DISP 17 17
	OTG_H_SYNC_A 18 18
regOTG2_OTG_STATUS_FRAME_COUNT 0 0x1c4d 1 0 2
	OTG_FRAME_COUNT 0 23
regOTG2_OTG_STATUS_HV_COUNT 0 0x1c4f 1 0 2
	OTG_HV_COUNT 0 30
regOTG2_OTG_STATUS_POSITION 0 0x1c4a 3 0 2
	OTG_VERT_COUNT 0 14
	OTG_VERT_LONG_VBLANK 15 15
	OTG_HORZ_COUNT 16 30
regOTG2_OTG_STATUS_VF_COUNT 0 0x1c4e 1 0 2
	OTG_VF_COUNT 0 30
regOTG2_OTG_STEREO_CONTROL 0 0x1c55 8 0 2
	OTG_STEREO_SYNC_OUTPUT_LINE_NUM 0 14
	OTG_STEREO_SYNC_OUTPUT_POLARITY 15 15
	OTG_STEREO_EYE_FLAG_POLARITY 17 17
	OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP 18 18
	OTG_DISABLE_FIELD_NUM 19 19
	OTG_DISABLE_V_BLANK_FOR_DP_FIX 20 20
	OTG_FIELD_NUM_SEL 21 21
	OTG_STEREO_EN 24 24
regOTG2_OTG_STEREO_FORCE_NEXT_EYE 0 0x1c41 1 0 2
	OTG_STEREO_FORCE_NEXT_EYE 0 1
regOTG2_OTG_STEREO_STATUS 0 0x1c54 7 0 2
	OTG_STEREO_CURRENT_EYE 0 0
	OTG_STEREO_SYNC_OUTPUT 8 8
	OTG_STEREO_SYNC_SELECT 16 16
	OTG_STEREO_EYE_FLAG 20 20
	OTG_STEREO_FORCE_NEXT_EYE_PENDING 24 25
	OTG_CURRENT_3D_STRUCTURE_STATE 30 30
	OTG_CURRENT_STEREOSYNC_EN_STATE 31 31
regOTG2_OTG_TRIGA_CNTL 0 0x1c3b 12 0 2
	OTG_TRIGA_SOURCE_SELECT 0 4
	OTG_TRIGA_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGA_POLARITY_SELECT 8 10
	OTG_TRIGA_RESYNC_BYPASS_EN 11 11
	OTG_TRIGA_INPUT_STATUS 12 12
	OTG_TRIGA_POLARITY_STATUS 13 13
	OTG_TRIGA_OCCURRED 14 14
	OTG_TRIGA_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGA_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGA_FREQUENCY_SELECT 20 21
	OTG_TRIGA_DELAY 24 28
	OTG_TRIGA_CLEAR 31 31
regOTG2_OTG_TRIGA_MANUAL_TRIG 0 0x1c3c 1 0 2
	OTG_TRIGA_MANUAL_TRIG 0 0
regOTG2_OTG_TRIGB_CNTL 0 0x1c3d 12 0 2
	OTG_TRIGB_SOURCE_SELECT 0 4
	OTG_TRIGB_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGB_POLARITY_SELECT 8 10
	OTG_TRIGB_RESYNC_BYPASS_EN 11 11
	OTG_TRIGB_INPUT_STATUS 12 12
	OTG_TRIGB_POLARITY_STATUS 13 13
	OTG_TRIGB_OCCURRED 14 14
	OTG_TRIGB_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGB_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGB_FREQUENCY_SELECT 20 21
	OTG_TRIGB_DELAY 24 28
	OTG_TRIGB_CLEAR 31 31
regOTG2_OTG_TRIGB_MANUAL_TRIG 0 0x1c3e 1 0 2
	OTG_TRIGB_MANUAL_TRIG 0 0
regOTG2_OTG_TRIG_MANUAL_CONTROL 0 0x1c93 1 0 2
	TRIG_MANUAL_CONTROL 0 0
regOTG2_OTG_UPDATE_LOCK 0 0x1c5b 1 0 2
	OTG_UPDATE_LOCK 0 0
regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL 0 0x1c60 7 0 2
	OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY 4 4
	OTG_VERTICAL_INTERRUPT0_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT0_STATUS 12 12
	OTG_VERTICAL_INTERRUPT0_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT0_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT0_INT_TYPE 24 24
	OTG_VINTE_STATUS 28 28
regOTG2_OTG_VERTICAL_INTERRUPT0_POSITION 0 0x1c5f 2 0 2
	OTG_VERTICAL_INTERRUPT0_LINE_START 0 14
	OTG_VERTICAL_INTERRUPT0_LINE_END 16 30
regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL 0 0x1c62 5 0 2
	OTG_VERTICAL_INTERRUPT1_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT1_STATUS 12 12
	OTG_VERTICAL_INTERRUPT1_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT1_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT1_INT_TYPE 24 24
regOTG2_OTG_VERTICAL_INTERRUPT1_POSITION 0 0x1c61 1 0 2
	OTG_VERTICAL_INTERRUPT1_LINE_START 0 14
regOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL 0 0x1c64 5 0 2
	OTG_VERTICAL_INTERRUPT2_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT2_STATUS 12 12
	OTG_VERTICAL_INTERRUPT2_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT2_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT2_INT_TYPE 24 24
regOTG2_OTG_VERTICAL_INTERRUPT2_POSITION 0 0x1c63 1 0 2
	OTG_VERTICAL_INTERRUPT2_LINE_START 0 14
regOTG2_OTG_VERT_SYNC_CONTROL 0 0x1c53 3 0 2
	OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED 0 0
	OTG_FORCE_VSYNC_NEXT_LINE_CLEAR 8 8
	OTG_AUTO_FORCE_VSYNC_MODE 16 17
regOTG2_OTG_VREADY_PARAM 0 0x1c87 1 0 2
	VREADY_OFFSET 0 15
regOTG2_OTG_VSTARTUP_PARAM 0 0x1c85 1 0 2
	VSTARTUP_START 0 9
regOTG2_OTG_VSYNC_NOM_INT_STATUS 0 0x1c37 2 0 2
	OTG_VSYNC_NOM 0 0
	OTG_VSYNC_NOM_INT_CLEAR 4 4
regOTG2_OTG_VUPDATE_KEEPOUT 0 0x1c8d 3 0 2
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET 0 15
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET 16 25
	OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN 31 31
regOTG2_OTG_VUPDATE_PARAM 0 0x1c86 2 0 2
	VUPDATE_OFFSET 0 15
	VUPDATE_WIDTH 16 25
regOTG2_OTG_V_BLANK_START_END 0 0x1c38 2 0 2
	OTG_V_BLANK_START 0 14
	OTG_V_BLANK_END 16 30
regOTG2_OTG_V_COUNT_STOP_CONTROL 0 0x1c34 1 0 2
	OTG_V_COUNT_STOP 0 14
regOTG2_OTG_V_COUNT_STOP_CONTROL2 0 0x1c35 1 0 2
	OTG_V_COUNT_STOP_TIMER 0 31
regOTG2_OTG_V_SYNC_A 0 0x1c39 2 0 2
	OTG_V_SYNC_A_START 0 14
	OTG_V_SYNC_A_END 16 30
regOTG2_OTG_V_SYNC_A_CNTL 0 0x1c3a 2 0 2
	OTG_V_SYNC_A_POL 0 0
	OTG_V_SYNC_MODE 8 8
regOTG2_OTG_V_TOTAL 0 0x1c2f 1 0 2
	OTG_V_TOTAL 0 14
regOTG2_OTG_V_TOTAL_CONTROL 0 0x1c33 8 0 2
	OTG_V_TOTAL_MIN_SEL 0 0
	OTG_V_TOTAL_MAX_SEL 1 1
	OTG_VTOTAL_MID_REPLACING_MAX_EN 2 2
	OTG_VTOTAL_MID_REPLACING_MIN_EN 3 3
	OTG_FORCE_LOCK_ON_EVENT 4 4
	OTG_DRR_EVENT_ACTIVE_PERIOD 5 5
	OTG_VTOTAL_MID_FRAME_NUM 8 15
	OTG_SET_V_TOTAL_MIN_MASK 16 31
regOTG2_OTG_V_TOTAL_INT_STATUS 0 0x1c36 4 0 2
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED 0 0
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_INT 4 4
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK 8 8
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_MSK 12 12
regOTG2_OTG_V_TOTAL_MAX 0 0x1c31 1 0 2
	OTG_V_TOTAL_MAX 0 14
regOTG2_OTG_V_TOTAL_MID 0 0x1c32 1 0 2
	OTG_V_TOTAL_MID 0 14
regOTG2_OTG_V_TOTAL_MIN 0 0x1c30 1 0 2
	OTG_V_TOTAL_MIN 0 14
regOTG2_PHYPLL_PIXEL_RATE_CNTL 0 0x8b 2 0 1
	OTG2_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG2_PIXEL_RATE_PLL_SOURCE 4 4
regOTG2_PIXEL_RATE_CNTL 0 0x88 9 0 1
	OTG2_PIXEL_RATE_SOURCE 0 1
	DP_DTO2_ENABLE 4 4
	DP_DTO2_DS_DISABLE 5 5
	DPDTO2_ENABLE_STATUS 7 7
	OTG2_ADD_PIXEL 8 8
	OTG2_DROP_PIXEL 9 9
	PIPE2_DTO_SRC_SEL 12 12
	OTG2_DIO_FIFO_ERROR 14 15
	OTG2_DIO_ERROR_COUNT 16 27
regOTG3_INTERRUPT_DEST 0 0x159 18 0 2
	OTG3_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG3_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG3_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG3_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG3_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG3_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG3_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG3_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG3_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG3_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG3_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG3_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG3_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG3_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG3_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG3_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG3_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG3_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG3_OTG_3D_STRUCTURE_CONTROL 0 0x1d01 6 0 2
	OTG_3D_STRUCTURE_EN 0 0
	OTG_3D_STRUCTURE_V_UPDATE_MODE 8 9
	OTG_3D_STRUCTURE_STEREO_SEL_OVR 12 12
	OTG_3D_STRUCTURE_F_COUNT_RESET 16 16
	OTG_3D_STRUCTURE_F_COUNT_RESET_PENDING 17 17
	OTG_3D_STRUCTURE_F_COUNT 18 19
regOTG3_OTG_CLOCK_CONTROL 0 0x1d04 5 0 2
	OTG_CLOCK_EN 0 0
	OTG_CLOCK_GATE_DIS 1 1
	OTG_SOFT_RESET 4 4
	OTG_CLOCK_ON 8 8
	OTG_BUSY 16 16
regOTG3_OTG_CONTROL 0 0x1cc3 7 0 2
	OTG_MASTER_EN 0 0
	OTG_DISABLE_POINT_CNTL 8 9
	OTG_START_POINT_CNTL 12 12
	OTG_FIELD_NUMBER_CNTL 13 13
	OTG_FIELD_NUMBER_POLARITY 14 14
	OTG_CURRENT_MASTER_EN_STATE 16 16
	OTG_OUT_MUX 20 21
regOTG3_OTG_COUNT_CONTROL 0 0x1cd0 2 0 2
	OTG_HORZ_COUNT_BY2_EN 0 0
	OTG_HORZ_REPETITION_COUNT 1 4
regOTG3_OTG_COUNT_RESET 0 0x1cd1 1 0 2
	OTG_RESET_FRAME_COUNT 0 0
regOTG3_OTG_CRC0_DATA_B 0 0x1ceb 2 0 2
	CRC0_B_CB 0 15
	CRC0_C 16 31
regOTG3_OTG_CRC0_DATA_RG 0 0x1cea 2 0 2
	CRC0_R_CR 0 15
	CRC0_G_Y 16 31
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL 0 0x1ce6 2 0 2
	OTG_CRC0_WINDOWA_X_START 0 14
	OTG_CRC0_WINDOWA_X_END 16 30
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL_READBACK 0 0x1cf8 2 0 2
	OTG_CRC0_WINDOWA_X_START_READBACK 0 14
	OTG_CRC0_WINDOWA_X_END_READBACK 16 30
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL 0 0x1ce7 2 0 2
	OTG_CRC0_WINDOWA_Y_START 0 14
	OTG_CRC0_WINDOWA_Y_END 16 30
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK 0 0x1cf9 2 0 2
	OTG_CRC0_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWA_Y_END_READBACK 16 30
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL 0 0x1ce8 2 0 2
	OTG_CRC0_WINDOWB_X_START 0 14
	OTG_CRC0_WINDOWB_X_END 16 30
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL_READBACK 0 0x1cfa 2 0 2
	OTG_CRC0_WINDOWB_X_START_READBACK 0 14
	OTG_CRC0_WINDOWB_X_END_READBACK 16 30
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL 0 0x1ce9 2 0 2
	OTG_CRC0_WINDOWB_Y_START 0 14
	OTG_CRC0_WINDOWB_Y_END 16 30
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK 0 0x1cfb 2 0 2
	OTG_CRC0_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC0_WINDOWB_Y_END_READBACK 16 30
regOTG3_OTG_CRC1_DATA_B 0 0x1cf1 2 0 2
	CRC1_B_CB 0 15
	CRC1_C 16 31
regOTG3_OTG_CRC1_DATA_RG 0 0x1cf0 2 0 2
	CRC1_R_CR 0 15
	CRC1_G_Y 16 31
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL 0 0x1cec 2 0 2
	OTG_CRC1_WINDOWA_X_START 0 14
	OTG_CRC1_WINDOWA_X_END 16 30
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL_READBACK 0 0x1cfc 2 0 2
	OTG_CRC1_WINDOWA_X_START_READBACK 0 14
	OTG_CRC1_WINDOWA_X_END_READBACK 16 30
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL 0 0x1ced 2 0 2
	OTG_CRC1_WINDOWA_Y_START 0 14
	OTG_CRC1_WINDOWA_Y_END 16 30
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK 0 0x1cfd 2 0 2
	OTG_CRC1_WINDOWA_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWA_Y_END_READBACK 16 30
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL 0 0x1cee 2 0 2
	OTG_CRC1_WINDOWB_X_START 0 14
	OTG_CRC1_WINDOWB_X_END 16 30
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL_READBACK 0 0x1cfe 2 0 2
	OTG_CRC1_WINDOWB_X_START_READBACK 0 14
	OTG_CRC1_WINDOWB_X_END_READBACK 16 30
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL 0 0x1cef 2 0 2
	OTG_CRC1_WINDOWB_Y_START 0 14
	OTG_CRC1_WINDOWB_Y_END 16 30
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK 0 0x1cff 2 0 2
	OTG_CRC1_WINDOWB_Y_START_READBACK 0 14
	OTG_CRC1_WINDOWB_Y_END_READBACK 16 30
regOTG3_OTG_CRC2_DATA_B 0 0x1cf3 2 0 2
	CRC2_B_CB 0 15
	CRC2_C 16 31
regOTG3_OTG_CRC2_DATA_RG 0 0x1cf2 2 0 2
	CRC2_R_CR 0 15
	CRC2_G_Y 16 31
regOTG3_OTG_CRC3_DATA_B 0 0x1cf5 2 0 2
	CRC3_B_CB 0 15
	CRC3_C 16 31
regOTG3_OTG_CRC3_DATA_RG 0 0x1cf4 2 0 2
	CRC3_R_CR 0 15
	CRC3_G_Y 16 31
regOTG3_OTG_CRC_CNTL 0 0x1ce5 16 0 2
	OTG_CRC_EN 0 0
	OTG_CRC_WINDOW_DB_EN 1 1
	OTG_CRC_BLANK_ONLY 3 3
	OTG_CRC_CONT_EN 4 4
	OTG_CRC_CAPTURE_START_SEL 5 6
	OTG_CRC1_EN 7 7
	OTG_CRC_STEREO_MODE 8 9
	OTG_CRC_CONT_MODE 10 10
	OTG_CRC_INTERLACE_MODE 12 13
	OTG_CRC_USE_NEW_AND_REPEATED_PIXELS 19 19
	OTG_CRC0_SELECT 20 22
	OTG_CRC1_SELECT 24 26
	OTG_ONE_SHOT_CRC0_PENDING 28 28
	OTG_ONE_SHOT_CRC1_PENDING 29 29
	OTG_ONE_SHOT_CRC2_PENDING 30 30
	OTG_ONE_SHOT_CRC3_PENDING 31 31
regOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK 0 0x1cf7 2 0 2
	OTG_CRC_SIG_BLUE_MASK 0 15
	OTG_CRC_SIG_CONTROL_MASK 16 31
regOTG3_OTG_CRC_SIG_RED_GREEN_MASK 0 0x1cf6 2 0 2
	OTG_CRC_SIG_RED_MASK 0 15
	OTG_CRC_SIG_GREEN_MASK 16 31
regOTG3_OTG_DLPC_CONTROL 0 0x1cc4 3 0 2
	OTG_RESYNC_MODE 0 0
	OTG_DLPC_SNAPSHOT_LOCATION 16 30
	OTG_DLPC_SNAPSHOT_CURRENT 31 31
regOTG3_OTG_DOUBLE_BUFFER_CONTROL 0 0x1cdc 8 0 2
	OTG_UPDATE_PENDING 0 0
	OTG_DRR_TIMING_DBUF_UPDATE_PENDING 4 4
	OTG_TIMING_DB_UPDATE_PENDING 5 5
	OTG_3D_CTRL_DB_UPDATE_PENDING 6 6
	OTG_3D_STRUCTURE_EN_DB_UPDATE_PENDING 7 7
	OTG_UPDATE_INSTANTLY 8 8
	OTG_VSTARTUP_DB_UPDATE_PENDING 9 9
	OTG_DRR_TIMING_DBUF_UPDATE_MODE 24 25
regOTG3_OTG_DRR_CONTOL2 0 0x1d1a 1 0 2
	OTG_VCOUNT2_LAST_USED_BY_DRR 0 31
regOTG3_OTG_DRR_CONTROL 0 0x1d19 2 0 2
	OTG_DRR_AVERAGE_FRAME 0 1
	OTG_V_TOTAL_LAST_USED_BY_DRR 16 30
regOTG3_OTG_DRR_TIMING_INT_STATUS 0 0x1d15 10 0 2
	OTG_DRR_TIMING_UPDATE_OCCURRED 0 0
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT 4 4
	OTG_DRR_TIMING_UPDATE_OCCURRED_CLEAR 8 8
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_MSK 12 12
	OTG_DRR_TIMING_UPDATE_OCCURRED_INT_TYPE 13 13
	OTG_DRR_V_TOTAL_REACH_OCCURRED 16 16
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT 20 20
	OTG_DRR_V_TOTAL_REACH_OCCURRED_CLEAR 24 24
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_MSK 28 28
	OTG_DRR_V_TOTAL_REACH_OCCURRED_INT_TYPE 29 29
regOTG3_OTG_DRR_TRIGGER_WINDOW 0 0x1d18 2 0 2
	OTG_DRR_TRIGGER_WINDOW_START_X 0 14
	OTG_DRR_TRIGGER_WINDOW_END_X 16 30
regOTG3_OTG_DRR_V_TOTAL_CHANGE 0 0x1d17 1 0 2
	OTG_DRR_V_TOTAL_CHANGE_LIMIT 0 14
regOTG3_OTG_DRR_V_TOTAL_REACH_RANGE 0 0x1d16 2 0 2
	OTG_DRR_V_TOTAL_REACH_LOWER_RANGE 0 14
	OTG_DRR_V_TOTAL_REACH_UPPER_RANGE 16 30
regOTG3_OTG_FLOW_CONTROL 0 0x1cc0 4 0 2
	OTG_FLOW_CONTROL_SOURCE_SELECT 0 4
	OTG_FLOW_CONTROL_POLARITY 8 8
	OTG_FLOW_CONTROL_GRANULARITY 16 16
	OTG_FLOW_CONTROL_INPUT_STATUS 24 24
regOTG3_OTG_FORCE_COUNT_NOW_CNTL 0 0x1cbf 5 0 2
	OTG_FORCE_COUNT_NOW_MODE 0 1
	OTG_FORCE_COUNT_NOW_CHECK 4 4
	OTG_FORCE_COUNT_NOW_TRIG_SEL 8 8
	OTG_FORCE_COUNT_NOW_OCCURRED 16 16
	OTG_FORCE_COUNT_NOW_CLEAR 24 24
regOTG3_OTG_GLOBAL_CONTROL0 0 0x1d0e 3 0 2
	MASTER_UPDATE_LOCK_DB_START_X 0 14
	MASTER_UPDATE_LOCK_DB_END_X 16 30
	MASTER_UPDATE_LOCK_DB_EN 31 31
regOTG3_OTG_GLOBAL_CONTROL1 0 0x1d0f 3 0 2
	MASTER_UPDATE_LOCK_DB_START_Y 0 14
	MASTER_UPDATE_LOCK_DB_END_Y 16 30
	MASTER_UPDATE_LOCK_VCOUNT_MODE 31 31
regOTG3_OTG_GLOBAL_CONTROL2 0 0x1d10 5 0 2
	GLOBAL_UPDATE_LOCK_EN 10 10
	MANUAL_FLOW_CONTROL_SEL 16 18
	OTG_MASTER_UPDATE_LOCK_SEL 25 27
	OTG_VUPDATE_BLOCK_DISABLE 30 30
	DCCG_VUPDATE_MODE 31 31
regOTG3_OTG_GLOBAL_CONTROL3 0 0x1d11 4 0 2
	MASTER_UPDATE_LOCK_DB_FIELD 0 1
	MASTER_UPDATE_LOCK_DB_STEREO_SEL 4 5
	DIG_UPDATE_FIELD_SEL 16 17
	DIG_UPDATE_EYE_SEL 20 21
regOTG3_OTG_GLOBAL_CONTROL4 0 0x1d12 3 0 2
	DIG_UPDATE_POSITION_X 0 14
	DIG_UPDATE_POSITION_Y 16 30
	DIG_UPDATE_VCOUNT_MODE 31 31
regOTG3_OTG_GLOBAL_SYNC_STATUS 0 0x1d08 25 0 2
	VSTARTUP_INT_EN 0 0
	VSTARTUP_INT_TYPE 1 1
	VSTARTUP_EVENT_OCCURRED 2 2
	VSTARTUP_INT_STATUS 3 3
	VSTARTUP_EVENT_CLEAR 4 4
	VUPDATE_INT_EN 5 5
	VUPDATE_INT_TYPE 6 6
	VUPDATE_INT_POSITION_SEL 7 7
	VUPDATE_EVENT_OCCURRED 8 8
	VUPDATE_INT_STATUS 9 9
	VUPDATE_EVENT_CLEAR 10 10
	VUPDATE_STATUS 11 11
	VUPDATE_NO_LOCK_INT_EN 12 12
	VUPDATE_NO_LOCK_INT_TYPE 13 13
	VUPDATE_NO_LOCK_EVENT_OCCURRED 14 14
	VUPDATE_NO_LOCK_INT_STATUS 15 15
	VUPDATE_NO_LOCK_EVENT_CLEAR 16 16
	VUPDATE_NO_LOCK_STATUS 17 17
	VREADY_INT_EN 18 18
	VREADY_INT_TYPE 19 19
	VREADY_EVENT_OCCURRED 20 20
	VREADY_INT_STATUS 21 21
	VREADY_EVENT_CLEAR 22 22
	STEREO_SELECT_STATUS 24 24
	FIELD_NUMBER_STATUS 25 25
regOTG3_OTG_GSL_CONTROL 0 0x1d0a 9 0 2
	OTG_GSL0_EN 0 0
	OTG_GSL1_EN 1 1
	OTG_GSL2_EN 2 2
	OTG_GSL_MASTER_EN 3 3
	OTG_GSL_MASTER_MODE 4 5
	OTG_GSL_CHECK_DELAY 8 11
	OTG_GSL_FORCE_DELAY 16 20
	OTG_GSL_CHECK_ALL_FIELDS 28 28
	OTG_MASTER_UPDATE_LOCK_GSL_EN 31 31
regOTG3_OTG_GSL_VSYNC_GAP 0 0x1d02 8 0 2
	OTG_GSL_VSYNC_GAP_LIMIT 0 7
	OTG_GSL_VSYNC_GAP_DELAY 8 15
	OTG_GSL_VSYNC_GAP_SOURCE_SEL 16 16
	OTG_GSL_VSYNC_GAP_MODE 17 18
	OTG_GSL_VSYNC_GAP_CLEAR 19 19
	OTG_GSL_VSYNC_GAP_OCCURRED 20 20
	OTG_GSL_VSYNC_GAP_MASTER_FASTER 23 23
	OTG_GSL_VSYNC_GAP 24 31
regOTG3_OTG_GSL_WINDOW_X 0 0x1d0b 2 0 2
	OTG_GSL_WINDOW_START_X 0 14
	OTG_GSL_WINDOW_END_X 16 30
regOTG3_OTG_GSL_WINDOW_Y 0 0x1d0c 2 0 2
	OTG_GSL_WINDOW_START_Y 0 14
	OTG_GSL_WINDOW_END_Y 16 30
regOTG3_OTG_H_BLANK_START_END 0 0x1cab 2 0 2
	OTG_H_BLANK_START 0 14
	OTG_H_BLANK_END 16 30
regOTG3_OTG_H_SYNC_A 0 0x1cac 2 0 2
	OTG_H_SYNC_A_START 0 14
	OTG_H_SYNC_A_END 16 30
regOTG3_OTG_H_SYNC_A_CNTL 0 0x1cad 3 0 2
	OTG_H_SYNC_A_POL 0 0
	OTG_COMP_SYNC_A_EN 16 16
	OTG_H_SYNC_A_CUTOFF 17 17
regOTG3_OTG_H_TIMING_CNTL 0 0x1cae 3 0 2
	OTG_H_TIMING_DIV_MODE 0 1
	OTG_H_TIMING_DIV_MODE_MANUAL 8 8
	OTG_H_TIMING_DIV_MODE_CURR 16 17
regOTG3_OTG_H_TOTAL 0 0x1caa 1 0 2
	OTG_H_TOTAL 0 14
regOTG3_OTG_INTERLACE_CONTROL 0 0x1cc5 2 0 2
	OTG_INTERLACE_ENABLE 0 0
	OTG_INTERLACE_FORCE_NEXT_FIELD 16 17
regOTG3_OTG_INTERLACE_STATUS 0 0x1cc6 2 0 2
	OTG_INTERLACE_CURRENT_FIELD 0 0
	OTG_INTERLACE_NEXT_FIELD 1 1
regOTG3_OTG_INTERRUPT_CONTROL 0 0x1cda 14 0 2
	OTG_SNAPSHOT_INT_MSK 0 0
	OTG_SNAPSHOT_INT_TYPE 1 1
	OTG_FORCE_COUNT_NOW_INT_MSK 8 8
	OTG_FORCE_COUNT_NOW_INT_TYPE 9 9
	OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK 16 16
	OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE 17 17
	OTG_TRIGA_INT_MSK 24 24
	OTG_TRIGB_INT_MSK 25 25
	OTG_TRIGA_INT_TYPE 26 26
	OTG_TRIGB_INT_TYPE 27 27
	OTG_VSYNC_NOM_INT_MSK 28 28
	OTG_VSYNC_NOM_INT_TYPE 29 29
	OTG_GSL_VSYNC_GAP_INT_MSK 30 30
	OTG_GSL_VSYNC_GAP_INT_TYPE 31 31
regOTG3_OTG_LONG_VBLANK_STATUS 0 0x1ccb 1 0 2
	OTG_V_COUNT_STOP_COUNT 0 31
regOTG3_OTG_MANUAL_FLOW_CONTROL 0 0x1d14 1 0 2
	MANUAL_FLOW_CONTROL 0 0
regOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0x1cd2 1 0 2
	OTG_MANUAL_FORCE_VSYNC_NEXT_LINE 0 0
regOTG3_OTG_MASTER_EN 0 0x1cdd 1 0 2
	OTG_MASTER_EN 0 0
regOTG3_OTG_MASTER_UPDATE_LOCK 0 0x1d09 2 0 2
	OTG_MASTER_UPDATE_LOCK 0 0
	UPDATE_LOCK_STATUS 8 8
regOTG3_OTG_MASTER_UPDATE_MODE 0 0x1d03 1 0 2
	MASTER_UPDATE_INTERLACED_MODE 0 1
regOTG3_OTG_M_CONST_DTO0 0 0x1d1b 1 0 2
	OTG_M_CONST_DTO_PHASE 0 31
regOTG3_OTG_M_CONST_DTO1 0 0x1d1c 1 0 2
	OTG_M_CONST_DTO_MODULO 0 31
regOTG3_OTG_NOM_VERT_POSITION 0 0x1ccc 1 0 2
	OTG_VERT_COUNT_NOM 0 14
regOTG3_OTG_PIPE_UPDATE_STATUS 0 0x1d1e 4 0 2
	OTG_FLIP_PENDING 0 0
	OTG_DC_REG_UPDATE_PENDING 4 4
	OTG_CURSOR_UPDATE_PENDING 8 8
	OTG_VUPDATE_KEEPOUT_STATUS 16 16
regOTG3_OTG_PIXEL_DATA_READBACK0 0 0x1cc7 2 0 2
	OTG_PIXEL_DATA_BLUE_CB 0 15
	OTG_PIXEL_DATA_GREEN_Y 16 31
regOTG3_OTG_PIXEL_DATA_READBACK1 0 0x1cc8 1 0 2
	OTG_PIXEL_DATA_RED_CR 0 15
regOTG3_OTG_PSTATE_REGISTER 0 0x1d1f 4 0 2
	OTG_PSTATE_KEEPOUT_START 0 14
	OTG_PSTATE_EXTEND 16 16
	OTG_UNBLANK 20 20
	OTG_PSTATE_ALLOW_WIDTH_MIN 24 31
regOTG3_OTG_REQUEST_CONTROL 0 0x1d1d 1 0 2
	OTG_REQUEST_MODE_FOR_H_DUPLICATE 0 0
regOTG3_OTG_SNAPSHOT_CONTROL 0 0x1cd7 1 0 2
	OTG_AUTO_SNAPSHOT_TRIG_SEL 0 1
regOTG3_OTG_SNAPSHOT_FRAME 0 0x1cd9 1 0 2
	OTG_SNAPSHOT_FRAME_COUNT 0 23
regOTG3_OTG_SNAPSHOT_POSITION 0 0x1cd8 2 0 2
	OTG_SNAPSHOT_VERT_COUNT 0 14
	OTG_SNAPSHOT_HORZ_COUNT 16 30
regOTG3_OTG_SNAPSHOT_STATUS 0 0x1cd6 3 0 2
	OTG_SNAPSHOT_OCCURRED 0 0
	OTG_SNAPSHOT_CLEAR 1 1
	OTG_SNAPSHOT_MANUAL_TRIGGER 2 2
regOTG3_OTG_SPARE_REGISTER 0 0x1d21 1 0 2
	OTG_SPARE_REG 0 31
regOTG3_OTG_STATIC_SCREEN_CONTROL 0 0x1d00 9 0 2
	OTG_STATIC_SCREEN_EVENT_MASK 0 15
	OTG_STATIC_SCREEN_FRAME_COUNT 16 23
	OTG_CPU_SS_INT_ENABLE 24 24
	OTG_SS_STATUS 25 25
	OTG_CPU_SS_INT_STATUS 26 26
	OTG_CPU_SS_INT_CLEAR 27 27
	OTG_CPU_SS_INT_TYPE 28 28
	OTG_STATIC_SCREEN_OVERRIDE 30 30
	OTG_STATIC_SCREEN_OVERRIDE_VALUE 31 31
regOTG3_OTG_STATUS 0 0x1cc9 8 0 2
	OTG_V_BLANK 0 0
	OTG_V_ACTIVE_DISP 1 1
	OTG_V_SYNC_A 2 2
	OTG_V_UPDATE 3 3
	OTG_V_BLANK_3D_STRUCTURE 5 5
	OTG_H_BLANK 16 16
	OTG_H_ACTIVE_DISP 17 17
	OTG_H_SYNC_A 18 18
regOTG3_OTG_STATUS_FRAME_COUNT 0 0x1ccd 1 0 2
	OTG_FRAME_COUNT 0 23
regOTG3_OTG_STATUS_HV_COUNT 0 0x1ccf 1 0 2
	OTG_HV_COUNT 0 30
regOTG3_OTG_STATUS_POSITION 0 0x1cca 3 0 2
	OTG_VERT_COUNT 0 14
	OTG_VERT_LONG_VBLANK 15 15
	OTG_HORZ_COUNT 16 30
regOTG3_OTG_STATUS_VF_COUNT 0 0x1cce 1 0 2
	OTG_VF_COUNT 0 30
regOTG3_OTG_STEREO_CONTROL 0 0x1cd5 8 0 2
	OTG_STEREO_SYNC_OUTPUT_LINE_NUM 0 14
	OTG_STEREO_SYNC_OUTPUT_POLARITY 15 15
	OTG_STEREO_EYE_FLAG_POLARITY 17 17
	OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP 18 18
	OTG_DISABLE_FIELD_NUM 19 19
	OTG_DISABLE_V_BLANK_FOR_DP_FIX 20 20
	OTG_FIELD_NUM_SEL 21 21
	OTG_STEREO_EN 24 24
regOTG3_OTG_STEREO_FORCE_NEXT_EYE 0 0x1cc1 1 0 2
	OTG_STEREO_FORCE_NEXT_EYE 0 1
regOTG3_OTG_STEREO_STATUS 0 0x1cd4 7 0 2
	OTG_STEREO_CURRENT_EYE 0 0
	OTG_STEREO_SYNC_OUTPUT 8 8
	OTG_STEREO_SYNC_SELECT 16 16
	OTG_STEREO_EYE_FLAG 20 20
	OTG_STEREO_FORCE_NEXT_EYE_PENDING 24 25
	OTG_CURRENT_3D_STRUCTURE_STATE 30 30
	OTG_CURRENT_STEREOSYNC_EN_STATE 31 31
regOTG3_OTG_TRIGA_CNTL 0 0x1cbb 12 0 2
	OTG_TRIGA_SOURCE_SELECT 0 4
	OTG_TRIGA_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGA_POLARITY_SELECT 8 10
	OTG_TRIGA_RESYNC_BYPASS_EN 11 11
	OTG_TRIGA_INPUT_STATUS 12 12
	OTG_TRIGA_POLARITY_STATUS 13 13
	OTG_TRIGA_OCCURRED 14 14
	OTG_TRIGA_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGA_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGA_FREQUENCY_SELECT 20 21
	OTG_TRIGA_DELAY 24 28
	OTG_TRIGA_CLEAR 31 31
regOTG3_OTG_TRIGA_MANUAL_TRIG 0 0x1cbc 1 0 2
	OTG_TRIGA_MANUAL_TRIG 0 0
regOTG3_OTG_TRIGB_CNTL 0 0x1cbd 12 0 2
	OTG_TRIGB_SOURCE_SELECT 0 4
	OTG_TRIGB_SOURCE_PIPE_SELECT 5 7
	OTG_TRIGB_POLARITY_SELECT 8 10
	OTG_TRIGB_RESYNC_BYPASS_EN 11 11
	OTG_TRIGB_INPUT_STATUS 12 12
	OTG_TRIGB_POLARITY_STATUS 13 13
	OTG_TRIGB_OCCURRED 14 14
	OTG_TRIGB_RISING_EDGE_DETECT_CNTL 16 17
	OTG_TRIGB_FALLING_EDGE_DETECT_CNTL 18 19
	OTG_TRIGB_FREQUENCY_SELECT 20 21
	OTG_TRIGB_DELAY 24 28
	OTG_TRIGB_CLEAR 31 31
regOTG3_OTG_TRIGB_MANUAL_TRIG 0 0x1cbe 1 0 2
	OTG_TRIGB_MANUAL_TRIG 0 0
regOTG3_OTG_TRIG_MANUAL_CONTROL 0 0x1d13 1 0 2
	TRIG_MANUAL_CONTROL 0 0
regOTG3_OTG_UPDATE_LOCK 0 0x1cdb 1 0 2
	OTG_UPDATE_LOCK 0 0
regOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL 0 0x1ce0 7 0 2
	OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY 4 4
	OTG_VERTICAL_INTERRUPT0_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT0_STATUS 12 12
	OTG_VERTICAL_INTERRUPT0_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT0_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT0_INT_TYPE 24 24
	OTG_VINTE_STATUS 28 28
regOTG3_OTG_VERTICAL_INTERRUPT0_POSITION 0 0x1cdf 2 0 2
	OTG_VERTICAL_INTERRUPT0_LINE_START 0 14
	OTG_VERTICAL_INTERRUPT0_LINE_END 16 30
regOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL 0 0x1ce2 5 0 2
	OTG_VERTICAL_INTERRUPT1_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT1_STATUS 12 12
	OTG_VERTICAL_INTERRUPT1_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT1_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT1_INT_TYPE 24 24
regOTG3_OTG_VERTICAL_INTERRUPT1_POSITION 0 0x1ce1 1 0 2
	OTG_VERTICAL_INTERRUPT1_LINE_START 0 14
regOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL 0 0x1ce4 5 0 2
	OTG_VERTICAL_INTERRUPT2_INT_ENABLE 8 8
	OTG_VERTICAL_INTERRUPT2_STATUS 12 12
	OTG_VERTICAL_INTERRUPT2_INT_STATUS 16 16
	OTG_VERTICAL_INTERRUPT2_CLEAR 20 20
	OTG_VERTICAL_INTERRUPT2_INT_TYPE 24 24
regOTG3_OTG_VERTICAL_INTERRUPT2_POSITION 0 0x1ce3 1 0 2
	OTG_VERTICAL_INTERRUPT2_LINE_START 0 14
regOTG3_OTG_VERT_SYNC_CONTROL 0 0x1cd3 3 0 2
	OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED 0 0
	OTG_FORCE_VSYNC_NEXT_LINE_CLEAR 8 8
	OTG_AUTO_FORCE_VSYNC_MODE 16 17
regOTG3_OTG_VREADY_PARAM 0 0x1d07 1 0 2
	VREADY_OFFSET 0 15
regOTG3_OTG_VSTARTUP_PARAM 0 0x1d05 1 0 2
	VSTARTUP_START 0 9
regOTG3_OTG_VSYNC_NOM_INT_STATUS 0 0x1cb7 2 0 2
	OTG_VSYNC_NOM 0 0
	OTG_VSYNC_NOM_INT_CLEAR 4 4
regOTG3_OTG_VUPDATE_KEEPOUT 0 0x1d0d 3 0 2
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET 0 15
	MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET 16 25
	OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN 31 31
regOTG3_OTG_VUPDATE_PARAM 0 0x1d06 2 0 2
	VUPDATE_OFFSET 0 15
	VUPDATE_WIDTH 16 25
regOTG3_OTG_V_BLANK_START_END 0 0x1cb8 2 0 2
	OTG_V_BLANK_START 0 14
	OTG_V_BLANK_END 16 30
regOTG3_OTG_V_COUNT_STOP_CONTROL 0 0x1cb4 1 0 2
	OTG_V_COUNT_STOP 0 14
regOTG3_OTG_V_COUNT_STOP_CONTROL2 0 0x1cb5 1 0 2
	OTG_V_COUNT_STOP_TIMER 0 31
regOTG3_OTG_V_SYNC_A 0 0x1cb9 2 0 2
	OTG_V_SYNC_A_START 0 14
	OTG_V_SYNC_A_END 16 30
regOTG3_OTG_V_SYNC_A_CNTL 0 0x1cba 2 0 2
	OTG_V_SYNC_A_POL 0 0
	OTG_V_SYNC_MODE 8 8
regOTG3_OTG_V_TOTAL 0 0x1caf 1 0 2
	OTG_V_TOTAL 0 14
regOTG3_OTG_V_TOTAL_CONTROL 0 0x1cb3 8 0 2
	OTG_V_TOTAL_MIN_SEL 0 0
	OTG_V_TOTAL_MAX_SEL 1 1
	OTG_VTOTAL_MID_REPLACING_MAX_EN 2 2
	OTG_VTOTAL_MID_REPLACING_MIN_EN 3 3
	OTG_FORCE_LOCK_ON_EVENT 4 4
	OTG_DRR_EVENT_ACTIVE_PERIOD 5 5
	OTG_VTOTAL_MID_FRAME_NUM 8 15
	OTG_SET_V_TOTAL_MIN_MASK 16 31
regOTG3_OTG_V_TOTAL_INT_STATUS 0 0x1cb6 4 0 2
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED 0 0
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_INT 4 4
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK 8 8
	OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_MSK 12 12
regOTG3_OTG_V_TOTAL_MAX 0 0x1cb1 1 0 2
	OTG_V_TOTAL_MAX 0 14
regOTG3_OTG_V_TOTAL_MID 0 0x1cb2 1 0 2
	OTG_V_TOTAL_MID 0 14
regOTG3_OTG_V_TOTAL_MIN 0 0x1cb0 1 0 2
	OTG_V_TOTAL_MIN 0 14
regOTG3_PHYPLL_PIXEL_RATE_CNTL 0 0x8f 2 0 1
	OTG3_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG3_PIXEL_RATE_PLL_SOURCE 4 4
regOTG3_PIXEL_RATE_CNTL 0 0x8c 9 0 1
	OTG3_PIXEL_RATE_SOURCE 0 1
	DP_DTO3_ENABLE 4 4
	DP_DTO3_DS_DISABLE 5 5
	DPDTO3_ENABLE_STATUS 7 7
	OTG3_ADD_PIXEL 8 8
	OTG3_DROP_PIXEL 9 9
	PIPE3_DTO_SRC_SEL 12 12
	OTG3_DIO_FIFO_ERROR 14 15
	OTG3_DIO_ERROR_COUNT 16 27
regOTG4_INTERRUPT_DEST 0 0x15a 18 0 2
	OTG4_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG4_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG4_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG4_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG4_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG4_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG4_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG4_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG4_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG4_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG4_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG4_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG4_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG4_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG4_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG4_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG4_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG4_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG4_PHYPLL_PIXEL_RATE_CNTL 0 0x93 2 0 1
	OTG4_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG4_PIXEL_RATE_PLL_SOURCE 4 4
regOTG4_PIXEL_RATE_CNTL 0 0x90 9 0 1
	OTG4_PIXEL_RATE_SOURCE 0 1
	DP_DTO4_ENABLE 4 4
	DP_DTO4_DS_DISABLE 5 5
	DPDTO4_ENABLE_STATUS 7 7
	OTG4_ADD_PIXEL 8 8
	OTG4_DROP_PIXEL 9 9
	PIPE4_DTO_SRC_SEL 12 12
	OTG4_DIO_FIFO_ERROR 14 15
	OTG4_DIO_ERROR_COUNT 16 27
regOTG5_INTERRUPT_DEST 0 0x15b 18 0 2
	OTG5_IHC_CPU_SS_INTERRUPT_DEST 0 0
	OTG5_IHC_DRR_TIMING_INTERRUPT_DEST 1 1
	OTG5_IHC_V_UPDATE_INTERRUPT_DEST 2 2
	OTG5_IHC_SNAPSHOT_INTERRUPT_DEST 3 3
	OTG5_IHC_OTG_FORCE_COUNT_NOW_INTERRUPT_DEST 4 4
	OTG5_IHC_FORCE_VSYNC_NEXT_LINE_INTERRUPT_DEST 5 5
	OTG5_IHC_OTG_TRIGA_INTERRUPT_DEST 6 6
	OTG5_IHC_OTG_TRIGB_INTERRUPT_DEST 7 7
	OTG5_IHC_GSL_VSYNC_GAP_INTERRUPT_DEST 8 8
	OTG5_IHC_OTG_VERTICAL_INTERRUPT0_DEST 9 9
	OTG5_IHC_OTG_VERTICAL_INTERRUPT1_DEST 10 10
	OTG5_IHC_OTG_VERTICAL_INTERRUPT2_DEST 11 11
	OTG5_IHC_SET_V_TOTAL_MIN_EVENT_OCCURED_INTERRUPT_DEST 15 15
	OTG5_IHC_VSTARTUP_INTERRUPT_DEST 16 16
	OTG5_IHC_VREADY_INTERRUPT_DEST 17 17
	OTG5_IHC_VSYNC_NOM_INTERRUPT_DEST 18 18
	OTG5_IHC_V_UPDATE_NO_LOCK_INTERRUPT_DEST 19 19
	OTG5_DRR_V_TOTAL_REACH_INTERRUPT_DEST 20 20
regOTG5_PHYPLL_PIXEL_RATE_CNTL 0 0x97 2 0 1
	OTG5_PHYPLL_PIXEL_RATE_SOURCE 0 2
	OTG5_PIXEL_RATE_PLL_SOURCE 4 4
regOTG5_PIXEL_RATE_CNTL 0 0x94 9 0 1
	OTG5_PIXEL_RATE_SOURCE 0 1
	DP_DTO5_ENABLE 4 4
	DP_DTO5_DS_DISABLE 5 5
	DPDTO5_ENABLE_STATUS 7 7
	OTG5_ADD_PIXEL 8 8
	OTG5_DROP_PIXEL 9 9
	PIPE5_DTO_SRC_SEL 12 12
	OTG5_DIO_FIFO_ERROR 14 15
	OTG5_DIO_ERROR_COUNT 16 27
regOTG_PIXEL_RATE_DIV 0 0x6f 8 0 1
	OTG0_TMDS_PIXEL_RATE_DIV 0 0
	DPDTO0_INT 1 4
	OTG1_TMDS_PIXEL_RATE_DIV 5 5
	DPDTO1_INT 6 9
	OTG2_TMDS_PIXEL_RATE_DIV 10 10
	DPDTO2_INT 11 14
	OTG3_TMDS_PIXEL_RATE_DIV 15 15
	DPDTO3_INT 16 19
regOUTPUT_PAYLOAD_CAPABILITY 0 0x4b7001 1 0 3
	OUTPUT_PAYLOAD_CAPABILITY 0 15
regOUTPUT_STREAM_PAYLOAD_CAPABILITY 0 0x4b7006 1 0 3
	OUTSTRMPAY 0 15
regPANEL_PWRSEQ_CNTL 0 0x2f14 11 0 2
	PANEL_PWRSEQ_EN 0 0
	PANEL_PWRSEQ_TARGET_STATE 4 4
	PANEL_SYNCEN 8 8
	PANEL_SYNCEN_OVRD 9 9
	PANEL_SYNCEN_POL 10 10
	PANEL_DIGON 16 16
	PANEL_DIGON_OVRD 17 17
	PANEL_DIGON_POL 18 18
	PANEL_BLON 24 24
	PANEL_BLON_OVRD 25 25
	PANEL_BLON_POL 26 26
regPANEL_PWRSEQ_DELAY1 0 0x2f16 4 0 2
	PANEL_PWRUP_DELAY1 0 7
	PANEL_PWRUP_DELAY2 8 15
	PANEL_PWRDN_DELAY1 16 23
	PANEL_PWRDN_DELAY2 24 31
regPANEL_PWRSEQ_DELAY2 0 0x2f17 4 0 2
	PANEL_PWRDN_MIN_LENGTH 0 7
	PANEL_PWRUP_DELAY3 8 15
	PANEL_PWRDN_DELAY3 16 23
	PANEL_VARY_BL_OVERRIDE_EN 24 24
regPANEL_PWRSEQ_REF_DIV1 0 0x2f18 2 0 2
	PANEL_PWRSEQ_REF_DIV 0 11
	BL_PWM_REF_DIV 16 31
regPANEL_PWRSEQ_REF_DIV2 0 0x2f1d 3 0 2
	XTAL_REF_DIV 0 6
	MICROSECOND_TIME_BASE_DIV 8 14
	XTAL_REF_START_ON_VARY_BL_ACTIVE 16 16
regPANEL_PWRSEQ_STATE 0 0x2f15 6 0 2
	PANEL_PWRSEQ_TARGET_STATE_R 0 0
	PANEL_PWRSEQ_DIGON 1 1
	PANEL_PWRSEQ_SYNCEN 2 2
	PANEL_PWRSEQ_BLON 3 3
	PANEL_PWRSEQ_DONE 4 4
	PANEL_PWRSEQ_STATE 8 11
regPHYASYMCLK_CLOCK_CNTL 0 0x52 2 0 2
	PHYASYMCLK_EN 0 0
	PHYASYMCLK_SRC_SEL 4 5
regPHYBSYMCLK_CLOCK_CNTL 0 0x53 2 0 2
	PHYBSYMCLK_EN 0 0
	PHYBSYMCLK_SRC_SEL 4 5
regPHYCSYMCLK_CLOCK_CNTL 0 0x54 2 0 2
	PHYCSYMCLK_EN 0 0
	PHYCSYMCLK_SRC_SEL 4 5
regPHYDSYMCLK_CLOCK_CNTL 0 0x55 2 0 2
	PHYDSYMCLK_EN 0 0
	PHYDSYMCLK_SRC_SEL 4 5
regPHYESYMCLK_CLOCK_CNTL 0 0x56 2 0 2
	PHYESYMCLK_EN 0 0
	PHYESYMCLK_SRC_SEL 4 5
regPHYFSYMCLK_CLOCK_CNTL 0 0x57 2 0 2
	PHYFSYMCLK_EN 0 0
	PHYFSYMCLK_SRC_SEL 4 5
regPHYGSYMCLK_CLOCK_CNTL 0 0x58 2 0 2
	PHYGSYMCLK_EN 0 0
	PHYGSYMCLK_SRC_SEL 4 5
regPHYPLLA_PIXCLK_RESYNC_CNTL 0 0x40 4 0 1
	PHYPLLA_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLA_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLA_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLA_PIXCLK_ENABLE 8 8
regPHYPLLB_PIXCLK_RESYNC_CNTL 0 0x41 4 0 1
	PHYPLLB_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLB_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLB_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLB_PIXCLK_ENABLE 8 8
regPHYPLLC_PIXCLK_RESYNC_CNTL 0 0x42 4 0 1
	PHYPLLC_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLC_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLC_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLC_PIXCLK_ENABLE 8 8
regPHYPLLD_PIXCLK_RESYNC_CNTL 0 0x43 4 0 1
	PHYPLLD_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLD_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLD_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLD_PIXCLK_ENABLE 8 8
regPHYPLLE_PIXCLK_RESYNC_CNTL 0 0x4c 4 0 1
	PHYPLLE_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLE_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLE_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLE_PIXCLK_ENABLE 8 8
regPHYPLLF_PIXCLK_RESYNC_CNTL 0 0x7e 4 0 1
	PHYPLLF_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLF_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLF_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLF_PIXCLK_ENABLE 8 8
regPHYPLLG_PIXCLK_RESYNC_CNTL 0 0x5f 4 0 1
	PHYPLLG_PIXCLK_RESYNC_ENABLE 0 0
	PHYPLLG_DEEP_COLOR_DTO_ENABLE_STATUS 1 1
	PHYPLLG_DCCG_DEEP_COLOR_CNTL 4 5
	PHYPLLG_PIXCLK_ENABLE 8 8
regPHY_AUX_CNTL 0 0x28ff 7 0 2
	AUX_PAD_WAKE 9 9
	AUX1_PAD_RXSEL 10 11
	AUX2_PAD_RXSEL 12 13
	AUX3_PAD_RXSEL 14 15
	AUX4_PAD_RXSEL 16 17
	AUX5_PAD_RXSEL 18 19
	AUX6_PAD_RXSEL 20 21
regPHY_MUX0_PHY_MUX_CONTROL 0 0x179a 3 0 2
	ENC_TYPE_SEL 0 1
	HPO_HDMI_ENC_SEL 4 6
	HPO_DP_ENC_SEL 8 10
regPHY_MUX0_PORT_TYPE 0 0x179b 1 0 2
	PORT_TYPE 0 0
regPHY_MUX1_PHY_MUX_CONTROL 0 0x179d 3 0 2
	ENC_TYPE_SEL 0 1
	HPO_HDMI_ENC_SEL 4 6
	HPO_DP_ENC_SEL 8 10
regPHY_MUX1_PORT_TYPE 0 0x179e 1 0 2
	PORT_TYPE 0 0
regPHY_MUX2_PHY_MUX_CONTROL 0 0x17a0 3 0 2
	ENC_TYPE_SEL 0 1
	HPO_HDMI_ENC_SEL 4 6
	HPO_DP_ENC_SEL 8 10
regPHY_MUX2_PORT_TYPE 0 0x17a1 1 0 2
	PORT_TYPE 0 0
regPHY_MUX3_PHY_MUX_CONTROL 0 0x17a3 3 0 2
	ENC_TYPE_SEL 0 1
	HPO_HDMI_ENC_SEL 4 6
	HPO_DP_ENC_SEL 8 10
regPHY_MUX3_PORT_TYPE 0 0x17a4 1 0 2
	PORT_TYPE 0 0
regPIXCLK0_RESYNC_CNTL 0 0x7a 2 0 1
	PIXCLK0_RESYNC_ENABLE 0 0
	DCCG_DEEP_COLOR_CNTL0 4 5
regPIXCLK1_RESYNC_CNTL 0 0x78 2 0 1
	PIXCLK1_RESYNC_ENABLE 0 0
	DCCG_DEEP_COLOR_CNTL1 4 5
regPIXCLK2_RESYNC_CNTL 0 0x79 2 0 1
	PIXCLK2_RESYNC_ENABLE 0 0
	DCCG_DEEP_COLOR_CNTL2 4 5
regPWRSEQ_DBG_SEL 0 0x2f20 2 0 2
	PWRSEQ_DBG_DATA_SEL 0 2
	PWRSEQ_DBG_CLK_SEL 3 3
regPWRSEQ_SPARE 0 0x2f21 1 0 2
	PWRSEQ_SPARE 0 31
regRBBMIF_INT_STATUS 0 0x182 5 0 2
	RBBMIF_TIMEOUT_ADDR 2 17
	RBBMIF_TIMEOUT_OP 28 28
	RBBMIF_TIMEOUT_RDWR_STATUS 29 29
	RBBMIF_TIMEOUT_ACK 30 30
	RBBMIF_TIMEOUT_MASK 31 31
regRBBMIF_STATUS 0 0x180 1 0 2
	RBBMIF_TIMEOUT_CLIENTS_DEC 0 31
regRBBMIF_STATUS_2 0 0x181 1 0 2
	RBBMIF_TIMEOUT_CLIENTS_DEC_2 0 7
regRBBMIF_STATUS_FLAG 0 0x185 7 0 2
	RBBMIF_STATE 0 1
	RBBMIF_READ_TIMEOUT 4 4
	RBBMIF_FIFO_EMPTY 5 5
	RBBMIF_FIFO_FULL 6 6
	RBBMIF_INVALID_ACCESS_FLAG 8 8
	RBBMIF_INVALID_ACCESS_TYPE 9 11
	RBBMIF_INVALID_ACCESS_ADDR 16 31
regRBBMIF_TIMEOUT 0 0x17f 2 0 2
	RBBMIF_TIMEOUT_DELAY 0 19
	RBBMIF_TIMEOUT_TO_REQ_HOLD 20 31
regRBBMIF_TIMEOUT_DIS 0 0x183 32 0 2
	CLIENT0_TIMEOUT_DIS 0 0
	CLIENT1_TIMEOUT_DIS 1 1
	CLIENT2_TIMEOUT_DIS 2 2
	CLIENT3_TIMEOUT_DIS 3 3
	CLIENT4_TIMEOUT_DIS 4 4
	CLIENT5_TIMEOUT_DIS 5 5
	CLIENT6_TIMEOUT_DIS 6 6
	CLIENT7_TIMEOUT_DIS 7 7
	CLIENT8_TIMEOUT_DIS 8 8
	CLIENT9_TIMEOUT_DIS 9 9
	CLIENT10_TIMEOUT_DIS 10 10
	CLIENT11_TIMEOUT_DIS 11 11
	CLIENT12_TIMEOUT_DIS 12 12
	CLIENT13_TIMEOUT_DIS 13 13
	CLIENT14_TIMEOUT_DIS 14 14
	CLIENT15_TIMEOUT_DIS 15 15
	CLIENT16_TIMEOUT_DIS 16 16
	CLIENT17_TIMEOUT_DIS 17 17
	CLIENT18_TIMEOUT_DIS 18 18
	CLIENT19_TIMEOUT_DIS 19 19
	CLIENT20_TIMEOUT_DIS 20 20
	CLIENT21_TIMEOUT_DIS 21 21
	CLIENT22_TIMEOUT_DIS 22 22
	CLIENT23_TIMEOUT_DIS 23 23
	CLIENT24_TIMEOUT_DIS 24 24
	CLIENT25_TIMEOUT_DIS 25 25
	CLIENT26_TIMEOUT_DIS 26 26
	CLIENT27_TIMEOUT_DIS 27 27
	CLIENT28_TIMEOUT_DIS 28 28
	CLIENT29_TIMEOUT_DIS 29 29
	CLIENT30_TIMEOUT_DIS 30 30
	CLIENT31_TIMEOUT_DIS 31 31
regRBBMIF_TIMEOUT_DIS_2 0 0x184 8 0 2
	CLIENT32_TIMEOUT_DIS 0 0
	CLIENT33_TIMEOUT_DIS 1 1
	CLIENT34_TIMEOUT_DIS 2 2
	CLIENT35_TIMEOUT_DIS 3 3
	CLIENT36_TIMEOUT_DIS 4 4
	CLIENT37_TIMEOUT_DIS 5 5
	CLIENT38_TIMEOUT_DIS 6 6
	CLIENT39_TIMEOUT_DIS 7 7
regRDPCSTX0_RDPCSTX_CLOCK_CNTL 0 0x2931 17 0 2
	RDPCS_PHY_CLOCKS_GATE_DIS 0 0
	RDPCS_TX0_CLK_EN 4 4
	RDPCS_TX1_CLK_EN 5 5
	RDPCS_TX2_CLK_EN 6 6
	RDPCS_TX3_CLK_EN 7 7
	RDPCS_TX_CLK_GATE_DIS 8 8
	RDPCS_TX_CLK_EN 9 9
	RDPCS_TX_CLK_CLOCK_ON 10 10
	RDPCS_TX_PHY_REF_ALT_CLK_EN 11 11
	RDPCS_SRAMCLK_GATE_DIS 12 12
	RDPCS_SRAMCLK_EN 13 13
	RDPCS_SRAMCLK_CLOCK_ON 14 14
	RDPCS_SRAMCLK_BYPASS 16 16
	RDPCS_OCLACLK_GATE_DIS 20 20
	RDPCS_OCLACLK_EN 21 21
	RDPCS_OCLACLK_CLOCK_ON 22 22
	ANTIGLITCH_CFG_CLK_GATE_DIS 24 24
regRDPCSTX0_RDPCSTX_CNTL 0 0x2930 25 0 2
	RDPCS_CBUS_SOFT_RESET 0 0
	RDPCS_SRAM_SOFT_RESET 1 1
	RDPCS_TX_CM_MODE_EN_OVR 2 2
	RDPCS_TX_CM_MODE_EN_OVR_ENABLE 3 3
	TX_LANE0_BIT_ORDER_REVERSE_BEFORE_PACK 4 4
	TX_LANE1_BIT_ORDER_REVERSE_BEFORE_PACK 5 5
	TX_LANE2_BIT_ORDER_REVERSE_BEFORE_PACK 6 6
	TX_LANE3_BIT_ORDER_REVERSE_BEFORE_PACK 7 7
	RDPCS_INTERRUPT_MASK 8 8
	RDPCS_TX_PLL_UPDATE_REQ 9 9
	RDPCS_TX_PLL_UPDATE_PENDING 10 10
	ENFORCE_REQ_ACK_4_WAY 11 11
	RDPCS_TX_FIFO_LANE0_EN 12 12
	RDPCS_TX_FIFO_LANE1_EN 13 13
	RDPCS_TX_FIFO_LANE2_EN 14 14
	RDPCS_TX_FIFO_LANE3_EN 15 15
	TX_LANE0_PACK_FROM_MSB 16 16
	TX_LANE1_PACK_FROM_MSB 17 17
	TX_LANE2_PACK_FROM_MSB 18 18
	TX_LANE3_PACK_FROM_MSB 19 19
	RDPCS_TX_FIFO_RD_START_DELAY 20 24
	RDPCS_TX_FIFO_EN 25 25
	RDPCS_TX_FIFO_START 26 26
	RDPCS_VCM_BITS_PACK_FROM_MSB 27 27
	RDPCS_TX_SOFT_RESET 31 31
regRDPCSTX0_RDPCSTX_CNTL2 0 0x2939 3 0 2
	RDPCS_CR_CONVERT_FIFO_EMPTY 0 0
	RDPCS_CR_CONVERT_FIFO_FULL 1 1
	RDPCS_PHY_ENC_TYPE_SEL 2 3
regRDPCSTX0_RDPCSTX_CNTL4 0 0x293c 3 0 2
	RDPCS_BEACON_EN_SET_DELAY 0 9
	RDPCS_BEACON_EN_RESET_DELAY 10 19
	RDPCS_TX_DATA_EN_SET_DELAY 20 29
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG 0 0x293d 0 0 2
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG2 0 0x295b 0 0 2
regRDPCSTX0_RDPCSTX_DPALT_CNTL_SPARE 0 0x293a 1 0 2
	RDPCSTX_DPALT_CNTL_SPARE 0 31
regRDPCSTX0_RDPCSTX_INTERRUPT_CONTROL 0 0x2932 17 0 2
	RDPCS_REG_FIFO_OVERFLOW 0 0
	RDPCS_DPALT_DISABLE_TOGGLE 1 1
	RDPCS_DPALT_4LANE_TOGGLE 2 2
	RDPCS_TX0_FIFO_ERROR 4 4
	RDPCS_TX1_FIFO_ERROR 5 5
	RDPCS_TX2_FIFO_ERROR 6 6
	RDPCS_TX3_FIFO_ERROR 7 7
	RDPCS_REG_ERROR_CLR 8 8
	RDPCS_DPALT_DISABLE_TOGGLE_CLR 9 9
	RDPCS_DPALT_4LANE_TOGGLE_CLR 10 10
	RDPCS_TX_ERROR_CLR 12 12
	RDPCS_REG_FIFO_ERROR_MASK 16 16
	RDPCS_DPALT_DISABLE_TOGGLE_MASK 17 17
	RDPCS_DPALT_4LANE_TOGGLE_MASK 18 18
	RDPCS_TX_FIFO_ERROR_MASK 20 20
	RDPCS_TX_FIFO_DISABLED 25 25
	RDPCS_TX_FIFO_DISABLED_MASK 26 26
regRDPCSTX0_RDPCSTX_PATTERN_DETECT_CTRL 0 0x293b 3 0 2
	RDPCSTX_PATTERN_DETECT_EN 0 0
	RDPCSTX_PATTERN_DETECT_LANE_SEL 1 2
	RDPCSTX_TX_DATA_LANE_SSB_ERROR 4 4
regRDPCSTX0_RDPCSTX_PHY_CNTL0 0 0x2940 16 0 2
	RDPCS_PHY_RESET 0 0
	RDPCS_PHY_TCA_PHY_RESET 1 1
	RDPCS_PHY_TCA_APB_RESET_N 2 2
	RDPCS_PHY_TEST_POWERDOWN 3 3
	RDPCS_PHY_DTB_OUT 4 5
	RDPCS_PHY_HDMIMODE_ENABLE 8 8
	RDPCS_PHY_REF_RANGE 9 11
	RDPCS_PHY_RTUNE_REQ 17 17
	RDPCS_PHY_RTUNE_ACK 18 18
	RDPCS_PHY_CR_PARA_SEL 20 20
	RDPCS_PHY_CR_MUX_SEL 21 21
	RDPCS_PHY_REF_CLKDET_EN 24 24
	RDPCS_PHY_REF_CLKDET_RESULT 25 25
	RDPCS_SRAM_INIT_DONE 28 28
	RDPCS_SRAM_EXT_LD_DONE 29 29
	RDPCS_SRAM_BYPASS 31 31
regRDPCSTX0_RDPCSTX_PHY_CNTL1 0 0x2941 8 0 2
	RDPCS_PHY_PG_MODE_EN 0 0
	RDPCS_PHY_PCS_PWR_EN 1 1
	RDPCS_PHY_PCS_PWR_STABLE 2 2
	RDPCS_PHY_PMA_PWR_EN 3 3
	RDPCS_PHY_PMA_PWR_STABLE 4 4
	RDPCS_PHY_DP_PG_RESET 5 5
	RDPCS_PHY_ANA_PWR_EN 6 6
	RDPCS_PHY_ANA_PWR_STABLE 7 7
regRDPCSTX0_RDPCSTX_PHY_CNTL10 0 0x294a 1 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_REM 0 15
regRDPCSTX0_RDPCSTX_PHY_CNTL11 0 0x294b 4 0 2
	RDPCS_PHY_DP_MPLLB_MULTIPLIER 4 15
	RDPCS_PHY_HDMI_MPLLB_HDMI_DIV 16 18
	RDPCS_PHY_DP_REF_CLK_MPLLB_DIV 20 22
	RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV 24 25
regRDPCSTX0_RDPCSTX_PHY_CNTL12 0 0x294c 5 0 2
	RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN 0 0
	RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN 2 2
	RDPCS_PHY_DP_MPLLB_TX_CLK_DIV 4 6
	RDPCS_PHY_DP_MPLLB_STATE 7 7
	RDPCS_PHY_DP_MPLLB_SSC_EN 8 8
regRDPCSTX0_RDPCSTX_PHY_CNTL13 0 0x294d 4 0 2
	RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER 20 27
	RDPCS_PHY_DP_MPLLB_DIV_CLK_EN 28 28
	RDPCS_PHY_DP_MPLLB_FORCE_EN 29 29
	RDPCS_PHY_DP_MPLLB_INIT_CAL_DISABLE 30 30
regRDPCSTX0_RDPCSTX_PHY_CNTL14 0 0x294e 11 0 2
	RDPCS_PHY_DP_MPLLB_CAL_FORCE 0 0
	RDPCS_PHY_DP_TX0_RBOOST_EN 4 5
	RDPCS_PHY_DP_TX1_RBOOST_EN 6 7
	RDPCS_PHY_DP_TX2_RBOOST_EN 8 9
	RDPCS_PHY_DP_TX3_RBOOST_EN 10 11
	RDPCS_PHY_DP_TX0_IBOOST_EN 12 12
	RDPCS_PHY_DP_TX1_IBOOST_EN 13 13
	RDPCS_PHY_DP_TX2_IBOOST_EN 14 14
	RDPCS_PHY_DP_TX3_IBOOST_EN 15 15
	RDPCS_PHY_DP_MPLLB_FRACN_EN 24 24
	RDPCS_PHY_DP_MPLLB_PMIX_EN 28 28
regRDPCSTX0_RDPCSTX_PHY_CNTL15 0 0x2958 12 0 2
	RDPCS_PHY_SSTX_VREGDRV_BYP 0 0
	RDPCS_PHY_DP_TX0_DCC_BYP_AC_CAP 12 12
	RDPCS_PHY_DP_TX1_DCC_BYP_AC_CAP 13 13
	RDPCS_PHY_DP_TX2_DCC_BYP_AC_CAP 14 14
	RDPCS_PHY_DP_TX3_DCC_BYP_AC_CAP 15 15
	RDPCS_PHY_DP_TX0_VREGDRV_BYP 16 16
	RDPCS_PHY_DP_TX1_VREGDRV_BYP 17 17
	RDPCS_PHY_DP_TX2_VREGDRV_BYP 18 18
	RDPCS_PHY_DP_TX3_VREGDRV_BYP 19 19
	RDPCS_PHY_SUP_PRE_HP 20 20
	RDPCS_PHY_REXT_CTRL 24 29
	RDPCS_PHY_REXT_EN 30 30
regRDPCSTX0_RDPCSTX_PHY_CNTL16 0 0x2959 5 0 2
	RDPCS_PHY_DP_TX0_OUT_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_OUT_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_OUT_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_OUT_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_OUT_GENERIC_BUS 24 28
regRDPCSTX0_RDPCSTX_PHY_CNTL17 0 0x295a 5 0 2
	RDPCS_PHY_DP_TX0_IN_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_IN_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_IN_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_IN_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_IN_GENERIC_BUS 24 28
regRDPCSTX0_RDPCSTX_PHY_CNTL2 0 0x2942 10 0 2
	RDPCS_PHY_DP4_POR 3 3
	RDPCS_PHY_DP_LANE0_RX2TX_PAR_LB_EN 4 4
	RDPCS_PHY_DP_LANE1_RX2TX_PAR_LB_EN 5 5
	RDPCS_PHY_DP_LANE2_RX2TX_PAR_LB_EN 6 6
	RDPCS_PHY_DP_LANE3_RX2TX_PAR_LB_EN 7 7
	RDPCS_PHY_DP_LANE0_TX2RX_SER_LB_EN 8 8
	RDPCS_PHY_DP_LANE1_TX2RX_SER_LB_EN 9 9
	RDPCS_PHY_DP_LANE2_TX2RX_SER_LB_EN 10 10
	RDPCS_PHY_DP_LANE3_TX2RX_SER_LB_EN 11 11
	RDPCS_PHY_TEST_TX_REF_CLK_EN 12 12
regRDPCSTX0_RDPCSTX_PHY_CNTL3 0 0x2943 24 0 2
	RDPCS_PHY_DP_TX0_RESET 0 0
	RDPCS_PHY_DP_TX0_DISABLE 1 1
	RDPCS_PHY_DP_TX0_CLK_RDY 2 2
	RDPCS_PHY_DP_TX0_DATA_EN 3 3
	RDPCS_PHY_DP_TX0_REQ 4 4
	RDPCS_PHY_DP_TX0_ACK 5 5
	RDPCS_PHY_DP_TX1_RESET 8 8
	RDPCS_PHY_DP_TX1_DISABLE 9 9
	RDPCS_PHY_DP_TX1_CLK_RDY 10 10
	RDPCS_PHY_DP_TX1_DATA_EN 11 11
	RDPCS_PHY_DP_TX1_REQ 12 12
	RDPCS_PHY_DP_TX1_ACK 13 13
	RDPCS_PHY_DP_TX2_RESET 16 16
	RDPCS_PHY_DP_TX2_DISABLE 17 17
	RDPCS_PHY_DP_TX2_CLK_RDY 18 18
	RDPCS_PHY_DP_TX2_DATA_EN 19 19
	RDPCS_PHY_DP_TX2_REQ 20 20
	RDPCS_PHY_DP_TX2_ACK 21 21
	RDPCS_PHY_DP_TX3_RESET 24 24
	RDPCS_PHY_DP_TX3_DISABLE 25 25
	RDPCS_PHY_DP_TX3_CLK_RDY 26 26
	RDPCS_PHY_DP_TX3_DATA_EN 27 27
	RDPCS_PHY_DP_TX3_REQ 28 28
	RDPCS_PHY_DP_TX3_ACK 29 29
regRDPCSTX0_RDPCSTX_PHY_CNTL4 0 0x2944 16 0 2
	RDPCS_PHY_DP_TX0_TERM_CTRL 0 2
	RDPCS_PHY_DP_TX0_INVERT 4 4
	RDPCS_PHY_DP_TX0_BYPASS_EQ_CALC 6 6
	RDPCS_PHY_DP_TX0_HP_PROT_EN 7 7
	RDPCS_PHY_DP_TX1_TERM_CTRL 8 10
	RDPCS_PHY_DP_TX1_INVERT 12 12
	RDPCS_PHY_DP_TX1_BYPASS_EQ_CALC 14 14
	RDPCS_PHY_DP_TX1_HP_PROT_EN 15 15
	RDPCS_PHY_DP_TX2_TERM_CTRL 16 18
	RDPCS_PHY_DP_TX2_INVERT 20 20
	RDPCS_PHY_DP_TX2_BYPASS_EQ_CALC 22 22
	RDPCS_PHY_DP_TX2_HP_PROT_EN 23 23
	RDPCS_PHY_DP_TX3_TERM_CTRL 24 26
	RDPCS_PHY_DP_TX3_INVERT 28 28
	RDPCS_PHY_DP_TX3_BYPASS_EQ_CALC 30 30
	RDPCS_PHY_DP_TX3_HP_PROT_EN 31 31
regRDPCSTX0_RDPCSTX_PHY_CNTL5 0 0x2945 20 0 2
	RDPCS_PHY_DP_TX0_LPD 0 0
	RDPCS_PHY_DP_TX0_RATE 1 3
	RDPCS_PHY_DP_TX0_WIDTH 4 5
	RDPCS_PHY_DP_TX0_DETRX_REQ 6 6
	RDPCS_PHY_DP_TX0_DETRX_RESULT 7 7
	RDPCS_PHY_DP_TX1_LPD 8 8
	RDPCS_PHY_DP_TX1_RATE 9 11
	RDPCS_PHY_DP_TX1_WIDTH 12 13
	RDPCS_PHY_DP_TX1_DETRX_REQ 14 14
	RDPCS_PHY_DP_TX1_DETRX_RESULT 15 15
	RDPCS_PHY_DP_TX2_LPD 16 16
	RDPCS_PHY_DP_TX2_RATE 17 19
	RDPCS_PHY_DP_TX2_WIDTH 20 21
	RDPCS_PHY_DP_TX2_DETRX_REQ 22 22
	RDPCS_PHY_DP_TX2_DETRX_RESULT 23 23
	RDPCS_PHY_DP_TX3_LPD 24 24
	RDPCS_PHY_DP_TX3_RATE 25 27
	RDPCS_PHY_DP_TX3_WIDTH 28 29
	RDPCS_PHY_DP_TX3_DETRX_REQ 30 30
	RDPCS_PHY_DP_TX3_DETRX_RESULT 31 31
regRDPCSTX0_RDPCSTX_PHY_CNTL6 0 0x2946 13 0 2
	RDPCS_PHY_DP_TX0_PSTATE 0 1
	RDPCS_PHY_DP_TX0_MPLL_EN 2 2
	RDPCS_PHY_DP_TX1_PSTATE 4 5
	RDPCS_PHY_DP_TX1_MPLL_EN 6 6
	RDPCS_PHY_DP_TX2_PSTATE 8 9
	RDPCS_PHY_DP_TX2_MPLL_EN 10 10
	RDPCS_PHY_DP_TX3_PSTATE 12 13
	RDPCS_PHY_DP_TX3_MPLL_EN 14 14
	RDPCS_PHY_DPALT_DP4 16 16
	RDPCS_PHY_DPALT_DISABLE 17 17
	RDPCS_PHY_DPALT_DISABLE_ACK 18 18
	RDPCS_PHY_DP_REF_CLK_EN 19 19
	RDPCS_PHY_DP_REF_CLK_REQ 20 20
regRDPCSTX0_RDPCSTX_PHY_CNTL7 0 0x2947 2 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_DEN 0 15
	RDPCS_PHY_DP_MPLLB_FRACN_QUOT 16 31
regRDPCSTX0_RDPCSTX_PHY_CNTL8 0 0x2948 1 0 2
	RDPCS_PHY_DP_MPLLB_SSC_PEAK 0 19
regRDPCSTX0_RDPCSTX_PHY_CNTL9 0 0x2949 2 0 2
	RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE 0 20
	RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD 24 24
regRDPCSTX0_RDPCSTX_PHY_FUSE0 0 0x294f 7 0 2
	RDPCS_PHY_DP_TX0_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX0_EQ_PRE 6 11
	RDPCS_PHY_DP_TX0_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_V2I 18 19
	RDPCS_PHY_DP_MPLLB_FREQ_VCO 20 21
	RDPCS_PHY_DP_MPLLB_CP_INT_GS 22 28
	RDPCS_PHY_RX_VREF_CTRL 29 31
regRDPCSTX0_RDPCSTX_PHY_FUSE1 0 0x2950 5 0 2
	RDPCS_PHY_DP_TX1_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX1_EQ_PRE 6 11
	RDPCS_PHY_DP_TX1_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_INT 18 24
	RDPCS_PHY_DP_MPLLB_CP_PROP 25 31
regRDPCSTX0_RDPCSTX_PHY_FUSE2 0 0x2951 4 0 2
	RDPCS_PHY_DP_TX2_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX2_EQ_PRE 6 11
	RDPCS_PHY_DP_TX2_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_PROP_GS 23 29
regRDPCSTX0_RDPCSTX_PHY_FUSE3 0 0x2952 7 0 2
	RDPCS_PHY_DP_TX3_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX3_EQ_PRE 6 11
	RDPCS_PHY_DP_TX3_EQ_POST 12 17
	RDPCS_PHY_DCO_FINETUNE 18 23
	RDPCS_PHY_DCO_RANGE 24 25
	RDPCS_PHY_TX_VSWING_LVL 26 28
	RDPCS_PHY_SUP_RX_VCO_VREF_SEL 29 31
regRDPCSTX0_RDPCSTX_PHY_RX_LD_VAL 0 0x2953 3 0 2
	RDPCS_PHY_RX_REF_LD_VAL 0 6
	RDPCS_PHY_RX_CDR_VCO_LOWFREQ 7 7
	RDPCS_PHY_RX_VCO_LD_VAL 8 20
regRDPCSTX0_RDPCSTX_SCRATCH0 0 0x2937 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX0_RDPCSTX_SCRATCH1 0 0x2954 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX0_RDPCSTX_SCRATCH2 0 0x2955 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX0_RDPCSTX_SPARE 0 0x2938 1 0 2
	RDPCSTX_SPARE 0 31
regRDPCSTX0_RDPCS_CNTL3 0 0x295c 4 0 2
	TX_LANE0_BYTE_ORDER_CHANGE 0 7
	TX_LANE1_BYTE_ORDER_CHANGE 8 15
	TX_LANE2_BYTE_ORDER_CHANGE 16 23
	TX_LANE3_BYTE_ORDER_CHANGE 24 31
regRDPCSTX0_RDPCS_TX_CR_ADDR 0 0x2934 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regRDPCSTX0_RDPCS_TX_CR_DATA 0 0x2935 1 0 2
	RDPCS_TX_CR_DATA 0 15
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD 0 0x295d 1 0 2
	RDPCS_PLL_UPDATE_ADDR_OVRRD 0 17
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA 0 0x2933 1 0 2
	RDPCS_PLL_UPDATE_DATA 0 0
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA_OVRRD 0 0x295e 1 0 2
	RDPCS_PLL_UPDATE_DATA_OVRRD 0 31
regRDPCSTX0_RDPCS_TX_SRAM_CNTL 0 0x2936 4 0 2
	MEM_PWR_CTRL_SNAP_TRIG 16 16
	RDPCS_MEM_PWR_DIS 20 20
	RDPCS_MEM_PWR_FORCE 24 25
	RDPCS_MEM_PWR_PWR_STATE 28 29
regRDPCSTX1_RDPCSTX_CLOCK_CNTL 0 0x2a09 17 0 2
	RDPCS_PHY_CLOCKS_GATE_DIS 0 0
	RDPCS_TX0_CLK_EN 4 4
	RDPCS_TX1_CLK_EN 5 5
	RDPCS_TX2_CLK_EN 6 6
	RDPCS_TX3_CLK_EN 7 7
	RDPCS_TX_CLK_GATE_DIS 8 8
	RDPCS_TX_CLK_EN 9 9
	RDPCS_TX_CLK_CLOCK_ON 10 10
	RDPCS_TX_PHY_REF_ALT_CLK_EN 11 11
	RDPCS_SRAMCLK_GATE_DIS 12 12
	RDPCS_SRAMCLK_EN 13 13
	RDPCS_SRAMCLK_CLOCK_ON 14 14
	RDPCS_SRAMCLK_BYPASS 16 16
	RDPCS_OCLACLK_GATE_DIS 20 20
	RDPCS_OCLACLK_EN 21 21
	RDPCS_OCLACLK_CLOCK_ON 22 22
	ANTIGLITCH_CFG_CLK_GATE_DIS 24 24
regRDPCSTX1_RDPCSTX_CNTL 0 0x2a08 25 0 2
	RDPCS_CBUS_SOFT_RESET 0 0
	RDPCS_SRAM_SOFT_RESET 1 1
	RDPCS_TX_CM_MODE_EN_OVR 2 2
	RDPCS_TX_CM_MODE_EN_OVR_ENABLE 3 3
	TX_LANE0_BIT_ORDER_REVERSE_BEFORE_PACK 4 4
	TX_LANE1_BIT_ORDER_REVERSE_BEFORE_PACK 5 5
	TX_LANE2_BIT_ORDER_REVERSE_BEFORE_PACK 6 6
	TX_LANE3_BIT_ORDER_REVERSE_BEFORE_PACK 7 7
	RDPCS_INTERRUPT_MASK 8 8
	RDPCS_TX_PLL_UPDATE_REQ 9 9
	RDPCS_TX_PLL_UPDATE_PENDING 10 10
	ENFORCE_REQ_ACK_4_WAY 11 11
	RDPCS_TX_FIFO_LANE0_EN 12 12
	RDPCS_TX_FIFO_LANE1_EN 13 13
	RDPCS_TX_FIFO_LANE2_EN 14 14
	RDPCS_TX_FIFO_LANE3_EN 15 15
	TX_LANE0_PACK_FROM_MSB 16 16
	TX_LANE1_PACK_FROM_MSB 17 17
	TX_LANE2_PACK_FROM_MSB 18 18
	TX_LANE3_PACK_FROM_MSB 19 19
	RDPCS_TX_FIFO_RD_START_DELAY 20 24
	RDPCS_TX_FIFO_EN 25 25
	RDPCS_TX_FIFO_START 26 26
	RDPCS_VCM_BITS_PACK_FROM_MSB 27 27
	RDPCS_TX_SOFT_RESET 31 31
regRDPCSTX1_RDPCSTX_CNTL2 0 0x2a11 3 0 2
	RDPCS_CR_CONVERT_FIFO_EMPTY 0 0
	RDPCS_CR_CONVERT_FIFO_FULL 1 1
	RDPCS_PHY_ENC_TYPE_SEL 2 3
regRDPCSTX1_RDPCSTX_CNTL4 0 0x2a14 3 0 2
	RDPCS_BEACON_EN_SET_DELAY 0 9
	RDPCS_BEACON_EN_RESET_DELAY 10 19
	RDPCS_TX_DATA_EN_SET_DELAY 20 29
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG 0 0x2a15 0 0 2
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG2 0 0x2a33 0 0 2
regRDPCSTX1_RDPCSTX_DPALT_CNTL_SPARE 0 0x2a12 1 0 2
	RDPCSTX_DPALT_CNTL_SPARE 0 31
regRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0 0x2a0a 17 0 2
	RDPCS_REG_FIFO_OVERFLOW 0 0
	RDPCS_DPALT_DISABLE_TOGGLE 1 1
	RDPCS_DPALT_4LANE_TOGGLE 2 2
	RDPCS_TX0_FIFO_ERROR 4 4
	RDPCS_TX1_FIFO_ERROR 5 5
	RDPCS_TX2_FIFO_ERROR 6 6
	RDPCS_TX3_FIFO_ERROR 7 7
	RDPCS_REG_ERROR_CLR 8 8
	RDPCS_DPALT_DISABLE_TOGGLE_CLR 9 9
	RDPCS_DPALT_4LANE_TOGGLE_CLR 10 10
	RDPCS_TX_ERROR_CLR 12 12
	RDPCS_REG_FIFO_ERROR_MASK 16 16
	RDPCS_DPALT_DISABLE_TOGGLE_MASK 17 17
	RDPCS_DPALT_4LANE_TOGGLE_MASK 18 18
	RDPCS_TX_FIFO_ERROR_MASK 20 20
	RDPCS_TX_FIFO_DISABLED 25 25
	RDPCS_TX_FIFO_DISABLED_MASK 26 26
regRDPCSTX1_RDPCSTX_PATTERN_DETECT_CTRL 0 0x2a13 3 0 2
	RDPCSTX_PATTERN_DETECT_EN 0 0
	RDPCSTX_PATTERN_DETECT_LANE_SEL 1 2
	RDPCSTX_TX_DATA_LANE_SSB_ERROR 4 4
regRDPCSTX1_RDPCSTX_PHY_CNTL0 0 0x2a18 16 0 2
	RDPCS_PHY_RESET 0 0
	RDPCS_PHY_TCA_PHY_RESET 1 1
	RDPCS_PHY_TCA_APB_RESET_N 2 2
	RDPCS_PHY_TEST_POWERDOWN 3 3
	RDPCS_PHY_DTB_OUT 4 5
	RDPCS_PHY_HDMIMODE_ENABLE 8 8
	RDPCS_PHY_REF_RANGE 9 11
	RDPCS_PHY_RTUNE_REQ 17 17
	RDPCS_PHY_RTUNE_ACK 18 18
	RDPCS_PHY_CR_PARA_SEL 20 20
	RDPCS_PHY_CR_MUX_SEL 21 21
	RDPCS_PHY_REF_CLKDET_EN 24 24
	RDPCS_PHY_REF_CLKDET_RESULT 25 25
	RDPCS_SRAM_INIT_DONE 28 28
	RDPCS_SRAM_EXT_LD_DONE 29 29
	RDPCS_SRAM_BYPASS 31 31
regRDPCSTX1_RDPCSTX_PHY_CNTL1 0 0x2a19 8 0 2
	RDPCS_PHY_PG_MODE_EN 0 0
	RDPCS_PHY_PCS_PWR_EN 1 1
	RDPCS_PHY_PCS_PWR_STABLE 2 2
	RDPCS_PHY_PMA_PWR_EN 3 3
	RDPCS_PHY_PMA_PWR_STABLE 4 4
	RDPCS_PHY_DP_PG_RESET 5 5
	RDPCS_PHY_ANA_PWR_EN 6 6
	RDPCS_PHY_ANA_PWR_STABLE 7 7
regRDPCSTX1_RDPCSTX_PHY_CNTL10 0 0x2a22 1 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_REM 0 15
regRDPCSTX1_RDPCSTX_PHY_CNTL11 0 0x2a23 4 0 2
	RDPCS_PHY_DP_MPLLB_MULTIPLIER 4 15
	RDPCS_PHY_HDMI_MPLLB_HDMI_DIV 16 18
	RDPCS_PHY_DP_REF_CLK_MPLLB_DIV 20 22
	RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV 24 25
regRDPCSTX1_RDPCSTX_PHY_CNTL12 0 0x2a24 5 0 2
	RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN 0 0
	RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN 2 2
	RDPCS_PHY_DP_MPLLB_TX_CLK_DIV 4 6
	RDPCS_PHY_DP_MPLLB_STATE 7 7
	RDPCS_PHY_DP_MPLLB_SSC_EN 8 8
regRDPCSTX1_RDPCSTX_PHY_CNTL13 0 0x2a25 4 0 2
	RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER 20 27
	RDPCS_PHY_DP_MPLLB_DIV_CLK_EN 28 28
	RDPCS_PHY_DP_MPLLB_FORCE_EN 29 29
	RDPCS_PHY_DP_MPLLB_INIT_CAL_DISABLE 30 30
regRDPCSTX1_RDPCSTX_PHY_CNTL14 0 0x2a26 11 0 2
	RDPCS_PHY_DP_MPLLB_CAL_FORCE 0 0
	RDPCS_PHY_DP_TX0_RBOOST_EN 4 5
	RDPCS_PHY_DP_TX1_RBOOST_EN 6 7
	RDPCS_PHY_DP_TX2_RBOOST_EN 8 9
	RDPCS_PHY_DP_TX3_RBOOST_EN 10 11
	RDPCS_PHY_DP_TX0_IBOOST_EN 12 12
	RDPCS_PHY_DP_TX1_IBOOST_EN 13 13
	RDPCS_PHY_DP_TX2_IBOOST_EN 14 14
	RDPCS_PHY_DP_TX3_IBOOST_EN 15 15
	RDPCS_PHY_DP_MPLLB_FRACN_EN 24 24
	RDPCS_PHY_DP_MPLLB_PMIX_EN 28 28
regRDPCSTX1_RDPCSTX_PHY_CNTL15 0 0x2a30 12 0 2
	RDPCS_PHY_SSTX_VREGDRV_BYP 0 0
	RDPCS_PHY_DP_TX0_DCC_BYP_AC_CAP 12 12
	RDPCS_PHY_DP_TX1_DCC_BYP_AC_CAP 13 13
	RDPCS_PHY_DP_TX2_DCC_BYP_AC_CAP 14 14
	RDPCS_PHY_DP_TX3_DCC_BYP_AC_CAP 15 15
	RDPCS_PHY_DP_TX0_VREGDRV_BYP 16 16
	RDPCS_PHY_DP_TX1_VREGDRV_BYP 17 17
	RDPCS_PHY_DP_TX2_VREGDRV_BYP 18 18
	RDPCS_PHY_DP_TX3_VREGDRV_BYP 19 19
	RDPCS_PHY_SUP_PRE_HP 20 20
	RDPCS_PHY_REXT_CTRL 24 29
	RDPCS_PHY_REXT_EN 30 30
regRDPCSTX1_RDPCSTX_PHY_CNTL16 0 0x2a31 5 0 2
	RDPCS_PHY_DP_TX0_OUT_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_OUT_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_OUT_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_OUT_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_OUT_GENERIC_BUS 24 28
regRDPCSTX1_RDPCSTX_PHY_CNTL17 0 0x2a32 5 0 2
	RDPCS_PHY_DP_TX0_IN_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_IN_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_IN_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_IN_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_IN_GENERIC_BUS 24 28
regRDPCSTX1_RDPCSTX_PHY_CNTL2 0 0x2a1a 10 0 2
	RDPCS_PHY_DP4_POR 3 3
	RDPCS_PHY_DP_LANE0_RX2TX_PAR_LB_EN 4 4
	RDPCS_PHY_DP_LANE1_RX2TX_PAR_LB_EN 5 5
	RDPCS_PHY_DP_LANE2_RX2TX_PAR_LB_EN 6 6
	RDPCS_PHY_DP_LANE3_RX2TX_PAR_LB_EN 7 7
	RDPCS_PHY_DP_LANE0_TX2RX_SER_LB_EN 8 8
	RDPCS_PHY_DP_LANE1_TX2RX_SER_LB_EN 9 9
	RDPCS_PHY_DP_LANE2_TX2RX_SER_LB_EN 10 10
	RDPCS_PHY_DP_LANE3_TX2RX_SER_LB_EN 11 11
	RDPCS_PHY_TEST_TX_REF_CLK_EN 12 12
regRDPCSTX1_RDPCSTX_PHY_CNTL3 0 0x2a1b 24 0 2
	RDPCS_PHY_DP_TX0_RESET 0 0
	RDPCS_PHY_DP_TX0_DISABLE 1 1
	RDPCS_PHY_DP_TX0_CLK_RDY 2 2
	RDPCS_PHY_DP_TX0_DATA_EN 3 3
	RDPCS_PHY_DP_TX0_REQ 4 4
	RDPCS_PHY_DP_TX0_ACK 5 5
	RDPCS_PHY_DP_TX1_RESET 8 8
	RDPCS_PHY_DP_TX1_DISABLE 9 9
	RDPCS_PHY_DP_TX1_CLK_RDY 10 10
	RDPCS_PHY_DP_TX1_DATA_EN 11 11
	RDPCS_PHY_DP_TX1_REQ 12 12
	RDPCS_PHY_DP_TX1_ACK 13 13
	RDPCS_PHY_DP_TX2_RESET 16 16
	RDPCS_PHY_DP_TX2_DISABLE 17 17
	RDPCS_PHY_DP_TX2_CLK_RDY 18 18
	RDPCS_PHY_DP_TX2_DATA_EN 19 19
	RDPCS_PHY_DP_TX2_REQ 20 20
	RDPCS_PHY_DP_TX2_ACK 21 21
	RDPCS_PHY_DP_TX3_RESET 24 24
	RDPCS_PHY_DP_TX3_DISABLE 25 25
	RDPCS_PHY_DP_TX3_CLK_RDY 26 26
	RDPCS_PHY_DP_TX3_DATA_EN 27 27
	RDPCS_PHY_DP_TX3_REQ 28 28
	RDPCS_PHY_DP_TX3_ACK 29 29
regRDPCSTX1_RDPCSTX_PHY_CNTL4 0 0x2a1c 16 0 2
	RDPCS_PHY_DP_TX0_TERM_CTRL 0 2
	RDPCS_PHY_DP_TX0_INVERT 4 4
	RDPCS_PHY_DP_TX0_BYPASS_EQ_CALC 6 6
	RDPCS_PHY_DP_TX0_HP_PROT_EN 7 7
	RDPCS_PHY_DP_TX1_TERM_CTRL 8 10
	RDPCS_PHY_DP_TX1_INVERT 12 12
	RDPCS_PHY_DP_TX1_BYPASS_EQ_CALC 14 14
	RDPCS_PHY_DP_TX1_HP_PROT_EN 15 15
	RDPCS_PHY_DP_TX2_TERM_CTRL 16 18
	RDPCS_PHY_DP_TX2_INVERT 20 20
	RDPCS_PHY_DP_TX2_BYPASS_EQ_CALC 22 22
	RDPCS_PHY_DP_TX2_HP_PROT_EN 23 23
	RDPCS_PHY_DP_TX3_TERM_CTRL 24 26
	RDPCS_PHY_DP_TX3_INVERT 28 28
	RDPCS_PHY_DP_TX3_BYPASS_EQ_CALC 30 30
	RDPCS_PHY_DP_TX3_HP_PROT_EN 31 31
regRDPCSTX1_RDPCSTX_PHY_CNTL5 0 0x2a1d 20 0 2
	RDPCS_PHY_DP_TX0_LPD 0 0
	RDPCS_PHY_DP_TX0_RATE 1 3
	RDPCS_PHY_DP_TX0_WIDTH 4 5
	RDPCS_PHY_DP_TX0_DETRX_REQ 6 6
	RDPCS_PHY_DP_TX0_DETRX_RESULT 7 7
	RDPCS_PHY_DP_TX1_LPD 8 8
	RDPCS_PHY_DP_TX1_RATE 9 11
	RDPCS_PHY_DP_TX1_WIDTH 12 13
	RDPCS_PHY_DP_TX1_DETRX_REQ 14 14
	RDPCS_PHY_DP_TX1_DETRX_RESULT 15 15
	RDPCS_PHY_DP_TX2_LPD 16 16
	RDPCS_PHY_DP_TX2_RATE 17 19
	RDPCS_PHY_DP_TX2_WIDTH 20 21
	RDPCS_PHY_DP_TX2_DETRX_REQ 22 22
	RDPCS_PHY_DP_TX2_DETRX_RESULT 23 23
	RDPCS_PHY_DP_TX3_LPD 24 24
	RDPCS_PHY_DP_TX3_RATE 25 27
	RDPCS_PHY_DP_TX3_WIDTH 28 29
	RDPCS_PHY_DP_TX3_DETRX_REQ 30 30
	RDPCS_PHY_DP_TX3_DETRX_RESULT 31 31
regRDPCSTX1_RDPCSTX_PHY_CNTL6 0 0x2a1e 13 0 2
	RDPCS_PHY_DP_TX0_PSTATE 0 1
	RDPCS_PHY_DP_TX0_MPLL_EN 2 2
	RDPCS_PHY_DP_TX1_PSTATE 4 5
	RDPCS_PHY_DP_TX1_MPLL_EN 6 6
	RDPCS_PHY_DP_TX2_PSTATE 8 9
	RDPCS_PHY_DP_TX2_MPLL_EN 10 10
	RDPCS_PHY_DP_TX3_PSTATE 12 13
	RDPCS_PHY_DP_TX3_MPLL_EN 14 14
	RDPCS_PHY_DPALT_DP4 16 16
	RDPCS_PHY_DPALT_DISABLE 17 17
	RDPCS_PHY_DPALT_DISABLE_ACK 18 18
	RDPCS_PHY_DP_REF_CLK_EN 19 19
	RDPCS_PHY_DP_REF_CLK_REQ 20 20
regRDPCSTX1_RDPCSTX_PHY_CNTL7 0 0x2a1f 2 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_DEN 0 15
	RDPCS_PHY_DP_MPLLB_FRACN_QUOT 16 31
regRDPCSTX1_RDPCSTX_PHY_CNTL8 0 0x2a20 1 0 2
	RDPCS_PHY_DP_MPLLB_SSC_PEAK 0 19
regRDPCSTX1_RDPCSTX_PHY_CNTL9 0 0x2a21 2 0 2
	RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE 0 20
	RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD 24 24
regRDPCSTX1_RDPCSTX_PHY_FUSE0 0 0x2a27 7 0 2
	RDPCS_PHY_DP_TX0_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX0_EQ_PRE 6 11
	RDPCS_PHY_DP_TX0_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_V2I 18 19
	RDPCS_PHY_DP_MPLLB_FREQ_VCO 20 21
	RDPCS_PHY_DP_MPLLB_CP_INT_GS 22 28
	RDPCS_PHY_RX_VREF_CTRL 29 31
regRDPCSTX1_RDPCSTX_PHY_FUSE1 0 0x2a28 5 0 2
	RDPCS_PHY_DP_TX1_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX1_EQ_PRE 6 11
	RDPCS_PHY_DP_TX1_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_INT 18 24
	RDPCS_PHY_DP_MPLLB_CP_PROP 25 31
regRDPCSTX1_RDPCSTX_PHY_FUSE2 0 0x2a29 4 0 2
	RDPCS_PHY_DP_TX2_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX2_EQ_PRE 6 11
	RDPCS_PHY_DP_TX2_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_PROP_GS 23 29
regRDPCSTX1_RDPCSTX_PHY_FUSE3 0 0x2a2a 7 0 2
	RDPCS_PHY_DP_TX3_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX3_EQ_PRE 6 11
	RDPCS_PHY_DP_TX3_EQ_POST 12 17
	RDPCS_PHY_DCO_FINETUNE 18 23
	RDPCS_PHY_DCO_RANGE 24 25
	RDPCS_PHY_TX_VSWING_LVL 26 28
	RDPCS_PHY_SUP_RX_VCO_VREF_SEL 29 31
regRDPCSTX1_RDPCSTX_PHY_RX_LD_VAL 0 0x2a2b 3 0 2
	RDPCS_PHY_RX_REF_LD_VAL 0 6
	RDPCS_PHY_RX_CDR_VCO_LOWFREQ 7 7
	RDPCS_PHY_RX_VCO_LD_VAL 8 20
regRDPCSTX1_RDPCSTX_SCRATCH0 0 0x2a0f 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX1_RDPCSTX_SCRATCH1 0 0x2a2c 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX1_RDPCSTX_SCRATCH2 0 0x2a2d 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX1_RDPCSTX_SPARE 0 0x2a10 1 0 2
	RDPCSTX_SPARE 0 31
regRDPCSTX1_RDPCS_CNTL3 0 0x2a34 4 0 2
	TX_LANE0_BYTE_ORDER_CHANGE 0 7
	TX_LANE1_BYTE_ORDER_CHANGE 8 15
	TX_LANE2_BYTE_ORDER_CHANGE 16 23
	TX_LANE3_BYTE_ORDER_CHANGE 24 31
regRDPCSTX1_RDPCS_TX_CR_ADDR 0 0x2a0c 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regRDPCSTX1_RDPCS_TX_CR_DATA 0 0x2a0d 1 0 2
	RDPCS_TX_CR_DATA 0 15
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD 0 0x2a35 1 0 2
	RDPCS_PLL_UPDATE_ADDR_OVRRD 0 17
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA 0 0x2a0b 1 0 2
	RDPCS_PLL_UPDATE_DATA 0 0
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA_OVRRD 0 0x2a36 1 0 2
	RDPCS_PLL_UPDATE_DATA_OVRRD 0 31
regRDPCSTX1_RDPCS_TX_SRAM_CNTL 0 0x2a0e 4 0 2
	MEM_PWR_CTRL_SNAP_TRIG 16 16
	RDPCS_MEM_PWR_DIS 20 20
	RDPCS_MEM_PWR_FORCE 24 25
	RDPCS_MEM_PWR_PWR_STATE 28 29
regRDPCSTX2_RDPCSTX_CLOCK_CNTL 0 0x2ae1 17 0 2
	RDPCS_PHY_CLOCKS_GATE_DIS 0 0
	RDPCS_TX0_CLK_EN 4 4
	RDPCS_TX1_CLK_EN 5 5
	RDPCS_TX2_CLK_EN 6 6
	RDPCS_TX3_CLK_EN 7 7
	RDPCS_TX_CLK_GATE_DIS 8 8
	RDPCS_TX_CLK_EN 9 9
	RDPCS_TX_CLK_CLOCK_ON 10 10
	RDPCS_TX_PHY_REF_ALT_CLK_EN 11 11
	RDPCS_SRAMCLK_GATE_DIS 12 12
	RDPCS_SRAMCLK_EN 13 13
	RDPCS_SRAMCLK_CLOCK_ON 14 14
	RDPCS_SRAMCLK_BYPASS 16 16
	RDPCS_OCLACLK_GATE_DIS 20 20
	RDPCS_OCLACLK_EN 21 21
	RDPCS_OCLACLK_CLOCK_ON 22 22
	ANTIGLITCH_CFG_CLK_GATE_DIS 24 24
regRDPCSTX2_RDPCSTX_CNTL 0 0x2ae0 25 0 2
	RDPCS_CBUS_SOFT_RESET 0 0
	RDPCS_SRAM_SOFT_RESET 1 1
	RDPCS_TX_CM_MODE_EN_OVR 2 2
	RDPCS_TX_CM_MODE_EN_OVR_ENABLE 3 3
	TX_LANE0_BIT_ORDER_REVERSE_BEFORE_PACK 4 4
	TX_LANE1_BIT_ORDER_REVERSE_BEFORE_PACK 5 5
	TX_LANE2_BIT_ORDER_REVERSE_BEFORE_PACK 6 6
	TX_LANE3_BIT_ORDER_REVERSE_BEFORE_PACK 7 7
	RDPCS_INTERRUPT_MASK 8 8
	RDPCS_TX_PLL_UPDATE_REQ 9 9
	RDPCS_TX_PLL_UPDATE_PENDING 10 10
	ENFORCE_REQ_ACK_4_WAY 11 11
	RDPCS_TX_FIFO_LANE0_EN 12 12
	RDPCS_TX_FIFO_LANE1_EN 13 13
	RDPCS_TX_FIFO_LANE2_EN 14 14
	RDPCS_TX_FIFO_LANE3_EN 15 15
	TX_LANE0_PACK_FROM_MSB 16 16
	TX_LANE1_PACK_FROM_MSB 17 17
	TX_LANE2_PACK_FROM_MSB 18 18
	TX_LANE3_PACK_FROM_MSB 19 19
	RDPCS_TX_FIFO_RD_START_DELAY 20 24
	RDPCS_TX_FIFO_EN 25 25
	RDPCS_TX_FIFO_START 26 26
	RDPCS_VCM_BITS_PACK_FROM_MSB 27 27
	RDPCS_TX_SOFT_RESET 31 31
regRDPCSTX2_RDPCSTX_CNTL2 0 0x2ae9 3 0 2
	RDPCS_CR_CONVERT_FIFO_EMPTY 0 0
	RDPCS_CR_CONVERT_FIFO_FULL 1 1
	RDPCS_PHY_ENC_TYPE_SEL 2 3
regRDPCSTX2_RDPCSTX_CNTL4 0 0x2aec 3 0 2
	RDPCS_BEACON_EN_SET_DELAY 0 9
	RDPCS_BEACON_EN_RESET_DELAY 10 19
	RDPCS_TX_DATA_EN_SET_DELAY 20 29
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG 0 0x2aed 0 0 2
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG2 0 0x2b0b 0 0 2
regRDPCSTX2_RDPCSTX_DPALT_CNTL_SPARE 0 0x2aea 1 0 2
	RDPCSTX_DPALT_CNTL_SPARE 0 31
regRDPCSTX2_RDPCSTX_INTERRUPT_CONTROL 0 0x2ae2 17 0 2
	RDPCS_REG_FIFO_OVERFLOW 0 0
	RDPCS_DPALT_DISABLE_TOGGLE 1 1
	RDPCS_DPALT_4LANE_TOGGLE 2 2
	RDPCS_TX0_FIFO_ERROR 4 4
	RDPCS_TX1_FIFO_ERROR 5 5
	RDPCS_TX2_FIFO_ERROR 6 6
	RDPCS_TX3_FIFO_ERROR 7 7
	RDPCS_REG_ERROR_CLR 8 8
	RDPCS_DPALT_DISABLE_TOGGLE_CLR 9 9
	RDPCS_DPALT_4LANE_TOGGLE_CLR 10 10
	RDPCS_TX_ERROR_CLR 12 12
	RDPCS_REG_FIFO_ERROR_MASK 16 16
	RDPCS_DPALT_DISABLE_TOGGLE_MASK 17 17
	RDPCS_DPALT_4LANE_TOGGLE_MASK 18 18
	RDPCS_TX_FIFO_ERROR_MASK 20 20
	RDPCS_TX_FIFO_DISABLED 25 25
	RDPCS_TX_FIFO_DISABLED_MASK 26 26
regRDPCSTX2_RDPCSTX_PATTERN_DETECT_CTRL 0 0x2aeb 3 0 2
	RDPCSTX_PATTERN_DETECT_EN 0 0
	RDPCSTX_PATTERN_DETECT_LANE_SEL 1 2
	RDPCSTX_TX_DATA_LANE_SSB_ERROR 4 4
regRDPCSTX2_RDPCSTX_PHY_CNTL0 0 0x2af0 16 0 2
	RDPCS_PHY_RESET 0 0
	RDPCS_PHY_TCA_PHY_RESET 1 1
	RDPCS_PHY_TCA_APB_RESET_N 2 2
	RDPCS_PHY_TEST_POWERDOWN 3 3
	RDPCS_PHY_DTB_OUT 4 5
	RDPCS_PHY_HDMIMODE_ENABLE 8 8
	RDPCS_PHY_REF_RANGE 9 11
	RDPCS_PHY_RTUNE_REQ 17 17
	RDPCS_PHY_RTUNE_ACK 18 18
	RDPCS_PHY_CR_PARA_SEL 20 20
	RDPCS_PHY_CR_MUX_SEL 21 21
	RDPCS_PHY_REF_CLKDET_EN 24 24
	RDPCS_PHY_REF_CLKDET_RESULT 25 25
	RDPCS_SRAM_INIT_DONE 28 28
	RDPCS_SRAM_EXT_LD_DONE 29 29
	RDPCS_SRAM_BYPASS 31 31
regRDPCSTX2_RDPCSTX_PHY_CNTL1 0 0x2af1 8 0 2
	RDPCS_PHY_PG_MODE_EN 0 0
	RDPCS_PHY_PCS_PWR_EN 1 1
	RDPCS_PHY_PCS_PWR_STABLE 2 2
	RDPCS_PHY_PMA_PWR_EN 3 3
	RDPCS_PHY_PMA_PWR_STABLE 4 4
	RDPCS_PHY_DP_PG_RESET 5 5
	RDPCS_PHY_ANA_PWR_EN 6 6
	RDPCS_PHY_ANA_PWR_STABLE 7 7
regRDPCSTX2_RDPCSTX_PHY_CNTL10 0 0x2afa 1 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_REM 0 15
regRDPCSTX2_RDPCSTX_PHY_CNTL11 0 0x2afb 4 0 2
	RDPCS_PHY_DP_MPLLB_MULTIPLIER 4 15
	RDPCS_PHY_HDMI_MPLLB_HDMI_DIV 16 18
	RDPCS_PHY_DP_REF_CLK_MPLLB_DIV 20 22
	RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV 24 25
regRDPCSTX2_RDPCSTX_PHY_CNTL12 0 0x2afc 5 0 2
	RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN 0 0
	RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN 2 2
	RDPCS_PHY_DP_MPLLB_TX_CLK_DIV 4 6
	RDPCS_PHY_DP_MPLLB_STATE 7 7
	RDPCS_PHY_DP_MPLLB_SSC_EN 8 8
regRDPCSTX2_RDPCSTX_PHY_CNTL13 0 0x2afd 4 0 2
	RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER 20 27
	RDPCS_PHY_DP_MPLLB_DIV_CLK_EN 28 28
	RDPCS_PHY_DP_MPLLB_FORCE_EN 29 29
	RDPCS_PHY_DP_MPLLB_INIT_CAL_DISABLE 30 30
regRDPCSTX2_RDPCSTX_PHY_CNTL14 0 0x2afe 11 0 2
	RDPCS_PHY_DP_MPLLB_CAL_FORCE 0 0
	RDPCS_PHY_DP_TX0_RBOOST_EN 4 5
	RDPCS_PHY_DP_TX1_RBOOST_EN 6 7
	RDPCS_PHY_DP_TX2_RBOOST_EN 8 9
	RDPCS_PHY_DP_TX3_RBOOST_EN 10 11
	RDPCS_PHY_DP_TX0_IBOOST_EN 12 12
	RDPCS_PHY_DP_TX1_IBOOST_EN 13 13
	RDPCS_PHY_DP_TX2_IBOOST_EN 14 14
	RDPCS_PHY_DP_TX3_IBOOST_EN 15 15
	RDPCS_PHY_DP_MPLLB_FRACN_EN 24 24
	RDPCS_PHY_DP_MPLLB_PMIX_EN 28 28
regRDPCSTX2_RDPCSTX_PHY_CNTL15 0 0x2b08 12 0 2
	RDPCS_PHY_SSTX_VREGDRV_BYP 0 0
	RDPCS_PHY_DP_TX0_DCC_BYP_AC_CAP 12 12
	RDPCS_PHY_DP_TX1_DCC_BYP_AC_CAP 13 13
	RDPCS_PHY_DP_TX2_DCC_BYP_AC_CAP 14 14
	RDPCS_PHY_DP_TX3_DCC_BYP_AC_CAP 15 15
	RDPCS_PHY_DP_TX0_VREGDRV_BYP 16 16
	RDPCS_PHY_DP_TX1_VREGDRV_BYP 17 17
	RDPCS_PHY_DP_TX2_VREGDRV_BYP 18 18
	RDPCS_PHY_DP_TX3_VREGDRV_BYP 19 19
	RDPCS_PHY_SUP_PRE_HP 20 20
	RDPCS_PHY_REXT_CTRL 24 29
	RDPCS_PHY_REXT_EN 30 30
regRDPCSTX2_RDPCSTX_PHY_CNTL16 0 0x2b09 5 0 2
	RDPCS_PHY_DP_TX0_OUT_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_OUT_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_OUT_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_OUT_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_OUT_GENERIC_BUS 24 28
regRDPCSTX2_RDPCSTX_PHY_CNTL17 0 0x2b0a 5 0 2
	RDPCS_PHY_DP_TX0_IN_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_IN_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_IN_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_IN_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_IN_GENERIC_BUS 24 28
regRDPCSTX2_RDPCSTX_PHY_CNTL2 0 0x2af2 10 0 2
	RDPCS_PHY_DP4_POR 3 3
	RDPCS_PHY_DP_LANE0_RX2TX_PAR_LB_EN 4 4
	RDPCS_PHY_DP_LANE1_RX2TX_PAR_LB_EN 5 5
	RDPCS_PHY_DP_LANE2_RX2TX_PAR_LB_EN 6 6
	RDPCS_PHY_DP_LANE3_RX2TX_PAR_LB_EN 7 7
	RDPCS_PHY_DP_LANE0_TX2RX_SER_LB_EN 8 8
	RDPCS_PHY_DP_LANE1_TX2RX_SER_LB_EN 9 9
	RDPCS_PHY_DP_LANE2_TX2RX_SER_LB_EN 10 10
	RDPCS_PHY_DP_LANE3_TX2RX_SER_LB_EN 11 11
	RDPCS_PHY_TEST_TX_REF_CLK_EN 12 12
regRDPCSTX2_RDPCSTX_PHY_CNTL3 0 0x2af3 24 0 2
	RDPCS_PHY_DP_TX0_RESET 0 0
	RDPCS_PHY_DP_TX0_DISABLE 1 1
	RDPCS_PHY_DP_TX0_CLK_RDY 2 2
	RDPCS_PHY_DP_TX0_DATA_EN 3 3
	RDPCS_PHY_DP_TX0_REQ 4 4
	RDPCS_PHY_DP_TX0_ACK 5 5
	RDPCS_PHY_DP_TX1_RESET 8 8
	RDPCS_PHY_DP_TX1_DISABLE 9 9
	RDPCS_PHY_DP_TX1_CLK_RDY 10 10
	RDPCS_PHY_DP_TX1_DATA_EN 11 11
	RDPCS_PHY_DP_TX1_REQ 12 12
	RDPCS_PHY_DP_TX1_ACK 13 13
	RDPCS_PHY_DP_TX2_RESET 16 16
	RDPCS_PHY_DP_TX2_DISABLE 17 17
	RDPCS_PHY_DP_TX2_CLK_RDY 18 18
	RDPCS_PHY_DP_TX2_DATA_EN 19 19
	RDPCS_PHY_DP_TX2_REQ 20 20
	RDPCS_PHY_DP_TX2_ACK 21 21
	RDPCS_PHY_DP_TX3_RESET 24 24
	RDPCS_PHY_DP_TX3_DISABLE 25 25
	RDPCS_PHY_DP_TX3_CLK_RDY 26 26
	RDPCS_PHY_DP_TX3_DATA_EN 27 27
	RDPCS_PHY_DP_TX3_REQ 28 28
	RDPCS_PHY_DP_TX3_ACK 29 29
regRDPCSTX2_RDPCSTX_PHY_CNTL4 0 0x2af4 16 0 2
	RDPCS_PHY_DP_TX0_TERM_CTRL 0 2
	RDPCS_PHY_DP_TX0_INVERT 4 4
	RDPCS_PHY_DP_TX0_BYPASS_EQ_CALC 6 6
	RDPCS_PHY_DP_TX0_HP_PROT_EN 7 7
	RDPCS_PHY_DP_TX1_TERM_CTRL 8 10
	RDPCS_PHY_DP_TX1_INVERT 12 12
	RDPCS_PHY_DP_TX1_BYPASS_EQ_CALC 14 14
	RDPCS_PHY_DP_TX1_HP_PROT_EN 15 15
	RDPCS_PHY_DP_TX2_TERM_CTRL 16 18
	RDPCS_PHY_DP_TX2_INVERT 20 20
	RDPCS_PHY_DP_TX2_BYPASS_EQ_CALC 22 22
	RDPCS_PHY_DP_TX2_HP_PROT_EN 23 23
	RDPCS_PHY_DP_TX3_TERM_CTRL 24 26
	RDPCS_PHY_DP_TX3_INVERT 28 28
	RDPCS_PHY_DP_TX3_BYPASS_EQ_CALC 30 30
	RDPCS_PHY_DP_TX3_HP_PROT_EN 31 31
regRDPCSTX2_RDPCSTX_PHY_CNTL5 0 0x2af5 20 0 2
	RDPCS_PHY_DP_TX0_LPD 0 0
	RDPCS_PHY_DP_TX0_RATE 1 3
	RDPCS_PHY_DP_TX0_WIDTH 4 5
	RDPCS_PHY_DP_TX0_DETRX_REQ 6 6
	RDPCS_PHY_DP_TX0_DETRX_RESULT 7 7
	RDPCS_PHY_DP_TX1_LPD 8 8
	RDPCS_PHY_DP_TX1_RATE 9 11
	RDPCS_PHY_DP_TX1_WIDTH 12 13
	RDPCS_PHY_DP_TX1_DETRX_REQ 14 14
	RDPCS_PHY_DP_TX1_DETRX_RESULT 15 15
	RDPCS_PHY_DP_TX2_LPD 16 16
	RDPCS_PHY_DP_TX2_RATE 17 19
	RDPCS_PHY_DP_TX2_WIDTH 20 21
	RDPCS_PHY_DP_TX2_DETRX_REQ 22 22
	RDPCS_PHY_DP_TX2_DETRX_RESULT 23 23
	RDPCS_PHY_DP_TX3_LPD 24 24
	RDPCS_PHY_DP_TX3_RATE 25 27
	RDPCS_PHY_DP_TX3_WIDTH 28 29
	RDPCS_PHY_DP_TX3_DETRX_REQ 30 30
	RDPCS_PHY_DP_TX3_DETRX_RESULT 31 31
regRDPCSTX2_RDPCSTX_PHY_CNTL6 0 0x2af6 13 0 2
	RDPCS_PHY_DP_TX0_PSTATE 0 1
	RDPCS_PHY_DP_TX0_MPLL_EN 2 2
	RDPCS_PHY_DP_TX1_PSTATE 4 5
	RDPCS_PHY_DP_TX1_MPLL_EN 6 6
	RDPCS_PHY_DP_TX2_PSTATE 8 9
	RDPCS_PHY_DP_TX2_MPLL_EN 10 10
	RDPCS_PHY_DP_TX3_PSTATE 12 13
	RDPCS_PHY_DP_TX3_MPLL_EN 14 14
	RDPCS_PHY_DPALT_DP4 16 16
	RDPCS_PHY_DPALT_DISABLE 17 17
	RDPCS_PHY_DPALT_DISABLE_ACK 18 18
	RDPCS_PHY_DP_REF_CLK_EN 19 19
	RDPCS_PHY_DP_REF_CLK_REQ 20 20
regRDPCSTX2_RDPCSTX_PHY_CNTL7 0 0x2af7 2 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_DEN 0 15
	RDPCS_PHY_DP_MPLLB_FRACN_QUOT 16 31
regRDPCSTX2_RDPCSTX_PHY_CNTL8 0 0x2af8 1 0 2
	RDPCS_PHY_DP_MPLLB_SSC_PEAK 0 19
regRDPCSTX2_RDPCSTX_PHY_CNTL9 0 0x2af9 2 0 2
	RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE 0 20
	RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD 24 24
regRDPCSTX2_RDPCSTX_PHY_FUSE0 0 0x2aff 7 0 2
	RDPCS_PHY_DP_TX0_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX0_EQ_PRE 6 11
	RDPCS_PHY_DP_TX0_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_V2I 18 19
	RDPCS_PHY_DP_MPLLB_FREQ_VCO 20 21
	RDPCS_PHY_DP_MPLLB_CP_INT_GS 22 28
	RDPCS_PHY_RX_VREF_CTRL 29 31
regRDPCSTX2_RDPCSTX_PHY_FUSE1 0 0x2b00 5 0 2
	RDPCS_PHY_DP_TX1_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX1_EQ_PRE 6 11
	RDPCS_PHY_DP_TX1_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_INT 18 24
	RDPCS_PHY_DP_MPLLB_CP_PROP 25 31
regRDPCSTX2_RDPCSTX_PHY_FUSE2 0 0x2b01 4 0 2
	RDPCS_PHY_DP_TX2_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX2_EQ_PRE 6 11
	RDPCS_PHY_DP_TX2_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_PROP_GS 23 29
regRDPCSTX2_RDPCSTX_PHY_FUSE3 0 0x2b02 7 0 2
	RDPCS_PHY_DP_TX3_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX3_EQ_PRE 6 11
	RDPCS_PHY_DP_TX3_EQ_POST 12 17
	RDPCS_PHY_DCO_FINETUNE 18 23
	RDPCS_PHY_DCO_RANGE 24 25
	RDPCS_PHY_TX_VSWING_LVL 26 28
	RDPCS_PHY_SUP_RX_VCO_VREF_SEL 29 31
regRDPCSTX2_RDPCSTX_PHY_RX_LD_VAL 0 0x2b03 3 0 2
	RDPCS_PHY_RX_REF_LD_VAL 0 6
	RDPCS_PHY_RX_CDR_VCO_LOWFREQ 7 7
	RDPCS_PHY_RX_VCO_LD_VAL 8 20
regRDPCSTX2_RDPCSTX_SCRATCH0 0 0x2ae7 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX2_RDPCSTX_SCRATCH1 0 0x2b04 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX2_RDPCSTX_SCRATCH2 0 0x2b05 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX2_RDPCSTX_SPARE 0 0x2ae8 1 0 2
	RDPCSTX_SPARE 0 31
regRDPCSTX2_RDPCS_CNTL3 0 0x2b0c 4 0 2
	TX_LANE0_BYTE_ORDER_CHANGE 0 7
	TX_LANE1_BYTE_ORDER_CHANGE 8 15
	TX_LANE2_BYTE_ORDER_CHANGE 16 23
	TX_LANE3_BYTE_ORDER_CHANGE 24 31
regRDPCSTX2_RDPCS_TX_CR_ADDR 0 0x2ae4 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regRDPCSTX2_RDPCS_TX_CR_DATA 0 0x2ae5 1 0 2
	RDPCS_TX_CR_DATA 0 15
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD 0 0x2b0d 1 0 2
	RDPCS_PLL_UPDATE_ADDR_OVRRD 0 17
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA 0 0x2ae3 1 0 2
	RDPCS_PLL_UPDATE_DATA 0 0
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA_OVRRD 0 0x2b0e 1 0 2
	RDPCS_PLL_UPDATE_DATA_OVRRD 0 31
regRDPCSTX2_RDPCS_TX_SRAM_CNTL 0 0x2ae6 4 0 2
	MEM_PWR_CTRL_SNAP_TRIG 16 16
	RDPCS_MEM_PWR_DIS 20 20
	RDPCS_MEM_PWR_FORCE 24 25
	RDPCS_MEM_PWR_PWR_STATE 28 29
regRDPCSTX3_RDPCSTX_CLOCK_CNTL 0 0x2bb9 17 0 2
	RDPCS_PHY_CLOCKS_GATE_DIS 0 0
	RDPCS_TX0_CLK_EN 4 4
	RDPCS_TX1_CLK_EN 5 5
	RDPCS_TX2_CLK_EN 6 6
	RDPCS_TX3_CLK_EN 7 7
	RDPCS_TX_CLK_GATE_DIS 8 8
	RDPCS_TX_CLK_EN 9 9
	RDPCS_TX_CLK_CLOCK_ON 10 10
	RDPCS_TX_PHY_REF_ALT_CLK_EN 11 11
	RDPCS_SRAMCLK_GATE_DIS 12 12
	RDPCS_SRAMCLK_EN 13 13
	RDPCS_SRAMCLK_CLOCK_ON 14 14
	RDPCS_SRAMCLK_BYPASS 16 16
	RDPCS_OCLACLK_GATE_DIS 20 20
	RDPCS_OCLACLK_EN 21 21
	RDPCS_OCLACLK_CLOCK_ON 22 22
	ANTIGLITCH_CFG_CLK_GATE_DIS 24 24
regRDPCSTX3_RDPCSTX_CNTL 0 0x2bb8 25 0 2
	RDPCS_CBUS_SOFT_RESET 0 0
	RDPCS_SRAM_SOFT_RESET 1 1
	RDPCS_TX_CM_MODE_EN_OVR 2 2
	RDPCS_TX_CM_MODE_EN_OVR_ENABLE 3 3
	TX_LANE0_BIT_ORDER_REVERSE_BEFORE_PACK 4 4
	TX_LANE1_BIT_ORDER_REVERSE_BEFORE_PACK 5 5
	TX_LANE2_BIT_ORDER_REVERSE_BEFORE_PACK 6 6
	TX_LANE3_BIT_ORDER_REVERSE_BEFORE_PACK 7 7
	RDPCS_INTERRUPT_MASK 8 8
	RDPCS_TX_PLL_UPDATE_REQ 9 9
	RDPCS_TX_PLL_UPDATE_PENDING 10 10
	ENFORCE_REQ_ACK_4_WAY 11 11
	RDPCS_TX_FIFO_LANE0_EN 12 12
	RDPCS_TX_FIFO_LANE1_EN 13 13
	RDPCS_TX_FIFO_LANE2_EN 14 14
	RDPCS_TX_FIFO_LANE3_EN 15 15
	TX_LANE0_PACK_FROM_MSB 16 16
	TX_LANE1_PACK_FROM_MSB 17 17
	TX_LANE2_PACK_FROM_MSB 18 18
	TX_LANE3_PACK_FROM_MSB 19 19
	RDPCS_TX_FIFO_RD_START_DELAY 20 24
	RDPCS_TX_FIFO_EN 25 25
	RDPCS_TX_FIFO_START 26 26
	RDPCS_VCM_BITS_PACK_FROM_MSB 27 27
	RDPCS_TX_SOFT_RESET 31 31
regRDPCSTX3_RDPCSTX_CNTL2 0 0x2bc1 3 0 2
	RDPCS_CR_CONVERT_FIFO_EMPTY 0 0
	RDPCS_CR_CONVERT_FIFO_FULL 1 1
	RDPCS_PHY_ENC_TYPE_SEL 2 3
regRDPCSTX3_RDPCSTX_CNTL4 0 0x2bc4 3 0 2
	RDPCS_BEACON_EN_SET_DELAY 0 9
	RDPCS_BEACON_EN_RESET_DELAY 10 19
	RDPCS_TX_DATA_EN_SET_DELAY 20 29
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG 0 0x2bc5 0 0 2
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG2 0 0x2be3 0 0 2
regRDPCSTX3_RDPCSTX_DPALT_CNTL_SPARE 0 0x2bc2 1 0 2
	RDPCSTX_DPALT_CNTL_SPARE 0 31
regRDPCSTX3_RDPCSTX_INTERRUPT_CONTROL 0 0x2bba 17 0 2
	RDPCS_REG_FIFO_OVERFLOW 0 0
	RDPCS_DPALT_DISABLE_TOGGLE 1 1
	RDPCS_DPALT_4LANE_TOGGLE 2 2
	RDPCS_TX0_FIFO_ERROR 4 4
	RDPCS_TX1_FIFO_ERROR 5 5
	RDPCS_TX2_FIFO_ERROR 6 6
	RDPCS_TX3_FIFO_ERROR 7 7
	RDPCS_REG_ERROR_CLR 8 8
	RDPCS_DPALT_DISABLE_TOGGLE_CLR 9 9
	RDPCS_DPALT_4LANE_TOGGLE_CLR 10 10
	RDPCS_TX_ERROR_CLR 12 12
	RDPCS_REG_FIFO_ERROR_MASK 16 16
	RDPCS_DPALT_DISABLE_TOGGLE_MASK 17 17
	RDPCS_DPALT_4LANE_TOGGLE_MASK 18 18
	RDPCS_TX_FIFO_ERROR_MASK 20 20
	RDPCS_TX_FIFO_DISABLED 25 25
	RDPCS_TX_FIFO_DISABLED_MASK 26 26
regRDPCSTX3_RDPCSTX_PATTERN_DETECT_CTRL 0 0x2bc3 3 0 2
	RDPCSTX_PATTERN_DETECT_EN 0 0
	RDPCSTX_PATTERN_DETECT_LANE_SEL 1 2
	RDPCSTX_TX_DATA_LANE_SSB_ERROR 4 4
regRDPCSTX3_RDPCSTX_PHY_CNTL0 0 0x2bc8 16 0 2
	RDPCS_PHY_RESET 0 0
	RDPCS_PHY_TCA_PHY_RESET 1 1
	RDPCS_PHY_TCA_APB_RESET_N 2 2
	RDPCS_PHY_TEST_POWERDOWN 3 3
	RDPCS_PHY_DTB_OUT 4 5
	RDPCS_PHY_HDMIMODE_ENABLE 8 8
	RDPCS_PHY_REF_RANGE 9 11
	RDPCS_PHY_RTUNE_REQ 17 17
	RDPCS_PHY_RTUNE_ACK 18 18
	RDPCS_PHY_CR_PARA_SEL 20 20
	RDPCS_PHY_CR_MUX_SEL 21 21
	RDPCS_PHY_REF_CLKDET_EN 24 24
	RDPCS_PHY_REF_CLKDET_RESULT 25 25
	RDPCS_SRAM_INIT_DONE 28 28
	RDPCS_SRAM_EXT_LD_DONE 29 29
	RDPCS_SRAM_BYPASS 31 31
regRDPCSTX3_RDPCSTX_PHY_CNTL1 0 0x2bc9 8 0 2
	RDPCS_PHY_PG_MODE_EN 0 0
	RDPCS_PHY_PCS_PWR_EN 1 1
	RDPCS_PHY_PCS_PWR_STABLE 2 2
	RDPCS_PHY_PMA_PWR_EN 3 3
	RDPCS_PHY_PMA_PWR_STABLE 4 4
	RDPCS_PHY_DP_PG_RESET 5 5
	RDPCS_PHY_ANA_PWR_EN 6 6
	RDPCS_PHY_ANA_PWR_STABLE 7 7
regRDPCSTX3_RDPCSTX_PHY_CNTL10 0 0x2bd2 1 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_REM 0 15
regRDPCSTX3_RDPCSTX_PHY_CNTL11 0 0x2bd3 4 0 2
	RDPCS_PHY_DP_MPLLB_MULTIPLIER 4 15
	RDPCS_PHY_HDMI_MPLLB_HDMI_DIV 16 18
	RDPCS_PHY_DP_REF_CLK_MPLLB_DIV 20 22
	RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV 24 25
regRDPCSTX3_RDPCSTX_PHY_CNTL12 0 0x2bd4 5 0 2
	RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN 0 0
	RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN 2 2
	RDPCS_PHY_DP_MPLLB_TX_CLK_DIV 4 6
	RDPCS_PHY_DP_MPLLB_STATE 7 7
	RDPCS_PHY_DP_MPLLB_SSC_EN 8 8
regRDPCSTX3_RDPCSTX_PHY_CNTL13 0 0x2bd5 4 0 2
	RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER 20 27
	RDPCS_PHY_DP_MPLLB_DIV_CLK_EN 28 28
	RDPCS_PHY_DP_MPLLB_FORCE_EN 29 29
	RDPCS_PHY_DP_MPLLB_INIT_CAL_DISABLE 30 30
regRDPCSTX3_RDPCSTX_PHY_CNTL14 0 0x2bd6 11 0 2
	RDPCS_PHY_DP_MPLLB_CAL_FORCE 0 0
	RDPCS_PHY_DP_TX0_RBOOST_EN 4 5
	RDPCS_PHY_DP_TX1_RBOOST_EN 6 7
	RDPCS_PHY_DP_TX2_RBOOST_EN 8 9
	RDPCS_PHY_DP_TX3_RBOOST_EN 10 11
	RDPCS_PHY_DP_TX0_IBOOST_EN 12 12
	RDPCS_PHY_DP_TX1_IBOOST_EN 13 13
	RDPCS_PHY_DP_TX2_IBOOST_EN 14 14
	RDPCS_PHY_DP_TX3_IBOOST_EN 15 15
	RDPCS_PHY_DP_MPLLB_FRACN_EN 24 24
	RDPCS_PHY_DP_MPLLB_PMIX_EN 28 28
regRDPCSTX3_RDPCSTX_PHY_CNTL15 0 0x2be0 12 0 2
	RDPCS_PHY_SSTX_VREGDRV_BYP 0 0
	RDPCS_PHY_DP_TX0_DCC_BYP_AC_CAP 12 12
	RDPCS_PHY_DP_TX1_DCC_BYP_AC_CAP 13 13
	RDPCS_PHY_DP_TX2_DCC_BYP_AC_CAP 14 14
	RDPCS_PHY_DP_TX3_DCC_BYP_AC_CAP 15 15
	RDPCS_PHY_DP_TX0_VREGDRV_BYP 16 16
	RDPCS_PHY_DP_TX1_VREGDRV_BYP 17 17
	RDPCS_PHY_DP_TX2_VREGDRV_BYP 18 18
	RDPCS_PHY_DP_TX3_VREGDRV_BYP 19 19
	RDPCS_PHY_SUP_PRE_HP 20 20
	RDPCS_PHY_REXT_CTRL 24 29
	RDPCS_PHY_REXT_EN 30 30
regRDPCSTX3_RDPCSTX_PHY_CNTL16 0 0x2be1 5 0 2
	RDPCS_PHY_DP_TX0_OUT_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_OUT_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_OUT_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_OUT_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_OUT_GENERIC_BUS 24 28
regRDPCSTX3_RDPCSTX_PHY_CNTL17 0 0x2be2 5 0 2
	RDPCS_PHY_DP_TX0_IN_GENERIC_BUS 0 4
	RDPCS_PHY_DP_TX1_IN_GENERIC_BUS 6 10
	RDPCS_PHY_DP_TX2_IN_GENERIC_BUS 12 16
	RDPCS_PHY_DP_TX3_IN_GENERIC_BUS 18 22
	RDPCS_PHY_CMN_IN_GENERIC_BUS 24 28
regRDPCSTX3_RDPCSTX_PHY_CNTL2 0 0x2bca 10 0 2
	RDPCS_PHY_DP4_POR 3 3
	RDPCS_PHY_DP_LANE0_RX2TX_PAR_LB_EN 4 4
	RDPCS_PHY_DP_LANE1_RX2TX_PAR_LB_EN 5 5
	RDPCS_PHY_DP_LANE2_RX2TX_PAR_LB_EN 6 6
	RDPCS_PHY_DP_LANE3_RX2TX_PAR_LB_EN 7 7
	RDPCS_PHY_DP_LANE0_TX2RX_SER_LB_EN 8 8
	RDPCS_PHY_DP_LANE1_TX2RX_SER_LB_EN 9 9
	RDPCS_PHY_DP_LANE2_TX2RX_SER_LB_EN 10 10
	RDPCS_PHY_DP_LANE3_TX2RX_SER_LB_EN 11 11
	RDPCS_PHY_TEST_TX_REF_CLK_EN 12 12
regRDPCSTX3_RDPCSTX_PHY_CNTL3 0 0x2bcb 24 0 2
	RDPCS_PHY_DP_TX0_RESET 0 0
	RDPCS_PHY_DP_TX0_DISABLE 1 1
	RDPCS_PHY_DP_TX0_CLK_RDY 2 2
	RDPCS_PHY_DP_TX0_DATA_EN 3 3
	RDPCS_PHY_DP_TX0_REQ 4 4
	RDPCS_PHY_DP_TX0_ACK 5 5
	RDPCS_PHY_DP_TX1_RESET 8 8
	RDPCS_PHY_DP_TX1_DISABLE 9 9
	RDPCS_PHY_DP_TX1_CLK_RDY 10 10
	RDPCS_PHY_DP_TX1_DATA_EN 11 11
	RDPCS_PHY_DP_TX1_REQ 12 12
	RDPCS_PHY_DP_TX1_ACK 13 13
	RDPCS_PHY_DP_TX2_RESET 16 16
	RDPCS_PHY_DP_TX2_DISABLE 17 17
	RDPCS_PHY_DP_TX2_CLK_RDY 18 18
	RDPCS_PHY_DP_TX2_DATA_EN 19 19
	RDPCS_PHY_DP_TX2_REQ 20 20
	RDPCS_PHY_DP_TX2_ACK 21 21
	RDPCS_PHY_DP_TX3_RESET 24 24
	RDPCS_PHY_DP_TX3_DISABLE 25 25
	RDPCS_PHY_DP_TX3_CLK_RDY 26 26
	RDPCS_PHY_DP_TX3_DATA_EN 27 27
	RDPCS_PHY_DP_TX3_REQ 28 28
	RDPCS_PHY_DP_TX3_ACK 29 29
regRDPCSTX3_RDPCSTX_PHY_CNTL4 0 0x2bcc 16 0 2
	RDPCS_PHY_DP_TX0_TERM_CTRL 0 2
	RDPCS_PHY_DP_TX0_INVERT 4 4
	RDPCS_PHY_DP_TX0_BYPASS_EQ_CALC 6 6
	RDPCS_PHY_DP_TX0_HP_PROT_EN 7 7
	RDPCS_PHY_DP_TX1_TERM_CTRL 8 10
	RDPCS_PHY_DP_TX1_INVERT 12 12
	RDPCS_PHY_DP_TX1_BYPASS_EQ_CALC 14 14
	RDPCS_PHY_DP_TX1_HP_PROT_EN 15 15
	RDPCS_PHY_DP_TX2_TERM_CTRL 16 18
	RDPCS_PHY_DP_TX2_INVERT 20 20
	RDPCS_PHY_DP_TX2_BYPASS_EQ_CALC 22 22
	RDPCS_PHY_DP_TX2_HP_PROT_EN 23 23
	RDPCS_PHY_DP_TX3_TERM_CTRL 24 26
	RDPCS_PHY_DP_TX3_INVERT 28 28
	RDPCS_PHY_DP_TX3_BYPASS_EQ_CALC 30 30
	RDPCS_PHY_DP_TX3_HP_PROT_EN 31 31
regRDPCSTX3_RDPCSTX_PHY_CNTL5 0 0x2bcd 20 0 2
	RDPCS_PHY_DP_TX0_LPD 0 0
	RDPCS_PHY_DP_TX0_RATE 1 3
	RDPCS_PHY_DP_TX0_WIDTH 4 5
	RDPCS_PHY_DP_TX0_DETRX_REQ 6 6
	RDPCS_PHY_DP_TX0_DETRX_RESULT 7 7
	RDPCS_PHY_DP_TX1_LPD 8 8
	RDPCS_PHY_DP_TX1_RATE 9 11
	RDPCS_PHY_DP_TX1_WIDTH 12 13
	RDPCS_PHY_DP_TX1_DETRX_REQ 14 14
	RDPCS_PHY_DP_TX1_DETRX_RESULT 15 15
	RDPCS_PHY_DP_TX2_LPD 16 16
	RDPCS_PHY_DP_TX2_RATE 17 19
	RDPCS_PHY_DP_TX2_WIDTH 20 21
	RDPCS_PHY_DP_TX2_DETRX_REQ 22 22
	RDPCS_PHY_DP_TX2_DETRX_RESULT 23 23
	RDPCS_PHY_DP_TX3_LPD 24 24
	RDPCS_PHY_DP_TX3_RATE 25 27
	RDPCS_PHY_DP_TX3_WIDTH 28 29
	RDPCS_PHY_DP_TX3_DETRX_REQ 30 30
	RDPCS_PHY_DP_TX3_DETRX_RESULT 31 31
regRDPCSTX3_RDPCSTX_PHY_CNTL6 0 0x2bce 13 0 2
	RDPCS_PHY_DP_TX0_PSTATE 0 1
	RDPCS_PHY_DP_TX0_MPLL_EN 2 2
	RDPCS_PHY_DP_TX1_PSTATE 4 5
	RDPCS_PHY_DP_TX1_MPLL_EN 6 6
	RDPCS_PHY_DP_TX2_PSTATE 8 9
	RDPCS_PHY_DP_TX2_MPLL_EN 10 10
	RDPCS_PHY_DP_TX3_PSTATE 12 13
	RDPCS_PHY_DP_TX3_MPLL_EN 14 14
	RDPCS_PHY_DPALT_DP4 16 16
	RDPCS_PHY_DPALT_DISABLE 17 17
	RDPCS_PHY_DPALT_DISABLE_ACK 18 18
	RDPCS_PHY_DP_REF_CLK_EN 19 19
	RDPCS_PHY_DP_REF_CLK_REQ 20 20
regRDPCSTX3_RDPCSTX_PHY_CNTL7 0 0x2bcf 2 0 2
	RDPCS_PHY_DP_MPLLB_FRACN_DEN 0 15
	RDPCS_PHY_DP_MPLLB_FRACN_QUOT 16 31
regRDPCSTX3_RDPCSTX_PHY_CNTL8 0 0x2bd0 1 0 2
	RDPCS_PHY_DP_MPLLB_SSC_PEAK 0 19
regRDPCSTX3_RDPCSTX_PHY_CNTL9 0 0x2bd1 2 0 2
	RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE 0 20
	RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD 24 24
regRDPCSTX3_RDPCSTX_PHY_FUSE0 0 0x2bd7 7 0 2
	RDPCS_PHY_DP_TX0_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX0_EQ_PRE 6 11
	RDPCS_PHY_DP_TX0_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_V2I 18 19
	RDPCS_PHY_DP_MPLLB_FREQ_VCO 20 21
	RDPCS_PHY_DP_MPLLB_CP_INT_GS 22 28
	RDPCS_PHY_RX_VREF_CTRL 29 31
regRDPCSTX3_RDPCSTX_PHY_FUSE1 0 0x2bd8 5 0 2
	RDPCS_PHY_DP_TX1_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX1_EQ_PRE 6 11
	RDPCS_PHY_DP_TX1_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_INT 18 24
	RDPCS_PHY_DP_MPLLB_CP_PROP 25 31
regRDPCSTX3_RDPCSTX_PHY_FUSE2 0 0x2bd9 4 0 2
	RDPCS_PHY_DP_TX2_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX2_EQ_PRE 6 11
	RDPCS_PHY_DP_TX2_EQ_POST 12 17
	RDPCS_PHY_DP_MPLLB_CP_PROP_GS 23 29
regRDPCSTX3_RDPCSTX_PHY_FUSE3 0 0x2bda 7 0 2
	RDPCS_PHY_DP_TX3_EQ_MAIN 0 5
	RDPCS_PHY_DP_TX3_EQ_PRE 6 11
	RDPCS_PHY_DP_TX3_EQ_POST 12 17
	RDPCS_PHY_DCO_FINETUNE 18 23
	RDPCS_PHY_DCO_RANGE 24 25
	RDPCS_PHY_TX_VSWING_LVL 26 28
	RDPCS_PHY_SUP_RX_VCO_VREF_SEL 29 31
regRDPCSTX3_RDPCSTX_PHY_RX_LD_VAL 0 0x2bdb 3 0 2
	RDPCS_PHY_RX_REF_LD_VAL 0 6
	RDPCS_PHY_RX_CDR_VCO_LOWFREQ 7 7
	RDPCS_PHY_RX_VCO_LD_VAL 8 20
regRDPCSTX3_RDPCSTX_SCRATCH0 0 0x2bbf 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX3_RDPCSTX_SCRATCH1 0 0x2bdc 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX3_RDPCSTX_SCRATCH2 0 0x2bdd 1 0 2
	RDPCSTX_SCRATCH 0 31
regRDPCSTX3_RDPCSTX_SPARE 0 0x2bc0 1 0 2
	RDPCSTX_SPARE 0 31
regRDPCSTX3_RDPCS_CNTL3 0 0x2be4 4 0 2
	TX_LANE0_BYTE_ORDER_CHANGE 0 7
	TX_LANE1_BYTE_ORDER_CHANGE 8 15
	TX_LANE2_BYTE_ORDER_CHANGE 16 23
	TX_LANE3_BYTE_ORDER_CHANGE 24 31
regRDPCSTX3_RDPCS_TX_CR_ADDR 0 0x2bbc 1 0 2
	RDPCS_TX_CR_ADDR 0 15
regRDPCSTX3_RDPCS_TX_CR_DATA 0 0x2bbd 1 0 2
	RDPCS_TX_CR_DATA 0 15
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD 0 0x2be5 1 0 2
	RDPCS_PLL_UPDATE_ADDR_OVRRD 0 17
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA 0 0x2bbb 1 0 2
	RDPCS_PLL_UPDATE_DATA 0 0
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA_OVRRD 0 0x2be6 1 0 2
	RDPCS_PLL_UPDATE_DATA_OVRRD 0 31
regRDPCSTX3_RDPCS_TX_SRAM_CNTL 0 0x2bbe 4 0 2
	MEM_PWR_CTRL_SNAP_TRIG 16 16
	RDPCS_MEM_PWR_DIS 20 20
	RDPCS_MEM_PWR_FORCE 24 25
	RDPCS_MEM_PWR_PWR_STATE 28 29
regREFCLK_CGTT_BLK_CTRL_REG 0 0x4b 2 0 1
	REFCLK_TURN_ON_DELAY 0 3
	REFCLK_TURN_OFF_DELAY 4 11
regREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY 0 0x41d 2 0 2
	REG_INPUT_PORT_CONNECTIVITY 0 2
	REG_INPUT_PORT_CONNECTIVITY_OVERRIDE_ENABLE 4 4
regREG_DC_AUDIO_PORT_CONNECTIVITY 0 0x41c 2 0 2
	REG_PORT_CONNECTIVITY 0 2
	REG_PORT_CONNECTIVITY_OVERRIDE_ENABLE 4 4
regSDPIF_REQUEST_RATE_LIMIT 0 0x485 1 0 2
	SDPIF_REQUEST_RATE_LIMIT 0 11
regSMU_INTERRUPT_CONTROL 0 0xce 3 0 2
	DC_SMU_INT_ENABLE 0 0
	DC_SMU_INT_STATUS 4 4
	DC_SMU_INT_EVENT 16 31
regSOCCLK_CGTT_BLK_CTRL_REG 0 0x76 2 0 1
	SOCCLK_TURN_ON_DELAY 0 3
	SOCCLK_TURN_OFF_DELAY 4 11
regSTATE_CHANGE_STATUS 0 0x4b7003 1 0 3
	STATE_CHANGE_STATUS 0 0
regSTREAM_SYNCHRONIZATION 0 0x4b700e 16 0 3
	STREAM_0_SYNCHRONIZATION 0 0
	STREAM_1_SYNCHRONIZATION 1 1
	STREAM_2_SYNCHRONIZATION 2 2
	STREAM_3_SYNCHRONIZATION 3 3
	STREAM_4_SYNCHRONIZATION 4 4
	STREAM_5_SYNCHRONIZATION 5 5
	STREAM_6_SYNCHRONIZATION 6 6
	STREAM_7_SYNCHRONIZATION 7 7
	STREAM_8_SYNCHRONIZATION 8 8
	STREAM_9_SYNCHRONIZATION 9 9
	STREAM_10_SYNCHRONIZATION 10 10
	STREAM_11_SYNCHRONIZATION 11 11
	STREAM_12_SYNCHRONIZATION 12 12
	STREAM_13_SYNCHRONIZATION 13 13
	STREAM_14_SYNCHRONIZATION 14 14
	STREAM_15_SYNCHRONIZATION 15 15
regSURFACE_CHECK0_ADDRESS_LSB 0 0x528 1 0 2
	SURFACE_CHECK0_ADDRESS_LSB 0 31
regSURFACE_CHECK0_ADDRESS_MSB 0 0x529 2 0 2
	SURFACE_CHECK0_ADDRESS_MSB 0 15
	CHECKER0_SURFACE_INUSE 31 31
regSURFACE_CHECK1_ADDRESS_LSB 0 0x52a 1 0 2
	SURFACE_CHECK1_ADDRESS_LSB 0 31
regSURFACE_CHECK1_ADDRESS_MSB 0 0x52b 2 0 2
	SURFACE_CHECK1_ADDRESS_MSB 0 15
	CHECKER1_SURFACE_INUSE 31 31
regSURFACE_CHECK2_ADDRESS_LSB 0 0x52c 1 0 2
	SURFACE_CHECK2_ADDRESS_LSB 0 31
regSURFACE_CHECK2_ADDRESS_MSB 0 0x52d 2 0 2
	SURFACE_CHECK2_ADDRESS_MSB 0 15
	CHECKER2_SURFACE_INUSE 31 31
regSURFACE_CHECK3_ADDRESS_LSB 0 0x52e 1 0 2
	SURFACE_CHECK3_ADDRESS_LSB 0 31
regSURFACE_CHECK3_ADDRESS_MSB 0 0x52f 2 0 2
	SURFACE_CHECK3_ADDRESS_MSB 0 15
	CHECKER3_SURFACE_INUSE 31 31
regSYMCLK32_LE_CNTL 0 0x66 8 0 1
	SYMCLK32_LE0_SRC_SEL 0 2
	SYMCLK32_LE0_EN 3 3
	SYMCLK32_LE1_SRC_SEL 4 6
	SYMCLK32_LE1_EN 7 7
	SYMCLK32_LE2_SRC_SEL 8 10
	SYMCLK32_LE2_EN 11 11
	SYMCLK32_LE3_SRC_SEL 12 14
	SYMCLK32_LE3_EN 15 15
regSYMCLK32_SE_CNTL 0 0x65 8 0 1
	SYMCLK32_SE0_SRC_SEL 0 2
	SYMCLK32_SE0_EN 3 3
	SYMCLK32_SE1_SRC_SEL 4 6
	SYMCLK32_SE1_EN 7 7
	SYMCLK32_SE2_SRC_SEL 8 10
	SYMCLK32_SE2_EN 11 11
	SYMCLK32_SE3_SRC_SEL 12 14
	SYMCLK32_SE3_EN 15 15
regSYMCLKA_CLOCK_ENABLE 0 0xa0 3 0 1
	SYMCLKA_CLOCK_ENABLE 0 0
	SYMCLKA_FE_EN 4 4
	SYMCLKA_FE_SRC_SEL 8 10
regSYMCLKB_CLOCK_ENABLE 0 0xa1 3 0 1
	SYMCLKB_CLOCK_ENABLE 0 0
	SYMCLKB_FE_EN 4 4
	SYMCLKB_FE_SRC_SEL 8 10
regSYMCLKC_CLOCK_ENABLE 0 0xa2 3 0 1
	SYMCLKC_CLOCK_ENABLE 0 0
	SYMCLKC_FE_EN 4 4
	SYMCLKC_FE_SRC_SEL 8 10
regSYMCLKD_CLOCK_ENABLE 0 0xa3 3 0 1
	SYMCLKD_CLOCK_ENABLE 0 0
	SYMCLKD_FE_EN 4 4
	SYMCLKD_FE_SRC_SEL 8 10
regSYMCLKE_CLOCK_ENABLE 0 0xa4 3 0 1
	SYMCLKE_CLOCK_ENABLE 0 0
	SYMCLKE_FE_EN 4 4
	SYMCLKE_FE_SRC_SEL 8 10
regSYMCLKF_CLOCK_ENABLE 0 0xa5 3 0 1
	SYMCLKF_CLOCK_ENABLE 0 0
	SYMCLKF_FE_EN 4 4
	SYMCLKF_FE_SRC_SEL 8 10
regSYMCLKG_CLOCK_ENABLE 0 0x57 3 0 1
	SYMCLKG_CLOCK_ENABLE 0 0
	SYMCLKG_FE_EN 4 4
	SYMCLKG_FE_SRC_SEL 8 10
regSYMCLK_CGTT_BLK_CTRL_REG 0 0x7d 2 0 1
	SYMCLK_TURN_ON_DELAY 0 3
	SYMCLK_TURN_OFF_DELAY 4 11
regSYMCLK_PSP_CNTL 0 0xaa 1 0 1
	SYMCLK_PSP_FORCE_ON 0 0
regUNIPHYA_CHANNEL_XBAR_CNTL 0 0x286e 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYA_LINK_CNTL 0 0x286d 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYB_CHANNEL_XBAR_CNTL 0 0x2870 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYB_LINK_CNTL 0 0x286f 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYC_CHANNEL_XBAR_CNTL 0 0x2872 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYC_LINK_CNTL 0 0x2871 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYD_CHANNEL_XBAR_CNTL 0 0x2874 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYD_LINK_CNTL 0 0x2873 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYE_CHANNEL_XBAR_CNTL 0 0x2876 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYE_LINK_CNTL 0 0x2875 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYF_CHANNEL_XBAR_CNTL 0 0x2878 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYF_LINK_CNTL 0 0x2877 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regUNIPHYG_CHANNEL_XBAR_CNTL 0 0x287a 8 0 2
	UNIPHY_CHANNEL0_XBAR_SOURCE 0 1
	UNIPHY_CHANNEL1_XBAR_SOURCE 8 9
	UNIPHY_CHANNEL2_XBAR_SOURCE 16 17
	UNIPHY_CHANNEL3_XBAR_SOURCE 24 25
	DOUT_PHY_CHANNEL0_EN 28 28
	DOUT_PHY_CHANNEL1_EN 29 29
	DOUT_PHY_CHANNEL2_EN 30 30
	DOUT_PHY_CHANNEL3_EN 31 31
regUNIPHYG_LINK_CNTL 0 0x2879 4 0 2
	UNIPHY_CHANNEL0_INVERT 12 12
	UNIPHY_CHANNEL1_INVERT 13 13
	UNIPHY_CHANNEL2_INVERT 14 14
	UNIPHY_CHANNEL3_INVERT 15 15
regVM_REQUEST_PHYSICAL 0 0x472 2 0 2
	PDE_REQUEST_PHYSICAL 0 0
	PTE_REQUEST_PHYSICAL 3 3
regVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x2068 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG0_VPG_GENERIC_PACKET_DATA 0 0x2069 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG0_VPG_GENERIC_STATUS 0 0x206c 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG0_VPG_GSP_FRAME_UPDATE_CTRL 0 0x206a 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x206b 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG0_VPG_ISRC1_2_ACCESS_CTRL 0 0x206e 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG0_VPG_ISRC1_2_DATA 0 0x206f 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG0_VPG_MEM_PWR 0 0x206d 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG0_VPG_MPEG_INFO0 0 0x2070 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG0_VPG_MPEG_INFO1 0 0x2071 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x218c 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG1_VPG_GENERIC_PACKET_DATA 0 0x218d 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG1_VPG_GENERIC_STATUS 0 0x2190 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG1_VPG_GSP_FRAME_UPDATE_CTRL 0 0x218e 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x218f 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG1_VPG_ISRC1_2_ACCESS_CTRL 0 0x2192 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG1_VPG_ISRC1_2_DATA 0 0x2193 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG1_VPG_MEM_PWR 0 0x2191 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG1_VPG_MPEG_INFO0 0 0x2194 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG1_VPG_MPEG_INFO1 0 0x2195 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x22b0 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG2_VPG_GENERIC_PACKET_DATA 0 0x22b1 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG2_VPG_GENERIC_STATUS 0 0x22b4 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG2_VPG_GSP_FRAME_UPDATE_CTRL 0 0x22b2 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x22b3 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG2_VPG_ISRC1_2_ACCESS_CTRL 0 0x22b6 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG2_VPG_ISRC1_2_DATA 0 0x22b7 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG2_VPG_MEM_PWR 0 0x22b5 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG2_VPG_MPEG_INFO0 0 0x22b8 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG2_VPG_MPEG_INFO1 0 0x22b9 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG3_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x23d4 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG3_VPG_GENERIC_PACKET_DATA 0 0x23d5 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG3_VPG_GENERIC_STATUS 0 0x23d8 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG3_VPG_GSP_FRAME_UPDATE_CTRL 0 0x23d6 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG3_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x23d7 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG3_VPG_ISRC1_2_ACCESS_CTRL 0 0x23da 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG3_VPG_ISRC1_2_DATA 0 0x23db 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG3_VPG_MEM_PWR 0 0x23d9 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG3_VPG_MPEG_INFO0 0 0x23dc 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG3_VPG_MPEG_INFO1 0 0x23dd 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG4_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x931 1 0 3
	VPG_GENERIC_DATA_INDEX 0 7
regVPG4_VPG_GENERIC_PACKET_DATA 0 0x932 4 0 3
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG4_VPG_GENERIC_STATUS 0 0x935 3 0 3
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG4_VPG_GSP_FRAME_UPDATE_CTRL 0 0x933 30 0 3
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG4_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x934 30 0 3
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG4_VPG_ISRC1_2_ACCESS_CTRL 0 0x937 1 0 3
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG4_VPG_ISRC1_2_DATA 0 0x938 4 0 3
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG4_VPG_MEM_PWR 0 0x936 3 0 3
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG4_VPG_MPEG_INFO0 0 0x939 4 0 3
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG4_VPG_MPEG_INFO1 0 0x93a 4 0 3
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG5_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x3651 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG5_VPG_GENERIC_PACKET_DATA 0 0x3652 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG5_VPG_GENERIC_STATUS 0 0x3655 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG5_VPG_GSP_FRAME_UPDATE_CTRL 0 0x3653 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG5_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x3654 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG5_VPG_ISRC1_2_ACCESS_CTRL 0 0x3657 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG5_VPG_ISRC1_2_DATA 0 0x3658 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG5_VPG_MEM_PWR 0 0x3656 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG5_VPG_MPEG_INFO0 0 0x3659 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG5_VPG_MPEG_INFO1 0 0x365a 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG6_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x3725 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG6_VPG_GENERIC_PACKET_DATA 0 0x3726 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG6_VPG_GENERIC_STATUS 0 0x3729 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG6_VPG_GSP_FRAME_UPDATE_CTRL 0 0x3727 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG6_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x3728 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG6_VPG_ISRC1_2_ACCESS_CTRL 0 0x372b 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG6_VPG_ISRC1_2_DATA 0 0x372c 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG6_VPG_MEM_PWR 0 0x372a 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG6_VPG_MPEG_INFO0 0 0x372d 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG6_VPG_MPEG_INFO1 0 0x372e 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG7_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x37f9 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG7_VPG_GENERIC_PACKET_DATA 0 0x37fa 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG7_VPG_GENERIC_STATUS 0 0x37fd 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG7_VPG_GSP_FRAME_UPDATE_CTRL 0 0x37fb 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG7_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x37fc 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG7_VPG_ISRC1_2_ACCESS_CTRL 0 0x37ff 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG7_VPG_ISRC1_2_DATA 0 0x3800 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG7_VPG_MEM_PWR 0 0x37fe 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG7_VPG_MPEG_INFO0 0 0x3801 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG7_VPG_MPEG_INFO1 0 0x3802 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVPG8_VPG_GENERIC_PACKET_ACCESS_CTRL 0 0x38cd 1 0 2
	VPG_GENERIC_DATA_INDEX 0 7
regVPG8_VPG_GENERIC_PACKET_DATA 0 0x38ce 4 0 2
	VPG_GENERIC_DATA_BYTE0 0 7
	VPG_GENERIC_DATA_BYTE1 8 15
	VPG_GENERIC_DATA_BYTE2 16 23
	VPG_GENERIC_DATA_BYTE3 24 31
regVPG8_VPG_GENERIC_STATUS 0 0x38d1 3 0 2
	VPG_GENERIC_LOCK_STATUS 0 0
	VPG_GENERIC_CONFLICT_OCCURED 1 1
	VPG_GENERIC_CONFLICT_CLR 4 4
regVPG8_VPG_GSP_FRAME_UPDATE_CTRL 0 0x38cf 30 0 2
	VPG_GENERIC0_FRAME_UPDATE 0 0
	VPG_GENERIC1_FRAME_UPDATE 1 1
	VPG_GENERIC2_FRAME_UPDATE 2 2
	VPG_GENERIC3_FRAME_UPDATE 3 3
	VPG_GENERIC4_FRAME_UPDATE 4 4
	VPG_GENERIC5_FRAME_UPDATE 5 5
	VPG_GENERIC6_FRAME_UPDATE 6 6
	VPG_GENERIC7_FRAME_UPDATE 7 7
	VPG_GENERIC8_FRAME_UPDATE 8 8
	VPG_GENERIC9_FRAME_UPDATE 9 9
	VPG_GENERIC10_FRAME_UPDATE 10 10
	VPG_GENERIC11_FRAME_UPDATE 11 11
	VPG_GENERIC12_FRAME_UPDATE 12 12
	VPG_GENERIC13_FRAME_UPDATE 13 13
	VPG_GENERIC14_FRAME_UPDATE 14 14
	VPG_GENERIC0_FRAME_UPDATE_PENDING 16 16
	VPG_GENERIC1_FRAME_UPDATE_PENDING 17 17
	VPG_GENERIC2_FRAME_UPDATE_PENDING 18 18
	VPG_GENERIC3_FRAME_UPDATE_PENDING 19 19
	VPG_GENERIC4_FRAME_UPDATE_PENDING 20 20
	VPG_GENERIC5_FRAME_UPDATE_PENDING 21 21
	VPG_GENERIC6_FRAME_UPDATE_PENDING 22 22
	VPG_GENERIC7_FRAME_UPDATE_PENDING 23 23
	VPG_GENERIC8_FRAME_UPDATE_PENDING 24 24
	VPG_GENERIC9_FRAME_UPDATE_PENDING 25 25
	VPG_GENERIC10_FRAME_UPDATE_PENDING 26 26
	VPG_GENERIC11_FRAME_UPDATE_PENDING 27 27
	VPG_GENERIC12_FRAME_UPDATE_PENDING 28 28
	VPG_GENERIC13_FRAME_UPDATE_PENDING 29 29
	VPG_GENERIC14_FRAME_UPDATE_PENDING 30 30
regVPG8_VPG_GSP_IMMEDIATE_UPDATE_CTRL 0 0x38d0 30 0 2
	VPG_GENERIC0_IMMEDIATE_UPDATE 0 0
	VPG_GENERIC1_IMMEDIATE_UPDATE 1 1
	VPG_GENERIC2_IMMEDIATE_UPDATE 2 2
	VPG_GENERIC3_IMMEDIATE_UPDATE 3 3
	VPG_GENERIC4_IMMEDIATE_UPDATE 4 4
	VPG_GENERIC5_IMMEDIATE_UPDATE 5 5
	VPG_GENERIC6_IMMEDIATE_UPDATE 6 6
	VPG_GENERIC7_IMMEDIATE_UPDATE 7 7
	VPG_GENERIC8_IMMEDIATE_UPDATE 8 8
	VPG_GENERIC9_IMMEDIATE_UPDATE 9 9
	VPG_GENERIC10_IMMEDIATE_UPDATE 10 10
	VPG_GENERIC11_IMMEDIATE_UPDATE 11 11
	VPG_GENERIC12_IMMEDIATE_UPDATE 12 12
	VPG_GENERIC13_IMMEDIATE_UPDATE 13 13
	VPG_GENERIC14_IMMEDIATE_UPDATE 14 14
	VPG_GENERIC0_IMMEDIATE_UPDATE_PENDING 16 16
	VPG_GENERIC1_IMMEDIATE_UPDATE_PENDING 17 17
	VPG_GENERIC2_IMMEDIATE_UPDATE_PENDING 18 18
	VPG_GENERIC3_IMMEDIATE_UPDATE_PENDING 19 19
	VPG_GENERIC4_IMMEDIATE_UPDATE_PENDING 20 20
	VPG_GENERIC5_IMMEDIATE_UPDATE_PENDING 21 21
	VPG_GENERIC6_IMMEDIATE_UPDATE_PENDING 22 22
	VPG_GENERIC7_IMMEDIATE_UPDATE_PENDING 23 23
	VPG_GENERIC8_IMMEDIATE_UPDATE_PENDING 24 24
	VPG_GENERIC9_IMMEDIATE_UPDATE_PENDING 25 25
	VPG_GENERIC10_IMMEDIATE_UPDATE_PENDING 26 26
	VPG_GENERIC11_IMMEDIATE_UPDATE_PENDING 27 27
	VPG_GENERIC12_IMMEDIATE_UPDATE_PENDING 28 28
	VPG_GENERIC13_IMMEDIATE_UPDATE_PENDING 29 29
	VPG_GENERIC14_IMMEDIATE_UPDATE_PENDING 30 30
regVPG8_VPG_ISRC1_2_ACCESS_CTRL 0 0x38d3 1 0 2
	VPG_ISRC1_2_DATA_INDEX 0 3
regVPG8_VPG_ISRC1_2_DATA 0 0x38d4 4 0 2
	VPG_ISRC_DATA_BYTE0 0 7
	VPG_ISRC_DATA_BYTE1 8 15
	VPG_ISRC_DATA_BYTE2 16 23
	VPG_ISRC_DATA_BYTE3 24 31
regVPG8_VPG_MEM_PWR 0 0x38d2 3 0 2
	VPG_GSP_MEM_LIGHT_SLEEP_DIS 0 0
	VPG_GSP_LIGHT_SLEEP_FORCE 4 4
	VPG_GSP_MEM_PWR_STATE 8 8
regVPG8_VPG_MPEG_INFO0 0 0x38d5 4 0 2
	VPG_MPEG_INFO_CHECKSUM 0 7
	VPG_MPEG_INFO_MB0 8 15
	VPG_MPEG_INFO_MB1 16 23
	VPG_MPEG_INFO_MB2 24 31
regVPG8_VPG_MPEG_INFO1 0 0x38d6 4 0 2
	VPG_MPEG_INFO_MB3 0 7
	VPG_MPEG_INFO_MF 8 9
	VPG_MPEG_INFO_FR 12 12
	VPG_MPEG_INFO_UPDATE 16 16
regVTG0_CONTROL 0 0x530 3 0 2
	VTG0_FP2 0 14
	VTG0_VCOUNT_INIT 16 30
	VTG0_ENABLE 31 31
regVTG1_CONTROL 0 0x531 3 0 2
	VTG1_FP2 0 14
	VTG1_VCOUNT_INIT 16 30
	VTG1_ENABLE 31 31
regVTG2_CONTROL 0 0x532 3 0 2
	VTG2_FP2 0 14
	VTG2_VCOUNT_INIT 16 30
	VTG2_ENABLE 31 31
regVTG3_CONTROL 0 0x533 3 0 2
	VTG3_FP2 0 14
	VTG3_VCOUNT_INIT 16 30
	VTG3_ENABLE 31 31
regWAKE_ENABLE 0 0x4b7003 1 0 3
	SDIN_WAKE_ENABLE_FLAG 0 0
regWALL_CLOCK_COUNTER 0 0x4b700c 1 0 3
	WALL_CLOCK_COUNTER 0 31
regWBIF0_MISC_CTRL 0 0x335 4 0 2
	MCIFWB0_WR_COMBINE_TIMEOUT_THRESH 0 9
	MCIF_WB0_SOCCLK_DS_ENABLE 16 16
	MCIF_WB0_WM_CHG_ACK_INT_DIS 24 24
	MCIF_WB0_WM_CHG_ACK_INT_STATUS 25 25
regWBIF0_PHASE0_OUTSTANDING_COUNTER 0 0x336 1 0 2
	MCIF_WB0_PHASE0_OUTSTANDING_COUNTER 0 26
regWBIF0_PHASE1_OUTSTANDING_COUNTER 0 0x337 1 0 2
	MCIF_WB0_PHASE1_OUTSTANDING_COUNTER 0 26
regWBIF_SMU_WM_CONTROL 0 0x334 2 0 2
	MCIF_WB_WM_CHG_SEL 20 21
	MCIF_WB_WM_CHG_REQ 22 22
regWB_INTERRUPT_DEST 0 0x14e 3 0 2
	WBSCL0_IHIF_DATA_OVERFLOW_INTERRUPT_DEST 1 1
	WBSCL1_IHIF_DATA_OVERFLOW_INTERRUPT_DEST 9 9
	WBSCL2_IHIF_DATA_OVERFLOW_INTERRUPT_DEST 11 11
