Translating ARM to MIPS

LDR     r0, [r1]

lw      $s0, 0($s1)
