<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$70 <= ((sLatch(19) AND sLatch(13) AND sLatch(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(19) AND NOT sLatch(18) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND sLatch(18) AND sLatch(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND NOT sLatch(18) AND sLatch(1)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$71 <= ((sLatch(19) AND sLatch(10) AND NOT sLatch(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(19) AND sLatch(14) AND sLatch(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND sLatch(18) AND sLatch(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND NOT sLatch(18) AND sLatch(2)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$72 <= ((sLatch(19) AND sLatch(12) AND sLatch(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(19) AND NOT sLatch(18) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND sLatch(0) AND NOT sLatch(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND sLatch(18) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$74 <= ((sLatch(23) AND sLatch(12) AND sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(23) AND NOT sLatch(22) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(0) AND NOT sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(22) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$75 <= ((sLatch(23) AND sLatch(11) AND NOT sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(23) AND sLatch(15) AND sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(22) AND sLatch(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND NOT sLatch(22) AND sLatch(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$76 <= ((sLatch(23) AND sLatch(13) AND sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(23) AND NOT sLatch(22) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(1) AND NOT sLatch(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(22) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$78 <= ((sLatch(27) AND sLatch(12) AND sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(27) AND NOT sLatch(26) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(0) AND NOT sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(26) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$79 <= ((sLatch(27) AND sLatch(11) AND NOT sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(27) AND sLatch(15) AND sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(26) AND sLatch(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND NOT sLatch(26) AND sLatch(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$80 <= ((sLatch(27) AND sLatch(13) AND sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(27) AND NOT sLatch(26) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(1) AND NOT sLatch(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(26) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$82 <= ((sLatch(31) AND sLatch(12) AND sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(31) AND NOT sLatch(30) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(0) AND NOT sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(30) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$83 <= ((sLatch(31) AND sLatch(11) AND NOT sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(31) AND sLatch(15) AND sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(30) AND sLatch(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND NOT sLatch(30) AND sLatch(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$84 <= ((sLatch(31) AND sLatch(13) AND sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(31) AND NOT sLatch(30) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(1) AND NOT sLatch(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(30) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$86 <= ((sLatch(35) AND sLatch(12) AND sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(35) AND NOT sLatch(34) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(0) AND NOT sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(34) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$87 <= ((sLatch(35) AND sLatch(11) AND NOT sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(35) AND sLatch(15) AND sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(34) AND sLatch(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND NOT sLatch(34) AND sLatch(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$88 <= ((sLatch(35) AND sLatch(13) AND sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(35) AND NOT sLatch(34) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(1) AND NOT sLatch(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(34) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$90 <= ((sLatch(39) AND sLatch(12) AND sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(39) AND NOT sLatch(38) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(0) AND NOT sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(38) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$91 <= ((sLatch(39) AND sLatch(11) AND NOT sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(39) AND sLatch(15) AND sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(38) AND sLatch(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND NOT sLatch(38) AND sLatch(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$92 <= ((sLatch(39) AND sLatch(13) AND sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(39) AND NOT sLatch(38) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(1) AND NOT sLatch(38))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(38) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$94 <= ((sLatch(43) AND sLatch(12) AND sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(43) AND NOT sLatch(42) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(0) AND NOT sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(42) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$95 <= ((sLatch(43) AND sLatch(11) AND NOT sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(43) AND sLatch(15) AND sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(3) AND NOT sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(42) AND sLatch(7)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$96 <= ((sLatch(43) AND sLatch(13) AND sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(43) AND NOT sLatch(42) AND sLatch(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(1) AND NOT sLatch(42))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(42) AND sLatch(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$97 <= ((sLatch(47) AND sLatch(10) AND NOT sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(47) AND sLatch(14) AND sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(2) AND NOT sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(46) AND sLatch(6)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$98 <= ((sLatch(47) AND sLatch(12) AND sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(47) AND NOT sLatch(46) AND sLatch(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(0) AND NOT sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(46) AND sLatch(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$99 <= ((sLatch(47) AND sLatch(11) AND NOT sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(47) AND sLatch(15) AND sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(3) AND NOT sLatch(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(46) AND sLatch(7)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_ctr0: FTCPE port map (ctr(0),'1',pClock,'0','0');
</td></tr><tr><td>
FTCPE_ctr1: FTCPE port map (ctr(1),ctr_T(1),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ctr_T(1) <= ((NOT ctr(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ctr(1) AND ctr(2) AND ctr(3)));
</td></tr><tr><td>
FTCPE_ctr2: FTCPE port map (ctr(2),ctr_T(2),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ctr_T(2) <= ((ctr(0) AND ctr(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ctr(0) AND ctr(2) AND ctr(3)));
</td></tr><tr><td>
FTCPE_ctr3: FTCPE port map (ctr(3),ctr_T(3),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ctr_T(3) <= ((ctr(0) AND ctr(1) AND ctr(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ctr(0) AND ctr(2) AND ctr(3)));
</td></tr><tr><td>
FTCPE_flip: FTCPE port map (flip,'1',pClock,'0','0');
</td></tr><tr><td>
FDCPE_pSerialOut0: FDCPE port map (pSerialOut(0),sSerialOut(0),pClock,'0','0',pSerialOut_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(0) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut1: FDCPE port map (pSerialOut(1),sSerialOut(1),pClock,'0','0',pSerialOut_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(1) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut2: FDCPE port map (pSerialOut(2),sSerialOut(2),pClock,'0','0',pSerialOut_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(2) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut3: FDCPE port map (pSerialOut(3),sSerialOut(3),pClock,'0','0',pSerialOut_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(3) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut4: FDCPE port map (pSerialOut(4),sSerialOut(4),pClock,'0','0',pSerialOut_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(4) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut5: FDCPE port map (pSerialOut(5),sSerialOut(5),pClock,'0','0',pSerialOut_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(5) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut6: FDCPE port map (pSerialOut(6),sSerialOut(6),pClock,'0','0',pSerialOut_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(6) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
FDCPE_pSerialOut7: FDCPE port map (pSerialOut(7),sSerialOut(7),pClock,'0','0',pSerialOut_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pSerialOut_CE(7) <= (ctr(0) AND NOT ctr(1) AND ctr(2) AND ctr(3));
</td></tr><tr><td>
</td></tr><tr><td>
sInv(0) <= NOT sInv(2);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(1) <= NOT sInv(0);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(2) <= NOT sInv(1);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(3) <= NOT sInv(5);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(4) <= NOT sInv(3);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(5) <= NOT sInv(4);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(6) <= NOT sInv(8);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(7) <= NOT sInv(6);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(8) <= NOT sInv(7);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(9) <= NOT sInv(11);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(10) <= NOT sInv(9);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(11) <= NOT sInv(10);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(12) <= NOT sInv(14);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(13) <= NOT sInv(12);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(14) <= NOT sInv(13);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(15) <= NOT sInv(17);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(16) <= NOT sInv(15);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(17) <= NOT sInv(16);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(18) <= NOT sInv(20);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(19) <= NOT sInv(18);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(20) <= NOT sInv(19);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(21) <= NOT sInv(23);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(22) <= NOT sInv(21);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(23) <= NOT sInv(22);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(24) <= NOT sInv(26);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(25) <= NOT sInv(24);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(26) <= NOT sInv(25);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(27) <= NOT sInv(29);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(28) <= NOT sInv(27);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(29) <= NOT sInv(28);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(30) <= NOT sInv(32);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(31) <= NOT sInv(30);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(32) <= NOT sInv(31);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(33) <= NOT sInv(35);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(34) <= NOT sInv(33);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(35) <= NOT sInv(34);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(36) <= NOT sInv(38);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(37) <= NOT sInv(36);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(38) <= NOT sInv(37);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(39) <= NOT sInv(41);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(40) <= NOT sInv(39);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(41) <= NOT sInv(40);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(42) <= NOT sInv(44);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(43) <= NOT sInv(42);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(44) <= NOT sInv(43);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(45) <= NOT sInv(47);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(46) <= NOT sInv(45);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(47) <= NOT sInv(46);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(48) <= NOT sInv(50);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(49) <= NOT sInv(48);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(50) <= NOT sInv(49);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(51) <= NOT sInv(53);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(52) <= NOT sInv(51);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(53) <= NOT sInv(52);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(54) <= NOT sInv(56);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(55) <= NOT sInv(54);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(56) <= NOT sInv(55);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(57) <= NOT sInv(59);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(58) <= NOT sInv(57);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(59) <= NOT sInv(58);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(60) <= NOT sInv(62);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(61) <= NOT sInv(60);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(62) <= NOT sInv(61);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(63) <= NOT sInv(65);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(64) <= NOT sInv(63);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(65) <= NOT sInv(64);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(66) <= NOT sInv(68);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(67) <= NOT sInv(66);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(68) <= NOT sInv(67);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(69) <= NOT sInv(71);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(70) <= NOT sInv(69);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(71) <= NOT sInv(70);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(72) <= NOT sInv(74);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(73) <= NOT sInv(72);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(74) <= NOT sInv(73);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(75) <= NOT sInv(77);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(76) <= NOT sInv(75);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(77) <= NOT sInv(76);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(78) <= NOT sInv(80);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(79) <= NOT sInv(78);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(80) <= NOT sInv(79);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(81) <= NOT sInv(83);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(82) <= NOT sInv(81);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(83) <= NOT sInv(82);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(84) <= NOT sInv(86);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(85) <= NOT sInv(84);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(86) <= NOT sInv(85);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(87) <= NOT sInv(89);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(88) <= NOT sInv(87);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(89) <= NOT sInv(88);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(90) <= NOT sInv(92);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(91) <= NOT sInv(90);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(92) <= NOT sInv(91);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(93) <= NOT sInv(95);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(94) <= NOT sInv(93);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(95) <= NOT sInv(94);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(96) <= NOT sInv(98);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(97) <= NOT sInv(96);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(98) <= NOT sInv(97);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(99) <= NOT sInv(101);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(100) <= NOT sInv(99);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(101) <= NOT sInv(100);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(102) <= NOT sInv(104);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(103) <= NOT sInv(102);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(104) <= NOT sInv(103);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(105) <= NOT sInv(107);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(106) <= NOT sInv(105);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(107) <= NOT sInv(106);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(108) <= NOT sInv(110);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(109) <= NOT sInv(108);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(110) <= NOT sInv(109);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(111) <= NOT sInv(113);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(112) <= NOT sInv(111);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(113) <= NOT sInv(112);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(114) <= NOT sInv(116);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(115) <= NOT sInv(114);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(116) <= NOT sInv(115);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(117) <= NOT sInv(119);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(118) <= NOT sInv(117);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(119) <= NOT sInv(118);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(120) <= NOT sInv(122);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(121) <= NOT sInv(120);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(122) <= NOT sInv(121);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(123) <= NOT sInv(125);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(124) <= NOT sInv(123);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(125) <= NOT sInv(124);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(126) <= NOT sInv(128);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(127) <= NOT sInv(126);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(128) <= NOT sInv(127);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(129) <= NOT sInv(131);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(130) <= NOT sInv(129);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(131) <= NOT sInv(130);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(132) <= NOT sInv(134);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(133) <= NOT sInv(132);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(134) <= NOT sInv(133);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(135) <= NOT sInv(137);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(136) <= NOT sInv(135);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(137) <= NOT sInv(136);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(138) <= NOT sInv(140);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(139) <= NOT sInv(138);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(140) <= NOT sInv(139);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(141) <= NOT sInv(143);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(142) <= NOT sInv(141);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(143) <= NOT sInv(142);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(144) <= NOT sInv(146);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(145) <= NOT sInv(144);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(146) <= NOT sInv(145);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(147) <= NOT sInv(149);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(148) <= NOT sInv(147);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(149) <= NOT sInv(148);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(150) <= NOT sInv(152);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(151) <= NOT sInv(150);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(152) <= NOT sInv(151);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(153) <= NOT sInv(155);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(154) <= NOT sInv(153);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(155) <= NOT sInv(154);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(156) <= NOT sInv(158);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(157) <= NOT sInv(156);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(158) <= NOT sInv(157);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(159) <= NOT sInv(161);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(160) <= NOT sInv(159);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(161) <= NOT sInv(160);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(162) <= NOT sInv(164);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(163) <= NOT sInv(162);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(164) <= NOT sInv(163);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(165) <= NOT sInv(167);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(166) <= NOT sInv(165);
</td></tr><tr><td>
</td></tr><tr><td>
sInv(167) <= NOT sInv(166);
</td></tr><tr><td>
FDCPE_sLatch0: FDCPE port map (sLatch(0),sLatch_D(0),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(0) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(0) <= ((sLatch(55) AND sInv(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(55) AND NOT sInv(1)));
</td></tr><tr><td>
FDCPE_sLatch1: FDCPE port map (sLatch(1),sLatch_D(1),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(1) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(1) <= ((sLatch(0) AND sInv(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(0) AND NOT sInv(4)));
</td></tr><tr><td>
FDCPE_sLatch2: FDCPE port map (sLatch(2),sLatch_D(2),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(2) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(2) <= ((sLatch(1) AND sInv(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(1) AND NOT sInv(7)));
</td></tr><tr><td>
FDCPE_sLatch3: FDCPE port map (sLatch(3),sLatch_D(3),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(3) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(3) <= ((sLatch(2) AND sInv(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(2) AND NOT sInv(10)));
</td></tr><tr><td>
FDCPE_sLatch4: FDCPE port map (sLatch(4),sLatch_D(4),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(4) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(4) <= ((sLatch(3) AND sInv(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(3) AND NOT sInv(13)));
</td></tr><tr><td>
FDCPE_sLatch5: FDCPE port map (sLatch(5),sLatch_D(5),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(5) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(5) <= ((sLatch(4) AND sInv(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(4) AND NOT sInv(16)));
</td></tr><tr><td>
FDCPE_sLatch6: FDCPE port map (sLatch(6),sLatch_D(6),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(6) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(6) <= ((sLatch(5) AND sInv(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(5) AND NOT sInv(19)));
</td></tr><tr><td>
FDCPE_sLatch7: FDCPE port map (sLatch(7),sLatch_D(7),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(7) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(7) <= ((sLatch(6) AND sInv(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(6) AND NOT sInv(22)));
</td></tr><tr><td>
FDCPE_sLatch8: FDCPE port map (sLatch(8),sLatch_D(8),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(8) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(8) <= ((sLatch(7) AND sInv(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(7) AND NOT sInv(25)));
</td></tr><tr><td>
FDCPE_sLatch9: FDCPE port map (sLatch(9),sLatch_D(9),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(9) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(9) <= ((sLatch(8) AND sInv(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(8) AND NOT sInv(28)));
</td></tr><tr><td>
FDCPE_sLatch10: FDCPE port map (sLatch(10),sLatch_D(10),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(10) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(10) <= ((sLatch(9) AND sInv(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(9) AND NOT sInv(31)));
</td></tr><tr><td>
FDCPE_sLatch11: FDCPE port map (sLatch(11),sLatch_D(11),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(11) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(11) <= ((sLatch(10) AND sInv(34))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(10) AND NOT sInv(34)));
</td></tr><tr><td>
FDCPE_sLatch12: FDCPE port map (sLatch(12),sLatch_D(12),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(12) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(12) <= ((sLatch(11) AND sInv(37))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(11) AND NOT sInv(37)));
</td></tr><tr><td>
FDCPE_sLatch13: FDCPE port map (sLatch(13),sLatch_D(13),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(13) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(13) <= ((sLatch(12) AND sInv(40))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(12) AND NOT sInv(40)));
</td></tr><tr><td>
FDCPE_sLatch14: FDCPE port map (sLatch(14),sLatch_D(14),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(14) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(14) <= ((sLatch(13) AND sInv(43))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(13) AND NOT sInv(43)));
</td></tr><tr><td>
FDCPE_sLatch15: FDCPE port map (sLatch(15),sLatch_D(15),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(15) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(15) <= ((sLatch(14) AND sInv(46))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(14) AND NOT sInv(46)));
</td></tr><tr><td>
FDCPE_sLatch16: FDCPE port map (sLatch(16),sLatch_D(16),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(16) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(16) <= ((sLatch(15) AND sInv(49))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(15) AND NOT sInv(49)));
</td></tr><tr><td>
FDCPE_sLatch17: FDCPE port map (sLatch(17),sLatch_D(17),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(17) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(17) <= ((sLatch(16) AND sInv(52))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(16) AND NOT sInv(52)));
</td></tr><tr><td>
FDCPE_sLatch18: FDCPE port map (sLatch(18),sLatch_D(18),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(18) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(18) <= ((sLatch(17) AND sInv(55))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(17) AND NOT sInv(55)));
</td></tr><tr><td>
FDCPE_sLatch19: FDCPE port map (sLatch(19),sLatch_D(19),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(19) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(19) <= ((sLatch(18) AND sInv(58))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(18) AND NOT sInv(58)));
</td></tr><tr><td>
FDCPE_sLatch20: FDCPE port map (sLatch(20),sLatch_D(20),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(20) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(20) <= ((sLatch(19) AND sInv(61))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND NOT sInv(61)));
</td></tr><tr><td>
FDCPE_sLatch21: FDCPE port map (sLatch(21),sLatch_D(21),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(21) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(21) <= ((sLatch(20) AND sInv(64))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(20) AND NOT sInv(64)));
</td></tr><tr><td>
FDCPE_sLatch22: FDCPE port map (sLatch(22),sLatch_D(22),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(22) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(22) <= ((sLatch(21) AND sInv(67))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(21) AND NOT sInv(67)));
</td></tr><tr><td>
FDCPE_sLatch23: FDCPE port map (sLatch(23),sLatch_D(23),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(23) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(23) <= ((sLatch(22) AND sInv(70))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(22) AND NOT sInv(70)));
</td></tr><tr><td>
FDCPE_sLatch24: FDCPE port map (sLatch(24),sLatch_D(24),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(24) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(24) <= ((sLatch(23) AND sInv(73))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND NOT sInv(73)));
</td></tr><tr><td>
FDCPE_sLatch25: FDCPE port map (sLatch(25),sLatch_D(25),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(25) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(25) <= ((sLatch(24) AND sInv(76))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(24) AND NOT sInv(76)));
</td></tr><tr><td>
FDCPE_sLatch26: FDCPE port map (sLatch(26),sLatch_D(26),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(26) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(26) <= ((sLatch(25) AND sInv(79))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(25) AND NOT sInv(79)));
</td></tr><tr><td>
FDCPE_sLatch27: FDCPE port map (sLatch(27),sLatch_D(27),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(27) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(27) <= ((sLatch(26) AND sInv(82))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(26) AND NOT sInv(82)));
</td></tr><tr><td>
FDCPE_sLatch28: FDCPE port map (sLatch(28),sLatch_D(28),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(28) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(28) <= ((sLatch(27) AND sInv(85))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND NOT sInv(85)));
</td></tr><tr><td>
FDCPE_sLatch29: FDCPE port map (sLatch(29),sLatch_D(29),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(29) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(29) <= ((sLatch(28) AND sInv(88))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(28) AND NOT sInv(88)));
</td></tr><tr><td>
FDCPE_sLatch30: FDCPE port map (sLatch(30),sLatch_D(30),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(30) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(30) <= ((sLatch(29) AND sInv(91))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(29) AND NOT sInv(91)));
</td></tr><tr><td>
FDCPE_sLatch31: FDCPE port map (sLatch(31),sLatch_D(31),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(31) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(31) <= ((sLatch(30) AND sInv(94))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(30) AND NOT sInv(94)));
</td></tr><tr><td>
FDCPE_sLatch32: FDCPE port map (sLatch(32),sLatch_D(32),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(32) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(32) <= ((sLatch(31) AND sInv(97))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND NOT sInv(97)));
</td></tr><tr><td>
FDCPE_sLatch33: FDCPE port map (sLatch(33),sLatch_D(33),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(33) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(33) <= ((sLatch(32) AND sInv(100))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(32) AND NOT sInv(100)));
</td></tr><tr><td>
FDCPE_sLatch34: FDCPE port map (sLatch(34),sLatch_D(34),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(34) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(34) <= ((sLatch(33) AND sInv(103))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(33) AND NOT sInv(103)));
</td></tr><tr><td>
FDCPE_sLatch35: FDCPE port map (sLatch(35),sLatch_D(35),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(35) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(35) <= ((sLatch(34) AND sInv(106))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(34) AND NOT sInv(106)));
</td></tr><tr><td>
FDCPE_sLatch36: FDCPE port map (sLatch(36),sLatch_D(36),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(36) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(36) <= ((sLatch(35) AND sInv(109))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND NOT sInv(109)));
</td></tr><tr><td>
FDCPE_sLatch37: FDCPE port map (sLatch(37),sLatch_D(37),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(37) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(37) <= ((sLatch(36) AND sInv(112))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(36) AND NOT sInv(112)));
</td></tr><tr><td>
FDCPE_sLatch38: FDCPE port map (sLatch(38),sLatch_D(38),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(38) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(38) <= ((sLatch(37) AND sInv(115))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(37) AND NOT sInv(115)));
</td></tr><tr><td>
FDCPE_sLatch39: FDCPE port map (sLatch(39),sLatch_D(39),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(39) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(39) <= ((sLatch(38) AND sInv(118))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(38) AND NOT sInv(118)));
</td></tr><tr><td>
FDCPE_sLatch40: FDCPE port map (sLatch(40),sLatch_D(40),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(40) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(40) <= ((sLatch(39) AND sInv(121))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND NOT sInv(121)));
</td></tr><tr><td>
FDCPE_sLatch41: FDCPE port map (sLatch(41),sLatch_D(41),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(41) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(41) <= ((sLatch(40) AND sInv(124))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(40) AND NOT sInv(124)));
</td></tr><tr><td>
FDCPE_sLatch42: FDCPE port map (sLatch(42),sLatch_D(42),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(42) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(42) <= ((sLatch(41) AND sInv(127))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(41) AND NOT sInv(127)));
</td></tr><tr><td>
FDCPE_sLatch43: FDCPE port map (sLatch(43),sLatch_D(43),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(43) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(43) <= ((sLatch(42) AND sInv(130))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(42) AND NOT sInv(130)));
</td></tr><tr><td>
FDCPE_sLatch44: FDCPE port map (sLatch(44),sLatch_D(44),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(44) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(44) <= ((sLatch(43) AND sInv(133))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND NOT sInv(133)));
</td></tr><tr><td>
FDCPE_sLatch45: FDCPE port map (sLatch(45),sLatch_D(45),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(45) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(45) <= ((sLatch(44) AND sInv(136))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(44) AND NOT sInv(136)));
</td></tr><tr><td>
FDCPE_sLatch46: FDCPE port map (sLatch(46),sLatch_D(46),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(46) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(46) <= ((sLatch(45) AND sInv(139))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(45) AND NOT sInv(139)));
</td></tr><tr><td>
FDCPE_sLatch47: FDCPE port map (sLatch(47),sLatch_D(47),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(47) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(47) <= ((sLatch(46) AND sInv(142))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(46) AND NOT sInv(142)));
</td></tr><tr><td>
FDCPE_sLatch48: FDCPE port map (sLatch(48),sLatch_D(48),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(48) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(48) <= ((sLatch(47) AND sInv(145))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND NOT sInv(145)));
</td></tr><tr><td>
FDCPE_sLatch49: FDCPE port map (sLatch(49),sLatch_D(49),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(49) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(49) <= ((sLatch(48) AND sInv(148))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(48) AND NOT sInv(148)));
</td></tr><tr><td>
FDCPE_sLatch50: FDCPE port map (sLatch(50),sLatch_D(50),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(50) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(50) <= ((sLatch(49) AND sInv(151))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(49) AND NOT sInv(151)));
</td></tr><tr><td>
FDCPE_sLatch51: FDCPE port map (sLatch(51),sLatch_D(51),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(51) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(51) <= ((sLatch(50) AND sInv(154))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(50) AND NOT sInv(154)));
</td></tr><tr><td>
FDCPE_sLatch52: FDCPE port map (sLatch(52),sLatch_D(52),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(52) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(52) <= ((sLatch(51) AND sInv(157))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(51) AND NOT sInv(157)));
</td></tr><tr><td>
FDCPE_sLatch53: FDCPE port map (sLatch(53),sLatch_D(53),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(53) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(53) <= ((sLatch(52) AND sInv(160))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(52) AND NOT sInv(160)));
</td></tr><tr><td>
FDCPE_sLatch54: FDCPE port map (sLatch(54),sLatch_D(54),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(54) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(54) <= ((sLatch(53) AND sInv(163))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(53) AND NOT sInv(163)));
</td></tr><tr><td>
FDCPE_sLatch55: FDCPE port map (sLatch(55),sLatch_D(55),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(55) <= flip
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sLatch_D(55) <= ((sLatch(54) AND sInv(166))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(54) AND NOT sInv(166)));
</td></tr><tr><td>
FTCPE_sSerialOut0: FTCPE port map (sSerialOut(0),sSerialOut_T(0),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(0) <= ((sLatch(19) AND sLatch(15) AND sLatch(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(17) AND sLatch(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND sLatch(18) AND sLatch(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(17) AND sLatch(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(17) AND NOT sLatch(16) AND $OpTx$FX_DC$71)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(17) AND sLatch(16) AND $OpTx$FX_DC$70)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(17) AND NOT sLatch(16) AND $OpTx$FX_DC$72)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(19) AND sLatch(11) AND NOT sLatch(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(17) AND sLatch(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(19) AND NOT sLatch(18) AND sLatch(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(17) AND sLatch(16)));
</td></tr><tr><td>
FTCPE_sSerialOut1: FTCPE port map (sSerialOut(1),sSerialOut_T(1),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(1) <= ((sLatch(23) AND sLatch(14) AND sLatch(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(21) AND NOT sLatch(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND sLatch(22) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(21) AND NOT sLatch(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(21) AND sLatch(20) AND $OpTx$FX_DC$75)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(21) AND sLatch(20) AND $OpTx$FX_DC$76)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(21) AND NOT sLatch(20) AND $OpTx$FX_DC$74)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(23) AND sLatch(10) AND NOT sLatch(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(21) AND NOT sLatch(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(23) AND NOT sLatch(22) AND sLatch(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(21) AND NOT sLatch(20)));
</td></tr><tr><td>
FTCPE_sSerialOut2: FTCPE port map (sSerialOut(2),sSerialOut_T(2),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(2) <= ((sLatch(27) AND sLatch(14) AND sLatch(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(25) AND NOT sLatch(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND sLatch(26) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(25) AND NOT sLatch(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(25) AND sLatch(24) AND $OpTx$FX_DC$79)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(25) AND sLatch(24) AND $OpTx$FX_DC$80)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(25) AND NOT sLatch(24) AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(27) AND sLatch(10) AND NOT sLatch(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(25) AND NOT sLatch(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(27) AND NOT sLatch(26) AND sLatch(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(25) AND NOT sLatch(24)));
</td></tr><tr><td>
FTCPE_sSerialOut3: FTCPE port map (sSerialOut(3),sSerialOut_T(3),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(3) <= ((sLatch(31) AND sLatch(14) AND sLatch(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(29) AND NOT sLatch(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(30) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(29) AND NOT sLatch(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(29) AND sLatch(28) AND $OpTx$FX_DC$83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(29) AND sLatch(28) AND $OpTx$FX_DC$84)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(29) AND NOT sLatch(28) AND $OpTx$FX_DC$82)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(31) AND sLatch(10) AND NOT sLatch(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(29) AND NOT sLatch(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(31) AND sLatch(2) AND NOT sLatch(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(29) AND NOT sLatch(28)));
</td></tr><tr><td>
FTCPE_sSerialOut4: FTCPE port map (sSerialOut(4),sSerialOut_T(4),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(4) <= ((sLatch(35) AND sLatch(14) AND sLatch(34) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(33) AND NOT sLatch(32))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(34) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(33) AND NOT sLatch(32))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(33) AND sLatch(32) AND $OpTx$FX_DC$87)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(33) AND sLatch(32) AND $OpTx$FX_DC$88)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(33) AND NOT sLatch(32) AND $OpTx$FX_DC$86)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(35) AND sLatch(10) AND NOT sLatch(34) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(33) AND NOT sLatch(32))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(35) AND sLatch(2) AND NOT sLatch(34) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(33) AND NOT sLatch(32)));
</td></tr><tr><td>
FTCPE_sSerialOut5: FTCPE port map (sSerialOut(5),sSerialOut_T(5),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(5) <= ((sLatch(39) AND sLatch(14) AND sLatch(38) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(37) AND NOT sLatch(36))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(38) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(37) AND NOT sLatch(36))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(37) AND sLatch(36) AND $OpTx$FX_DC$91)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(37) AND sLatch(36) AND $OpTx$FX_DC$92)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(37) AND NOT sLatch(36) AND $OpTx$FX_DC$90)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(39) AND sLatch(10) AND NOT sLatch(38) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(37) AND NOT sLatch(36))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(39) AND sLatch(2) AND NOT sLatch(38) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(37) AND NOT sLatch(36)));
</td></tr><tr><td>
FTCPE_sSerialOut6: FTCPE port map (sSerialOut(6),sSerialOut_T(6),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(6) <= ((sLatch(43) AND sLatch(14) AND sLatch(42) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(41) AND NOT sLatch(40))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(42) AND sLatch(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(41) AND NOT sLatch(40))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(41) AND sLatch(40) AND $OpTx$FX_DC$95)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(41) AND sLatch(40) AND $OpTx$FX_DC$96)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(41) AND NOT sLatch(40) AND $OpTx$FX_DC$94)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(43) AND sLatch(10) AND NOT sLatch(42) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(41) AND NOT sLatch(40))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(43) AND sLatch(2) AND NOT sLatch(42) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sLatch(41) AND NOT sLatch(40)));
</td></tr><tr><td>
FTCPE_sSerialOut7: FTCPE port map (sSerialOut(7),sSerialOut_T(7),pClock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sSerialOut_T(7) <= ((sLatch(47) AND sLatch(13) AND sLatch(46) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sLatch(45) AND sLatch(44))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(46) AND sLatch(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sLatch(45) AND sLatch(44))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(45) AND sLatch(44) AND $OpTx$FX_DC$99)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(45) AND NOT sLatch(44) AND $OpTx$FX_DC$97)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(45) AND NOT sLatch(44) AND $OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sLatch(47) AND NOT sLatch(46) AND sLatch(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sLatch(45) AND sLatch(44))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sLatch(47) AND sLatch(1) AND NOT sLatch(46) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sLatch(45) AND sLatch(44)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
