[12:23:43.301] <TB1>     INFO: *** Welcome to pxar ***
[12:23:43.301] <TB1>     INFO: *** Today: 2016/06/23
[12:23:43.307] <TB1>     INFO: *** Version: b2a7-dirty
[12:23:43.307] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:23:43.308] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:23:43.308] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//defaultMaskFile.dat
[12:23:43.308] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C15.dat
[12:23:43.385] <TB1>     INFO:         clk: 4
[12:23:43.385] <TB1>     INFO:         ctr: 4
[12:23:43.385] <TB1>     INFO:         sda: 19
[12:23:43.385] <TB1>     INFO:         tin: 9
[12:23:43.385] <TB1>     INFO:         level: 15
[12:23:43.385] <TB1>     INFO:         triggerdelay: 0
[12:23:43.385] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:23:43.385] <TB1>     INFO: Log level: DEBUG
[12:23:43.396] <TB1>     INFO: Found DTB DTB_WRECOM
[12:23:43.405] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[12:23:43.408] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[12:23:43.411] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[12:23:44.971] <TB1>     INFO: DUT info: 
[12:23:44.971] <TB1>     INFO: The DUT currently contains the following objects:
[12:23:44.971] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:23:44.971] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[12:23:44.971] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[12:23:44.971] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:23:44.971] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.971] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.972] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.972] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.972] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:23:44.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:44.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:44.974] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:44.975] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:44.977] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31178752
[12:23:44.977] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ec9f90
[12:23:44.977] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e40770
[12:23:44.977] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd689d94010
[12:23:44.977] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd68ffff510
[12:23:44.978] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31244288 fPxarMemory = 0x7fd689d94010
[12:23:44.979] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[12:23:44.980] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[12:23:44.980] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[12:23:44.980] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:23:45.380] <TB1>     INFO: enter 'restricted' command line mode
[12:23:45.380] <TB1>     INFO: enter test to run
[12:23:45.380] <TB1>     INFO:   test: FPIXTest no parameter change
[12:23:45.380] <TB1>     INFO:   running: fpixtest
[12:23:45.380] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:23:45.384] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:23:45.384] <TB1>     INFO: ######################################################################
[12:23:45.384] <TB1>     INFO: PixTestFPIXTest::doTest()
[12:23:45.384] <TB1>     INFO: ######################################################################
[12:23:45.387] <TB1>     INFO: ######################################################################
[12:23:45.387] <TB1>     INFO: PixTestPretest::doTest()
[12:23:45.387] <TB1>     INFO: ######################################################################
[12:23:45.390] <TB1>     INFO:    ----------------------------------------------------------------------
[12:23:45.390] <TB1>     INFO:    PixTestPretest::programROC() 
[12:23:45.390] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:03.406] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:24:03.406] <TB1>     INFO: IA differences per ROC:  19.3 18.5 19.3 18.5 18.5 16.9 19.3 18.5 19.3 18.5 18.5 17.7 19.3 20.1 17.7 18.5
[12:24:03.477] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:03.477] <TB1>     INFO:    PixTestPretest::checkIdig() 
[12:24:03.477] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:04.730] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:24:05.232] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[12:24:05.733] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[12:24:06.235] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[12:24:06.737] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:24:07.239] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[12:24:07.741] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[12:24:08.242] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:24:08.747] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 3.2 mA
[12:24:09.249] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[12:24:09.751] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:24:10.252] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[12:24:10.754] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[12:24:11.256] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:24:11.758] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[12:24:12.260] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:24:12.513] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 1.6 2.4 1.6 1.6 3.2 1.6 1.6 1.6 1.6 2.4 2.4 1.6 
[12:24:12.513] <TB1>     INFO: Test took 9039 ms.
[12:24:12.513] <TB1>     INFO: PixTestPretest::checkIdig() done.
[12:24:12.547] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:12.547] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:24:12.547] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:12.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[12:24:12.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.6688 mA
[12:24:12.852] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 23.8687 mA
[12:24:12.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[12:24:13.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[12:24:13.156] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 24.6688 mA
[12:24:13.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.0687 mA
[12:24:13.357] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 25.4688 mA
[12:24:13.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  76 Ia 23.0687 mA
[12:24:13.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  82 Ia 24.6688 mA
[12:24:13.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  79 Ia 23.0687 mA
[12:24:13.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  85 Ia 25.4688 mA
[12:24:13.862] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  77 Ia 23.0687 mA
[12:24:13.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  83 Ia 24.6688 mA
[12:24:14.063] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  80 Ia 24.6688 mA
[12:24:14.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[12:24:14.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[12:24:14.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[12:24:14.468] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[12:24:14.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[12:24:14.670] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[12:24:14.771] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[12:24:14.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[12:24:14.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.8687 mA
[12:24:15.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[12:24:15.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[12:24:15.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[12:24:15.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[12:24:15.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[12:24:15.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[12:24:15.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[12:24:15.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[12:24:15.884] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 23.8687 mA
[12:24:15.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[12:24:16.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 25.4688 mA
[12:24:16.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.0687 mA
[12:24:16.288] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 24.6688 mA
[12:24:16.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.8687 mA
[12:24:16.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[12:24:16.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 23.8687 mA
[12:24:16.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.6688 mA
[12:24:16.793] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.0687 mA
[12:24:16.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 25.4688 mA
[12:24:16.995] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  73 Ia 23.0687 mA
[12:24:17.096] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 24.6688 mA
[12:24:17.197] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  76 Ia 23.8687 mA
[12:24:17.298] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[12:24:17.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.0687 mA
[12:24:17.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 25.4688 mA
[12:24:17.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  73 Ia 23.0687 mA
[12:24:17.701] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 24.6688 mA
[12:24:17.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 23.8687 mA
[12:24:17.903] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[12:24:17.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.8687 mA
[12:24:18.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[12:24:18.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[12:24:18.307] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[12:24:18.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6688 mA
[12:24:18.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.0687 mA
[12:24:18.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 24.6688 mA
[12:24:18.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  82 Ia 24.6688 mA
[12:24:18.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  79 Ia 23.0687 mA
[12:24:18.911] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  85 Ia 25.4688 mA
[12:24:19.012] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  77 Ia 23.0687 mA
[12:24:19.113] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.6688 mA
[12:24:19.213] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 23.8687 mA
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  75
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[12:24:19.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  88
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  76
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  76
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[12:24:19.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[12:24:21.076] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[12:24:21.077] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  20.1  19.3  19.3  20.1  19.3
[12:24:21.111] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:21.111] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[12:24:21.111] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:21.247] <TB1>     INFO: Expecting 231680 events.
[12:24:29.390] <TB1>     INFO: 231680 events read in total (7426ms).
[12:24:29.543] <TB1>     INFO: Test took 8429ms.
[12:24:29.745] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:24:29.750] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 63
[12:24:29.753] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 112 and Delta(CalDel) = 65
[12:24:29.757] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 63
[12:24:29.760] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 58
[12:24:29.764] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 59
[12:24:29.767] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 102 and Delta(CalDel) = 63
[12:24:29.772] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 61
[12:24:29.775] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 108 and Delta(CalDel) = 61
[12:24:29.778] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 82 and Delta(CalDel) = 62
[12:24:29.782] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 59
[12:24:29.785] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 63
[12:24:29.789] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 63
[12:24:29.792] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 56
[12:24:29.796] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 62
[12:24:29.800] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 62
[12:24:29.844] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:24:29.886] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:29.886] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:24:29.886] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:30.023] <TB1>     INFO: Expecting 231680 events.
[12:24:38.168] <TB1>     INFO: 231680 events read in total (7430ms).
[12:24:38.173] <TB1>     INFO: Test took 8283ms.
[12:24:38.197] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[12:24:38.510] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[12:24:38.514] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32.5
[12:24:38.517] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[12:24:38.521] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 103 +/- 27.5
[12:24:38.524] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[12:24:38.528] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[12:24:38.532] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[12:24:38.536] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[12:24:38.540] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[12:24:38.543] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[12:24:38.547] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 32
[12:24:38.551] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[12:24:38.554] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29
[12:24:38.558] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 31
[12:24:38.562] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[12:24:38.601] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:24:38.601] <TB1>     INFO: CalDel:      144   141   147   143   103   119   137   125   130   144   127   143   146   128   155   139
[12:24:38.601] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:24:38.605] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat
[12:24:38.605] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C1.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C2.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C3.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C4.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C5.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C6.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C7.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C8.dat
[12:24:38.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C9.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C10.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C11.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C12.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C13.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C14.dat
[12:24:38.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:24:38.607] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:24:38.607] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:24:38.607] <TB1>     INFO: PixTestPretest::doTest() done, duration: 53 seconds
[12:24:38.607] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:24:38.692] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:24:38.692] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:24:38.692] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:24:38.692] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:24:38.698] <TB1>     INFO: ######################################################################
[12:24:38.698] <TB1>     INFO: PixTestTiming::doTest()
[12:24:38.698] <TB1>     INFO: ######################################################################
[12:24:38.698] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:38.698] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[12:24:38.698] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:38.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:24:40.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:24:42.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:24:45.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:24:47.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:24:49.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:24:51.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:24:54.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:24:56.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:24:58.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:25:00.880] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:25:03.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:25:05.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:25:10.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:25:13.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:25:15.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:25:17.716] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:25:19.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:25:20.762] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:25:22.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:25:23.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:25:30.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:25:31.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:25:33.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:25:34.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:25:38.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:25:41.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:25:44.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:25:48.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:26:01.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:26:05.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:26:08.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:26:12.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:26:13.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:26:15.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:26:16.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:26:18.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:26:30.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:26:32.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:26:33.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:26:35.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:26:37.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:26:49.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:27:00.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:27:02.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:27:06.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:27:07.597] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:27:09.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:27:10.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:27:12.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:27:15.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:27:17.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:27:19.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:27:23.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:27:25.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:27:28.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:27:30.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:27:32.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:27:35.005] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:27:37.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:27:39.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:27:43.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:27:46.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:27:48.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:27:50.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:27:52.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:27:55.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:27:57.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:27:59.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:28:04.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:28:06.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:28:09.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:28:11.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:28:13.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:28:16.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:28:18.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:28:20.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:28:22.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:28:24.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:28:27.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:28:29.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:28:30.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:28:32.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:28:33.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:28:35.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:28:39.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:28:41.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:28:42.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:28:44.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:28:45.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:28:47.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:28:48.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:28:50.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:29:06.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:29:07.732] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:29:09.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:29:10.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:29:12.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:29:13.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:29:15.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:29:16.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:29:34.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:29:36.039] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:29:37.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:29:39.078] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:29:41.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:29:42.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:29:55.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:29:56.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:30:16.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:30:28.859] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:30:41.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:30:42.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:30:45.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:30:47.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:30:49.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:30:51.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:31:10.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:31:12.475] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:31:14.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:31:17.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:31:19.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:31:21.570] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:31:23.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:31:26.121] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:31:33.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:31:35.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:31:38.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:31:40.862] <TB1>     INFO: TBM Phase Settings: 224
[12:31:40.862] <TB1>     INFO: 400MHz Phase: 0
[12:31:40.862] <TB1>     INFO: 160MHz Phase: 7
[12:31:40.862] <TB1>     INFO: Functional Phase Area: 4
[12:31:40.866] <TB1>     INFO: Test took 422168 ms.
[12:31:40.866] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:31:40.866] <TB1>     INFO:    ----------------------------------------------------------------------
[12:31:40.866] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[12:31:40.866] <TB1>     INFO:    ----------------------------------------------------------------------
[12:31:40.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:31:43.891] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:31:47.291] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:31:50.690] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:31:54.089] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:31:57.489] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:32:00.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:32:04.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:32:05.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:32:07.333] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:32:08.853] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:32:10.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:32:11.892] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:32:13.411] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:32:14.930] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:32:16.451] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:32:17.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:32:19.493] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:32:21.012] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:32:23.287] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:32:25.561] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:32:27.835] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:32:30.109] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:32:32.383] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:32:33.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:32:35.424] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:32:36.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:32:39.220] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:32:41.495] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:32:43.768] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:32:46.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:32:48.314] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:32:49.834] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:32:51.354] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:32:52.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:32:55.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:32:57.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:32:59.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:33:01.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:33:04.244] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:33:05.764] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:33:07.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:33:08.808] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:33:11.082] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:33:13.355] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:33:15.629] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:33:17.902] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:33:20.183] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:33:21.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:33:23.232] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:33:24.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:33:27.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:33:29.300] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:33:31.573] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:33:33.848] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:33:36.121] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:33:37.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:33:39.165] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:33:40.684] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:33:42.207] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:33:43.727] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:33:45.248] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:33:46.768] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:33:48.290] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:33:50.195] <TB1>     INFO: ROC Delay Settings: 228
[12:33:50.195] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[12:33:50.195] <TB1>     INFO: ROC Port 0 Delay: 4
[12:33:50.195] <TB1>     INFO: ROC Port 1 Delay: 4
[12:33:50.195] <TB1>     INFO: Functional ROC Area: 5
[12:33:50.197] <TB1>     INFO: Test took 129331 ms.
[12:33:50.197] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[12:33:50.198] <TB1>     INFO:    ----------------------------------------------------------------------
[12:33:50.198] <TB1>     INFO:    PixTestTiming::TimingTest()
[12:33:50.198] <TB1>     INFO:    ----------------------------------------------------------------------
[12:33:51.339] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 438b 438b 438b 438b 438b 438b 438b 438b e062 c000 a101 8040 438b 438b 438b 438b 438b 438b 438b 438b e062 c000 
[12:33:51.339] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a102 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[12:33:51.339] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 a103 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[12:33:51.339] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:34:05.377] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:05.377] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:34:19.506] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:19.506] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:34:33.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:33.592] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:34:47.674] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:47.674] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:35:01.712] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:01.713] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:35:15.789] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:15.796] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:35:29.826] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:29.826] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:35:43.927] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:43.927] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:35:58.064] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:58.064] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:36:11.974] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:12.357] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:12.371] <TB1>     INFO: Decoding statistics:
[12:36:12.371] <TB1>     INFO:   General information:
[12:36:12.371] <TB1>     INFO: 	 16bit words read:         240000000
[12:36:12.371] <TB1>     INFO: 	 valid events total:       20000000
[12:36:12.371] <TB1>     INFO: 	 empty events:             20000000
[12:36:12.371] <TB1>     INFO: 	 valid events with pixels: 0
[12:36:12.371] <TB1>     INFO: 	 valid pixel hits:         0
[12:36:12.371] <TB1>     INFO:   Event errors: 	           0
[12:36:12.371] <TB1>     INFO: 	 start marker:             0
[12:36:12.371] <TB1>     INFO: 	 stop marker:              0
[12:36:12.371] <TB1>     INFO: 	 overflow:                 0
[12:36:12.371] <TB1>     INFO: 	 invalid 5bit words:       0
[12:36:12.371] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[12:36:12.371] <TB1>     INFO:   TBM errors: 		           0
[12:36:12.371] <TB1>     INFO: 	 flawed TBM headers:       0
[12:36:12.371] <TB1>     INFO: 	 flawed TBM trailers:      0
[12:36:12.371] <TB1>     INFO: 	 event ID mismatches:      0
[12:36:12.371] <TB1>     INFO:   ROC errors: 		           0
[12:36:12.371] <TB1>     INFO: 	 missing ROC header(s):    0
[12:36:12.371] <TB1>     INFO: 	 misplaced readback start: 0
[12:36:12.371] <TB1>     INFO:   Pixel decoding errors:	   0
[12:36:12.371] <TB1>     INFO: 	 pixel data incomplete:    0
[12:36:12.371] <TB1>     INFO: 	 pixel address:            0
[12:36:12.371] <TB1>     INFO: 	 pulse height fill bit:    0
[12:36:12.371] <TB1>     INFO: 	 buffer corruption:        0
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO:    Read back bit status: 1
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO:    Timings are good!
[12:36:12.371] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.371] <TB1>     INFO: Test took 142173 ms.
[12:36:12.371] <TB1>     INFO: PixTestTiming::TimingTest() done.
[12:36:12.372] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:36:12.372] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:36:12.373] <TB1>     INFO: PixTestTiming::doTest took 693681 ms.
[12:36:12.373] <TB1>     INFO: PixTestTiming::doTest() done
[12:36:12.373] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:36:12.373] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[12:36:12.373] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[12:36:12.373] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[12:36:12.373] <TB1>     INFO: Write out ROCDelayScan3_V0
[12:36:12.374] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:36:12.374] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:36:12.725] <TB1>     INFO: ######################################################################
[12:36:12.725] <TB1>     INFO: PixTestAlive::doTest()
[12:36:12.725] <TB1>     INFO: ######################################################################
[12:36:12.729] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.729] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:12.729] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:12.731] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:13.079] <TB1>     INFO: Expecting 41600 events.
[12:36:17.047] <TB1>     INFO: 41600 events read in total (3254ms).
[12:36:17.047] <TB1>     INFO: Test took 4316ms.
[12:36:17.055] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:17.055] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:36:17.055] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:36:17.432] <TB1>     INFO: PixTestAlive::aliveTest() done
[12:36:17.432] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    1    0
[12:36:17.432] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    0    1    0
[12:36:17.436] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:17.436] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:17.436] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:17.438] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:17.788] <TB1>     INFO: Expecting 41600 events.
[12:36:20.725] <TB1>     INFO: 41600 events read in total (2222ms).
[12:36:20.725] <TB1>     INFO: Test took 3288ms.
[12:36:20.726] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:20.726] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:36:20.726] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:36:20.727] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:36:21.132] <TB1>     INFO: PixTestAlive::maskTest() done
[12:36:21.132] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:36:21.135] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:21.135] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:21.135] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:21.137] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:21.489] <TB1>     INFO: Expecting 41600 events.
[12:36:25.559] <TB1>     INFO: 41600 events read in total (3356ms).
[12:36:25.561] <TB1>     INFO: Test took 4424ms.
[12:36:25.568] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:25.568] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:36:25.568] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:36:25.946] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[12:36:25.946] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:36:25.946] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:36:25.947] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:36:25.955] <TB1>     INFO: ######################################################################
[12:36:25.955] <TB1>     INFO: PixTestTrim::doTest()
[12:36:25.955] <TB1>     INFO: ######################################################################
[12:36:25.958] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:25.958] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:36:25.958] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:26.036] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:36:26.036] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:36:26.049] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:36:26.049] <TB1>     INFO:     run 1 of 1
[12:36:26.049] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:26.392] <TB1>     INFO: Expecting 5025280 events.
[12:37:11.084] <TB1>     INFO: 1382856 events read in total (43977ms).
[12:37:54.747] <TB1>     INFO: 2748464 events read in total (87640ms).
[12:38:38.352] <TB1>     INFO: 4120832 events read in total (131246ms).
[12:39:07.132] <TB1>     INFO: 5025280 events read in total (160025ms).
[12:39:07.176] <TB1>     INFO: Test took 161127ms.
[12:39:07.238] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:07.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:39:08.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:39:10.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:39:11.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:39:12.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:39:14.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:39:15.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:39:16.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:39:18.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:39:19.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:39:21.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:39:22.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:23.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:25.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:26.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:27.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:29.279] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234176512
[12:39:29.287] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5011 minThrLimit = 88.4714 minThrNLimit = 113.26 -> result = 88.5011 -> 88
[12:39:29.287] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.519 minThrLimit = 100.489 minThrNLimit = 128.818 -> result = 100.519 -> 100
[12:39:29.288] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.229 minThrLimit = 100.22 minThrNLimit = 120.896 -> result = 100.229 -> 100
[12:39:29.288] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.037 minThrLimit = 93.0105 minThrNLimit = 115.227 -> result = 93.037 -> 93
[12:39:29.289] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9646 minThrLimit = 90.8669 minThrNLimit = 115.054 -> result = 90.9646 -> 90
[12:39:29.291] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0616 minThrLimit = 95.0566 minThrNLimit = 120.738 -> result = 95.0616 -> 95
[12:39:29.291] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.544 minThrLimit = 103.472 minThrNLimit = 128.993 -> result = 103.544 -> 103
[12:39:29.292] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5862 minThrLimit = 94.5829 minThrNLimit = 116.723 -> result = 94.5862 -> 94
[12:39:29.292] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.17 minThrLimit = 105.057 minThrNLimit = 134.386 -> result = 105.17 -> 105
[12:39:29.293] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3199 minThrLimit = 88.2787 minThrNLimit = 112.201 -> result = 88.3199 -> 88
[12:39:29.293] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2005 minThrLimit = 94.1995 minThrNLimit = 119.862 -> result = 94.2005 -> 94
[12:39:29.294] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.847 minThrLimit = 100.812 minThrNLimit = 125.601 -> result = 100.847 -> 100
[12:39:29.294] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.864 minThrLimit = 92.8625 minThrNLimit = 116.634 -> result = 92.864 -> 92
[12:39:29.295] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7108 minThrLimit = 81.6819 minThrNLimit = 106.043 -> result = 81.7108 -> 81
[12:39:29.295] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8137 minThrLimit = 91.7871 minThrNLimit = 116.361 -> result = 91.8137 -> 91
[12:39:29.296] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5112 minThrLimit = 96.4874 minThrNLimit = 125.575 -> result = 96.5112 -> 96
[12:39:29.296] <TB1>     INFO: ROC 0 VthrComp = 88
[12:39:29.296] <TB1>     INFO: ROC 1 VthrComp = 100
[12:39:29.296] <TB1>     INFO: ROC 2 VthrComp = 100
[12:39:29.296] <TB1>     INFO: ROC 3 VthrComp = 93
[12:39:29.296] <TB1>     INFO: ROC 4 VthrComp = 90
[12:39:29.296] <TB1>     INFO: ROC 5 VthrComp = 95
[12:39:29.296] <TB1>     INFO: ROC 6 VthrComp = 103
[12:39:29.296] <TB1>     INFO: ROC 7 VthrComp = 94
[12:39:29.297] <TB1>     INFO: ROC 8 VthrComp = 105
[12:39:29.297] <TB1>     INFO: ROC 9 VthrComp = 88
[12:39:29.297] <TB1>     INFO: ROC 10 VthrComp = 94
[12:39:29.297] <TB1>     INFO: ROC 11 VthrComp = 100
[12:39:29.297] <TB1>     INFO: ROC 12 VthrComp = 92
[12:39:29.298] <TB1>     INFO: ROC 13 VthrComp = 81
[12:39:29.298] <TB1>     INFO: ROC 14 VthrComp = 91
[12:39:29.298] <TB1>     INFO: ROC 15 VthrComp = 96
[12:39:29.298] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:39:29.298] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:39:29.312] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:39:29.312] <TB1>     INFO:     run 1 of 1
[12:39:29.312] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:39:29.655] <TB1>     INFO: Expecting 5025280 events.
[12:40:06.031] <TB1>     INFO: 883816 events read in total (35660ms).
[12:40:41.175] <TB1>     INFO: 1766672 events read in total (70804ms).
[12:41:16.263] <TB1>     INFO: 2648648 events read in total (105892ms).
[12:41:51.343] <TB1>     INFO: 3522424 events read in total (140972ms).
[12:42:26.207] <TB1>     INFO: 4392552 events read in total (175836ms).
[12:42:51.961] <TB1>     INFO: 5025280 events read in total (201590ms).
[12:42:52.033] <TB1>     INFO: Test took 202721ms.
[12:42:52.195] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:52.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:54.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:55.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:57.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:42:58.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:00.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:02.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:03.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:05.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:06.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:08.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:09.861] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:11.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:12.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:14.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:16.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:17.670] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276643840
[12:43:17.674] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.6215 for pixel 35/74 mean/min/max = 45.0219/34.254/55.7897
[12:43:17.674] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.7166 for pixel 2/0 mean/min/max = 45.135/32.4645/57.8056
[12:43:17.675] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.6146 for pixel 11/76 mean/min/max = 46.216/31.7022/60.7299
[12:43:17.675] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6484 for pixel 4/79 mean/min/max = 44.6155/32.3224/56.9086
[12:43:17.675] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.6877 for pixel 18/6 mean/min/max = 46.1309/33.5319/58.73
[12:43:17.676] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3517 for pixel 20/72 mean/min/max = 43.976/32.5606/55.3915
[12:43:17.676] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.4599 for pixel 9/0 mean/min/max = 44.9723/32.4365/57.5081
[12:43:17.676] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.0682 for pixel 0/60 mean/min/max = 44.7432/33.2991/56.1874
[12:43:17.677] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9018 for pixel 16/69 mean/min/max = 45.1408/34.3422/55.9393
[12:43:17.677] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.768 for pixel 0/70 mean/min/max = 45.4724/34.1286/56.8162
[12:43:17.677] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.0661 for pixel 10/22 mean/min/max = 44.0848/32.7658/55.4039
[12:43:17.678] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.7663 for pixel 20/5 mean/min/max = 44.2526/32.6503/55.8549
[12:43:17.678] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.292 for pixel 0/72 mean/min/max = 45.2951/34.2798/56.3103
[12:43:17.678] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.2456 for pixel 51/44 mean/min/max = 44.2928/33.1607/55.425
[12:43:17.679] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0037 for pixel 28/49 mean/min/max = 45.2542/33.3872/57.1213
[12:43:17.679] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.2727 for pixel 11/6 mean/min/max = 44.0297/32.7741/55.2852
[12:43:17.679] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:17.812] <TB1>     INFO: Expecting 411648 events.
[12:43:25.346] <TB1>     INFO: 411648 events read in total (6819ms).
[12:43:25.353] <TB1>     INFO: Expecting 411648 events.
[12:43:32.820] <TB1>     INFO: 411648 events read in total (6803ms).
[12:43:32.830] <TB1>     INFO: Expecting 411648 events.
[12:43:40.305] <TB1>     INFO: 411648 events read in total (6809ms).
[12:43:40.319] <TB1>     INFO: Expecting 411648 events.
[12:43:47.908] <TB1>     INFO: 411648 events read in total (6933ms).
[12:43:47.922] <TB1>     INFO: Expecting 411648 events.
[12:43:55.541] <TB1>     INFO: 411648 events read in total (6957ms).
[12:43:55.557] <TB1>     INFO: Expecting 411648 events.
[12:44:03.275] <TB1>     INFO: 411648 events read in total (7067ms).
[12:44:03.295] <TB1>     INFO: Expecting 411648 events.
[12:44:10.937] <TB1>     INFO: 411648 events read in total (6992ms).
[12:44:10.959] <TB1>     INFO: Expecting 411648 events.
[12:44:18.518] <TB1>     INFO: 411648 events read in total (6909ms).
[12:44:18.548] <TB1>     INFO: Expecting 411648 events.
[12:44:26.195] <TB1>     INFO: 411648 events read in total (7003ms).
[12:44:26.222] <TB1>     INFO: Expecting 411648 events.
[12:44:33.933] <TB1>     INFO: 411648 events read in total (7071ms).
[12:44:33.962] <TB1>     INFO: Expecting 411648 events.
[12:44:41.676] <TB1>     INFO: 411648 events read in total (7072ms).
[12:44:41.709] <TB1>     INFO: Expecting 411648 events.
[12:44:49.348] <TB1>     INFO: 411648 events read in total (7003ms).
[12:44:49.382] <TB1>     INFO: Expecting 411648 events.
[12:44:56.941] <TB1>     INFO: 411648 events read in total (6925ms).
[12:44:56.978] <TB1>     INFO: Expecting 411648 events.
[12:45:04.610] <TB1>     INFO: 411648 events read in total (6998ms).
[12:45:04.649] <TB1>     INFO: Expecting 411648 events.
[12:45:12.290] <TB1>     INFO: 411648 events read in total (7015ms).
[12:45:12.333] <TB1>     INFO: Expecting 411648 events.
[12:45:19.982] <TB1>     INFO: 411648 events read in total (7024ms).
[12:45:20.026] <TB1>     INFO: Test took 122347ms.
[12:45:20.534] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0459 < 35 for itrim = 98; old thr = 33.646 ... break
[12:45:20.565] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0215 < 35 for itrim = 96; old thr = 32.0158 ... break
[12:45:20.596] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6907 < 35 for itrim+1 = 107; old thr = 34.8506 ... break
[12:45:20.624] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5815 < 35 for itrim+1 = 96; old thr = 34.7195 ... break
[12:45:20.662] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2955 < 35 for itrim = 106; old thr = 34.176 ... break
[12:45:20.700] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.145 < 35 for itrim = 101; old thr = 33.8461 ... break
[12:45:20.735] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4118 < 35 for itrim+1 = 98; old thr = 34.9681 ... break
[12:45:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5889 < 35 for itrim = 97; old thr = 33.7639 ... break
[12:45:20.814] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5856 < 35 for itrim = 111; old thr = 34.1684 ... break
[12:45:20.851] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3085 < 35 for itrim+1 = 103; old thr = 34.9765 ... break
[12:45:20.895] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2228 < 35 for itrim = 95; old thr = 34.5754 ... break
[12:45:20.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3577 < 35 for itrim = 100; old thr = 34.0664 ... break
[12:45:20.981] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0083 < 35 for itrim = 101; old thr = 34.6256 ... break
[12:45:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0379 < 35 for itrim = 109; old thr = 34.8721 ... break
[12:45:21.071] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9474 < 35 for itrim+1 = 112; old thr = 34.3267 ... break
[12:45:21.120] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5677 < 35 for itrim+1 = 110; old thr = 34.465 ... break
[12:45:21.199] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:45:21.209] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:45:21.209] <TB1>     INFO:     run 1 of 1
[12:45:21.209] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:45:21.555] <TB1>     INFO: Expecting 5025280 events.
[12:45:56.308] <TB1>     INFO: 870312 events read in total (34039ms).
[12:46:31.321] <TB1>     INFO: 1739648 events read in total (69052ms).
[12:47:06.610] <TB1>     INFO: 2608584 events read in total (104341ms).
[12:47:41.425] <TB1>     INFO: 3467488 events read in total (139156ms).
[12:48:16.326] <TB1>     INFO: 4322664 events read in total (174057ms).
[12:48:46.105] <TB1>     INFO: 5025280 events read in total (203836ms).
[12:48:46.179] <TB1>     INFO: Test took 204969ms.
[12:48:46.363] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:48:46.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:48:48.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:48:49.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:48:51.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:48:53.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:48:54.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:48:56.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:48:57.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:48:59.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:01.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:02.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:04.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:05.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:07.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:09.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:10.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:12.237] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261652480
[12:49:12.239] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.084752 .. 49.636256
[12:49:12.314] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[12:49:12.324] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:49:12.324] <TB1>     INFO:     run 1 of 1
[12:49:12.324] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:12.668] <TB1>     INFO: Expecting 1930240 events.
[12:49:53.803] <TB1>     INFO: 1159288 events read in total (40420ms).
[12:50:21.125] <TB1>     INFO: 1930240 events read in total (67742ms).
[12:50:21.147] <TB1>     INFO: Test took 68824ms.
[12:50:21.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:21.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:50:22.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:50:23.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:50:24.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:50:25.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:50:26.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:50:27.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:50:28.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:50:29.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:50:30.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:50:31.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:50:32.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:50:33.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:50:34.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:50:35.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:50:36.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:50:37.108] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240254976
[12:50:37.194] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.834816 .. 45.722067
[12:50:37.269] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:50:37.279] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:50:37.279] <TB1>     INFO:     run 1 of 1
[12:50:37.279] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:50:37.622] <TB1>     INFO: Expecting 1730560 events.
[12:51:18.405] <TB1>     INFO: 1173920 events read in total (40068ms).
[12:51:37.558] <TB1>     INFO: 1730560 events read in total (59221ms).
[12:51:37.572] <TB1>     INFO: Test took 60293ms.
[12:51:37.607] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:37.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:51:38.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:51:39.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:51:40.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:51:41.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:51:42.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:51:43.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:51:44.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:51:45.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:51:46.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:51:47.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:51:48.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:51:49.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:51:50.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:51:51.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:51:52.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:51:53.646] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293584896
[12:51:53.727] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.014343 .. 43.104243
[12:51:53.802] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:51:53.812] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:51:53.812] <TB1>     INFO:     run 1 of 1
[12:51:53.812] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:51:54.155] <TB1>     INFO: Expecting 1464320 events.
[12:52:35.005] <TB1>     INFO: 1149320 events read in total (40135ms).
[12:52:46.459] <TB1>     INFO: 1464320 events read in total (51589ms).
[12:52:46.478] <TB1>     INFO: Test took 52667ms.
[12:52:46.514] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:46.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:52:47.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:48.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:49.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:50.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:51.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:52.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:53.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:54.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:55.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:56.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:56.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:57.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:58.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:59.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:53:00.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:53:01.695] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279134208
[12:53:01.776] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.147721 .. 43.104243
[12:53:01.855] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:53:01.865] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:53:01.866] <TB1>     INFO:     run 1 of 1
[12:53:01.866] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:53:02.215] <TB1>     INFO: Expecting 1397760 events.
[12:53:43.087] <TB1>     INFO: 1131632 events read in total (40157ms).
[12:53:52.869] <TB1>     INFO: 1397760 events read in total (49939ms).
[12:53:52.886] <TB1>     INFO: Test took 51020ms.
[12:53:52.918] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:52.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:53:53.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:53:54.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:53:55.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:53:56.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:53:57.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:53:58.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:53:59.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:00.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:01.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:02.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:03.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:04.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:05.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:06.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:07.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:08.855] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281440256
[12:54:08.939] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:54:08.939] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:54:08.949] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:54:08.949] <TB1>     INFO:     run 1 of 1
[12:54:08.949] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:09.297] <TB1>     INFO: Expecting 1364480 events.
[12:54:49.799] <TB1>     INFO: 1075192 events read in total (39787ms).
[12:55:00.423] <TB1>     INFO: 1364480 events read in total (50411ms).
[12:55:00.438] <TB1>     INFO: Test took 51489ms.
[12:55:00.474] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:00.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:55:01.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:55:02.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:55:03.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:55:04.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:55:05.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:55:06.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:55:07.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:55:08.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:55:09.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:55:10.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:55:11.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:55:12.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:55:13.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:14.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:15.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:16.859] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289030144
[12:55:16.896] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[12:55:16.897] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[12:55:16.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[12:55:16.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[12:55:16.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[12:55:16.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[12:55:16.898] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[12:55:16.898] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C0.dat
[12:55:16.905] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C1.dat
[12:55:16.913] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C2.dat
[12:55:16.920] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C3.dat
[12:55:16.926] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C4.dat
[12:55:16.933] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C5.dat
[12:55:16.940] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C6.dat
[12:55:16.947] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C7.dat
[12:55:16.953] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C8.dat
[12:55:16.960] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C9.dat
[12:55:16.967] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C10.dat
[12:55:16.973] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C11.dat
[12:55:16.980] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C12.dat
[12:55:16.987] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C13.dat
[12:55:16.994] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C14.dat
[12:55:16.000] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C15.dat
[12:55:17.007] <TB1>     INFO: PixTestTrim::trimTest() done
[12:55:17.007] <TB1>     INFO: vtrim:      98  96 107  96 106 101  98  97 111 103  95 100 101 109 112 110 
[12:55:17.007] <TB1>     INFO: vthrcomp:   88 100 100  93  90  95 103  94 105  88  94 100  92  81  91  96 
[12:55:17.007] <TB1>     INFO: vcal mean:  34.97  35.00  34.97  34.98  34.97  34.98  34.98  35.02  34.97  34.99  35.00  34.97  35.01  34.96  34.96  34.96 
[12:55:17.007] <TB1>     INFO: vcal RMS:    0.76   0.83   0.95   0.80   0.83   0.84   0.84   0.81   0.80   0.79   0.79   0.81   0.95   0.79   0.96   0.77 
[12:55:17.007] <TB1>     INFO: bits mean:   9.33   9.47   9.33   9.68   9.24  10.41   9.34   9.53   9.49   9.10   9.79   9.96   9.00   9.71   9.66  10.04 
[12:55:17.007] <TB1>     INFO: bits RMS:    2.51   2.73   2.83   2.66   2.58   2.34   2.73   2.58   2.44   2.63   2.56   2.55   2.67   2.55   2.51   2.52 
[12:55:17.018] <TB1>     INFO:    ----------------------------------------------------------------------
[12:55:17.018] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:55:17.018] <TB1>     INFO:    ----------------------------------------------------------------------
[12:55:17.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:55:17.021] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:55:17.032] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:55:17.032] <TB1>     INFO:     run 1 of 1
[12:55:17.032] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:17.381] <TB1>     INFO: Expecting 4160000 events.
[12:56:03.023] <TB1>     INFO: 1119790 events read in total (44928ms).
[12:56:48.198] <TB1>     INFO: 2229385 events read in total (90103ms).
[12:57:32.329] <TB1>     INFO: 3326910 events read in total (134235ms).
[12:58:06.947] <TB1>     INFO: 4160000 events read in total (168852ms).
[12:58:07.016] <TB1>     INFO: Test took 169984ms.
[12:58:07.150] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:07.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:09.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:58:11.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:58:13.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:58:15.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:58:17.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:58:18.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:58:20.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:58:22.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:24.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:26.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:28.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:30.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:32.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:34.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:36.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:38.083] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254631936
[12:58:38.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:58:38.159] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:58:38.159] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[12:58:38.169] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:58:38.169] <TB1>     INFO:     run 1 of 1
[12:58:38.170] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:58:38.512] <TB1>     INFO: Expecting 3411200 events.
[12:59:25.713] <TB1>     INFO: 1190365 events read in total (46486ms).
[13:00:12.488] <TB1>     INFO: 2360595 events read in total (93261ms).
[13:00:54.795] <TB1>     INFO: 3411200 events read in total (135569ms).
[13:00:54.852] <TB1>     INFO: Test took 136682ms.
[13:00:54.944] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:00:55.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:00:56.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:00:58.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:01:00.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:01:01.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:01:03.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:01:05.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:01:07.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:01:08.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:01:10.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:01:12.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:01:13.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:01:15.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:01:17.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:01:18.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:01:20.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:01:22.324] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287948800
[13:01:22.325] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:01:22.401] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:01:22.401] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:01:22.412] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:01:22.412] <TB1>     INFO:     run 1 of 1
[13:01:22.412] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:01:22.755] <TB1>     INFO: Expecting 3182400 events.
[13:02:11.184] <TB1>     INFO: 1239675 events read in total (47714ms).
[13:02:58.448] <TB1>     INFO: 2454030 events read in total (94978ms).
[13:03:27.648] <TB1>     INFO: 3182400 events read in total (124179ms).
[13:03:27.704] <TB1>     INFO: Test took 125293ms.
[13:03:27.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:27.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:29.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:31.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:32.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:34.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:36.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:37.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:39.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:41.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:42.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:44.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:46.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:48.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:49.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:03:51.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:03:53.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:03:54.849] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287948800
[13:03:54.850] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:03:54.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:03:54.926] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:03:54.938] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:03:54.938] <TB1>     INFO:     run 1 of 1
[13:03:54.938] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:03:55.280] <TB1>     INFO: Expecting 3182400 events.
[13:04:44.289] <TB1>     INFO: 1239290 events read in total (48292ms).
[13:05:33.772] <TB1>     INFO: 2453100 events read in total (97775ms).
[13:06:02.919] <TB1>     INFO: 3182400 events read in total (126922ms).
[13:06:02.958] <TB1>     INFO: Test took 128021ms.
[13:06:03.039] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:03.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:06:04.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:06:06.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:06:07.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:06:09.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:06:11.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:06:12.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:06:14.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:06:15.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:06:17.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:06:19.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:06:20.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:06:22.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:06:23.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:06:25.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:06:27.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:06:28.836] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317120512
[13:06:28.837] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:06:28.910] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:06:28.910] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:06:28.921] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:06:28.921] <TB1>     INFO:     run 1 of 1
[13:06:28.921] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:29.263] <TB1>     INFO: Expecting 3203200 events.
[13:07:18.007] <TB1>     INFO: 1234085 events read in total (48029ms).
[13:08:05.389] <TB1>     INFO: 2442375 events read in total (95411ms).
[13:08:35.235] <TB1>     INFO: 3203200 events read in total (125257ms).
[13:08:35.364] <TB1>     INFO: Test took 126444ms.
[13:08:35.452] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:35.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:37.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:38.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:40.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:41.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:43.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:45.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:46.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:48.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:49.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:51.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:53.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:54.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:56.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:58.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:59.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:09:01.324] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291008512
[13:09:01.325] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.031, thr difference RMS: 1.37913
[13:09:01.325] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.1287, thr difference RMS: 1.56435
[13:09:01.326] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.1295, thr difference RMS: 1.48375
[13:09:01.326] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.37689, thr difference RMS: 1.55601
[13:09:01.326] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.84101, thr difference RMS: 1.55908
[13:09:01.326] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.20724, thr difference RMS: 1.56179
[13:09:01.326] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.94245, thr difference RMS: 1.45701
[13:09:01.327] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.53604, thr difference RMS: 1.57191
[13:09:01.327] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.20499, thr difference RMS: 1.75027
[13:09:01.327] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.63067, thr difference RMS: 1.36783
[13:09:01.327] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.23805, thr difference RMS: 1.44519
[13:09:01.327] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.5252, thr difference RMS: 1.77741
[13:09:01.328] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.36913, thr difference RMS: 1.5521
[13:09:01.328] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.44623, thr difference RMS: 1.19697
[13:09:01.328] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.93226, thr difference RMS: 1.41408
[13:09:01.328] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.39477, thr difference RMS: 1.43579
[13:09:01.328] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.98825, thr difference RMS: 1.35645
[13:09:01.329] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.16658, thr difference RMS: 1.56859
[13:09:01.329] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.2895, thr difference RMS: 1.49369
[13:09:01.329] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.46644, thr difference RMS: 1.52886
[13:09:01.329] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.86633, thr difference RMS: 1.53535
[13:09:01.329] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.28885, thr difference RMS: 1.53533
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.9456, thr difference RMS: 1.44304
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.52441, thr difference RMS: 1.57181
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.24934, thr difference RMS: 1.75577
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.54085, thr difference RMS: 1.34353
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.22999, thr difference RMS: 1.41817
[13:09:01.330] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.59849, thr difference RMS: 1.77055
[13:09:01.331] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.41208, thr difference RMS: 1.53579
[13:09:01.331] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.45417, thr difference RMS: 1.16277
[13:09:01.331] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.87257, thr difference RMS: 1.40285
[13:09:01.331] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.49706, thr difference RMS: 1.39888
[13:09:01.331] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.13529, thr difference RMS: 1.33708
[13:09:01.332] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.38597, thr difference RMS: 1.55121
[13:09:01.332] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.4932, thr difference RMS: 1.49581
[13:09:01.332] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.4823, thr difference RMS: 1.54875
[13:09:01.332] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.9974, thr difference RMS: 1.527
[13:09:01.332] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.5167, thr difference RMS: 1.52743
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0493, thr difference RMS: 1.43714
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.62786, thr difference RMS: 1.54928
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.32959, thr difference RMS: 1.74683
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.59182, thr difference RMS: 1.34483
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.25106, thr difference RMS: 1.43172
[13:09:01.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.71346, thr difference RMS: 1.75049
[13:09:01.334] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.53826, thr difference RMS: 1.52416
[13:09:01.334] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.50283, thr difference RMS: 1.1817
[13:09:01.334] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.93102, thr difference RMS: 1.39001
[13:09:01.334] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.61225, thr difference RMS: 1.40552
[13:09:01.334] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.16146, thr difference RMS: 1.33405
[13:09:01.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.48543, thr difference RMS: 1.53414
[13:09:01.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.5436, thr difference RMS: 1.47209
[13:09:01.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.51962, thr difference RMS: 1.52763
[13:09:01.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.04824, thr difference RMS: 1.51842
[13:09:01.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.68212, thr difference RMS: 1.54184
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0983, thr difference RMS: 1.41773
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.7338, thr difference RMS: 1.5617
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.3994, thr difference RMS: 1.74628
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.66117, thr difference RMS: 1.3407
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.29217, thr difference RMS: 1.43779
[13:09:01.336] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.81419, thr difference RMS: 1.73013
[13:09:01.337] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.63225, thr difference RMS: 1.54408
[13:09:01.337] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.56192, thr difference RMS: 1.18379
[13:09:01.337] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.01386, thr difference RMS: 1.40462
[13:09:01.337] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.71492, thr difference RMS: 1.38622
[13:09:01.453] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:09:01.457] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1955 seconds
[13:09:01.457] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:09:02.167] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:09:02.167] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:09:02.171] <TB1>     INFO: ######################################################################
[13:09:02.171] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:09:02.171] <TB1>     INFO: ######################################################################
[13:09:02.171] <TB1>     INFO:    ----------------------------------------------------------------------
[13:09:02.171] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:09:02.171] <TB1>     INFO:    ----------------------------------------------------------------------
[13:09:02.171] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:09:02.182] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:09:02.182] <TB1>     INFO:     run 1 of 1
[13:09:02.182] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:09:02.524] <TB1>     INFO: Expecting 59072000 events.
[13:09:31.760] <TB1>     INFO: 1073200 events read in total (28521ms).
[13:10:00.819] <TB1>     INFO: 2142400 events read in total (57580ms).
[13:10:29.359] <TB1>     INFO: 3213000 events read in total (86120ms).
[13:10:58.082] <TB1>     INFO: 4283400 events read in total (114843ms).
[13:11:26.247] <TB1>     INFO: 5351800 events read in total (143008ms).
[13:11:54.583] <TB1>     INFO: 6423400 events read in total (171344ms).
[13:12:22.734] <TB1>     INFO: 7493400 events read in total (199495ms).
[13:12:51.165] <TB1>     INFO: 8562000 events read in total (227926ms).
[13:13:19.746] <TB1>     INFO: 9634000 events read in total (256508ms).
[13:13:48.352] <TB1>     INFO: 10702600 events read in total (285113ms).
[13:14:16.901] <TB1>     INFO: 11771600 events read in total (313662ms).
[13:14:45.506] <TB1>     INFO: 12844400 events read in total (342267ms).
[13:15:14.030] <TB1>     INFO: 13913200 events read in total (370791ms).
[13:15:42.648] <TB1>     INFO: 14981800 events read in total (399409ms).
[13:16:11.125] <TB1>     INFO: 16054000 events read in total (427886ms).
[13:16:39.643] <TB1>     INFO: 17122600 events read in total (456404ms).
[13:17:08.243] <TB1>     INFO: 18192800 events read in total (485004ms).
[13:17:36.963] <TB1>     INFO: 19264000 events read in total (513724ms).
[13:18:05.602] <TB1>     INFO: 20333000 events read in total (542363ms).
[13:18:34.226] <TB1>     INFO: 21404000 events read in total (570987ms).
[13:19:02.941] <TB1>     INFO: 22474200 events read in total (599702ms).
[13:19:31.652] <TB1>     INFO: 23542800 events read in total (628413ms).
[13:20:00.313] <TB1>     INFO: 24615400 events read in total (657074ms).
[13:20:29.172] <TB1>     INFO: 25684200 events read in total (685933ms).
[13:20:57.957] <TB1>     INFO: 26752800 events read in total (714718ms).
[13:21:26.845] <TB1>     INFO: 27825400 events read in total (743606ms).
[13:21:55.777] <TB1>     INFO: 28894000 events read in total (772538ms).
[13:22:24.569] <TB1>     INFO: 29964400 events read in total (801330ms).
[13:22:53.367] <TB1>     INFO: 31035400 events read in total (830128ms).
[13:23:22.141] <TB1>     INFO: 32103800 events read in total (858902ms).
[13:23:50.841] <TB1>     INFO: 33174200 events read in total (887602ms).
[13:24:19.778] <TB1>     INFO: 34245400 events read in total (916539ms).
[13:24:48.593] <TB1>     INFO: 35314200 events read in total (945354ms).
[13:25:17.309] <TB1>     INFO: 36385000 events read in total (974070ms).
[13:25:46.125] <TB1>     INFO: 37455200 events read in total (1002886ms).
[13:26:14.829] <TB1>     INFO: 38524000 events read in total (1031590ms).
[13:26:43.551] <TB1>     INFO: 39596600 events read in total (1060312ms).
[13:27:12.266] <TB1>     INFO: 40665000 events read in total (1089027ms).
[13:27:40.880] <TB1>     INFO: 41733200 events read in total (1117641ms).
[13:28:09.573] <TB1>     INFO: 42806000 events read in total (1146334ms).
[13:28:38.291] <TB1>     INFO: 43874400 events read in total (1175052ms).
[13:29:06.990] <TB1>     INFO: 44942800 events read in total (1203751ms).
[13:29:35.794] <TB1>     INFO: 46014800 events read in total (1232555ms).
[13:30:04.547] <TB1>     INFO: 47083400 events read in total (1261308ms).
[13:30:33.197] <TB1>     INFO: 48151400 events read in total (1289958ms).
[13:31:01.000] <TB1>     INFO: 49223200 events read in total (1318761ms).
[13:31:30.554] <TB1>     INFO: 50291800 events read in total (1347315ms).
[13:31:59.207] <TB1>     INFO: 51359600 events read in total (1375968ms).
[13:32:27.808] <TB1>     INFO: 52428600 events read in total (1404569ms).
[13:32:56.452] <TB1>     INFO: 53500200 events read in total (1433213ms).
[13:33:24.955] <TB1>     INFO: 54568200 events read in total (1461716ms).
[13:33:53.684] <TB1>     INFO: 55637600 events read in total (1490445ms).
[13:34:22.247] <TB1>     INFO: 56709000 events read in total (1519008ms).
[13:34:50.891] <TB1>     INFO: 57777200 events read in total (1547652ms).
[13:35:19.455] <TB1>     INFO: 58846600 events read in total (1576216ms).
[13:35:25.840] <TB1>     INFO: 59072000 events read in total (1582601ms).
[13:35:25.861] <TB1>     INFO: Test took 1583679ms.
[13:35:25.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:26.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:26.056] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:27.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:27.208] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:28.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:28.363] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:29.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:29.525] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:30.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:30.688] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:31.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:31.848] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:33.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:33.013] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:34.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:34.176] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:35.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:35.345] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:36.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:36.513] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:37.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:37.687] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:38.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:38.849] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:39.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:39.997] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:41.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:41.186] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:42.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:42.356] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:43.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:43.517] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:35:44.676] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453496832
[13:35:44.706] <TB1>     INFO: PixTestScurves::scurves() done 
[13:35:44.706] <TB1>     INFO: Vcal mean:  35.09  35.15  35.15  35.06  35.14  35.10  35.08  35.16  35.10  35.10  35.07  35.16  35.07  35.08  35.07  35.12 
[13:35:44.706] <TB1>     INFO: Vcal RMS:    0.62   0.69   0.80   0.67   0.71   0.70   0.70   0.67   0.68   0.65   0.66   0.69   0.85   0.64   0.86   0.64 
[13:35:44.706] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:35:44.782] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:35:44.782] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:35:44.782] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:35:44.782] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:35:44.782] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:35:44.782] <TB1>     INFO: ######################################################################
[13:35:44.782] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:35:44.782] <TB1>     INFO: ######################################################################
[13:35:44.786] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:45.128] <TB1>     INFO: Expecting 41600 events.
[13:35:49.216] <TB1>     INFO: 41600 events read in total (3362ms).
[13:35:49.217] <TB1>     INFO: Test took 4431ms.
[13:35:49.225] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:49.225] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:35:49.225] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:35:49.231] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 0, 54] has eff 0/10
[13:35:49.231] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 0, 54]
[13:35:49.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 6, 2] has eff 0/10
[13:35:49.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 6, 2]
[13:35:49.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[13:35:49.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:35:49.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:35:49.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:35:49.572] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:35:49.917] <TB1>     INFO: Expecting 41600 events.
[13:35:54.108] <TB1>     INFO: 41600 events read in total (3476ms).
[13:35:54.108] <TB1>     INFO: Test took 4536ms.
[13:35:54.119] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:54.119] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:35:54.119] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.824
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.259
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.033
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.75
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.621
[13:35:54.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 202.365
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 203
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.96
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 187
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.24
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.133
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.529
[13:35:54.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.484
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 187
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.579
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 185
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.796
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.983
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.729
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.68
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,8] phvalue 174
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:35:54.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:35:54.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:35:54.205] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:35:54.563] <TB1>     INFO: Expecting 41600 events.
[13:35:58.688] <TB1>     INFO: 41600 events read in total (3410ms).
[13:35:58.689] <TB1>     INFO: Test took 4484ms.
[13:35:58.697] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:58.697] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:35:58.697] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:35:58.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:35:58.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 68minph_roc = 2
[13:35:58.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0088
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0076
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 83
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8635
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 74
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2342
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 73
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7762
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 76
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.6313
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 97
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.291
[13:35:58.702] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2413
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 80
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6816
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 80
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.5662
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 94
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.752
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 72
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3231
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 73
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9683
[13:35:58.703] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,61] phvalue 81
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.6282
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 93
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3411
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 82
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4006
[13:35:58.704] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[13:35:58.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[13:35:59.109] <TB1>     INFO: Expecting 2560 events.
[13:36:00.068] <TB1>     INFO: 2560 events read in total (244ms).
[13:36:00.068] <TB1>     INFO: Test took 1363ms.
[13:36:00.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:00.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 1 1
[13:36:00.580] <TB1>     INFO: Expecting 2560 events.
[13:36:01.538] <TB1>     INFO: 2560 events read in total (244ms).
[13:36:01.538] <TB1>     INFO: Test took 1469ms.
[13:36:01.539] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:01.539] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 2 2
[13:36:02.046] <TB1>     INFO: Expecting 2560 events.
[13:36:02.003] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:02.003] <TB1>     INFO: Test took 1464ms.
[13:36:03.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:03.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 3 3
[13:36:03.510] <TB1>     INFO: Expecting 2560 events.
[13:36:04.468] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:04.469] <TB1>     INFO: Test took 1464ms.
[13:36:04.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:04.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 4 4
[13:36:04.976] <TB1>     INFO: Expecting 2560 events.
[13:36:05.933] <TB1>     INFO: 2560 events read in total (241ms).
[13:36:05.933] <TB1>     INFO: Test took 1461ms.
[13:36:05.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:05.934] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[13:36:06.441] <TB1>     INFO: Expecting 2560 events.
[13:36:07.398] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:07.398] <TB1>     INFO: Test took 1464ms.
[13:36:07.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:07.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[13:36:07.908] <TB1>     INFO: Expecting 2560 events.
[13:36:08.865] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:08.865] <TB1>     INFO: Test took 1467ms.
[13:36:08.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:08.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[13:36:09.373] <TB1>     INFO: Expecting 2560 events.
[13:36:10.330] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:10.331] <TB1>     INFO: Test took 1464ms.
[13:36:10.333] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:10.333] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 8 8
[13:36:10.840] <TB1>     INFO: Expecting 2560 events.
[13:36:11.798] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:11.798] <TB1>     INFO: Test took 1465ms.
[13:36:11.799] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:11.799] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[13:36:12.306] <TB1>     INFO: Expecting 2560 events.
[13:36:13.263] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:13.263] <TB1>     INFO: Test took 1464ms.
[13:36:13.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:13.264] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 10 10
[13:36:13.771] <TB1>     INFO: Expecting 2560 events.
[13:36:14.737] <TB1>     INFO: 2560 events read in total (251ms).
[13:36:14.737] <TB1>     INFO: Test took 1473ms.
[13:36:14.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:14.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[13:36:15.245] <TB1>     INFO: Expecting 2560 events.
[13:36:16.203] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:16.203] <TB1>     INFO: Test took 1465ms.
[13:36:16.203] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:16.203] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 61, 12 12
[13:36:16.711] <TB1>     INFO: Expecting 2560 events.
[13:36:17.668] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:17.669] <TB1>     INFO: Test took 1466ms.
[13:36:17.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:17.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 13 13
[13:36:18.177] <TB1>     INFO: Expecting 2560 events.
[13:36:19.142] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:19.142] <TB1>     INFO: Test took 1472ms.
[13:36:19.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:19.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 14 14
[13:36:19.653] <TB1>     INFO: Expecting 2560 events.
[13:36:20.610] <TB1>     INFO: 2560 events read in total (243ms).
[13:36:20.610] <TB1>     INFO: Test took 1467ms.
[13:36:20.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:20.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[13:36:21.118] <TB1>     INFO: Expecting 2560 events.
[13:36:22.075] <TB1>     INFO: 2560 events read in total (242ms).
[13:36:22.075] <TB1>     INFO: Test took 1464ms.
[13:36:22.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC12
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[13:36:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:36:22.078] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:36:22.584] <TB1>     INFO: Expecting 655360 events.
[13:36:34.395] <TB1>     INFO: 655360 events read in total (11096ms).
[13:36:34.406] <TB1>     INFO: Expecting 655360 events.
[13:36:46.053] <TB1>     INFO: 655360 events read in total (11091ms).
[13:36:46.069] <TB1>     INFO: Expecting 655360 events.
[13:36:57.634] <TB1>     INFO: 655360 events read in total (11016ms).
[13:36:57.653] <TB1>     INFO: Expecting 655360 events.
[13:37:09.316] <TB1>     INFO: 655360 events read in total (11110ms).
[13:37:09.340] <TB1>     INFO: Expecting 655360 events.
[13:37:21.093] <TB1>     INFO: 655360 events read in total (11204ms).
[13:37:21.122] <TB1>     INFO: Expecting 655360 events.
[13:37:32.817] <TB1>     INFO: 655360 events read in total (11157ms).
[13:37:32.849] <TB1>     INFO: Expecting 655360 events.
[13:37:44.653] <TB1>     INFO: 655360 events read in total (11264ms).
[13:37:44.689] <TB1>     INFO: Expecting 655360 events.
[13:37:56.195] <TB1>     INFO: 655360 events read in total (10971ms).
[13:37:56.249] <TB1>     INFO: Expecting 655360 events.
[13:38:07.918] <TB1>     INFO: 655360 events read in total (11142ms).
[13:38:07.991] <TB1>     INFO: Expecting 655360 events.
[13:38:19.604] <TB1>     INFO: 655360 events read in total (11087ms).
[13:38:19.656] <TB1>     INFO: Expecting 655360 events.
[13:38:31.269] <TB1>     INFO: 655360 events read in total (11087ms).
[13:38:31.322] <TB1>     INFO: Expecting 655360 events.
[13:38:42.932] <TB1>     INFO: 655360 events read in total (11083ms).
[13:38:42.990] <TB1>     INFO: Expecting 655360 events.
[13:38:54.641] <TB1>     INFO: 655360 events read in total (11124ms).
[13:38:54.706] <TB1>     INFO: Expecting 655360 events.
[13:39:06.169] <TB1>     INFO: 655360 events read in total (10936ms).
[13:39:06.239] <TB1>     INFO: Expecting 655360 events.
[13:39:17.877] <TB1>     INFO: 655360 events read in total (11112ms).
[13:39:17.950] <TB1>     INFO: Expecting 655360 events.
[13:39:29.641] <TB1>     INFO: 655360 events read in total (11164ms).
[13:39:29.725] <TB1>     INFO: Test took 187647ms.
[13:39:29.826] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:39:30.131] <TB1>     INFO: Expecting 655360 events.
[13:39:41.973] <TB1>     INFO: 655360 events read in total (11128ms).
[13:39:41.984] <TB1>     INFO: Expecting 655360 events.
[13:39:53.676] <TB1>     INFO: 655360 events read in total (11137ms).
[13:39:53.691] <TB1>     INFO: Expecting 655360 events.
[13:40:05.352] <TB1>     INFO: 655360 events read in total (11099ms).
[13:40:05.373] <TB1>     INFO: Expecting 655360 events.
[13:40:17.014] <TB1>     INFO: 655360 events read in total (11090ms).
[13:40:17.041] <TB1>     INFO: Expecting 655360 events.
[13:40:28.713] <TB1>     INFO: 655360 events read in total (11126ms).
[13:40:28.742] <TB1>     INFO: Expecting 655360 events.
[13:40:40.400] <TB1>     INFO: 655360 events read in total (11111ms).
[13:40:40.433] <TB1>     INFO: Expecting 655360 events.
[13:40:52.089] <TB1>     INFO: 655360 events read in total (11122ms).
[13:40:52.126] <TB1>     INFO: Expecting 655360 events.
[13:41:03.799] <TB1>     INFO: 655360 events read in total (11136ms).
[13:41:03.849] <TB1>     INFO: Expecting 655360 events.
[13:41:15.556] <TB1>     INFO: 655360 events read in total (11180ms).
[13:41:15.603] <TB1>     INFO: Expecting 655360 events.
[13:41:27.280] <TB1>     INFO: 655360 events read in total (11150ms).
[13:41:27.329] <TB1>     INFO: Expecting 655360 events.
[13:41:38.989] <TB1>     INFO: 655360 events read in total (11133ms).
[13:41:39.041] <TB1>     INFO: Expecting 655360 events.
[13:41:50.742] <TB1>     INFO: 655360 events read in total (11174ms).
[13:41:50.800] <TB1>     INFO: Expecting 655360 events.
[13:42:02.463] <TB1>     INFO: 655360 events read in total (11136ms).
[13:42:02.528] <TB1>     INFO: Expecting 655360 events.
[13:42:14.246] <TB1>     INFO: 655360 events read in total (11191ms).
[13:42:14.317] <TB1>     INFO: Expecting 655360 events.
[13:42:26.007] <TB1>     INFO: 655360 events read in total (11163ms).
[13:42:26.080] <TB1>     INFO: Expecting 655360 events.
[13:42:37.804] <TB1>     INFO: 655360 events read in total (11197ms).
[13:42:37.891] <TB1>     INFO: Test took 188065ms.
[13:42:38.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:42:38.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:42:38.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:42:38.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:42:38.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:42:38.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:42:38.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:42:38.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:42:38.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:42:38.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:42:38.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:42:38.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:42:38.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:42:38.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:42:38.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:42:38.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:42:38.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:42:38.078] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.086] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.093] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.100] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.107] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.114] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.121] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.128] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.136] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.143] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.150] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:42:38.157] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:42:38.164] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:42:38.171] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.178] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.185] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.192] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.200] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.206] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:42:38.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:42:38.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[13:42:38.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[13:42:38.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[13:42:38.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[13:42:38.243] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[13:42:38.244] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[13:42:38.245] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[13:42:38.245] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[13:42:38.245] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[13:42:38.591] <TB1>     INFO: Expecting 41600 events.
[13:42:42.432] <TB1>     INFO: 41600 events read in total (3126ms).
[13:42:42.433] <TB1>     INFO: Test took 4185ms.
[13:42:43.074] <TB1>     INFO: Expecting 41600 events.
[13:42:46.945] <TB1>     INFO: 41600 events read in total (3156ms).
[13:42:46.946] <TB1>     INFO: Test took 4215ms.
[13:42:47.594] <TB1>     INFO: Expecting 41600 events.
[13:42:51.433] <TB1>     INFO: 41600 events read in total (3125ms).
[13:42:51.434] <TB1>     INFO: Test took 4187ms.
[13:42:51.733] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:51.867] <TB1>     INFO: Expecting 2560 events.
[13:42:52.825] <TB1>     INFO: 2560 events read in total (243ms).
[13:42:52.825] <TB1>     INFO: Test took 1092ms.
[13:42:52.827] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:53.334] <TB1>     INFO: Expecting 2560 events.
[13:42:54.293] <TB1>     INFO: 2560 events read in total (245ms).
[13:42:54.294] <TB1>     INFO: Test took 1467ms.
[13:42:54.296] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:54.802] <TB1>     INFO: Expecting 2560 events.
[13:42:55.759] <TB1>     INFO: 2560 events read in total (242ms).
[13:42:55.760] <TB1>     INFO: Test took 1464ms.
[13:42:55.762] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:56.269] <TB1>     INFO: Expecting 2560 events.
[13:42:57.228] <TB1>     INFO: 2560 events read in total (245ms).
[13:42:57.228] <TB1>     INFO: Test took 1466ms.
[13:42:57.230] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:57.736] <TB1>     INFO: Expecting 2560 events.
[13:42:58.697] <TB1>     INFO: 2560 events read in total (246ms).
[13:42:58.697] <TB1>     INFO: Test took 1467ms.
[13:42:58.699] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:59.205] <TB1>     INFO: Expecting 2560 events.
[13:43:00.166] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:00.167] <TB1>     INFO: Test took 1468ms.
[13:43:00.168] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:00.675] <TB1>     INFO: Expecting 2560 events.
[13:43:01.632] <TB1>     INFO: 2560 events read in total (242ms).
[13:43:01.633] <TB1>     INFO: Test took 1465ms.
[13:43:01.635] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:02.141] <TB1>     INFO: Expecting 2560 events.
[13:43:03.099] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:03.099] <TB1>     INFO: Test took 1464ms.
[13:43:03.101] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:03.608] <TB1>     INFO: Expecting 2560 events.
[13:43:04.567] <TB1>     INFO: 2560 events read in total (245ms).
[13:43:04.568] <TB1>     INFO: Test took 1467ms.
[13:43:04.570] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:05.076] <TB1>     INFO: Expecting 2560 events.
[13:43:06.033] <TB1>     INFO: 2560 events read in total (242ms).
[13:43:06.033] <TB1>     INFO: Test took 1463ms.
[13:43:06.035] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:06.542] <TB1>     INFO: Expecting 2560 events.
[13:43:07.499] <TB1>     INFO: 2560 events read in total (242ms).
[13:43:07.499] <TB1>     INFO: Test took 1464ms.
[13:43:07.501] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:08.011] <TB1>     INFO: Expecting 2560 events.
[13:43:08.967] <TB1>     INFO: 2560 events read in total (241ms).
[13:43:08.968] <TB1>     INFO: Test took 1467ms.
[13:43:08.970] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:09.476] <TB1>     INFO: Expecting 2560 events.
[13:43:10.435] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:10.436] <TB1>     INFO: Test took 1466ms.
[13:43:10.438] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:10.944] <TB1>     INFO: Expecting 2560 events.
[13:43:11.904] <TB1>     INFO: 2560 events read in total (245ms).
[13:43:11.904] <TB1>     INFO: Test took 1467ms.
[13:43:11.906] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:12.413] <TB1>     INFO: Expecting 2560 events.
[13:43:13.372] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:13.372] <TB1>     INFO: Test took 1466ms.
[13:43:13.375] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:13.886] <TB1>     INFO: Expecting 2560 events.
[13:43:14.843] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:14.843] <TB1>     INFO: Test took 1468ms.
[13:43:14.846] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:15.352] <TB1>     INFO: Expecting 2560 events.
[13:43:16.310] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:16.311] <TB1>     INFO: Test took 1465ms.
[13:43:16.315] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:16.819] <TB1>     INFO: Expecting 2560 events.
[13:43:17.778] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:17.778] <TB1>     INFO: Test took 1463ms.
[13:43:17.780] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:18.286] <TB1>     INFO: Expecting 2560 events.
[13:43:19.245] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:19.246] <TB1>     INFO: Test took 1466ms.
[13:43:19.249] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:19.755] <TB1>     INFO: Expecting 2560 events.
[13:43:20.718] <TB1>     INFO: 2560 events read in total (246ms).
[13:43:20.718] <TB1>     INFO: Test took 1469ms.
[13:43:20.720] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:21.227] <TB1>     INFO: Expecting 2560 events.
[13:43:22.190] <TB1>     INFO: 2560 events read in total (248ms).
[13:43:22.190] <TB1>     INFO: Test took 1470ms.
[13:43:22.194] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:22.699] <TB1>     INFO: Expecting 2560 events.
[13:43:23.660] <TB1>     INFO: 2560 events read in total (246ms).
[13:43:23.660] <TB1>     INFO: Test took 1466ms.
[13:43:23.662] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:24.168] <TB1>     INFO: Expecting 2560 events.
[13:43:25.126] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:25.127] <TB1>     INFO: Test took 1465ms.
[13:43:25.129] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:25.636] <TB1>     INFO: Expecting 2560 events.
[13:43:26.594] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:26.595] <TB1>     INFO: Test took 1466ms.
[13:43:26.597] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:27.103] <TB1>     INFO: Expecting 2560 events.
[13:43:28.061] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:28.061] <TB1>     INFO: Test took 1465ms.
[13:43:28.063] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:28.571] <TB1>     INFO: Expecting 2560 events.
[13:43:29.529] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:29.529] <TB1>     INFO: Test took 1466ms.
[13:43:29.531] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:30.037] <TB1>     INFO: Expecting 2560 events.
[13:43:30.996] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:30.997] <TB1>     INFO: Test took 1466ms.
[13:43:30.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:31.506] <TB1>     INFO: Expecting 2560 events.
[13:43:32.466] <TB1>     INFO: 2560 events read in total (245ms).
[13:43:32.466] <TB1>     INFO: Test took 1467ms.
[13:43:32.469] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:32.975] <TB1>     INFO: Expecting 2560 events.
[13:43:33.935] <TB1>     INFO: 2560 events read in total (245ms).
[13:43:33.935] <TB1>     INFO: Test took 1466ms.
[13:43:33.938] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:34.444] <TB1>     INFO: Expecting 2560 events.
[13:43:35.402] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:35.403] <TB1>     INFO: Test took 1466ms.
[13:43:35.405] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:35.911] <TB1>     INFO: Expecting 2560 events.
[13:43:36.870] <TB1>     INFO: 2560 events read in total (244ms).
[13:43:36.871] <TB1>     INFO: Test took 1466ms.
[13:43:36.875] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:37.379] <TB1>     INFO: Expecting 2560 events.
[13:43:38.337] <TB1>     INFO: 2560 events read in total (243ms).
[13:43:38.337] <TB1>     INFO: Test took 1463ms.
[13:43:39.362] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[13:43:39.362] <TB1>     INFO: PH scale (per ROC):    83  75  67  85  79  85  79  80  76  80  90  82  80  80  79  79
[13:43:39.362] <TB1>     INFO: PH offset (per ROC):  165 170 178 172 174 152 175 167 172 156 170 172 167 158 166 174
[13:43:39.536] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:43:39.539] <TB1>     INFO: ######################################################################
[13:43:39.539] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:43:39.540] <TB1>     INFO: ######################################################################
[13:43:39.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:43:39.552] <TB1>     INFO: scanning low vcal = 10
[13:43:39.895] <TB1>     INFO: Expecting 41600 events.
[13:43:43.621] <TB1>     INFO: 41600 events read in total (3011ms).
[13:43:43.622] <TB1>     INFO: Test took 4070ms.
[13:43:43.626] <TB1>     INFO: scanning low vcal = 20
[13:43:44.126] <TB1>     INFO: Expecting 41600 events.
[13:43:47.855] <TB1>     INFO: 41600 events read in total (3014ms).
[13:43:47.855] <TB1>     INFO: Test took 4229ms.
[13:43:47.857] <TB1>     INFO: scanning low vcal = 30
[13:43:48.365] <TB1>     INFO: Expecting 41600 events.
[13:43:52.082] <TB1>     INFO: 41600 events read in total (3003ms).
[13:43:52.083] <TB1>     INFO: Test took 4226ms.
[13:43:52.085] <TB1>     INFO: scanning low vcal = 40
[13:43:52.587] <TB1>     INFO: Expecting 41600 events.
[13:43:56.862] <TB1>     INFO: 41600 events read in total (3560ms).
[13:43:56.863] <TB1>     INFO: Test took 4778ms.
[13:43:56.865] <TB1>     INFO: scanning low vcal = 50
[13:43:57.281] <TB1>     INFO: Expecting 41600 events.
[13:44:01.543] <TB1>     INFO: 41600 events read in total (3547ms).
[13:44:01.544] <TB1>     INFO: Test took 4679ms.
[13:44:01.548] <TB1>     INFO: scanning low vcal = 60
[13:44:01.960] <TB1>     INFO: Expecting 41600 events.
[13:44:06.212] <TB1>     INFO: 41600 events read in total (3537ms).
[13:44:06.213] <TB1>     INFO: Test took 4665ms.
[13:44:06.215] <TB1>     INFO: scanning low vcal = 70
[13:44:06.632] <TB1>     INFO: Expecting 41600 events.
[13:44:10.915] <TB1>     INFO: 41600 events read in total (3568ms).
[13:44:10.916] <TB1>     INFO: Test took 4701ms.
[13:44:10.919] <TB1>     INFO: scanning low vcal = 80
[13:44:11.335] <TB1>     INFO: Expecting 41600 events.
[13:44:15.593] <TB1>     INFO: 41600 events read in total (3543ms).
[13:44:15.594] <TB1>     INFO: Test took 4675ms.
[13:44:15.598] <TB1>     INFO: scanning low vcal = 90
[13:44:16.014] <TB1>     INFO: Expecting 41600 events.
[13:44:20.306] <TB1>     INFO: 41600 events read in total (3576ms).
[13:44:20.307] <TB1>     INFO: Test took 4709ms.
[13:44:20.310] <TB1>     INFO: scanning low vcal = 100
[13:44:20.727] <TB1>     INFO: Expecting 41600 events.
[13:44:25.110] <TB1>     INFO: 41600 events read in total (3669ms).
[13:44:25.110] <TB1>     INFO: Test took 4800ms.
[13:44:25.115] <TB1>     INFO: scanning low vcal = 110
[13:44:25.530] <TB1>     INFO: Expecting 41600 events.
[13:44:29.781] <TB1>     INFO: 41600 events read in total (3536ms).
[13:44:29.781] <TB1>     INFO: Test took 4666ms.
[13:44:29.785] <TB1>     INFO: scanning low vcal = 120
[13:44:30.205] <TB1>     INFO: Expecting 41600 events.
[13:44:34.476] <TB1>     INFO: 41600 events read in total (3556ms).
[13:44:34.477] <TB1>     INFO: Test took 4692ms.
[13:44:34.480] <TB1>     INFO: scanning low vcal = 130
[13:44:34.897] <TB1>     INFO: Expecting 41600 events.
[13:44:39.150] <TB1>     INFO: 41600 events read in total (3538ms).
[13:44:39.151] <TB1>     INFO: Test took 4671ms.
[13:44:39.154] <TB1>     INFO: scanning low vcal = 140
[13:44:39.570] <TB1>     INFO: Expecting 41600 events.
[13:44:43.849] <TB1>     INFO: 41600 events read in total (3564ms).
[13:44:43.849] <TB1>     INFO: Test took 4695ms.
[13:44:43.852] <TB1>     INFO: scanning low vcal = 150
[13:44:44.270] <TB1>     INFO: Expecting 41600 events.
[13:44:48.515] <TB1>     INFO: 41600 events read in total (3530ms).
[13:44:48.515] <TB1>     INFO: Test took 4663ms.
[13:44:48.519] <TB1>     INFO: scanning low vcal = 160
[13:44:48.935] <TB1>     INFO: Expecting 41600 events.
[13:44:53.193] <TB1>     INFO: 41600 events read in total (3543ms).
[13:44:53.194] <TB1>     INFO: Test took 4675ms.
[13:44:53.198] <TB1>     INFO: scanning low vcal = 170
[13:44:53.614] <TB1>     INFO: Expecting 41600 events.
[13:44:57.906] <TB1>     INFO: 41600 events read in total (3575ms).
[13:44:57.906] <TB1>     INFO: Test took 4708ms.
[13:44:57.911] <TB1>     INFO: scanning low vcal = 180
[13:44:58.326] <TB1>     INFO: Expecting 41600 events.
[13:45:02.577] <TB1>     INFO: 41600 events read in total (3536ms).
[13:45:02.578] <TB1>     INFO: Test took 4667ms.
[13:45:02.581] <TB1>     INFO: scanning low vcal = 190
[13:45:02.997] <TB1>     INFO: Expecting 41600 events.
[13:45:07.276] <TB1>     INFO: 41600 events read in total (3564ms).
[13:45:07.276] <TB1>     INFO: Test took 4696ms.
[13:45:07.279] <TB1>     INFO: scanning low vcal = 200
[13:45:07.698] <TB1>     INFO: Expecting 41600 events.
[13:45:11.964] <TB1>     INFO: 41600 events read in total (3551ms).
[13:45:11.965] <TB1>     INFO: Test took 4686ms.
[13:45:11.968] <TB1>     INFO: scanning low vcal = 210
[13:45:12.384] <TB1>     INFO: Expecting 41600 events.
[13:45:16.646] <TB1>     INFO: 41600 events read in total (3547ms).
[13:45:16.647] <TB1>     INFO: Test took 4679ms.
[13:45:16.650] <TB1>     INFO: scanning low vcal = 220
[13:45:17.066] <TB1>     INFO: Expecting 41600 events.
[13:45:21.339] <TB1>     INFO: 41600 events read in total (3558ms).
[13:45:21.340] <TB1>     INFO: Test took 4690ms.
[13:45:21.342] <TB1>     INFO: scanning low vcal = 230
[13:45:21.759] <TB1>     INFO: Expecting 41600 events.
[13:45:26.024] <TB1>     INFO: 41600 events read in total (3550ms).
[13:45:26.025] <TB1>     INFO: Test took 4682ms.
[13:45:26.028] <TB1>     INFO: scanning low vcal = 240
[13:45:26.444] <TB1>     INFO: Expecting 41600 events.
[13:45:30.727] <TB1>     INFO: 41600 events read in total (3568ms).
[13:45:30.727] <TB1>     INFO: Test took 4699ms.
[13:45:30.730] <TB1>     INFO: scanning low vcal = 250
[13:45:31.151] <TB1>     INFO: Expecting 41600 events.
[13:45:35.423] <TB1>     INFO: 41600 events read in total (3557ms).
[13:45:35.424] <TB1>     INFO: Test took 4694ms.
[13:45:35.428] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:45:35.844] <TB1>     INFO: Expecting 41600 events.
[13:45:40.119] <TB1>     INFO: 41600 events read in total (3560ms).
[13:45:40.119] <TB1>     INFO: Test took 4691ms.
[13:45:40.122] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:45:40.539] <TB1>     INFO: Expecting 41600 events.
[13:45:44.833] <TB1>     INFO: 41600 events read in total (3579ms).
[13:45:44.833] <TB1>     INFO: Test took 4711ms.
[13:45:44.836] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:45:45.254] <TB1>     INFO: Expecting 41600 events.
[13:45:49.532] <TB1>     INFO: 41600 events read in total (3563ms).
[13:45:49.532] <TB1>     INFO: Test took 4696ms.
[13:45:49.536] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:45:49.951] <TB1>     INFO: Expecting 41600 events.
[13:45:54.212] <TB1>     INFO: 41600 events read in total (3546ms).
[13:45:54.212] <TB1>     INFO: Test took 4676ms.
[13:45:54.215] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:45:54.636] <TB1>     INFO: Expecting 41600 events.
[13:45:58.901] <TB1>     INFO: 41600 events read in total (3550ms).
[13:45:58.902] <TB1>     INFO: Test took 4687ms.
[13:45:59.442] <TB1>     INFO: PixTestGainPedestal::measure() done 
[13:45:59.445] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:45:59.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:45:59.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:45:59.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:45:59.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:45:59.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:45:59.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:45:59.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:45:59.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:45:59.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:45:59.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:46:37.115] <TB1>     INFO: PixTestGainPedestal::fit() done
[13:46:37.115] <TB1>     INFO: non-linearity mean:  0.960 0.953 0.954 0.956 0.956 0.952 0.956 0.955 0.958 0.965 0.954 0.951 0.952 0.955 0.953 0.955
[13:46:37.115] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.007 0.006 0.006 0.007 0.007 0.006 0.005 0.006 0.008 0.006 0.005 0.006 0.006
[13:46:37.115] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:46:37.138] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:46:37.160] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:46:37.182] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:46:37.204] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:46:37.226] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:46:37.248] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:46:37.270] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:46:37.292] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:46:37.315] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:46:37.337] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:46:37.359] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:46:37.381] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:46:37.403] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:46:37.425] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:46:37.447] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-38_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:46:37.469] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[13:46:37.469] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:46:37.476] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:46:37.476] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:46:37.479] <TB1>     INFO: ######################################################################
[13:46:37.479] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:46:37.479] <TB1>     INFO: ######################################################################
[13:46:37.483] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:46:37.493] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:37.493] <TB1>     INFO:     run 1 of 1
[13:46:37.493] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:37.837] <TB1>     INFO: Expecting 3120000 events.
[13:47:27.840] <TB1>     INFO: 1255970 events read in total (49288ms).
[13:48:16.841] <TB1>     INFO: 2505920 events read in total (98290ms).
[13:48:41.923] <TB1>     INFO: 3120000 events read in total (123372ms).
[13:48:41.977] <TB1>     INFO: Test took 124485ms.
[13:48:42.074] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:42.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:43.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:45.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:47.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:48.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:50.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:51.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:53.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:54.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:56.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:57.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:59.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:00.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:02.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:03.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:04.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:06.362] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293376000
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3892, RMS = 1.78349
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6725, RMS = 1.92579
[13:49:06.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7331, RMS = 1.55642
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0272, RMS = 1.54737
[13:49:06.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.242, RMS = 1.53168
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9199, RMS = 1.45267
[13:49:06.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:49:06.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:49:06.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0533, RMS = 1.52829
[13:49:06.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:49:06.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:49:06.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9839, RMS = 1.57224
[13:49:06.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.373, RMS = 2.01855
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1591, RMS = 1.84807
[13:49:06.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8186, RMS = 1.14922
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6335, RMS = 1.00504
[13:49:06.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7143, RMS = 1.8554
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5395, RMS = 1.85845
[13:49:06.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:49:06.400] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:49:06.400] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8337, RMS = 1.41699
[13:49:06.400] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:49:06.400] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:49:06.400] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7637, RMS = 1.5261
[13:49:06.401] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7808, RMS = 2.43252
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4997, RMS = 1.86172
[13:49:06.402] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5106, RMS = 1.91634
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1638, RMS = 2.09869
[13:49:06.403] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[13:49:06.404] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:49:06.404] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6467, RMS = 1.41688
[13:49:06.404] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:49:06.405] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:49:06.405] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9139, RMS = 1.30348
[13:49:06.405] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8677, RMS = 2.15812
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.379, RMS = 1.35256
[13:49:06.406] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5549, RMS = 1.21555
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.302, RMS = 1.42432
[13:49:06.407] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:49:06.408] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:49:06.408] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5446, RMS = 2.05914
[13:49:06.408] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:49:06.409] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:49:06.409] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9758, RMS = 1.60764
[13:49:06.409] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0492, RMS = 1.69124
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7226, RMS = 2.04886
[13:49:06.410] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6064, RMS = 2.0045
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8184, RMS = 1.4645
[13:49:06.412] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:49:06.416] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[13:49:06.416] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:49:06.416] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:49:06.512] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:49:06.512] <TB1>     INFO: enter test to run
[13:49:06.512] <TB1>     INFO:   test:  no parameter change
[13:49:06.513] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[13:49:06.513] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[13:49:06.513] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[13:49:06.513] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:49:07.037] <TB1>    QUIET: Connection to board 26 closed.
[13:49:07.038] <TB1>     INFO: pXar: this is the end, my friend
[13:49:07.038] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
