module fsm(
input clk,rst,din,
output reg dout
    );
    
parameter idle = 0;
parameter s0 = 1;
parameter s1 = 2;    
    
reg [1:0] state = idle;
  
always@(posedge clk)
begin    

 if (rst==1'b1)
 begin
  dout<=1'b0;
  state<=idle;
 end
 else
 begin
   case(state)
   
   idle: begin
    dout <= 1'b0;
    state <= 1'b0;
    end
   
   s0:begin
   dout<=1'b0;
    if(din==1'b1)
     begin
      dout<=1'b1;
      state<=s1;
     end
    else
     begin
      state<=s0;
     end
   end
 
   s1:begin
   dout<=1'b1;
   if(din==1'b1)
   begin
    dout<=1'b0;
    state<=s0;
   end
   else
    begin
     state<=s1;
    end
   
   end
   
   default : begin
    state <= idle;
    dout <= 1'b0;
    end
   endcase
 end
 
end    
endmodule
