{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "128003",
    "Latency": "128002"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114457358",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_seq_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_15_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_24_3.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_seq_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_15_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_24_3.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln11_fu_249_p2 add_ln11_fu_255_p2 add_ln21_fu_291_p2 xor_ln21_fu_317_p2 and_ln21_fu_323_p2 xor_ln21_1_fu_329_p2 select_ln21_fu_335_p3 denom_1_fu_343_p3 icmp_ln31_fu_355_p2 add_ln31_fu_361_p2 icmp_ln35_fu_371_p2 add_ln35_fu_377_p2 add_ln36_2_fu_395_p2 add_ln36_fu_504_p2 add_ln36_1_fu_510_p2 xor_ln36_fu_532_p2 and_ln36_fu_538_p2 xor_ln36_1_fu_544_p2 select_ln36_fu_550_p3 col_sum_fu_558_p3 mul_40s_42ns_81_1_1_U11 sub_ln40_fu_418_p2 select_ln40_1_fu_462_p3 sub_ln40_1_fu_474_p2 scale_fu_480_p3 or_ln40_fu_588_p2 xor_ln40_fu_593_p2 and_ln40_fu_599_p2 and_ln40_2_fu_605_p2 xor_ln40_1_fu_610_p2 and_ln40_1_fu_616_p2 select_ln40_fu_622_p3 or_ln40_1_fu_630_p2 scale_1_fu_636_p3 icmp_ln43_fu_648_p2 add_ln43_fu_654_p2 add_ln44_1_fu_672_p2 mul_24s_24s_48_1_1_U10 add_ln44_fu_729_p2 xor_ln44_fu_743_p2 and_ln44_fu_749_p2 icmp_ln44_fu_771_p2 icmp_ln44_1_fu_785_p2 icmp_ln44_2_fu_791_p2 select_ln44_fu_797_p3 xor_ln44_1_fu_805_p2 and_ln44_1_fu_811_p2 select_ln44_1_fu_817_p3 and_ln44_2_fu_825_p2 xor_ln44_2_fu_831_p2 or_ln44_fu_837_p2 xor_ln44_3_fu_843_p2 and_ln44_3_fu_849_p2 and_ln44_4_fu_855_p2 or_ln44_2_fu_861_p2 xor_ln44_4_fu_867_p2 and_ln44_5_fu_873_p2 select_ln44_2_fu_879_p3 or_ln44_1_fu_887_p2 select_ln44_3_fu_893_p3 tmp_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_15_2",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214",
          "BindInstances": "icmp_ln15_fu_103_p2 add_ln15_fu_109_p2 add_ln17_2_fu_119_p2 add_ln17_fu_146_p2 add_ln17_1_fu_152_p2 xor_ln17_fu_174_p2 and_ln17_fu_180_p2 xor_ln17_1_fu_186_p2 select_ln17_fu_192_p3 select_ln17_1_fu_200_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_24_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222",
          "BindInstances": "icmp_ln24_fu_118_p2 add_ln24_fu_124_p2 add_ln26_fu_134_p2 sdiv_40ns_24s_40_44_1_U4 icmp_ln26_fu_193_p2 icmp_ln26_1_fu_199_p2 or_ln26_fu_205_p2 xor_ln26_fu_211_p2 and_ln26_fu_217_p2 xor_ln26_1_fu_223_p2 or_ln26_1_fu_229_p2 and_ln26_1_fu_235_p2 select_ln26_fu_241_p3 or_ln26_2_fu_249_p2 select_ln26_1_fu_255_p3"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_15_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_24_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_15_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_24_3": {
        "Latency": {
          "LatencyBest": "109",
          "LatencyAvg": "109",
          "LatencyWorst": "109",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_3",
            "TripCount": "64",
            "Latency": "107",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "2894",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "128002",
          "LatencyAvg": "128002",
          "LatencyWorst": "128002",
          "PipelineII": "128003",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "256",
            "Latency": "45824",
            "PipelineII": "",
            "PipelineDepth": "179"
          },
          {
            "Name": "VITIS_LOOP_31_4",
            "TripCount": "64",
            "Latency": "82176",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [
              {
                "Name": "VITIS_LOOP_35_5",
                "TripCount": "256",
                "Latency": "512",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_43_6",
                "TripCount": "256",
                "Latency": "768",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "7",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "3980",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4086",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-29 13:58:26 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
