
*** Running vivado
    with args -log rgb2dvi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2dvi_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb2dvi_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bowling233/Code/_repo/sword/DigitalImageProcessing/lab_source/FPGA-Imaging-Library-Publish'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bowling233/Code/_repo/sword/DigitalImageProcessing/lab_source/repo/vivado-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rgb2dvi_0
Command: synth_design -top rgb2dvi_0 -part xc7k160tffg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 440348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.793 ; gain = 404.629 ; free physical = 296 ; free virtual = 76704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at '/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:61' bound to instance 'U0' of component 'rgb2dvi' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at '/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-3491] module 'SyncAsync' declared at '/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 12.500000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (0#1) [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
WARNING: [Synth 8-7129] Port SerialClk in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.762 ; gain = 479.598 ; free physical = 238 ; free virtual = 76607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.574 ; gain = 497.410 ; free physical = 234 ; free virtual = 76603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.574 ; gain = 497.410 ; free physical = 234 ; free virtual = 76603
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.512 ; gain = 0.000 ; free physical = 228 ; free virtual = 76598
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'U0'
Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.runs/rgb2dvi_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.324 ; gain = 0.000 ; free physical = 264 ; free virtual = 76586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2285.359 ; gain = 0.000 ; free physical = 264 ; free virtual = 76586
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 266 ; free virtual = 76589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 266 ; free virtual = 76589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.runs/rgb2dvi_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 266 ; free virtual = 76589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 264 ; free virtual = 76588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aRst in module rgb2dvi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SerialClk in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 247 ; free virtual = 76571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 244 ; free virtual = 76570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 242 ; free virtual = 76569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 242 ; free virtual = 76569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT1      |     6|
|2     |LUT2      |    22|
|3     |LUT3      |    35|
|4     |LUT4      |    23|
|5     |LUT5      |    43|
|6     |LUT6      |    72|
|7     |OSERDESE2 |     8|
|9     |PLLE2_ADV |     1|
|10    |FDPE      |     8|
|11    |FDRE      |   119|
|12    |FDSE      |    15|
|13    |OBUFDS    |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.359 ; gain = 497.410 ; free physical = 277 ; free virtual = 76565
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2285.359 ; gain = 646.195 ; free physical = 277 ; free virtual = 76565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.359 ; gain = 0.000 ; free physical = 277 ; free virtual = 76565
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.359 ; gain = 0.000 ; free physical = 565 ; free virtual = 76854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1e5a4833
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.359 ; gain = 996.070 ; free physical = 565 ; free virtual = 76854
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1854.763; main = 1523.262; forked = 384.573
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3256.082; main = 2285.328; forked = 1002.770
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.336 ; gain = 0.000 ; free physical = 565 ; free virtual = 76854
INFO: [Common 17-1381] The checkpoint '/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb2dvi_0, cache-ID = 8901b208f3b6a44d
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.336 ; gain = 0.000 ; free physical = 577 ; free virtual = 76858
INFO: [Common 17-1381] The checkpoint '/home/bowling233/Code/_repo/FPGA_edge_detection/vivado/vivado.runs/rgb2dvi_0_synth_1/rgb2dvi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2dvi_0_utilization_synth.rpt -pb rgb2dvi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 21:28:56 2023...
