// Seed: 2218676219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  string id_6, id_7;
  assign id_6 = "";
  id_8 :
  assert property (@(posedge id_8 * 1) 1) $display;
  assign id_6 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin
    begin
      id_1 <= 1;
      if (1) id_5 <= id_1;
    end
    #1 id_3 = id_2;
  end
  module_0(
      id_4, id_4, id_3, id_4, id_4
  );
  assign id_5 = 1;
endmodule
