{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset,\n    output reg [9:0] q\n);\n\n    // Initial state\n    initial begin\n        q = 10'b0;\n    end\n\n    // Sequential logic\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 10'b0; // Reset counter to zero\n        end else if (q == 10'd999) begin\n            q <= 10'b0; // Wrap around after reaching 999\n        end else begin\n            q <= q + 1; // Increment counter\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}