/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.51
Hash     : c3b8064
Date     : Aug 27 2024
Type     : Engineering
Log Time   : Wed Aug 28 00:09:29 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: in[8].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : out:$auto_1002565.outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[8].inpad[0] (.input at (1,10))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.826     2.721
| (intra 'clb' routing)                                               0.085     2.806
$auto_1002565.in[0] (.names at (42,12))                               0.000     2.806
| (primitive '.names' combinational delay)                            0.136     2.941
$auto_1002565.out[0] (.names at (42,12))                              0.000     2.941
| (intra 'clb' routing)                                               0.000     2.941
| (inter-block routing)                                               1.052     3.993
| (intra 'io' routing)                                                0.733     4.726
out:$auto_1002565.outpad[0] (.output at (62,3))                       0.000     4.726
data arrival time                                                               4.726

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.726
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.726


#Path 2
Startpoint: in[30].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : out:$auto_1002563.outpad[0] (.output at (62,2) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[30].inpad[0] (.input at (1,6))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.351     2.245
| (intra 'clb' routing)                                               0.085     2.330
$auto_1002563.in[0] (.names at (31,7))                                0.000     2.330
| (primitive '.names' combinational delay)                            0.218     2.548
$auto_1002563.out[0] (.names at (31,7))                               0.000     2.548
| (intra 'clb' routing)                                               0.000     2.548
| (inter-block routing)                                               1.415     3.963
| (intra 'io' routing)                                                0.733     4.696
out:$auto_1002563.outpad[0] (.output at (62,2))                      -0.000     4.696
data arrival time                                                               4.696

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.696
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.696


#Path 3
Startpoint: in[9].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : out:$auto_1002566.outpad[0] (.output at (62,4) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[9].inpad[0] (.input at (1,10))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.351     2.245
| (intra 'clb' routing)                                               0.085     2.330
$auto_1002566.in[0] (.names at (31,9))                                0.000     2.330
| (primitive '.names' combinational delay)                            0.218     2.548
$auto_1002566.out[0] (.names at (31,9))                               0.000     2.548
| (intra 'clb' routing)                                               0.000     2.548
| (inter-block routing)                                               1.415     3.963
| (intra 'io' routing)                                                0.733     4.696
out:$auto_1002566.outpad[0] (.output at (62,4))                      -0.000     4.696
data arrival time                                                               4.696

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.696
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.696


#Path 4
Startpoint: in[31].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : out:$auto_1002564.outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[31].inpad[0] (.input at (1,7))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.351     2.245
| (intra 'clb' routing)                                               0.085     2.330
$auto_1002564.in[0] (.names at (31,8))                                0.000     2.330
| (primitive '.names' combinational delay)                            0.197     2.527
$auto_1002564.out[0] (.names at (31,8))                               0.000     2.527
| (intra 'clb' routing)                                               0.000     2.527
| (inter-block routing)                                               1.415     3.942
| (intra 'io' routing)                                                0.733     4.674
out:$auto_1002564.outpad[0] (.output at (62,3))                      -0.000     4.674
data arrival time                                                               4.674

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.674
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.674


#Path 5
Startpoint: design67_15_45_inst.large_mux_instance106.data_out[3].Q[0] (dffre at (25,25) clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output at (62,8) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design67_15_45_inst.large_mux_instance106.data_out[3].C[0] (dffre at (25,25))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design67_15_45_inst.large_mux_instance106.data_out[3].Q[0] (dffre at (25,25)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (inter-block routing)                                                                             0.162     1.210
| (intra 'clb' routing)                                                                             0.085     1.295
$abc$948500$new_new_n46805__.in[2] (.names at (25,25))                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                          0.173     1.468
$abc$948500$new_new_n46805__.out[0] (.names at (25,25))                                             0.000     1.468
| (intra 'clb' routing)                                                                             0.000     1.468
| (inter-block routing)                                                                             0.220     1.687
| (intra 'clb' routing)                                                                             0.085     1.772
out[22].in[4] (.names at (24,25))                                                             0.000     1.772
| (primitive '.names' combinational delay)                                                          0.152     1.924
out[22].out[0] (.names at (24,25))                                                            0.000     1.924
| (intra 'clb' routing)                                                                             0.000     1.924
| (inter-block routing)                                                                             2.003     3.927
| (intra 'io' routing)                                                                              0.733     4.660
out:out[22].outpad[0] (.output at (62,8))                                                     0.000     4.660
data arrival time                                                                                             4.660

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.660
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.660


#Path 6
Startpoint: in[29].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : out:$auto_1002562.outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[29].inpad[0] (.input at (1,5))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.409     2.303
| (intra 'clb' routing)                                               0.085     2.388
$auto_1002562.in[0] (.names at (22,25))                               0.000     2.388
| (primitive '.names' combinational delay)                            0.218     2.606
$auto_1002562.out[0] (.names at (22,25))                              0.000     2.606
| (intra 'clb' routing)                                               0.000     2.606
| (inter-block routing)                                               1.290     3.896
| (intra 'io' routing)                                                0.733     4.629
out:$auto_1002562.outpad[0] (.output at (3,44))                       0.000     4.629
data arrival time                                                               4.629

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.629
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.629


#Path 7
Startpoint: design67_15_45_inst.large_mux_instance9844.data_out[7].Q[0] (dffre at (30,26) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (62,11) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design67_15_45_inst.large_mux_instance9844.data_out[7].C[0] (dffre at (30,26))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design67_15_45_inst.large_mux_instance9844.data_out[7].Q[0] (dffre at (30,26)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.220     1.268
| (intra 'clb' routing)                                                                              0.085     1.353
$abc$948500$new_new_n46787__.in[5] (.names at (32,26))                                               0.000     1.353
| (primitive '.names' combinational delay)                                                           0.173     1.526
$abc$948500$new_new_n46787__.out[0] (.names at (32,26))                                              0.000     1.526
| (intra 'clb' routing)                                                                              0.000     1.526
| (inter-block routing)                                                                              0.521     2.047
| (intra 'clb' routing)                                                                              0.085     2.132
out[7].in[4] (.names at (34,18))                                                               0.000     2.132
| (primitive '.names' combinational delay)                                                           0.152     2.284
out[7].out[0] (.names at (34,18))                                                              0.000     2.284
| (intra 'clb' routing)                                                                              0.000     2.284
| (inter-block routing)                                                                              1.409     3.692
| (intra 'io' routing)                                                                               0.733     4.425
out:out[7].outpad[0] (.output at (62,11))                                                      0.000     4.425
data arrival time                                                                                              4.425

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -4.425
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -4.425


#Path 8
Startpoint: design67_15_45_inst.large_mux_instance6544.data_out[17].Q[0] (dffre at (30,26) clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output at (62,5) clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing)                                                                               0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
design67_15_45_inst.large_mux_instance6544.data_out[17].C[0] (dffre at (30,26))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                         0.154     1.048
design67_15_45_inst.large_mux_instance6544.data_out[17].Q[0] (dffre at (30,26)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                               0.000     1.048
| (inter-block routing)                                                                               0.518     1.567
| (intra 'clb' routing)                                                                               0.085     1.652
$abc$948500$new_new_n46796__.in[4] (.names at (30,20))                                                0.000     1.652
| (primitive '.names' combinational delay)                                                            0.054     1.706
$abc$948500$new_new_n46796__.out[0] (.names at (30,20))                                               0.000     1.706
| (intra 'clb' routing)                                                                               0.000     1.706
| (inter-block routing)                                                                               0.220     1.925
| (intra 'clb' routing)                                                                               0.085     2.010
out[17].in[4] (.names at (33,20))                                                               0.000     2.010
| (primitive '.names' combinational delay)                                                            0.090     2.101
out[17].out[0] (.names at (33,20))                                                              0.000     2.101
| (intra 'clb' routing)                                                                               0.000     2.101
| (inter-block routing)                                                                               1.588     3.689
| (intra 'io' routing)                                                                                0.733     4.422
out:out[17].outpad[0] (.output at (62,5))                                                       0.000     4.422
data arrival time                                                                                               4.422

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                              -4.422
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -4.422


#Path 9
Startpoint: design67_15_45_inst.large_mux_instance7644.data_out[5].Q[0] (dffre at (38,25) clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output at (62,10) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design67_15_45_inst.large_mux_instance7644.data_out[5].C[0] (dffre at (38,25))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design67_15_45_inst.large_mux_instance7644.data_out[5].Q[0] (dffre at (38,25)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.220     1.268
| (intra 'clb' routing)                                                                              0.085     1.353
$abc$948500$new_new_n46781__.in[5] (.names at (36,25))                                               0.000     1.353
| (primitive '.names' combinational delay)                                                           0.173     1.526
$abc$948500$new_new_n46781__.out[0] (.names at (36,25))                                              0.000     1.526
| (intra 'clb' routing)                                                                              0.000     1.526
| (inter-block routing)                                                                              0.579     2.105
| (intra 'clb' routing)                                                                              0.085     2.190
out[5].in[4] (.names at (36,17))                                                               0.000     2.190
| (primitive '.names' combinational delay)                                                           0.103     2.293
out[5].out[0] (.names at (36,17))                                                              0.000     2.293
| (intra 'clb' routing)                                                                              0.000     2.293
| (inter-block routing)                                                                              1.290     3.582
| (intra 'io' routing)                                                                               0.733     4.315
out:out[5].outpad[0] (.output at (62,10))                                                      0.000     4.315
data arrival time                                                                                              4.315

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -4.315
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -4.315


#Path 10
Startpoint: design67_15_45_inst.large_mux_instance106.data_out[4].Q[0] (dffre at (29,22) clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output at (62,8) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design67_15_45_inst.large_mux_instance106.data_out[4].C[0] (dffre at (29,22))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design67_15_45_inst.large_mux_instance106.data_out[4].Q[0] (dffre at (29,22)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (inter-block routing)                                                                             0.220     1.268
| (intra 'clb' routing)                                                                             0.085     1.353
$abc$948500$new_new_n46765__.in[4] (.names at (32,22))                                              0.000     1.353
| (primitive '.names' combinational delay)                                                          0.218     1.571
$abc$948500$new_new_n46765__.out[0] (.names at (32,22))                                             0.000     1.571
| (intra 'clb' routing)                                                                             0.000     1.571
| (inter-block routing)                                                                             0.220     1.791
| (intra 'clb' routing)                                                                             0.085     1.876
out[23].in[5] (.names at (34,22))                                                             0.000     1.876
| (primitive '.names' combinational delay)                                                          0.173     2.048
out[23].out[0] (.names at (34,22))                                                            0.000     2.048
| (intra 'clb' routing)                                                                             0.000     2.048
| (inter-block routing)                                                                             1.528     3.576
| (intra 'io' routing)                                                                              0.733     4.309
out:out[23].outpad[0] (.output at (62,8))                                                    -0.000     4.309
data arrival time                                                                                             4.309

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.309
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.309


#Path 11
Startpoint: in[11].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : out:$auto_1002552.outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[11].inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.058     1.952
| (intra 'clb' routing)                                               0.085     2.037
$auto_1002552.in[0] (.names at (29,38))                               0.000     2.037
| (primitive '.names' combinational delay)                            0.218     2.256
$auto_1002552.out[0] (.names at (29,38))                              0.000     2.256
| (intra 'clb' routing)                                               0.000     2.256
| (inter-block routing)                                               1.293     3.548
| (intra 'io' routing)                                                0.733     4.281
out:$auto_1002552.outpad[0] (.output at (1,40))                      -0.000     4.281
data arrival time                                                               4.281

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.281
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.281


#Path 12
Startpoint: in[26].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$auto_1002559.outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[26].inpad[0] (.input at (1,4))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.409     2.303
| (intra 'clb' routing)                                               0.085     2.388
$auto_1002559.in[0] (.names at (12,29))                               0.000     2.388
| (primitive '.names' combinational delay)                            0.218     2.606
$auto_1002559.out[0] (.names at (12,29))                              0.000     2.606
| (intra 'clb' routing)                                               0.000     2.606
| (inter-block routing)                                               0.939     3.545
| (intra 'io' routing)                                                0.733     4.278
out:$auto_1002559.outpad[0] (.output at (2,44))                       0.000     4.278
data arrival time                                                               4.278

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.278
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.278


#Path 13
Startpoint: in[27].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$auto_1002560.outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[27].inpad[0] (.input at (1,4))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.290     2.184
| (intra 'clb' routing)                                               0.085     2.269
$auto_1002560.in[0] (.names at (12,27))                               0.000     2.269
| (primitive '.names' combinational delay)                            0.218     2.487
$auto_1002560.out[0] (.names at (12,27))                              0.000     2.487
| (intra 'clb' routing)                                               0.000     2.487
| (inter-block routing)                                               1.052     3.539
| (intra 'io' routing)                                                0.733     4.272
out:$auto_1002560.outpad[0] (.output at (2,44))                       0.000     4.272
data arrival time                                                               4.272

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.272
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.272


#Path 14
Startpoint: in[10].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : out:$auto_1002551.outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[10].inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.418     2.312
| (intra 'clb' routing)                                               0.085     2.397
$auto_1002551.in[0] (.names at (21,38))                               0.000     2.397
| (primitive '.names' combinational delay)                            0.197     2.594
$auto_1002551.out[0] (.names at (21,38))                              0.000     2.594
| (intra 'clb' routing)                                               0.000     2.594
| (inter-block routing)                                               0.936     3.530
| (intra 'io' routing)                                                0.733     4.263
out:$auto_1002551.outpad[0] (.output at (1,40))                      -0.000     4.263
data arrival time                                                               4.263

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.263
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.263


#Path 15
Startpoint: design67_15_45_inst.large_mux_instance9844.data_out[16].Q[0] (dffre at (31,24) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (62,4) clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing)                                                                               0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
design67_15_45_inst.large_mux_instance9844.data_out[16].C[0] (dffre at (31,24))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                         0.154     1.048
design67_15_45_inst.large_mux_instance9844.data_out[16].Q[0] (dffre at (31,24)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                               0.000     1.048
| (inter-block routing)                                                                               0.162     1.210
| (intra 'clb' routing)                                                                               0.085     1.295
$abc$948500$new_new_n46790__.in[5] (.names at (31,24))                                               -0.000     1.295
| (primitive '.names' combinational delay)                                                            0.173     1.468
$abc$948500$new_new_n46790__.out[0] (.names at (31,24))                                               0.000     1.468
| (intra 'clb' routing)                                                                               0.000     1.468
| (inter-block routing)                                                                               0.220     1.687
| (intra 'clb' routing)                                                                               0.085     1.772
out[16].in[4] (.names at (34,24))                                                               0.000     1.772
| (primitive '.names' combinational delay)                                                            0.090     1.863
out[16].out[0] (.names at (34,24))                                                              0.000     1.863
| (intra 'clb' routing)                                                                               0.000     1.863
| (inter-block routing)                                                                               1.646     3.509
| (intra 'io' routing)                                                                                0.733     4.242
out:out[16].outpad[0] (.output at (62,4))                                                       0.000     4.242
data arrival time                                                                                               4.242

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                              -4.242
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -4.242


#Path 16
Startpoint: in[28].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : out:$auto_1002561.outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[28].inpad[0] (.input at (1,5))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.357     2.251
| (intra 'clb' routing)                                               0.085     2.336
$auto_1002561.in[0] (.names at (13,29))                               0.000     2.336
| (primitive '.names' combinational delay)                            0.218     2.554
$auto_1002561.out[0] (.names at (13,29))                              0.000     2.554
| (intra 'clb' routing)                                               0.000     2.554
| (inter-block routing)                                               0.939     3.493
| (intra 'io' routing)                                                0.733     4.226
out:$auto_1002561.outpad[0] (.output at (3,44))                       0.000     4.226
data arrival time                                                               4.226

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.226
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.226


#Path 17
Startpoint: design67_15_45_inst.large_mux_instance110105.data_out[1].Q[0] (dffre at (27,25) clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output at (62,10) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
design67_15_45_inst.large_mux_instance110105.data_out[1].C[0] (dffre at (27,25))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
design67_15_45_inst.large_mux_instance110105.data_out[1].Q[0] (dffre at (27,25)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.220     1.268
| (intra 'clb' routing)                                                                                0.085     1.353
$abc$948500$new_new_n46777__.in[4] (.names at (30,25))                                                 0.000     1.353
| (primitive '.names' combinational delay)                                                             0.218     1.571
$abc$948500$new_new_n46777__.out[0] (.names at (30,25))                                                0.000     1.571
| (intra 'clb' routing)                                                                                0.000     1.571
| (inter-block routing)                                                                                0.399     1.971
| (intra 'clb' routing)                                                                                0.085     2.056
out[4].in[5] (.names at (37,24))                                                                 0.000     2.056
| (primitive '.names' combinational delay)                                                             0.025     2.081
out[4].out[0] (.names at (37,24))                                                                0.000     2.081
| (intra 'clb' routing)                                                                                0.000     2.081
| (inter-block routing)                                                                                1.409     3.489
| (intra 'io' routing)                                                                                 0.733     4.222
out:out[4].outpad[0] (.output at (62,10))                                                        0.000     4.222
data arrival time                                                                                                4.222

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -4.222
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -4.222


#Path 18
Startpoint: in[13].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : out:$auto_1002554.outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[13].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.290     2.184
| (intra 'clb' routing)                                               0.085     2.269
$auto_1002554.in[0] (.names at (22,38))                               0.000     2.269
| (primitive '.names' combinational delay)                            0.218     2.487
$auto_1002554.out[0] (.names at (22,38))                              0.000     2.487
| (intra 'clb' routing)                                               0.000     2.487
| (inter-block routing)                                               0.997     3.484
| (intra 'io' routing)                                                0.733     4.217
out:$auto_1002554.outpad[0] (.output at (1,41))                       0.000     4.217
data arrival time                                                               4.217

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.217
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.217


#Path 19
Startpoint: design67_15_45_inst.large_mux_instance5444.data_out[21].Q[0] (dffre at (37,21) clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output at (62,7) clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing)                                                                               0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
design67_15_45_inst.large_mux_instance5444.data_out[21].C[0] (dffre at (37,21))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                         0.154     1.048
design67_15_45_inst.large_mux_instance5444.data_out[21].Q[0] (dffre at (37,21)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                               0.000     1.048
| (inter-block routing)                                                                               0.162     1.210
| (intra 'clb' routing)                                                                               0.085     1.295
$abc$948500$new_new_n46802__.in[3] (.names at (37,21))                                               -0.000     1.295
| (primitive '.names' combinational delay)                                                            0.173     1.468
$abc$948500$new_new_n46802__.out[0] (.names at (37,21))                                               0.000     1.468
| (intra 'clb' routing)                                                                               0.000     1.468
| (inter-block routing)                                                                               0.220     1.687
| (intra 'clb' routing)                                                                               0.085     1.772
out[21].in[4] (.names at (34,21))                                                               0.000     1.772
| (primitive '.names' combinational delay)                                                            0.173     1.945
out[21].out[0] (.names at (34,21))                                                              0.000     1.945
| (intra 'clb' routing)                                                                               0.000     1.945
| (inter-block routing)                                                                               1.527     3.472
| (intra 'io' routing)                                                                                0.733     4.205
out:out[21].outpad[0] (.output at (62,7))                                                       0.000     4.205
data arrival time                                                                                               4.205

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                              -4.205
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -4.205


#Path 20
Startpoint: design67_15_45_inst.large_mux_instance1201144.data_out[7].Q[0] (dffre at (32,16) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (62,6) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing)                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design67_15_45_inst.large_mux_instance1201144.data_out[7].C[0] (dffre at (32,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design67_15_45_inst.large_mux_instance1201144.data_out[7].Q[0] (dffre at (32,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (inter-block routing)                                                                                 0.162     1.210
| (intra 'clb' routing)                                                                                 0.085     1.295
$abc$948500$new_new_n46769__.in[2] (.names at (32,16))                                                 -0.000     1.295
| (primitive '.names' combinational delay)                                                              0.173     1.468
$abc$948500$new_new_n46769__.out[0] (.names at (32,16))                                                 0.000     1.468
| (intra 'clb' routing)                                                                                 0.000     1.468
| (inter-block routing)                                                                                 0.284     1.751
| (intra 'clb' routing)                                                                                 0.085     1.836
out[1].in[4] (.names at (32,17))                                                                 -0.000     1.836
| (primitive '.names' combinational delay)                                                              0.103     1.939
out[1].out[0] (.names at (32,17))                                                                 0.000     1.939
| (intra 'clb' routing)                                                                                 0.000     1.939
| (inter-block routing)                                                                                 1.527     3.466
| (intra 'io' routing)                                                                                  0.733     4.199
out:out[1].outpad[0] (.output at (62,6))                                                          0.000     4.199
data arrival time                                                                                                 4.199

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -4.199
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -4.199


#Path 21
Startpoint: design67_15_45_inst.large_mux_instance1201144.data_out[17].Q[0] (dffre at (32,23) clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output at (62,7) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design67_15_45_inst.large_mux_instance1201144.data_out[17].C[0] (dffre at (32,23))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design67_15_45_inst.large_mux_instance1201144.data_out[17].Q[0] (dffre at (32,23)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.399     1.448
| (intra 'clb' routing)                                                                                  0.085     1.533
$abc$948500$new_new_n46772__.in[1] (.names at (30,21))                                                   0.000     1.533
| (primitive '.names' combinational delay)                                                               0.025     1.558
$abc$948500$new_new_n46772__.out[0] (.names at (30,21))                                                  0.000     1.558
| (intra 'clb' routing)                                                                                  0.085     1.643
out[20].in[4] (.names at (30,21))                                                                  0.000     1.643
| (primitive '.names' combinational delay)                                                               0.090     1.733
out[20].out[0] (.names at (30,21))                                                                 0.000     1.733
| (intra 'clb' routing)                                                                                  0.000     1.733
| (inter-block routing)                                                                                  1.707     3.441
| (intra 'io' routing)                                                                                   0.733     4.174
out:out[20].outpad[0] (.output at (62,7))                                                          0.000     4.174
data arrival time                                                                                                  4.174

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.174
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.174


#Path 22
Startpoint: in[15].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : out:$auto_1002556.outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[15].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.058     1.952
| (intra 'clb' routing)                                               0.085     2.037
$auto_1002556.in[0] (.names at (26,38))                               0.000     2.037
| (primitive '.names' combinational delay)                            0.218     2.256
$auto_1002556.out[0] (.names at (26,38))                              0.000     2.256
| (intra 'clb' routing)                                               0.000     2.256
| (inter-block routing)                                               1.177     3.432
| (intra 'io' routing)                                                0.733     4.165
out:$auto_1002556.outpad[0] (.output at (1,42))                       0.000     4.165
data arrival time                                                               4.165

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.165
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.165


#Path 23
Startpoint: $abc$333741$lo04087.Q[0] (dffre at (37,21) clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output at (62,5) clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                          0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                        0.894     0.894
| (inter-block routing)                                                       0.000     0.894
| (intra 'clb' routing)                                                       0.000     0.894
$abc$333741$lo04087.C[0] (dffre at (37,21))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                 0.154     1.048
$abc$333741$lo04087.Q[0] (dffre at (37,21)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                       0.000     1.048
| (inter-block routing)                                                       0.342     1.390
| (intra 'clb' routing)                                                       0.085     1.475
$abc$948500$new_new_n46792__.in[2] (.names at (34,20))                        0.000     1.475
| (primitive '.names' combinational delay)                                    0.218     1.693
$abc$948500$new_new_n46792__.out[0] (.names at (34,20))                       0.000     1.693
| (intra 'clb' routing)                                                       0.000     1.693
| (inter-block routing)                                                       0.220     1.913
| (intra 'clb' routing)                                                       0.085     1.998
out[18].in[5] (.names at (37,20))                                       0.000     1.998
| (primitive '.names' combinational delay)                                    0.025     2.023
out[18].out[0] (.names at (37,20))                                      0.000     2.023
| (intra 'clb' routing)                                                       0.000     2.023
| (inter-block routing)                                                       1.409     3.432
| (intra 'io' routing)                                                        0.733     4.164
out:out[18].outpad[0] (.output at (62,5))                               0.000     4.164
data arrival time                                                                       4.164

clock clk (rise edge)                                          0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                      -4.164
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.164


#Path 24
Startpoint: in[12].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : out:$auto_1002553.outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[12].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.296     2.190
| (intra 'clb' routing)                                               0.085     2.275
$auto_1002553.in[0] (.names at (21,39))                               0.000     2.275
| (primitive '.names' combinational delay)                            0.218     2.493
$auto_1002553.out[0] (.names at (21,39))                              0.000     2.493
| (intra 'clb' routing)                                               0.000     2.493
| (inter-block routing)                                               0.936     3.429
| (intra 'io' routing)                                                0.733     4.162
out:$auto_1002553.outpad[0] (.output at (1,41))                       0.000     4.162
data arrival time                                                               4.162

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.162
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.162


#Path 25
Startpoint: in[14].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : out:$auto_1002555.outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[14].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.058     1.952
| (intra 'clb' routing)                                               0.085     2.037
$auto_1002555.in[0] (.names at (26,39))                               0.000     2.037
| (primitive '.names' combinational delay)                            0.218     2.256
$auto_1002555.out[0] (.names at (26,39))                              0.000     2.256
| (intra 'clb' routing)                                               0.000     2.256
| (inter-block routing)                                               1.171     3.426
| (intra 'io' routing)                                                0.733     4.159
out:$auto_1002555.outpad[0] (.output at (1,42))                       0.000     4.159
data arrival time                                                               4.159

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.159
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.159


#Path 26
Startpoint: design67_15_45_inst.large_mux_instance106.data_out[0].Q[0] (dffre at (31,20) clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output at (62,6) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design67_15_45_inst.large_mux_instance106.data_out[0].C[0] (dffre at (31,20))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design67_15_45_inst.large_mux_instance106.data_out[0].Q[0] (dffre at (31,20)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (inter-block routing)                                                                             0.339     1.387
| (intra 'clb' routing)                                                                             0.085     1.472
$abc$948500$new_new_n46799__.in[2] (.names at (36,20))                                              0.000     1.472
| (primitive '.names' combinational delay)                                                          0.173     1.644
$abc$948500$new_new_n46799__.out[0] (.names at (36,20))                                             0.000     1.644
| (intra 'clb' routing)                                                                             0.000     1.644
| (inter-block routing)                                                                             0.162     1.806
| (intra 'clb' routing)                                                                             0.085     1.891
out[19].in[4] (.names at (36,20))                                                             0.000     1.891
| (primitive '.names' combinational delay)                                                          0.025     1.916
out[19].out[0] (.names at (36,20))                                                            0.000     1.916
| (intra 'clb' routing)                                                                             0.000     1.916
| (inter-block routing)                                                                             1.470     3.386
| (intra 'io' routing)                                                                              0.733     4.119
out:out[19].outpad[0] (.output at (62,6))                                                     0.000     4.119
data arrival time                                                                                             4.119

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.119
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.119


#Path 27
Startpoint: design67_15_45_inst.large_mux_instance3244.data_out[6].Q[0] (dffre at (31,21) clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output at (62,11) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design67_15_45_inst.large_mux_instance3244.data_out[6].C[0] (dffre at (31,21))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design67_15_45_inst.large_mux_instance3244.data_out[6].Q[0] (dffre at (31,21)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.162     1.210
| (intra 'clb' routing)                                                                              0.085     1.295
$abc$948500$new_new_n46784__.in[3] (.names at (31,21))                                              -0.000     1.295
| (primitive '.names' combinational delay)                                                           0.173     1.468
$abc$948500$new_new_n46784__.out[0] (.names at (31,21))                                              0.000     1.468
| (intra 'clb' routing)                                                                              0.000     1.468
| (inter-block routing)                                                                              0.220     1.687
| (intra 'clb' routing)                                                                              0.085     1.772
out[6].in[4] (.names at (32,21))                                                               0.000     1.772
| (primitive '.names' combinational delay)                                                           0.054     1.826
out[6].out[0] (.names at (32,21))                                                              0.000     1.826
| (intra 'clb' routing)                                                                              0.000     1.826
| (inter-block routing)                                                                              1.527     3.354
| (intra 'io' routing)                                                                               0.733     4.087
out:out[6].outpad[0] (.output at (62,11))                                                      0.000     4.087
data arrival time                                                                                              4.087

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -4.087
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -4.087


#Path 28
Startpoint: in[25].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : out:$auto_1002558.outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[25].inpad[0] (.input at (1,3))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.058     1.952
| (intra 'clb' routing)                                               0.085     2.037
$auto_1002558.in[0] (.names at (8,24))                                0.000     2.037
| (primitive '.names' combinational delay)                            0.218     2.256
$auto_1002558.out[0] (.names at (8,24))                               0.000     2.256
| (intra 'clb' routing)                                               0.000     2.256
| (inter-block routing)                                               1.052     3.307
| (intra 'io' routing)                                                0.733     4.040
out:$auto_1002558.outpad[0] (.output at (1,43))                       0.000     4.040
data arrival time                                                               4.040

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.040
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.040


#Path 29
Startpoint: in[24].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : out:$auto_1002557.outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
in[24].inpad[0] (.input at (1,3))                               0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               1.171     2.065
| (intra 'clb' routing)                                               0.085     2.150
$auto_1002557.in[0] (.names at (8,25))                                0.000     2.150
| (primitive '.names' combinational delay)                            0.218     2.368
$auto_1002557.out[0] (.names at (8,25))                               0.000     2.368
| (intra 'clb' routing)                                               0.000     2.368
| (inter-block routing)                                               0.939     3.307
| (intra 'io' routing)                                                0.733     4.040
out:$auto_1002557.outpad[0] (.output at (1,43))                       0.000     4.040
data arrival time                                                               4.040

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -4.040
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.040


#Path 30
Startpoint: design67_15_45_inst.large_mux_instance4344.data_out[2].Q[0] (dffre at (37,23) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (62,9) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design67_15_45_inst.large_mux_instance4344.data_out[2].C[0] (dffre at (37,23))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design67_15_45_inst.large_mux_instance4344.data_out[2].Q[0] (dffre at (37,23)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.220     1.268
| (intra 'clb' routing)                                                                              0.085     1.353
$abc$948500$new_new_n46763__.in[3] (.names at (34,23))                                               0.000     1.353
| (primitive '.names' combinational delay)                                                           0.173     1.526
$abc$948500$new_new_n46763__.out[0] (.names at (34,23))                                              0.000     1.526
| (intra 'clb' routing)                                                                              0.085     1.611
out[0].in[4] (.names at (34,23))                                                               0.000     1.611
| (primitive '.names' combinational delay)                                                           0.090     1.701
out[0].out[0] (.names at (34,23))                                                              0.000     1.701
| (intra 'clb' routing)                                                                              0.000     1.701
| (inter-block routing)                                                                              1.528     3.228
| (intra 'io' routing)                                                                               0.733     3.961
out:out[0].outpad[0] (.output at (62,9))                                                       0.000     3.961
data arrival time                                                                                              3.961

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -3.961
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -3.961


#Path 31
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[16].Q[0] (dffre at (36,23) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (62,9) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design67_15_45_inst.large_mux_instance1301243.data_out[16].C[0] (dffre at (36,23))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design67_15_45_inst.large_mux_instance1301243.data_out[16].Q[0] (dffre at (36,23)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.162     1.210
| (intra 'clb' routing)                                                                                  0.085     1.295
$abc$948500$new_new_n46774__.in[0] (.names at (36,23))                                                  -0.000     1.295
| (primitive '.names' combinational delay)                                                               0.218     1.513
$abc$948500$new_new_n46774__.out[0] (.names at (36,23))                                                  0.000     1.513
| (intra 'clb' routing)                                                                                  0.000     1.513
| (inter-block routing)                                                                                  0.220     1.733
| (intra 'clb' routing)                                                                                  0.085     1.818
out[3].in[5] (.names at (39,23))                                                                   0.000     1.818
| (primitive '.names' combinational delay)                                                               0.025     1.843
out[3].out[0] (.names at (39,23))                                                                  0.000     1.843
| (intra 'clb' routing)                                                                                  0.000     1.843
| (inter-block routing)                                                                                  1.351     3.194
| (intra 'io' routing)                                                                                   0.733     3.927
out:out[3].outpad[0] (.output at (62,9))                                                           0.000     3.927
data arrival time                                                                                                  3.927

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.927
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.927


#Path 32
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100917.data_out[19].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100917.data_out[19].R[0] (dffre at (58,22))                                                                                                                                                             -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100917.data_out[19].C[0] (dffre at (58,22))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 33
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100917.data_out_reg[20].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100917.data_out_reg[20].R[0] (dffre at (58,22))                                                                                                                                                         -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100917.data_out_reg[20].C[0] (dffre at (58,22))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 34
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100917.data_out[5].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100917.data_out[5].R[0] (dffre at (58,22))                                                                                                                                                              -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100917.data_out[5].C[0] (dffre at (58,22))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 35
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100917.data_out[20].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100917.data_out[20].R[0] (dffre at (58,22))                                                                                                                                                             -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100917.data_out[20].C[0] (dffre at (58,22))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 36
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100916.data_out[22].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100916.data_out[22].R[0] (dffre at (58,22))                                                                                                                                                             -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100916.data_out[22].C[0] (dffre at (58,22))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 37
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out_reg[3].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out_reg[3].R[0] (dffre at (58,22))                                                                                                                                                          -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out_reg[3].C[0] (dffre at (58,22))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 38
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100917.data_out_reg[5].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100917.data_out_reg[5].R[0] (dffre at (58,22))                                                                                                                                                          -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100917.data_out_reg[5].C[0] (dffre at (58,22))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 39
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out[2].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out[2].R[0] (dffre at (58,22))                                                                                                                                                              -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out[2].C[0] (dffre at (58,22))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 40
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out[17].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out[17].R[0] (dffre at (58,22))                                                                                                                                                             -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out[17].C[0] (dffre at (58,22))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 41
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out_reg[17].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out_reg[17].R[0] (dffre at (58,22))                                                                                                                                                         -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out_reg[17].C[0] (dffre at (58,22))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 42
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out_reg[2].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out_reg[2].R[0] (dffre at (58,22))                                                                                                                                                          -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out_reg[2].C[0] (dffre at (58,22))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 43
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100918.data_out[18].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100918.data_out[18].R[0] (dffre at (58,22))                                                                                                                                                             -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100918.data_out[18].C[0] (dffre at (58,22))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 44
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$lo00731.R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
$abc$333741$lo00731.R[0] (dffre at (58,22))                                                                                                                                                                                                   -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$lo00731.C[0] (dffre at (58,22))                                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 45
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100919.data_out_reg[1].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100919.data_out_reg[1].R[0] (dffre at (58,22))                                                                                                                                                          -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100919.data_out_reg[1].C[0] (dffre at (58,22))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 46
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100919.data_out_reg[0].R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
design67_15_45_inst.large_mux_instance100919.data_out_reg[0].R[0] (dffre at (58,22))                                                                                                                                                          -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100919.data_out_reg[0].C[0] (dffre at (58,22))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 47
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$lo00735.R[0] (dffre at (58,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.299     4.003
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.088
$abc$333741$lo00735.R[0] (dffre at (58,22))                                                                                                                                                                                                   -0.000     4.088
data arrival time                                                                                                                                                                                                                                        4.088

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$lo00735.C[0] (dffre at (58,22))                                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.088
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.225


#Path 48
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[0].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[0].R[0] (dffre at (53,35))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[0].C[0] (dffre at (53,35))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 49
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[0].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[0].R[0] (dffre at (53,35))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[0].C[0] (dffre at (53,35))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 50
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$lo00279.R[0] (dffre at (55,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$lo00279.R[0] (dffre at (55,14))                                                                                                                                                                                                    0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$lo00279.C[0] (dffre at (55,14))                                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 51
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$lo00287.R[0] (dffre at (56,16) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$lo00287.R[0] (dffre at (56,16))                                                                                                                                                                                                    0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$lo00287.C[0] (dffre at (56,16))                                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 52
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$li00287_li00287.R[0] (dffre at (56,16) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$li00287_li00287.R[0] (dffre at (56,16))                                                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$li00287_li00287.C[0] (dffre at (56,16))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 53
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8726.data_out[19].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8726.data_out[19].R[0] (dffre at (51,36))                                                                                                                                                                0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8726.data_out[19].C[0] (dffre at (51,36))                                                                                                                                                                0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 54
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8726.data_out_reg[19].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8726.data_out_reg[19].R[0] (dffre at (51,36))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8726.data_out_reg[19].C[0] (dffre at (51,36))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 55
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[18].R[0] (dffre at (56,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out_reg[18].R[0] (dffre at (56,14))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out_reg[18].C[0] (dffre at (56,14))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 56
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[1].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[1].R[0] (dffre at (51,36))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[1].C[0] (dffre at (51,36))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 57
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[17].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out_reg[17].R[0] (dffre at (56,15))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out_reg[17].C[0] (dffre at (56,15))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 58
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[1].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[1].R[0] (dffre at (51,35))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[1].C[0] (dffre at (51,35))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 59
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[2].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[2].R[0] (dffre at (51,36))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[2].C[0] (dffre at (51,36))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 60
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[2].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[2].R[0] (dffre at (53,35))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[2].C[0] (dffre at (53,35))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 61
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[3].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[3].R[0] (dffre at (51,36))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[3].C[0] (dffre at (51,36))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 62
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[17].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out[17].R[0] (dffre at (56,15))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out[17].C[0] (dffre at (56,15))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 63
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[2].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out_reg[2].R[0] (dffre at (56,15))                                                                                                                                                           0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out_reg[2].C[0] (dffre at (56,15))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 64
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[18].R[0] (dffre at (56,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out[18].R[0] (dffre at (56,14))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out[18].C[0] (dffre at (56,14))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 65
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].R[0] (dffre at (53,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].R[0] (dffre at (53,36))                                                                                                                                                          0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].C[0] (dffre at (53,36))                                                                                                                                                          0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 66
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[4].R[0] (dffre at (53,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[4].R[0] (dffre at (53,36))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[4].C[0] (dffre at (53,36))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 67
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[3].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[3].R[0] (dffre at (51,35))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[3].C[0] (dffre at (51,35))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 68
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[4].R[0] (dffre at (55,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out[4].R[0] (dffre at (55,15))                                                                                                                                                               0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out[4].C[0] (dffre at (55,15))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 69
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501413.data_out[7].R[0] (dffre at (56,28) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501413.data_out[7].R[0] (dffre at (56,28))                                                                                                                                                              0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501413.data_out[7].C[0] (dffre at (56,28))                                                                                                                                                              0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 70
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8725.data_out_reg[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8725.data_out_reg[17].R[0] (dffre at (53,34))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8725.data_out_reg[17].C[0] (dffre at (53,34))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 71
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8725.data_out[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8725.data_out[17].R[0] (dffre at (53,34))                                                                                                                                                                0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8725.data_out[17].C[0] (dffre at (53,34))                                                                                                                                                                0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 72
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8725.data_out_reg[19].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8725.data_out_reg[19].R[0] (dffre at (51,36))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8725.data_out_reg[19].C[0] (dffre at (51,36))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 73
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[2].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out[2].R[0] (dffre at (56,15))                                                                                                                                                               0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out[2].C[0] (dffre at (56,15))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 74
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[3].R[0] (dffre at (56,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out_reg[3].R[0] (dffre at (56,14))                                                                                                                                                           0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out_reg[3].C[0] (dffre at (56,14))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 75
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8725.data_out[19].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8725.data_out[19].R[0] (dffre at (51,36))                                                                                                                                                                0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8725.data_out[19].C[0] (dffre at (51,36))                                                                                                                                                                0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 76
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[3].R[0] (dffre at (56,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out[3].R[0] (dffre at (56,14))                                                                                                                                                               0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out[3].C[0] (dffre at (56,14))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 77
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[4].R[0] (dffre at (55,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100911.data_out_reg[4].R[0] (dffre at (55,15))                                                                                                                                                           0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100911.data_out_reg[4].C[0] (dffre at (55,15))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 78
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance211.data_out[3].R[0] (dffre at (8,32) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance211.data_out[3].R[0] (dffre at (8,32))                                                                                                                                                                   0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance211.data_out[3].C[0] (dffre at (8,32))                                                                                                                                                                   0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 79
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance211.data_out_reg[3].R[0] (dffre at (8,32) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance211.data_out_reg[3].R[0] (dffre at (8,32))                                                                                                                                                               0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance211.data_out_reg[3].C[0] (dffre at (8,32))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 80
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$li00279_li00279.R[0] (dffre at (55,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$li00279_li00279.R[0] (dffre at (55,14))                                                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$li00279_li00279.C[0] (dffre at (55,14))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 81
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out_reg[17].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out_reg[17].R[0] (dffre at (53,35))                                                                                                                                                         0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out_reg[17].C[0] (dffre at (53,35))                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 82
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out[17].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out[17].R[0] (dffre at (53,35))                                                                                                                                                             0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out[17].C[0] (dffre at (53,35))                                                                                                                                                             0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 83
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out[19].R[0] (dffre at (51,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out[19].R[0] (dffre at (51,36))                                                                                                                                                             0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out[19].C[0] (dffre at (51,36))                                                                                                                                                             0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 84
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out_reg[21].R[0] (dffre at (53,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out_reg[21].R[0] (dffre at (53,36))                                                                                                                                                         0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out_reg[21].C[0] (dffre at (53,36))                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 85
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out[21].R[0] (dffre at (53,36) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out[21].R[0] (dffre at (53,36))                                                                                                                                                             0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out[21].C[0] (dffre at (53,36))                                                                                                                                                             0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 86
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out_reg[22].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out_reg[22].R[0] (dffre at (51,35))                                                                                                                                                         0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out_reg[22].C[0] (dffre at (51,35))                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 87
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out[22].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out[22].R[0] (dffre at (51,35))                                                                                                                                                             0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out[22].C[0] (dffre at (51,35))                                                                                                                                                             0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 88
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501433.data_out_reg[23].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501433.data_out_reg[23].R[0] (dffre at (51,35))                                                                                                                                                         0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501433.data_out_reg[23].C[0] (dffre at (51,35))                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 89
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8726.data_out_reg[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8726.data_out_reg[17].R[0] (dffre at (53,34))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8726.data_out_reg[17].C[0] (dffre at (53,34))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 90
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8726.data_out[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8726.data_out[17].R[0] (dffre at (53,34))                                                                                                                                                                0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8726.data_out[17].C[0] (dffre at (53,34))                                                                                                                                                                0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 91
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8728.data_out_reg[23].R[0] (dffre at (53,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8728.data_out_reg[23].R[0] (dffre at (53,35))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8728.data_out_reg[23].C[0] (dffre at (53,35))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 92
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[20].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out[20].R[0] (dffre at (53,34))                                                                                                                                                             0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out[20].C[0] (dffre at (53,34))                                                                                                                                                             0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 93
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out_reg[21].R[0] (dffre at (51,35) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance1501434.data_out_reg[21].R[0] (dffre at (51,35))                                                                                                                                                         0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance1501434.data_out_reg[21].C[0] (dffre at (51,35))                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 94
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8728.data_out_reg[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8728.data_out_reg[17].R[0] (dffre at (53,34))                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8728.data_out_reg[17].C[0] (dffre at (53,34))                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 95
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance8728.data_out[17].R[0] (dffre at (53,34) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance8728.data_out[17].R[0] (dffre at (53,34))                                                                                                                                                                0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance8728.data_out[17].C[0] (dffre at (53,34))                                                                                                                                                                0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 96
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$li00317_li00317.R[0] (dffre at (56,16) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$li00317_li00317.R[0] (dffre at (56,16))                                                                                                                                                                                            0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$li00317_li00317.C[0] (dffre at (56,16))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 97
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $abc$333741$lo00317.R[0] (dffre at (56,16) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
$abc$333741$lo00317.R[0] (dffre at (56,16))                                                                                                                                                                                                    0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
$abc$333741$lo00317.C[0] (dffre at (56,16))                                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 98
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out_reg[0].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100912.data_out_reg[0].R[0] (dffre at (56,15))                                                                                                                                                           0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100912.data_out_reg[0].C[0] (dffre at (56,15))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 99
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out[0].R[0] (dffre at (56,15) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100912.data_out[0].R[0] (dffre at (56,15))                                                                                                                                                               0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100912.data_out[0].C[0] (dffre at (56,15))                                                                                                                                                               0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#Path 100
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out_reg[1].R[0] (dffre at (56,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        1.528     2.422
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     2.507
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names at (31,22))                        0.000     2.507
| (primitive '.names' combinational delay)                                                                                                                                                                                                     0.197     2.704
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names at (31,22))                       0.000     2.704
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     2.704
| (inter-block routing)                                                                                                                                                                                                                        1.290     3.994
| (intra 'clb' routing)                                                                                                                                                                                                                        0.085     4.079
design67_15_45_inst.large_mux_instance100912.data_out_reg[1].R[0] (dffre at (56,14))                                                                                                                                                           0.000     4.079
data arrival time                                                                                                                                                                                                                                        4.079

clock clk (rise edge)                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                         0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                        0.000     0.894
design67_15_45_inst.large_mux_instance100912.data_out_reg[1].C[0] (dffre at (56,14))                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                              0.000     0.894
cell setup time                                                                                                                                                                                                                               -0.032     0.863
data required time                                                                                                                                                                                                                                       0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                       0.863
data arrival time                                                                                                                                                                                                                                       -4.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                        -3.216


#End of timing report
