<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/o3/cpu.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_707bfd69a2555b9d128abcf1a5317e37.html">o3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2o3_2cpu_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2013, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2004-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Copyright (c) 2011 Regents of the University of California</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Rick Strong</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef __CPU_O3_CPU_HH__</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define __CPU_O3_CPU_HH__</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2types_8hh.html">arch/generic/types.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;arch/types.hh&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="comm_8hh.html">cpu/o3/comm.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu__policy_8hh.html">cpu/o3/cpu_policy.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="o3_2scoreboard_8hh.html">cpu/o3/scoreboard.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="o3_2thread__state_8hh.html">cpu/o3/thread_state.hh</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="activity_8hh.html">cpu/activity.hh</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="timebuf_8hh.html">cpu/timebuf.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//#include &quot;cpu/o3/thread_context.hh&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;params/DerivO3CPU.hh&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span>&gt;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">class </span><a class="code" href="classChecker.html">Checker</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span>&gt;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classO3ThreadContext.html">   76</a></span>&#160;<span class="keyword">class </span><a class="code" href="classO3ThreadContext.html">O3ThreadContext</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">class </span><a class="code" href="classProcess.html">Process</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">struct </span>BaseCPUParams;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classBaseO3CPU.html">   83</a></span>&#160;<span class="keyword">class </span><a class="code" href="classBaseO3CPU.html">BaseO3CPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseCPU.html">BaseCPU</a></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">//Stuff that&#39;s pretty ISA independent will go here.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classBaseO3CPU.html#aaa546a9b6e8fe0bc4ed97e8750e41d49">BaseO3CPU</a>(BaseCPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">regStats</a>();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classFullO3CPU.html">   98</a></span>&#160;<span class="keyword">class </span><a class="code" href="classFullO3CPU.html">FullO3CPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseO3CPU.html">BaseO3CPU</a></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// Typedefs from the Impl here.</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac419f9956fcf3c7ebd41325dc3fddb6e">  102</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol <a class="code" href="classFullO3CPU.html#ac419f9956fcf3c7ebd41325dc3fddb6e">CPUPolicy</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">  103</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::DynInstPtr <a class="code" href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">DynInstPtr</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">  104</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU <a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">  106</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a> =  <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae477f891dec0c2e89388793cdf0b7b3e">  107</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> =  <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afad71af707615a7338416db9a44d7c01">  109</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af59c179c7f37f64441c97af68073e079">  111</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="structO3ThreadState.html">O3ThreadState&lt;Impl&gt;</a> <a class="code" href="classFullO3CPU.html#af59c179c7f37f64441c97af68073e079">ImplState</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">  112</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="structO3ThreadState.html">O3ThreadState&lt;Impl&gt;</a> <a class="code" href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">Thread</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">  114</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;::iterator</a> <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8744c7a2c370330e0f577992900dfb66">  116</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classO3ThreadContext.html">O3ThreadContext</a>&lt;Impl&gt;;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fba">  119</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fba">Status</a> {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">  120</a></span>&#160;        <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">Running</a>,</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">  121</a></span>&#160;        <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">Idle</a>,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaadee8149b1b5eaefc2425bd29585a3289">  122</a></span>&#160;        <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaadee8149b1b5eaefc2425bd29585a3289">Halted</a>,</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa3d56d6a001cda2f16ac99867c07ed8f0">  123</a></span>&#160;        <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa3d56d6a001cda2f16ac99867c07ed8f0">Blocked</a>,</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503">  124</a></span>&#160;        SwitchedOut</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    };</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7b68827d1849ec71c6f3a43eeddcee9c">  127</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classFullO3CPU.html#a7b68827d1849ec71c6f3a43eeddcee9c">itb</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af5ad9833e2ca918e51c819231ef2ab60">  128</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classFullO3CPU.html#af5ad9833e2ca918e51c819231ef2ab60">dtb</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a38d07c58cf53e335d80b4caf2773fa40">  129</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classFullO3CPU.html#a38d07c58cf53e335d80b4caf2773fa40">LSQRequest</a> = <span class="keyword">typename</span> <a class="code" href="classLSQ_1_1LSQRequest.html">LSQ&lt;Impl&gt;::LSQRequest</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">  132</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fba">Status</a> <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">  137</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">  140</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">threadExitEvent</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a14e2155f809d6ff23702ab6b8b2eaab4">  143</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#a14e2155f809d6ff23702ab6b8b2eaab4">scheduleTickEvent</a>(<a class="code" href="classCycles.html">Cycles</a> delay)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">if</span> (tickEvent.<a class="code" href="classEvent.html#a9be9207248df90260958ad365231ff3c">squashed</a>())</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(tickEvent, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(delay));</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!tickEvent.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(tickEvent, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(delay));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">  152</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">unscheduleTickEvent</a>()</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">if</span> (tickEvent.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            tickEvent.<a class="code" href="classEvent.html#a91707c0c1d479ac987d1ec416406cb3f">squash</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordtype">bool</span> tryDrain();</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordtype">void</span> drainSanityCheck() <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">bool</span> isCpuDrained() <span class="keyword">const</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classFullO3CPU.html">FullO3CPU</a>(DerivO3CPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    ~<a class="code" href="classFullO3CPU.html">FullO3CPU</a>();</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad1faa74081871a57af96bc2d982fb783">  194</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a> *<a class="code" href="classFullO3CPU.html#ad1faa74081871a57af96bc2d982fb783">ppInstAccessComplete</a>;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a11ac216c1ea273166806cbb91151ef39">  195</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;std::pair&lt;DynInstPtr, PacketPtr&gt;</a> &gt; *<a class="code" href="classFullO3CPU.html#a11ac216c1ea273166806cbb91151ef39">ppDataAccessComplete</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">regProbePoints</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a42acaf232a29bc704dedb49c3a278924">  200</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#a42acaf232a29bc704dedb49c3a278924">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        this-&gt;itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        this-&gt;dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1d0547edbd9f431548f9ece51e62c775">  206</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#a1d0547edbd9f431548f9ece51e62c775">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        this-&gt;itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a59d2e598e1bd809a3c5c3baab4da4f6a">  211</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#a59d2e598e1bd809a3c5c3baab4da4f6a">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        this-&gt;dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">tick</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a2f23fd3267b49197b46ba0aceb1e0cb8">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a10b7e1691d924e5cbd0bf381d9195be2">startup</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">  227</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">numActiveThreads</a>()</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    { <span class="keywordflow">return</span> activeThreads.size(); }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">void</span> activateThread(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordtype">void</span> deactivateThread(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordtype">void</span> insertThread(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordtype">void</span> removeThread(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">totalInsts</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseCPU.html#ab30b81a7597add37ebe59b8131d760a8">totalOps</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">override</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">override</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a33ac87b27fddd4a022d6be91b2e14576">haltContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">override</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">void</span> updateThreadPriority();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa166c8065493225c0d4d99d6e7ccf86e">  263</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classFullO3CPU.html#aa166c8065493225c0d4d99d6e7ccf86e">isDraining</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>; }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a26af76ee0ad459ec8fd32537de469d4f">serializeThread</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const override</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a37e1ad0f02d9b7549b98973f68646189">unserializeThread</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">override</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordtype">void</span> addThreadToExitingList(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordtype">bool</span> isThreadExiting(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordtype">void</span> scheduleThreadExitEvent(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">void</span> exitThreads();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a256a9c16b2779aa5aad90b155fe607d6">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a> <a class="code" href="classSimObject.html#a20c3cbb9c77e2cc11b98bd6c24521116">drain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDrainable.html#a0068fbb207004376833aa889266a4aea">drainResume</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordtype">void</span> commitDrained(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">switchOut</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU) <span class="keyword">override</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a8d5645e9838936195cd827e85bf04f37">verifyMemoryMode</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a275f1861fd3cfcb9bbca349047d34449">  314</a></span>&#160;    <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classFullO3CPU.html#a275f1861fd3cfcb9bbca349047d34449">getAndIncrementInstSeq</a>()</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    { <span class="keywordflow">return</span> globalSeqNum++; }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordtype">void</span> trap(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordtype">void</span> switchRenameMode(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="code" href="classUnifiedFreeList.html">UnifiedFreeList</a>* freelist);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> getInterrupts();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordtype">void</span> processInterrupts(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;interrupt);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afb14342aea3b70afa1698c311fd96622">  335</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#afb14342aea3b70afa1698c311fd96622">halt</a>() { <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Halt not implemented!\n&quot;</span>); }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classO3ThreadContext.html#a92a9a8c0c461e02c5ded51d2180dee9c">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classO3ThreadContext.html#ae9aaf7c4b93f8b83cc54062abc2e5914">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#acb5a9a0e1dcc0da59f62e0b44f280c21">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a0a592a261348d10b1590489c4268126b">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classO3ThreadContext.html#a7087d77b92208f42e7f2faa9c4449be5">readIntReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classO3ThreadContext.html#afe1d54eddb2f99ef9db5f6c5b60c1810">readFloatReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="classO3ThreadContext.html#a95eafce779b79020371594072250efe1">readVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="classO3ThreadContext.html#a20830e0e01ff14995d229c9a0086fdee">getWritableVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac6b89020c77f91afc951c892f163a218">  367</a></span>&#160;    Enums::VecRegRenameMode <a class="code" href="classFullO3CPU.html#ac6b89020c77f91afc951c892f163a218">vecRenameMode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> vecMode; }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac47dadf50410a77335a5ed9a2a720b31">  370</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#ac47dadf50410a77335a5ed9a2a720b31">vecRenameMode</a>(Enums::VecRegRenameMode vec_mode)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    { vecMode = vec_mode; }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> VecElem, <span class="keywordtype">int</span> LaneIdx&gt;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;VecElem, true&gt;</a></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a305406fa793d4ba634131b2d53e8ce17">  378</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a305406fa793d4ba634131b2d53e8ce17">readVecLane</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        vecRegfileReads++;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordflow">return</span> regFile.readVecLane&lt;<a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">VecElem</a>, LaneIdx&gt;(phys_reg);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> VecElem&gt;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;VecElem, true&gt;</a></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5dc64593d47f630062aa7af3f155c25f">  389</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a5dc64593d47f630062aa7af3f155c25f">readVecLane</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        vecRegfileReads++;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">return</span> regFile.readVecLane&lt;<a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&gt;(phys_reg);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a3ea7c73c5a76d02295b0b3ce337cd40a">  398</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a3ea7c73c5a76d02295b0b3ce337cd40a">setVecLane</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <span class="keyword">const</span> LD&amp; val)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        vecRegfileWrites++;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="keywordflow">return</span> regFile.setVecLane(phys_reg, val);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; <a class="code" href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">readVecElem</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="classO3ThreadContext.html#a181ef9341d224f2016b017108f677e7f">readVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="classO3ThreadContext.html#ac794b9d7a0bc9094b56b2035f9af5dd3">getWritableVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classO3ThreadContext.html#aee6efd2d59e8d13e7878a637e90e5f5d">readCCReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#aa541d2cce9708b91c89166c385a851ea">setIntReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#ae312ad70876bbcd41ffaaebc758db502">setFloatReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a5f9c47fba1729b0da4df2ad0494e5115">setVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; val);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a813a025d9727b05ea907042f16d71c3a">setVecElem</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx, <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; val);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a0f809bf2eedcefbecebbf9ff509c4793">setVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; val);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#a1e714d77dec567e325043c63f16db4af">setCCReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readArchIntReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readArchFloatReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; readArchVecReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; getWritableArchVecReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> VecElem&gt;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;VecElem, true&gt;</a></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a12dc66e3e2b2b080557ed32c4ce3a665">  435</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a12dc66e3e2b2b080557ed32c4ce3a665">readArchVecLane</a>(<span class="keywordtype">int</span> reg_idx, <span class="keywordtype">int</span> lId, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = commitRenameMap[tid].lookup(</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                    <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, reg_idx));</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keywordflow">return</span> readVecLane&lt;VecElem&gt;(phys_reg);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a419c619db35d5c259d6e22eda4aa60c1">  446</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a419c619db35d5c259d6e22eda4aa60c1">setArchVecLane</a>(<span class="keywordtype">int</span> reg_idx, <span class="keywordtype">int</span> lId, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <span class="keyword">const</span> LD&amp; val)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = commitRenameMap[tid].lookup(</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                    <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, reg_idx));</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <a class="code" href="classO3ThreadContext.html#a65a6cf2e503f5cf46685434904db7b58">setVecLane</a>(phys_reg, val);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; readArchVecElem(<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; reg_idx,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; ldx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; readArchVecPredReg(<span class="keywordtype">int</span> reg_idx,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                                  <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; getWritableArchVecPredReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readArchCCReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordtype">void</span> setArchIntReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordtype">void</span> setArchFloatReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordtype">void</span> setArchVecPredReg(<span class="keywordtype">int</span> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; val,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                           <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordtype">void</span> setArchVecReg(<span class="keywordtype">int</span> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">void</span> setArchVecElem(<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; reg_idx, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; ldx,</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">void</span> setArchCCReg(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classO3ThreadContext.html#aba1bd215f447e560c69fdbd77be84d55">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;newPCState, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classO3ThreadContext.html#aba1bd215f447e560c69fdbd77be84d55">pcState</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classO3ThreadContext.html#a5cc8cee3bebb367bf29ae7b43176f4de">instAddr</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classO3ThreadContext.html#a4d64ea436c85a133aca09308db787a19">microPC</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classO3ThreadContext.html#ac7c71fcdeca89149b3b88ccda3a65553">nextInstAddr</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordtype">void</span> squashFromTC(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    ListIt addInst(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordtype">void</span> instDone(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordtype">void</span> removeFrontInst(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordtype">void</span> removeInstsNotInROB(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordtype">void</span> removeInstsUntil(<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;seq_num, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">void</span> squashInstIt(<span class="keyword">const</span> ListIt &amp;instIt, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordtype">void</span> cleanUpRemovedInsts();</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordtype">void</span> dumpInsts();</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae83371c9f9ba79c4aaf86a8f3711d014">  535</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classFullO3CPU.html#ae83371c9f9ba79c4aaf86a8f3711d014">instcount</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">  539</a></span>&#160;    <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;</a> <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">  544</a></span>&#160;    std::queue&lt;ListIt&gt; <a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    std::set&lt;InstSeqNum&gt; snList;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">  556</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">  560</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::Fetch <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">  563</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::Decode <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">  566</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::Rename <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">  569</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::IEW <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">  572</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::Commit <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">  575</a></span>&#160;    Enums::VecRegRenameMode <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">  578</a></span>&#160;    <a class="code" href="classPhysRegFile.html">PhysRegFile</a> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">  581</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::FreeList <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">  584</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::RenameMap renameMap[Impl::MaxThreads];</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">  587</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::RenameMap commitRenameMap[Impl::MaxThreads];</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">  590</a></span>&#160;    <span class="keyword">typename</span> CPUPolicy::ROB <a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">  593</a></span>&#160;    <a class="code" href="classstd_1_1list.html">std::list&lt;ThreadID&gt;</a> <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">  600</a></span>&#160;    std::unordered_map&lt;ThreadID, bool&gt; <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">  603</a></span>&#160;    <a class="code" href="classScoreboard.html">Scoreboard</a> <a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">  605</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;TheISA::ISA *&gt;</a> <a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccf">  612</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccf">StageIdx</a> {</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa1b5539a419a78b695b19008b1c9e68de">  613</a></span>&#160;        <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa1b5539a419a78b695b19008b1c9e68de">FetchIdx</a>,</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa12a66e5bdffad9a1700a3fdd6c9e9014">  614</a></span>&#160;        <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa12a66e5bdffad9a1700a3fdd6c9e9014">DecodeIdx</a>,</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae6220304b50de83d6a5ceab94d792b7d">  615</a></span>&#160;        <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae6220304b50de83d6a5ceab94d792b7d">RenameIdx</a>,</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa33fce6554ddadf3c1a5e1a7f4925d2f1">  616</a></span>&#160;        <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa33fce6554ddadf3c1a5e1a7f4925d2f1">IEWIdx</a>,</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa3e8aa84bcb07c75012509ebcd70cb17b">  617</a></span>&#160;        <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa3e8aa84bcb07c75012509ebcd70cb17b">CommitIdx</a>,</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868">  618</a></span>&#160;        NumStages };</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2086a2564adc631c5458aeae4b650f41">  623</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> CPUPolicy::TimeStruct <a class="code" href="classFullO3CPU.html#a2086a2564adc631c5458aeae4b650f41">TimeStruct</a>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a52b59a2600b0aecfbc28452d2c113c4a">  625</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> CPUPolicy::FetchStruct <a class="code" href="classFullO3CPU.html#a52b59a2600b0aecfbc28452d2c113c4a">FetchStruct</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a91dcfa28c09f641b9adfee3d1f3c834c">  627</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> CPUPolicy::DecodeStruct <a class="code" href="classFullO3CPU.html#a91dcfa28c09f641b9adfee3d1f3c834c">DecodeStruct</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2b9d9c83df90621227a96aa1a4115afc">  629</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> CPUPolicy::RenameStruct <a class="code" href="classFullO3CPU.html#a2b9d9c83df90621227a96aa1a4115afc">RenameStruct</a>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a44dc008581e720add4efb162db694f31">  631</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> CPUPolicy::IEWStruct <a class="code" href="classFullO3CPU.html#a44dc008581e720add4efb162db694f31">IEWStruct</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">  634</a></span>&#160;    <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;TimeStruct&gt;</a> <a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">  637</a></span>&#160;    <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;FetchStruct&gt;</a> <a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">  640</a></span>&#160;    <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;DecodeStruct&gt;</a> <a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">  643</a></span>&#160;    <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;RenameStruct&gt;</a> <a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">  646</a></span>&#160;    <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;IEWStruct&gt;</a> <a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">  653</a></span>&#160;    <a class="code" href="classActivityRecorder.html">ActivityRecorder</a> <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab81bce53f0d2f51986b7012418552218">  657</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#ab81bce53f0d2f51986b7012418552218">activityThisCycle</a>() { activityRec.<a class="code" href="classActivityRecorder.html#a020dc37917baa7ac21ed5d9d35e73071">activity</a>(); }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac5c3b5bc45a4aff1725f49959ac09d49">  660</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#ac5c3b5bc45a4aff1725f49959ac09d49">activateStage</a>(<span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccf">StageIdx</a> idx)</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    { activityRec.<a class="code" href="classActivityRecorder.html#ab5fb29df5dac085eb30cdd9fac2d3c1e">activateStage</a>(idx); }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5407f6d284b53cff5db4732141c1a98a">  664</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classFullO3CPU.html#a5407f6d284b53cff5db4732141c1a98a">deactivateStage</a>(<span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccf">StageIdx</a> idx)</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    { activityRec.<a class="code" href="classActivityRecorder.html#a42b79c496a36ee096b6dba4cf333bf0b">deactivateStage</a>(idx); }</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a10047a1d5956417dd951ce54f94cfb71">wakeCPU</a>();</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#acfcc791afaedbcf4d372cbbdc0a17abf">wakeup</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">override</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> getFreeTid();</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *</div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">  678</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classO3ThreadContext.html#a8f5d7ccf4ec481f252177e05e16d8a3d">thread</a>[tid]-&gt;getTC();</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">  684</a></span>&#160;    <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">globalSeqNum</a>;<span class="comment">//[Impl::MaxThreads];</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">  690</a></span>&#160;    <a class="code" href="classChecker.html">Checker&lt;Impl&gt;</a> *<a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">  693</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">system</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">  696</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;Thread *&gt;</a> <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac762924a07274da2ebb97ba12d7de539">  699</a></span>&#160;    <a class="code" href="classstd_1_1list.html">std::list&lt;int&gt;</a> <a class="code" href="classFullO3CPU.html#ac762924a07274da2ebb97ba12d7de539">cpuWaitList</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">  702</a></span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">  705</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">lastActivatedCycle</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a764505afda6833e06aa1ec183ac323e9">  708</a></span>&#160;    std::map&lt;ThreadID, unsigned&gt; <a class="code" href="classFullO3CPU.html#a764505afda6833e06aa1ec183ac323e9">threadMap</a>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">  711</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;ThreadID&gt;</a> <a class="code" href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">tids</a>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a98f9d3c93f4b13a785ab7fa521caad01">  714</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classFullO3CPU.html#a98f9d3c93f4b13a785ab7fa521caad01">pushRequest</a>(<span class="keyword">const</span> DynInstPtr&amp; inst, <span class="keywordtype">bool</span> isLoad, uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                      <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                      uint64_t *res, <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable =</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                          <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <span class="keywordflow">return</span> iew.ldstQueue.pushRequest(inst, isLoad, data, size, addr,</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                flags, res, std::move(amo_op), byteEnable);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a0d35206f40506143a1542f8635eeb2d7">  726</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classFullO3CPU.html#a0d35206f40506143a1542f8635eeb2d7">read</a>(<a class="code" href="classFullO3CPU.html#a38d07c58cf53e335d80b4caf2773fa40">LSQRequest</a>* req, <span class="keywordtype">int</span> load_idx)</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        <span class="keywordflow">return</span> this-&gt;iew.ldstQueue.read(req, load_idx);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a61c5760e461338bccbde1cbd4ef9d625">  732</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classFullO3CPU.html#a61c5760e461338bccbde1cbd4ef9d625">write</a>(<a class="code" href="classFullO3CPU.html#a38d07c58cf53e335d80b4caf2773fa40">LSQRequest</a>* req, uint8_t *data, <span class="keywordtype">int</span> store_idx)</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="keywordflow">return</span> this-&gt;iew.ldstQueue.write(req, data, store_idx);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    }</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a6ef79bb0a3b5a6d5c8c4110106baed99">  739</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a6ef79bb0a3b5a6d5c8c4110106baed99">getInstPort</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="keywordflow">return</span> this-&gt;fetch.getInstPort();</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a6c32b320062258678ef1b6e84bb5a053">  746</a></span>&#160;    <a class="code" href="classFullO3CPU.html#a6c32b320062258678ef1b6e84bb5a053">getDataPort</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        <span class="keywordflow">return</span> this-&gt;iew.ldstQueue.getDataPort();</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">  752</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">timesIdled</a>;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">  754</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">idleCycles</a>;</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">  757</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">quiesceCycles</a>;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">  759</a></span>&#160;    <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a>;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">  761</a></span>&#160;    <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">committedOps</a>;</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">  763</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">cpi</a>;</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">  765</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">totalCpi</a>;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">  767</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">ipc</a>;</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">  769</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">totalIpc</a>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="comment">//number of integer register file accesses</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">  772</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">intRegfileReads</a>;</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">  773</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">intRegfileWrites</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="comment">//number of float register file accesses</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">  775</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">fpRegfileReads</a>;</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">  776</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">fpRegfileWrites</a>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="comment">//number of vector register file accesses</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">  778</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">vecRegfileReads</a>;</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">  779</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a>;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="comment">//number of predicate register file accesses</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">  781</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">vecPredRegfileReads</a>;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">  782</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">vecPredRegfileWrites</a>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="comment">//number of CC register file accesses</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">  784</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">ccRegfileReads</a>;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">  785</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">ccRegfileWrites</a>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">//number of misc</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">  787</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">miscRegfileReads</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">  788</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">miscRegfileWrites</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;};</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#endif // __CPU_O3_CPU_HH__</span></div><div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaadee8149b1b5eaefc2425bd29585a3289"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaadee8149b1b5eaefc2425bd29585a3289">FullO3CPU::Halted</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00122">cpu.hh:122</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html"><div class="ttname"><a href="arch_2generic_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_ae9aaf7c4b93f8b83cc54062abc2e5914"><div class="ttname"><a href="classO3ThreadContext.html#ae9aaf7c4b93f8b83cc54062abc2e5914">O3ThreadContext::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(RegIndex misc_reg) override</div><div class="ttdoc">Reads a misc. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00420">thread_context.hh:420</a></div></div>
<div class="ttc" id="classBaseCPU_html_a37e1ad0f02d9b7549b98973f68646189"><div class="ttname"><a href="classBaseCPU.html#a37e1ad0f02d9b7549b98973f68646189">BaseCPU::unserializeThread</a></div><div class="ttdeci">virtual void unserializeThread(CheckpointIn &amp;cp, ThreadID tid)</div><div class="ttdoc">Unserialize one thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00431">base.hh:431</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afa4cfa3556bc2cce3a525ef065b9add8"><div class="ttname"><a href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">FullO3CPU::tids</a></div><div class="ttdeci">std::vector&lt; ThreadID &gt; tids</div><div class="ttdoc">Available thread ids in the cpu. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00711">cpu.hh:711</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aaa7813626e9837aeef8dd504517a7317"><div class="ttname"><a href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">FullO3CPU::timesIdled</a></div><div class="ttdeci">Stats::Scalar timesIdled</div><div class="ttdoc">Stat for total number of times the CPU is descheduled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00752">cpu.hh:752</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a59d2e598e1bd809a3c5c3baab4da4f6a"><div class="ttname"><a href="classFullO3CPU.html#a59d2e598e1bd809a3c5c3baab4da4f6a">FullO3CPU::demapDataPage</a></div><div class="ttdeci">void demapDataPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00211">cpu.hh:211</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a760b07650452a555d057975eb57236cb"><div class="ttname"><a href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">FullO3CPU::removeInstsThisCycle</a></div><div class="ttdeci">bool removeInstsThisCycle</div><div class="ttdoc">Records if instructions need to be removed this cycle due to being retired or squashed. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00556">cpu.hh:556</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a181ef9341d224f2016b017108f677e7f"><div class="ttname"><a href="classO3ThreadContext.html#a181ef9341d224f2016b017108f677e7f">O3ThreadContext::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;id) const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00320">thread_context.hh:320</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a61c5760e461338bccbde1cbd4ef9d625"><div class="ttname"><a href="classFullO3CPU.html#a61c5760e461338bccbde1cbd4ef9d625">FullO3CPU::write</a></div><div class="ttdeci">Fault write(LSQRequest *req, uint8_t *data, int store_idx)</div><div class="ttdoc">CPU write function, forwards write to LSQ. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00732">cpu.hh:732</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">FullO3CPU::Running</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00120">cpu.hh:120</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5dc64593d47f630062aa7af3f155c25f"><div class="ttname"><a href="classFullO3CPU.html#a5dc64593d47f630062aa7af3f155c25f">FullO3CPU::readVecLane</a></div><div class="ttdeci">VecLaneT&lt; VecElem, true &gt; readVecLane(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Read physical vector register lane. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00389">cpu.hh:389</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a39493fc847257f9ae11ff3ee99d9190a"><div class="ttname"><a href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">FullO3CPU::exitingThreads</a></div><div class="ttdeci">std::unordered_map&lt; ThreadID, bool &gt; exitingThreads</div><div class="ttdoc">This is a list of threads that are trying to exit. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00600">cpu.hh:600</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a419c619db35d5c259d6e22eda4aa60c1"><div class="ttname"><a href="classFullO3CPU.html#a419c619db35d5c259d6e22eda4aa60c1">FullO3CPU::setArchVecLane</a></div><div class="ttdeci">void setArchVecLane(int reg_idx, int lId, ThreadID tid, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00446">cpu.hh:446</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1d0547edbd9f431548f9ece51e62c775"><div class="ttname"><a href="classFullO3CPU.html#a1d0547edbd9f431548f9ece51e62c775">FullO3CPU::demapInstPage</a></div><div class="ttdeci">void demapInstPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00206">cpu.hh:206</a></div></div>
<div class="ttc" id="structO3ThreadState_html"><div class="ttname"><a href="structO3ThreadState.html">O3ThreadState</a></div><div class="ttdoc">Class that has various thread state, such as the status, the current instruction being processed...</div><div class="ttdef"><b>Definition:</b> <a href="commit_8hh_source.html#l00059">commit.hh:59</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5f2b7550fd8023b59e0966060239dfa2"><div class="ttname"><a href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">FullO3CPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdoc">Pointer to the system. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00693">cpu.hh:693</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a14e2155f809d6ff23702ab6b8b2eaab4"><div class="ttname"><a href="classFullO3CPU.html#a14e2155f809d6ff23702ab6b8b2eaab4">FullO3CPU::scheduleTickEvent</a></div><div class="ttdeci">void scheduleTickEvent(Cycles delay)</div><div class="ttdoc">Schedule tick event, regardless of its current state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00143">cpu.hh:143</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7f17fe63fe2de029205b0d408b2cb572"><div class="ttname"><a href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">FullO3CPU::thread</a></div><div class="ttdeci">std::vector&lt; Thread * &gt; thread</div><div class="ttdoc">Pointers to all of the threads in the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00696">cpu.hh:696</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a6ef79bb0a3b5a6d5c8c4110106baed99"><div class="ttname"><a href="classFullO3CPU.html#a6ef79bb0a3b5a6d5c8c4110106baed99">FullO3CPU::getInstPort</a></div><div class="ttdeci">Port &amp; getInstPort() override</div><div class="ttdoc">Used by the fetch unit to get a hold of the instruction port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00739">cpu.hh:739</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a></div><div class="ttdoc">Running normally. </div></div>
<div class="ttc" id="classTimeBuffer_html"><div class="ttname"><a href="classTimeBuffer.html">TimeBuffer&lt; TimeStruct &gt;</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="cpu__policy_8hh_html"><div class="ttname"><a href="cpu__policy_8hh.html">cpu_policy.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfa3e8aa84bcb07c75012509ebcd70cb17b"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa3e8aa84bcb07c75012509ebcd70cb17b">FullO3CPU::CommitIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00617">cpu.hh:617</a></div></div>
<div class="ttc" id="classPhysRegFile_html"><div class="ttname"><a href="classPhysRegFile.html">PhysRegFile</a></div><div class="ttdoc">Simple physical register file class. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00063">regfile.hh:63</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7e5c9ace9afa1faf7fb6ce965b2bb816"><div class="ttname"><a href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">FullO3CPU::ipc</a></div><div class="ttdeci">Stats::Formula ipc</div><div class="ttdoc">Stat for the IPC per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00767">cpu.hh:767</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaa3d56d6a001cda2f16ac99867c07ed8f0"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa3d56d6a001cda2f16ac99867c07ed8f0">FullO3CPU::Blocked</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00123">cpu.hh:123</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1d205a48f31238501384519833cee255"><div class="ttname"><a href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">FullO3CPU::intRegfileReads</a></div><div class="ttdeci">Stats::Scalar intRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00772">cpu.hh:772</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a52b59a2600b0aecfbc28452d2c113c4a"><div class="ttname"><a href="classFullO3CPU.html#a52b59a2600b0aecfbc28452d2c113c4a">FullO3CPU::FetchStruct</a></div><div class="ttdeci">CPUPolicy::FetchStruct FetchStruct</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00625">cpu.hh:625</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afdf499ed23d85346d6daebe834d3e88e"><div class="ttname"><a href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">FullO3CPU&lt; O3CPUImpl &gt;::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00106">cpu.hh:106</a></div></div>
<div class="ttc" id="simple__thread_8hh_html"><div class="ttname"><a href="simple__thread_8hh.html">simple_thread.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa166c8065493225c0d4d99d6e7ccf86e"><div class="ttname"><a href="classFullO3CPU.html#aa166c8065493225c0d4d99d6e7ccf86e">FullO3CPU::isDraining</a></div><div class="ttdeci">bool isDraining() const</div><div class="ttdoc">Is the CPU draining? </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00263">cpu.hh:263</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afbd736ab81073e0c0896131f19b60d16"><div class="ttname"><a href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">FullO3CPU::vecPredRegfileWrites</a></div><div class="ttdeci">Stats::Scalar vecPredRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00782">cpu.hh:782</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_aa541d2cce9708b91c89166c385a851ea"><div class="ttname"><a href="classO3ThreadContext.html#aa541d2cce9708b91c89166c385a851ea">O3ThreadContext::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdoc">Sets an integer register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00340">thread_context.hh:340</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a0d35206f40506143a1542f8635eeb2d7"><div class="ttname"><a href="classFullO3CPU.html#a0d35206f40506143a1542f8635eeb2d7">FullO3CPU::read</a></div><div class="ttdeci">Fault read(LSQRequest *req, int load_idx)</div><div class="ttdoc">CPU read function, forwards read to LSQ. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00726">cpu.hh:726</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a545758fe4e93e7cfd2abec9773937359"><div class="ttname"><a href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">FullO3CPU::committedInsts</a></div><div class="ttdeci">Stats::Vector committedInsts</div><div class="ttdoc">Stat for the number of committed instructions per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00759">cpu.hh:759</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acadf311bfc8e404f1b8dba166aa2a391"><div class="ttname"><a href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">FullO3CPU::vecRegfileReads</a></div><div class="ttdeci">Stats::Scalar vecRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00778">cpu.hh:778</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfa12a66e5bdffad9a1700a3fdd6c9e9014"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa12a66e5bdffad9a1700a3fdd6c9e9014">FullO3CPU::DecodeIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00614">cpu.hh:614</a></div></div>
<div class="ttc" id="o3_2scoreboard_8hh_html"><div class="ttname"><a href="o3_2scoreboard_8hh.html">scoreboard.hh</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2f3169fa3cb0fa0f1a91ea4ce175c342"><div class="ttname"><a href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">FullO3CPU::_status</a></div><div class="ttdeci">Status _status</div><div class="ttdoc">Overall CPU status. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00132">cpu.hh:132</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab5a0fd1aef7ee12688c0fb29d15bd9a7"><div class="ttname"><a href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">FullO3CPU::decode</a></div><div class="ttdeci">CPUPolicy::Decode decode</div><div class="ttdoc">The decode stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00563">cpu.hh:563</a></div></div>
<div class="ttc" id="classDrainable_html_a06aa9ed2bfe0ae1c9987c144a287f9fa"><div class="ttname"><a href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">Drainable::drainState</a></div><div class="ttdeci">DrainState drainState() const</div><div class="ttdoc">Return the current drain state of an object. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00282">drain.hh:282</a></div></div>
<div class="ttc" id="classBaseCPU_html_a710f9aa8ddd39ec23b853cfabff0f587"><div class="ttname"><a href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">BaseCPU::activateContext</a></div><div class="ttdeci">virtual void activateContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00491">base.cc:491</a></div></div>
<div class="ttc" id="classActivityRecorder_html_a020dc37917baa7ac21ed5d9d35e73071"><div class="ttname"><a href="classActivityRecorder.html#a020dc37917baa7ac21ed5d9d35e73071">ActivityRecorder::activity</a></div><div class="ttdeci">void activity()</div><div class="ttdoc">Records that there is activity this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00056">activity.cc:56</a></div></div>
<div class="ttc" id="classBaseO3CPU_html_aaa546a9b6e8fe0bc4ed97e8750e41d49"><div class="ttname"><a href="classBaseO3CPU.html#aaa546a9b6e8fe0bc4ed97e8750e41d49">BaseO3CPU::BaseO3CPU</a></div><div class="ttdeci">BaseO3CPU(BaseCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00082">cpu.cc:82</a></div></div>
<div class="ttc" id="activity_8hh_html"><div class="ttname"><a href="activity_8hh.html">activity.hh</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_afe1d54eddb2f99ef9db5f6c5b60c1810"><div class="ttname"><a href="classO3ThreadContext.html#afe1d54eddb2f99ef9db5f6c5b60c1810">O3ThreadContext::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00231">thread_context.hh:231</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7f1067267f21723aa61ef12a1c329e88"><div class="ttname"><a href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">FullO3CPU::freeList</a></div><div class="ttdeci">CPUPolicy::FreeList freeList</div><div class="ttdoc">The free list. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00581">cpu.hh:581</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afce2d1da6935b43cb0e77717b8dcdc55"><div class="ttname"><a href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">FullO3CPU::miscRegfileReads</a></div><div class="ttdeci">Stats::Scalar miscRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00787">cpu.hh:787</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a42d61f4aa510184a9924109f9110e077"><div class="ttname"><a href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">FullO3CPU::threadExitEvent</a></div><div class="ttdeci">EventFunctionWrapper threadExitEvent</div><div class="ttdoc">The exit event used for terminating all ready-to-exit threads. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00140">cpu.hh:140</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classStats_1_1Vector_html"><div class="ttname"><a href="classStats_1_1Vector.html">Stats::Vector</a></div><div class="ttdoc">A vector of scalar stats. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02552">statistics.hh:2552</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a11ac216c1ea273166806cbb91151ef39"><div class="ttname"><a href="classFullO3CPU.html#a11ac216c1ea273166806cbb91151ef39">FullO3CPU::ppDataAccessComplete</a></div><div class="ttdeci">ProbePointArg&lt; std::pair&lt; DynInstPtr, PacketPtr &gt; &gt; * ppDataAccessComplete</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00195">cpu.hh:195</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a3ea7c73c5a76d02295b0b3ce337cd40a"><div class="ttname"><a href="classFullO3CPU.html#a3ea7c73c5a76d02295b0b3ce337cd40a">FullO3CPU::setVecLane</a></div><div class="ttdeci">void setVecLane(PhysRegIdPtr phys_reg, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00398">cpu.hh:398</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac686d961bcaf355e2fbfe17ba3d37a63"><div class="ttname"><a href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">FullO3CPU::committedOps</a></div><div class="ttdeci">Stats::Vector committedOps</div><div class="ttdoc">Stat for the number of committed ops (including micro ops) per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00761">cpu.hh:761</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7b68827d1849ec71c6f3a43eeddcee9c"><div class="ttname"><a href="classFullO3CPU.html#a7b68827d1849ec71c6f3a43eeddcee9c">FullO3CPU::itb</a></div><div class="ttdeci">BaseTLB * itb</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00127">cpu.hh:127</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a1e714d77dec567e325043c63f16db4af"><div class="ttname"><a href="classO3ThreadContext.html#a1e714d77dec567e325043c63f16db4af">O3ThreadContext::setCCReg</a></div><div class="ttdeci">void setCCReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00372">thread_context.hh:372</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classFullO3CPU_html_aec1b568397f6137098b95e829ee08bac"><div class="ttname"><a href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">FullO3CPU::timeBuffer</a></div><div class="ttdeci">TimeBuffer&lt; TimeStruct &gt; timeBuffer</div><div class="ttdoc">The main time buffer to do backwards communication. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00634">cpu.hh:634</a></div></div>
<div class="ttc" id="comm_8hh_html"><div class="ttname"><a href="comm_8hh.html">comm.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab3ef6fb9dcae082a49b9b2279368318e"><div class="ttname"><a href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">FullO3CPU::fetch</a></div><div class="ttdeci">CPUPolicy::Fetch fetch</div><div class="ttdoc">The fetch stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00560">cpu.hh:560</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a19250de6ded2e0cb43fa89922808945f"><div class="ttname"><a href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">FullO3CPU::rob</a></div><div class="ttdeci">CPUPolicy::ROB rob</div><div class="ttdoc">The re-order buffer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00590">cpu.hh:590</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a65a6cf2e503f5cf46685434904db7b58"><div class="ttname"><a href="classO3ThreadContext.html#a65a6cf2e503f5cf46685434904db7b58">O3ThreadContext::setVecLane</a></div><div class="ttdeci">void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00288">thread_context.hh:288</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classChecker_html"><div class="ttname"><a href="classChecker.html">Checker</a></div><div class="ttdoc">Templated Checker class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00622">cpu.hh:622</a></div></div>
<div class="ttc" id="classEvent_html_a9be9207248df90260958ad365231ff3c"><div class="ttname"><a href="classEvent.html#a9be9207248df90260958ad365231ff3c">Event::squashed</a></div><div class="ttdeci">bool squashed() const</div><div class="ttdoc">Check whether the event is squashed. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00391">eventq.hh:391</a></div></div>
<div class="ttc" id="classActivityRecorder_html_a42b79c496a36ee096b6dba4cf333bf0b"><div class="ttname"><a href="classActivityRecorder.html#a42b79c496a36ee096b6dba4cf333bf0b">ActivityRecorder::deactivateStage</a></div><div class="ttdeci">void deactivateStage(const int idx)</div><div class="ttdoc">Deactivates a stage. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00109">activity.cc:109</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a0a592a261348d10b1590489c4268126b"><div class="ttname"><a href="classO3ThreadContext.html#a0a592a261348d10b1590489c4268126b">O3ThreadContext::setMiscReg</a></div><div class="ttdeci">void setMiscReg(RegIndex misc_reg, RegVal val) override</div><div class="ttdoc">Sets a misc. </div><div class="ttdef"><b>Definition:</b> <a href="thread__context__impl_8hh_source.html#l00355">thread_context_impl.hh:355</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a764505afda6833e06aa1ec183ac323e9"><div class="ttname"><a href="classFullO3CPU.html#a764505afda6833e06aa1ec183ac323e9">FullO3CPU::threadMap</a></div><div class="ttdeci">std::map&lt; ThreadID, unsigned &gt; threadMap</div><div class="ttdoc">Mapping for system thread id to cpu id. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00708">cpu.hh:708</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_aee6efd2d59e8d13e7878a637e90e5f5d"><div class="ttname"><a href="classO3ThreadContext.html#aee6efd2d59e8d13e7878a637e90e5f5d">O3ThreadContext::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00332">thread_context.hh:332</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a0ef589009760e0a31555aacfe4fe9fc8"><div class="ttname"><a href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">FullO3CPU::numActiveThreads</a></div><div class="ttdeci">int numActiveThreads()</div><div class="ttdoc">Returns the Number of Active Threads in the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00227">cpu.hh:227</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac419f9956fcf3c7ebd41325dc3fddb6e"><div class="ttname"><a href="classFullO3CPU.html#ac419f9956fcf3c7ebd41325dc3fddb6e">FullO3CPU::CPUPolicy</a></div><div class="ttdeci">Impl::CPUPol CPUPolicy</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00102">cpu.hh:102</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a25b21d0ac59bfb4330c77e2755bfdf00"><div class="ttname"><a href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">FullO3CPU::totalCpi</a></div><div class="ttdeci">Stats::Formula totalCpi</div><div class="ttdoc">Stat for the total CPI. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00765">cpu.hh:765</a></div></div>
<div class="ttc" id="classBaseCPU_html_a26af76ee0ad459ec8fd32537de469d4f"><div class="ttname"><a href="classBaseCPU.html#a26af76ee0ad459ec8fd32537de469d4f">BaseCPU::serializeThread</a></div><div class="ttdeci">virtual void serializeThread(CheckpointOut &amp;cp, ThreadID tid) const</div><div class="ttdoc">Serialize a single thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00423">base.hh:423</a></div></div>
<div class="ttc" id="classBaseCPU_html_a3ce08dc77a54b66ffd7c8fd501151c0c"><div class="ttname"><a href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">BaseCPU::totalInsts</a></div><div class="ttdeci">virtual Counter totalInsts() const =0</div></div>
<div class="ttc" id="classO3ThreadContext_html_ae312ad70876bbcd41ffaaebc758db502"><div class="ttname"><a href="classO3ThreadContext.html#ae312ad70876bbcd41ffaaebc758db502">O3ThreadContext::setFloatReg</a></div><div class="ttdeci">void setFloatReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00346">thread_context.hh:346</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classScoreboard_html"><div class="ttname"><a href="classScoreboard.html">Scoreboard</a></div><div class="ttdoc">Implements a simple scoreboard to track which registers are ready. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2scoreboard_8hh_source.html#l00052">scoreboard.hh:52</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="classBaseO3CPU_html"><div class="ttname"><a href="classBaseO3CPU.html">BaseO3CPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00083">cpu.hh:83</a></div></div>
<div class="ttc" id="classClocked_html_a90eb2e088ca3c76399571b0cbc013f51"><div class="ttname"><a href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">Clocked::tick</a></div><div class="ttdeci">Tick tick</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00071">clocked_object.hh:71</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac10cf61c741e5ff2ee0ba36a0e6b4b2f"><div class="ttname"><a href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">FullO3CPU::activeThreads</a></div><div class="ttdeci">std::list&lt; ThreadID &gt; activeThreads</div><div class="ttdoc">Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00593">cpu.hh:593</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfa1b5539a419a78b695b19008b1c9e68de"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa1b5539a419a78b695b19008b1c9e68de">FullO3CPU::FetchIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00613">cpu.hh:613</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a6c32b320062258678ef1b6e84bb5a053"><div class="ttname"><a href="classFullO3CPU.html#a6c32b320062258678ef1b6e84bb5a053">FullO3CPU::getDataPort</a></div><div class="ttdeci">Port &amp; getDataPort() override</div><div class="ttdoc">Get the dcache port (used to find block size for translations). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00746">cpu.hh:746</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2b9d9c83df90621227a96aa1a4115afc"><div class="ttname"><a href="classFullO3CPU.html#a2b9d9c83df90621227a96aa1a4115afc">FullO3CPU::RenameStruct</a></div><div class="ttdeci">CPUPolicy::RenameStruct RenameStruct</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00629">cpu.hh:629</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac6b89020c77f91afc951c892f163a218"><div class="ttname"><a href="classFullO3CPU.html#ac6b89020c77f91afc951c892f163a218">FullO3CPU::vecRenameMode</a></div><div class="ttdeci">Enums::VecRegRenameMode vecRenameMode() const</div><div class="ttdoc">Returns current vector renaming mode. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00367">cpu.hh:367</a></div></div>
<div class="ttc" id="classBaseCPU_html_a0f32e9a69ec46520996a8cb33c2edec6"><div class="ttname"><a href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU::takeOverFrom</a></div><div class="ttdeci">virtual void takeOverFrom(BaseCPU *cpu)</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00559">base.cc:559</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a5cc8cee3bebb367bf29ae7b43176f4de"><div class="ttname"><a href="classO3ThreadContext.html#a5cc8cee3bebb367bf29ae7b43176f4de">O3ThreadContext::instAddr</a></div><div class="ttdeci">Addr instAddr() const override</div><div class="ttdoc">Reads this thread&amp;#39;s PC. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00391">thread_context.hh:391</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a84bc51b6821938e256d21f6744ca9cbd"><div class="ttname"><a href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">FullO3CPU::miscRegfileWrites</a></div><div class="ttdeci">Stats::Scalar miscRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00788">cpu.hh:788</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae91a89e8e6cebabbe8519020a25f9873"><div class="ttname"><a href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">FullO3CPU::intRegfileWrites</a></div><div class="ttdeci">Stats::Scalar intRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00773">cpu.hh:773</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a38d07c58cf53e335d80b4caf2773fa40"><div class="ttname"><a href="classFullO3CPU.html#a38d07c58cf53e335d80b4caf2773fa40">FullO3CPU&lt; O3CPUImpl &gt;::LSQRequest</a></div><div class="ttdeci">typename LSQ&lt; O3CPUImpl &gt;::LSQRequest LSQRequest</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00129">cpu.hh:129</a></div></div>
<div class="ttc" id="classActivityRecorder_html_ab5fb29df5dac085eb30cdd9fac2d3c1e"><div class="ttname"><a href="classActivityRecorder.html#ab5fb29df5dac085eb30cdd9fac2d3c1e">ActivityRecorder::activateStage</a></div><div class="ttdeci">void activateStage(const int idx)</div><div class="ttdoc">Marks a stage as active. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00092">activity.cc:92</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aee892cacc38eba3a9b265c22fa9ca4dc"><div class="ttname"><a href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">FullO3CPU::commit</a></div><div class="ttdeci">CPUPolicy::Commit commit</div><div class="ttdoc">The commit stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00572">cpu.hh:572</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a9e44324b3d49c98c5065f81edbc50bf4"><div class="ttname"><a href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">FullO3CPU::lastRunningCycle</a></div><div class="ttdeci">Cycles lastRunningCycle</div><div class="ttdoc">The cycle that the CPU was last running, used for statistics. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00702">cpu.hh:702</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_aba1bd215f447e560c69fdbd77be84d55"><div class="ttname"><a href="classO3ThreadContext.html#aba1bd215f447e560c69fdbd77be84d55">O3ThreadContext::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdoc">Reads this thread&amp;#39;s PC state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00379">thread_context.hh:379</a></div></div>
<div class="ttc" id="classBaseCPU_html_a10b7e1691d924e5cbd0bf381d9195be2"><div class="ttname"><a href="classBaseCPU.html#a10b7e1691d924e5cbd0bf381d9195be2">BaseCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00324">base.cc:324</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classActivityRecorder_html"><div class="ttname"><a href="classActivityRecorder.html">ActivityRecorder</a></div><div class="ttdoc">ActivityRecorder helper class that informs the CPU if it can switch over to being idle or not...</div><div class="ttdef"><b>Definition:</b> <a href="activity_8hh_source.html#l00052">activity.hh:52</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a91dcfa28c09f641b9adfee3d1f3c834c"><div class="ttname"><a href="classFullO3CPU.html#a91dcfa28c09f641b9adfee3d1f3c834c">FullO3CPU::DecodeStruct</a></div><div class="ttdeci">CPUPolicy::DecodeStruct DecodeStruct</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00627">cpu.hh:627</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad1faa74081871a57af96bc2d982fb783"><div class="ttname"><a href="classFullO3CPU.html#ad1faa74081871a57af96bc2d982fb783">FullO3CPU::ppInstAccessComplete</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppInstAccessComplete</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00194">cpu.hh:194</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fba"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fba">FullO3CPU&lt; O3CPUImpl &gt;::Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00119">cpu.hh:119</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2b0573efb4242897c5508e79d9098fbc"><div class="ttname"><a href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">FullO3CPU::decodeQueue</a></div><div class="ttdeci">TimeBuffer&lt; DecodeStruct &gt; decodeQueue</div><div class="ttdoc">The decode stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00640">cpu.hh:640</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af6b5320ef3fcd8efd18ab8137a05ddd1"><div class="ttname"><a href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">FullO3CPU::tickEvent</a></div><div class="ttdeci">EventFunctionWrapper tickEvent</div><div class="ttdoc">The tick event used for scheduling CPU ticks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00137">cpu.hh:137</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a95eafce779b79020371594072250efe1"><div class="ttname"><a href="classO3ThreadContext.html#a95eafce779b79020371594072250efe1">O3ThreadContext::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;id) const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00238">thread_context.hh:238</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4a0e649268933b1294bfc50e98f95719"><div class="ttname"><a href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">FullO3CPU::fetchQueue</a></div><div class="ttdeci">TimeBuffer&lt; FetchStruct &gt; fetchQueue</div><div class="ttdoc">The fetch stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00637">cpu.hh:637</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list</a></div><div class="ttdoc">STL list class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00054">stl.hh:54</a></div></div>
<div class="ttc" id="classFullO3CPU_html_abcb5a3c0fc17eb64049abc07d313b860"><div class="ttname"><a href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">FullO3CPU::lastActivatedCycle</a></div><div class="ttdeci">Tick lastActivatedCycle</div><div class="ttdoc">The cycle that the CPU was last activated by a new thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00705">cpu.hh:705</a></div></div>
<div class="ttc" id="classBaseCPU_html_acfcc791afaedbcf4d372cbbdc0a17abf"><div class="ttname"><a href="classBaseCPU.html#acfcc791afaedbcf4d372cbbdc0a17abf">BaseCPU::wakeup</a></div><div class="ttdeci">static void wakeup(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00050">cpu_dummy.hh:50</a></div></div>
<div class="ttc" id="classEvent_html_a91707c0c1d479ac987d1ec416406cb3f"><div class="ttname"><a href="classEvent.html#a91707c0c1d479ac987d1ec416406cb3f">Event::squash</a></div><div class="ttdeci">void squash()</div><div class="ttdoc">Squash the current event. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00388">eventq.hh:388</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_acb5a9a0e1dcc0da59f62e0b44f280c21"><div class="ttname"><a href="classO3ThreadContext.html#acb5a9a0e1dcc0da59f62e0b44f280c21">O3ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(RegIndex misc_reg, RegVal val) override</div><div class="ttdoc">Sets a misc. </div><div class="ttdef"><b>Definition:</b> <a href="thread__context__impl_8hh_source.html#l00346">thread_context_impl.hh:346</a></div></div>
<div class="ttc" id="classBaseCPU_html_a8d5645e9838936195cd827e85bf04f37"><div class="ttname"><a href="classBaseCPU.html#a8d5645e9838936195cd827e85bf04f37">BaseCPU::verifyMemoryMode</a></div><div class="ttdeci">virtual void verifyMemoryMode() const</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00378">base.hh:378</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae83371c9f9ba79c4aaf86a8f3711d014"><div class="ttname"><a href="classFullO3CPU.html#ae83371c9f9ba79c4aaf86a8f3711d014">FullO3CPU::instcount</a></div><div class="ttdeci">int instcount</div><div class="ttdoc">Count of total number of dynamic instructions in flight. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00535">cpu.hh:535</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad78b2a1c5f3ddcca9767553b7d5fde60"><div class="ttname"><a href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">FullO3CPU::unscheduleTickEvent</a></div><div class="ttdeci">void unscheduleTickEvent()</div><div class="ttdoc">Unschedule tick event, regardless of its current state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00152">cpu.hh:152</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac5c3b5bc45a4aff1725f49959ac09d49"><div class="ttname"><a href="classFullO3CPU.html#ac5c3b5bc45a4aff1725f49959ac09d49">FullO3CPU::activateStage</a></div><div class="ttdeci">void activateStage(const StageIdx idx)</div><div class="ttdoc">Changes a stage&amp;#39;s status to active within the activity recorder. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00660">cpu.hh:660</a></div></div>
<div class="ttc" id="timebuf_8hh_html"><div class="ttname"><a href="timebuf_8hh.html">timebuf.hh</a></div></div>
<div class="ttc" id="classBaseCPU_html_ab30b81a7597add37ebe59b8131d760a8"><div class="ttname"><a href="classBaseCPU.html#ab30b81a7597add37ebe59b8131d760a8">BaseCPU::totalOps</a></div><div class="ttdeci">virtual Counter totalOps() const =0</div></div>
<div class="ttc" id="classO3ThreadContext_html_a813a025d9727b05ea907042f16d71c3a"><div class="ttname"><a href="classO3ThreadContext.html#a813a025d9727b05ea907042f16d71c3a">O3ThreadContext::setVecElem</a></div><div class="ttdeci">void setVecElem(const RegId &amp;reg, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00359">thread_context.hh:359</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classBaseO3CPU_html_a055882739c74157bde0548fe059d4f2d"><div class="ttname"><a href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">BaseO3CPU::regStats</a></div><div class="ttdeci">void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00088">cpu.cc:88</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afff5c68e15ef807b1ee2f6e85c8b24d0"><div class="ttname"><a href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">FullO3CPU::fpRegfileReads</a></div><div class="ttdeci">Stats::Scalar fpRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00775">cpu.hh:775</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aedd2f941c815bedb35a83bc74502d5cd"><div class="ttname"><a href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">FullO3CPU::vecMode</a></div><div class="ttdeci">Enums::VecRegRenameMode vecMode</div><div class="ttdoc">The rename mode of the vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00575">cpu.hh:575</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a222eb3b2b51e68ae725de11388daa42b"><div class="ttname"><a href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">FullO3CPU::fpRegfileWrites</a></div><div class="ttdeci">Stats::Scalar fpRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00776">cpu.hh:776</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a4d64ea436c85a133aca09308db787a19"><div class="ttname"><a href="classO3ThreadContext.html#a4d64ea436c85a133aca09308db787a19">O3ThreadContext::microPC</a></div><div class="ttdeci">MicroPC microPC() const override</div><div class="ttdoc">Reads this thread&amp;#39;s next PC. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00405">thread_context.hh:405</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a79fa73a661a80d43a67fc78365ffcb77"><div class="ttname"><a href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">FullO3CPU::vecRegfileWrites</a></div><div class="ttdeci">Stats::Scalar vecRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00779">cpu.hh:779</a></div></div>
<div class="ttc" id="classFullO3CPU_html_adf30d90663a78d76cb6b5f3b8358c09e"><div class="ttname"><a href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">FullO3CPU::quiesceCycles</a></div><div class="ttdeci">Stats::Scalar quiesceCycles</div><div class="ttdoc">Stat for total number of cycles the CPU spends descheduled due to a quiesce operation or waiting for ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00757">cpu.hh:757</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afb14342aea3b70afa1698c311fd96622"><div class="ttname"><a href="classFullO3CPU.html#afb14342aea3b70afa1698c311fd96622">FullO3CPU::halt</a></div><div class="ttdeci">void halt()</div><div class="ttdoc">Halts the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00335">cpu.hh:335</a></div></div>
<div class="ttc" id="o3_2thread__state_8hh_html"><div class="ttname"><a href="o3_2thread__state_8hh.html">thread_state.hh</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a92a9a8c0c461e02c5ded51d2180dee9c"><div class="ttname"><a href="classO3ThreadContext.html#a92a9a8c0c461e02c5ded51d2180dee9c">O3ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(RegIndex misc_reg) const override</div><div class="ttdoc">Reads a miscellaneous register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00412">thread_context.hh:412</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8aee41b817feb30e44a6bc784ea3838d"><div class="ttname"><a href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">FullO3CPU::removeList</a></div><div class="ttdeci">std::queue&lt; ListIt &gt; removeList</div><div class="ttdoc">List of all the instructions that will be removed at the end of this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00544">cpu.hh:544</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4ea565dccac89d58fe740332aa97b841"><div class="ttname"><a href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU::switchOut</a></div><div class="ttdeci">virtual void switchOut()</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2086a2564adc631c5458aeae4b650f41"><div class="ttname"><a href="classFullO3CPU.html#a2086a2564adc631c5458aeae4b650f41">FullO3CPU::TimeStruct</a></div><div class="ttdeci">CPUPolicy::TimeStruct TimeStruct</div><div class="ttdoc">Typedefs from the Impl to get the structs that each of the time buffers should use. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00623">cpu.hh:623</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a011df4267bc9cf0d1fe12f04f9b5809e"><div class="ttname"><a href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">FullO3CPU::cpi</a></div><div class="ttdeci">Stats::Formula cpi</div><div class="ttdoc">Stat for the CPI per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00763">cpu.hh:763</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5e909eae8ed2bf9d0d1186c60b820945"><div class="ttname"><a href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">FullO3CPU::checker</a></div><div class="ttdeci">Checker&lt; Impl &gt; * checker</div><div class="ttdoc">Pointer to the checker, which can dynamically verify instruction results at run time. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00690">cpu.hh:690</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html"><div class="ttname"><a href="classUnifiedFreeList.html">UnifiedFreeList</a></div><div class="ttdoc">FreeList class that simply holds the list of free integer and floating point registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00117">free_list.hh:117</a></div></div>
<div class="ttc" id="classPhysRegId_html"><div class="ttname"><a href="classPhysRegId.html">PhysRegId</a></div><div class="ttdoc">Physical register ID. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00229">reg_class.hh:229</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccf"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccf">FullO3CPU&lt; O3CPUImpl &gt;::StageIdx</a></div><div class="ttdeci">StageIdx</div><div class="ttdoc">Enum to give each stage a specific index, so when calling activateStage() or deactivateStage(), they can specify which stage is being activated/deactivated. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00612">cpu.hh:612</a></div></div>
<div class="ttc" id="classEventManager_html_a766c5f955dfa1609696955f075492687"><div class="ttname"><a href="classEventManager.html#a766c5f955dfa1609696955f075492687">EventManager::reschedule</a></div><div class="ttdeci">void reschedule(Event &amp;event, Tick when, bool always=false)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00756">eventq.hh:756</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a0f809bf2eedcefbecebbf9ff509c4793"><div class="ttname"><a href="classO3ThreadContext.html#a0f809bf2eedcefbecebbf9ff509c4793">O3ThreadContext::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(const RegId &amp;reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00365">thread_context.hh:365</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a256a9c16b2779aa5aad90b155fe607d6"><div class="ttname"><a href="classO3ThreadContext.html#a256a9c16b2779aa5aad90b155fe607d6">O3ThreadContext::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdoc">Executes a syscall in SE mode. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00451">thread_context.hh:451</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classBaseCPU_html_a07eaa3b6dbe0c21b9c5780dff534f173"><div class="ttname"><a href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">BaseCPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00354">base.cc:354</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a01b8b594f65b6927e52cc698982c6f49"><div class="ttname"><a href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">FullO3CPU::tcBase</a></div><div class="ttdeci">ThreadContext * tcBase(ThreadID tid)</div><div class="ttdoc">Returns a pointer to a thread context. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00678">cpu.hh:678</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a10047a1d5956417dd951ce54f94cfb71"><div class="ttname"><a href="namespacePseudoInst.html#a10047a1d5956417dd951ce54f94cfb71">PseudoInst::wakeCPU</a></div><div class="ttdeci">void wakeCPU(ThreadContext *tc, uint64_t cpuid)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00286">pseudo_inst.cc:286</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a9829f21400941521ac9659b6bde53768"><div class="ttname"><a href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">FullO3CPU::iewQueue</a></div><div class="ttdeci">TimeBuffer&lt; IEWStruct &gt; iewQueue</div><div class="ttdoc">The IEW stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00646">cpu.hh:646</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a20830e0e01ff14995d229c9a0086fdee"><div class="ttname"><a href="classO3ThreadContext.html#a20830e0e01ff14995d229c9a0086fdee">O3ThreadContext::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(const RegId &amp;id) override</div><div class="ttdoc">Read vector register operand for modification, hierarchical indexing. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00247">thread_context.hh:247</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a45d401cf6ad25bc96c5d0a0bf27d25b0"><div class="ttname"><a href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">FullO3CPU::Thread</a></div><div class="ttdeci">O3ThreadState&lt; Impl &gt; Thread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00112">cpu.hh:112</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_aaa1a1a9639697fa452e491a57ced71ba"><div class="ttname"><a href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a></div><div class="ttdeci">uint16_t ElemIndex</div><div class="ttdoc">Logical vector register elem index type. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00045">types.hh:45</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfae6220304b50de83d6a5ceab94d792b7d"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae6220304b50de83d6a5ceab94d792b7d">FullO3CPU::RenameIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00615">cpu.hh:615</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a5f9c47fba1729b0da4df2ad0494e5115"><div class="ttname"><a href="classO3ThreadContext.html#a5f9c47fba1729b0da4df2ad0494e5115">O3ThreadContext::setVecReg</a></div><div class="ttdeci">void setVecReg(const RegId &amp;reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00353">thread_context.hh:353</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a275f1861fd3cfcb9bbca349047d34449"><div class="ttname"><a href="classFullO3CPU.html#a275f1861fd3cfcb9bbca349047d34449">FullO3CPU::getAndIncrementInstSeq</a></div><div class="ttdeci">InstSeqNum getAndIncrementInstSeq()</div><div class="ttdoc">Get the current instruction sequence number, and increment it. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00314">cpu.hh:314</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a55f5ebb19c85f88f293e6938cd51c9e1"><div class="ttname"><a href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">FullO3CPU::regFile</a></div><div class="ttdeci">PhysRegFile regFile</div><div class="ttdoc">The register file. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00578">cpu.hh:578</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aac5e33d403e152b3b7c22d359c8d3bf4"><div class="ttname"><a href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">ArmISA::readVecElem</a></div><div class="ttdeci">XReg readVecElem(VReg src, int index, int eSize)</div><div class="ttdoc">Read a single NEON vector element. </div><div class="ttdef"><b>Definition:</b> <a href="neon64__mem_8hh_source.html#l00094">neon64_mem.hh:94</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac47dadf50410a77335a5ed9a2a720b31"><div class="ttname"><a href="classFullO3CPU.html#ac47dadf50410a77335a5ed9a2a720b31">FullO3CPU::vecRenameMode</a></div><div class="ttdeci">void vecRenameMode(Enums::VecRegRenameMode vec_mode)</div><div class="ttdoc">Sets the current vector renaming mode. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00370">cpu.hh:370</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aff35d813ef6b7d0891f5303dd30f71fb"><div class="ttname"><a href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">FullO3CPU::activityRec</a></div><div class="ttdeci">ActivityRecorder activityRec</div><div class="ttdoc">The activity recorder; used to tell if the CPU has any activity remaining or if it can go to idle and...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00653">cpu.hh:653</a></div></div>
<div class="ttc" id="classDrainable_html_a0068fbb207004376833aa889266a4aea"><div class="ttname"><a href="classDrainable.html#a0068fbb207004376833aa889266a4aea">Drainable::drainResume</a></div><div class="ttdeci">virtual void drainResume()</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00257">drain.hh:257</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a794c7c2bce215756d0cc11f20d86c06f"><div class="ttname"><a href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">FullO3CPU::vecPredRegfileReads</a></div><div class="ttdeci">Stats::Scalar vecPredRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00781">cpu.hh:781</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a048ad7a9769733fd6182f3f65f8a09db"><div class="ttname"><a href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">FullO3CPU::idleCycles</a></div><div class="ttdeci">Stats::Scalar idleCycles</div><div class="ttdoc">Stat for total number of cycles the CPU spends descheduled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00754">cpu.hh:754</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classBaseCPU_html_a2f23fd3267b49197b46ba0aceb1e0cb8"><div class="ttname"><a href="classBaseCPU.html#a2f23fd3267b49197b46ba0aceb1e0cb8">BaseCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00281">base.cc:281</a></div></div>
<div class="ttc" id="classSimObject_html_a20c3cbb9c77e2cc11b98bd6c24521116"><div class="ttname"><a href="classSimObject.html#a20c3cbb9c77e2cc11b98bd6c24521116">SimObject::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Provide a default implementation of the drain interface for objects that don&amp;#39;t need draining...</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00189">sim_object.hh:189</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a98f9d3c93f4b13a785ab7fa521caad01"><div class="ttname"><a href="classFullO3CPU.html#a98f9d3c93f4b13a785ab7fa521caad01">FullO3CPU::pushRequest</a></div><div class="ttdeci">Fault pushRequest(const DynInstPtr &amp;inst, bool isLoad, uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, AtomicOpFunctorPtr amo_op=nullptr, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">CPU pushRequest function, forwards request to LSQ. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00714">cpu.hh:714</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acd2425a8a098602af055382dc299d73f"><div class="ttname"><a href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">FullO3CPU::ccRegfileReads</a></div><div class="ttdeci">Stats::Scalar ccRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00784">cpu.hh:784</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a221dd1332d5a3c726842a1a2552bda03"><div class="ttname"><a href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">FullO3CPU::O3CPU</a></div><div class="ttdeci">Impl::O3CPU O3CPU</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00104">cpu.hh:104</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a75ab35fb784ac710573e41f53bc5a9cc"><div class="ttname"><a href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">FullO3CPU::globalSeqNum</a></div><div class="ttdeci">InstSeqNum globalSeqNum</div><div class="ttdoc">The global sequence number counter. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00684">cpu.hh:684</a></div></div>
<div class="ttc" id="classBaseTLB_html_af294952092df10be816a14152cfaa95e"><div class="ttname"><a href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div></div>
<div class="ttc" id="classFullO3CPU_html_a8b39c3889d140e26b492dd449997f24b"><div class="ttname"><a href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">FullO3CPU::renameQueue</a></div><div class="ttdeci">TimeBuffer&lt; RenameStruct &gt; renameQueue</div><div class="ttdoc">The rename stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00643">cpu.hh:643</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a44dc008581e720add4efb162db694f31"><div class="ttname"><a href="classFullO3CPU.html#a44dc008581e720add4efb162db694f31">FullO3CPU::IEWStruct</a></div><div class="ttdeci">CPUPolicy::IEWStruct IEWStruct</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00631">cpu.hh:631</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a254337d51cbd32d7766948da13f30701"><div class="ttname"><a href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">FullO3CPU::scoreboard</a></div><div class="ttdeci">Scoreboard scoreboard</div><div class="ttdoc">Integer Register Scoreboard. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00603">cpu.hh:603</a></div></div>
<div class="ttc" id="classO3ThreadContext_html"><div class="ttname"><a href="classO3ThreadContext.html">O3ThreadContext</a></div><div class="ttdoc">Derived ThreadContext class for use with the O3CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00076">cpu.hh:76</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classLSQ_1_1LSQRequest_html"><div class="ttname"><a href="classLSQ_1_1LSQRequest.html">LSQ::LSQRequest</a></div><div class="ttdoc">Memory operation metadata. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2lsq_8hh_source.html#l00232">lsq.hh:232</a></div></div>
<div class="ttc" id="classBaseCPU_html_a33ac87b27fddd4a022d6be91b2e14576"><div class="ttname"><a href="classBaseCPU.html#a33ac87b27fddd4a022d6be91b2e14576">BaseCPU::haltContext</a></div><div class="ttdeci">virtual void haltContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now halted. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00531">base.cc:531</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa06829f19f2a8ab7b370e66337cb1c29"><div class="ttname"><a href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">FullO3CPU::iew</a></div><div class="ttdeci">CPUPolicy::IEW iew</div><div class="ttdoc">The issue/execute/writeback stages. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00569">cpu.hh:569</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a42acaf232a29bc704dedb49c3a278924"><div class="ttname"><a href="classFullO3CPU.html#a42acaf232a29bc704dedb49c3a278924">FullO3CPU::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00200">cpu.hh:200</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1179a5f842020b1d5418e86fe82eeea4"><div class="ttname"><a href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">FullO3CPU::ListIt</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt;::iterator ListIt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00114">cpu.hh:114</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad4d649ac9a6739b62311e7050c025473"><div class="ttname"><a href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">FullO3CPU::isa</a></div><div class="ttdeci">std::vector&lt; TheISA::ISA * &gt; isa</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00605">cpu.hh:605</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a58656f4c3813c15a81d344c9167f0cb5"><div class="ttname"><a href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">FullO3CPU::instList</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt; instList</div><div class="ttdoc">List of all the instructions in flight. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00539">cpu.hh:539</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfa33fce6554ddadf3c1a5e1a7f4925d2f1"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfa33fce6554ddadf3c1a5e1a7f4925d2f1">FullO3CPU::IEWIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00616">cpu.hh:616</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a58aa47b3f13f627abca70f4c000edad0"><div class="ttname"><a href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">FullO3CPU::DynInstPtr</a></div><div class="ttdeci">Impl::DynInstPtr DynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00103">cpu.hh:103</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">FullO3CPU::Idle</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00121">cpu.hh:121</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af59c179c7f37f64441c97af68073e079"><div class="ttname"><a href="classFullO3CPU.html#af59c179c7f37f64441c97af68073e079">FullO3CPU::ImplState</a></div><div class="ttdeci">O3ThreadState&lt; Impl &gt; ImplState</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00111">cpu.hh:111</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a8f5d7ccf4ec481f252177e05e16d8a3d"><div class="ttname"><a href="classO3ThreadContext.html#a8f5d7ccf4ec481f252177e05e16d8a3d">O3ThreadContext::thread</a></div><div class="ttdeci">O3ThreadState&lt; Impl &gt; * thread</div><div class="ttdoc">Pointer to the thread state that this TC corrseponds to. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a305406fa793d4ba634131b2d53e8ce17"><div class="ttname"><a href="classFullO3CPU.html#a305406fa793d4ba634131b2d53e8ce17">FullO3CPU::readVecLane</a></div><div class="ttdeci">VecLaneT&lt; VecElem, true &gt; readVecLane(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Read physical vector register lane. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00378">cpu.hh:378</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac762924a07274da2ebb97ba12d7de539"><div class="ttname"><a href="classFullO3CPU.html#ac762924a07274da2ebb97ba12d7de539">FullO3CPU::cpuWaitList</a></div><div class="ttdeci">std::list&lt; int &gt; cpuWaitList</div><div class="ttdoc">Threads Scheduled to Enter CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00699">cpu.hh:699</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_ac7c71fcdeca89149b3b88ccda3a65553"><div class="ttname"><a href="classO3ThreadContext.html#ac7c71fcdeca89149b3b88ccda3a65553">O3ThreadContext::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr() const override</div><div class="ttdoc">Reads this thread&amp;#39;s next PC. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00398">thread_context.hh:398</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a7087d77b92208f42e7f2faa9c4449be5"><div class="ttname"><a href="classO3ThreadContext.html#a7087d77b92208f42e7f2faa9c4449be5">O3ThreadContext::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00224">thread_context.hh:224</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a12dc66e3e2b2b080557ed32c4ce3a665"><div class="ttname"><a href="classFullO3CPU.html#a12dc66e3e2b2b080557ed32c4ce3a665">FullO3CPU::readArchVecLane</a></div><div class="ttdeci">VecLaneT&lt; VecElem, true &gt; readArchVecLane(int reg_idx, int lId, ThreadID tid) const</div><div class="ttdoc">Read architectural vector register lane. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00435">cpu.hh:435</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a172545b26bfd1684e1103ba4b08f5e33"><div class="ttname"><a href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">FullO3CPU::totalIpc</a></div><div class="ttdeci">Stats::Formula totalIpc</div><div class="ttdoc">Stat for the total IPC. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00769">cpu.hh:769</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5407f6d284b53cff5db4732141c1a98a"><div class="ttname"><a href="classFullO3CPU.html#a5407f6d284b53cff5db4732141c1a98a">FullO3CPU::deactivateStage</a></div><div class="ttdeci">void deactivateStage(const StageIdx idx)</div><div class="ttdoc">Changes a stage&amp;#39;s status to inactive within the activity recorder. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00664">cpu.hh:664</a></div></div>
<div class="ttc" id="classBaseCPU_html_a04fa733164b90e6aa56cb5b639a4f97d"><div class="ttname"><a href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">BaseCPU::suspendContext</a></div><div class="ttdeci">virtual void suspendContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00505">base.cc:505</a></div></div>
<div class="ttc" id="classFullO3CPU_html"><div class="ttname"><a href="classFullO3CPU.html">FullO3CPU</a></div><div class="ttdoc">FullO3CPU class, has each of the stages (fetch through commit) within it, as well as all of the time ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00098">cpu.hh:98</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af5ad9833e2ca918e51c819231ef2ab60"><div class="ttname"><a href="classFullO3CPU.html#af5ad9833e2ca918e51c819231ef2ab60">FullO3CPU::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00128">cpu.hh:128</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab81bce53f0d2f51986b7012418552218"><div class="ttname"><a href="classFullO3CPU.html#ab81bce53f0d2f51986b7012418552218">FullO3CPU::activityThisCycle</a></div><div class="ttdeci">void activityThisCycle()</div><div class="ttdoc">Records that there was time buffer activity this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00657">cpu.hh:657</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a05e4b26096aff26b1857e9b030c66877"><div class="ttname"><a href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">FullO3CPU::ccRegfileWrites</a></div><div class="ttdeci">Stats::Scalar ccRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00785">cpu.hh:785</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7bde463e7d3d0bdece444f23aa465748"><div class="ttname"><a href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">FullO3CPU::rename</a></div><div class="ttdeci">CPUPolicy::Rename rename</div><div class="ttdoc">The dispatch stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00566">cpu.hh:566</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_ac794b9d7a0bc9094b56b2035f9af5dd3"><div class="ttname"><a href="classO3ThreadContext.html#ac794b9d7a0bc9094b56b2035f9af5dd3">O3ThreadContext::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(const RegId &amp;id) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00326">thread_context.hh:326</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
