Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 01 23:51:30 2017
| Host         : DESKTOP-A18H75F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file myDAC_TOP_timing_summary_routed.rpt -rpx myDAC_TOP_timing_summary_routed.rpx
| Design       : myDAC_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 140 register/latch pins with no clock driven by root clock pin: DD/f1/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DD/f2/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DL/f1/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DL/f2/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DR/f1/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DR/f2/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DU/f1/Q_reg/C (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: DU/f2/Q_reg/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: FREQ_B_reg/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: FREQ_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: f1/Cout_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f3/Cout_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: u1/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.535        0.000                      0                  168        0.223        0.000                      0                  168        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.535        0.000                      0                  168        0.223        0.000                      0                  168        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.659ns (46.084%)  route 3.111ns (53.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.262    10.851    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[24]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[24]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.659ns (46.084%)  route 3.111ns (53.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.262    10.851    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[25]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[25]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.659ns (46.084%)  route 3.111ns (53.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.262    10.851    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[26]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[26]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.659ns (46.084%)  route 3.111ns (53.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.262    10.851    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  COUNT_B_reg[27]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[27]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.659ns (47.216%)  route 2.973ns (52.784%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.123    10.712    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[20]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y55         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[20]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.659ns (47.216%)  route 2.973ns (52.784%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.123    10.712    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[21]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y55         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[21]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.659ns (47.216%)  route 2.973ns (52.784%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.123    10.712    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[22]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y55         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[22]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.659ns (47.216%)  route 2.973ns (52.784%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          1.123    10.712    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  COUNT_B_reg[23]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y55         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[23]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.659ns (48.493%)  route 2.824ns (51.507%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          0.975    10.564    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y54         FDRE                                         r  COUNT_B_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  COUNT_B_reg[16]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y54         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[16]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 COUNT_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_B_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.659ns (48.493%)  route 2.824ns (51.507%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  COUNT_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  COUNT_B_reg[1]/Q
                         net (fo=2, routed)           0.754     6.291    COUNT_B_reg[1]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.928 r  COUNT_B_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.928    COUNT_B_reg[0]_i_32_n_1
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  COUNT_B_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    COUNT_B_reg[0]_i_31_n_1
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  COUNT_B_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.162    COUNT_B_reg[0]_i_23_n_1
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  COUNT_B_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.001     7.279    COUNT_B_reg[0]_i_22_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  COUNT_B_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.396    COUNT_B_reg[0]_i_21_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 f  COUNT_B_reg[0]_i_16/O[2]
                         net (fo=1, routed)           1.094     8.730    COUNT_B0[23]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.301     9.031 r  COUNT_B[0]_i_11/O
                         net (fo=1, routed)           0.000     9.031    COUNT_B[0]_i_11_n_1
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.432 r  COUNT_B_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.432    COUNT_B_reg[0]_i_3_n_1
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  COUNT_B_reg[0]_i_1/CO[1]
                         net (fo=29, routed)          0.975    10.564    COUNT_B_reg[0]_i_1_n_3
    SLICE_X57Y54         FDRE                                         r  COUNT_B_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  COUNT_B_reg[17]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y54         FDRE (Setup_fdre_C_R)       -0.634    14.386    COUNT_B_reg[17]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  3.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 f2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.829%)  route 0.135ns (39.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  f2/COUNT_reg[1]/Q
                         net (fo=5, routed)           0.135     1.775    f2/COUNT_reg__0[1]
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  f2/Cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    f2/Cout_i_1__0_n_1
    SLICE_X64Y11         FDRE                                         r  f2/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     1.991    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/Cout_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.121     1.597    f2/Cout_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 f1/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    f1/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  f1/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  f1/COUNT_reg/Q
                         net (fo=2, routed)           0.156     1.743    f1/COUNT
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.785 r  f1/Cout_i_1__1/O
                         net (fo=1, routed)           0.000     1.785    f1/Cout_i_1__1_n_1
    SLICE_X33Y46         FDRE                                         r  f1/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    f1/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  f1/Cout_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    f1/Cout_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 f1/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/COUNT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    f1/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  f1/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  f1/COUNT_reg/Q
                         net (fo=2, routed)           0.156     1.743    f1/COUNT
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.788 r  f1/COUNT_i_1/O
                         net (fo=1, routed)           0.000     1.788    f1/COUNT_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  f1/COUNT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    f1/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  f1/COUNT_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    f1/COUNT_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 data_b/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.466    data_b/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  data_b/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  data_b/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    data_b/count_reg_n_1_[10]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  data_b/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    data_b/count_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  data_b/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    data_b/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  data_b/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    data_b/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 data_b/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    data_b/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  data_b/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  data_b/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    data_b/count_reg_n_1_[14]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  data_b/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    data_b/count_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  data_b/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    data_b/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  data_b/count_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    data_b/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 data_b/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    data_b/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  data_b/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  data_b/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    data_b/count_reg_n_1_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  data_b/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    data_b/count_reg[0]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  data_b/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     1.977    data_b/CLK_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  data_b/count_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    data_b/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 data_b/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    data_b/CLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  data_b/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  data_b/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.744    data_b/count_reg_n_1_[6]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  data_b/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    data_b/count_reg[4]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  data_b/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.850     1.977    data_b/CLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  data_b/count_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    data_b/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 f2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  f2/COUNT_reg[1]/Q
                         net (fo=5, routed)           0.185     1.825    f2/COUNT_reg__0[1]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.043     1.868 r  f2/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    f2/p_0_in[2]
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     1.991    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.131     1.607    f2/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 f2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  f2/COUNT_reg[1]/Q
                         net (fo=5, routed)           0.185     1.825    f2/COUNT_reg__0[1]
    SLICE_X64Y11         LUT5 (Prop_lut5_I1_O)        0.043     1.868 r  f2/COUNT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    f2/p_0_in[4]
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     1.991    f2/CLK_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  f2/COUNT_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.131     1.607    f2/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    COUNT_reg[11]
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    COUNT_reg[8]_i_1__0_n_5
    SLICE_X41Y62         FDRE                                         r  COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  COUNT_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y45   TRACK_B_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   COUNT_B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   COUNT_B_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   COUNT_B_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   COUNT_B_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   COUNT_B_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   COUNT_B_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   COUNT_B_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y54   COUNT_B_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   f1/COUNT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   f1/Cout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   COUNT_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   COUNT_B_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   COUNT_B_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   COUNT_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   COUNT_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y50   COUNT_B_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   COUNT_B_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   COUNT_B_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   DISP_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   DISP_reg[10]/C



