verilog work "fulladder.v"
verilog work "fulladder5.v"
verilog work "div3equal.v"
verilog work "div11equal.v"
verilog work "div3.v"
verilog work "div11.v"
verilog work "div.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
