Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Base Pointer Type=%struct.__AgentTreeNode addrspace(1)*
isBasePointerToOpaqueStruct=false
Compiler Warning: Limiting maximum work-group size to 512 in function computeNewVelocity(...) to support private memory.
========================================================================================================================
|                                           *** Optimization Report ***                                                |
| Warning: Compile with "-g" to get line number and variable name information                                          |
Kernel throughput analysis for              : computeNewVelocity
 .. simd work items                         : 1
 .. compute units                           : 1
 .. throughput due to control flow analysis : 1.39 K work items/second
 .. kernel global memory bandwidth analysis : 5565.79 MB/second
 .. kernel number of local memory banks     : 4  
 .. # of RAMs (local mem) / compute unit    : 128 
 .. kernel number of local memory masters   : 14 
 .. kernel local avg port fanin             : 3.5 
 .... reducing fmax because of connectivity : 176.8 MHz
 .... local stalls derate throughput by     : 1.00 for [ computeNewVelocity.wii_blk ]
 .... local stalls derate throughput by     : 1.00 for [ entry ]
 .... local stalls derate throughput by     : 1.00 for [ entry.computeAgentNeighbors.exit_crit_edge.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i.outer ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i.outer156 ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ LeafBlock ]
 .... local stalls derate throughput by     : 1.00 for [ for.body.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ while.cond.i.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ sw.bb101.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ sw.bb116.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ if.then118.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ for.body ]
 .... local stalls derate throughput by     : 1.00 for [ for.end.loopexit.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i82 ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i108 ]
 .... local stalls derate throughput by     : 1.00 for [ if.else114.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ for.body.i ]
 .... local stalls derate throughput by     : 1.00 for [ for.body16.i ]
 .... local stalls derate throughput by     : 1.00 for [ for.end93.i.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i15 ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ if.end58.i.i.i ]
 .... local stalls derate throughput by     : 1.00 for [ if.end123.loopexit.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ while.cond.i.i.i.UnifiedLatchBlock.switch.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i.outer156.UnifiedLatchBlock.switch ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i.outer156.UnifiedLatchBlock.switch478.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i.i15.UnifiedLatchBlock.switch.loopexit ]
 .... local stalls derate throughput by     : 1.00 for [ for.cond.i82.UnifiedLatchBlock.switch ]
 ........ because of local stalls throughput: 1.02 K work items/second
Kernel throughput analysis for              : update
 .. simd work items                         : 1
 .. compute units                           : 1
 .. throughput due to control flow analysis : 240.00 M work items/second
 .. kernel global memory bandwidth analysis : 8827.59 MB/second
 .. kernel number of local memory banks     : none 

+--------------------------------------------------------------------+
; Estimated Resource Usage Summary                                   ;
+----------------------------------------+---------------------------+
; Resource                               + Usage                     ;
+----------------------------------------+---------------------------+
; Logic utilization                      ;  132%                     ;
; Dedicated logic registers              ;   67%                     ;
; Memory blocks                          ;  305%                     ;
; DSP blocks                             ;   13%                     ;
+----------------------------------------+---------------------------;
System name: CrowdSim_release

2017.04.18.08:52:50 Info: Doing: <b>qsys-script --script=kernel_system.tcl --Xmx512M --XX:+UseSerialGC</b>
2017.04.18.08:53:06 Info: set_validation_property AUTOMATIC_VALIDATION false
2017.04.18.08:53:06 Info: add_instance clk_1x altera_clock_bridge 
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_1x EXPLICIT_CLOCK_RATE 0
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_1x NUM_CLOCK_OUTPUTS 1
2017.04.18.08:53:07 Info: add_interface clock_reset clock sink
2017.04.18.08:53:07 Info: set_interface_property clock_reset EXPORT_OF clk_1x.in_clk
2017.04.18.08:53:07 Info: add_instance clk_2x altera_clock_bridge 
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_2x EXPLICIT_CLOCK_RATE 0
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_2x NUM_CLOCK_OUTPUTS 1
2017.04.18.08:53:07 Info: add_interface clock_reset2x clock sink
2017.04.18.08:53:07 Info: set_interface_property clock_reset2x EXPORT_OF clk_2x.in_clk
2017.04.18.08:53:07 Info: add_instance clk_snoop altera_clock_bridge 
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_snoop EXPLICIT_CLOCK_RATE 0
2017.04.18.08:53:07 Info: set_instance_parameter_value clk_snoop NUM_CLOCK_OUTPUTS 1
2017.04.18.08:53:07 Info: add_interface cc_snoop_clk clock sink
2017.04.18.08:53:07 Info: set_interface_property cc_snoop_clk EXPORT_OF clk_snoop.in_clk
2017.04.18.08:53:07 Info: add_instance reset altera_reset_bridge 
2017.04.18.08:53:07 Info: set_instance_parameter_value reset ACTIVE_LOW_RESET 1
2017.04.18.08:53:07 Info: set_instance_parameter_value reset SYNCHRONOUS_EDGES deassert
2017.04.18.08:53:07 Info: set_instance_parameter_value reset NUM_RESET_OUTPUTS 1
2017.04.18.08:53:07 Info: add_interface clock_reset_reset reset sink
2017.04.18.08:53:07 Info: set_interface_property clock_reset_reset EXPORT_OF reset.in_reset
2017.04.18.08:53:07 Info: add_connection clk_1x.out_clk reset.clk
2017.04.18.08:53:07 Info: add_instance CrowdSim_release_system CrowdSim_release_system 
2017.04.18.08:53:08 Info: add_connection clk_1x.out_clk CrowdSim_release_system.clock_reset
2017.04.18.08:53:08 Info: add_connection clk_2x.out_clk CrowdSim_release_system.clock_reset2x
2017.04.18.08:53:08 Info: add_connection reset.out_reset CrowdSim_release_system.clock_reset_reset
2017.04.18.08:53:08 Info: add_interface kernel_mem0 avalon slave
2017.04.18.08:53:08 Info: set_interface_property kernel_mem0 EXPORT_OF CrowdSim_release_system.avm_memgmem0_port_0_0_rw
2017.04.18.08:53:08 Info: add_interface kernel_mem1 avalon slave
2017.04.18.08:53:08 Info: set_interface_property kernel_mem1 EXPORT_OF CrowdSim_release_system.avm_memgmem0_port_1_0_rw
2017.04.18.08:53:08 Info: add_instance kernel_irq altera_irq_bridge 
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_irq IRQ_WIDTH 1
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_irq IRQ_N 0
2017.04.18.08:53:08 Info: add_interface kernel_irq irq sender
2017.04.18.08:53:08 Info: set_interface_property kernel_irq EXPORT_OF kernel_irq.sender0_irq
2017.04.18.08:53:08 Info: add_connection clk_1x.out_clk kernel_irq.clk
2017.04.18.08:53:08 Info: add_connection reset.out_reset kernel_irq.clk_reset
2017.04.18.08:53:08 Info: add_connection kernel_irq.receiver_irq CrowdSim_release_system.kernel_irq
2017.04.18.08:53:08 Info: add_instance kernel_cra altera_avalon_mm_bridge 
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra DATA_WIDTH 64
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra SYMBOL_WIDTH 8
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra ADDRESS_WIDTH 30
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra USE_AUTO_ADDRESS_WIDTH 0
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra ADDRESS_UNITS SYMBOLS
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra MAX_BURST_SIZE 1
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra MAX_PENDING_RESPONSES 1
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra LINEWRAPBURSTS 0
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra PIPELINE_COMMAND 0
2017.04.18.08:53:08 Info: set_instance_parameter_value kernel_cra PIPELINE_RESPONSE 0
2017.04.18.08:53:08 Info: add_connection clk_1x.out_clk kernel_cra.clk
2017.04.18.08:53:08 Info: add_connection reset.out_reset kernel_cra.reset
2017.04.18.08:53:08 Info: add_interface avs_kernel_cra avalon slave
2017.04.18.08:53:08 Info: set_interface_property kernel_cra EXPORT_OF kernel_cra.s0
2017.04.18.08:53:08 Info: add_instance cra_root cra_ring_root 
2017.04.18.08:53:09 Info: set_instance_parameter_value cra_root DATA_W 64
2017.04.18.08:53:09 Info: set_instance_parameter_value cra_root ADDR_W 5
2017.04.18.08:53:09 Info: set_instance_parameter_value cra_root ID_W 1
2017.04.18.08:53:09 Info: add_connection clk_1x.out_clk cra_root.clock
2017.04.18.08:53:09 Info: add_connection reset.out_reset cra_root.reset
2017.04.18.08:53:09 Info: add_connection kernel_cra.m0 cra_root.cra_slave
2017.04.18.08:53:09 Info: set_connection_parameter_value kernel_cra.m0/cra_root.cra_slave baseAddress 0x0
2017.04.18.08:53:09 Info: add_instance avs_computeNewVelocity_cra_cra_ring cra_ring_node 
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_computeNewVelocity_cra_cra_ring DATA_W 64
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_computeNewVelocity_cra_cra_ring RING_ADDR_W 5
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_computeNewVelocity_cra_cra_ring CRA_ADDR_W 5
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_computeNewVelocity_cra_cra_ring ID_W 1
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_computeNewVelocity_cra_cra_ring ID 0
2017.04.18.08:53:09 Info: add_connection clk_1x.out_clk avs_computeNewVelocity_cra_cra_ring.clock
2017.04.18.08:53:09 Info: add_connection reset.out_reset avs_computeNewVelocity_cra_cra_ring.reset
2017.04.18.08:53:09 Info: add_connection cra_root.ring_out avs_computeNewVelocity_cra_cra_ring.ring_in
2017.04.18.08:53:09 Info: add_connection avs_computeNewVelocity_cra_cra_ring.cra_master CrowdSim_release_system.avs_computeNewVelocity_cra
2017.04.18.08:53:09 Info: set_connection_parameter_value avs_computeNewVelocity_cra_cra_ring.cra_master/CrowdSim_release_system.avs_computeNewVelocity_cra baseAddress 0x0
2017.04.18.08:53:09 Info: add_instance avs_update_cra_cra_ring cra_ring_node 
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_update_cra_cra_ring DATA_W 64
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_update_cra_cra_ring RING_ADDR_W 5
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_update_cra_cra_ring CRA_ADDR_W 4
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_update_cra_cra_ring ID_W 1
2017.04.18.08:53:09 Info: set_instance_parameter_value avs_update_cra_cra_ring ID 1
2017.04.18.08:53:09 Info: add_connection clk_1x.out_clk avs_update_cra_cra_ring.clock
2017.04.18.08:53:09 Info: add_connection reset.out_reset avs_update_cra_cra_ring.reset
2017.04.18.08:53:09 Info: add_connection avs_computeNewVelocity_cra_cra_ring.ring_out avs_update_cra_cra_ring.ring_in
2017.04.18.08:53:09 Info: add_connection avs_update_cra_cra_ring.cra_master CrowdSim_release_system.avs_update_cra
2017.04.18.08:53:09 Info: set_connection_parameter_value avs_update_cra_cra_ring.cra_master/CrowdSim_release_system.avs_update_cra baseAddress 0x0
2017.04.18.08:53:09 Info: add_connection avs_update_cra_cra_ring.ring_out cra_root.ring_in
2017.04.18.08:53:09 Info: add_instance acl_internal_snoop altera_avalon_st_adapter 
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inBitsPerSymbol 33
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inUsePackets 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inDataWidth 33
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inMaxChannel 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inChannelWidth 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inErrorWidth 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inErrorDescriptor 
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inUseEmptyPort 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inUseValid 1
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inUseReady 1
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop inReadyLatency 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outDataWidth 33
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outMaxChannel 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outChannelWidth 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outErrorWidth 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outErrorDescriptor 
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outUseEmptyPort 0
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outUseValid 1
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outUseReady 1
2017.04.18.08:53:10 Info: set_instance_parameter_value acl_internal_snoop outReadyLatency 0
2017.04.18.08:53:10 Info: add_connection clk_snoop.out_clk acl_internal_snoop.in_clk_0
2017.04.18.08:53:10 Info: add_connection reset.out_reset acl_internal_snoop.in_rst_0
2017.04.18.08:53:10 Info: add_interface cc_snoop avalon_streaming sink
2017.04.18.08:53:10 Info: set_interface_property cc_snoop EXPORT_OF acl_internal_snoop.in_0
2017.04.18.08:53:10 Info: save_system kernel_system.qsys
2017.04.18.08:53:12 Info: Doing: <b>qsys-script --script=system.tcl --Xmx512M --XX:+UseSerialGC --system-file=system.qsys</b>
2017.04.18.08:54:16 Info: set_validation_property AUTOMATIC_VALIDATION false
2017.04.18.08:54:16 Info: add_instance kernel_system kernel_system 
2017.04.18.08:54:17 Info: add_connection board.kernel_clk kernel_system.clock_reset
2017.04.18.08:54:17 Info: add_connection board.kernel_clk2x kernel_system.clock_reset2x
2017.04.18.08:54:17 Info: add_connection board.kernel_reset kernel_system.clock_reset_reset
2017.04.18.08:54:17 Info: add_connection kernel_system.kernel_mem0 board.kernel_mem0
2017.04.18.08:54:17 Info: add_connection kernel_system.kernel_mem1 board.kernel_mem1
2017.04.18.08:54:17 Info: add_connection board.kernel_irq kernel_system.kernel_irq
2017.04.18.08:54:17 Info: add_connection board.kernel_cra kernel_system.kernel_cra
2017.04.18.08:54:17 Info: add_connection board.acl_internal_snoop kernel_system.cc_snoop
2017.04.18.08:54:17 Info: add_connection board.kernel_clk kernel_system.cc_snoop_clk
2017.04.18.08:54:17 Info: save_system 
2017.04.18.08:54:19 Info: 
********************************************************************************************************************

Use qsys-generate for a simpler command-line interface for generating IP.

Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.

********************************************************************************************************************
2017.04.18.08:54:26 Progress: Loading bin_CrowdSim/system.qsys
2017.04.18.08:54:26 Progress: Reading input file
2017.04.18.08:54:27 Progress: Adding board [board 1.0]
2017.04.18.08:54:27 Progress: Reading input file
2017.04.18.08:54:27 Progress: Adding global_reset_in [altera_reset_bridge 14.0]
2017.04.18.08:54:28 Warning: global_reset_in: Used altera_reset_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:28 Progress: Parameterizing module global_reset_in
2017.04.18.08:54:28 Progress: Adding pipe_stage_ddr3b_dimm [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:29 Warning: pipe_stage_ddr3b_dimm: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:29 Progress: Parameterizing module pipe_stage_ddr3b_dimm
2017.04.18.08:54:29 Progress: Adding pcie [altera_pcie_sv_hip_avmm 14.0]
2017.04.18.08:54:30 Warning: pcie: Used altera_pcie_sv_hip_avmm 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module pcie
2017.04.18.08:54:30 Progress: Adding ddr3a [altera_mem_if_ddr3_emif 14.0]
2017.04.18.08:54:30 Warning: ddr3a: Used altera_mem_if_ddr3_emif 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module ddr3a
2017.04.18.08:54:30 Progress: Adding ddr3b [altera_mem_if_ddr3_emif 14.0]
2017.04.18.08:54:30 Warning: ddr3b: Used altera_mem_if_ddr3_emif 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module ddr3b
2017.04.18.08:54:30 Progress: Adding pipe_stage_ddr3a_dimm [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:30 Warning: pipe_stage_ddr3a_dimm: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module pipe_stage_ddr3a_dimm
2017.04.18.08:54:30 Progress: Adding config_clk [altera_clock_bridge 14.0]
2017.04.18.08:54:30 Warning: config_clk: Used altera_clock_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module config_clk
2017.04.18.08:54:30 Progress: Adding clock_cross_dma_to_pcie [altera_avalon_mm_clock_crossing_bridge 14.0]
2017.04.18.08:54:30 Warning: clock_cross_dma_to_pcie: Used altera_avalon_mm_clock_crossing_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:30 Progress: Parameterizing module clock_cross_dma_to_pcie
2017.04.18.08:54:30 Progress: Adding temperature_pll [altera_pll 14.0]
2017.04.18.08:54:33 Warning: temperature_pll: Used altera_pll 15.0 (instead of 14.0)
2017.04.18.08:54:33 Progress: Parameterizing module temperature_pll
2017.04.18.08:54:33 Progress: Adding temperature_0 [temperature 10.0]
2017.04.18.08:54:33 Progress: Parameterizing module temperature_0
2017.04.18.08:54:33 Progress: Adding acl_kernel_clk [acl_kernel_clk 1.0]
2017.04.18.08:54:38 Progress: Parameterizing module acl_kernel_clk
2017.04.18.08:54:38 Progress: Adding kernel_interface [kernel_interface 1.0]
2017.04.18.08:54:38 Warning: kernel_interface: Catalog mismatch; expected v1.0 but found v15.0
2017.04.18.08:54:38 Warning: kernel_interface: Used kernel_interface 15.0 (instead of 1.0)
2017.04.18.08:54:38 Progress: Parameterizing module kernel_interface
2017.04.18.08:54:38 Progress: Adding dma_0 [acl_dma 1.0]
2017.04.18.08:54:43 Progress: Parameterizing module dma_0
2017.04.18.08:54:43 Progress: Adding pipe_stage_host_ctrl [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:43 Warning: pipe_stage_host_ctrl: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module pipe_stage_host_ctrl
2017.04.18.08:54:43 Progress: Adding clock_cross_kernel_mem_0 [altera_avalon_mm_clock_crossing_bridge 14.0]
2017.04.18.08:54:43 Warning: clock_cross_kernel_mem_0: Used altera_avalon_mm_clock_crossing_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module clock_cross_kernel_mem_0
2017.04.18.08:54:43 Progress: Adding clock_cross_kernel_mem_1 [altera_avalon_mm_clock_crossing_bridge 14.0]
2017.04.18.08:54:43 Warning: clock_cross_kernel_mem_1: Used altera_avalon_mm_clock_crossing_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module clock_cross_kernel_mem_1
2017.04.18.08:54:43 Progress: Adding pipe_stage_ddr3a_iface [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:43 Warning: pipe_stage_ddr3a_iface: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module pipe_stage_ddr3a_iface
2017.04.18.08:54:43 Progress: Adding clock_cross_dma_to_ddr3a [altera_avalon_mm_clock_crossing_bridge 14.0]
2017.04.18.08:54:43 Warning: clock_cross_dma_to_ddr3a: Used altera_avalon_mm_clock_crossing_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module clock_cross_dma_to_ddr3a
2017.04.18.08:54:43 Progress: Adding kernel_clk [clock_source 14.0]
2017.04.18.08:54:43 Warning: kernel_clk: Used clock_source 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module kernel_clk
2017.04.18.08:54:43 Progress: Adding acl_memory_bank_divider_0 [acl_memory_bank_divider 1.0]
2017.04.18.08:54:43 Warning: acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:54:43 Warning: acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:54:43 Progress: Parameterizing module acl_memory_bank_divider_0
2017.04.18.08:54:43 Progress: Adding por_reset_counter [sw_reset 10.0]
2017.04.18.08:54:43 Progress: Parameterizing module por_reset_counter
2017.04.18.08:54:43 Progress: Adding reset_controller_pcie [altera_reset_controller 14.0]
2017.04.18.08:54:43 Warning: reset_controller_pcie: Used altera_reset_controller 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module reset_controller_pcie
2017.04.18.08:54:43 Progress: Adding reset_controller_ddr3b [altera_reset_controller 14.0]
2017.04.18.08:54:43 Warning: reset_controller_ddr3b: Used altera_reset_controller 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module reset_controller_ddr3b
2017.04.18.08:54:43 Progress: Adding reset_controller_ddr3a [altera_reset_controller 14.0]
2017.04.18.08:54:43 Warning: reset_controller_ddr3a: Used altera_reset_controller 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module reset_controller_ddr3a
2017.04.18.08:54:43 Progress: Adding npor_export [altera_reset_bridge 14.0]
2017.04.18.08:54:43 Warning: npor_export: Used altera_reset_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module npor_export
2017.04.18.08:54:43 Progress: Adding reset_controller_global [altera_reset_controller 14.0]
2017.04.18.08:54:43 Warning: reset_controller_global: Used altera_reset_controller 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module reset_controller_global
2017.04.18.08:54:43 Progress: Adding uniphy_status_0 [uniphy_status 10.0]
2017.04.18.08:54:43 Progress: Parameterizing module uniphy_status_0
2017.04.18.08:54:43 Progress: Adding version_id_0 [version_id 10.0]
2017.04.18.08:54:43 Progress: Parameterizing module version_id_0
2017.04.18.08:54:43 Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 14.0]
2017.04.18.08:54:43 Warning: onchip_memory_0: Used altera_avalon_onchip_memory2 15.0 (instead of 14.0)
2017.04.18.08:54:43 Progress: Parameterizing module onchip_memory_0
2017.04.18.08:54:43 Progress: Adding i2c_opencores_ucd [i2c_opencores 12.0]
2017.04.18.08:54:44 Progress: Parameterizing module i2c_opencores_ucd
2017.04.18.08:54:44 Progress: Adding i2c_opencores_ufm [i2c_opencores 12.0]
2017.04.18.08:54:44 Progress: Parameterizing module i2c_opencores_ufm
2017.04.18.08:54:44 Progress: Adding pfl_flash_req [altera_avalon_pio 14.0]
2017.04.18.08:54:44 Warning: pfl_flash_req: Used altera_avalon_pio 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pfl_flash_req
2017.04.18.08:54:44 Progress: Adding pfl_flash_grnt [altera_avalon_pio 14.0]
2017.04.18.08:54:44 Warning: pfl_flash_grnt: Used altera_avalon_pio 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pfl_flash_grnt
2017.04.18.08:54:44 Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 14.0]
2017.04.18.08:54:44 Warning: tristate_conduit_bridge_0: Used altera_tristate_conduit_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module tristate_conduit_bridge_0
2017.04.18.08:54:44 Progress: Adding pipe_stage_host_flash [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:44 Warning: pipe_stage_host_flash: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pipe_stage_host_flash
2017.04.18.08:54:44 Progress: Adding pipe_stage_ufm_path [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:44 Warning: pipe_stage_ufm_path: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pipe_stage_ufm_path
2017.04.18.08:54:44 Progress: Adding i2c_opencores_tmp431c [i2c_opencores 12.0]
2017.04.18.08:54:44 Progress: Parameterizing module i2c_opencores_tmp431c
2017.04.18.08:54:44 Progress: Adding generic_tristate_controller_0 [altera_generic_tristate_controller 14.0]
2017.04.18.08:54:44 Warning: generic_tristate_controller_0: Used altera_generic_tristate_controller 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module generic_tristate_controller_0
2017.04.18.08:54:44 Progress: Adding pipe_stage_flash_path [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:44 Warning: pipe_stage_flash_path: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pipe_stage_flash_path
2017.04.18.08:54:44 Progress: Adding pipe_stage_tmp431c_path [altera_avalon_mm_bridge 14.0]
2017.04.18.08:54:44 Warning: pipe_stage_tmp431c_path: Used altera_avalon_mm_bridge 15.0 (instead of 14.0)
2017.04.18.08:54:44 Progress: Parameterizing module pipe_stage_tmp431c_path
2017.04.18.08:54:44 Progress: Building connections
2017.04.18.08:54:44 Progress: Parameterizing connections
2017.04.18.08:54:44 Progress: Validating
2017.04.18.08:54:56 Progress: Done reading input file
2017.04.18.08:54:59 Progress: Parameterizing module board
2017.04.18.08:54:59 Progress: Adding global_reset [altera_reset_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module global_reset
2017.04.18.08:54:59 Progress: Adding kernel_system [kernel_system 1.0]
2017.04.18.08:54:59 Progress: Reading input file
2017.04.18.08:54:59 Progress: Adding CrowdSim_release_system [CrowdSim_release_system 14.0]
2017.04.18.08:54:59 Progress: Parameterizing module CrowdSim_release_system
2017.04.18.08:54:59 Progress: Adding acl_internal_snoop [altera_avalon_st_adapter 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module acl_internal_snoop
2017.04.18.08:54:59 Progress: Adding avs_computeNewVelocity_cra_cra_ring [cra_ring_node 1.0]
2017.04.18.08:54:59 Progress: Parameterizing module avs_computeNewVelocity_cra_cra_ring
2017.04.18.08:54:59 Progress: Adding avs_update_cra_cra_ring [cra_ring_node 1.0]
2017.04.18.08:54:59 Progress: Parameterizing module avs_update_cra_cra_ring
2017.04.18.08:54:59 Progress: Adding clk_1x [altera_clock_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module clk_1x
2017.04.18.08:54:59 Progress: Adding clk_2x [altera_clock_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module clk_2x
2017.04.18.08:54:59 Progress: Adding clk_snoop [altera_clock_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module clk_snoop
2017.04.18.08:54:59 Progress: Adding cra_root [cra_ring_root 1.0]
2017.04.18.08:54:59 Progress: Parameterizing module cra_root
2017.04.18.08:54:59 Progress: Adding kernel_cra [altera_avalon_mm_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module kernel_cra
2017.04.18.08:54:59 Progress: Adding kernel_irq [altera_irq_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module kernel_irq
2017.04.18.08:54:59 Progress: Adding reset [altera_reset_bridge 15.0]
2017.04.18.08:54:59 Progress: Parameterizing module reset
2017.04.18.08:54:59 Progress: Building connections
2017.04.18.08:54:59 Progress: Parameterizing connections
2017.04.18.08:54:59 Progress: Validating
2017.04.18.08:54:59 Progress: Done reading input file
2017.04.18.08:54:59 Progress: Parameterizing module kernel_system
2017.04.18.08:54:59 Progress: Building connections
2017.04.18.08:54:59 Progress: Parameterizing connections
2017.04.18.08:54:59 Progress: Validating
2017.04.18.08:55:02 Progress: Done reading input file
2017.04.18.08:55:13 Info: system.board.pcie: CVP support for this design is enabled.
2017.04.18.08:55:13 Info: system.board.pcie: The application clock frequency (pld_clk) is 250 Mhz
2017.04.18.08:55:13 Info: system.board.pcie: Family: Stratix V
2017.04.18.08:55:13 Info: system.board.pcie: 10 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
2017.04.18.08:55:13 Info: system.board.pcie: Hard Reset Controller enabled
2017.04.18.08:55:13 Info: system.board.pcie: Credit allocation in the 16 KBytes receive buffer:
2017.04.18.08:55:13 Info: system.board.pcie: Posted    : header=16  data=16
2017.04.18.08:55:13 Info: system.board.pcie: Non posted: header=16  data=0
2017.04.18.08:55:13 Info: system.board.pcie: Completion: header=195 data=781
2017.04.18.08:55:13 Info: system.board.pcie: TXS ADDRESS WIDTH is 32
2017.04.18.08:55:13 Warning: system.board.ddr3a: Timing closure may not be achievable at maximum frequency for 'Command Queue Look-Ahead Depth' value greater than 4.
2017.04.18.08:55:13 Warning: system.board.ddr3a: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
2017.04.18.08:55:13 Warning: system.board.ddr3a.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
2017.04.18.08:55:13 Warning: system.board.ddr3b: Timing closure may not be achievable at maximum frequency for 'Command Queue Look-Ahead Depth' value greater than 4.
2017.04.18.08:55:13 Warning: system.board.ddr3b: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
2017.04.18.08:55:13 Warning: system.board.ddr3b.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
2017.04.18.08:55:13 Info: system.board.temperature_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2017.04.18.08:55:13 Info: system.board.temperature_pll: Able to implement PLL with user settings
2017.04.18.08:55:13 Warning: system.board.acl_kernel_clk.kernel_clk: The input clock frequency must be known or set by the parent if this is a subsystem.
2017.04.18.08:55:13 Info: system.board.acl_kernel_clk.kernel_pll: The legal reference clock frequency is 50.0 MHz..800.0 MHz
2017.04.18.08:55:13 Warning: system.board.acl_kernel_clk.kernel_pll: Able to implement PLL - Actual settings differ from Requested settings
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface: add_instance: Component altera_avalon_onchip_memory2 version 13.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.kernel_interface.mem_org_mode0: mem_org_mode0.mem_organization_kernel must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.dma_0.dma.: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:55:13 Warning: system.board.kernel_clk: The input clock frequency must be known or set by the parent if this is a subsystem.
2017.04.18.08:55:13 Warning: system.board.acl_memory_bank_divider_0: add_instance: Component altera_avalon_mm_bridge version 12.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Warning: system.board.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 15.0 instead.  Please check for parameter mismatches 
2017.04.18.08:55:13 Info: system.board.pfl_flash_grnt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2017.04.18.08:55:13 Warning: system.board.config_clk.out_clk/acl_kernel_clk.clk: acl_kernel_clk.clk requires 50000000Hz, but source has frequency of 0Hz
2017.04.18.08:55:13 Warning: system.board.pcie.coreclkout/kernel_interface.clk: kernel_interface.clk requires 100000000Hz, but source has frequency of 250000000Hz
2017.04.18.08:55:13 Warning: system.board.acl_kernel_clk.kernel_clk/acl_memory_bank_divider_0.kernel_clk: acl_memory_bank_divider_0.kernel_clk requires 100000000Hz, but source has frequency of 0Hz
2017.04.18.08:55:13 Warning: system.board.pcie: pcie.reconfig_clk_locked must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.pcie: pcie.hip_pipe must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.ddr3a: ddr3a.pll_sharing must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.ddr3b: ddr3b.pll_sharing must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.temperature_pll: temperature_pll.locked must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.acl_kernel_clk: acl_kernel_clk.kernel_pll_locked must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.uniphy_status_0: uniphy_status_0.status_export must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Warning: system.board.pcie: Interrupt sender pcie.CraIrq is not connected to an interrupt receiver
2017.04.18.08:55:13 Warning: system.board.i2c_opencores_ucd: Interrupt sender i2c_opencores_ucd.interrupt_sender is not connected to an interrupt receiver
2017.04.18.08:55:13 Warning: system.board.i2c_opencores_ufm: Interrupt sender i2c_opencores_ufm.interrupt_sender is not connected to an interrupt receiver
2017.04.18.08:55:13 Warning: system.board.i2c_opencores_tmp431c: Interrupt sender i2c_opencores_tmp431c.interrupt_sender is not connected to an interrupt receiver
2017.04.18.08:55:13 Warning: system.board.por_reset_counter: por_reset_counter.s must be connected to an Avalon-MM master
2017.04.18.08:55:13 Warning: system.kernel_system.acl_internal_snoop: No adaptation is needed; a pass through bridge is inserted
2017.04.18.08:55:13 Info: system.kernel_system.acl_internal_snoop: Inserting channel_adapter: pass_through_0
2017.04.18.08:55:13 Warning: system.kernel_system.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
2017.04.18.08:55:13 Warning: system.board: board.pcie_hip_ctrl must be exported, or connected to a matching conduit.
2017.04.18.08:55:13 Info: system: Generating system "system" for QUARTUS_SYNTH
2017.04.18.08:55:25 Info: Interconnect is inserted between master pipe_stage_ddr3a_dimm.m0 and slave ddr3a.avl because the master has address signal 32 bit wide, but the slave is 26 bit wide.
2017.04.18.08:55:25 Info: Interconnect is inserted between master pipe_stage_ddr3a_dimm.m0 and slave ddr3a.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:25 Info: Interconnect is inserted between master pipe_stage_ddr3b_dimm.m0 and slave ddr3b.avl because the master has address signal 32 bit wide, but the slave is 26 bit wide.
2017.04.18.08:55:25 Info: Interconnect is inserted between master pipe_stage_ddr3b_dimm.m0 and slave ddr3b.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
2017.04.18.08:55:27 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
2017.04.18.08:55:30 Info: Interconnect is inserted between master clock_cross_dma_to_pcie.m0 and slave pcie.Txs because the master has readdata signal 512 bit wide, but the slave is 128 bit wide.
2017.04.18.08:55:30 Info: Interconnect is inserted between master clock_cross_dma_to_pcie.m0 and slave pcie.Txs because the master has burstcount signal 5 bit wide, but the slave is 6 bit wide.
2017.04.18.08:55:30 Info: Interconnect is inserted between master clock_cross_dma_to_pcie.m0 and slave pcie.Txs because the master has writedata signal 512 bit wide, but the slave is 128 bit wide.
2017.04.18.08:55:30 Info: Interconnect is inserted between master clock_cross_dma_to_pcie.m0 and slave pcie.Txs because the master has byteenable signal 64 bit wide, but the slave is 16 bit wide.
2017.04.18.08:55:30 Info: Interconnect is inserted between master clock_cross_dma_to_pcie.m0 and slave pcie.Txs because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has readdata signal 32 bit wide, but the slave is 8 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has writedata signal 32 bit wide, but the slave is 8 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has address signal 5 bit wide, but the slave is 3 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_ufm_path.m0 and slave i2c_opencores_ufm.avalon_slave_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_flash_path.m0 and slave generic_tristate_controller_0.uas because the master has burstcount signal 1 bit wide, but the slave is 3 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has readdata signal 32 bit wide, but the slave is 8 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has writedata signal 32 bit wide, but the slave is 8 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has address signal 5 bit wide, but the slave is 3 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:31 Info: Interconnect is inserted between master pipe_stage_tmp431c_path.m0 and slave i2c_opencores_tmp431c.avalon_slave_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:37 Info: board: "system" instantiated board "board"
2017.04.18.08:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has address signal 30 bit wide, but the slave is 6 bit wide.
2017.04.18.08:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:55:38 Info: kernel_system: "system" instantiated kernel_system "kernel_system"
2017.04.18.08:55:39 Info: mm_interconnect_1: "system" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:55:39 Info: mm_interconnect_2: "system" instantiated altera_mm_interconnect "mm_interconnect_2"
2017.04.18.08:55:39 Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
2017.04.18.08:55:40 Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
2017.04.18.08:55:40 Info: pipe_stage_ddr3b_dimm: "board" instantiated altera_avalon_mm_bridge "pipe_stage_ddr3b_dimm"
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv
2017.04.18.08:55:41 Info: pcie: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv
2017.04.18.08:55:42 Info: pcie: "board" instantiated altera_pcie_sv_hip_avmm "pcie"
2017.04.18.08:55:53 Info: ddr3a: "board" instantiated altera_mem_if_ddr3_emif "ddr3a"
2017.04.18.08:55:53 Info: clock_cross_dma_to_pcie: "board" instantiated altera_avalon_mm_clock_crossing_bridge "clock_cross_dma_to_pcie"
2017.04.18.08:55:53 Info: temperature_pll: "board" instantiated altera_pll "temperature_pll"
2017.04.18.08:55:54 Info: temperature_0: "board" instantiated temperature "temperature_0"
2017.04.18.08:55:54 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
2017.04.18.08:55:54 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
2017.04.18.08:55:56 Info: acl_kernel_clk: "board" instantiated acl_kernel_clk "acl_kernel_clk"
2017.04.18.08:55:56 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because they have different clock source.
2017.04.18.08:55:56 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2017.04.18.08:55:56 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2017.04.18.08:55:59 Info: kernel_interface: "board" instantiated kernel_interface "kernel_interface"
2017.04.18.08:56:01 Info: dma_0: "board" instantiated acl_dma "dma_0"
2017.04.18.08:56:01 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has address signal 33 bit wide, but the slave is 27 bit wide.
2017.04.18.08:56:01 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2017.04.18.08:56:01 Info: acl_memory_bank_divider_0: "board" instantiated acl_memory_bank_divider "acl_memory_bank_divider_0"
2017.04.18.08:56:02 Info: por_reset_counter: "board" instantiated sw_reset "por_reset_counter"
2017.04.18.08:56:02 Info: uniphy_status_0: "board" instantiated uniphy_status "uniphy_status_0"
2017.04.18.08:56:02 Info: version_id_0: "board" instantiated version_id "version_id_0"
2017.04.18.08:56:02 Info: onchip_memory_0: Starting RTL generation for module 'system_board_onchip_memory_0'
2017.04.18.08:56:02 Info: onchip_memory_0:   Generation command is [exec /mnt/applications/altera/15.0/quartus/linux64/perl/bin/perl -I /mnt/applications/altera/15.0/quartus/linux64/perl/lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/europa -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_board_onchip_memory_0 --dir=/tmp/alt7274_5148658775527170466.dir/0006_onchip_memory_0_gen/ --quartus_dir=/mnt/applications/altera/15.0/quartus --verilog --config=/tmp/alt7274_5148658775527170466.dir/0006_onchip_memory_0_gen//system_board_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
2017.04.18.08:56:03 Info: onchip_memory_0: Done RTL generation for module 'system_board_onchip_memory_0'
2017.04.18.08:56:03 Info: onchip_memory_0: "board" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
2017.04.18.08:56:04 Info: i2c_opencores_ucd: "board" instantiated i2c_opencores "i2c_opencores_ucd"
2017.04.18.08:56:04 Info: pfl_flash_req: Starting RTL generation for module 'system_board_pfl_flash_req'
2017.04.18.08:56:04 Info: pfl_flash_req:   Generation command is [exec /mnt/applications/altera/15.0/quartus/linux64/perl/bin/perl -I /mnt/applications/altera/15.0/quartus/linux64/perl/lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/europa -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_board_pfl_flash_req --dir=/tmp/alt7274_5148658775527170466.dir/0008_pfl_flash_req_gen/ --quartus_dir=/mnt/applications/altera/15.0/quartus --verilog --config=/tmp/alt7274_5148658775527170466.dir/0008_pfl_flash_req_gen//system_board_pfl_flash_req_component_configuration.pl  --do_build_sim=0  ]
2017.04.18.08:56:05 Info: pfl_flash_req: Done RTL generation for module 'system_board_pfl_flash_req'
2017.04.18.08:56:05 Info: pfl_flash_req: "board" instantiated altera_avalon_pio "pfl_flash_req"
2017.04.18.08:56:05 Info: pfl_flash_grnt: Starting RTL generation for module 'system_board_pfl_flash_grnt'
2017.04.18.08:56:05 Info: pfl_flash_grnt:   Generation command is [exec /mnt/applications/altera/15.0/quartus/linux64/perl/bin/perl -I /mnt/applications/altera/15.0/quartus/linux64/perl/lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/europa -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_board_pfl_flash_grnt --dir=/tmp/alt7274_5148658775527170466.dir/0009_pfl_flash_grnt_gen/ --quartus_dir=/mnt/applications/altera/15.0/quartus --verilog --config=/tmp/alt7274_5148658775527170466.dir/0009_pfl_flash_grnt_gen//system_board_pfl_flash_grnt_component_configuration.pl  --do_build_sim=0  ]
2017.04.18.08:56:05 Info: pfl_flash_grnt: Done RTL generation for module 'system_board_pfl_flash_grnt'
2017.04.18.08:56:05 Info: pfl_flash_grnt: "board" instantiated altera_avalon_pio "pfl_flash_grnt"
2017.04.18.08:56:06 Info: tristate_conduit_bridge_0: "board" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
2017.04.18.08:56:06 Info: generic_tristate_controller_0: "board" instantiated altera_generic_tristate_controller "generic_tristate_controller_0"
2017.04.18.08:56:06 Info: mm_interconnect_0: "board" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:56:06 Info: mm_interconnect_1: "board" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:56:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:08 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:10 Info: mm_interconnect_2: "board" instantiated altera_mm_interconnect "mm_interconnect_2"
2017.04.18.08:56:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:11 Info: mm_interconnect_3: "board" instantiated altera_mm_interconnect "mm_interconnect_3"
2017.04.18.08:56:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:11 Info: mm_interconnect_4: "board" instantiated altera_mm_interconnect "mm_interconnect_4"
2017.04.18.08:56:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:12 Info: mm_interconnect_5: "board" instantiated altera_mm_interconnect "mm_interconnect_5"
2017.04.18.08:56:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:13 Info: mm_interconnect_6: "board" instantiated altera_mm_interconnect "mm_interconnect_6"
2017.04.18.08:56:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:56:13 Info: mm_interconnect_9: "board" instantiated altera_mm_interconnect "mm_interconnect_9"
2017.04.18.08:56:14 Info: mm_interconnect_10: "board" instantiated altera_mm_interconnect "mm_interconnect_10"
2017.04.18.08:56:14 Info: mm_interconnect_12: "board" instantiated altera_mm_interconnect "mm_interconnect_12"
2017.04.18.08:56:14 Info: mm_interconnect_13: "board" instantiated altera_mm_interconnect "mm_interconnect_13"
2017.04.18.08:56:14 Info: irq_mapper: "board" instantiated altera_irq_mapper "irq_mapper"
2017.04.18.08:56:15 Info: irq_synchronizer: "board" instantiated altera_irq_clock_crosser "irq_synchronizer"
2017.04.18.08:56:16 Info: CrowdSim_release_system: "kernel_system" instantiated CrowdSim_release_system "CrowdSim_release_system"
2017.04.18.08:56:26 Info: acl_internal_snoop: "kernel_system" instantiated altera_avalon_st_adapter "acl_internal_snoop"
2017.04.18.08:56:26 Info: avs_computeNewVelocity_cra_cra_ring: "kernel_system" instantiated cra_ring_node "avs_computeNewVelocity_cra_cra_ring"
2017.04.18.08:56:26 Info: cra_root: "kernel_system" instantiated cra_ring_root "cra_root"
2017.04.18.08:56:26 Info: kernel_irq: "kernel_system" instantiated altera_irq_bridge "kernel_irq"
2017.04.18.08:56:27 Info: mm_interconnect_2: "kernel_system" instantiated altera_mm_interconnect "mm_interconnect_2"
2017.04.18.08:56:27 Info: kernel_system_kernel_mem0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "kernel_system_kernel_mem0_translator"
2017.04.18.08:56:27 Info: board_kernel_mem0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "board_kernel_mem0_translator"
2017.04.18.08:56:28 Info: pll0: "ddr3a" instantiated altera_mem_if_ddr3_pll "pll0"
2017.04.18.08:56:28 Info: p0: Generating clock pair generator
2017.04.18.08:56:33 Info: p0: Generating system_board_ddr3a_p0_altdqdqs
2017.04.18.08:56:55 Info: p0: 
2017.04.18.08:56:55 Info: p0: *****************************
2017.04.18.08:56:55 Info: p0: 
2017.04.18.08:56:55 Info: p0: Remember to run the system_board_ddr3a_p0_pin_assignments.tcl
2017.04.18.08:56:55 Info: p0: script after running Synthesis and before Fitting.
2017.04.18.08:56:55 Info: p0: 
2017.04.18.08:56:55 Info: p0: *****************************
2017.04.18.08:56:55 Info: p0: 
2017.04.18.08:56:55 Info: p0: "ddr3a" instantiated altera_mem_if_ddr3_phy_core "p0"
2017.04.18.08:57:00 Info: m0: "ddr3a" instantiated altera_mem_if_ddr3_afi_mux "m0"
2017.04.18.08:57:18 Info: s0: Generating Qsys sequencer system
2017.04.18.08:57:38 Info: s0: QSYS sequencer system generated successfully
2017.04.18.08:57:50 Info: s0: "ddr3a" instantiated altera_mem_if_ddr3_qseq "s0"
2017.04.18.08:57:51 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_slave_translator.sv
2017.04.18.08:57:53 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_master_translator.sv
2017.04.18.08:57:57 Info: c0: "ddr3a" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
2017.04.18.08:57:57 Info: oct0: "ddr3a" instantiated altera_mem_if_oct "oct0"
2017.04.18.08:57:57 Info: dll0: "ddr3a" instantiated altera_mem_if_dll "dll0"
2017.04.18.08:57:58 Info: kernel_pll: "acl_kernel_clk" instantiated altera_pll "kernel_pll"
2017.04.18.08:58:03 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:07 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:07 Info: pll_reconfig_0: "acl_kernel_clk" instantiated altera_pll_reconfig "pll_reconfig_0"
2017.04.18.08:58:07 Info: counter: "acl_kernel_clk" instantiated acl_timer "counter"
2017.04.18.08:58:07 Info: global_routing_kernel_clk: "acl_kernel_clk" instantiated global_routing_clk "global_routing_kernel_clk"
2017.04.18.08:58:07 Info: pll_lock_avs_0: "acl_kernel_clk" instantiated pll_lock_avs "pll_lock_avs_0"
2017.04.18.08:58:08 Info: pll_rom: Starting RTL generation for module 'system_board_acl_kernel_clk_pll_rom'
2017.04.18.08:58:08 Info: pll_rom:   Generation command is [exec /mnt/applications/altera/15.0/quartus/linux64/perl/bin/perl -I /mnt/applications/altera/15.0/quartus/linux64/perl/lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/europa -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_board_acl_kernel_clk_pll_rom --dir=/tmp/alt7274_5148658775527170466.dir/0027_pll_rom_gen/ --quartus_dir=/mnt/applications/altera/15.0/quartus --verilog --config=/tmp/alt7274_5148658775527170466.dir/0027_pll_rom_gen//system_board_acl_kernel_clk_pll_rom_component_configuration.pl  --do_build_sim=0  ]
2017.04.18.08:58:08 Info: pll_rom: Done RTL generation for module 'system_board_acl_kernel_clk_pll_rom'
2017.04.18.08:58:08 Info: pll_rom: "acl_kernel_clk" instantiated altera_avalon_onchip_memory2 "pll_rom"
2017.04.18.08:58:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:10 Info: mm_interconnect_0: "acl_kernel_clk" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:58:10 Info: address_span_extender_0: "kernel_interface" instantiated altera_address_span_extender "address_span_extender_0"
2017.04.18.08:58:10 Info: mem_org_mode0: "kernel_interface" instantiated mem_org_mode "mem_org_mode0"
2017.04.18.08:58:10 Info: sys_description_rom: Starting RTL generation for module 'system_board_kernel_interface_sys_description_rom'
2017.04.18.08:58:10 Info: sys_description_rom:   Generation command is [exec /mnt/applications/altera/15.0/quartus/linux64/perl/bin/perl -I /mnt/applications/altera/15.0/quartus/linux64/perl/lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/europa -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /mnt/applications/altera/15.0/quartus/sopc_builder/bin -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /mnt/applications/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_board_kernel_interface_sys_description_rom --dir=/tmp/alt7274_5148658775527170466.dir/0029_sys_description_rom_gen/ --quartus_dir=/mnt/applications/altera/15.0/quartus --verilog --config=/tmp/alt7274_5148658775527170466.dir/0029_sys_description_rom_gen//system_board_kernel_interface_sys_description_rom_component_configuration.pl  --do_build_sim=0  ]
2017.04.18.08:58:11 Info: sys_description_rom: Done RTL generation for module 'system_board_kernel_interface_sys_description_rom'
2017.04.18.08:58:11 Info: sys_description_rom: "kernel_interface" instantiated altera_avalon_onchip_memory2 "sys_description_rom"
2017.04.18.08:58:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:11 Info: mm_interconnect_0: "kernel_interface" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:58:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:13 Info: mm_interconnect_1: "kernel_interface" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:58:13 Info: dma: "dma_0" instantiated acl_dma_core "dma"
2017.04.18.08:58:14 Info: mm_interconnect_0: "dma_0" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:58:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:14 Info: mm_interconnect_1: "dma_0" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:58:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2017.04.18.08:58:15 Info: mm_interconnect_2: "dma_0" instantiated altera_mm_interconnect "mm_interconnect_2"
2017.04.18.08:58:19 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:23 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:23 Info: acl_snoop_adapter_0: "acl_memory_bank_divider_0" instantiated acl_snoop_adapter "acl_snoop_adapter_0"
2017.04.18.08:58:23 Info: mem_splitter_0: "acl_memory_bank_divider_0" instantiated mem_splitter "mem_splitter_0"
2017.04.18.08:58:24 Info: mm_interconnect_0: "acl_memory_bank_divider_0" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:58:24 Info: mm_interconnect_1: "acl_memory_bank_divider_0" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:58:24 Info: tdt: "generic_tristate_controller_0" instantiated altera_tristate_controller_translator "tdt"
2017.04.18.08:58:24 Info: tda: "generic_tristate_controller_0" instantiated altera_tristate_controller_aggregator "tda"
2017.04.18.08:58:25 Info: pipe_stage_host_ctrl_m0_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "pipe_stage_host_ctrl_m0_agent"
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_master_agent.sv
2017.04.18.08:58:25 Info: temperature_0_s_agent: "mm_interconnect_2" instantiated altera_merlin_slave_agent "temperature_0_s_agent"
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_slave_agent.sv
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
2017.04.18.08:58:25 Info: temperature_0_s_agent_rsp_fifo: "mm_interconnect_2" instantiated altera_avalon_sc_fifo "temperature_0_s_agent_rsp_fifo"
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_sc_fifo.v
2017.04.18.08:58:25 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
2017.04.18.08:58:25 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:25 Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
2017.04.18.08:58:25 Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
2017.04.18.08:58:25 Info: pipe_stage_host_ctrl_m0_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "pipe_stage_host_ctrl_m0_limiter"
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_sc_fifo.v
2017.04.18.08:58:25 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:25 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:25 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:26 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:26 Info: rsp_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_001"
2017.04.18.08:58:26 Info: rsp_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_002"
2017.04.18.08:58:26 Info: rsp_demux_003: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_003"
2017.04.18.08:58:26 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:26 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:27 Info: dma_0_csr_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "dma_0_csr_cmd_width_adapter"
2017.04.18.08:58:27 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
2017.04.18.08:58:27 Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
2017.04.18.08:58:27 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
2017.04.18.08:58:27 Info: limiter_pipeline: "mm_interconnect_2" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
2017.04.18.08:58:27 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
2017.04.18.08:58:27 Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2017.04.18.08:58:27 Info: avalon_st_adapter_003: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
2017.04.18.08:58:28 Info: avalon_st_adapter_005: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
2017.04.18.08:58:28 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
2017.04.18.08:58:28 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:28 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:28 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:28 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:28 Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:28 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:28 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:28 Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
2017.04.18.08:58:28 Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:29 Info: pipe_stage_host_ctrl_s0_burst_adapter: "mm_interconnect_4" instantiated altera_merlin_burst_adapter "pipe_stage_host_ctrl_s0_burst_adapter"
2017.04.18.08:58:30 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_address_alignment.sv
2017.04.18.08:58:30 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
2017.04.18.08:58:30 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
2017.04.18.08:58:30 Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:30 Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:30 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:30 Info: rsp_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:30 Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:30 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:30 Info: router: "mm_interconnect_5" instantiated altera_merlin_router "router"
2017.04.18.08:58:31 Info: router_002: "mm_interconnect_5" instantiated altera_merlin_router "router_002"
2017.04.18.08:58:31 Info: cmd_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:31 Info: cmd_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:31 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:31 Info: rsp_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:31 Info: rsp_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:31 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:31 Info: router: "mm_interconnect_6" instantiated altera_merlin_router "router"
2017.04.18.08:58:31 Info: router_001: "mm_interconnect_6" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:32 Info: cmd_demux: "mm_interconnect_6" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:32 Info: cmd_mux: "mm_interconnect_6" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:32 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:32 Info: rsp_mux: "mm_interconnect_6" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:32 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:32 Info: avalon_st_adapter: "mm_interconnect_6" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2017.04.18.08:58:32 Info: pass_through_0: "acl_internal_snoop" instantiated channel_adapter "pass_through_0"
2017.04.18.08:58:33 Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
2017.04.18.08:58:37 Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
2017.04.18.08:58:37 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2017.04.18.08:58:37 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:37 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:38 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:38 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:38 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
2017.04.18.08:58:38 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:38 Info: async_fifo: "mm_interconnect_0" instantiated altera_avalon_dc_fifo "async_fifo"
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_dc_fifo.v
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_std_synchronizer_nocut.v
2017.04.18.08:58:38 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_avalon_dc_fifo.sdc
2017.04.18.08:58:38 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2017.04.18.08:58:38 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:38 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:38 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:39 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:39 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:39 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:39 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:39 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
2017.04.18.08:58:39 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
2017.04.18.08:58:39 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
2017.04.18.08:58:39 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:58:39 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:58:39 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:39 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:58:40 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:58:40 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:58:40 Info: modular_sgdma_dispatcher_0: "dma" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
2017.04.18.08:58:45 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:47 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:51 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:51 Info: dma_read_master: "dma" instantiated dma_read_master "dma_read_master"
2017.04.18.08:58:55 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:58:57 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:59:01 Warning: Can't contact license server "27004@ee-fs1.ee.ic.ac.uk" -- this server will be ignored.
2017.04.18.08:59:01 Info: dma_write_master: "dma" instantiated dma_write_master "dma_write_master"
2017.04.18.08:59:02 Info: mm_interconnect_0: "dma" instantiated altera_mm_interconnect "mm_interconnect_0"
2017.04.18.08:59:02 Info: mm_interconnect_1: "dma" instantiated altera_mm_interconnect "mm_interconnect_1"
2017.04.18.08:59:02 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
2017.04.18.08:59:02 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
2017.04.18.08:59:03 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:59:03 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:59:03 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:59:03 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:59:03 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:59:03 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:59:04 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
2017.04.18.08:59:04 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
2017.04.18.08:59:04 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
2017.04.18.08:59:04 Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
2017.04.18.08:59:04 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
2017.04.18.08:59:04 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
2017.04.18.08:59:04 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:59:05 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
2017.04.18.08:59:05 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
2017.04.18.08:59:05 Info: Reusing file /home/af2213/crowdsim/CrowdSim/bin_CrowdSim/system/synthesis/submodules/altera_merlin_arbitrator.sv
2017.04.18.08:59:05 Info: avalon_st_adapter_001: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
2017.04.18.08:59:05 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2017.04.18.08:59:05 Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
2017.04.18.08:59:06 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
2017.04.18.08:59:06 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2017.04.18.08:59:06 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
2017.04.18.08:59:06 Info: system: Done "system" with 171 modules, 499 files
