PCBNEW-LibModule-V1  01/08/2018 17:41:00
# encoding utf-8
Units mm
$INDEX
Header27X2
$EndINDEX
$MODULE Header27X2
Po 0 0 0 15 5B62530C 00000000 ~~
Li Header27X2
Sc 0
AR /5B613F59
Op 0 0 0
At SMD
T0 -5.22292 -0.31056 1.524 1.524 0 0.05 N I 21 N "P7"
T1 0 0 1.524 1.524 0 0.05 N V 21 N "CONN_54X2"
$PAD
Sh "40" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 23 "/F_MWRT"
Po 2 -38.00002
$EndPAD
$PAD
Sh "38" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 20 "/F_BUS_STATUS_OE*"
Po 2 -36.00002
$EndPAD
$PAD
Sh "36" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 34 "/F_pSYNC"
Po 2 -34.00002
$EndPAD
$PAD
Sh "34" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 27 "/F_SIXTN*"
Po 2 -32.00002
$EndPAD
$PAD
Sh "32" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 42 "/F_sXTRQ*"
Po 2 -30.00002
$EndPAD
$PAD
Sh "30" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 35 "/F_pWR*"
Po 2 -28.00001
$EndPAD
$PAD
Sh "28" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 31 "/F_pDBIN"
Po 2 -26.00001
$EndPAD
$PAD
Sh "26" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 33 "/F_pSTVAL*"
Po 2 -24.00001
$EndPAD
$PAD
Sh "24" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 53 "VCC"
Po 2 -22.00001
$EndPAD
$PAD
Sh "22" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 25 "/F_RFU_OE*"
Po 2 -20.00001
$EndPAD
$PAD
Sh "20" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 19 "/F_BUS_CTL_OE*"
Po 2 -18.00001
$EndPAD
$PAD
Sh "18" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 18 "/F_BOARD_ACTIVE*"
Po 2 -16.00001
$EndPAD
$PAD
Sh "16" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 29 "/F_TMAx"
Po 2 -14.00001
$EndPAD
$PAD
Sh "14" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 21 "/F_HOLD*"
Po 2 -12.00001
$EndPAD
$PAD
Sh "12" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 26 "/F_S100_PHANTOM*"
Po 2 -10
$EndPAD
$PAD
Sh "10" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 32 "/F_pHLDA"
Po 2 -8
$EndPAD
$PAD
Sh "8" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 22 "/F_INT*"
Po 2 -6
$EndPAD
$PAD
Sh "6" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 24 "/F_RDY"
Po 2 -4
$EndPAD
$PAD
Sh "4" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 30 "/F_XRDY"
Po 2 -2
$EndPAD
$PAD
Sh "2" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 43 "/VCC33"
Po 2 0
$EndPAD
$PAD
Sh "1" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 44 "GND"
Po 0 0
$EndPAD
$PAD
Sh "3" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 45 "N-00000299"
Po 0 -2
$EndPAD
$PAD
Sh "5" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 46 "N-00000300"
Po 0 -4
$EndPAD
$PAD
Sh "7" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 47 "N-00000301"
Po 0 -6
$EndPAD
$PAD
Sh "9" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 48 "N-00000302"
Po 0 -8
$EndPAD
$PAD
Sh "11" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 49 "N-00000303"
Po 0 -10
$EndPAD
$PAD
Sh "13" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 50 "N-00000313"
Po 0 -12.00001
$EndPAD
$PAD
Sh "15" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 51 "N-00000352"
Po 0 -14.00001
$EndPAD
$PAD
Sh "17" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 52 "N-00000353"
Po 0 -16.00001
$EndPAD
$PAD
Sh "19" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 11 "/FPGA_J16"
Po 0 -18.00001
$EndPAD
$PAD
Sh "21" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 8 "/FPGA_G15"
Po 0 -20.00001
$EndPAD
$PAD
Sh "23" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 44 "GND"
Po 0 -22.00001
$EndPAD
$PAD
Sh "25" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 7 "/FPGA_F15"
Po 0 -24.00001
$EndPAD
$PAD
Sh "27" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 14 "/FPGA_M10"
Po 0 -26.00001
$EndPAD
$PAD
Sh "29" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 16 "/FPGA_N13"
Po 0 -28.00001
$EndPAD
$PAD
Sh "31" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 17 "/FPGA_N14"
Po 0 -30.00002
$EndPAD
$PAD
Sh "33" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 15 "/FPGA_M12"
Po 0 -32.00002
$EndPAD
$PAD
Sh "35" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 13 "/FPGA_L14"
Po 0 -34.00002
$EndPAD
$PAD
Sh "37" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 12 "/FPGA_L11"
Po 0 -36.00002
$EndPAD
$PAD
Sh "39" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 10 "/FPGA_J12"
Po 0 -38.00002
$EndPAD
$PAD
Sh "41" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 9 "/FPGA_J11"
Po 0 -40
$EndPAD
$PAD
Sh "42" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 36 "/F_sHLTA"
Po 2 -40
$EndPAD
$PAD
Sh "43" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 5 "/FPGA_F11"
Po 0 -42
$EndPAD
$PAD
Sh "44" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 38 "/F_sINTA"
Po 2 -42
$EndPAD
$PAD
Sh "45" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 6 "/FPGA_F13"
Po 0 -44
$EndPAD
$PAD
Sh "46" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 28 "/F_SWO*"
Po 2 -44
$EndPAD
$PAD
Sh "47" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 4 "/FPGA_D16"
Po 0 -46
$EndPAD
$PAD
Sh "48" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 39 "/F_sM1"
Po 2 -46
$EndPAD
$PAD
Sh "49" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 2 "/FPGA_C16"
Po 0 -48
$EndPAD
$PAD
Sh "50" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 41 "/F_sOUT"
Po 2 -48
$EndPAD
$PAD
Sh "51" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 3 "/FPGA_D14"
Po 0 -50
$EndPAD
$PAD
Sh "52" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 37 "/F_sINP"
Po 2 -50
$EndPAD
$PAD
Sh "53" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 1 "/FPGA_A15"
Po 0 -52
$EndPAD
$PAD
Sh "54" O 1.5 1.25 0 0 0
Dr 0.762 0 0
At STD N 00E0FFFF
Ne 40 "/F_sMEMR"
Po 2 -52
$EndPAD
$EndMODULE Header27X2
$EndLIBRARY
