VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10951-g49de5fb78
Revision: v8.0.0-10951-g49de5fb78
Compiled: 2024-08-11T20:49:01
Compiler: GNU 13.2.0 on Linux-5.15.153.1-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml CS_16b.pre-vpr.blif --route_chan_width 100 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: CS_16b.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.0 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: CS_16b.pre-vpr.net
Circuit placement file: CS_16b.pre-vpr.place
Circuit routing file: CS_16b.pre-vpr.route
Circuit SDC file: CS_16b.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 25.1 MiB, delta_rss +8.2 MiB)
Circuit file: CS_16b.pre-vpr.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 1 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 99
    .input :      34
    .latch :      17
    .output:      17
    6-LUT  :      31
  Nets  : 82
    Avg Fanout:     2.3
    Max Fanout:    17.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Load Activity File
Warning 2: Net n104 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 268
  Timing Graph Edges: 355
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 17 pins (6.3%), 17 blocks (17.2%)
# Load Timing Constraints

SDC file 'CS_16b.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'CS_16b.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 99, total nets: 82, total inputs: 34, total outputs: 17
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     3/83        3%                            1     3 x 3     
     6/83        7%                            1     3 x 3     
     9/83       10%                            1     3 x 3     
    12/83       14%                            1     3 x 3     
    15/83       18%                            1     4 x 4     
    18/83       21%                            2     4 x 4     
    21/83       25%                            2     4 x 4     
    24/83       28%                            2     4 x 4     
    27/83       32%                            2     4 x 4     
    30/83       36%                            2     4 x 4     
    33/83       39%                            3     5 x 5     
    36/83       43%                            6     5 x 5     
    39/83       46%                            9     5 x 5     
    42/83       50%                           12     5 x 5     
    45/83       54%                           15     5 x 5     
    48/83       57%                           18     5 x 5     
    51/83       61%                           21     5 x 5     
    54/83       65%                           24     5 x 5     
    57/83       68%                           27     5 x 5     
    60/83       72%                           30     5 x 5     
    63/83       75%                           33     5 x 5     
    66/83       79%                           36     5 x 5     
    69/83       83%                           39     5 x 5     
    72/83       86%                           42     5 x 5     
    75/83       90%                           45     5 x 5     
    78/83       93%                           48     5 x 5     
    81/83       97%                           51     5 x 5     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 21
  LEs used for logic and registers    : 14
  LEs used for logic only             : 7
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.646e-06 sec
Full Max Req/Worst Slack updates 1 in 2.929e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.918e-06 sec
FPGA sized to 5 x 5 (auto)
Device Utilization: 0.38 (target 1.00)
	Block Utilization: 0.53 Type: io
	Block Utilization: 0.50 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         51                               0.333333                     0.666667   
       clb          3                                26.6667                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 24 out of 82 nets, 58 nets not absorbed.

Netlist conversion complete.

# Packing took 0.02 seconds (max_rss 26.0 MiB, delta_rss +0.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'CS_16b.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.017642 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 64.3 MiB, delta_rss +38.3 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 51
   inpad          : 34
   outpad         : 17
  clb             : 3
   fle            : 21
    lut5inter     : 12
     ble5         : 23
      flut5       : 23
       lut5       : 22
        lut       : 22
       ff         : 13
    ble6          : 9
     lut6         : 9
      lut         : 9
     ff           : 4

# Create Device
## Build Device Grid
FPGA sized to 5 x 5: 25 grid tiles (auto)

Resource usage...
	Netlist
		51	blocks of type: io
	Architecture
		96	blocks of type: io
	Netlist
		3	blocks of type: clb
	Architecture
		6	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.38 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.53 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.50 Logical Block: clb

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:738
OPIN->CHANX/CHANY edge count before creating direct connections: 2160
OPIN->CHANX/CHANY edge count after creating direct connections: 2164
CHAN->CHAN type edge count:9945
## Build routing resource graph took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2388
  RR Graph Edges: 12847
# Create Device took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 5: Found no more ample locations for SOURCE in io
Warning 6: Found no more ample locations for OPIN in io
Warning 7: Found no more ample locations for SOURCE in clb
Warning 8: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 94 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 287

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 2.86668 td_cost: 1.19897e-08
Initial placement estimated Critical Path Delay (CPD): 2.863 ns
Initial placement estimated setup Total Negative Slack (sTNS): -42.529 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.863 ns

Initial placement estimated setup slack histogram:
[ -2.9e-09: -2.6e-09)  3 (  8.8%) |********
[ -2.6e-09: -2.4e-09)  5 ( 14.7%) |*************
[ -2.4e-09: -2.1e-09)  1 (  2.9%) |***
[ -2.1e-09: -1.9e-09)  1 (  2.9%) |***
[ -1.9e-09: -1.7e-09)  2 (  5.9%) |*****
[ -1.7e-09: -1.4e-09)  2 (  5.9%) |*****
[ -1.4e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -9.3e-10)  1 (  2.9%) |***
[ -9.3e-10: -6.9e-10)  1 (  2.9%) |***
[ -6.9e-10: -4.5e-10) 18 ( 52.9%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 102
Warning 9: Starting t: 18 of 54 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.7e-04   0.936       2.54 1.0982e-08   2.863      -42.3   -2.863   0.402  0.0592    4.0     1.00       102  0.200
   2    0.0 1.6e-04   0.966       2.10 8.309e-09    2.775      -40.6   -2.775   0.333  0.0160    3.8     1.36       204  0.950
   3    0.0 1.5e-04   0.986       1.99 5.3252e-09   2.775      -40.4   -2.775   0.225  0.0079    3.4     2.31       306  0.950
   4    0.0 1.4e-04   0.990       1.91 3.6727e-09   2.775      -40.3   -2.775   0.196  0.0064    2.7     4.03       408  0.950
   5    0.0 1.3e-04   0.997       1.89 3.0597e-09   2.775      -40.3   -2.775   0.108  0.0009    2.0     5.57       510  0.950
   6    0.0 1.3e-04   0.997       1.87 2.7003e-09   2.775      -40.3   -2.775   0.245  0.0018    1.4     7.15       612  0.950
   7    0.0 1.2e-04   1.000       1.85 2.6113e-09   2.775      -40.1   -2.775   0.176  0.0001    1.1     7.77       714  0.950
   8    0.0 1.2e-04   0.998       1.85 2.5698e-09   2.775      -40.1   -2.775   0.265  0.0022    1.0     8.00       816  0.950
   9    0.0 1.1e-04   1.000       1.84 2.5477e-09   2.775        -40   -2.775   0.216  0.0001    1.0     8.00       918  0.950
  10    0.0 1.0e-04   0.998       1.84 2.5428e-09   2.775      -40.1   -2.775   0.245  0.0013    1.0     8.00      1020  0.950
  11    0.0 9.9e-05   1.000       1.84 2.5453e-09   2.775      -39.9   -2.775   0.147  0.0000    1.0     8.00      1122  0.950
  12    0.0 0.0e+00   1.000       1.84 2.5306e-09   2.775        -40   -2.775   0.127  0.0000    1.0     8.00      1224  0.800
## Placement Quench took 0.00 seconds (max_rss 64.3 MiB)
post-quench CPD = 2.77524 (ns) 

BB estimate of min-dist (placement) wire length: 184

Completed placement consistency check successfully.

Swaps called: 1278

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.77524 ns, Fmax: 360.329 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.77524 ns
Placement estimated setup Total Negative Slack (sTNS): -39.9776 ns

Placement estimated setup slack histogram:
[ -2.8e-09: -2.5e-09)  3 (  8.8%) |********
[ -2.5e-09: -2.3e-09)  4 ( 11.8%) |***********
[ -2.3e-09: -2.1e-09)  1 (  2.9%) |***
[ -2.1e-09: -1.8e-09)  2 (  5.9%) |*****
[ -1.8e-09: -1.6e-09)  0 (  0.0%) |
[ -1.6e-09: -1.4e-09)  2 (  5.9%) |*****
[ -1.4e-09: -1.1e-09)  2 (  5.9%) |*****
[ -1.1e-09: -9.2e-10)  1 (  2.9%) |***
[ -9.2e-10: -6.8e-10)  1 (  2.9%) |***
[ -6.8e-10: -4.5e-10) 18 ( 52.9%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 2.77524 ns (360.329 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.77524 ns (360.329 MHz)

Placement cost: 0.999862, bb_cost: 1.84061, td_cost: 2.52962e-09, 

Placement resource usage:
  io  implemented as io : 51
  clb implemented as clb: 3

Placement number of temperatures: 12
Placement total # of swap attempts: 1278
	Swaps accepted:  292 (22.8 %)
	Swaps rejected:  983 (76.9 %)
	Swaps aborted:    3 ( 0.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                29.26            34.76           65.24          0.00         
                   Median                 19.64            18.33           80.88          0.80         
                   Centroid               18.78            23.75           76.25          0.00         
                   W. Centroid            20.34            20.38           79.23          0.38         
                   W. Median              1.56             20.00           80.00          0.00         
                   Crit. Uniform          0.63             0.00            100.00         0.00         
                   Feasible Region        0.70             0.00            100.00         0.00         

clb                Uniform                5.87             2.67            97.33          0.00         
                   Median                 1.17             0.00            100.00         0.00         
                   Centroid               1.02             0.00            100.00         0.00         
                   W. Centroid            0.86             0.00            100.00         0.00         
                   W. Median              0.08             0.00            100.00         0.00         
                   Crit. Uniform          0.08             0.00            100.00         0.00         


Placement Quench timing analysis took 4.7641e-05 seconds (3.9601e-05 STA, 8.04e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0013127 seconds (0.00114562 STA, 0.000167083 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  3 (  3.1%) |*****
[      0.1:      0.2) 17 ( 17.5%) |*****************************
[      0.2:      0.3) 28 ( 28.9%) |************************************************
[      0.3:      0.4) 16 ( 16.5%) |***************************
[      0.4:      0.5)  4 (  4.1%) |*******
[      0.5:      0.6)  2 (  2.1%) |***
[      0.6:      0.7)  6 (  6.2%) |**********
[      0.7:      0.8)  4 (  4.1%) |*******
[      0.8:      0.9)  8 (  8.2%) |**************
[      0.9:        1)  9 (  9.3%) |***************
## Initializing router criticalities took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    3072      57      94      37 ( 1.549%)     238 ( 9.9%)    2.705     -40.65     -2.705      0.000      0.000      N/A
Incr Slack updates 14 in 4.8579e-05 sec
Full Max Req/Worst Slack updates 2 in 4.293e-06 sec
Incr Max Req/Worst Slack updates 12 in 3.3434e-05 sec
Incr Criticality updates 12 in 6.0641e-05 sec
Full Criticality updates 2 in 7.721e-06 sec
   2    0.0     0.5    0    2542      45      82      25 ( 1.047%)     240 (10.0%)    2.705     -40.70     -2.705      0.000      0.000      N/A
   3    0.0     0.6    0    2531      32      62      15 ( 0.628%)     259 (10.8%)    2.705     -40.92     -2.705      0.000      0.000      N/A
   4    0.0     0.8    0    1429      23      47      15 ( 0.628%)     261 (10.9%)    2.705     -40.87     -2.705      0.000      0.000      N/A
   5    0.0     1.1    0    1559      18      40      14 ( 0.586%)     266 (11.1%)    2.705     -41.02     -2.705      0.000      0.000      N/A
   6    0.0     1.4    0    1518      19      45       8 ( 0.335%)     272 (11.3%)    2.705     -40.93     -2.705      0.000      0.000      N/A
   7    0.0     1.9    0     829      10      23       6 ( 0.251%)     278 (11.6%)    2.705     -41.25     -2.705      0.000      0.000      N/A
   8    0.0     2.4    0     926      10      25       4 ( 0.168%)     275 (11.5%)    2.705     -41.25     -2.705      0.000      0.000      N/A
   9    0.0     3.1    0     576       7      18       3 ( 0.126%)     276 (11.5%)    2.705     -41.25     -2.705      0.000      0.000      N/A
  10    0.0     4.1    0     307       4      10       3 ( 0.126%)     279 (11.6%)    2.705     -41.25     -2.705      0.000      0.000       12
  11    0.0     5.3    0     435       4      11       2 ( 0.084%)     281 (11.7%)    2.705     -41.25     -2.705      0.000      0.000       14
  12    0.0     6.9    0     385       3       8       1 ( 0.042%)     285 (11.9%)    2.705     -41.25     -2.705      0.000      0.000       14
  13    0.0     9.0    0     157       2       5       1 ( 0.042%)     285 (11.9%)    2.705     -41.25     -2.705      0.000      0.000       13
  14    0.0    11.6    0     476       4       7       0 ( 0.000%)     292 (12.2%)    2.705     -41.31     -2.705      0.000      0.000       13
Restoring best routing
Critical path: 2.70517 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  3 (  3.1%) |****
[      0.1:      0.2)  7 (  7.2%) |*********
[      0.2:      0.3) 36 ( 37.1%) |************************************************
[      0.3:      0.4) 18 ( 18.6%) |************************
[      0.4:      0.5)  3 (  3.1%) |****
[      0.5:      0.6)  4 (  4.1%) |*****
[      0.6:      0.7)  4 (  4.1%) |*****
[      0.7:      0.8)  5 (  5.2%) |*******
[      0.8:      0.9)  8 (  8.2%) |***********
[      0.9:        1)  9 (  9.3%) |************
Router Stats: total_nets_routed: 238 total_connections_routed: 477 total_heap_pushes: 16742 total_heap_pops: 7120 
# Routing took 0.01 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -6751480
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
Found 98 mismatches between routing and packing results.
Fixed 72 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         51                               0.333333                     0.666667   
       clb          3                                26.6667                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 24 out of 82 nets, 58 nets not absorbed.


Average number of bends per net: 1.28070  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 57
Wire length results (in units of 1 clb segments)...
	Total wirelength: 292, average net length: 5.12281
	Maximum net length: 12

Wire length results in terms of physical segments...
	Total wiring segments used: 154, average wire segments per net: 2.70175
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  2 (  6.2%) |****
[      0.2:      0.3)  2 (  6.2%) |****
[      0.1:      0.2)  6 ( 18.8%) |*************
[        0:      0.1) 22 ( 68.8%) |************************************************
Maximum routing channel utilization:      0.31 at (3,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      10   3.600      100
                         1      12   4.600      100
                         2      16   6.600      100
                         3      31  13.200      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   2.200      100
                         1       3   1.400      100
                         2      21  10.400      100
                         3      33  16.400      100

Total tracks in x-direction: 400, in y-direction: 400

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 323364
	Total used logic block area: 161682

Routing area (in minimum width transistor areas)...
	Total routing area: 93224.6, per logic tile: 3728.98

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    600
                                                      Y      4    600

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.127

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4        0.13

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.128

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.128

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.5e-10:  2.9e-10)  1 (  2.9%) |****
[  2.9e-10:  3.3e-10)  3 (  8.8%) |***********
[  3.3e-10:  3.8e-10) 13 ( 38.2%) |************************************************
[  3.8e-10:  4.2e-10)  6 ( 17.6%) |**********************
[  4.2e-10:  4.6e-10)  2 (  5.9%) |*******
[  4.6e-10:  5.1e-10)  2 (  5.9%) |*******
[  5.1e-10:  5.5e-10)  1 (  2.9%) |****
[  5.5e-10:  5.9e-10)  2 (  5.9%) |*******
[  5.9e-10:  6.3e-10)  1 (  2.9%) |****
[  6.3e-10:  6.8e-10)  3 (  8.8%) |***********

Final critical path delay (least slack): 2.70517 ns, Fmax: 369.662 MHz
Final setup Worst Negative Slack (sWNS): -2.70517 ns
Final setup Total Negative Slack (sTNS): -41.3141 ns

Final setup slack histogram:
[ -2.7e-09: -2.5e-09) 3 (  8.8%) |***************
[ -2.5e-09: -2.2e-09) 3 (  8.8%) |***************
[ -2.2e-09:   -2e-09) 2 (  5.9%) |**********
[   -2e-09: -1.8e-09) 2 (  5.9%) |**********
[ -1.8e-09: -1.5e-09) 1 (  2.9%) |*****
[ -1.5e-09: -1.3e-09) 1 (  2.9%) |*****
[ -1.3e-09: -1.1e-09) 2 (  5.9%) |**********
[ -1.1e-09: -8.6e-10) 2 (  5.9%) |**********
[ -8.6e-10: -6.3e-10) 8 ( 23.5%) |***************************************
[ -6.3e-10: -3.9e-10) 10 ( 29.4%) |*************************************************

Final geomean non-virtual intra-domain period: 2.70517 ns (369.662 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.70517 ns (369.662 MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 10: Power estimation completed with warnings. See power output for more details.
Power estimation took 0.003889 seconds
Uninitializing power module

Incr Slack updates 1 in 4.802e-06 sec
Full Max Req/Worst Slack updates 1 in 2.052e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.234e-06 sec
Flow timing analysis took 0.00403795 seconds (0.00367136 STA, 0.000366583 slack) (31 full updates: 15 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 0.15 seconds (max_rss 64.3 MiB)
Incr Slack updates 15 in 4.3606e-05 sec
Full Max Req/Worst Slack updates 2 in 3.696e-06 sec
Incr Max Req/Worst Slack updates 13 in 1.5891e-05 sec
Incr Criticality updates 13 in 4.3667e-05 sec
Full Criticality updates 2 in 8.049e-06 sec
