Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Jun  5 16:25:16 2024
| Host         : ovi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAIN_timing_summary_routed.rpt -pb MAIN_timing_summary_routed.pb -rpx MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : MAIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               112         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (436)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (84)

1. checking no_clock (436)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: optiune[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: optiune[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pin[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pin[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pin[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pin[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C1/verificat_pin_reg/L7/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: C4/we_depunere_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: C4/we_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MAPARE_ORGANIGRAMA/f1/tmp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c7/u0/tmp_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: f1/q2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: f1/q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (84)
-----------------------------
 There are 84 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.799        0.000                      0                  758        0.107        0.000                      0                  758        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.799        0.000                      0                  758        0.107        0.000                      0                  758        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.335ns (19.911%)  route 5.370ns (80.089%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.149    11.231 r  C4/nr_banc[1][11]_i_1/O
                         net (fo=12, routed)          0.716    11.947    C4/nr_banc[1][11]_i_1_n_1
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.512    14.935    C4/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y91         FDRE (Setup_fdre_C_CE)      -0.413    14.745    C4/nr_banc_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.335ns (19.911%)  route 5.370ns (80.089%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.149    11.231 r  C4/nr_banc[1][11]_i_1/O
                         net (fo=12, routed)          0.716    11.947    C4/nr_banc[1][11]_i_1_n_1
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.512    14.935    C4/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][3]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y91         FDRE (Setup_fdre_C_CE)      -0.413    14.745    C4/nr_banc_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.310ns (18.954%)  route 5.601ns (81.046%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.124    11.206 r  C4/nr_banc[2][11]_i_1/O
                         net (fo=12, routed)          0.948    12.153    C4/nr_banc[2][11]_i_1_n_1
    SLICE_X49Y91         FDRE                                         r  C4/nr_banc_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.512    14.935    C4/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  C4/nr_banc_reg[2][1]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.953    C4/nr_banc_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.310ns (18.954%)  route 5.601ns (81.046%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.124    11.206 r  C4/nr_banc[2][11]_i_1/O
                         net (fo=12, routed)          0.948    12.153    C4/nr_banc[2][11]_i_1_n_1
    SLICE_X49Y91         FDRE                                         r  C4/nr_banc_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.512    14.935    C4/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  C4/nr_banc_reg[2][2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.953    C4/nr_banc_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 1.335ns (20.066%)  route 5.318ns (79.934%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.149    11.231 r  C4/nr_banc[1][11]_i_1/O
                         net (fo=12, routed)          0.664    11.895    C4/nr_banc[1][11]_i_1_n_1
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.515    14.938    C4/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][11]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.748    C4/nr_banc_reg[1][11]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 1.335ns (20.066%)  route 5.318ns (79.934%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.149    11.231 r  C4/nr_banc[1][11]_i_1/O
                         net (fo=12, routed)          0.664    11.895    C4/nr_banc[1][11]_i_1_n_1
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.515    14.938    C4/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][8]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.748    C4/nr_banc_reg[1][8]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/nr_banc_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 1.335ns (20.066%)  route 5.318ns (79.934%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 f  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 f  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.045 r  C4/nr_banc[0][11]_i_3/O
                         net (fo=8, routed)           1.037    11.082    C4/i_reg[31]_0
    SLICE_X45Y95         LUT5 (Prop_lut5_I3_O)        0.149    11.231 r  C4/nr_banc[1][11]_i_1/O
                         net (fo=12, routed)          0.664    11.895    C4/nr_banc[1][11]_i_1_n_1
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.515    14.938    C4/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  C4/nr_banc_reg[1][9]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.748    C4/nr_banc_reg[1][9]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.540ns (22.838%)  route 5.203ns (77.162%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 f  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 r  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.152    10.073 r  C4/i[0]_i_5/O
                         net (fo=1, routed)           0.570    10.642    C4/i[0]_i_5_n_1
    SLICE_X40Y90         LUT4 (Prop_lut4_I3_O)        0.326    10.968 r  C4/i[0]_i_2/O
                         net (fo=32, routed)          1.016    11.985    C4/i
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.503    14.925    C4/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[24]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    C4/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.540ns (22.838%)  route 5.203ns (77.162%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 f  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 r  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.152    10.073 r  C4/i[0]_i_5/O
                         net (fo=1, routed)           0.570    10.642    C4/i[0]_i_5_n_1
    SLICE_X40Y90         LUT4 (Prop_lut4_I3_O)        0.326    10.968 r  C4/i[0]_i_2/O
                         net (fo=32, routed)          1.016    11.985    C4/i
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.503    14.925    C4/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[25]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    C4/i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 C4/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.540ns (22.838%)  route 5.203ns (77.162%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.639     5.242    C4/clk_IBUF_BUFG
    SLICE_X41Y96         FDSE                                         r  C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.456     5.698 r  C4/i_reg[1]/Q
                         net (fo=57, routed)          1.286     6.983    C4/i_reg[2]_0[1]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.107 f  C4/minusOp_carry_i_19/O
                         net (fo=2, routed)           0.880     7.988    C4/minusOp_carry_i_19_n_1
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  C4/minusOp_carry_i_21/O
                         net (fo=2, routed)           0.630     8.768    C4/minusOp_carry_i_9_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.332     9.100 r  C4/nr_banc[7][11]_i_5/O
                         net (fo=3, routed)           0.821     9.921    C4/nr_banc[7][11]_i_5_n_1
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.152    10.073 r  C4/i[0]_i_5/O
                         net (fo=1, routed)           0.570    10.642    C4/i[0]_i_5_n_1
    SLICE_X40Y90         LUT4 (Prop_lut4_I3_O)        0.326    10.968 r  C4/i[0]_i_2/O
                         net (fo=32, routed)          1.016    11.985    C4/i
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.503    14.925    C4/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  C4/i_reg[26]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    C4/i_reg[26]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  2.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 c7/u0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c7/u0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.573     1.492    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  c7/u0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  c7/u0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.754    c7/u0/count[28]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  c7/u0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.914    c7/u0/count0_carry__5_n_1
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  c7/u0/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.968    c7/u0/data0[29]
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[29]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    c7/u0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 c7/u0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c7/u0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.573     1.492    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  c7/u0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  c7/u0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.754    c7/u0/count[28]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  c7/u0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.914    c7/u0/count0_carry__5_n_1
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.979 r  c7/u0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.979    c7/u0/data0[31]
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[31]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    c7/u0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.009 r  C4/i1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    C4/i1_reg[24]_i_1_n_8
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[24]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.022 r  C4/i1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.022    C4/i1_reg[24]_i_1_n_6
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[26]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 c7/u0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c7/u0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.573     1.492    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  c7/u0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  c7/u0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.754    c7/u0/count[28]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  c7/u0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.914    c7/u0/count0_carry__5_n_1
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.004 r  c7/u0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.004    c7/u0/data0[30]
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    c7/u0/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  c7/u0/count_reg[30]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    c7/u0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.045 r  C4/i1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.045    C4/i1_reg[24]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[25]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.047 r  C4/i1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    C4/i1_reg[24]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  C4/i1_reg[27]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.996 r  C4/i1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.996    C4/i1_reg[24]_i_1_n_1
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  C4/i1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    C4/i1_reg[28]_i_1_n_8
    SLICE_X38Y101        FDRE                                         r  C4/i1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  C4/i1_reg[28]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 C4/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.355ns (66.096%)  route 0.182ns (33.904%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  C4/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  C4/i_reg[15]/Q
                         net (fo=4, routed)           0.181     1.811    C4/i_reg[15]
    SLICE_X41Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  C4/i[12]_i_2/O
                         net (fo=1, routed)           0.000     1.856    C4/i[12]_i_2_n_1
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.971 r  C4/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    C4/i_reg[12]_i_1_n_1
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  C4/i_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    C4/i_reg[16]_i_1_n_8
    SLICE_X41Y100        FDRE                                         r  C4/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  C4/i_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    C4/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 C4/i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/i1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.876%)  route 0.150ns (26.124%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.569     1.488    C4/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  C4/i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  C4/i1_reg[23]/Q
                         net (fo=3, routed)           0.149     1.802    C4/i1_reg__0[23]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  C4/i1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.847    C4/i1[20]_i_2_n_1
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.956 r  C4/i1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    C4/i1_reg[20]_i_1_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.996 r  C4/i1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.996    C4/i1_reg[24]_i_1_n_1
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  C4/i1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    C4/i1_reg[28]_i_1_n_6
    SLICE_X38Y101        FDRE                                         r  C4/i1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     2.000    C4/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  C4/i1_reg[30]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    C4/i1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C4/RAM_AUX1_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    C4/RAM_AUX1_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    C4/RAM_AUX1_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C4/RAM_AUX1_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C4/RAM_AUX1_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C4/RAM_AUX1_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    C4/RAM_AUX1_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    C4/RAM_AUX1_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    C4/RAM_AUX1_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    C4/RAM_AUX1_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    C4/RAM_AUX1_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    C4/RAM_AUX1_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    C4/RAM_AUX1_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    C4/RAM_AUX1_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    C4/RAM_AUX1_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    C4/RAM_AUX1_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    C4/RAM_AUX1_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C4/RAM_AUX1_reg[0][2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C6/sold_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            catod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.362ns (41.720%)  route 6.094ns (58.280%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  C6/sold_reg[3]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[3]/Q
                         net (fo=18, routed)          1.489     2.048    C6/suma_interogare_cont[3]
    SLICE_X32Y98         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  C6/catod_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.841    C6/catod_OBUF[1]_inst_i_2_n_1
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.965 r  C6/catod_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.936     6.901    catod_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.457 r  catod_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.457    catod[1]
    R10                                                               r  catod[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            catod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.384ns (43.103%)  route 5.787ns (56.897%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         LDCE                         0.000     0.000 r  C6/sold_reg[6]/G
    SLICE_X32Y97         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[6]/Q
                         net (fo=19, routed)          1.447     2.006    C6/suma_interogare_cont[6]
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.130 r  C6/catod_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.834     2.965    C6/catod_OBUF[5]_inst_i_5_n_1
    SLICE_X30Y97         LUT6 (Prop_lut6_I5_O)        0.124     3.089 r  C6/catod_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.506     6.594    catod_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.171 r  catod_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.171    catod[0]
    T10                                                               r  catod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            catod[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 4.368ns (43.793%)  route 5.606ns (56.207%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  C6/sold_reg[9]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[9]/Q
                         net (fo=19, routed)          1.364     1.923    C6/suma_interogare_cont[9]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  C6/catod_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.866     2.913    C6/catod_OBUF[5]_inst_i_2_n_1
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.037 r  C6/catod_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.376     6.413    catod_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.973 r  catod_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.973    catod[5]
    T11                                                               r  catod[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            catod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 4.357ns (45.887%)  route 5.138ns (54.113%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         LDCE                         0.000     0.000 r  C6/sold_reg[6]/G
    SLICE_X32Y97         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[6]/Q
                         net (fo=19, routed)          1.447     2.006    C6/suma_interogare_cont[6]
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.130 r  C6/catod_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.806     2.937    C6/catod_OBUF[5]_inst_i_5_n_1
    SLICE_X31Y97         LUT6 (Prop_lut6_I5_O)        0.124     3.061 r  C6/catod_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.885     5.945    catod_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.496 r  catod_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.496    catod[3]
    K13                                                               r  catod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            catod[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.341ns (45.977%)  route 5.100ns (54.023%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  C6/sold_reg[9]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[9]/Q
                         net (fo=19, routed)          1.336     1.895    C6/suma_interogare_cont[9]
    SLICE_X31Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  C6/catod_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.812     2.832    C6/catod_OBUF[4]_inst_i_3_n_1
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.956 r  C6/catod_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.952     5.907    catod_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.441 r  catod_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.441    catod[4]
    P15                                                               r  catod[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            catod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.300ns (48.525%)  route 4.562ns (51.475%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         LDCE                         0.000     0.000 r  C6/sold_reg[6]/G
    SLICE_X32Y97         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[6]/Q
                         net (fo=19, routed)          1.419     1.978    C6/suma_interogare_cont[6]
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.124     2.102 r  C6/catod_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.731     2.833    C6/catod_OBUF[2]_inst_i_2_n_1
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.124     2.957 r  C6/catod_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.411     5.369    catod_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.862 r  catod_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.862    catod[2]
    K16                                                               r  catod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/sold_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            catod[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 4.344ns (49.884%)  route 4.365ns (50.116%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         LDCE                         0.000     0.000 r  C6/sold_reg[7]/G
    SLICE_X32Y97         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  C6/sold_reg[7]/Q
                         net (fo=19, routed)          1.286     1.845    C6/suma_interogare_cont[7]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  C6/catod_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     2.402    C6/catod_OBUF[6]_inst_i_4_n_1
    SLICE_X32Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.526 r  C6/catod_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.646     5.172    catod_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.709 r  catod_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.709    catod[6]
    L18                                                               r  catod[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/verif_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.154ns (48.920%)  route 4.338ns (51.080%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  c7/verif_reg[0]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  c7/verif_reg[0]/Q
                         net (fo=13, routed)          0.683     1.139    c7/Q[0]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.124     1.263 r  c7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.655     4.918    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.492 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.492    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/verif_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.360ns (56.321%)  route 3.381ns (43.679%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  c7/verif_reg[0]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c7/verif_reg[0]/Q
                         net (fo=13, routed)          0.683     1.139    c7/Q[0]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.150     1.289 r  c7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.699     3.987    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.741 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.741    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/banc500_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            banc500[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 4.179ns (54.553%)  route 3.482ns (45.447%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         LDCE                         0.000     0.000 r  C4/banc500_reg[1]/G
    SLICE_X42Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  C4/banc500_reg[1]/Q
                         net (fo=1, routed)           3.482     4.107    banc500_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.661 r  banc500_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.661    banc500[1]
    V14                                                               r  banc500[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.556%)  route 0.132ns (41.444%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/Q
                         net (fo=125, routed)         0.132     0.273    MAPARE_ORGANIGRAMA/state_0[2]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]_i_1_n_1
    SLICE_X34Y88         LDCE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         LDCE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/G
    SLICE_X34Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    MAPARE_ORGANIGRAMA/nx_state[1]
    SLICE_X35Y88         FDPE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         LDCE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/G
    SLICE_X34Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/Q
                         net (fo=1, routed)           0.188     0.366    MAPARE_ORGANIGRAMA/nx_state[0]
    SLICE_X35Y88         FDPE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.178ns (44.623%)  route 0.221ns (55.377%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         LDCE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/G
    SLICE_X34Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/Q
                         net (fo=1, routed)           0.221     0.399    MAPARE_ORGANIGRAMA/nx_state[2]
    SLICE_X35Y88         FDPE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.178ns (43.949%)  route 0.227ns (56.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         LDCE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/G
    SLICE_X34Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/Q
                         net (fo=1, routed)           0.227     0.405    MAPARE_ORGANIGRAMA/nx_state[3]
    SLICE_X35Y88         FDCE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/verif_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/verif_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.746%)  route 0.307ns (62.254%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  c7/verif_reg[0]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c7/verif_reg[0]/Q
                         net (fo=13, routed)          0.185     0.326    c7/Q[0]
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  c7/verif[0]_i_1/O
                         net (fo=1, routed)           0.122     0.493    c7/verif[0]_i_1_n_1
    SLICE_X28Y99         FDRE                                         r  c7/verif_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/verif_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/verif_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.183ns (36.729%)  route 0.315ns (63.271%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  c7/verif_reg[0]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/verif_reg[0]/Q
                         net (fo=13, routed)          0.196     0.337    c7/Q[0]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  c7/verif[1]_i_1/O
                         net (fo=1, routed)           0.119     0.498    c7/verif[1]_i_1_n_1
    SLICE_X28Y99         FDRE                                         r  c7/verif_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.400%)  route 0.355ns (65.600%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/Q
                         net (fo=125, routed)         0.210     0.351    MAPARE_ORGANIGRAMA/state_0[1]
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.396 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.145     0.541    MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]_i_1_n_1
    SLICE_X34Y88         LDCE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.336%)  route 0.389ns (67.664%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/Q
                         net (fo=125, routed)         0.203     0.344    MAPARE_ORGANIGRAMA/state_0[2]
    SLICE_X34Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.389 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.186     0.575    MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]_i_1_n_1
    SLICE_X34Y88         LDCE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/Q
                         net (fo=128, routed)         0.331     0.472    MAPARE_ORGANIGRAMA/state_0[0]
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.517 r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.633    MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]_i_1_n_1
    SLICE_X34Y88         LDCE                                         r  MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[6][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.832ns (42.755%)  route 2.453ns (57.245%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  C4/RAM_AUX1_reg[6][1]/Q
                         net (fo=1, routed)           0.934     6.688    C4/RAM_AUX1_reg_n_1_[6][1]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.812 r  C4/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.812    C4/i__carry_i_3__5_n_1
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.345 r  C4/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.345    C4/plusOp_inferred__5/i__carry_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  C4/plusOp_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    C4/plusOp_inferred__5/i__carry__0_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.701 r  C4/plusOp_inferred__5/i__carry__1/O[2]
                         net (fo=1, routed)           0.993     8.694    C4/plusOp[10]
    SLICE_X41Y93         LUT3 (Prop_lut3_I2_O)        0.301     8.995 r  C4/RAM_reg[6][10]_i_1/O
                         net (fo=1, routed)           0.526     9.521    C4/RAM_reg[6][10]_i_1_n_1
    SLICE_X39Y93         LDCE                                         r  C4/RAM_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.146ns  (logic 1.949ns (47.009%)  route 2.197ns (52.991%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.631     5.234    C4/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  C4/RAM_AUX1_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  C4/RAM_AUX1_reg[3][1]/Q
                         net (fo=1, routed)           0.653     6.405    C4/RAM_AUX1_reg_n_1_[3][1]
    SLICE_X50Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  C4/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.529    C4/i__carry_i_3__2_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.062 r  C4/plusOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.062    C4/plusOp_inferred__2/i__carry_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  C4/plusOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.179    C4/plusOp_inferred__2/i__carry__0_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 r  C4/plusOp_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.969     8.471    C4/plusOp2_out[9]
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.334     8.805 r  C4/RAM_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.575     9.380    C4/RAM_reg[3][9]_i_1_n_1
    SLICE_X48Y95         LDCE                                         r  C4/RAM_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.137ns  (logic 1.556ns (37.610%)  route 2.581ns (62.390%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.634     5.237    C4/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  C4/RAM_AUX1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  C4/RAM_AUX1_reg[0][1]/Q
                         net (fo=1, routed)           0.655     6.348    C4/RAM_AUX1_reg_n_1_[0][1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  C4/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.472    C4/plusOp_carry_i_3_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.112 r  C4/plusOp_carry/O[3]
                         net (fo=1, routed)           0.962     8.074    C4/plusOp5_out[3]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.336     8.410 r  C4/RAM_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.964     9.374    C4/RAM_reg[0][3]_i_1_n_1
    SLICE_X50Y92         LDCE                                         r  C4/RAM_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 1.832ns (44.680%)  route 2.268ns (55.320%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  C4/RAM_AUX1_reg[6][1]/Q
                         net (fo=1, routed)           0.934     6.688    C4/RAM_AUX1_reg_n_1_[6][1]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.812 r  C4/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.812    C4/i__carry_i_3__5_n_1
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.345 r  C4/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.345    C4/plusOp_inferred__5/i__carry_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.668 r  C4/plusOp_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           0.952     8.620    C4/plusOp[5]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.334     8.954 r  C4/RAM_reg[6][5]_i_1/O
                         net (fo=1, routed)           0.382     9.336    C4/RAM_reg[6][5]_i_1_n_1
    SLICE_X40Y89         LDCE                                         r  C4/RAM_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.857ns (45.492%)  route 2.225ns (54.508%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  C4/RAM_AUX1_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  C4/RAM_AUX1_reg[4][1]/Q
                         net (fo=1, routed)           0.431     6.185    C4/RAM_AUX1_reg_n_1_[4][1]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.309 r  C4/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.309    C4/i__carry_i_3__3_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  C4/plusOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.859    C4/plusOp_inferred__3/i__carry_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.193 r  C4/plusOp_inferred__3/i__carry__0/O[1]
                         net (fo=1, routed)           0.991     8.184    C4/plusOp1_out[5]
    SLICE_X45Y91         LUT3 (Prop_lut3_I2_O)        0.331     8.515 r  C4/RAM_reg[4][5]_i_1/O
                         net (fo=1, routed)           0.803     9.318    C4/RAM_reg[4][5]_i_1_n_1
    SLICE_X46Y91         LDCE                                         r  C4/RAM_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 1.715ns (42.181%)  route 2.351ns (57.819%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  C4/RAM_AUX1_reg[6][1]/Q
                         net (fo=1, routed)           0.934     6.688    C4/RAM_AUX1_reg_n_1_[6][1]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.812 r  C4/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.812    C4/i__carry_i_3__5_n_1
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.345 r  C4/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.345    C4/plusOp_inferred__5/i__carry_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.584 r  C4/plusOp_inferred__5/i__carry__0/O[2]
                         net (fo=1, routed)           0.812     8.396    C4/plusOp[6]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.301     8.697 r  C4/RAM_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.605     9.302    C4/RAM_reg[6][6]_i_1_n_1
    SLICE_X40Y89         LDCE                                         r  C4/RAM_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[5][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 1.751ns (43.118%)  route 2.310ns (56.882%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  C4/RAM_AUX1_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.419     5.655 r  C4/RAM_AUX1_reg[5][7]/Q
                         net (fo=1, routed)           0.833     6.487    C4/RAM_AUX1_reg_n_1_[5][7]
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  C4/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     6.786    C4/i__carry__0_i_1__4_n_1
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.162 r  C4/plusOp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.162    C4/plusOp_inferred__4/i__carry__0_n_1
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.485 r  C4/plusOp_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.952     8.437    C4/plusOp0_out[9]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.334     8.771 r  C4/RAM_reg[5][9]_i_1/O
                         net (fo=1, routed)           0.526     9.297    C4/RAM_reg[5][9]_i_1_n_1
    SLICE_X44Y93         LDCE                                         r  C4/RAM_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[6][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.042ns  (logic 1.806ns (44.678%)  route 2.236ns (55.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.633     5.236    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  C4/RAM_AUX1_reg[6][1]/Q
                         net (fo=1, routed)           0.934     6.688    C4/RAM_AUX1_reg_n_1_[6][1]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.812 r  C4/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.812    C4/i__carry_i_3__5_n_1
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.345 r  C4/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.345    C4/plusOp_inferred__5/i__carry_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  C4/plusOp_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    C4/plusOp_inferred__5/i__carry__0_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.681 r  C4/plusOp_inferred__5/i__carry__1/O[0]
                         net (fo=1, routed)           0.826     8.507    C4/plusOp[8]
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.295     8.802 r  C4/RAM_reg[6][8]_i_1/O
                         net (fo=1, routed)           0.476     9.278    C4/RAM_reg[6][8]_i_1_n_1
    SLICE_X39Y91         LDCE                                         r  C4/RAM_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[2][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 1.695ns (42.026%)  route 2.338ns (57.974%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.632     5.235    C4/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  C4/RAM_AUX1_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  C4/RAM_AUX1_reg[2][4]/Q
                         net (fo=1, routed)           0.850     6.603    C4/RAM_AUX1_reg_n_1_[2][4]
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  C4/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.727    C4/i__carry__0_i_4__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.240 r  C4/plusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    C4/plusOp_inferred__1/i__carry__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.479 r  C4/plusOp_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.496     7.975    C4/plusOp3_out[10]
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.301     8.276 r  C4/RAM_reg[2][10]_i_1/O
                         net (fo=1, routed)           0.992     9.268    C4/RAM_reg[2][10]_i_1_n_1
    SLICE_X50Y96         LDCE                                         r  C4/RAM_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX1_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 1.805ns (44.828%)  route 2.221ns (55.172%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.632     5.235    C4/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  C4/RAM_AUX1_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  C4/RAM_AUX1_reg[2][4]/Q
                         net (fo=1, routed)           0.850     6.603    C4/RAM_AUX1_reg_n_1_[2][4]
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  C4/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.727    C4/i__carry__0_i_4__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.240 r  C4/plusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    C4/plusOp_inferred__1/i__carry__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.555 r  C4/plusOp_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.659     8.215    C4/plusOp3_out[11]
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.335     8.550 r  C4/RAM_reg[2][11]_i_1/O
                         net (fo=1, routed)           0.712     9.261    C4/RAM_reg[2][11]_i_1_n_1
    SLICE_X50Y96         LDCE                                         r  C4/RAM_reg[2][11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C4/RAM_AUX_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc200_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.485    C4/clk_IBUF_BUFG
    SLICE_X44Y88         FDRE                                         r  C4/RAM_AUX_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  C4/RAM_AUX_reg[5][1]/Q
                         net (fo=1, routed)           0.119     1.732    C4/RAM_AUX_reg_n_1_[5][1]
    SLICE_X44Y86         LDCE                                         r  C4/banc200_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc100_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X44Y87         FDRE                                         r  C4/RAM_AUX_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[4][0]/Q
                         net (fo=1, routed)           0.119     1.745    C4/RAM_AUX_reg_n_1_[4][0]
    SLICE_X44Y86         LDCE                                         r  C4/banc100_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc50_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  C4/RAM_AUX_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[3][1]/Q
                         net (fo=1, routed)           0.149     1.774    C4/RAM_AUX_reg_n_1_[3][1]
    SLICE_X48Y89         LDCE                                         r  C4/banc50_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/nr_banc_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/RAM_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.636%)  route 0.121ns (39.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  C4/nr_banc_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/nr_banc_reg[2][2]/Q
                         net (fo=2, routed)           0.121     1.746    C4/nr_banc_reg_n_1_[2][2]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  C4/RAM_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    C4/RAM_reg[2][2]_i_1_n_1
    SLICE_X51Y92         LDCE                                         r  C4/RAM_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc200_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.485    C4/clk_IBUF_BUFG
    SLICE_X44Y88         FDRE                                         r  C4/RAM_AUX_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  C4/RAM_AUX_reg[5][0]/Q
                         net (fo=1, routed)           0.169     1.796    C4/RAM_AUX_reg_n_1_[5][0]
    SLICE_X44Y86         LDCE                                         r  C4/banc200_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc500_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  C4/RAM_AUX_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[6][2]/Q
                         net (fo=1, routed)           0.172     1.797    C4/RAM_AUX_reg_n_1_[6][2]
    SLICE_X40Y84         LDCE                                         r  C4/banc500_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc50_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.763%)  route 0.174ns (55.237%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  C4/RAM_AUX_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[3][2]/Q
                         net (fo=1, routed)           0.174     1.799    C4/RAM_AUX_reg_n_1_[3][2]
    SLICE_X48Y89         LDCE                                         r  C4/banc50_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc500_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  C4/RAM_AUX_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[6][0]/Q
                         net (fo=1, routed)           0.180     1.805    C4/RAM_AUX_reg_n_1_[6][0]
    SLICE_X40Y84         LDCE                                         r  C4/banc500_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc50_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.336%)  route 0.184ns (56.664%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  C4/RAM_AUX_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[3][0]/Q
                         net (fo=1, routed)           0.184     1.810    C4/RAM_AUX_reg_n_1_[3][0]
    SLICE_X48Y89         LDCE                                         r  C4/banc50_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/RAM_AUX_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C4/banc100_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.630%)  route 0.198ns (58.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.484    C4/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  C4/RAM_AUX_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C4/RAM_AUX_reg[4][2]/Q
                         net (fo=1, routed)           0.198     1.823    C4/RAM_AUX_reg_n_1_[4][2]
    SLICE_X42Y82         LDCE                                         r  C4/banc100_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           429 Endpoints
Min Delay           429 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 suma[0]
                            (input port)
  Destination:            C4/suma_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 2.722ns (40.632%)  route 3.977ns (59.368%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  suma[0] (IN)
                         net (fo=0)                   0.000     0.000    suma[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  suma_IBUF[0]_inst/O
                         net (fo=3, routed)           3.111     4.605    C4/suma_IBUF[0]
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  C4/suma_r[3]_i_9/O
                         net (fo=1, routed)           0.867     5.595    C4/suma_r[3]_i_9_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.251 r  C4/suma_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    C4/suma_r_reg[3]_i_1_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.365 r  C4/suma_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.365    C4/suma_r_reg[7]_i_1_n_1
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.699 r  C4/suma_r_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.699    C4/suma_r_reg[9]_i_2_n_7
    SLICE_X37Y91         FDRE                                         r  C4/suma_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.518     4.941    C4/clk_IBUF_BUFG
    SLICE_X37Y91         FDRE                                         r  C4/suma_r_reg[9]/C

Slack:                    inf
  Source:                 suma[3]
                            (input port)
  Destination:            C4/suma_rd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.940ns (29.006%)  route 4.748ns (70.994%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  suma[3] (IN)
                         net (fo=0)                   0.000     0.000    suma[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  suma_IBUF[3]_inst/O
                         net (fo=4, routed)           4.748     5.715    C4/suma_IBUF[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.839 r  C4/suma_rd[3]_i_7/O
                         net (fo=1, routed)           0.000     5.839    C4/suma_rd[3]_i_7_n_1
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  C4/suma_rd_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    C4/suma_rd_reg[3]_i_1_n_1
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.354 r  C4/suma_rd_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.354    C4/suma_rd_reg[7]_i_1_n_1
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.688 r  C4/suma_rd_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.688    C4/suma_rd_reg[9]_i_2_n_7
    SLICE_X36Y95         FDRE                                         r  C4/suma_rd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.519     4.942    C4/clk_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  C4/suma_rd_reg[9]/C

Slack:                    inf
  Source:                 suma[0]
                            (input port)
  Destination:            C4/suma_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.588ns  (logic 2.611ns (39.632%)  route 3.977ns (60.368%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  suma[0] (IN)
                         net (fo=0)                   0.000     0.000    suma[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  suma_IBUF[0]_inst/O
                         net (fo=3, routed)           3.111     4.605    C4/suma_IBUF[0]
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  C4/suma_r[3]_i_9/O
                         net (fo=1, routed)           0.867     5.595    C4/suma_r[3]_i_9_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.251 r  C4/suma_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    C4/suma_r_reg[3]_i_1_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.365 r  C4/suma_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.365    C4/suma_r_reg[7]_i_1_n_1
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.588 r  C4/suma_r_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.588    C4/suma_r_reg[9]_i_2_n_8
    SLICE_X37Y91         FDRE                                         r  C4/suma_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.518     4.941    C4/clk_IBUF_BUFG
    SLICE_X37Y91         FDRE                                         r  C4/suma_r_reg[8]/C

Slack:                    inf
  Source:                 suma[0]
                            (input port)
  Destination:            C4/suma_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.585ns  (logic 2.608ns (39.604%)  route 3.977ns (60.396%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  suma[0] (IN)
                         net (fo=0)                   0.000     0.000    suma[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  suma_IBUF[0]_inst/O
                         net (fo=3, routed)           3.111     4.605    C4/suma_IBUF[0]
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  C4/suma_r[3]_i_9/O
                         net (fo=1, routed)           0.867     5.595    C4/suma_r[3]_i_9_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.251 r  C4/suma_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    C4/suma_r_reg[3]_i_1_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.585 r  C4/suma_r_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.585    C4/suma_r_reg[7]_i_1_n_7
    SLICE_X37Y90         FDRE                                         r  C4/suma_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.517     4.940    C4/clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  C4/suma_r_reg[5]/C

Slack:                    inf
  Source:                 suma[3]
                            (input port)
  Destination:            C4/suma_rd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 1.829ns (27.808%)  route 4.748ns (72.192%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  suma[3] (IN)
                         net (fo=0)                   0.000     0.000    suma[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  suma_IBUF[3]_inst/O
                         net (fo=4, routed)           4.748     5.715    C4/suma_IBUF[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.839 r  C4/suma_rd[3]_i_7/O
                         net (fo=1, routed)           0.000     5.839    C4/suma_rd[3]_i_7_n_1
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  C4/suma_rd_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    C4/suma_rd_reg[3]_i_1_n_1
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.354 r  C4/suma_rd_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.354    C4/suma_rd_reg[7]_i_1_n_1
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.577 r  C4/suma_rd_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.577    C4/suma_rd_reg[9]_i_2_n_8
    SLICE_X36Y95         FDRE                                         r  C4/suma_rd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.519     4.942    C4/clk_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  C4/suma_rd_reg[8]/C

Slack:                    inf
  Source:                 suma[3]
                            (input port)
  Destination:            C4/suma_rd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.574ns  (logic 1.826ns (27.775%)  route 4.748ns (72.225%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  suma[3] (IN)
                         net (fo=0)                   0.000     0.000    suma[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  suma_IBUF[3]_inst/O
                         net (fo=4, routed)           4.748     5.715    C4/suma_IBUF[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.839 r  C4/suma_rd[3]_i_7/O
                         net (fo=1, routed)           0.000     5.839    C4/suma_rd[3]_i_7_n_1
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  C4/suma_rd_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    C4/suma_rd_reg[3]_i_1_n_1
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.574 r  C4/suma_rd_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.574    C4/suma_rd_reg[7]_i_1_n_7
    SLICE_X36Y94         FDRE                                         r  C4/suma_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.519     4.942    C4/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  C4/suma_rd_reg[5]/C

Slack:                    inf
  Source:                 suma[0]
                            (input port)
  Destination:            C4/suma_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.564ns  (logic 2.587ns (39.411%)  route 3.977ns (60.589%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  suma[0] (IN)
                         net (fo=0)                   0.000     0.000    suma[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  suma_IBUF[0]_inst/O
                         net (fo=3, routed)           3.111     4.605    C4/suma_IBUF[0]
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  C4/suma_r[3]_i_9/O
                         net (fo=1, routed)           0.867     5.595    C4/suma_r[3]_i_9_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.251 r  C4/suma_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    C4/suma_r_reg[3]_i_1_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.564 r  C4/suma_r_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.564    C4/suma_r_reg[7]_i_1_n_5
    SLICE_X37Y90         FDRE                                         r  C4/suma_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.517     4.940    C4/clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  C4/suma_r_reg[7]/C

Slack:                    inf
  Source:                 suma[3]
                            (input port)
  Destination:            C4/suma_rd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.553ns  (logic 1.805ns (27.543%)  route 4.748ns (72.457%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  suma[3] (IN)
                         net (fo=0)                   0.000     0.000    suma[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  suma_IBUF[3]_inst/O
                         net (fo=4, routed)           4.748     5.715    C4/suma_IBUF[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.839 r  C4/suma_rd[3]_i_7/O
                         net (fo=1, routed)           0.000     5.839    C4/suma_rd[3]_i_7_n_1
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  C4/suma_rd_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    C4/suma_rd_reg[3]_i_1_n_1
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.553 r  C4/suma_rd_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.553    C4/suma_rd_reg[7]_i_1_n_5
    SLICE_X36Y94         FDRE                                         r  C4/suma_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.519     4.942    C4/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  C4/suma_rd_reg[7]/C

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            C4/RAM_AUX1_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.525ns  (logic 1.169ns (17.915%)  route 5.356ns (82.085%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/Q
                         net (fo=125, routed)         1.850     2.306    MAPARE_ORGANIGRAMA/state_0[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.117     2.423 r  MAPARE_ORGANIGRAMA/suma_rd[3]_i_2/O
                         net (fo=15, routed)          1.232     3.654    C4/suma_rd_reg[3]_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.348     4.002 r  C4/RAM_AUX1[0][11]_i_2/O
                         net (fo=3, routed)           0.453     4.456    C4/RAM_AUX1[0][11]_i_2_n_1
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.124     4.580 r  C4/RAM_AUX1[3][11]_i_2/O
                         net (fo=3, routed)           0.869     5.448    C4/RAM_AUX1[3][11]_i_2_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.572 r  C4/RAM_AUX1[6][11]_i_1/O
                         net (fo=12, routed)          0.953     6.525    C4/RAM_AUX1[6]_0
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.513     4.936    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][0]/C

Slack:                    inf
  Source:                 MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            C4/RAM_AUX1_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.525ns  (logic 1.169ns (17.915%)  route 5.356ns (82.085%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE                         0.000     0.000 r  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/Q
                         net (fo=125, routed)         1.850     2.306    MAPARE_ORGANIGRAMA/state_0[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.117     2.423 r  MAPARE_ORGANIGRAMA/suma_rd[3]_i_2/O
                         net (fo=15, routed)          1.232     3.654    C4/suma_rd_reg[3]_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.348     4.002 r  C4/RAM_AUX1[0][11]_i_2/O
                         net (fo=3, routed)           0.453     4.456    C4/RAM_AUX1[0][11]_i_2_n_1
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.124     4.580 r  C4/RAM_AUX1[3][11]_i_2/O
                         net (fo=3, routed)           0.869     5.448    C4/RAM_AUX1[3][11]_i_2_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.572 r  C4/RAM_AUX1[6][11]_i_1/O
                         net (fo=12, routed)          0.953     6.525    C4/RAM_AUX1[6]_0
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.513     4.936    C4/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  C4/RAM_AUX1_reg[6][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C4/RAM_reg[3][9]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.652%)  route 0.097ns (32.348%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE                         0.000     0.000 r  C4/RAM_reg[3][9]/G
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[3][9]/Q
                         net (fo=3, routed)           0.097     0.255    MAPARE_ORGANIGRAMA/nr_banc_reg[3][11][9]
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  MAPARE_ORGANIGRAMA/nr_banc[3][9]_i_1/O
                         net (fo=1, routed)           0.000     0.300    C4/nr_banc_reg[3][11]_1[9]
    SLICE_X49Y95         FDRE                                         r  C4/nr_banc_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    C4/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  C4/nr_banc_reg[3][9]/C

Slack:                    inf
  Source:                 C4/RAM_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.223ns (70.073%)  route 0.095ns (29.927%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         LDCE                         0.000     0.000 r  C4/RAM_reg[1][0]/G
    SLICE_X46Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  C4/RAM_reg[1][0]/Q
                         net (fo=3, routed)           0.095     0.273    MAPARE_ORGANIGRAMA/nr_banc_reg[1][11][0]
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  MAPARE_ORGANIGRAMA/nr_banc[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    C4/nr_banc_reg[1][11]_1[0]
    SLICE_X47Y90         FDRE                                         r  C4/nr_banc_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     2.001    C4/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  C4/nr_banc_reg[1][0]/C

Slack:                    inf
  Source:                 C4/RAM_reg[2][9]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.203ns (63.179%)  route 0.118ns (36.821%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         LDCE                         0.000     0.000 r  C4/RAM_reg[2][9]/G
    SLICE_X47Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[2][9]/Q
                         net (fo=3, routed)           0.118     0.276    MAPARE_ORGANIGRAMA/nr_banc_reg[2][11][9]
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  MAPARE_ORGANIGRAMA/nr_banc[2][9]_i_1/O
                         net (fo=1, routed)           0.000     0.321    C4/nr_banc_reg[2][11]_1[9]
    SLICE_X47Y96         FDRE                                         r  C4/nr_banc_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    C4/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  C4/nr_banc_reg[2][9]/C

Slack:                    inf
  Source:                 C4/RAM_reg[6][2]/G
                            (positive level-sensitive latch)
  Destination:            C4/RAM_AUX_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.203ns (60.544%)  route 0.132ns (39.456%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  C4/RAM_reg[6][2]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[6][2]/Q
                         net (fo=5, routed)           0.132     0.290    C4/nr_banc_reg[6][11]_0[2]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  C4/RAM_AUX[6][2]_i_1/O
                         net (fo=1, routed)           0.000     0.335    C4/minusOp0_out[2]
    SLICE_X41Y87         FDRE                                         r  C4/RAM_AUX_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     2.001    C4/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  C4/RAM_AUX_reg[6][2]/C

Slack:                    inf
  Source:                 C4/RAM_reg[5][2]/G
                            (positive level-sensitive latch)
  Destination:            C4/RAM_AUX_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.203ns (60.283%)  route 0.134ns (39.717%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE                         0.000     0.000 r  C4/RAM_reg[5][2]/G
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[5][2]/Q
                         net (fo=5, routed)           0.134     0.292    C4/nr_banc_reg[5][11]_0[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  C4/RAM_AUX[5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    C4/minusOp2_out[2]
    SLICE_X45Y89         FDRE                                         r  C4/RAM_AUX_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     2.001    C4/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  C4/RAM_AUX_reg[5][2]/C

Slack:                    inf
  Source:                 C4/RAM_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.223ns (65.978%)  route 0.115ns (34.022%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         LDCE                         0.000     0.000 r  C4/RAM_reg[1][2]/G
    SLICE_X46Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  C4/RAM_reg[1][2]/Q
                         net (fo=3, routed)           0.115     0.293    MAPARE_ORGANIGRAMA/nr_banc_reg[1][11][2]
    SLICE_X48Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  MAPARE_ORGANIGRAMA/nr_banc[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    C4/nr_banc_reg[1][11]_1[2]
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     2.001    C4/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  C4/nr_banc_reg[1][2]/C

Slack:                    inf
  Source:                 C4/RAM_reg[5][10]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.203ns (58.990%)  route 0.141ns (41.010%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  C4/RAM_reg[5][10]/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[5][10]/Q
                         net (fo=3, routed)           0.141     0.299    MAPARE_ORGANIGRAMA/nr_banc_reg[5][11][10]
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  MAPARE_ORGANIGRAMA/nr_banc[5][10]_i_1/O
                         net (fo=1, routed)           0.000     0.344    C4/nr_banc_reg[5][11]_1[10]
    SLICE_X43Y94         FDRE                                         r  C4/nr_banc_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.838     2.003    C4/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  C4/nr_banc_reg[5][10]/C

Slack:                    inf
  Source:                 C4/RAM_reg[3][8]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.203ns (57.330%)  route 0.151ns (42.670%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE                         0.000     0.000 r  C4/RAM_reg[3][8]/G
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[3][8]/Q
                         net (fo=3, routed)           0.151     0.309    MAPARE_ORGANIGRAMA/nr_banc_reg[3][11][8]
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  MAPARE_ORGANIGRAMA/nr_banc[3][8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    C4/nr_banc_reg[3][11]_1[8]
    SLICE_X49Y95         FDRE                                         r  C4/nr_banc_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    C4/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  C4/nr_banc_reg[3][8]/C

Slack:                    inf
  Source:                 C4/RAM_reg[6][6]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.203ns (57.169%)  route 0.152ns (42.831%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         LDCE                         0.000     0.000 r  C4/RAM_reg[6][6]/G
    SLICE_X40Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[6][6]/Q
                         net (fo=3, routed)           0.152     0.310    MAPARE_ORGANIGRAMA/nr_banc_reg[6][11][6]
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  MAPARE_ORGANIGRAMA/nr_banc[6][6]_i_1/O
                         net (fo=1, routed)           0.000     0.355    C4/nr_banc_reg[6][11]_1[6]
    SLICE_X41Y89         FDRE                                         r  C4/nr_banc_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.838     2.003    C4/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  C4/nr_banc_reg[6][6]/C

Slack:                    inf
  Source:                 C4/RAM_reg[2][8]/G
                            (positive level-sensitive latch)
  Destination:            C4/nr_banc_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.203ns (56.771%)  route 0.155ns (43.229%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         LDCE                         0.000     0.000 r  C4/RAM_reg[2][8]/G
    SLICE_X47Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  C4/RAM_reg[2][8]/Q
                         net (fo=3, routed)           0.155     0.313    MAPARE_ORGANIGRAMA/nr_banc_reg[2][11][8]
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  MAPARE_ORGANIGRAMA/nr_banc[2][8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    C4/nr_banc_reg[2][11]_1[8]
    SLICE_X47Y96         FDRE                                         r  C4/nr_banc_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.837     2.002    C4/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  C4/nr_banc_reg[2][8]/C





