Sorting_v2_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
Sorting_v2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
Sorting.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6e4c/src/Sorting.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_Sorting_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Sorting_0_0/sim/design_1_Sorting_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
Arithmetic_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4b77/hdl/Arithmetic_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
Arithmetic_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4b77/hdl/Arithmetic_v1_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
arithmetic.v,verilog,xil_defaultlib,../../../bd/design_1/Lab5_HW/arithmetic.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_Arithmetic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Arithmetic_0_0/sim/design_1_Arithmetic_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
ParityGenerator_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/5a72/hdl/ParityGenerator_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
ParityGen.v,verilog,xil_defaultlib,../../../bd/design_1/Lab5_HW/ParityGen.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
ParityGenerator_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/5a72/hdl/ParityGenerator_v1_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_ParityGenerator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ParityGenerator_0_0/sim/design_1_ParityGenerator_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
PWM_ctrl_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/hdl/PWM_ctrl_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
Decoder.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/src/Decoder.sv,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
RGB_LED.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/src/RGB_LED.sv,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
clk_div.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/src/clk_div.sv,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
top.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/src/top.sv,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
PWM_ctrl_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/74e0/hdl/PWM_ctrl_v1_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_PWM_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_ctrl_0_0/sim/design_1_PWM_ctrl_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
djb2_v3_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/00cb/hdl/djb2_v3_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
djb2_v3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/00cb/hdl/djb2_v3_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
djb2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/00cb/src/djb2.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_djb2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_djb2_0_0/sim/design_1_djb2_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
