# do sim-script.tcl
# gui
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:07 on Oct 24,2018
# vcom -reportprogress 300 -93 -work ./work ../src/filter_pkg.vhd ../src/iir_filter.vhd ../src/iir_filterCU.vhd ../src/iir_filterDP.vhd ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filterCU
# -- Compiling architecture behavior of iir_filterCU
# -- Compiling entity iir_filterDP
# -- Compiling architecture behavior of iir_filterDP
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# End time: 12:46:07 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:07 on Oct 24,2018
# vcom -reportprogress 300 -93 -work ./work ../tb/clk_gen.vhd ../tb/data_maker.vhd ../tb/data_sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# End time: 12:46:08 on Oct 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:08 on Oct 24,2018
# vlog -reportprogress 300 -work ./work ../tb/iir_filterTB.v 
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# End time: 12:46:08 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.iir_filterTB 
# Start time: 12:46:08 on Oct 24,2018
# Loading work.iir_filterTB
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# ** Warning: (vsim-7) Failed to open VHDL file "../common/samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /iir_filterTB/DM
# Loading work.iir_filter(structure)
# Loading work.iir_filterdp(behavior)
# Loading work.reg(behavior)
# Loading work.iir_filtercu(behavior)
# Loading work.data_sink(behavior)
# ** Warning: (vsim-7) Failed to open VHDL file "../common/results-hw.txt" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /iir_filterTB/DS
# ** Warning: (vsim-7) Failed to open VHDL file "../common/samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /iir_filterTB/DM
# ** Warning: (vsim-7) Failed to open VHDL file "../common/results-hw.txt" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /iir_filterTB/DS
# ** Error: Cannot open macro file: ./wave.do
# Error in macro ./sim-script.tcl line 28
# Cannot open macro file: ./wave.do
#     while executing
# "do ./wave.do"
#     invoked from within
# "if {$sim_mode != "no-gui"} {
#     # load waves (black box signals, internal lines)
#     do ./wave.do
# }"
