{
  "design": {
    "design_info": {
      "boundary_crc": "0x2622BD98B8CB9F28",
      "device": "xczu19eg-ffvc1760-2-i",
      "gen_directory": "../../../../sidewinder.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "ethernet": {
        "ch0_ethernet": {
          "eth_core": "",
          "reset_synchronizer": {
            "proc_sys_reset": ""
          },
          "one": "",
          "eth_reset_mgr": "",
          "system_ila_0": "",
          "axis_register_slice": ""
        },
        "ch1_ethernet": {
          "eth_core": "",
          "one": "",
          "eth_reset_mgr": "",
          "reset_synchronizer": {
            "proc_sys_reset": ""
          },
          "axis_register_slice": ""
        },
        "eth0_ila": "",
        "eth1_ila": "",
        "rdmx_xmit_0": "",
        "data_consumer_0": "",
        "data_consumer_1": "",
        "button": "",
        "rdmx_xmit_1": "",
        "reset_inverter": "",
        "fill_ram_0": "",
        "fill_ram_1": ""
      },
      "source_100mhz": {
        "system_reset_100mhz": "",
        "clock_buffer_100mhz": ""
      }
    },
    "interface_ports": {
      "clk_100mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pb_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "eth0_up": {
        "direction": "O"
      },
      "eth1_up": {
        "direction": "O"
      },
      "button": {
        "direction": "I"
      }
    },
    "components": {
      "ethernet": {
        "interface_ports": {
          "qsfp0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp1_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp0_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp1_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          }
        },
        "ports": {
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_100mhz": {
            "type": "rst",
            "direction": "I"
          },
          "eth0_channel_up": {
            "direction": "O"
          },
          "eth1_channel_up": {
            "direction": "O"
          },
          "button": {
            "direction": "I"
          }
        },
        "components": {
          "ch0_ethernet": {
            "interface_ports": {
              "eth_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "gt_ref_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "ETH_TX_STREAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ETH_RX_STREAM": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "reset_100mhz": {
                "type": "rst",
                "direction": "I"
              },
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "channel_up": {
                "direction": "O"
              },
              "data_resetn": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "data_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "eth_core": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "design_1_cmac_usplus_0_0",
                "xci_path": "ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0.xci",
                "inst_hier_path": "ethernet/ch0_ethernet/eth_core",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y1"
                  },
                  "ENABLE_AXI_INTERFACE": {
                    "value": "0"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y12~X0Y15"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "INS_LOSS_NYQ": {
                    "value": "12"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "reset_synchronizer": {
                "ports": {
                  "tx_clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "ext_reset_in": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "tx_resetn": {
                    "type": "rst",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "proc_sys_reset": {
                    "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                    "xci_name": "design_1_proc_sys_reset_0_2",
                    "xci_path": "ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xci",
                    "inst_hier_path": "ethernet/ch0_ethernet/reset_synchronizer/proc_sys_reset"
                  }
                },
                "nets": {
                  "ethernet_usr_rx_reset": {
                    "ports": [
                      "ext_reset_in",
                      "proc_sys_reset/ext_reset_in"
                    ]
                  },
                  "proc_sys_reset_peripheral_aresetn": {
                    "ports": [
                      "proc_sys_reset/peripheral_aresetn",
                      "tx_resetn"
                    ]
                  },
                  "qsfp0_ethernet_gt_rxusrclk2": {
                    "ports": [
                      "tx_clk",
                      "proc_sys_reset/slowest_sync_clk"
                    ]
                  }
                }
              },
              "one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_one_0",
                "xci_path": "ip/design_1_one_0/design_1_one_0.xci",
                "inst_hier_path": "ethernet/ch0_ethernet/one"
              },
              "eth_reset_mgr": {
                "vlnv": "xilinx.com:module_ref:eth_reset_mgr:1.0",
                "xci_name": "design_1_eth_reset_mgr_0_0",
                "xci_path": "ip/design_1_eth_reset_mgr_0_0/design_1_eth_reset_mgr_0_0.xci",
                "inst_hier_path": "ethernet/ch0_ethernet/eth_reset_mgr",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "eth_reset_mgr",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "rx_enable": {
                    "direction": "O"
                  },
                  "tx_enable": {
                    "direction": "O"
                  },
                  "tx_send_rfi": {
                    "direction": "O"
                  },
                  "rx_aligned": {
                    "direction": "I"
                  }
                }
              },
              "system_ila_0": {
                "vlnv": "xilinx.com:ip:system_ila:1.1",
                "xci_name": "design_1_system_ila_0_1",
                "xci_path": "ip/design_1_system_ila_0_1/design_1_system_ila_0_1.xci",
                "inst_hier_path": "ethernet/ch0_ethernet/system_ila_0",
                "parameters": {
                  "C_MON_TYPE": {
                    "value": "NATIVE"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "20"
                  }
                }
              },
              "axis_register_slice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_1_axis_register_slice_0_0",
                "xci_path": "ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0.xci",
                "inst_hier_path": "ethernet/ch0_ethernet/axis_register_slice"
              }
            },
            "interface_nets": {
              "Conn7": {
                "interface_ports": [
                  "eth_gt",
                  "eth_core/gt_serial_port"
                ]
              },
              "ETH_TX_STREAM_1": {
                "interface_ports": [
                  "ETH_TX_STREAM",
                  "axis_register_slice/S_AXIS"
                ]
              },
              "axis_register_slice_M_AXIS": {
                "interface_ports": [
                  "axis_register_slice/M_AXIS",
                  "eth_core/axis_tx"
                ]
              },
              "eth_core_axis_rx": {
                "interface_ports": [
                  "ETH_RX_STREAM",
                  "eth_core/axis_rx"
                ]
              },
              "qsfp0_clk_1": {
                "interface_ports": [
                  "gt_ref_clk",
                  "eth_core/gt_ref_clk"
                ]
              }
            },
            "nets": {
              "clock_1": {
                "ports": [
                  "init_clk",
                  "eth_core/drp_clk",
                  "eth_core/init_clk",
                  "eth_reset_mgr/clock"
                ]
              },
              "eth_core_gt_txusrclk2": {
                "ports": [
                  "eth_core/gt_txusrclk2",
                  "data_clk",
                  "eth_core/rx_clk",
                  "reset_synchronizer/tx_clk",
                  "system_ila_0/clk",
                  "axis_register_slice/aclk"
                ]
              },
              "eth_core_stat_rx_aligned": {
                "ports": [
                  "eth_core/stat_rx_aligned",
                  "eth_reset_mgr/rx_aligned",
                  "channel_up"
                ]
              },
              "eth_core_stat_rx_aligned_err": {
                "ports": [
                  "eth_core/stat_rx_aligned_err",
                  "system_ila_0/probe0"
                ]
              },
              "eth_core_stat_rx_block_lock": {
                "ports": [
                  "eth_core/stat_rx_block_lock",
                  "system_ila_0/probe1"
                ]
              },
              "eth_core_stat_rx_got_signal_os": {
                "ports": [
                  "eth_core/stat_rx_got_signal_os",
                  "system_ila_0/probe2"
                ]
              },
              "eth_core_stat_rx_hi_ber": {
                "ports": [
                  "eth_core/stat_rx_hi_ber",
                  "system_ila_0/probe3"
                ]
              },
              "eth_core_stat_rx_internal_local_fault": {
                "ports": [
                  "eth_core/stat_rx_internal_local_fault",
                  "system_ila_0/probe5"
                ]
              },
              "eth_core_stat_rx_local_fault": {
                "ports": [
                  "eth_core/stat_rx_local_fault",
                  "system_ila_0/probe4"
                ]
              },
              "eth_core_stat_rx_misaligned": {
                "ports": [
                  "eth_core/stat_rx_misaligned",
                  "system_ila_0/probe8"
                ]
              },
              "eth_core_stat_rx_packet_bad_fcs": {
                "ports": [
                  "eth_core/stat_rx_packet_bad_fcs",
                  "system_ila_0/probe7"
                ]
              },
              "eth_core_stat_rx_received_local_fault": {
                "ports": [
                  "eth_core/stat_rx_received_local_fault",
                  "system_ila_0/probe6"
                ]
              },
              "eth_core_stat_rx_remote_fault": {
                "ports": [
                  "eth_core/stat_rx_remote_fault",
                  "system_ila_0/probe11"
                ]
              },
              "eth_core_stat_rx_status": {
                "ports": [
                  "eth_core/stat_rx_status",
                  "system_ila_0/probe15"
                ]
              },
              "eth_core_stat_rx_synced": {
                "ports": [
                  "eth_core/stat_rx_synced",
                  "system_ila_0/probe16"
                ]
              },
              "eth_core_stat_rx_synced_err": {
                "ports": [
                  "eth_core/stat_rx_synced_err",
                  "system_ila_0/probe18"
                ]
              },
              "eth_reset_mgr_0_rx_enable": {
                "ports": [
                  "eth_reset_mgr/rx_enable",
                  "eth_core/ctl_rx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_enable": {
                "ports": [
                  "eth_reset_mgr/tx_enable",
                  "eth_core/ctl_tx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_send_rfi": {
                "ports": [
                  "eth_reset_mgr/tx_send_rfi",
                  "eth_core/ctl_tx_send_rfi"
                ]
              },
              "one_dout": {
                "ports": [
                  "one/dout",
                  "eth_core/ctl_rx_rsfec_enable",
                  "eth_core/ctl_tx_rsfec_enable",
                  "eth_core/ctl_rx_rsfec_enable_correction",
                  "eth_core/ctl_rx_rsfec_enable_indication"
                ]
              },
              "proc_sys_reset_0_interconnect_aresetn": {
                "ports": [
                  "reset_synchronizer/tx_resetn",
                  "data_resetn"
                ]
              },
              "reset_in_1": {
                "ports": [
                  "reset_100mhz",
                  "eth_core/core_tx_reset",
                  "eth_core/core_rx_reset",
                  "eth_core/core_drp_reset",
                  "eth_core/sys_reset",
                  "reset_synchronizer/ext_reset_in",
                  "eth_reset_mgr/reset"
                ]
              }
            }
          },
          "ch1_ethernet": {
            "interface_ports": {
              "eth_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "gt_ref_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "ETH_RX_STREAM": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ETH_TX_STREAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "reset_100mhz": {
                "type": "rst",
                "direction": "I"
              },
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "channel_up": {
                "direction": "O"
              },
              "data_clk": {
                "type": "clk",
                "direction": "O"
              },
              "data_resetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "eth_core": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "design_1_qsfp0_ethernet_0",
                "xci_path": "ip/design_1_qsfp0_ethernet_0/design_1_qsfp0_ethernet_0.xci",
                "inst_hier_path": "ethernet/ch1_ethernet/eth_core",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "ENABLE_AXI_INTERFACE": {
                    "value": "0"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y16~X0Y19"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "INS_LOSS_NYQ": {
                    "value": "12"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_0",
                "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
                "inst_hier_path": "ethernet/ch1_ethernet/one"
              },
              "eth_reset_mgr": {
                "vlnv": "xilinx.com:module_ref:eth_reset_mgr:1.0",
                "xci_name": "design_1_eth_reset_mgr_0_1",
                "xci_path": "ip/design_1_eth_reset_mgr_0_1/design_1_eth_reset_mgr_0_1.xci",
                "inst_hier_path": "ethernet/ch1_ethernet/eth_reset_mgr",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "eth_reset_mgr",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "rx_enable": {
                    "direction": "O"
                  },
                  "tx_enable": {
                    "direction": "O"
                  },
                  "tx_send_rfi": {
                    "direction": "O"
                  },
                  "rx_aligned": {
                    "direction": "I"
                  }
                }
              },
              "reset_synchronizer": {
                "ports": {
                  "tx_clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "ext_reset_in": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "tx_resetn": {
                    "type": "rst",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "proc_sys_reset": {
                    "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                    "xci_name": "design_1_proc_sys_reset_1",
                    "xci_path": "ip/design_1_proc_sys_reset_1/design_1_proc_sys_reset_1.xci",
                    "inst_hier_path": "ethernet/ch1_ethernet/reset_synchronizer/proc_sys_reset"
                  }
                },
                "nets": {
                  "ethernet_usr_rx_reset": {
                    "ports": [
                      "ext_reset_in",
                      "proc_sys_reset/ext_reset_in"
                    ]
                  },
                  "proc_sys_reset_peripheral_aresetn": {
                    "ports": [
                      "proc_sys_reset/peripheral_aresetn",
                      "tx_resetn"
                    ]
                  },
                  "qsfp0_ethernet_gt_rxusrclk2": {
                    "ports": [
                      "tx_clk",
                      "proc_sys_reset/slowest_sync_clk"
                    ]
                  }
                }
              },
              "axis_register_slice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_1_axis_register_slice_1",
                "xci_path": "ip/design_1_axis_register_slice_1/design_1_axis_register_slice_1.xci",
                "inst_hier_path": "ethernet/ch1_ethernet/axis_register_slice"
              }
            },
            "interface_nets": {
              "Conn5": {
                "interface_ports": [
                  "eth_gt",
                  "eth_core/gt_serial_port"
                ]
              },
              "ETH_TX_STREAM_1": {
                "interface_ports": [
                  "ETH_TX_STREAM",
                  "axis_register_slice/S_AXIS"
                ]
              },
              "axis_register_slice_M_AXIS": {
                "interface_ports": [
                  "axis_register_slice/M_AXIS",
                  "eth_core/axis_tx"
                ]
              },
              "eth_core_axis_rx": {
                "interface_ports": [
                  "ETH_RX_STREAM",
                  "eth_core/axis_rx"
                ]
              },
              "qsfp1_clk_1": {
                "interface_ports": [
                  "gt_ref_clk",
                  "eth_core/gt_ref_clk"
                ]
              }
            },
            "nets": {
              "clock_1": {
                "ports": [
                  "init_clk",
                  "eth_core/drp_clk",
                  "eth_core/init_clk",
                  "eth_reset_mgr/clock"
                ]
              },
              "eth_core_gt_txusrclk2": {
                "ports": [
                  "eth_core/gt_txusrclk2",
                  "data_clk",
                  "eth_core/rx_clk",
                  "reset_synchronizer/tx_clk",
                  "axis_register_slice/aclk"
                ]
              },
              "eth_core_stat_rx_aligned": {
                "ports": [
                  "eth_core/stat_rx_aligned",
                  "eth_reset_mgr/rx_aligned",
                  "channel_up"
                ]
              },
              "eth_reset_mgr_0_rx_enable": {
                "ports": [
                  "eth_reset_mgr/rx_enable",
                  "eth_core/ctl_rx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_enable": {
                "ports": [
                  "eth_reset_mgr/tx_enable",
                  "eth_core/ctl_tx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_send_rfi": {
                "ports": [
                  "eth_reset_mgr/tx_send_rfi",
                  "eth_core/ctl_tx_send_rfi"
                ]
              },
              "one_dout": {
                "ports": [
                  "one/dout",
                  "eth_core/ctl_rx_rsfec_enable",
                  "eth_core/ctl_tx_rsfec_enable",
                  "eth_core/ctl_rx_rsfec_enable_correction",
                  "eth_core/ctl_rx_rsfec_enable_indication"
                ]
              },
              "reset_in_1": {
                "ports": [
                  "reset_100mhz",
                  "eth_core/core_rx_reset",
                  "eth_core/core_tx_reset",
                  "eth_core/core_drp_reset",
                  "eth_core/sys_reset",
                  "eth_reset_mgr/reset",
                  "reset_synchronizer/ext_reset_in"
                ]
              },
              "reset_synchronizer_tx_resetn": {
                "ports": [
                  "reset_synchronizer/tx_resetn",
                  "data_resetn"
                ]
              }
            }
          },
          "eth0_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_0_0",
            "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
            "inst_hier_path": "ethernet/eth0_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_NUM_OF_PROBES": {
                "value": "1"
              },
              "C_PROBE0_TYPE": {
                "value": "0"
              },
              "C_PROBE1_TYPE": {
                "value": "0"
              },
              "C_SLOT": {
                "value": "0"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "eth1_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_eth0_tx_ila_0",
            "xci_path": "ip/design_1_eth0_tx_ila_0/design_1_eth0_tx_ila_0.xci",
            "inst_hier_path": "ethernet/eth1_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_NUM_OF_PROBES": {
                "value": "1"
              },
              "C_PROBE0_TYPE": {
                "value": "0"
              },
              "C_PROBE1_TYPE": {
                "value": "0"
              },
              "C_SLOT": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "rdmx_xmit_0": {
            "vlnv": "xilinx.com:module_ref:rdmx_xmit:1.0",
            "xci_name": "design_1_rdmx_xmit_0_0",
            "xci_path": "ip/design_1_rdmx_xmit_0_0/design_1_rdmx_xmit_0_0.xci",
            "inst_hier_path": "ethernet/rdmx_xmit_0",
            "parameters": {
              "FIFO_CLOCK_MODE": {
                "value": "independent_clock"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rdmx_xmit",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_TX_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "src_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "src_resetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "src_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dst_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_TX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "packet_data_fifo_full": {
                "direction": "O"
              }
            }
          },
          "data_consumer_0": {
            "vlnv": "xilinx.com:module_ref:data_consumer:1.0",
            "xci_name": "design_1_data_consumer_0_0",
            "xci_path": "ip/design_1_data_consumer_0_0/design_1_data_consumer_0_0.xci",
            "inst_hier_path": "ethernet/data_consumer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_consumer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_RX_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_RX_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "data_consumer_1": {
            "vlnv": "xilinx.com:module_ref:data_consumer:1.0",
            "xci_name": "design_1_data_consumer_0_1",
            "xci_path": "ip/design_1_data_consumer_0_1/design_1_data_consumer_0_1.xci",
            "inst_hier_path": "ethernet/data_consumer_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_consumer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_qsfp0_ethernet_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_RX_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_RX_TLAST",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_qsfp0_ethernet_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "button": {
            "vlnv": "xilinx.com:module_ref:button:1.0",
            "xci_name": "design_1_button_0_0",
            "xci_path": "ip/design_1_button_0_0/design_1_button_0_0.xci",
            "inst_hier_path": "ethernet/button",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "button",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "PIN": {
                "direction": "I"
              },
              "Q": {
                "direction": "O"
              }
            }
          },
          "rdmx_xmit_1": {
            "vlnv": "xilinx.com:module_ref:rdmx_xmit:1.0",
            "xci_name": "design_1_rdmx_xmit_0_1",
            "xci_path": "ip/design_1_rdmx_xmit_0_1/design_1_rdmx_xmit_0_1.xci",
            "inst_hier_path": "ethernet/rdmx_xmit_1",
            "parameters": {
              "FIFO_CLOCK_MODE": {
                "value": "independent_clock"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rdmx_xmit",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_qsfp0_ethernet_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_TX_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "src_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "src_resetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "src_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dst_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_TX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_qsfp0_ethernet_0_gt_txusrclk2",
                    "value_src": "default_prop"
                  }
                }
              },
              "packet_data_fifo_full": {
                "direction": "O"
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
            "inst_hier_path": "ethernet/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "fill_ram_0": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "design_1_fill_ram_0_0",
            "xci_path": "ip/design_1_fill_ram_0_0/design_1_fill_ram_0_0.xci",
            "inst_hier_path": "ethernet/fill_ram_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "20",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x000FFFFF",
                  "width": "20"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "1M",
                  "width": "20"
                }
              }
            }
          },
          "fill_ram_1": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "design_1_fill_ram_0_1",
            "xci_path": "ip/design_1_fill_ram_0_1/design_1_fill_ram_0_1.xci",
            "inst_hier_path": "ethernet/fill_ram_1",
            "parameters": {
              "FIRST_DATA": {
                "value": "0x30000000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "20",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x000FFFFF",
                  "width": "20"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "1M",
                  "width": "20"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn5": {
            "interface_ports": [
              "qsfp1_gt",
              "ch1_ethernet/eth_gt"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "qsfp0_gt",
              "ch0_ethernet/eth_gt"
            ]
          },
          "ch0_ethernet_ETH_RX_STREAM": {
            "interface_ports": [
              "data_consumer_0/AXIS_RX",
              "ch0_ethernet/ETH_RX_STREAM",
              "eth0_ila/SLOT_1_AXIS"
            ]
          },
          "ch1_ethernet_ETH_RX_STREAM": {
            "interface_ports": [
              "data_consumer_1/AXIS_RX",
              "ch1_ethernet/ETH_RX_STREAM",
              "eth1_ila/SLOT_1_AXIS"
            ]
          },
          "fill_ram_0_M_AXI": {
            "interface_ports": [
              "fill_ram_0/M_AXI",
              "rdmx_xmit_0/S_AXI"
            ]
          },
          "fill_ram_1_M_AXI": {
            "interface_ports": [
              "fill_ram_1/M_AXI",
              "rdmx_xmit_1/S_AXI"
            ]
          },
          "qsfp0_clk_1": {
            "interface_ports": [
              "qsfp0_clk",
              "ch0_ethernet/gt_ref_clk"
            ]
          },
          "qsfp1_clk_1": {
            "interface_ports": [
              "qsfp1_clk",
              "ch1_ethernet/gt_ref_clk"
            ]
          },
          "rdmx_xmit_0_AXIS_TX": {
            "interface_ports": [
              "rdmx_xmit_0/AXIS_TX",
              "ch0_ethernet/ETH_TX_STREAM",
              "eth0_ila/SLOT_0_AXIS"
            ]
          },
          "rdmx_xmit_1_AXIS_TX": {
            "interface_ports": [
              "rdmx_xmit_1/AXIS_TX",
              "ch1_ethernet/ETH_TX_STREAM",
              "eth1_ila/SLOT_0_AXIS"
            ]
          }
        },
        "nets": {
          "button_1_Q": {
            "ports": [
              "button/Q",
              "fill_ram_0/start",
              "fill_ram_1/start"
            ]
          },
          "button_2": {
            "ports": [
              "button",
              "button/PIN"
            ]
          },
          "ch0_ethernet_gt_txusrclk2": {
            "ports": [
              "ch0_ethernet/data_clk",
              "eth0_ila/clk",
              "rdmx_xmit_0/dst_clk",
              "data_consumer_0/clk"
            ]
          },
          "ch0_ethernet_rx_resetn": {
            "ports": [
              "ch0_ethernet/data_resetn",
              "eth0_ila/resetn"
            ]
          },
          "ch1_ethernet_tx_resetn": {
            "ports": [
              "ch1_ethernet/data_resetn",
              "eth1_ila/resetn"
            ]
          },
          "clock_1": {
            "ports": [
              "init_clk",
              "ch0_ethernet/init_clk",
              "ch1_ethernet/init_clk",
              "button/CLK",
              "rdmx_xmit_1/src_clk",
              "rdmx_xmit_0/src_clk",
              "fill_ram_0/clk",
              "fill_ram_1/clk"
            ]
          },
          "eth0_channel_up": {
            "ports": [
              "ch0_ethernet/channel_up",
              "eth0_channel_up"
            ]
          },
          "eth1_channel_up": {
            "ports": [
              "ch1_ethernet/channel_up",
              "eth1_channel_up"
            ]
          },
          "reset_in_1": {
            "ports": [
              "reset_100mhz",
              "ch0_ethernet/reset_100mhz",
              "ch1_ethernet/reset_100mhz",
              "reset_inverter/Op1"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "rdmx_xmit_0/src_resetn",
              "rdmx_xmit_1/src_resetn",
              "fill_ram_0/resetn",
              "fill_ram_1/resetn"
            ]
          },
          "tx_clk_1": {
            "ports": [
              "ch1_ethernet/data_clk",
              "eth1_ila/clk",
              "data_consumer_1/clk",
              "rdmx_xmit_1/dst_clk"
            ]
          }
        }
      },
      "source_100mhz": {
        "interface_ports": {
          "clk_100mhz": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "pb_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_100mhz_out": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "system_reset_100mhz": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1",
            "xci_path": "ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xci",
            "inst_hier_path": "source_100mhz/system_reset_100mhz"
          },
          "clock_buffer_100mhz": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_0",
            "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
            "inst_hier_path": "source_100mhz/clock_buffer_100mhz"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "clk_100mhz",
              "clock_buffer_100mhz/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "clock_buffer_100mhz_IBUF_OUT": {
            "ports": [
              "clock_buffer_100mhz/IBUF_OUT",
              "system_reset_100mhz/slowest_sync_clk",
              "clk_100mhz_out"
            ]
          },
          "pb_rst_n_1": {
            "ports": [
              "pb_rst_n",
              "system_reset_100mhz/ext_reset_in"
            ]
          },
          "system_reset_100mhz_peripheral_reset": {
            "ports": [
              "system_reset_100mhz/peripheral_reset",
              "peripheral_reset"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "GT_DIFF_REFCLK1_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "ethernet/qsfp0_clk"
        ]
      },
      "GT_DIFF_REFCLK1_0_3": {
        "interface_ports": [
          "qsfp1_clk",
          "ethernet/qsfp1_clk"
        ]
      },
      "clk_100mhz_1": {
        "interface_ports": [
          "clk_100mhz",
          "source_100mhz/clk_100mhz"
        ]
      },
      "qsfp_data_gt_serial_port_0": {
        "interface_ports": [
          "qsfp0_gt",
          "ethernet/qsfp0_gt"
        ]
      },
      "qsfp_data_gt_serial_port_1": {
        "interface_ports": [
          "qsfp1_gt",
          "ethernet/qsfp1_gt"
        ]
      }
    },
    "nets": {
      "PIN_0_1": {
        "ports": [
          "button",
          "ethernet/button"
        ]
      },
      "eth0_channel_up": {
        "ports": [
          "ethernet/eth0_channel_up",
          "eth0_up"
        ]
      },
      "eth1_channel_up": {
        "ports": [
          "ethernet/eth1_channel_up",
          "eth1_up"
        ]
      },
      "pb_rst_n_1": {
        "ports": [
          "pb_rst_n",
          "source_100mhz/pb_rst_n"
        ]
      },
      "reset_100mhz_1": {
        "ports": [
          "source_100mhz/peripheral_reset",
          "ethernet/reset_100mhz"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "source_100mhz/clk_100mhz_out",
          "ethernet/init_clk"
        ]
      }
    },
    "addressing": {
      "/ethernet/fill_ram_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_rdmx_xmit_0_reg0": {
                "address_block": "/ethernet/rdmx_xmit_0/S_AXI/reg0",
                "offset": "0x00000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/ethernet/fill_ram_1": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_rdmx_xmit_1_reg0": {
                "address_block": "/ethernet/rdmx_xmit_1/S_AXI/reg0",
                "offset": "0x00000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}