INFO-FLOW: Workspace /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1 opened at Wed Jul 27 06:04:59 +0000 2022
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.12 sec.
Execute   set_part xc7a200tffg1156-2 -tool vivado 
INFO: [HLS 200-1510] Running: set_part xc7a200tffg1156-2 -tool vivado 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a200tffg1156-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 0.37 sec.
Execute     ap_family_info 
Execute     send_msg_by_id ERROR @200-1023@%s xc7a200tffg1156-2 
ERROR: [HLS 200-1023] Part 'xc7a200tffg1156-2' is not installed.
Command   set_part done; error code: 2; 0.37 sec.
Command ap_source done; error code: 1; 0.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1 opened at Wed Jul 27 06:30:58 +0000 2022
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xcvu9p-flga2104-2-i -tool vivado 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i -tool vivado 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 0.36 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu9p:-flga2104:-2-i 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
ERROR: [HLS 200-644] The 'set_part -tool' hidden command is not supported.
Command   set_part done; error code: 1; 0.54 sec.
Command ap_source done; error code: 1; 1.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1 opened at Wed Jul 27 06:31:22 +0000 2022
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.37 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu9p:-flga2104:-2-i 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.71 sec.
Execute   set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu9p:-flga2104:-2-i 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command     ap_source done; error code: 1; 4 sec.
Command   csim_design done; error code: 1; 14.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.37 seconds. CPU system time: 1.03 seconds. Elapsed time: 14.85 seconds; current allocated memory: 64.368 MB.
Command ap_source done; error code: 1; 16.1 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1 opened at Wed Jul 27 06:33:39 +0000 2022
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.36 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu9p:-flga2104:-2-i 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.71 sec.
Execute   set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu9p:-flga2104:-2-i 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 64.436 MB.
INFO: [HLS 200-10] Analyzing design file 'src/bn128.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/bn128.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/bn128.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.09 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.err.log 
Command       ap_eval done; 0.65 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:112:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:113:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:114:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:115:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:116:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:117:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:118:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:119:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:120:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:121:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:130:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:131:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:132:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:133:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:134:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:135:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:136:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:137:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:138:14
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:139:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:140:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:141:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:142:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:143:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:144:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:145:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:146:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:147:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:148:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:149:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:105:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:106:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:123:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:165:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:166:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:167:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:168:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:169:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:170:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:171:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:172:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:173:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:174:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:175:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:176:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:177:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:178:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:179:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:180:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:181:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:182:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:183:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:184:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:185:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:186:10
Execute       send_msg_by_id WARNING @200-471@%s%s 55 src/bn128.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 55 issue(s) in file src/bn128.cpp
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.err.log 
Command       ap_eval done; 0.61 sec.
INFO: [HLS 200-10] Analyzing design file 'src/field.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/field.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/field.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       clang_tidy done; 0.78 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.err.log 
Command       ap_eval done; 0.43 sec.
INFO: [HLS 200-10] Analyzing design file 'src/bucket.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/bucket.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/bucket.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.err.log 
Command         ap_eval done; 1.16 sec.
Command       clang_tidy done; 1.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.err.log 
Command       ap_eval done; 0.53 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:40:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:142:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:226:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bucket.cpp:307:14
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:261:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:308:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:315:3
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: src/bucket.cpp:242:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:375:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:421:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:431:3
Execute       send_msg_by_id WARNING @200-471@%s%s 11 src/bucket.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/bucket.cpp
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.err.log 
Command       ap_eval done; 0.63 sec.
WARNING: [HLS 207-5522] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, and it is suggested to use style=flp as replacement.: src/bucket.cpp:227:34
INFO: [HLS 200-10] Analyzing design file 'src/msm.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/msm.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/msm.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Command       clang_tidy done; 1.12 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.err.log 
Command       ap_eval done; 0.46 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.err.log 
Command       ap_eval done; 0.53 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.36 seconds. CPU system time: 1.18 seconds. Elapsed time: 18.47 seconds; current allocated memory: 66.783 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.g.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.42 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.43 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=msm_arr -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=msm_arr -reflow-float-conversion -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.95 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=msm_arr 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=msm_arr -mllvm -hls-db-dir -mllvm /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.lto.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 5.72 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read(ap_uint<43>&)' into 'hls::stream<ap_uint<43>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::read(ap_uint<82>&)' into 'hls::stream<ap_uint<82>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'mod(ap_uint<26>)' into 'mul(ap_uint<13>, ap_uint<13>)' (src/field.cpp:48:12)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:71:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:72:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:92:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:91:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:90:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:89:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:86:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:83:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:80:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:77:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:75:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:73:9)
INFO: [HLS 214-131] Inlining function 'mod(ap_uint<26>)' into 'square(ap_uint<13>)' (src/field.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:46:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:45:11)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:44:11)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:43:11)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:42:11)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:41:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:40:11)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:38:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:37:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:36:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:35:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:33:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:32:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:28:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:26:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:25:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:18:12)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::write(ap_uint<43> const&)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:233:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:228:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::write(ap_uint<82> const&)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:159:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::empty() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:158:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:145:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::full() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:144:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::empty() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:144:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::stream(char const*)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:131:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::stream(char const*)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:129:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::stream(char const*)' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (src/msm.cpp:86:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::write(ap_uint<43> const&)' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (src/msm.cpp:112:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_2' (src/bucket.cpp:181:27) in function 'bucket_unit_csim_sr' completely with a factor of 7 (src/bucket.cpp:181:27)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:120:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:150:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i43.s_struct.ap_uint.46s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:151:41)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:167:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i82.s_struct.ap_uint.14s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:168:41)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i43.s_struct.ap_uint.46s' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 11.95 seconds; current allocated memory: 68.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 68.154 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top msm_arr -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.0.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 89.581 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 123.165 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc to /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'bucket_unit_csim_sr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'bucket_unit_csim_sr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_142_1' in function 'bucket_unit_csim_sr' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_198_3' (src/bucket.cpp:198) in function 'bucket_unit_csim_sr' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'B.V' (src/bucket.cpp:124) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_226_5_proc' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'bucket_unit_csim_sr'.
INFO: [XFORM 203-712] Applying dataflow to function 'bucket_unit_csim_sr' (src/bucket.cpp:132:1), detected/extracted 2 process function(s): 
	 'bucket_unit_csim_sr_Block_.split30_proc9'
	 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10'.
Command         transform done; 0.8 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/bn128.cpp:61:5) in function 'padd'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/msm.cpp:93:11) in function 'msm_arr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/bucket.cpp:199:12) to (src/bucket.cpp:209:36) in function 'bucket_unit_csim_sr_Block_.split30_proc9'... converting 16 basic blocks.
Command         transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 177.247 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.2.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'count_B.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'GBUFF_P.V' (src/msm.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'GBUFF_K.V' (src/msm.cpp:103:16)
INFO: [HLS 200-472] Inferring partial write operation for 'count_B.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' 
INFO: [HLS 200-472] Inferring partial write operation for 'fill_count' 
INFO: [HLS 200-472] Inferring partial write operation for 'B.V[0]' (src/bucket.cpp:183:17)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V[7]' (src/bucket.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' (src/bucket.cpp:186:25)
INFO: [HLS 200-472] Inferring partial write operation for 'fill_count' (src/bucket.cpp:187:29)
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' (src/bucket.cpp:212:23)
WARNING: [HLS 200-657] Generating channel BFIFO_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-1450] Process bucket_unit_csim_sr_Block_.split30_proc9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 1.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 242.878 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.7 sec.
Command     elaborate done; 34.21 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'msm_arr' ...
Execute       ap_set_top_model msm_arr 
WARNING: [SYN 201-103] Legalizing function name 'bucket_unit_csim_sr_Block_.split30_proc9' to 'bucket_unit_csim_sr_Block_split30_proc9'.
Execute       get_model_list msm_arr -filter all-wo-channel -topdown 
Execute       preproc_iomode -model msm_arr 
Execute       preproc_iomode -model bucket_unit_csim_sr 
Execute       preproc_iomode -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       preproc_iomode -model padd 
Execute       preproc_iomode -model pdouble 
Execute       preproc_iomode -model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       get_model_list msm_arr -filter all-wo-channel 
INFO-FLOW: Model list for configure: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Configuring Module : bucket_unit_csim_sr_Block_.split30_proc9 ...
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       apply_spec_resource_limit bucket_unit_csim_sr_Block_.split30_proc9 
INFO-FLOW: Configuring Module : pdouble ...
Execute       set_default_model pdouble 
Execute       apply_spec_resource_limit pdouble 
INFO-FLOW: Configuring Module : padd ...
Execute       set_default_model padd 
Execute       apply_spec_resource_limit padd 
INFO-FLOW: Configuring Module : bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 ...
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       apply_spec_resource_limit bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO-FLOW: Configuring Module : bucket_unit_csim_sr ...
Execute       set_default_model bucket_unit_csim_sr 
Execute       apply_spec_resource_limit bucket_unit_csim_sr 
INFO-FLOW: Configuring Module : msm_arr ...
Execute       set_default_model msm_arr 
Execute       apply_spec_resource_limit msm_arr 
INFO-FLOW: Model list for preprocess: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr_Block_.split30_proc9 ...
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       cdfg_preprocess -model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Block_.split30_proc9 
INFO-FLOW: Preprocessing Module: pdouble ...
Execute       set_default_model pdouble 
Execute       cdfg_preprocess -model pdouble 
Execute       rtl_gen_preprocess pdouble 
INFO-FLOW: Preprocessing Module: padd ...
Execute       set_default_model padd 
Execute       cdfg_preprocess -model padd 
Execute       rtl_gen_preprocess padd 
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 ...
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       cdfg_preprocess -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
WARNING: [HLS 200-1473] Flushable pipeline is not supported for loop pipelining, 'enable_flush'/'style=flp' option will be replaced with 'style=stp' for Loop 'VITIS_LOOP_226_5'.
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr ...
Execute       set_default_model bucket_unit_csim_sr 
Execute       cdfg_preprocess -model bucket_unit_csim_sr 
Execute       rtl_gen_preprocess bucket_unit_csim_sr 
INFO-FLOW: Preprocessing Module: msm_arr ...
Execute       set_default_model msm_arr 
Execute       cdfg_preprocess -model msm_arr 
Execute       rtl_gen_preprocess msm_arr 
INFO-FLOW: Model list for synthesis: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr_Block_split30_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       schedule -model bucket_unit_csim_sr_Block_.split30_proc9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'B_V_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'fill_count'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('bcount_addr_16_write_ln186', src/bucket.cpp:186) of variable 'add_ln186', src/bucket.cpp:186 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load', src/bucket.cpp:186) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load', src/bucket.cpp:186) on array 'bcount', src/bucket.cpp:140.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 22, loop 'VITIS_LOOP_142_1'
WARNING: [HLS 200-871] Estimated clock period (3.12681ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'bucket_unit_csim_sr_Block_split30_proc9' consists of the following:	'load' operation ('bcount_load_15', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [310]  (0.699 ns)
	'icmp' operation ('icmp_ln199_14', src/bucket.cpp:199) [312]  (0.848 ns)
	'select' operation ('select_ln199', src/bucket.cpp:199) [313]  (0.278 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)
	'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0 ns)
	'icmp' operation ('icmp_ln874_1') [320]  (0.656 ns)
	'and' operation ('and_ln209', src/bucket.cpp:209) [321]  (0.122 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 244.422 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.sched.adb -f 
INFO-FLOW: Finish scheduling bucket_unit_csim_sr_Block_.split30_proc9.
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       bind -model bucket_unit_csim_sr_Block_.split30_proc9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 245.807 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.bind.adb -f 
INFO-FLOW: Finish binding bucket_unit_csim_sr_Block_.split30_proc9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pdouble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pdouble 
Execute       schedule -model pdouble 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pdouble'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, function 'pdouble'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 246.739 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.sched.adb -f 
INFO-FLOW: Finish scheduling pdouble.
Execute       set_default_model pdouble 
Execute       bind -model pdouble 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 247.866 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.bind.adb -f 
INFO-FLOW: Finish binding pdouble.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padd 
Execute       schedule -model padd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'padd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, function 'padd'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 249.782 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.sched.adb -f 
INFO-FLOW: Finish scheduling padd.
Execute       set_default_model padd 
Execute       bind -model padd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 252.118 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.14 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.bind.adb -f 
INFO-FLOW: Finish binding padd.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       schedule -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_226_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'VITIS_LOOP_226_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 252.326 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       bind -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 252.657 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.95 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.bind.adb -f 
INFO-FLOW: Finish binding bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr 
Execute       schedule -model bucket_unit_csim_sr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 252.719 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.sched.adb -f 
INFO-FLOW: Finish scheduling bucket_unit_csim_sr.
Execute       set_default_model bucket_unit_csim_sr 
Execute       bind -model bucket_unit_csim_sr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 252.844 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.07 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.bind.adb -f 
INFO-FLOW: Finish binding bucket_unit_csim_sr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'msm_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model msm_arr 
Execute       schedule -model msm_arr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 253.243 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.sched.adb -f 
INFO-FLOW: Finish scheduling msm_arr.
Execute       set_default_model msm_arr 
Execute       bind -model msm_arr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 253.740 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.19 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.bind.adb -f 
INFO-FLOW: Finish binding msm_arr.
Execute       get_model_list msm_arr -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Block_.split30_proc9 
Execute       rtl_gen_preprocess pdouble 
Execute       rtl_gen_preprocess padd 
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       rtl_gen_preprocess bucket_unit_csim_sr 
Execute       rtl_gen_preprocess msm_arr 
INFO-FLOW: Model list for RTL generation: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr_Block_split30_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr_Block_.split30_proc9 -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'bucket_unit_csim_sr_Block_split30_proc9/BFIFO_2_din' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'bucket_unit_csim_sr_Block_split30_proc9/BFIFO_2_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr_Block_split30_proc9'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 255.969 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr_Block_.split30_proc9 -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr_Block_split30_proc9 
Execute       gen_rtl bucket_unit_csim_sr_Block_.split30_proc9 -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr_Block_split30_proc9 
Execute       syn_report -csynth -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Block_split30_proc9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Block_split30_proc9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model bucket_unit_csim_sr_Block_.split30_proc9 -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info bucket_unit_csim_sr_Block_.split30_proc9 -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pdouble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pdouble -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13ns_13ns_26_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pdouble'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 262.428 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl pdouble -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_pdouble 
Execute       gen_rtl pdouble -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_pdouble 
Execute       syn_report -csynth -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/pdouble_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/pdouble_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -model pdouble -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info pdouble -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padd -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13ns_13ns_26_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padd'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 271.122 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl padd -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_padd 
Execute       gen_rtl padd -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_padd 
Execute       syn_report -csynth -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/padd_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       syn_report -rtlxml -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/padd_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.39 sec.
Execute       db_write -model padd -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.adb 
Command       db_write done; 0.34 sec.
Execute       gen_tb_info padd -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' is 6948 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.88 seconds; current allocated memory: 281.287 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       gen_rtl bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       syn_report -csynth -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.99 sec.
Execute       db_write -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.adb 
Execute       gen_tb_info bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 282.332 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr 
Execute       gen_rtl bucket_unit_csim_sr -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr 
Execute       syn_report -csynth -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.1 sec.
Execute       db_write -model bucket_unit_csim_sr -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.adb 
Execute       gen_tb_info bucket_unit_csim_sr -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'msm_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model msm_arr -top_prefix  -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_z' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/K_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/B_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'msm_arr' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'msm_arr'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 283.525 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl msm_arr -istop -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr 
Execute       gen_rtl msm_arr -istop -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr 
Execute       syn_report -csynth -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/msm_arr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/msm_arr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.23 sec.
Execute       db_write -model msm_arr -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.adb 
Execute       gen_tb_info msm_arr -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr 
Execute       export_constraint_db -f -tool general -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       syn_report -designview -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.design.xml 
Command       syn_report done; 0.9 sec.
Execute       syn_report -csynthDesign -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks msm_arr 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain msm_arr 
INFO-FLOW: Model list for RTL component generation: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Handling components in module [bucket_unit_csim_sr_Block_split30_proc9] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0
INFO-FLOW: Handling components in module [pdouble] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
INFO-FLOW: Found component msm_arr_mul_mul_13ns_13ns_26_4_1.
INFO-FLOW: Append model msm_arr_mul_mul_13ns_13ns_26_4_1
INFO-FLOW: Handling components in module [padd] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
INFO-FLOW: Handling components in module [bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [bucket_unit_csim_sr] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
INFO-FLOW: Found component msm_arr_fifo_w43_d15_S.
INFO-FLOW: Append model msm_arr_fifo_w43_d15_S
INFO-FLOW: Found component msm_arr_fifo_w82_d48_A.
INFO-FLOW: Append model msm_arr_fifo_w82_d48_A
INFO-FLOW: Found component msm_arr_fifo_w13_d2_S.
INFO-FLOW: Append model msm_arr_fifo_w13_d2_S
INFO-FLOW: Found component msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0.
INFO-FLOW: Append model msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0
INFO-FLOW: Handling components in module [msm_arr] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO-FLOW: Found component msm_arr_GBUFF_P_V.
INFO-FLOW: Append model msm_arr_GBUFF_P_V
INFO-FLOW: Found component msm_arr_GBUFF_K_V.
INFO-FLOW: Append model msm_arr_GBUFF_K_V
INFO-FLOW: Found component msm_arr_count_B_V.
INFO-FLOW: Append model msm_arr_count_B_V
INFO-FLOW: Found component msm_arr_fifo_w43_d128_A.
INFO-FLOW: Append model msm_arr_fifo_w43_d128_A
INFO-FLOW: Append model bucket_unit_csim_sr_Block_split30_proc9
INFO-FLOW: Append model pdouble
INFO-FLOW: Append model padd
INFO-FLOW: Append model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10
INFO-FLOW: Append model bucket_unit_csim_sr
INFO-FLOW: Append model msm_arr
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1 msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 msm_arr_mul_mul_13ns_13ns_26_4_1 msm_arr_fifo_w43_d15_S msm_arr_fifo_w82_d48_A msm_arr_fifo_w13_d2_S msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0 msm_arr_GBUFF_P_V msm_arr_GBUFF_K_V msm_arr_count_B_V msm_arr_fifo_w43_d128_A bucket_unit_csim_sr_Block_split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0
INFO-FLOW: To file: write model msm_arr_mul_mul_13ns_13ns_26_4_1
INFO-FLOW: To file: write model msm_arr_fifo_w43_d15_S
INFO-FLOW: To file: write model msm_arr_fifo_w82_d48_A
INFO-FLOW: To file: write model msm_arr_fifo_w13_d2_S
INFO-FLOW: To file: write model msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0
INFO-FLOW: To file: write model msm_arr_GBUFF_P_V
INFO-FLOW: To file: write model msm_arr_GBUFF_K_V
INFO-FLOW: To file: write model msm_arr_count_B_V
INFO-FLOW: To file: write model msm_arr_fifo_w43_d128_A
INFO-FLOW: To file: write model bucket_unit_csim_sr_Block_split30_proc9
INFO-FLOW: To file: write model pdouble
INFO-FLOW: To file: write model padd
INFO-FLOW: To file: write model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10
INFO-FLOW: To file: write model bucket_unit_csim_sr
INFO-FLOW: To file: write model msm_arr
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): msm_arr
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.52 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'BFIFO_2_U(msm_arr_fifo_w43_d15_S)' using Shift Registers.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'CFIFO_U(msm_arr_fifo_w82_d48_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'num_padd_ops_c_U(msm_arr_fifo_w13_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0_U(msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0)' using Shift Registers.
Command       ap_source done; 0.32 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_GBUFF_P_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_GBUFF_K_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_count_B_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'BFIFO_1_U(msm_arr_fifo_w43_d128_A)' using Vivado Default RAMs.
Command       ap_source done; 0.36 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=msm_arr xml_exists=0
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.24 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=12
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       sc_get_clocks msm_arr 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 14.83 seconds; current allocated memory: 293.162 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for msm_arr.
INFO: [VLOG 209-307] Generating Verilog RTL for msm_arr.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model msm_arr -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 319.81 MHz
Command     autosyn done; 38.66 sec.
Command   csynth_design done; 72.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 44.48 seconds. CPU system time: 1.77 seconds. Elapsed time: 72.89 seconds; current allocated memory: 293.748 MB.
Command ap_source done; 74.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1 opened at Wed Jul 27 11:59:24 +0000 2022
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.4 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu9p:-flga2104:-2-i 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.56 sec.
Execute     ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.76 sec.
Execute   set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data single -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu9p-flga2104-2-i 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu9p:-flga2104:-2-i 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   config_compile -pipeline_style frp 
INFO: [HLS 200-1510] Running: config_compile -pipeline_style frp 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.34 seconds; current allocated memory: 64.439 MB.
INFO: [HLS 200-10] Analyzing design file 'src/bn128.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/bn128.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/bn128.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.cpp.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bn128.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.14 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bn128.pp.0.cpp.err.log 
Command       ap_eval done; 0.53 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:112:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:113:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:114:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:115:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:116:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:117:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:118:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:119:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:120:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:121:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:130:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:131:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:132:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:133:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:134:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:135:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:136:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:137:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:138:14
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:139:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:140:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:141:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:142:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:143:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:144:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:145:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:146:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:147:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:148:11
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:149:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:105:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:106:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bn128.cpp:123:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:165:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:166:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:167:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:168:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:169:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:170:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:171:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:172:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:173:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:174:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:175:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:176:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:177:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:178:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:179:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:180:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:181:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:182:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:183:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:184:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:185:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bn128.cpp:186:10
Execute       send_msg_by_id WARNING @200-471@%s%s 55 src/bn128.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 55 issue(s) in file src/bn128.cpp
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bn128.pp.0.cpp.err.log 
Command       ap_eval done; 0.61 sec.
INFO: [HLS 200-10] Analyzing design file 'src/field.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/field.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/field.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.cpp.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.field.pp.0.cpp.err.log 
Command         ap_eval done; 0.78 sec.
Command       clang_tidy done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.field.pp.0.cpp.err.log 
Command       ap_eval done; 0.38 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.field.pp.0.cpp.err.log 
Command       ap_eval done; 0.48 sec.
INFO: [HLS 200-10] Analyzing design file 'src/bucket.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/bucket.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/bucket.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.bucket.pp.0.cpp.err.log 
Command         ap_eval done; 1.21 sec.
Command       clang_tidy done; 1.27 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.bucket.pp.0.cpp.err.log 
Command       ap_eval done; 0.55 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:40:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:142:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:226:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/bucket.cpp:307:14
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:261:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:308:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:315:3
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: src/bucket.cpp:242:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:375:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:421:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/bucket.cpp:431:3
Execute       send_msg_by_id WARNING @200-471@%s%s 11 src/bucket.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/bucket.cpp
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.bucket.pp.0.cpp.err.log 
Command       ap_eval done; 0.67 sec.
WARNING: [HLS 207-5522] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, and it is suggested to use style=flp as replacement.: src/bucket.cpp:227:34
INFO: [HLS 200-10] Analyzing design file 'src/msm.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/msm.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/msm.cpp -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top msm_arr -name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
INFO-FLOW: Setting directive 'TOP' name=msm_arr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/.systemc_flag -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/all.directive.json -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.86 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang-tidy.msm.pp.0.cpp.err.log 
Command         ap_eval done; 1.1 sec.
Command       clang_tidy done; 1.17 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/xilinx-dataflow-lawyer.msm.pp.0.cpp.err.log 
Command       ap_eval done; 0.48 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.msm.pp.0.cpp.err.log 
Command       ap_eval done; 0.56 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.61 seconds. CPU system time: 1.07 seconds. Elapsed time: 19.25 seconds; current allocated memory: 66.818 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.g.bc" "/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bn128.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/field.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket.g.bc /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm.g.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.68 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=msm_arr -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=msm_arr -reflow-float-conversion -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.05 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       run_link_or_opt -opt -out /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=msm_arr 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=msm_arr -mllvm -hls-db-dir -mllvm /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -disable-inlined-alloca-merging=true -x ir /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.lto.bc > /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 5.79 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read(ap_uint<43>&)' into 'hls::stream<ap_uint<43>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::read(ap_uint<82>&)' into 'hls::stream<ap_uint<82>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'mod(ap_uint<26>)' into 'mul(ap_uint<13>, ap_uint<13>)' (src/field.cpp:48:12)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:71:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:72:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:92:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:91:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:90:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:89:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:86:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:83:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:80:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:77:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:75:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:73:9)
INFO: [HLS 214-131] Inlining function 'mod(ap_uint<26>)' into 'square(ap_uint<13>)' (src/field.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:46:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:45:11)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:44:11)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:43:11)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:42:11)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:41:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:40:11)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:38:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:37:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:36:9)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:35:10)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:33:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:32:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'add(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:28:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:26:10)
INFO: [HLS 214-131] Inlining function 'sub(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:25:9)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'mul(ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:18:12)
INFO: [HLS 214-131] Inlining function 'square(ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::write(ap_uint<43> const&)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:233:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:228:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::write(ap_uint<82> const&)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:159:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::empty() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:158:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::read()' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:145:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::full() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:144:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::empty() const' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:144:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<82>, 0>::stream(char const*)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:131:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::stream(char const*)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:129:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::stream(char const*)' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (src/msm.cpp:86:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<43>, 0>::write(ap_uint<43> const&)' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (src/msm.cpp:112:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_2' (src/bucket.cpp:181:27) in function 'bucket_unit_csim_sr' completely with a factor of 7 (src/bucket.cpp:181:27)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'pdouble(bn128_p)' (src/bn128.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'padd(bn128_p, bn128_p)' (src/bn128.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'bn128_p::bn128_p(ap_uint<13>, ap_uint<13>, ap_uint<13>)' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*)' (src/bucket.cpp:120:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:150:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i43.s_struct.ap_uint.46s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:151:41)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:167:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i82.s_struct.ap_uint.14s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.0s' into 'bucket_unit_csim_sr(ap_uint<13>, hls::stream<ap_uint<43>, 0>&, ap_uint<32>*, ap_uint<13>*) (.1)' (src/bucket.cpp:168:41)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i43.s_struct.ap_uint.46s' into 'msm_arr(ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<13>*, ap_uint<32>*)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.49 seconds. CPU system time: 0.32 seconds. Elapsed time: 12.54 seconds; current allocated memory: 68.265 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 68.267 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top msm_arr -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.0.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 89.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.32 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 123.273 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.g.1.bc to /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'bucket_unit_csim_sr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'bucket_unit_csim_sr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_142_1' in function 'bucket_unit_csim_sr' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_198_3' (src/bucket.cpp:198) in function 'bucket_unit_csim_sr' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'B.V' (src/bucket.cpp:124) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_226_5_proc' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'bucket_unit_csim_sr'.
INFO: [XFORM 203-712] Applying dataflow to function 'bucket_unit_csim_sr' (src/bucket.cpp:132:1), detected/extracted 2 process function(s): 
	 'bucket_unit_csim_sr_Block_.split30_proc9'
	 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10'.
Command         transform done; 0.86 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/bn128.cpp:61:5) in function 'padd'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/msm.cpp:93:11) in function 'msm_arr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/bucket.cpp:199:12) to (src/bucket.cpp:209:36) in function 'bucket_unit_csim_sr_Block_.split30_proc9'... converting 16 basic blocks.
Command         transform done; 0.54 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 177.357 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.2.bc -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'count_B.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'GBUFF_P.V' (src/msm.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'GBUFF_K.V' (src/msm.cpp:103:16)
INFO: [HLS 200-472] Inferring partial write operation for 'count_B.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' 
INFO: [HLS 200-472] Inferring partial write operation for 'fill_count' 
INFO: [HLS 200-472] Inferring partial write operation for 'B.V[0]' (src/bucket.cpp:183:17)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V[7]' (src/bucket.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' (src/bucket.cpp:186:25)
INFO: [HLS 200-472] Inferring partial write operation for 'fill_count' (src/bucket.cpp:187:29)
INFO: [HLS 200-472] Inferring partial write operation for 'bcount' (src/bucket.cpp:212:23)
WARNING: [HLS 200-657] Generating channel BFIFO_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-1450] Process bucket_unit_csim_sr_Block_.split30_proc9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 242.959 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.85 sec.
Command     elaborate done; 36.01 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'msm_arr' ...
Execute       ap_set_top_model msm_arr 
WARNING: [SYN 201-103] Legalizing function name 'bucket_unit_csim_sr_Block_.split30_proc9' to 'bucket_unit_csim_sr_Block_split30_proc9'.
Execute       get_model_list msm_arr -filter all-wo-channel -topdown 
Execute       preproc_iomode -model msm_arr 
Execute       preproc_iomode -model bucket_unit_csim_sr 
Execute       preproc_iomode -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       preproc_iomode -model padd 
Execute       preproc_iomode -model pdouble 
Execute       preproc_iomode -model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       get_model_list msm_arr -filter all-wo-channel 
INFO-FLOW: Model list for configure: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Configuring Module : bucket_unit_csim_sr_Block_.split30_proc9 ...
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       apply_spec_resource_limit bucket_unit_csim_sr_Block_.split30_proc9 
INFO-FLOW: Configuring Module : pdouble ...
Execute       set_default_model pdouble 
Execute       apply_spec_resource_limit pdouble 
INFO-FLOW: Configuring Module : padd ...
Execute       set_default_model padd 
Execute       apply_spec_resource_limit padd 
INFO-FLOW: Configuring Module : bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 ...
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       apply_spec_resource_limit bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO-FLOW: Configuring Module : bucket_unit_csim_sr ...
Execute       set_default_model bucket_unit_csim_sr 
Execute       apply_spec_resource_limit bucket_unit_csim_sr 
INFO-FLOW: Configuring Module : msm_arr ...
Execute       set_default_model msm_arr 
Execute       apply_spec_resource_limit msm_arr 
INFO-FLOW: Model list for preprocess: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr_Block_.split30_proc9 ...
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       cdfg_preprocess -model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Block_.split30_proc9 
INFO-FLOW: Preprocessing Module: pdouble ...
Execute       set_default_model pdouble 
Execute       cdfg_preprocess -model pdouble 
Execute       rtl_gen_preprocess pdouble 
INFO-FLOW: Preprocessing Module: padd ...
Execute       set_default_model padd 
Execute       cdfg_preprocess -model padd 
Execute       rtl_gen_preprocess padd 
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 ...
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       cdfg_preprocess -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
WARNING: [HLS 200-1473] Flushable pipeline is not supported for loop pipelining, 'enable_flush'/'style=flp' option will be replaced with 'style=stp' for Loop 'VITIS_LOOP_226_5'.
WARNING: [HLS 200-1518] Conflicting pipeline specifications/pragma, please verify pipeline pragma in 'padd', as well as pragma(s) in its caller(s).
WARNING: [HLS 200-1519] Pipeline spec in upper hierarchy is prioritized; pipeline style 'Free-Running Pipeline' replaced with 'Stalling Pipeline'.
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO-FLOW: Preprocessing Module: bucket_unit_csim_sr ...
Execute       set_default_model bucket_unit_csim_sr 
Execute       cdfg_preprocess -model bucket_unit_csim_sr 
Execute       rtl_gen_preprocess bucket_unit_csim_sr 
INFO-FLOW: Preprocessing Module: msm_arr ...
Execute       set_default_model msm_arr 
Execute       cdfg_preprocess -model msm_arr 
Execute       rtl_gen_preprocess msm_arr 
INFO-FLOW: Model list for synthesis: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr_Block_split30_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       schedule -model bucket_unit_csim_sr_Block_.split30_proc9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'B_V_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'fill_count'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('bcount_addr_16_write_ln186', src/bucket.cpp:186) of variable 'add_ln186', src/bucket.cpp:186 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load', src/bucket.cpp:186) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140.
WARNING: [HLS 200-880] The II Violation in module 'bucket_unit_csim_sr_Block_split30_proc9' (loop 'VITIS_LOOP_142_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('bcount_addr_17_write_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 and 'load' operation ('bcount_load', src/bucket.cpp:186) on array 'bcount', src/bucket.cpp:140.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 22, loop 'VITIS_LOOP_142_1'
WARNING: [HLS 200-871] Estimated clock period (3.12681ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'bucket_unit_csim_sr_Block_split30_proc9' consists of the following:	'load' operation ('bcount_load_15', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [310]  (0.699 ns)
	'icmp' operation ('icmp_ln199_14', src/bucket.cpp:199) [312]  (0.848 ns)
	'select' operation ('select_ln199', src/bucket.cpp:199) [313]  (0.278 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)
	'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0 ns)
	'icmp' operation ('icmp_ln874_1') [320]  (0.656 ns)
	'and' operation ('and_ln209', src/bucket.cpp:209) [321]  (0.122 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 244.502 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling bucket_unit_csim_sr_Block_.split30_proc9.
Execute       set_default_model bucket_unit_csim_sr_Block_.split30_proc9 
Execute       bind -model bucket_unit_csim_sr_Block_.split30_proc9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 245.888 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding bucket_unit_csim_sr_Block_.split30_proc9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pdouble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pdouble 
Execute       schedule -model pdouble 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pdouble'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, function 'pdouble'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 246.835 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.sched.adb -f 
INFO-FLOW: Finish scheduling pdouble.
Execute       set_default_model pdouble 
Execute       bind -model pdouble 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 247.963 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.bind.adb -f 
INFO-FLOW: Finish binding pdouble.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padd 
Execute       schedule -model padd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'padd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, function 'padd'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.07 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 249.881 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling padd.
Execute       set_default_model padd 
Execute       bind -model padd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 252.219 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.17 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding padd.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       schedule -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_226_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'VITIS_LOOP_226_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 252.426 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.
Execute       set_default_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       bind -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 252.757 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.96 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.bind.adb -f 
INFO-FLOW: Finish binding bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bucket_unit_csim_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bucket_unit_csim_sr 
Execute       schedule -model bucket_unit_csim_sr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 252.819 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.sched.adb -f 
INFO-FLOW: Finish scheduling bucket_unit_csim_sr.
Execute       set_default_model bucket_unit_csim_sr 
Execute       bind -model bucket_unit_csim_sr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 252.945 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.09 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.bind.adb -f 
INFO-FLOW: Finish binding bucket_unit_csim_sr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'msm_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model msm_arr 
Execute       schedule -model msm_arr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 253.343 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.sched.adb -f 
INFO-FLOW: Finish scheduling msm_arr.
Execute       set_default_model msm_arr 
Execute       bind -model msm_arr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 253.856 MB.
Execute       syn_report -verbosereport -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.bind.adb -f 
INFO-FLOW: Finish binding msm_arr.
Execute       get_model_list msm_arr -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Block_.split30_proc9 
Execute       rtl_gen_preprocess pdouble 
Execute       rtl_gen_preprocess padd 
Execute       rtl_gen_preprocess bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       rtl_gen_preprocess bucket_unit_csim_sr 
Execute       rtl_gen_preprocess msm_arr 
INFO-FLOW: Model list for RTL generation: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr_Block_split30_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr_Block_.split30_proc9 -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'Loop 1' in module 'bucket_unit_csim_sr_Block_split30_proc9', because it has a control structure that is incompatible.
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'Loop 2' in module 'bucket_unit_csim_sr_Block_split30_proc9', because it has a control structure that is incompatible.
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_142_1' in module 'bucket_unit_csim_sr_Block_split30_proc9', because it has a control structure that is incompatible.
WARNING: [RTGEN 206-101] Setting dangling out port 'bucket_unit_csim_sr_Block_split30_proc9/BFIFO_2_din' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'bucket_unit_csim_sr_Block_split30_proc9/BFIFO_2_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr_Block_split30_proc9'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 256.096 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr_Block_.split30_proc9 -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr_Block_split30_proc9 
Execute       gen_rtl bucket_unit_csim_sr_Block_.split30_proc9 -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr_Block_split30_proc9 
Execute       syn_report -csynth -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Block_split30_proc9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Block_split30_proc9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr_Block_.split30_proc9 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -model bucket_unit_csim_sr_Block_.split30_proc9 -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info bucket_unit_csim_sr_Block_.split30_proc9 -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pdouble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pdouble -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'pdouble' in module 'pdouble', because it is inside a pipeline module (not inside a sequential or dataflow module).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13ns_13ns_26_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pdouble'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 262.557 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl pdouble -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_pdouble 
Execute       gen_rtl pdouble -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_pdouble 
Execute       syn_report -csynth -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/pdouble_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/pdouble_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model pdouble -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -model pdouble -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info pdouble -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padd -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13ns_13ns_26_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padd'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 271.280 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl padd -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_padd 
Execute       gen_rtl padd -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_padd 
Execute       syn_report -csynth -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/padd_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       syn_report -rtlxml -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/padd_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model padd -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.42 sec.
Execute       db_write -model padd -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.adb 
Command       db_write done; 0.37 sec.
Execute       gen_tb_info padd -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10' is 6948 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.96 seconds; current allocated memory: 281.420 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       gen_rtl bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
Execute       syn_report -csynth -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1 sec.
Execute       db_write -model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.adb 
Execute       gen_tb_info bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bucket_unit_csim_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bucket_unit_csim_sr -top_prefix msm_arr_ -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bucket_unit_csim_sr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 282.478 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl bucket_unit_csim_sr -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr_bucket_unit_csim_sr 
Execute       gen_rtl bucket_unit_csim_sr -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr_bucket_unit_csim_sr 
Execute       syn_report -csynth -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/bucket_unit_csim_sr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model bucket_unit_csim_sr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.11 sec.
Execute       db_write -model bucket_unit_csim_sr -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.adb 
Execute       gen_tb_info bucket_unit_csim_sr -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'msm_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model msm_arr -top_prefix  -sub_prefix msm_arr_ -mg_file /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/P_arr_z' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/K_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'msm_arr/B_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'msm_arr' to 'ap_ctrl_hs'.
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_98_1' in module 'msm_arr', because it has a control structure that is incompatible.
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_108_2' in module 'msm_arr', because it has a control structure that is incompatible.
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_117_3' in module 'msm_arr', because it has a control structure that is incompatible.
INFO: [RTGEN 206-100] Finished creating RTL model for 'msm_arr'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 283.658 MB.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       gen_rtl msm_arr -istop -style xilinx -f -lang vhdl -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/vhdl/msm_arr 
Execute       gen_rtl msm_arr -istop -style xilinx -f -lang vlog -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/verilog/msm_arr 
Execute       syn_report -csynth -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/msm_arr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/msm_arr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.27 sec.
Execute       db_write -model msm_arr -f -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.adb 
Execute       gen_tb_info msm_arr -p /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr 
Execute       export_constraint_db -f -tool general -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       syn_report -designview -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.design.xml 
Command       syn_report done; 0.93 sec.
Execute       syn_report -csynthDesign -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model msm_arr -o /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks msm_arr 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain msm_arr 
INFO-FLOW: Model list for RTL component generation: bucket_unit_csim_sr_Block_.split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: Handling components in module [bucket_unit_csim_sr_Block_split30_proc9] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1
INFO-FLOW: Found component msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0.
INFO-FLOW: Append model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0
INFO-FLOW: Handling components in module [pdouble] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
INFO-FLOW: Found component msm_arr_mul_mul_13ns_13ns_26_4_1.
INFO-FLOW: Append model msm_arr_mul_mul_13ns_13ns_26_4_1
INFO-FLOW: Handling components in module [padd] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
INFO-FLOW: Handling components in module [bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [bucket_unit_csim_sr] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
INFO-FLOW: Found component msm_arr_fifo_w43_d15_S.
INFO-FLOW: Append model msm_arr_fifo_w43_d15_S
INFO-FLOW: Found component msm_arr_fifo_w82_d48_A.
INFO-FLOW: Append model msm_arr_fifo_w82_d48_A
INFO-FLOW: Found component msm_arr_fifo_w13_d2_S.
INFO-FLOW: Append model msm_arr_fifo_w13_d2_S
INFO-FLOW: Found component msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0.
INFO-FLOW: Append model msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0
INFO-FLOW: Handling components in module [msm_arr] ... 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO-FLOW: Found component msm_arr_GBUFF_P_V.
INFO-FLOW: Append model msm_arr_GBUFF_P_V
INFO-FLOW: Found component msm_arr_GBUFF_K_V.
INFO-FLOW: Append model msm_arr_GBUFF_K_V
INFO-FLOW: Found component msm_arr_count_B_V.
INFO-FLOW: Append model msm_arr_count_B_V
INFO-FLOW: Found component msm_arr_fifo_w43_d128_A.
INFO-FLOW: Append model msm_arr_fifo_w43_d128_A
INFO-FLOW: Append model bucket_unit_csim_sr_Block_split30_proc9
INFO-FLOW: Append model pdouble
INFO-FLOW: Append model padd
INFO-FLOW: Append model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10
INFO-FLOW: Append model bucket_unit_csim_sr
INFO-FLOW: Append model msm_arr
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1 msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 msm_arr_mul_mul_13ns_13ns_26_4_1 msm_arr_fifo_w43_d15_S msm_arr_fifo_w82_d48_A msm_arr_fifo_w13_d2_S msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0 msm_arr_GBUFF_P_V msm_arr_GBUFF_K_V msm_arr_count_B_V msm_arr_fifo_w43_d128_A bucket_unit_csim_sr_Block_split30_proc9 pdouble padd bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 bucket_unit_csim_sr msm_arr
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1
INFO-FLOW: To file: write model msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0
INFO-FLOW: To file: write model msm_arr_mul_mul_13ns_13ns_26_4_1
INFO-FLOW: To file: write model msm_arr_fifo_w43_d15_S
INFO-FLOW: To file: write model msm_arr_fifo_w82_d48_A
INFO-FLOW: To file: write model msm_arr_fifo_w13_d2_S
INFO-FLOW: To file: write model msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0
INFO-FLOW: To file: write model msm_arr_GBUFF_P_V
INFO-FLOW: To file: write model msm_arr_GBUFF_K_V
INFO-FLOW: To file: write model msm_arr_count_B_V
INFO-FLOW: To file: write model msm_arr_fifo_w43_d128_A
INFO-FLOW: To file: write model bucket_unit_csim_sr_Block_split30_proc9
INFO-FLOW: To file: write model pdouble
INFO-FLOW: To file: write model padd
INFO-FLOW: To file: write model bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10
INFO-FLOW: To file: write model bucket_unit_csim_sr
INFO-FLOW: To file: write model msm_arr
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): msm_arr
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.52 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'BFIFO_2_U(msm_arr_fifo_w43_d15_S)' using Shift Registers.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'CFIFO_U(msm_arr_fifo_w82_d48_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'num_padd_ops_c_U(msm_arr_fifo_w13_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0_U(msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0)' using Shift Registers.
Command       ap_source done; 0.3 sec.
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_GBUFF_P_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_GBUFF_K_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'msm_arr_count_B_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'BFIFO_1_U(msm_arr_fifo_w43_d128_A)' using Vivado Default RAMs.
Command       ap_source done; 0.4 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=msm_arr xml_exists=1
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.compgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=12
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.rtl_wrap.cfg.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Block_split30_proc9.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/pdouble.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/padd.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/bucket_unit_csim_sr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.tbgen.tcl 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.constraint.tcl 
Execute       sc_get_clocks msm_arr 
Execute       source /home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.89 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.88 seconds; current allocated memory: 293.283 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for msm_arr.
INFO: [VLOG 209-307] Generating Verilog RTL for msm_arr.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/51202.iskumar789.gmail.com/msm/zprize_msm_cloud_sync/hls_msm_32w_13bit/hls_msm_32w_13bit/solution1/.autopilot/db/msm_arr.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model msm_arr -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 319.81 MHz
Command     autosyn done; 39.16 sec.
Command   csynth_design done; 75.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45.59 seconds. CPU system time: 1.83 seconds. Elapsed time: 75.22 seconds; current allocated memory: 293.884 MB.
Command ap_source done; 76.59 sec.
Execute cleanup_all 
