

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_5_5_s'
================================================================
* Date:           Thu May 27 10:45:12 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.113 us | 0.113 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       15|       15|         2|          1|          1|    15|    yes   |
        |- Loop 2  |       15|       15|         2|          1|          1|    15|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       52|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      326|    -|
|Register             |        -|      -|     1022|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1022|      378|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_282_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_369_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_135                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_276_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln637_fu_363_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_condition_239                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  52|          30|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_187_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_02_0_i_phi_fu_175_p4       |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_195  |  65|         16|   32|        512|
    |ap_sig_allocacmp_local_U_0_0_064_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_100_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_101_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_102_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_103_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_104_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_105_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_106_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_107_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_108_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_109_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_110_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_111_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_112_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_113_load           |   9|          2|   32|         64|
    |c3_0_i_reg_183                          |   9|          2|    4|          8|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_171                        |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 326|         72|  536|       1526|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_195  |  32|   0|   32|          0|
    |c2_V_reg_544                            |   5|   0|    5|          0|
    |c3_0_i_reg_183                          |   4|   0|    4|          0|
    |c3_reg_553                              |   4|   0|    4|          0|
    |icmp_ln587_reg_540                      |   1|   0|    1|          0|
    |icmp_ln637_reg_549                      |   1|   0|    1|          0|
    |local_U_0_0_064_load_reg_465            |  32|   0|   32|          0|
    |p_02_0_i_reg_171                        |   5|   0|    5|          0|
    |tmp_100_fu_102                          |  32|   0|   32|          0|
    |tmp_100_load_reg_470                    |  32|   0|   32|          0|
    |tmp_101_fu_106                          |  32|   0|   32|          0|
    |tmp_101_load_reg_475                    |  32|   0|   32|          0|
    |tmp_102_fu_110                          |  32|   0|   32|          0|
    |tmp_102_load_reg_480                    |  32|   0|   32|          0|
    |tmp_103_fu_114                          |  32|   0|   32|          0|
    |tmp_103_load_reg_485                    |  32|   0|   32|          0|
    |tmp_104_fu_118                          |  32|   0|   32|          0|
    |tmp_104_load_reg_490                    |  32|   0|   32|          0|
    |tmp_105_fu_122                          |  32|   0|   32|          0|
    |tmp_105_load_reg_495                    |  32|   0|   32|          0|
    |tmp_106_fu_126                          |  32|   0|   32|          0|
    |tmp_106_load_reg_500                    |  32|   0|   32|          0|
    |tmp_107_fu_130                          |  32|   0|   32|          0|
    |tmp_107_load_reg_505                    |  32|   0|   32|          0|
    |tmp_108_fu_134                          |  32|   0|   32|          0|
    |tmp_108_load_reg_510                    |  32|   0|   32|          0|
    |tmp_109_fu_138                          |  32|   0|   32|          0|
    |tmp_109_load_reg_515                    |  32|   0|   32|          0|
    |tmp_110_fu_142                          |  32|   0|   32|          0|
    |tmp_110_load_reg_520                    |  32|   0|   32|          0|
    |tmp_111_fu_146                          |  32|   0|   32|          0|
    |tmp_111_load_reg_525                    |  32|   0|   32|          0|
    |tmp_112_fu_150                          |  32|   0|   32|          0|
    |tmp_112_load_reg_530                    |  32|   0|   32|          0|
    |tmp_113_fu_154                          |  32|   0|   32|          0|
    |tmp_113_load_reg_535                    |  32|   0|   32|          0|
    |tmp_fu_98                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1022|   0| 1022|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<5, 5> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_100 = alloca float"   --->   Operation 9 'alloca' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_101 = alloca float"   --->   Operation 10 'alloca' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_102 = alloca float"   --->   Operation 11 'alloca' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_103 = alloca float"   --->   Operation 12 'alloca' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_104 = alloca float"   --->   Operation 13 'alloca' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_105 = alloca float"   --->   Operation 14 'alloca' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_106 = alloca float"   --->   Operation 15 'alloca' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_107 = alloca float"   --->   Operation 16 'alloca' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_108 = alloca float"   --->   Operation 17 'alloca' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_109 = alloca float"   --->   Operation 18 'alloca' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_110 = alloca float"   --->   Operation 19 'alloca' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_111 = alloca float"   --->   Operation 20 'alloca' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_112 = alloca float"   --->   Operation 21 'alloca' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_113 = alloca float"   --->   Operation 22 'alloca' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 5, %0 ], [ %c2_V, %hls_label_529_end ]"   --->   Operation 26 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_U_0_0_064_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 27 'load' 'local_U_0_0_064_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_100_load = load float* %tmp_100" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'tmp_100_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_101_load = load float* %tmp_101" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_101_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_102_load = load float* %tmp_102" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_102_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_103_load = load float* %tmp_103" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_103_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_104_load = load float* %tmp_104" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_104_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_105_load = load float* %tmp_105" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_105_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_106_load = load float* %tmp_106" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 34 'load' 'tmp_106_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_107_load = load float* %tmp_107" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 35 'load' 'tmp_107_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_108_load = load float* %tmp_108" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 36 'load' 'tmp_108_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_109_load = load float* %tmp_109" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 37 'load' 'tmp_109_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_110_load = load float* %tmp_110" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 38 'load' 'tmp_110_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_111_load = load float* %tmp_111" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 39 'load' 'tmp_111_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_112_load = load float* %tmp_112" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 40 'load' 'tmp_112_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_113_load = load float* %tmp_113" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 41 'load' 'tmp_113_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.63ns)   --->   "%icmp_ln587 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 42 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<5, 5>.exit.preheader", label %hls_label_529_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "switch i5 %p_02_0_i, label %branch34 [
    i5 5, label %hls_label_529_begin.hls_label_529_end_crit_edge
    i5 6, label %branch21
    i5 7, label %branch22
    i5 8, label %branch23
    i5 9, label %branch24
    i5 10, label %branch25
    i5 11, label %branch26
    i5 12, label %branch27
    i5 13, label %branch28
    i5 14, label %branch29
    i5 15, label %branch30
    i5 -16, label %branch31
    i5 -15, label %branch32
    i5 -14, label %branch33
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 45 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.63>
ST_2 : Operation 46 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 46 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str80)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 47 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 48 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "%tmp_116 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 49 'read' 'tmp_116' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_112" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_111" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_110" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_109" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_108" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_107" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_106" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_105" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 64 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_104" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 66 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 67 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_103" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 68 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 69 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_102" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 70 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 71 'br' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_101" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 72 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 73 'br' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_100" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 74 'store' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 75 'br' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 76 'store' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 77 'br' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_113" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 78 'store' <Predicate = (p_02_0_i != 5 & p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_529_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 79 'br' <Predicate = (p_02_0_i != 5 & p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_1013 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str80, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 80 'specregionend' 'empty_1013' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 81 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 82 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<5, 5>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.88>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%c3_0_i = phi i4 [ %c3, %hls_label_530_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<5, 5>.exit.preheader" ]"   --->   Operation 83 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.65ns)   --->   "%icmp_ln637 = icmp eq i4 %c3_0_i, -1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 84 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_1014 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 85 'speclooptripcount' 'empty_1014' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 86 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<5, 5>.exit", label %hls_label_530_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.88ns)   --->   "switch i4 %c3_0_i, label %branch14 [
    i4 0, label %hls_label_530_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 88 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.88>
ST_5 : Operation 89 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 89 'br' <Predicate = (!icmp_ln637 & c3_0_i == 13)> <Delay = 0.88>
ST_5 : Operation 90 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 90 'br' <Predicate = (!icmp_ln637 & c3_0_i == 12)> <Delay = 0.88>
ST_5 : Operation 91 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 91 'br' <Predicate = (!icmp_ln637 & c3_0_i == 11)> <Delay = 0.88>
ST_5 : Operation 92 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 92 'br' <Predicate = (!icmp_ln637 & c3_0_i == 10)> <Delay = 0.88>
ST_5 : Operation 93 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 93 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.88>
ST_5 : Operation 94 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 94 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.88>
ST_5 : Operation 95 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 95 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.88>
ST_5 : Operation 96 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 96 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.88>
ST_5 : Operation 97 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 97 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.88>
ST_5 : Operation 98 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 98 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.88>
ST_5 : Operation 99 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 99 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.88>
ST_5 : Operation 100 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 100 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.88>
ST_5 : Operation 101 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 101 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.88>
ST_5 : Operation 102 [1/1] (0.88ns)   --->   "br label %hls_label_530_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 102 'br' <Predicate = (!icmp_ln637 & c3_0_i == 15) | (!icmp_ln637 & c3_0_i == 14)> <Delay = 0.88>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str79)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 103 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 104 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_100_load, %branch1 ], [ %tmp_101_load, %branch2 ], [ %tmp_102_load, %branch3 ], [ %tmp_103_load, %branch4 ], [ %tmp_104_load, %branch5 ], [ %tmp_105_load, %branch6 ], [ %tmp_106_load, %branch7 ], [ %tmp_107_load, %branch8 ], [ %tmp_108_load, %branch9 ], [ %tmp_109_load, %branch10 ], [ %tmp_110_load, %branch11 ], [ %tmp_111_load, %branch12 ], [ %tmp_112_load, %branch13 ], [ %tmp_113_load, %branch14 ], [ %local_U_0_0_064_load, %hls_label_530_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 105 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 106 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_1015 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str79, i32 %tmp_5)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 107 'specregionend' 'empty_1015' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<5, 5>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 108 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_100              (alloca           ) [ 00110000]
tmp_101              (alloca           ) [ 00110000]
tmp_102              (alloca           ) [ 00110000]
tmp_103              (alloca           ) [ 00110000]
tmp_104              (alloca           ) [ 00110000]
tmp_105              (alloca           ) [ 00110000]
tmp_106              (alloca           ) [ 00110000]
tmp_107              (alloca           ) [ 00110000]
tmp_108              (alloca           ) [ 00110000]
tmp_109              (alloca           ) [ 00110000]
tmp_110              (alloca           ) [ 00110000]
tmp_111              (alloca           ) [ 00110000]
tmp_112              (alloca           ) [ 00110000]
tmp_113              (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_064_load (load             ) [ 00001110]
tmp_100_load         (load             ) [ 00001110]
tmp_101_load         (load             ) [ 00001110]
tmp_102_load         (load             ) [ 00001110]
tmp_103_load         (load             ) [ 00001110]
tmp_104_load         (load             ) [ 00001110]
tmp_105_load         (load             ) [ 00001110]
tmp_106_load         (load             ) [ 00001110]
tmp_107_load         (load             ) [ 00001110]
tmp_108_load         (load             ) [ 00001110]
tmp_109_load         (load             ) [ 00001110]
tmp_110_load         (load             ) [ 00001110]
tmp_111_load         (load             ) [ 00001110]
tmp_112_load         (load             ) [ 00001110]
tmp_113_load         (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_116              (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_1013           (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_1014           (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_5                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_1015           (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_100_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_101_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_102_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_103_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_104_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_105_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_105/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_106_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_106/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_107_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_108_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_108/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_109_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_109/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_110_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_110/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_111_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_111/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_112_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_112/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_113_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_113/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_116_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_116/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln641_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_02_0_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_02_0_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c3_0_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c3_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="fifo_data_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="fifo_data_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="3"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="32" slack="3"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="32" slack="3"/>
<pin id="206" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="8" bw="32" slack="3"/>
<pin id="208" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="10" bw="32" slack="3"/>
<pin id="210" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="12" bw="32" slack="3"/>
<pin id="212" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="14" bw="32" slack="3"/>
<pin id="214" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="16" bw="32" slack="3"/>
<pin id="216" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="18" bw="32" slack="3"/>
<pin id="218" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="20" bw="32" slack="3"/>
<pin id="220" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="22" bw="32" slack="3"/>
<pin id="222" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="24" bw="32" slack="3"/>
<pin id="224" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="26" bw="32" slack="3"/>
<pin id="226" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="28" bw="32" slack="3"/>
<pin id="228" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="30" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="local_U_0_0_064_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_064_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_100_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_100_load/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_101_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_101_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_102_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_102_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_103_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_103_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_104_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_104_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_105_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_105_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_106_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_106_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_107_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_107_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_108_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_108_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_109_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_109_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_110_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_110_load/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_111_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_111_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_112_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_112_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_113_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_113_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln587_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="c2_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln592_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln592_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln592_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln592_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln592_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln592_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln592_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln592_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln592_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln592_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln592_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln592_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln592_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln592_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln592_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="2"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln637_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="c3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_100_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_101_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_102_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_103_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_104_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_105_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_106_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_107_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_108_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_109_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_110_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_111_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_112_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_113_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="465" class="1005" name="local_U_0_0_064_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="3"/>
<pin id="467" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_064_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_100_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="3"/>
<pin id="472" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_100_load "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_101_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="3"/>
<pin id="477" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_101_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_102_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_102_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_103_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="3"/>
<pin id="487" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_103_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_104_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_104_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_105_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_105_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_106_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="3"/>
<pin id="502" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_106_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_107_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_107_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_108_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="3"/>
<pin id="512" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_108_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_109_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="3"/>
<pin id="517" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_110_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="3"/>
<pin id="522" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_110_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_111_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="3"/>
<pin id="527" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_111_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_112_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="3"/>
<pin id="532" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_112_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_113_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_113_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln587_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="544" class="1005" name="c2_V_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="549" class="1005" name="icmp_ln637_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="553" class="1005" name="c3_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="230"><net_src comp="198" pin="30"/><net_sink comp="164" pin=2"/></net>

<net id="280"><net_src comp="175" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="175" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="158" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="158" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="158" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="158" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="158" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="158" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="158" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="158" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="158" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="158" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="158" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="158" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="158" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="158" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="187" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="187" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="98" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="384"><net_src comp="102" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="390"><net_src comp="106" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="396"><net_src comp="110" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="402"><net_src comp="114" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="408"><net_src comp="118" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="414"><net_src comp="122" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="420"><net_src comp="126" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="426"><net_src comp="130" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="432"><net_src comp="134" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="438"><net_src comp="138" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="444"><net_src comp="142" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="450"><net_src comp="146" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="456"><net_src comp="150" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="462"><net_src comp="154" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="468"><net_src comp="231" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="198" pin=28"/></net>

<net id="473"><net_src comp="234" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="478"><net_src comp="237" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="483"><net_src comp="240" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="488"><net_src comp="243" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="493"><net_src comp="246" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="498"><net_src comp="249" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="503"><net_src comp="252" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="198" pin=12"/></net>

<net id="508"><net_src comp="255" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="513"><net_src comp="258" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="198" pin=16"/></net>

<net id="518"><net_src comp="261" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="198" pin=18"/></net>

<net id="523"><net_src comp="264" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="198" pin=20"/></net>

<net id="528"><net_src comp="267" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="198" pin=22"/></net>

<net id="533"><net_src comp="270" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="198" pin=24"/></net>

<net id="538"><net_src comp="273" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="198" pin=26"/></net>

<net id="543"><net_src comp="276" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="282" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="552"><net_src comp="363" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="369" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<5, 5> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_1013 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_1015 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_276    |    0    |    11   |
|          |     icmp_ln637_fu_363    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_282       |    0    |    6    |
|          |         c3_fu_369        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_116_read_fu_158   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_164 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_544        |    5   |
|       c3_0_i_reg_183       |    4   |
|         c3_reg_553         |    4   |
|      fifo_data_reg_195     |   32   |
|     icmp_ln587_reg_540     |    1   |
|     icmp_ln637_reg_549     |    1   |
|local_U_0_0_064_load_reg_465|   32   |
|      p_02_0_i_reg_171      |    5   |
|    tmp_100_load_reg_470    |   32   |
|       tmp_100_reg_381      |   32   |
|    tmp_101_load_reg_475    |   32   |
|       tmp_101_reg_387      |   32   |
|    tmp_102_load_reg_480    |   32   |
|       tmp_102_reg_393      |   32   |
|    tmp_103_load_reg_485    |   32   |
|       tmp_103_reg_399      |   32   |
|    tmp_104_load_reg_490    |   32   |
|       tmp_104_reg_405      |   32   |
|    tmp_105_load_reg_495    |   32   |
|       tmp_105_reg_411      |   32   |
|    tmp_106_load_reg_500    |   32   |
|       tmp_106_reg_417      |   32   |
|    tmp_107_load_reg_505    |   32   |
|       tmp_107_reg_423      |   32   |
|    tmp_108_load_reg_510    |   32   |
|       tmp_108_reg_429      |   32   |
|    tmp_109_load_reg_515    |   32   |
|       tmp_109_reg_435      |   32   |
|    tmp_110_load_reg_520    |   32   |
|       tmp_110_reg_441      |   32   |
|    tmp_111_load_reg_525    |   32   |
|       tmp_111_reg_447      |   32   |
|    tmp_112_load_reg_530    |   32   |
|       tmp_112_reg_453      |   32   |
|    tmp_113_load_reg_535    |   32   |
|       tmp_113_reg_459      |   32   |
|         tmp_reg_375        |   32   |
+----------------------------+--------+
|            Total           |  1012  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_171 |  p0  |   2  |   5  |   10   ||    9    |
|  c3_0_i_reg_183  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1012  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1012  |   50   |
+-----------+--------+--------+--------+
