Pipelined_MIPS with 5-stage: IF, ID, EX, MEM, WB 
This is the final project of DSD course.
Cache type: Write-back, direct-mapped.
