# MIPS-CPU

This repository contains the lab projects for ICE2603 (2021 Spring). This project aims to implement a pipelined MIPS CPU on an FPGA board.

## Environment Setup

* This repository was developed with Quartus Prime 20.1.1.
* The circuits implemented were simulated with ModelSim, and tested on Intel (Altera) DE1-SoC Board.

## License

* My codes are provided under GNU General Public License v3.0. See `LICENSE` for more information.
