##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_3       | Frequency: 53.99 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: I2S_Clock     | Frequency: 65.62 MHz  | Target: 5.33 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3       Clock_3        41666.7          23145       N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      187500           172261      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_SDI_five(0)_PAD   16847         I2S_Clock:R       
I2S_SDI_four(0)_PAD   14737         I2S_Clock:R       
I2S_SDI_one(0)_PAD    17942         I2S_Clock:R       
I2S_SDI_seven(0)_PAD  18192         I2S_Clock:R       
I2S_SDI_six(0)_PAD    16706         I2S_Clock:R       
I2S_SDI_three(0)_PAD  15711         I2S_Clock:R       
I2S_SDI_two(0)_PAD    17095         I2S_Clock:R       
MISO_1(0)_PAD         15877         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
I2S_five_ws(0)_PAD   23903         I2S_Clock:R       
I2S_four_ws(0)_PAD   22722         I2S_Clock:R       
I2S_one(0)_PAD       24571         I2S_Clock:R       
I2S_one(1)_PAD       23927         I2S_Clock:R       
I2S_seven_ws(0)_PAD  24308         I2S_Clock:R       
I2S_six_ws(0)_PAD    25202         I2S_Clock:R       
I2S_three_ws(0)_PAD  24930         I2S_Clock:R       
I2S_two_ws(0)_PAD    24340         I2S_Clock:R       
MOSI_1(0)_PAD        32501         Clock_3:R         
SCLK_1(0)_PAD        23469         Clock_3:R         
cs(0)_PAD            24667         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 53.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell85     3395   8755  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell85     3350  12105  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell29     2907  15012  23145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell29         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 65.62 MHz | Target: 5.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 172261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     2299   5879  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350   9229  172261  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    5510  14739  172261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell85     3395   8755  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell85     3350  12105  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell29     2907  15012  23145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell29         0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 172261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     2299   5879  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350   9229  172261  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    5510  14739  172261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell85     3395   8755  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell85     3350  12105  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell29     2907  15012  23145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13631
-------------------------------------   ----- 
End-of-path arrival time (ps)           13631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2636   7996  24526  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11346  24526  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell29     2285  13631  24526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  25672  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell3      3380   5320  27838  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3      3350   8670  27838  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2309  10979  27838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 29306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           11861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  29306  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell7      2624   6204  29306  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell7      3350   9554  29306  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    2308  11861  29306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell28     3421   8781  29376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  23145  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell31     3395   8755  29402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 30181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10985
-------------------------------------   ----- 
End-of-path arrival time (ps)           10985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell     1940   1940  25672  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell3     3380   5320  27838  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3     3350   8670  27838  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell2   2315  10985  30181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell25     1250   1250  26906  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   4185   5435  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell27     1250   1250  27276  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   4179   5429  30228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 30297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30297  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell26     4279   7859  30297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 30314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30297  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell25     4262   7842  30314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 30314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30297  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell27     4262   7842  30314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 30407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell25    1250   1250  26906  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell5     3269   4519  30407  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell5     3350   7869  30407  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell2   2891  10760  30407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell26     1250   1250  27364  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3895   5145  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 30592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24888  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell25   5625   7565  30592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 30592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24888  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell27   5625   7565  30592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 30592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24888  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell32   5625   7565  30592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 30612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24901  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell26   5605   7545  30612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 31362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell33   1250   1250  31362  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    4995   6245  31362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24888  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell26   4659   6599  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24901  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell25   4606   6546  31611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24901  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell27   4606   6546  31611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24901  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell32   4606   6546  31611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell28   5283   6533  31624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31911p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25650  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell26   4306   6246  31911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25672  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell26   4294   6234  31923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25672  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell25   4266   6206  31951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25672  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell27   4266   6206  31951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25672  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell32   4266   6206  31951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell28   4910   6160  31996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32062p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27354  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell26   4155   6095  32062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27354  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell25   4135   6075  32082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27354  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell27   4135   6075  32082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27354  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell32   4135   6075  32082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25650  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell25   4133   6073  32084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25650  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell27   4133   6073  32084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25650  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell32   4133   6073  32084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell28   4822   6072  32084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell32   1250   1250  26694  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell25   4529   5779  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell32   1250   1250  26694  RISE       1
\SPIM:BSPIM:state_0\/main_9  macrocell27   4529   5779  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell32   1250   1250  26694  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell32   4529   5779  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell25   1250   1250  26906  RISE       1
Net_263/main_1          macrocell24   4354   5604  32553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell33   4354   5604  32553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell30   4202   5452  32704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell30   4199   5449  32707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_263/main_3
Capture Clock  : Net_263/clock_0
Path slack     : 32718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell27   1250   1250  27276  RISE       1
Net_263/main_3          macrocell24   4188   5438  32718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell33   4188   5438  32718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25672  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell30   3380   5320  32836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27354  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell30   3223   5163  32994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25650  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell30   3222   5162  32994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_268/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 33104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell14         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_268/q       macrocell14   1250   1250  33104  RISE       1
Net_268/main_0  macrocell14   3803   5053  33104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33157p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24888  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell30   3060   5000  33157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33170p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24901  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell30   3047   4987  33170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell31   1250   1250  33246  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell28   3660   4910  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell32   1250   1250  26694  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell26   3533   4783  33373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 33381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_263/q       macrocell24   1250   1250  33381  RISE       1
Net_263/main_0  macrocell24   3525   4775  33381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 33492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell25   1250   1250  26906  RISE       1
Net_268/main_1          macrocell14   3415   4665  33492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell26   3415   4665  33492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell25   3409   4659  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell27   3409   4659  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell25   1250   1250  26906  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell32   3409   4659  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_268/main_2
Capture Clock  : Net_268/clock_0
Path slack     : 33659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell26   1250   1250  27364  RISE       1
Net_268/main_2          macrocell14   3248   4498  33659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell26   3248   4498  33659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell25   3236   4486  33671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell27   3236   4486  33671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell32   3236   4486  33671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 33771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell33   1250   1250  31362  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell33   3136   4386  33771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell30   3110   4360  33797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_263/main_2
Capture Clock  : Net_263/clock_0
Path slack     : 33814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell26   1250   1250  27364  RISE       1
Net_263/main_2          macrocell24   3093   4343  33814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 33814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell26   1250   1250  27364  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell33   3093   4343  33814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_268/main_3
Capture Clock  : Net_268/clock_0
Path slack     : 33830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell27   1250   1250  27276  RISE       1
Net_268/main_3          macrocell14   3076   4326  33830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell26   3076   4326  33830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell25   2930   4180  33977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell27   2930   4180  33977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell27   1250   1250  27276  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell32   2930   4180  33977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 34586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell30   1250   1250  34586  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell30   2321   3571  34586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_hs_reg\/q       macrocell28   1250   1250  34612  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell28   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 172261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     2299   5879  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350   9229  172261  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    5510  14739  172261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfour:bI2S:BitCounter\/clock
Path slack     : 173125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2   controlcell4   1210   1210  173125  RISE       1
\I2Sfour:bI2S:BitCounter\/enable  count7cell     9105  10315  173125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 173431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13569
-------------------------------------   ----- 
End-of-path arrival time (ps)           13569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  173431  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell12     4376   7956  173431  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell12     3350  11306  173431  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    2263  13569  173431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 173458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  173458  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_2   macrocell19   8592  10532  173458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:reset\/main_0
Capture Clock  : \I2Sfour:bI2S:reset\/clock_0
Path slack     : 173657p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10333
-------------------------------------   ----- 
End-of-path arrival time (ps)           10333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  173125  RISE       1
\I2Sfour:bI2S:reset\/main_0      macrocell52    9123  10333  173657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 173670p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10320
-------------------------------------   ----- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  173670  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_3          macrocell21     6740  10320  173670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174008p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  173458  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_2   macrocell20   8042   9982  174008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 174111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  174111  RISE       1
\I2Sfive:bI2S:rxenable\/main_7     macrocell77   7939   9879  174111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  174119  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_1   macrocell20   7931   9871  174119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 174119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7371
-------------------------------------   ---- 
End-of-path arrival time (ps)           7371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q                macrocell38     1250   1250  174119  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell3   6121   7371  174119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfour:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174142p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  174142  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/main_1               macrocell10     3061   6641  174142  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/q                    macrocell10     3350   9991  174142  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0             statusicell6    2867  12858  174142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/clock                         statusicell6        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174145p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  174119  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_1   macrocell19   7905   9845  174145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 174149p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0   count7cell    1940   1940  174149  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_0  macrocell69   7901   9841  174149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  173670  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell2      3449   7029  174306  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell2      3350  10379  174306  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    2315  12694  174306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174395p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  174395  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_4   macrocell20   7655   9595  174395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  174395  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_4   macrocell19   7642   9582  174408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:reset\/main_0
Capture Clock  : \I2Stwo:bI2S:reset\/clock_0
Path slack     : 174575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  174575  RISE       1
\I2Stwo:bI2S:reset\/main_0      macrocell43    8205   9415  174575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 174663p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9327
-------------------------------------   ---- 
End-of-path arrival time (ps)           9327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  174111  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_5   macrocell74   7387   9327  174663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 174703p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  173125  RISE       1
\I2Sfour:bI2S:rxenable\/main_0   macrocell59    8077   9287  174703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  174743  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_3   macrocell20   7307   9247  174743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  174743  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_3   macrocell19   7286   9226  174764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Ssix:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12193
-------------------------------------   ----- 
End-of-path arrival time (ps)           12193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  174807  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/main_1               macrocell11     2932   6512  174807  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/q                    macrocell11     3350   9862  174807  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0             statusicell7    2330  12193  174807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/clock                          statusicell7        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Stwo:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12172
-------------------------------------   ----- 
End-of-path arrival time (ps)           12172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q            macrocell45    1250   1250  174828  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/main_0    macrocell9     5264   6514  174828  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/q         macrocell9     3350   9864  174828  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0  statusicell5   2308  12172  174828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/clock                          statusicell5        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell22   1250   1250  174849  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_9  macrocell20   7891   9141  174849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 174861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell22   1250   1250  174849  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_3  macrocell18   7879   9129  174861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell22   1250   1250  174849  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_9  macrocell19   7879   9129  174861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174863p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  174863  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_0   macrocell20   7187   9127  174863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  174863  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_0   macrocell19   7169   9109  174881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 174934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174934  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_5   macrocell20   7116   9056  174934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 174954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174934  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_5   macrocell19   7096   9036  174954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:BitCounter\/enable
Capture Clock  : \I2Stwo:bI2S:BitCounter\/clock
Path slack     : 174982p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2   controlcell3   1210   1210  174575  RISE       1
\I2Stwo:bI2S:BitCounter\/enable  count7cell     7248   8458  174982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:reset\/main_0
Capture Clock  : \I2Ssix:bI2S:reset\/clock_0
Path slack     : 174991p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  174991  RISE       1
\I2Ssix:bI2S:reset\/main_0      macrocell61    7789   8999  174991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell61         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 175099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  174111  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_5   macrocell75   6951   8891  175099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175300p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q                macrocell65     1250   1250  175300  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell6   4940   6190  175300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 175309p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  174142  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_3          macrocell58     5101   8681  175309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:rxenable\/main_0
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 175330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  174575  RISE       1
\I2Stwo:bI2S:rxenable\/main_0   macrocell50    7450   8660  175330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sone:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 175422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  175422  RISE       1
\I2Sone:bI2S:rx_overflow_0\/main_1               macrocell8      2322   5902  175422  RISE       1
\I2Sone:bI2S:rx_overflow_0\/q                    macrocell8      3350   9252  175422  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    2326  11578  175422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/clock                          statusicell4        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175480p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q                macrocell83     1250   1250  175480  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell8   4760   6010  175480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175508p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q                macrocell84     1250   1250  175508  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell8   4732   5982  175508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 175530p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell38   1250   1250  174119  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_1  macrocell36   7210   8460  175530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 175530p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell38   1250   1250  174119  RISE       1
\I2Sone:bI2S:rx_state_1\/main_7  macrocell38   7210   8460  175530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175771p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q                macrocell75     1250   1250  175771  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell7   4469   5719  175771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 175862p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  175862  RISE       1
\I2Sfive:bI2S:rxenable\/main_3     macrocell77   6188   8128  175862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175918p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q                macrocell73     1250   1250  175918  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell7   4322   5572  175918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175989p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q                macrocell74     1250   1250  175989  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell7   4251   5501  175989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 175990p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q               macrocell17   1250   1250  175990  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_1  macrocell21   6750   8000  175990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 175994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  175994  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_4   macrocell75   6056   7996  175994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:rxenable\/main_0
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 175998p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  174991  RISE       1
\I2Ssix:bI2S:rxenable\/main_0   macrocell68    6782   7992  175998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 176002p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  175994  RISE       1
\I2Sfive:bI2S:rxenable\/main_6     macrocell77   6048   7988  176002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:BitCounter\/enable
Capture Clock  : \I2Ssix:bI2S:BitCounter\/clock
Path slack     : 176020p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2   controlcell5   1210   1210  174991  RISE       1
\I2Ssix:bI2S:BitCounter\/enable  count7cell     6210   7420  176020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176034p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  173431  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_3          macrocell76     4376   7956  176034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rxenable\/main_8
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0  count7cell    1940   1940  176080  RISE       1
\I2Sthree:bI2S:rxenable\/main_8     macrocell22   5970   7910  176080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:BitCounter\/enable
Capture Clock  : \I2Sthree:bI2S:BitCounter\/clock
Path slack     : 176089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2   controlcell1   1210   1210  176089  RISE       1
\I2Sthree:bI2S:BitCounter\/enable  count7cell     6141   7351  176089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q                macrocell47     1250   1250  176106  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   4134   5384  176106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176150p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q                macrocell64     1250   1250  176150  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell6   4090   5340  176150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q             macrocell23     1250   1250  176159  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell1   6591   7841  176159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176207p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q             macrocell69     1250   1250  176207  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell6   6543   7793  176207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rxenable\/main_3
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176220p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  174119  RISE       1
\I2Sthree:bI2S:rxenable\/main_3     macrocell22   5830   7770  176220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 176228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7762
-------------------------------------   ---- 
End-of-path arrival time (ps)           7762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell84   1250   1250  175508  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_2  macrocell81   6512   7762  176228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 176228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7762
-------------------------------------   ---- 
End-of-path arrival time (ps)           7762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell84   1250   1250  175508  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_2  macrocell82   6512   7762  176228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 176228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7762
-------------------------------------   ---- 
End-of-path arrival time (ps)           7762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell84   1250   1250  175508  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_8  macrocell83   6512   7762  176228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell84   1250   1250  175508  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_8  macrocell84   6504   7754  176236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rxenable\/main_6
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176257p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  174395  RISE       1
\I2Sthree:bI2S:rxenable\/main_6     macrocell22   5793   7733  176257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q                macrocell19     1250   1250  176274  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell1   3966   5216  176274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176280p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q                macrocell56     1250   1250  176280  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell5   3960   5210  176280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 176287p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  175862  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_1   macrocell75   5763   7703  176287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:rxenable\/main_0
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 176299p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  176299  RISE       1
\I2Sseven:bI2S:rxenable\/main_0   macrocell87    6481   7691  176299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:BitCounter\/enable
Capture Clock  : \I2Sseven:bI2S:BitCounter\/clock
Path slack     : 176313p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2   controlcell7   1210   1210  176299  RISE       1
\I2Sseven:bI2S:BitCounter\/enable  count7cell     5917   7127  176313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 176363p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  176363  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_4   macrocell66   5687   7627  176363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rxenable\/main_6
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 176418p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  176418  RISE       1
\I2Sseven:bI2S:rxenable\/main_6     macrocell87   5632   7572  176418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176468p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  176468  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_5   macrocell84   5582   7522  176468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell83   1250   1250  175480  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_7  macrocell84   6228   7478  176512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : Net_683/main_1
Capture Clock  : Net_683/clock_0
Path slack     : 176520p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  176520  RISE       1
Net_683/main_1                    macrocell62   5530   7470  176520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 176520p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  176520  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_0   macrocell66   5530   7470  176520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 176524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  176524  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_3   macrocell66   5526   7466  176524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 176536p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  176536  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_5   macrocell66   5514   7454  176536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 176638p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0   count7cell    1940   1940  176080  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_1  macrocell23   5412   7352  176638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_9
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 176753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q  macrocell67   1250   1250  176753  RISE       1
\I2Ssix:bI2S:rxenable\/main_9       macrocell68   5987   7237  176753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:BitCounter\/enable
Capture Clock  : \I2Sone:bI2S:BitCounter\/clock
Path slack     : 176754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2   controlcell2   1210   1210  176754  RISE       1
\I2Sone:bI2S:BitCounter\/enable  count7cell     5476   6686  176754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_10
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176802p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q        macrocell22   1250   1250  174849  RISE       1
\I2Sthree:bI2S:rxenable\/main_10  macrocell22   5938   7188  176802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfive:bI2S:BitCounter\/clock
Path slack     : 176844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2   controlcell6   1210   1210  176844  RISE       1
\I2Sfive:bI2S:BitCounter\/enable  count7cell     5386   6596  176844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176862p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q                macrocell37     1250   1250  176862  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell3   3378   4628  176862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q                macrocell39     1250   1250  176868  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell3   3372   4622  176868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 176873p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  175862  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_1   macrocell74   5177   7117  176873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176901p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  176418  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_4   macrocell84   5149   7089  176901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 176917p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  176418  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_4   macrocell83   5133   7073  176917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 176926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  176363  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_4   macrocell65   5124   7064  176926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q                macrocell46     1250   1250  176928  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   3312   4562  176928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 177023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  176468  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_5   macrocell83   5027   6967  177023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177078p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  176524  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_3   macrocell65   4972   6912  177078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177084p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  176520  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_0   macrocell65   4966   6906  177084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177115p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  176536  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_5   macrocell65   4935   6875  177115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 177121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  177121  RISE       1
\I2Sfive:bI2S:rxenable\/main_5     macrocell77   4929   6869  177121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q                macrocell82     1250   1250  177125  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell8   3115   4365  177125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 177126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  177121  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_3   macrocell75   4924   6864  177126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 177140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177140  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_3   macrocell83   4910   6850  177140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177149p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q                macrocell48     1250   1250  177149  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   3091   4341  177149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q                macrocell66     1250   1250  177164  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell6   3076   4326  177164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177168p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q                macrocell18     1250   1250  177168  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell1   3072   4322  177168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q              macrocell45     1250   1250  174828  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   5931   7181  177189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177214p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q                macrocell57     1250   1250  177214  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell5   3026   4276  177214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177216p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q               macrocell54   1250   1250  176046  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_1  macrocell58   5524   6774  177216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 177216p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  177216  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_2   macrocell84   4834   6774  177216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 177232p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6758
-------------------------------------   ---- 
End-of-path arrival time (ps)           6758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell38   1250   1250  174119  RISE       1
\I2Sone:bI2S:rx_state_2\/main_1  macrocell37   5508   6758  177232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 177232p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6758
-------------------------------------   ---- 
End-of-path arrival time (ps)           6758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell38   1250   1250  174119  RISE       1
\I2Sone:bI2S:rx_state_0\/main_7  macrocell39   5508   6758  177232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:rxenable\/main_0
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 177288p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  176754  RISE       1
\I2Sone:bI2S:rxenable\/main_0   macrocell41    5492   6702  177288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : Net_625/main_1
Capture Clock  : Net_625/clock_0
Path slack     : 177301p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  174863  RISE       1
Net_625/main_1                      macrocell16   4749   6689  177301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 177306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  175994  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_4   macrocell74   4744   6684  177306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q                macrocell20     1250   1250  177308  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell1   2932   4182  177308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q                macrocell55     1250   1250  177372  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell5   2868   4118  177372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:rxenable\/main_0
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177378p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  176089  RISE       1
\I2Sthree:bI2S:rxenable\/main_0   macrocell22    5402   6612  177378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rxenable\/main_8
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 177428p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0  count7cell    1940   1940  177428  RISE       1
\I2Stwo:bI2S:rxenable\/main_8     macrocell50   4622   6562  177428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 177432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1  controlcell4   1210   1210  177432  RISE       1
\I2Sfour:bI2S:rxenable\/main_1   macrocell59    5348   6558  177432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 177459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  177459  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_0   macrocell74   4591   6531  177459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 177474p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177474  RISE       1
\I2Sfive:bI2S:rxenable\/main_4     macrocell77   4576   6516  177474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q               macrocell45   1250   1250  174828  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_1  macrocell49   5264   6514  177476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  174807  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_3          macrocell67     2932   6512  177478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177491p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  174843  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_3          macrocell49     2919   6499  177491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rxenable\/main_5
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177691p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  174743  RISE       1
\I2Sthree:bI2S:rxenable\/main_5     macrocell22   4359   6299  177691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 177697p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177140  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_3   macrocell84   4353   6293  177697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 177775p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  177216  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_2   macrocell83   4275   6215  177775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:reset\/main_0
Capture Clock  : \I2Sone:bI2S:reset\/clock_0
Path slack     : 177807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  176754  RISE       1
\I2Sone:bI2S:reset\/main_0      macrocell34    4973   6183  177807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 177821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  177821  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_2   macrocell48   4229   6169  177821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 177824p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  177121  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_3   macrocell74   4226   6166  177824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rxenable\/main_7
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 177848p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  176468  RISE       1
\I2Sseven:bI2S:rxenable\/main_7     macrocell87   4202   6142  177848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  177882  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_2   macrocell65   4168   6108  177882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177884  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_1   macrocell65   4166   6106  177884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  177882  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_2   macrocell66   4156   6096  177894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177884  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_1   macrocell66   4154   6094  177896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 177951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell64   1250   1250  176150  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_0  macrocell63   4789   6039  177951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 177951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell64   1250   1250  176150  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_0  macrocell64   4789   6039  177951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell64   1250   1250  176150  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_6  macrocell65   4789   6039  177951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell64   1250   1250  176150  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_6  macrocell66   4776   6026  177964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rxenable\/main_4
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 177980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  177821  RISE       1
\I2Stwo:bI2S:rxenable\/main_4     macrocell50   4070   6010  177980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 178013p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  177459  RISE       1
Net_697/main_1                     macrocell71   4037   5977  178013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178013p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  177459  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_0   macrocell75   4037   5977  178013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rxenable\/main_4
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 178017p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  173458  RISE       1
\I2Sthree:bI2S:rxenable\/main_4     macrocell22   4033   5973  178017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 178019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178019  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_1   macrocell56   4031   5971  178019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178024p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177474  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_2   macrocell75   4026   5966  178024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 178029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell46   1250   1250  176928  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_6  macrocell48   4711   5961  178029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 178042p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell83   1250   1250  175480  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_1  macrocell81   4698   5948  178042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 178042p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell83   1250   1250  175480  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_1  macrocell82   4698   5948  178042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178042p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell83   1250   1250  175480  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_7  macrocell83   4698   5948  178042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 178050p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0   count7cell    1940   1940  178050  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_1  macrocell42   4000   5940  178050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 178059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell47   1250   1250  176106  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_7  macrocell48   4681   5931  178059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 178074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q        macrocell77   1250   1250  178074  RISE       1
\I2Sfive:bI2S:rxenable\/main_10  macrocell77   4666   5916  178074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178088p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  175422  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_3          macrocell40     2322   5902  178088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178019  RISE       1
\I2Sfour:bI2S:rxenable\/main_3     macrocell59   3956   5896  178094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  172261  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_3          macrocell86     2299   5879  178111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 178178p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0   count7cell    1940   1940  178178  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_0  macrocell60   3872   5812  178178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rxenable\/main_2
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 178209p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  174863  RISE       1
\I2Sthree:bI2S:rxenable\/main_2     macrocell22   3841   5781  178209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rxenable\/main_5
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178211p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178211  RISE       1
\I2Stwo:bI2S:rxenable\/main_5     macrocell50   3839   5779  178211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rxenable\/main_7
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 178222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  174934  RISE       1
\I2Sthree:bI2S:rxenable\/main_7     macrocell22   3828   5768  178222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell19   1250   1250  176274  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_7  macrocell20   4512   5762  178228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178232p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1           controlcell5   1210   1210  178232  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_0  macrocell67    4548   5758  178232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rxenable\/main_1
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1  controlcell5   1210   1210  178232  RISE       1
\I2Ssix:bI2S:rxenable\/main_1   macrocell68    4541   5751  178239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 178251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell56   1250   1250  176280  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_7  macrocell57   4489   5739  178251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:reset\/main_0
Capture Clock  : \I2Sfive:bI2S:reset\/clock_0
Path slack     : 178290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  176844  RISE       1
\I2Sfive:bI2S:reset\/main_0      macrocell70    4490   5700  178290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178344p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178344  RISE       1
\I2Sfour:bI2S:rxenable\/main_5     macrocell59   3706   5646  178344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1           controlcell4   1210   1210  177432  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_0  macrocell58    4423   5633  178357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rx_state_1\/main_3   macrocell38   3678   5618  178372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178375p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178375  RISE       1
\I2Sone:bI2S:rx_state_1\/main_1   macrocell38   3675   5615  178375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178383p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  177821  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_2   macrocell47   3667   5607  178383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rxenable\/main_6
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178385p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178385  RISE       1
\I2Stwo:bI2S:rxenable\/main_6     macrocell50   3665   5605  178385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178388  RISE       1
\I2Sone:bI2S:rx_state_1\/main_5   macrocell38   3662   5602  178388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178417p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  177474  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_2   macrocell74   3633   5573  178417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 178427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  177459  RISE       1
\I2Sfive:bI2S:rxenable\/main_2     macrocell77   3623   5563  178427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178468p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178468  RISE       1
\I2Sfour:bI2S:rxenable\/main_4     macrocell59   3582   5522  178468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178479  RISE       1
\I2Sfour:bI2S:rxenable\/main_7     macrocell59   3571   5511  178479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 178482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0   count7cell    1940   1940  177428  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_1  macrocell51   3568   5508  178482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178485p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178485  RISE       1
\I2Sfour:bI2S:rxenable\/main_6     macrocell59   3565   5505  178485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178495p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  178495  RISE       1
\I2Sfour:bI2S:rxenable\/main_2     macrocell59   3555   5495  178495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178551p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178551  RISE       1
\I2Sone:bI2S:rx_state_1\/main_4   macrocell38   3499   5439  178551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 178556p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178019  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_1   macrocell57   3494   5434  178556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 178562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  178562  RISE       1
Net_739/main_1                    macrocell35   3488   5428  178562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178562p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  178562  RISE       1
\I2Sone:bI2S:rx_state_1\/main_0   macrocell38   3488   5428  178562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178563  RISE       1
\I2Sone:bI2S:rx_state_1\/main_2   macrocell38   3487   5427  178563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rxenable\/main_7
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178573p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178573  RISE       1
\I2Stwo:bI2S:rxenable\/main_7     macrocell50   3477   5417  178573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rxenable\/main_3
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178574p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178574  RISE       1
\I2Stwo:bI2S:rxenable\/main_3     macrocell50   3476   5416  178574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178574p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1           controlcell1   1210   1210  178574  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_0  macrocell21    4206   5416  178574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rxenable\/main_2
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178578p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178578  RISE       1
\I2Stwo:bI2S:rxenable\/main_2     macrocell50   3472   5412  178578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:reset\/main_0
Capture Clock  : \I2Sthree:bI2S:reset\/clock_0
Path slack     : 178586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  176089  RISE       1
\I2Sthree:bI2S:reset\/main_0      macrocell15    4194   5404  178586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 178592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell46   1250   1250  176928  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_0  macrocell45   4148   5398  178592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 178592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell46   1250   1250  176928  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_0  macrocell46   4148   5398  178592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell46   1250   1250  176928  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_6  macrocell47   4148   5398  178592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 178596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell68   1250   1250  178596  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_3  macrocell64   4144   5394  178596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell68   1250   1250  178596  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_9  macrocell65   4144   5394  178596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178607p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell68   1250   1250  178596  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_9  macrocell66   4133   5383  178607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rxenable\/main_8
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 178612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0  count7cell    1940   1940  178050  RISE       1
\I2Sone:bI2S:rxenable\/main_8     macrocell41   3438   5378  178612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178634p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell77   1250   1250  178074  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_9  macrocell75   4106   5356  178634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178692  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_1   macrocell84   3358   5298  178692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : Net_711/main_1
Capture Clock  : Net_711/clock_0
Path slack     : 178693p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178693  RISE       1
Net_711/main_1                      macrocell80   3357   5297  178693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178693p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178693  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_0   macrocell84   3357   5297  178693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178703p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178693  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_0   macrocell83   3347   5287  178703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178692  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_1   macrocell83   3341   5281  178709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rxenable\/main_8
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178770p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0  count7cell    1940   1940  174149  RISE       1
\I2Ssix:bI2S:rxenable\/main_8     macrocell68   3280   5220  178770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178777p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell65   1250   1250  175300  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_7  macrocell66   3963   5213  178777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 178805p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0  count7cell    1940   1940  178805  RISE       1
\I2Sfive:bI2S:rxenable\/main_8     macrocell77   3245   5185  178805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 178807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0   count7cell    1940   1940  178805  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_0  macrocell78   3243   5183  178807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 178842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q             macrocell60     1250   1250  178842  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell5   3908   5158  178842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 178859p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0   count7cell    1940   1940  178859  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_0  macrocell88   3191   5131  178859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 178911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178211  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_3   macrocell48   3139   5079  178911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178211  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_3   macrocell47   3137   5077  178913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178923p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0  count7cell    1940   1940  178178  RISE       1
\I2Sfour:bI2S:rxenable\/main_8     macrocell59   3127   5067  178923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 178924p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q              macrocell36     1250   1250  176447  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell3   4196   5446  178924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 178927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q       macrocell69   1250   1250  176207  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_1  macrocell69   3813   5063  178927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 178932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q       macrocell23   1250   1250  176159  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_2  macrocell23   3808   5058  178932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178344  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_3   macrocell56   3019   4959  179031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179047p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178344  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_3   macrocell57   3003   4943  179047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179053p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell41   1250   1250  179053  RISE       1
\I2Sone:bI2S:rx_state_1\/main_9  macrocell38   3687   4937  179053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:reset\/q
Path End       : Net_683/main_0
Capture Clock  : Net_683/clock_0
Path slack     : 179089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:reset\/q  macrocell61   1250   1250  179089  RISE       1
Net_683/main_0         macrocell62   3651   4901  179089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179113p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q               macrocell36   1250   1250  176447  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_1  macrocell40   3627   4877  179113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rxenable\/main_1
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179127p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1  controlcell1   1210   1210  178574  RISE       1
\I2Sthree:bI2S:rxenable\/main_1   macrocell22    3653   4863  179127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rxenable\/main_3
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179226p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178375  RISE       1
\I2Sone:bI2S:rxenable\/main_3     macrocell41   2824   4764  179226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell19   1250   1250  176274  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_1  macrocell17   3509   4759  179231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell19   1250   1250  176274  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_1  macrocell18   3509   4759  179231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell19   1250   1250  176274  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_7  macrocell19   3509   4759  179231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rx_state_0\/main_3   macrocell39   2819   4759  179231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rxenable\/main_5
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179233p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178372  RISE       1
\I2Sone:bI2S:rxenable\/main_5     macrocell41   2817   4757  179233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rxenable\/main_7
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178388  RISE       1
\I2Sone:bI2S:rxenable\/main_7     macrocell41   2803   4743  179247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179249p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178375  RISE       1
\I2Sone:bI2S:rx_state_0\/main_1   macrocell39   2801   4741  179249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179253p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178385  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_4   macrocell48   2797   4737  179253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179258p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178385  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_4   macrocell47   2792   4732  179258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179264p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178388  RISE       1
\I2Sone:bI2S:rx_state_0\/main_5   macrocell39   2786   4726  179264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  176844  RISE       1
\I2Sfive:bI2S:rxenable\/main_0   macrocell77    3507   4717  179273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rxenable\/main_9
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179313p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q  macrocell40   1250   1250  179313  RISE       1
\I2Sone:bI2S:rxenable\/main_9       macrocell41   3427   4677  179313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 179319p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell50   1250   1250  179319  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_3  macrocell46   3421   4671  179319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179319p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell50   1250   1250  179319  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_9  macrocell47   3421   4671  179319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178468  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_2   macrocell56   2724   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell65   1250   1250  175300  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_1  macrocell63   3414   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell65   1250   1250  175300  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_1  macrocell64   3414   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell65   1250   1250  175300  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_7  macrocell65   3414   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_9
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q  macrocell86   1250   1250  179326  RISE       1
\I2Sseven:bI2S:rxenable\/main_9       macrocell87   3414   4664  179326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q               macrocell63   1250   1250  176659  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_1  macrocell67   3411   4661  179329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179334p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q             macrocell42     1250   1250  179334  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell3   3416   4666  179334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179336p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell50   1250   1250  179319  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_9  macrocell48   3404   4654  179336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178468  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_2   macrocell57   2709   4649  179341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179342p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178479  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_5   macrocell56   2708   4648  179342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : Net_668/main_1
Capture Clock  : Net_668/clock_0
Path slack     : 179348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  178495  RISE       1
Net_668/main_1                     macrocell53   2702   4642  179348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  178495  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_0   macrocell57   2702   4642  179348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179350p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178485  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_4   macrocell56   2700   4640  179350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  178495  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_0   macrocell56   2699   4639  179351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rxenable\/main_1
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1  controlcell7   1210   1210  179357  RISE       1
\I2Sseven:bI2S:rxenable\/main_1   macrocell87    3423   4633  179357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178479  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_5   macrocell57   2692   4632  179358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178485  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_4   macrocell57   2689   4629  179361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179377p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179377  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_9  macrocell84   3363   4613  179377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell59   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_3  macrocell55   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell59   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_9  macrocell56   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell37   1250   1250  176862  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_0  macrocell36   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell37   1250   1250  176862  RISE       1
\I2Sone:bI2S:rx_state_1\/main_6  macrocell38   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179385p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1           controlcell6   1210   1210  179385  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_0  macrocell76    3395   4605  179385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 179386p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell39   1250   1250  176868  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_2  macrocell36   3354   4604  179386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179386p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell39   1250   1250  176868  RISE       1
\I2Sone:bI2S:rx_state_1\/main_8  macrocell38   3354   4604  179386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 179388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179377  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_3  macrocell82   3352   4602  179388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179377  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_9  macrocell83   3352   4602  179388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rxenable\/main_5
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  177140  RISE       1
\I2Sseven:bI2S:rxenable\/main_5     macrocell87   2661   4601  179389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell59   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_9  macrocell57   3351   4601  179389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rxenable\/main_4
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179394p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  177216  RISE       1
\I2Sseven:bI2S:rxenable\/main_4     macrocell87   2656   4596  179394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rxenable\/main_6
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179400p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178551  RISE       1
\I2Sone:bI2S:rxenable\/main_6     macrocell41   2650   4590  179400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rxenable\/main_2
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179401p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  178562  RISE       1
\I2Sone:bI2S:rxenable\/main_2     macrocell41   2649   4589  179401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178551  RISE       1
\I2Sone:bI2S:rx_state_0\/main_4   macrocell39   2642   4582  179408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179414p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  178562  RISE       1
\I2Sone:bI2S:rx_state_0\/main_0   macrocell39   2636   4576  179414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178574  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_1   macrocell47   2634   4574  179416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rxenable\/main_6
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179417p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  176363  RISE       1
\I2Ssix:bI2S:rxenable\/main_6     macrocell68   2633   4573  179417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179418p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178578  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_0   macrocell47   2632   4572  179418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rxenable\/main_4
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178563  RISE       1
\I2Sone:bI2S:rxenable\/main_4     macrocell41   2631   4571  179419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178573  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_5   macrocell47   2627   4567  179423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 179424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178578  RISE       1
Net_74/main_1                     macrocell44   2626   4566  179424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell44         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178578  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_0   macrocell48   2626   4566  179424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179426p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1           controlcell2   1210   1210  179426  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_0  macrocell40    3354   4564  179426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  178563  RISE       1
\I2Sone:bI2S:rx_state_0\/main_2   macrocell39   2619   4559  179431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178574  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_1   macrocell48   2618   4558  179432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  178573  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_5   macrocell48   2617   4557  179433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 179437p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell47   1250   1250  176106  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_1  macrocell45   3303   4553  179437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 179437p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell47   1250   1250  176106  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_1  macrocell46   3303   4553  179437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179437p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell47   1250   1250  176106  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_7  macrocell47   3303   4553  179437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q  macrocell76   1250   1250  179439  RISE       1
\I2Sfive:bI2S:rxenable\/main_9       macrocell77   3301   4551  179439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179455p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q              macrocell72     1250   1250  177267  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell7   3665   4915  179455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179473p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell77   1250   1250  178074  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_3  macrocell73   3267   4517  179473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179473p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell77   1250   1250  178074  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_9  macrocell74   3267   4517  179473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q              macrocell17     1250   1250  175990  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell1   3608   4858  179512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 179515p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q  macrocell58   1250   1250  179515  RISE       1
\I2Sfour:bI2S:rxenable\/main_9       macrocell59   3225   4475  179515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179553p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q       macrocell67   1250   1250  176753  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_2  macrocell67   3187   4437  179553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179555p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q             macrocell51     1250   1250  179555  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   3195   4445  179555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell56   1250   1250  176280  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_1  macrocell54   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell56   1250   1250  176280  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_1  macrocell55   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell56   1250   1250  176280  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_7  macrocell56   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell82   1250   1250  177125  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_0  macrocell81   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell82   1250   1250  177125  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_0  macrocell82   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell82   1250   1250  177125  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_6  macrocell83   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell20   1250   1250  177308  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_8  macrocell20   3096   4346  179644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179648p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell20   1250   1250  177308  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_2  macrocell17   3092   4342  179648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179648p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell20   1250   1250  177308  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_2  macrocell18   3092   4342  179648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179648p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell20   1250   1250  177308  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_8  macrocell19   3092   4342  179648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:reset\/main_0
Capture Clock  : \I2Sseven:bI2S:reset\/clock_0
Path slack     : 179653p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  176299  RISE       1
\I2Sseven:bI2S:reset\/main_0      macrocell79    3127   4337  179653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell79         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell48   1250   1250  177149  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_8  macrocell48   3084   4334  179656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell66   1250   1250  177164  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_2  macrocell63   3068   4318  179672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell66   1250   1250  177164  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_2  macrocell64   3068   4318  179672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell66   1250   1250  177164  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_8  macrocell65   3068   4318  179672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell18   1250   1250  177168  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_0  macrocell17   3061   4311  179679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell18   1250   1250  177168  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_0  macrocell18   3061   4311  179679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell18   1250   1250  177168  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_6  macrocell19   3061   4311  179679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rxenable\/main_5
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179713p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  176524  RISE       1
\I2Ssix:bI2S:rxenable\/main_5     macrocell68   2337   4277  179713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell57   1250   1250  177214  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_2  macrocell54   3018   4268  179722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell57   1250   1250  177214  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_2  macrocell55   3018   4268  179722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell57   1250   1250  177214  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_8  macrocell56   3018   4268  179722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rxenable\/main_2
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  176520  RISE       1
\I2Ssix:bI2S:rxenable\/main_2     macrocell68   2328   4268  179722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rxenable\/main_4
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179724p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  177882  RISE       1
\I2Ssix:bI2S:rxenable\/main_4     macrocell68   2326   4266  179724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rxenable\/main_3
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177884  RISE       1
\I2Ssix:bI2S:rxenable\/main_3     macrocell68   2320   4260  179730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rxenable\/main_2
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  178693  RISE       1
\I2Sseven:bI2S:rxenable\/main_2     macrocell87   2318   4258  179732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rxenable\/main_7
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179736p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  176536  RISE       1
\I2Ssix:bI2S:rxenable\/main_7     macrocell68   2314   4254  179736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rxenable\/main_3
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179737p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178692  RISE       1
\I2Sseven:bI2S:rxenable\/main_3     macrocell87   2313   4253  179737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell55   1250   1250  177372  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_6  macrocell57   2998   4248  179742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rxenable\/main_8
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0  count7cell    1940   1940  178859  RISE       1
\I2Sseven:bI2S:rxenable\/main_8     macrocell87   2308   4248  179742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell55   1250   1250  177372  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_0  macrocell54   2992   4242  179748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell55   1250   1250  177372  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_0  macrocell55   2992   4242  179748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell55   1250   1250  177372  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_6  macrocell56   2992   4242  179748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell82   1250   1250  177125  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_6  macrocell84   2976   4226  179764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179790p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell18   1250   1250  177168  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_6  macrocell20   2950   4200  179790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell66   1250   1250  177164  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_8  macrocell66   2948   4198  179792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 179793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell48   1250   1250  177149  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_2  macrocell45   2947   4197  179793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 179793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell48   1250   1250  177149  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_2  macrocell46   2947   4197  179793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell48   1250   1250  177149  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_8  macrocell47   2947   4197  179793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179809p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell73   1250   1250  175918  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_6  macrocell75   2931   4181  179809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell73   1250   1250  175918  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_0  macrocell72   2926   4176  179814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell73   1250   1250  175918  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_0  macrocell73   2926   4176  179814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell73   1250   1250  175918  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_6  macrocell74   2926   4176  179814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179869p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q               macrocell72   1250   1250  177267  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_1  macrocell76   2871   4121  179869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179873p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell57   1250   1250  177214  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_8  macrocell57   2867   4117  179873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q               macrocell81   1250   1250  174091  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_1  macrocell86   2800   4050  179940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179941p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell75   1250   1250  175771  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_8  macrocell75   2799   4049  179941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell75   1250   1250  175771  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_2  macrocell72   2798   4048  179942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell75   1250   1250  175771  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_2  macrocell73   2798   4048  179942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell75   1250   1250  175771  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_8  macrocell74   2798   4048  179942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q             macrocell88     1250   1250  179945  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell8   2805   4055  179945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rxenable\/main_10
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q        macrocell41   1250   1250  179053  RISE       1
\I2Sone:bI2S:rxenable\/main_10  macrocell41   2792   4042  179948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_9
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179949p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q  macrocell21   1250   1250  179949  RISE       1
\I2Sthree:bI2S:rxenable\/main_9       macrocell22   2791   4041  179949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 179959p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q       macrocell88   1250   1250  179945  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_1  macrocell88   2781   4031  179959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 179966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell41   1250   1250  179053  RISE       1
\I2Sone:bI2S:rx_state_2\/main_3  macrocell37   2774   4024  179966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell41   1250   1250  179053  RISE       1
\I2Sone:bI2S:rx_state_0\/main_9  macrocell39   2774   4024  179966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179972p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q       macrocell21   1250   1250  179949  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_2  macrocell21   2768   4018  179972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1           controlcell3   1210   1210  179981  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_0  macrocell49    2799   4009  179981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rxenable\/main_1
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1  controlcell3   1210   1210  179981  RISE       1
\I2Stwo:bI2S:rxenable\/main_1   macrocell50    2795   4005  179985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 180091p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q       macrocell42   1250   1250  179334  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_2  macrocell42   2649   3899  180091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q       macrocell86   1250   1250  179326  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_2  macrocell86   2635   3885  180105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q       macrocell40   1250   1250  179313  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_2  macrocell40   2630   3880  180110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q              macrocell54     1250   1250  176046  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell5   3002   4252  180118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rxenable\/main_1
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 180124p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1  controlcell2   1210   1210  179426  RISE       1
\I2Sone:bI2S:rxenable\/main_1   macrocell41    2656   3866  180124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 180132p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1  controlcell6   1210   1210  179385  RISE       1
\I2Sfive:bI2S:rxenable\/main_1   macrocell77    2648   3858  180132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180143p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1           controlcell7   1210   1210  179357  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_0  macrocell86    2637   3847  180143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 180144p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q       macrocell78   1250   1250  180144  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_1  macrocell78   2596   3846  180144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180149p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q             macrocell78     1250   1250  180144  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell7   2601   3851  180149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 180155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell74   1250   1250  175989  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_7  macrocell75   2585   3835  180155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q       macrocell49   1250   1250  180161  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_2  macrocell49   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell74   1250   1250  175989  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_1  macrocell72   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell74   1250   1250  175989  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_1  macrocell73   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell74   1250   1250  175989  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_7  macrocell74   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_9
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180162p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q  macrocell49   1250   1250  180161  RISE       1
\I2Stwo:bI2S:rxenable\/main_9       macrocell50   2578   3828  180162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180204p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q       macrocell76   1250   1250  179439  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_2  macrocell76   2536   3786  180204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q              macrocell81     1250   1250  174091  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell8   2805   4055  180315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_10
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q        macrocell50   1250   1250  179319  RISE       1
\I2Stwo:bI2S:rxenable\/main_10  macrocell50   2321   3571  180419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:reset\/q
Path End       : Net_711/main_0
Capture Clock  : Net_711/clock_0
Path slack     : 180431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell79         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:reset\/q  macrocell79   1250   1250  180431  RISE       1
Net_711/main_0           macrocell80   2309   3559  180431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:reset\/q
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 180433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:reset\/q  macrocell34   1250   1250  180433  RISE       1
Net_739/main_0         macrocell35   2307   3557  180433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:reset\/q
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 180438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell70         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:reset\/q  macrocell70   1250   1250  180438  RISE       1
Net_697/main_0          macrocell71   2302   3552  180438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180441p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q       macrocell58   1250   1250  179515  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_2  macrocell58   2299   3549  180441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_10
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 180441p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q        macrocell68   1250   1250  178596  RISE       1
\I2Ssix:bI2S:rxenable\/main_10  macrocell68   2299   3549  180441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 180446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell37   1250   1250  176862  RISE       1
\I2Sone:bI2S:rx_state_2\/main_0  macrocell37   2294   3544  180446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 180446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell37   1250   1250  176862  RISE       1
\I2Sone:bI2S:rx_state_0\/main_6  macrocell39   2294   3544  180446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 180446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q       macrocell60   1250   1250  178842  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_1  macrocell60   2294   3544  180446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:reset\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 180447p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:reset\/q  macrocell43   1250   1250  180447  RISE       1
Net_74/main_0          macrocell44   2293   3543  180447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell44         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 180447p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q        macrocell59   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rxenable\/main_10  macrocell59   2293   3543  180447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 180450p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q       macrocell51   1250   1250  179555  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_2  macrocell51   2290   3540  180450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:reset\/q
Path End       : Net_625/main_0
Capture Clock  : Net_625/clock_0
Path slack     : 180452p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:reset\/q  macrocell15   1250   1250  180452  RISE       1
Net_625/main_0           macrocell16   2288   3538  180452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 180453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell39   1250   1250  176868  RISE       1
\I2Sone:bI2S:rx_state_2\/main_2  macrocell37   2287   3537  180453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 180453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell39   1250   1250  176868  RISE       1
\I2Sone:bI2S:rx_state_0\/main_8  macrocell39   2287   3537  180453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_10
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 180456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q        macrocell87   1250   1250  179377  RISE       1
\I2Sseven:bI2S:rxenable\/main_10  macrocell87   2284   3534  180456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q              macrocell63     1250   1250  176659  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell6   2642   3892  180478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:reset\/q
Path End       : Net_668/main_0
Capture Clock  : Net_668/clock_0
Path slack     : 180492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:reset\/q  macrocell52   1250   1250  180492  RISE       1
Net_668/main_0          macrocell53   2248   3498  180492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell53         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

