######################################################################

# Created by Genus(TM) Synthesis Solution 21.15-s080_1 on Wed Feb 12 09:09:39 UTC 2025

# This file contains the Genus script for design:lp_riscv_top

######################################################################

set_db -quiet information_level 9
set_db -quiet init_lib_search_path {/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/}
set_db -quiet design_mode_process no_value
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_route_early_global false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet timing_adjust_tns_of_complex_flops false
set_db -quiet hdl_language sv
set_db -quiet tinfo_tstamp_file .rs_saridav.tstamp
set_db -quiet metric_enable true
set_db -quiet detailed_sdc_messages true
set_db -quiet design_process_node 65
set_db -quiet route_design_with_via_in_pin true
set_db -quiet opt_new_inst_prefix post_elaboration_opt_inst_
set_db -quiet opt_new_net_prefix post_elaboration_opt_inst_
set_db -quiet flow_metrics_snapshot_uuid 013e2471-b48d-416a-8232-acc59fbc283c
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet interconnect_mode wireload
set_db -quiet wireload_mode top
set_db -quiet wireload_selection wireload_selection:default_emulate_libset_max/tpdn65lpnv2od3wc/WireAreaForQA
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c/ss_typical_max_0p90v_125c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c/ss_typical_max_0p90v_125c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c/ss_typical_max_0p90v_125c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/USERLIB_ss_1p08v_1p08v_125c/ss_1p08v_1p08v_125c .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/USERLIB_ss_1p08v_1p08v_125c/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/tpdn65lpnv2od3wc/WCCOM .tree_type worst_case_tree
set_db -quiet operating_condition:default_emulate_libset_max/tpdn65lpnv2od3wc/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:lp_riscv_top .seq_reason_deleted_internal {{{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[0]} unloaded {lp_riscv/i_riscv_core/debug_unit_i/addr_q[0]}} {{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[1]} unloaded {lp_riscv/i_riscv_core/debug_unit_i/addr_q[1]}} {{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[14]} unloaded {lp_riscv/i_riscv_core/debug_unit_i/addr_q[14]}} {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[3]} unloaded {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[3]}} {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[2]} unloaded {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[2]}}}
set_db -quiet design:lp_riscv_top .seq_mbci_coverage 0.0
set_db -quiet design:lp_riscv_top .hdl_user_name lp_riscv_top
set_db -quiet design:lp_riscv_top .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet design:lp_riscv_top .seq_reason_deleted {{{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[0]} unloaded} {{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[1]} unloaded} {{lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[14]} unloaded} {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[3]} unloaded} {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[2]} unloaded}}
set_db -quiet design:lp_riscv_top .verification_directory fv/lp_riscv_top
set_db -quiet design:lp_riscv_top .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv_top.v
set_db -quiet design:lp_riscv_top .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv_top.v
set_db -quiet port:lp_riscv_top/PAD_TEST_EN .original_name PAD_TEST_EN
set_db -quiet port:lp_riscv_top/PAD_RST_N .original_name PAD_RST_N
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_WR .original_name PAD_IRAM_PROG_WR
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_DATA_BYTE .original_name PAD_IRAM_PROG_DATA_BYTE
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_IDX_1 .original_name PAD_IRAM_PROG_BYTE_IDX_1
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_IDX_0 .original_name PAD_IRAM_PROG_BYTE_IDX_0
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_7 .original_name PAD_IRAM_PROG_BYTE_7
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_6 .original_name PAD_IRAM_PROG_BYTE_6
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_5 .original_name PAD_IRAM_PROG_BYTE_5
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_4 .original_name PAD_IRAM_PROG_BYTE_4
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_3 .original_name PAD_IRAM_PROG_BYTE_3
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_2 .original_name PAD_IRAM_PROG_BYTE_2
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_1 .original_name PAD_IRAM_PROG_BYTE_1
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_BYTE_0 .original_name PAD_IRAM_PROG_BYTE_0
set_db -quiet port:lp_riscv_top/PAD_IRAM_PROG_ADDR_BYTE .original_name PAD_IRAM_PROG_ADDR_BYTE
set_db -quiet port:lp_riscv_top/PAD_FETCH_EN .original_name PAD_FETCH_EN
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_9 .original_name PAD_EXT_PERF_COUNTERS_9
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_8 .original_name PAD_EXT_PERF_COUNTERS_8
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_7 .original_name PAD_EXT_PERF_COUNTERS_7
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_6 .original_name PAD_EXT_PERF_COUNTERS_6
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_5 .original_name PAD_EXT_PERF_COUNTERS_5
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_4 .original_name PAD_EXT_PERF_COUNTERS_4
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_3 .original_name PAD_EXT_PERF_COUNTERS_3
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_2 .original_name PAD_EXT_PERF_COUNTERS_2
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_15 .original_name PAD_EXT_PERF_COUNTERS_15
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_14 .original_name PAD_EXT_PERF_COUNTERS_14
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_13 .original_name PAD_EXT_PERF_COUNTERS_13
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_12 .original_name PAD_EXT_PERF_COUNTERS_12
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_11 .original_name PAD_EXT_PERF_COUNTERS_11
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_10 .original_name PAD_EXT_PERF_COUNTERS_10
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_1 .original_name PAD_EXT_PERF_COUNTERS_1
set_db -quiet port:lp_riscv_top/PAD_EXT_PERF_COUNTERS_0 .original_name PAD_EXT_PERF_COUNTERS_0
set_db -quiet port:lp_riscv_top/PAD_CLOCK_EN .original_name PAD_CLOCK_EN
set_db -quiet port:lp_riscv_top/PAD_CLK .original_name PAD_CLK
set_db -quiet port:lp_riscv_top/PAD_DONE_FLAG .original_name PAD_DONE_FLAG
set_db -quiet module:lp_riscv_top/ioring .hdl_user_name ioring
set_db -quiet module:lp_riscv_top/ioring .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/ioring .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet module:lp_riscv_top/ioring .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet module:lp_riscv_top/hs_tielow .hdl_user_name hs_tielow
set_db -quiet module:lp_riscv_top/hs_tielow .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/hs_tielow .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet module:lp_riscv_top/hs_tielow .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet module:lp_riscv_top/hs_tiehigh .hdl_user_name hs_tiehigh
set_db -quiet module:lp_riscv_top/hs_tiehigh .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/hs_tiehigh .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet module:lp_riscv_top/hs_tiehigh .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_NW .original_name i_ioring/i_PCORNER_NW
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_NW .single_bit_orig_name i_ioring/i_PCORNER_NW
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_SW .original_name i_ioring/i_PCORNER_SW
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_SW .single_bit_orig_name i_ioring/i_PCORNER_SW
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_SE .original_name i_ioring/i_PCORNER_SE
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_SE .single_bit_orig_name i_ioring/i_PCORNER_SE
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_NE .original_name i_ioring/i_PCORNER_NE
set_db -quiet hinst:lp_riscv_top/i_ioring/i_PCORNER_NE .single_bit_orig_name i_ioring/i_PCORNER_NE
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_3 .original_name i_ioring/i_VSSIO_3
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_3 .single_bit_orig_name i_ioring/i_VSSIO_3
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_3/VSS .original_name i_ioring/i_VSSIO_3/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_3/VSS .original_name i_ioring/i_VSSIO_3/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_4 .original_name i_ioring/i_VDDIO_4
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_4 .single_bit_orig_name i_ioring/i_VDDIO_4
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_4/VDDPST .original_name i_ioring/i_VDDIO_4/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_4/VDDPST .original_name i_ioring/i_VDDIO_4/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_5 .original_name i_ioring/i_VDDCORE_5
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_5 .single_bit_orig_name i_ioring/i_VDDCORE_5
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_5/VDD .original_name i_ioring/i_VDDCORE_5/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_5/VDD .original_name i_ioring/i_VDDCORE_5/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_11 .original_name i_ioring/i_VDDCORE_11
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_11 .single_bit_orig_name i_ioring/i_VDDCORE_11
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_11/VDD .original_name i_ioring/i_VDDCORE_11/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_11/VDD .original_name i_ioring/i_VDDCORE_11/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_12 .original_name i_ioring/i_VDDIO_12
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_12 .single_bit_orig_name i_ioring/i_VDDIO_12
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_12/VDDPST .original_name i_ioring/i_VDDIO_12/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_12/VDDPST .original_name i_ioring/i_VDDIO_12/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_13 .original_name i_ioring/i_VSSIO_13
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_13 .single_bit_orig_name i_ioring/i_VSSIO_13
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_13/VSS .original_name i_ioring/i_VSSIO_13/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_13/VSS .original_name i_ioring/i_VSSIO_13/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_19 .original_name i_ioring/i_VSSIO_19
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_19 .single_bit_orig_name i_ioring/i_VSSIO_19
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_19/VSS .original_name i_ioring/i_VSSIO_19/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_19/VSS .original_name i_ioring/i_VSSIO_19/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_20 .original_name i_ioring/i_VDDIO_20
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_20 .single_bit_orig_name i_ioring/i_VDDIO_20
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_20/VDDPST .original_name i_ioring/i_VDDIO_20/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_20/VDDPST .original_name i_ioring/i_VDDIO_20/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_21 .original_name i_ioring/i_VDDCORE_21
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_21 .single_bit_orig_name i_ioring/i_VDDCORE_21
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_21/VDD .original_name i_ioring/i_VDDCORE_21/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_21/VDD .original_name i_ioring/i_VDDCORE_21/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_27 .original_name i_ioring/i_VSSIO_27
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_27 .single_bit_orig_name i_ioring/i_VSSIO_27
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_27/VSS .original_name i_ioring/i_VSSIO_27/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_27/VSS .original_name i_ioring/i_VSSIO_27/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_28 .original_name i_ioring/i_VDDIO_28
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_28 .single_bit_orig_name i_ioring/i_VDDIO_28
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_28/VDDPST .original_name i_ioring/i_VDDIO_28/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_28/VDDPST .original_name i_ioring/i_VDDIO_28/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_29 .original_name i_ioring/i_VDDCORE_29
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_29 .single_bit_orig_name i_ioring/i_VDDCORE_29
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_29/VDD .original_name i_ioring/i_VDDCORE_29/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_29/VDD .original_name i_ioring/i_VDDCORE_29/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_35 .original_name i_ioring/i_VSSIO_35
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_35 .single_bit_orig_name i_ioring/i_VSSIO_35
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_35/VSS .original_name i_ioring/i_VSSIO_35/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_35/VSS .original_name i_ioring/i_VSSIO_35/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_36 .original_name i_ioring/i_VDDIO_36
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_36 .single_bit_orig_name i_ioring/i_VDDIO_36
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_36/VDDPST .original_name i_ioring/i_VDDIO_36/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_36/VDDPST .original_name i_ioring/i_VDDIO_36/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_37 .original_name i_ioring/i_VDDCORE_37
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_37 .single_bit_orig_name i_ioring/i_VDDCORE_37
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_37/VDD .original_name i_ioring/i_VDDCORE_37/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_37/VDD .original_name i_ioring/i_VDDCORE_37/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_43 .original_name i_ioring/i_VSSIO_43
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_43 .single_bit_orig_name i_ioring/i_VSSIO_43
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_43/VSS .original_name i_ioring/i_VSSIO_43/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_43/VSS .original_name i_ioring/i_VSSIO_43/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_44 .original_name i_ioring/i_VDDIO_44
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_44 .single_bit_orig_name i_ioring/i_VDDIO_44
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_44/VDDPST .original_name i_ioring/i_VDDIO_44/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_44/VDDPST .original_name i_ioring/i_VDDIO_44/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_45 .original_name i_ioring/i_VDDCORE_45
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_45 .single_bit_orig_name i_ioring/i_VDDCORE_45
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_45/VDD .original_name i_ioring/i_VDDCORE_45/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_45/VDD .original_name i_ioring/i_VDDCORE_45/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_51 .original_name i_ioring/i_VSSIO_51
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_51 .single_bit_orig_name i_ioring/i_VSSIO_51
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_51/VSS .original_name i_ioring/i_VSSIO_51/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_51/VSS .original_name i_ioring/i_VSSIO_51/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_52 .original_name i_ioring/i_VDDIO_52
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_52 .single_bit_orig_name i_ioring/i_VDDIO_52
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_52/VDDPST .original_name i_ioring/i_VDDIO_52/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_52/VDDPST .original_name i_ioring/i_VDDIO_52/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_53 .original_name i_ioring/i_VDDCORE_53
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_53 .single_bit_orig_name i_ioring/i_VDDCORE_53
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_53/VDD .original_name i_ioring/i_VDDCORE_53/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_53/VDD .original_name i_ioring/i_VDDCORE_53/VDD
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_59 .original_name i_ioring/i_VSSIO_59
set_db -quiet inst:lp_riscv_top/i_ioring/i_VSSIO_59 .single_bit_orig_name i_ioring/i_VSSIO_59
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_59/VSS .original_name i_ioring/i_VSSIO_59/VSS
set_db -quiet pin:lp_riscv_top/i_ioring/i_VSSIO_59/VSS .original_name i_ioring/i_VSSIO_59/VSS
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_60 .original_name i_ioring/i_VDDIO_60
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDIO_60 .single_bit_orig_name i_ioring/i_VDDIO_60
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_60/VDDPST .original_name i_ioring/i_VDDIO_60/VDDPST
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDIO_60/VDDPST .original_name i_ioring/i_VDDIO_60/VDDPST
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_61 .original_name i_ioring/i_VDDCORE_61
set_db -quiet inst:lp_riscv_top/i_ioring/i_VDDCORE_61 .single_bit_orig_name i_ioring/i_VDDCORE_61
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_61/VDD .original_name i_ioring/i_VDDCORE_61/VDD
set_db -quiet pin:lp_riscv_top/i_ioring/i_VDDCORE_61/VDD .original_name i_ioring/i_VDDCORE_61/VDD
set_db -quiet module:lp_riscv_top/lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 .hdl_user_name lp_riscv
set_db -quiet module:lp_riscv_top/lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv.v
set_db -quiet module:lp_riscv_top/lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv.v
set_db -quiet module:lp_riscv_top/riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0 .hdl_user_name riscv_core
set_db -quiet module:lp_riscv_top/riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/riscv_core.sv
set_db -quiet module:lp_riscv_top/riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/riscv_core.sv
set_db -quiet module:lp_riscv_top/cluster_clock_gating .hdl_user_name cluster_clock_gating
set_db -quiet module:lp_riscv_top/cluster_clock_gating .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/cluster_clock_gating .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/components/cluster_clock_gating.sv
set_db -quiet module:lp_riscv_top/cluster_clock_gating .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/components/cluster_clock_gating.sv
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/core_clock_gate_i/clk_en_reg .original_name lp_riscv/i_riscv_core/core_clock_gate_i/clk_en
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/core_clock_gate_i/clk_en_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/core_clock_gate_i/clk_en_reg .single_bit_orig_name lp_riscv/i_riscv_core/core_clock_gate_i/clk_en
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/core_clock_gate_i/clk_en_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/core_clock_gate_i/clk_en_reg/q .original_name lp_riscv/i_riscv_core/core_clock_gate_i/clk_en/q
set_db -quiet module:lp_riscv_top/riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0 .hdl_user_name riscv_if_stage
set_db -quiet module:lp_riscv_top/riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv
set_db -quiet module:lp_riscv_top/riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv
set_db -quiet module:lp_riscv_top/riscv_prefetch_buffer .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_prefetch_buffer .hdl_user_name riscv_prefetch_buffer
set_db -quiet module:lp_riscv_top/riscv_prefetch_buffer .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_prefetch_buffer .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv
set_db -quiet module:lp_riscv_top/riscv_prefetch_buffer .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv
set_db -quiet module:lp_riscv_top/riscv_fetch_fifo .hdl_user_name riscv_fetch_fifo
set_db -quiet module:lp_riscv_top/riscv_fetch_fifo .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_fetch_fifo .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv
set_db -quiet module:lp_riscv_top/riscv_fetch_fifo .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv
set_db -quiet module:lp_riscv_top/add_unsigned .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/add_182_49 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/bmux .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_14 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_15 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_16 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_41 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_59 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_79 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[1][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[3][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[2][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[1][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q[0]/q}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/add_352_51 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box .logical_hier false
set_db -quiet module:lp_riscv_top/mux .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_17 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_17 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_112 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/mux_117 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_hwlp_361_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_hwlp_361_18/ctl[1]} .sop_cubes {00 01 11}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_hwlp_361_18/ctl[0]} .sop_cubes 10
set_db -quiet module:lp_riscv_top/case_box_20 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_132 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_134 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_145 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_masked_361_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_masked_361_18/ctl[2]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_masked_361_18/ctl[1]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_masked_361_18/ctl[0]} .sop_cubes {10 11}
set_db -quiet module:lp_riscv_top/mux_151 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_NS_361_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_NS_361_18/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_NS_361_18/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_NS_361_18/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_hwlp_NS_361_18/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_23 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_155 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_159 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/CS[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q[31]/q}
set_db -quiet module:lp_riscv_top/riscv_hwloop_controller_N_REGS2 .hdl_user_name riscv_hwloop_controller
set_db -quiet module:lp_riscv_top/riscv_hwloop_controller_N_REGS2 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_hwloop_controller_N_REGS2 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_controller.sv
set_db -quiet module:lp_riscv_top/riscv_hwloop_controller_N_REGS2 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_controller.sv
set_db -quiet module:lp_riscv_top/or_op .logical_hier false
set_db -quiet module:lp_riscv_top/equal_unsigned_162 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwloop_controller_i/eq_64_26_I1 .rtlop_info {{} 0 0 0 3 0 63 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/nequal_unsigned_164 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwloop_controller_i/neq_65_39_I1 .rtlop_info {{} 0 0 0 3 0 114 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwloop_controller_i/eq_64_26_I2 .rtlop_info {{} 0 0 0 3 0 63 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwloop_controller_i/neq_65_39_I2 .rtlop_info {{} 0 0 0 3 0 114 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_33 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_185 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_186 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/offset_fsm_cs[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_if[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/hwlp_dec_cnt_id_o[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o_reg .original_name lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o_reg/q .original_name lp_riscv/i_riscv_core/if_stage_i/instr_valid_id_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/instr_rdata_id_o[31]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg .original_name lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg/q .original_name lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg .original_name lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg/q .original_name lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/if_stage_i/pc_id_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/pc_id_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/if_stage_i/pc_id_o[31]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q_reg .original_name lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q_reg/q .original_name lp_riscv/i_riscv_core/if_stage_i/is_hwlp_id_q/q
set_db -quiet module:lp_riscv_top/riscv_id_stage_N_HWLP2 .hdl_user_name riscv_id_stage
set_db -quiet module:lp_riscv_top/riscv_id_stage_N_HWLP2 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_id_stage_N_HWLP2 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/id_stage.sv
set_db -quiet module:lp_riscv_top/riscv_id_stage_N_HWLP2 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/id_stage.sv
set_db -quiet module:lp_riscv_top/riscv_register_file .hdl_user_name riscv_register_file
set_db -quiet module:lp_riscv_top/riscv_register_file .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_register_file .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv
set_db -quiet module:lp_riscv_top/riscv_register_file .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv
set_db -quiet module:lp_riscv_top/bmux_587 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[1][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[2][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[2][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[3][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[3][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[4][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[4][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[5][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[5][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[6][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[6][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[7][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[7][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[8][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[8][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[9][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[9][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[10][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[10][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[11][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[11][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[12][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[12][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[13][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[13][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[14][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[14][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[15][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[15][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[16][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[16][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[17][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[17][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[18][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[18][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[19][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[19][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[20][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[20][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[21][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[21][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[22][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[22][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[23][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[23][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[24][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[24][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[25][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[25][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[26][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[26][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[27][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[27][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[28][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[28][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[29][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[29][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[30][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[30][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg_reg[31][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/registers_i/rf_reg[31][31]/q}
set_db -quiet module:lp_riscv_top/riscv_decoder .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_decoder .hdl_user_name riscv_decoder
set_db -quiet module:lp_riscv_top/riscv_decoder .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_decoder .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv
set_db -quiet module:lp_riscv_top/riscv_decoder .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv
set_db -quiet module:lp_riscv_top/case_box_179 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_179 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_600 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[8]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[7]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[6]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[5]} .sop_cubes 0100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[4]} .sop_cubes 0101011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[3]} .sop_cubes 0000011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[2]} .sop_cubes 0001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[1]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_jump_target_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_180 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_180 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_jump_in_id_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_jump_in_id_186_18/ctl[3]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_jump_in_id_186_18/ctl[2]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_jump_in_id_186_18/ctl[1]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_jump_in_id_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_183 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_183 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_604 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[6]} .sop_cubes 000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[5]} .sop_cubes 001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[4]} .sop_cubes 010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[3]} .sop_cubes 011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[2]} .sop_cubes 100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[1]} .sop_cubes 101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_hwloop_we_905_22/ctl[0]} .sop_cubes zzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_cnt_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_cnt_mux_sel_o_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_cnt_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_start_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_start_mux_sel_o_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_start_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_target_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_target_mux_sel_o_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_target_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/mux_608 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_we_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_we_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_hwloop_we_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_186 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_186 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_365_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_365_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz110zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_365_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_load_event_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_189 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_189 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_343_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_343_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz111zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_343_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_sign_extension_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_192 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_192 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_614 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_data_type_o_300_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_data_type_o_300_22/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_data_type_o_300_22/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_data_type_o_300_22/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_data_type_o_300_22/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_195 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_195 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_335_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_335_22/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_335_22/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_335_22/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_335_22/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_198 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_198 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_352_24 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_352_24/ctl[3]} .sop_cubes {0000000 0100000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_352_24/ctl[2]} .sop_cubes {0001000 0101000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_352_24/ctl[1]} .sop_cubes 0010000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_352_24/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/mux_618 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_186_18/ctl[2]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_type_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_201 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_201 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_282_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_282_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0101011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_282_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_204 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_204 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_325_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_325_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_325_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_186_18/ctl[2]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_prepost_useincr_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_we_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_we_o_186_18/ctl[1]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_we_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_req_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_req_186_18/ctl[2]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_req_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_data_req_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_207 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_207 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_626 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_csr_op_882_24 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_csr_op_882_24/ctl[3]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_csr_op_882_24/ctl[2]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_csr_op_882_24/ctl[1]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_csr_op_882_24/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/mux_628 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_op_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_op_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_op_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_210 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_210 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_832_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_832_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz000zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_832_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_csr_access_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_213 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_213 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_282_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_282_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0101011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_282_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_216 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_216 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_325_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_325_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_325_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_186_18/ctl[2]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_186_18/ctl[1]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_waddr_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/mux_635 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[11]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[10]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[9]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[8]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[7]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[6]} .sop_cubes 0010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[5]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[4]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[3]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[2]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_219 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_219 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_282_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_282_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0101011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_282_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_222 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_222 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_325_32 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_325_32/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzz0001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_325_32/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_225 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_228 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_228 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_644 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[42]} .sop_cubes 000000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[41]} .sop_cubes 000010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[40]} .sop_cubes 000100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[39]} .sop_cubes 000110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[38]} .sop_cubes 001000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[37]} .sop_cubes 001010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[36]} .sop_cubes 001100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[35]} .sop_cubes 001110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[34]} .sop_cubes 010000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[33]} .sop_cubes 010010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[32]} .sop_cubes 010100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[31]} .sop_cubes 010110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[30]} .sop_cubes 011000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[29]} .sop_cubes 011010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[28]} .sop_cubes 011100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[27]} .sop_cubes 111010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[26]} .sop_cubes 111100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[25]} .sop_cubes 111110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[24]} .sop_cubes 110000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[23]} .sop_cubes 110010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[22]} .sop_cubes 110100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[21]} .sop_cubes 110110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[20]} .sop_cubes 111000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[19]} .sop_cubes 011110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[18]} .sop_cubes 100100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[17]} .sop_cubes 101100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[16]} .sop_cubes 000001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[15]} .sop_cubes 000011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[14]} .sop_cubes 000101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[13]} .sop_cubes 000111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[12]} .sop_cubes 001001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[11]} .sop_cubes 001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[10]} .sop_cubes 001101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[9]} .sop_cubes 001111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[8]} .sop_cubes 010001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[7]} .sop_cubes 010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[6]} .sop_cubes 101000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[5]} .sop_cubes 101010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[4]} .sop_cubes 101110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[3]} .sop_cubes 100000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[2]} .sop_cubes 100010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[1]} .sop_cubes 100110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_708_22/ctl[0]} .sop_cubes zzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_signed_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_signed_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_signed_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_231 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_231 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_646 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[38]} .sop_cubes 000000000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[37]} .sop_cubes 100000000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[36]} .sop_cubes 000000010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[35]} .sop_cubes 000000011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[34]} .sop_cubes 000000100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[33]} .sop_cubes 000000110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[32]} .sop_cubes 000000111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[31]} .sop_cubes 000000001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[30]} .sop_cubes 000000101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[29]} .sop_cubes 100000101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[28]} .sop_cubes 000001100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[27]} .sop_cubes 000001101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[26]} .sop_cubes 000001110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[25]} .sop_cubes 000001111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[24]} .sop_cubes 000010010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[23]} .sop_cubes 000010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[22]} .sop_cubes 000010100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[21]} .sop_cubes 000010101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[20]} .sop_cubes 000010110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[19]} .sop_cubes 000010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[18]} .sop_cubes 000100101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[17]} .sop_cubes 001000000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[16]} .sop_cubes 001000001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[15]} .sop_cubes 001000010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[14]} .sop_cubes 001000011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[13]} .sop_cubes 001000100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[12]} .sop_cubes 001000101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[11]} .sop_cubes 001000110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[10]} .sop_cubes 001000111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[9]} .sop_cubes 000010000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[8]} .sop_cubes 001010001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[7]} .sop_cubes 001010010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[6]} .sop_cubes 000001000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[5]} .sop_cubes 000001001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[4]} .sop_cubes 000001010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[3]} .sop_cubes 000001011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[2]} .sop_cubes 100001000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[1]} .sop_cubes 100001001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_476_18/ctl[0]} .sop_cubes zzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_signed_mode_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_signed_mode_o_186_18/ctl[2]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_signed_mode_o_186_18/ctl[1]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_signed_mode_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_sel_subword_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_sel_subword_o_186_18/ctl[1]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_sel_subword_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_234 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_234 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_652 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_mult_imm_mux_o_612_15 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_mult_imm_mux_o_612_15/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_mult_imm_mux_o_612_15/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_mult_imm_mux_o_612_15/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_mult_imm_mux_o_612_15/ctl[0]} .sop_cubes 11
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_imm_mux_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_imm_mux_o_186_18/ctl[1]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_imm_mux_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_en_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_en_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_dot_en_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_int_en_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_int_en_o_186_18/ctl[2]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_int_en_o_186_18/ctl[1]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_int_en_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_237 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_237 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_621_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_621_17/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_621_17/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_240 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_240 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_636_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_636_17/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_636_17/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_243 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_243 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_683_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_683_13/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_683_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_mult_operator_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_246 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_246 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_288_31 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_288_31/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz0zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_288_31/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_249 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_249 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_664 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[5]} .sop_cubes 000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[4]} .sop_cubes 001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[3]} .sop_cubes 010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[2]} .sop_cubes 011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[1]} .sop_cubes 100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_445_24/ctl[0]} .sop_cubes zzz
set_db -quiet module:lp_riscv_top/mux_666 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18/ctl[4]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_mux_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_252 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_252 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_667 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[7]} .sop_cubes 000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[6]} .sop_cubes 001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[5]} .sop_cubes 100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[4]} .sop_cubes 101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[3]} .sop_cubes 110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[2]} .sop_cubes 111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[1]} .sop_cubes 010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_235_22/ctl[0]} .sop_cubes 011
set_db -quiet module:lp_riscv_top/case_box_255 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_255 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_288_31 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_288_31/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz0zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_288_31/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[11]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[10]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[9]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[8]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[7]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[6]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[5]} .sop_cubes 0010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[4]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[2]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_b_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_258 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_258 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_832_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_832_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz000zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_832_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_186_18/ctl[2]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_imm_a_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_261 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_261 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_692_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_692_13/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_692_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_264 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_264 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_708_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_708_22/ctl[2]} .sop_cubes {111010 111100 111110 110000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_708_22/ctl[1]} .sop_cubes 110010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_708_22/ctl[0]} .sop_cubes zzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_scalar_replication_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_267 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_267 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_683_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_683_13/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_683_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_186_18/ctl[2]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_vec_mode_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_270 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_270 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_288_31 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_288_31/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz0zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_288_31/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_273 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_273 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_343_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_343_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz111zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_343_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_708_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_708_22/ctl[1]} .sop_cubes 101100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_708_22/ctl[0]} .sop_cubes zzzzzz
set_db -quiet module:lp_riscv_top/case_box_276 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_276 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_832_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_832_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz000zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_832_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/mux_690 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[11]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[10]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[9]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[8]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[7]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[6]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[5]} .sop_cubes 0010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[4]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[2]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_b_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_279 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_279 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_832_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_832_34/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzz000zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_832_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_832_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/mux_694 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[6]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[5]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[4]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[3]} .sop_cubes 0010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[2]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_op_a_mux_sel_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_282 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_282 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_696 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_422_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_422_17/ctl[2]} .sop_cubes 0000000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_422_17/ctl[1]} .sop_cubes 0100000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_alu_operator_o_422_17/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_285 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_697 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_698 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_699 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_288 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_288 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_645_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_645_13/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_645_13/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_645_13/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_645_13/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_291 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_291 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_659_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_659_13/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_659_13/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_659_13/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_659_13/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_294 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_704 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[11]} .sop_cubes 1101111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[10]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[9]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[8]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[7]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[6]} .sop_cubes 0110111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[5]} .sop_cubes 0010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[4]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_alu_operator_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_297 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_297 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_438_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_438_13/ctl[1]} .sop_cubes 1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_438_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_b_mux_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_300 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_300 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_438_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_438_13/ctl[1]} .sop_cubes 1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_438_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_186_18/ctl[2]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_186_18/ctl[1]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_bmask_a_mux_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_303 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_303 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_288_31 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_288_31/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz0zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_288_31/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18/ctl[4]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regc_used_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_306 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_306 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_343_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_343_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz111zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_343_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_309 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_309 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18/ctl[4]} .sop_cubes 000001100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18/ctl[3]} .sop_cubes 000001101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18/ctl[2]} .sop_cubes 000001110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18/ctl[1]} .sop_cubes 000001111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_476_18/ctl[0]} .sop_cubes zzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_312 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_312 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_473_15 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_473_15/ctl[1]} .sop_cubes zzz0zzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_473_15/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_315 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[5]} .sop_cubes {111010 111100 111110 110000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[4]} .sop_cubes 110010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[3]} .sop_cubes 110100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[2]} .sop_cubes 110110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[1]} .sop_cubes 111000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_708_22/ctl[0]} .sop_cubes zzzzzz
set_db -quiet module:lp_riscv_top/case_box_318 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_318 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_692_13 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_692_13/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzz0zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_692_13/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_692_13/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_321 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_720 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[6]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[5]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[4]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[3]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[2]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[1]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regb_used_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_324 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_324 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_832_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_832_34/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzz000zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_832_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_832_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/mux_723 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[10]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[9]} .sop_cubes 1100011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[8]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[7]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[6]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[5]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[4]} .sop_cubes 1011011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[3]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[2]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_rega_used_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_327 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_327 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_724 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24/ctl[4]} .sop_cubes 00000000000000000000000001110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24/ctl[3]} .sop_cubes 00000000000100000000000001110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24/ctl[2]} .sop_cubes 00010000000000000000000001110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24/ctl[1]} .sop_cubes 00010000001000000000000001110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_cmbsop_ecall_insn_o_835_24/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_pipe_flush_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_pipe_flush_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_pipe_flush_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ecall_insn_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ecall_insn_o_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ecall_insn_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_eret_insn_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_eret_insn_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_eret_insn_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ebrk_insn_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ebrk_insn_186_18/ctl[1]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_ebrk_insn_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_352_24 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_352_24/ctl[3]} .sop_cubes {0000000 0100000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_352_24/ctl[2]} .sop_cubes {0001000 0101000}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_352_24/ctl[1]} .sop_cubes 0010000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_352_24/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/case_box_330 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_330 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_368_34 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_368_34/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzz011zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_368_34/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzz111zzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_368_34/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/bmux_740 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_743 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[9]} .sop_cubes {1101111 1100011 0110111 0010111 1011011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[8]} .sop_cubes 1100111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[7]} .sop_cubes {0100011 0101011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[6]} .sop_cubes {0000011 0001011}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[5]} .sop_cubes 0010011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[4]} .sop_cubes 0110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[3]} .sop_cubes 1010111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[2]} .sop_cubes 1110011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[1]} .sop_cubes 1111011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_illegal_insn_o_186_18/ctl[0]} .sop_cubes zzzzzzz
set_db -quiet module:lp_riscv_top/riscv_controller .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_controller .hdl_user_name riscv_controller
set_db -quiet module:lp_riscv_top/riscv_controller .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_controller .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv
set_db -quiet module:lp_riscv_top/riscv_controller .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv
set_db -quiet module:lp_riscv_top/case_box_403 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_403 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_jump_done_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_jump_done_188_18/ctl[1]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_jump_done_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18/ctl[4]} .sop_cubes 0010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18/ctl[3]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18/ctl[2]} .sop_cubes 0101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18/ctl[1]} .sop_cubes 0110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_id_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet module:lp_riscv_top/case_box_404 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_407 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_410 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_413 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_416 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_416 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_839 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[12]} .sop_cubes 0000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[11]} .sop_cubes 0010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[10]} .sop_cubes 0001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[9]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[8]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[7]} .sop_cubes 1010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[6]} .sop_cubes 0111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[5]} .sop_cubes 1000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[4]} .sop_cubes 1011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[3]} .sop_cubes 1001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[2]} .sop_cubes 0101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[1]} .sop_cubes 0110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_cmbsop_ctrl_busy_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_restore_id_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_restore_id_o_188_18/ctl[1]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_restore_id_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_id_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_id_o_188_18/ctl[1]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_id_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_if_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_if_o_188_18/ctl[1]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_if_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_ack_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_ack_o_188_18/ctl[2]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_ack_o_188_18/ctl[1]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_ack_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet module:lp_riscv_top/case_box_419 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_855 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_859 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[6]} .sop_cubes 0001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[5]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[4]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[3]} .sop_cubes 1010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[2]} .sop_cubes 1011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[1]} .sop_cubes 1001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[6]} .sop_cubes 0001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[5]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[4]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[3]} .sop_cubes 1010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[2]} .sop_cubes 1011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[1]} .sop_cubes 1001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_188_18/ctl[1]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_is_decoding_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet module:lp_riscv_top/case_box_422 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_876 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[9]} .sop_cubes 0010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[8]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[7]} .sop_cubes 1010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[6]} .sop_cubes 0111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[5]} .sop_cubes 1000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[4]} .sop_cubes 1011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[3]} .sop_cubes 1001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[2]} .sop_cubes 0101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[1]} .sop_cubes 0110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet module:lp_riscv_top/mux_877 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[12]} .sop_cubes 0000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[11]} .sop_cubes 0001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[10]} .sop_cubes 0010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[9]} .sop_cubes 0011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[8]} .sop_cubes 0100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[7]} .sop_cubes 1010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[6]} .sop_cubes 0111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[5]} .sop_cubes 1000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[4]} .sop_cubes 1011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[3]} .sop_cubes 1001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[2]} .sop_cubes 0101
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[1]} .sop_cubes 0110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_ctrl_fsm_ns_188_18/ctl[0]} .sop_cubes zzzz
set_db -quiet module:lp_riscv_top/case_box_425 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/controller_i/ctrl_fsm_cs[3]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q_reg .original_name lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/controller_i/jump_done_q/q
set_db -quiet module:lp_riscv_top/riscv_exc_controller .hdl_user_name riscv_exc_controller
set_db -quiet module:lp_riscv_top/riscv_exc_controller .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_exc_controller .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/exc_controller.sv
set_db -quiet module:lp_riscv_top/riscv_exc_controller .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/exc_controller.sv
set_db -quiet module:lp_riscv_top/or_op_450 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_455 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_891 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_456 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/pc_mux_int_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/cause_int_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/exc_ctrl_cs[0]/q}
set_db -quiet module:lp_riscv_top/riscv_hwloop_regs_N_REGS2 .hdl_user_name riscv_hwloop_regs
set_db -quiet module:lp_riscv_top/riscv_hwloop_regs_N_REGS2 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_hwloop_regs_N_REGS2 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_regs.sv
set_db -quiet module:lp_riscv_top/riscv_hwloop_regs_N_REGS2 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_regs.sv
set_db -quiet module:lp_riscv_top/sub_unsigned .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/sub_103_50_I1 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/sub_103_50_I2 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_468 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_469 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_start_q[1][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_end_q[1][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/hwloop_regs_i/hwlp_counter_q[1][31]/q}
set_db -quiet module:lp_riscv_top/or_op_493 .logical_hier false
set_db -quiet module:lp_riscv_top/shift_left_vlog_unsigned .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/sll_388_36 .rtlop_info {{} 0 0 0 3 0 21 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/sub_388_53 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_972 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/add_499_38 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/add_500_38 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/add_503_49 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/add_455_37 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/add_456_37 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/bmux_988 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_1013 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_1014 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_1017 .logical_hier false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/branch_in_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/pc_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/pc_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_a_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_b_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operand_c_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_a_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/bmask_b_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/imm_vec_ext_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_vec_mode_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_waddr_ex_o[4]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/regfile_we_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/regfile_alu_waddr_ex_o[4]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/regfile_alu_we_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/alu_operator_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operator_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_a_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_b_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_operand_c_ex_o[31]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/mult_en_ex_o/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/mult_sel_subword_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_signed_mode_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_imm_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_a_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_b_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[5]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[5]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[6]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[6]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[7]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[7]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[8]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[8]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[9]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[9]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[10]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[10]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[11]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[11]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[12]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[12]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[13]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[13]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[14]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[14]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[15]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[15]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[16]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[16]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[17]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[17]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[18]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[18]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[19]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[19]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[20]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[20]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[21]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[21]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[22]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[22]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[23]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[23]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[24]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[24]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[25]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[25]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[26]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[26]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[27]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[27]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[28]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[28]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[29]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[29]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[30]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[30]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[31]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o_reg[31]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_op_c_ex_o[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/mult_dot_signed_ex_o[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/csr_access_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/csr_op_ex_o[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/data_req_ex_o/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/data_we_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/data_type_ex_o[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/data_sign_ext_ex_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/data_load_event_ex_o/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/data_misaligned_ex_o/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o_reg .original_name lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o_reg/q .original_name lp_riscv/i_riscv_core/id_stage_i/prepost_useincr_ex_o/q
set_db -quiet module:lp_riscv_top/riscv_ex_stage .hdl_user_name riscv_ex_stage
set_db -quiet module:lp_riscv_top/riscv_ex_stage .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_ex_stage .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/ex_stage.sv
set_db -quiet module:lp_riscv_top/riscv_ex_stage .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/ex_stage.sv
set_db -quiet module:lp_riscv_top/riscv_alu .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_alu .hdl_user_name riscv_alu
set_db -quiet module:lp_riscv_top/riscv_alu .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_alu .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/riscv_alu .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/alu_popcnt .hdl_user_name alu_popcnt
set_db -quiet module:lp_riscv_top/alu_popcnt .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/alu_popcnt .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/alu_popcnt .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/add_unsigned_1057 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I1 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_1059 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I1 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_1061 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1031_46_I1 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_1063 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1037_46_I1 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_1065 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1041_39 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I2 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I3 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I2 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I4 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I5 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I3 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1031_46_I2 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I6 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I7 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I4 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I8 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I9 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I5 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1031_46_I3 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1037_46_I2 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I10 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I11 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I6 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I12 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I13 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I7 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1031_46_I4 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I14 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I15 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1025_46_I8 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_popcnt_i/add_1019_44_I16 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/alu_ff .is_sop_cluster true
set_db -quiet module:lp_riscv_top/alu_ff .hdl_user_name alu_ff
set_db -quiet module:lp_riscv_top/alu_ff .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/alu_ff .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/alu_ff .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv
set_db -quiet module:lp_riscv_top/case_box_540 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_540 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_75 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_75/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_75/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_75/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_541 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_541 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_1132 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35/ctl[3]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35/ctl[2]} .sop_cubes 0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_35/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_544 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_544 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_36 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_36/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_36/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_547 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_547 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_38 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_38/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_38/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_38/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_550 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_550 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_1135 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[5]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[3]} .sop_cubes zzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[2]} .sop_cubes 0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[1]} .sop_cubes zzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_40/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_553 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_553 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_42 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_42/ctl[1]} .sop_cubes zzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_977_42/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_556 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_556 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_44 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_44/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_44/ctl[1]} .sop_cubes zzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_44/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_559 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_559 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46/ctl[3]} .sop_cubes zzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46/ctl[2]} .sop_cubes 0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46/ctl[1]} .sop_cubes zzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_46/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_562 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_562 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_50 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_50/ctl[2]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_50/ctl[1]} .sop_cubes zzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_50/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_565 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_565 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_1141 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[6]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1z
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[5]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[3]} .sop_cubes zzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[2]} .sop_cubes 0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[1]} .sop_cubes zz1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/alu_ff_i/mux_967_52/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/riscv_alu_div .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_alu_div .hdl_user_name riscv_alu_div
set_db -quiet module:lp_riscv_top/riscv_alu_div .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_alu_div .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu_div.sv
set_db -quiet module:lp_riscv_top/riscv_alu_div .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu_div.sv
set_db -quiet module:lp_riscv_top/or_op_582 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_583 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/eq_96_34 .rtlop_info {{} 0 0 0 3 0 63 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/gt_unsigned .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/gt_96_58 .rtlop_info {{} 0 0 0 3 0 120 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/add_100_46 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/sub_unsigned_1148 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/sub_100_68 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/sub_unsigned_1150 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/sub_107_46 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/sub_unsigned_1152 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/minus_93_38 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_588 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_588 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_LoadEn_S_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_LoadEn_S_128_11/ctl[1]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_LoadEn_S_128_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_State_SN_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_State_SN_128_11/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_State_SN_128_11/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_State_SN_128_11/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_State_SN_128_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_BRegEn_S_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_BRegEn_S_128_11/ctl[2]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_BRegEn_S_128_11/ctl[1]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_BRegEn_S_128_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ARegEn_S_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ARegEn_S_128_11/ctl[2]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ARegEn_S_128_11/ctl[1]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ARegEn_S_128_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ResRegEn_S_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ResRegEn_S_128_11/ctl[1]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_ResRegEn_S_128_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_OutVld_SO_128_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_OutVld_SO_128_11/ctl[2]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_OutVld_SO_128_11/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_OutVld_SO_128_11/ctl[0]} .sop_cubes zz
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[3]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[3]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[4]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[4]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[5]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[5]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[6]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[6]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[7]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[7]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[8]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[8]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[9]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[9]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[10]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[10]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[11]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[11]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[12]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[12]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[13]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[13]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[14]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[14]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[15]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[15]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[16]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[16]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[17]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[17]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[18]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[18]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[19]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[19]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[20]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[20]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[21]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[21]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[22]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[22]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[23]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[23]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[24]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[24]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[25]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[25]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[26]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[26]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[27]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[27]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[28]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[28]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[29]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[29]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[30]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[30]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[31]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP_reg[31]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResReg_DP[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[3]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[3]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[4]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[4]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[5]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[5]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[6]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[6]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[7]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[7]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[8]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[8]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[9]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[9]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[10]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[10]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[11]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[11]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[12]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[12]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[13]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[13]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[14]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[14]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[15]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[15]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[16]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[16]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[17]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[17]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[18]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[18]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[19]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[19]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[20]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[20]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[21]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[21]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[22]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[22]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[23]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[23]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[24]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[24]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[25]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[25]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[26]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[26]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[27]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[27]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[28]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[28]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[29]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[29]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[30]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[30]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[31]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP_reg[31]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/AReg_DP[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[3]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[3]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[4]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[4]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[5]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[5]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[6]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[6]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[7]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[7]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[8]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[8]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[9]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[9]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[10]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[10]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[11]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[11]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[12]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[12]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[13]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[13]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[14]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[14]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[15]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[15]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[16]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[16]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[17]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[17]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[18]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[18]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[19]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[19]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[20]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[20]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[21]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[21]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[22]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[22]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[23]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[23]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[24]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[24]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[25]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[25]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[26]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[26]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[27]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[27]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[28]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[28]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[29]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[29]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[30]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[30]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[31]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP_reg[31]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/BReg_DP[31]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP_reg .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP_reg .single_bit_orig_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP_reg/q .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/RemSel_SP/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP_reg .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP_reg .single_bit_orig_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP_reg/q .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/CompInv_SP/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP_reg .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP_reg .single_bit_orig_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP_reg/q .original_name lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/ResInv_SP/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[3]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[3]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[4]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[4]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[5]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP_reg[5]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/Cnt_DP[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/State_SP[1]/q}
set_db -quiet module:lp_riscv_top/not_op .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_590 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_616 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_617 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_618 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_619 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_620 .logical_hier false
set_db -quiet module:lp_riscv_top/xor_op .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_624 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_625 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_1189 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_626 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_627 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_628 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_629 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_630 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_634 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_635 .logical_hier false
set_db -quiet module:lp_riscv_top/xor_op_636 .logical_hier false
set_db -quiet module:lp_riscv_top/arith_shift_right_vlog_signed .logical_hier false
set_db -quiet module:lp_riscv_top/shift_right_vlog_unsigned .logical_hier false
set_db -quiet module:lp_riscv_top/arith_shift_right_vlog_signed_1501 .logical_hier false
set_db -quiet module:lp_riscv_top/shift_right_vlog_unsigned_1605 .logical_hier false
set_db -quiet module:lp_riscv_top/arith_shift_right_vlog_signed_1845 .logical_hier false
set_db -quiet module:lp_riscv_top/shift_right_vlog_unsigned_2331 .logical_hier false
set_db -quiet module:lp_riscv_top/shift_left_vlog_unsigned_2493 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/sll_789_39 .rtlop_info {{} 0 0 0 3 0 21 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_2505 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/add_162_45 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/lt_signed .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/lt_448_51 .rtlop_info {{} 0 0 0 3 0 117 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/gt_signed .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I2 .rtlop_info {{} 0 0 0 3 0 121 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I1 .rtlop_info {{} 0 0 0 3 0 121 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I4 .rtlop_info {{} 0 0 0 3 0 121 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/gt_365_35_I3 .rtlop_info {{} 0 0 0 3 0 121 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/sub_unsigned_2529 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/sub_745_30 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/sub_unsigned_2531 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/sub_746_35 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_2533 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/add_825_36 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/add_176_44 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/sll_788_39 .rtlop_info {{} 0 0 0 3 0 21 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_637 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2715 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_638 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_641 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2724 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_2736 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_644 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_644 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_signed_346_15 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_signed_346_15/ctl[2]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_signed_346_15/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmp_signed_346_15/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_647 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2738 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_650 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2740 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_653 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2744 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_656 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_656 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_2748 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_536_26 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_536_26/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_536_26/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_536_26/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_536_26/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_659 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_659 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_533_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_533_22/ctl[2]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_533_22/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg_sel_533_22/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_662 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_665 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_665 .supplies_sop_cubes true
set_db -quiet {hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmbsop_shuffle_byte_sel[3]_596_22} .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmbsop_shuffle_byte_sel[3]_596_22/ctl[2]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmbsop_shuffle_byte_sel[3]_596_22/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_cmbsop_shuffle_byte_sel[3]_596_22/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_668 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_671 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_2759 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg0_sel_533_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg0_sel_533_22/ctl[2]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg0_sel_533_22/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/alu_i/mux_shuffle_reg0_sel_533_22/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_674 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_677 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_2816 .logical_hier false
set_db -quiet module:lp_riscv_top/shift_right_vlog_unsigned_1206 .logical_hier false
set_db -quiet module:lp_riscv_top/riscv_mult .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_mult .hdl_user_name riscv_mult
set_db -quiet module:lp_riscv_top/riscv_mult .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_mult .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv
set_db -quiet module:lp_riscv_top/riscv_mult .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv
set_db -quiet module:lp_riscv_top/xor_op_719 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_720 .logical_hier false
set_db -quiet module:lp_riscv_top/add_signed .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_204_39 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_204_63 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/mult_signed .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_204_87 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/mult_signed_3271 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_235_55 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3273 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_240_54 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3275 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_240_81 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3277 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_241_54 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3279 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_241_81 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_236_55 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_237_55 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_238_55 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_254_62 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_254_96 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3453 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_104_42 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/add_signed_3455 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/add_104_86 .rtlop_info {{} 0 0 0 3 0 1 1 2 1 1 2 0 1}
set_db -quiet module:lp_riscv_top/mult_signed_3583 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_104_64 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_251_57 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mul_252_57 .rtlop_info {{} 0 0 0 3 0 48 1 2 1 1 2 0 1}
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/sll_92_43 .rtlop_info {{} 0 0 0 3 0 21 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/bmux_3848 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_721 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_721 .supplies_sop_cubes true
set_db -quiet module:lp_riscv_top/mux_3850 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[5]} .sop_cubes 000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[4]} .sop_cubes 001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[3]} .sop_cubes 011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[2]} .sop_cubes 010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[1]} .sop_cubes 100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mux_cmbsop_mulh_active_127_11/ctl[0]} .sop_cubes zzz
set_db -quiet module:lp_riscv_top/case_box_722 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_725 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_3867 .logical_hier false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q_reg .original_name lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q_reg/q .original_name lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_carry_q/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/mult_i/mulh_CS[2]/q}
set_db -quiet module:lp_riscv_top/arith_shift_right_vlog_signed_1378 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[0]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[0]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[1]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[1]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[2]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[2]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[3]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[3]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[4]} .original_name {{lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o_reg[4]/q} .original_name {lp_riscv/i_riscv_core/ex_stage_i/regfile_waddr_wb_o[4]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o_reg .original_name lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o_reg/q .original_name lp_riscv/i_riscv_core/ex_stage_i/regfile_we_wb_o/q
set_db -quiet module:lp_riscv_top/riscv_load_store_unit .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_load_store_unit .hdl_user_name riscv_load_store_unit
set_db -quiet module:lp_riscv_top/riscv_load_store_unit .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_load_store_unit .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/load_store_unit.sv
set_db -quiet module:lp_riscv_top/riscv_load_store_unit .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/load_store_unit.sv
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/add_463_64 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/sub_unsigned_3888 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/sub_150_44 .rtlop_info {{} 0 0 0 3 0 9 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_743 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_744 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_744 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_100_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_100_17/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_100_17/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_100_17/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_100_17/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_747 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_747 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_109_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_109_17/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_109_17/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_109_17/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_109_17/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_750 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_750 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_122_17 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_122_17/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_122_17/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_122_17/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_122_17/ctl[0]} .sop_cubes 11
set_db -quiet module:lp_riscv_top/case_box_753 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_753 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_137_15 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_137_15/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_137_15/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_137_15/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/mux_data_be_137_15/ctl[0]} .sop_cubes 11
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_type_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/data_type_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_offset_q[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q_reg .original_name lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q_reg/q .original_name lp_riscv/i_riscv_core/load_store_unit_i/data_sign_ext_q/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_we_q_reg .original_name lp_riscv/i_riscv_core/load_store_unit_i/data_we_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_we_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_we_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/load_store_unit_i/data_we_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_we_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/data_we_q_reg/q .original_name lp_riscv/i_riscv_core/load_store_unit_i/data_we_q/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[0]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/CS[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/CS[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[0]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/CS[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[1]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/CS[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/CS[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/CS_reg[1]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/CS[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[14]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[14]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[15]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[15]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[16]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[16]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[17]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[17]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[18]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[18]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[19]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[19]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[20]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[20]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[21]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[21]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[22]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[22]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[23]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[23]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[24]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[24]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[25]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[25]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[26]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[26]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[27]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[27]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[28]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[28]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[29]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[29]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[30]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[30]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[31]} .original_name {{lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/load_store_unit_i/rdata_q_reg[31]/q} .original_name {lp_riscv/i_riscv_core/load_store_unit_i/rdata_q[31]/q}
set_db -quiet module:lp_riscv_top/riscv_cs_registers_N_EXT_CNT16 .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_cs_registers_N_EXT_CNT16 .hdl_user_name riscv_cs_registers
set_db -quiet module:lp_riscv_top/riscv_cs_registers_N_EXT_CNT16 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_cs_registers_N_EXT_CNT16 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/cs_registers.sv
set_db -quiet module:lp_riscv_top/riscv_cs_registers_N_EXT_CNT16 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/cs_registers.sv
set_db -quiet module:lp_riscv_top/or_op_766 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_767 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_772 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_775 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_776 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_777 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_778 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_779 .logical_hier false
set_db -quiet module:lp_riscv_top/or_op_781 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_782 .logical_hier false
set_db -quiet module:lp_riscv_top/and_op_783 .logical_hier false
set_db -quiet module:lp_riscv_top/nequal_unsigned_3969 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/neq_376_48 .rtlop_info {{} 0 0 0 3 0 114 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/add_unsigned_3973 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/add_377_29 .rtlop_info {{} 0 0 0 3 0 7 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_786 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_786 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_cmbsop_is_pcer_336_20 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_cmbsop_is_pcer_336_20/ctl[3]} .sop_cubes 011110100000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_cmbsop_is_pcer_336_20/ctl[2]} .sop_cubes 011110100001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_cmbsop_is_pcer_336_20/ctl[1]} .sop_cubes 011110011111
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_cmbsop_is_pcer_336_20/ctl[0]} .sop_cubes zzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/bmux_3976 .logical_hier false
set_db -quiet module:lp_riscv_top/bmux_3977 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_787 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_787 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_we_int_241_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_we_int_241_18/ctl[1]} .sop_cubes {01 10 11}
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_we_int_241_18/ctl[0]} .sop_cubes 00
set_db -quiet module:lp_riscv_top/case_box_790 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_3992 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_793 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_3997 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_wdata_int_241_18 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_wdata_int_241_18/ctl[3]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_wdata_int_241_18/ctl[2]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_wdata_int_241_18/ctl[1]} .sop_cubes 11
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mux_csr_wdata_int_241_18/ctl[0]} .sop_cubes 00
set_db -quiet module:lp_riscv_top/case_box_796 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_4001 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_4025 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[14]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[14]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[15]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[15]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[16]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[16]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[17]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[17]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[18]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[18]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[19]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[19]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[20]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[20]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[21]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[21]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[22]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[22]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[23]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[23]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[24]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[24]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[25]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[25]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[26]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[26]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[27]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[27]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[28]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[28]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[29]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[29]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[30]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[30]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[31]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mepc_q[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mepc_q_reg[31]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mepc_q[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mestatus_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mestatus_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mestatus_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mestatus_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mestatus_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mestatus_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mestatus_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mestatus_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mstatus_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/mstatus_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mstatus_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mstatus_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/mstatus_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mstatus_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/mstatus_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/mstatus_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[1]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[1]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[2]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[2]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[3]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[3]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[4]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[4]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[5]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/exc_cause[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/exc_cause_reg[5]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/exc_cause[5]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/id_valid_q_reg .original_name lp_riscv/i_riscv_core/cs_registers_i/id_valid_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/id_valid_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/id_valid_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/cs_registers_i/id_valid_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/id_valid_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/id_valid_q_reg/q .original_name lp_riscv/i_riscv_core/cs_registers_i/id_valid_q/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_inc_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][1]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][1]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][1]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][2]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][2]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][2]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][3]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][3]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][3]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][4]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][4]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][4]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][5]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][5]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][5]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][6]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][6]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][6]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][7]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][7]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][7]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][8]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][8]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][8]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][9]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][9]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][9]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][10]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][10]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][10]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][11]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][11]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][11]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][12]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][12]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][12]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][13]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][13]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][13]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][14]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][14]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][14]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][15]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][15]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][15]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][16]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][16]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][16]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][17]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][17]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][17]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][18]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][18]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][18]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][19]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][19]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][19]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][20]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][20]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][20]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][21]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][21]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][21]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][22]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][22]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][22]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][23]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][23]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][23]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][24]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][24]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][24]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][25]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][25]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][25]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][26]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][26]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][26]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][27]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][27]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][27]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][28]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][28]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][28]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][29]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][29]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][29]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][30]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][30]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][30]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][31]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][31]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCCR_q_reg[0][31]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCCR_q[0][31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCMR_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCMR_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[14]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[14]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[15]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[15]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[16]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[16]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[17]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[17]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[18]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[18]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[19]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[19]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[20]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[20]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[21]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[21]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[22]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[22]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[23]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[23]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[24]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[24]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[25]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[25]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[26]} .original_name {{lp_riscv/i_riscv_core/cs_registers_i/PCER_q[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/cs_registers_i/PCER_q_reg[26]/q} .original_name {lp_riscv/i_riscv_core/cs_registers_i/PCER_q[26]/q}
set_db -quiet module:lp_riscv_top/riscv_debug_unit .is_sop_cluster true
set_db -quiet module:lp_riscv_top/riscv_debug_unit .hdl_user_name riscv_debug_unit
set_db -quiet module:lp_riscv_top/riscv_debug_unit .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/riscv_debug_unit .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/debug_unit.sv
set_db -quiet module:lp_riscv_top/riscv_debug_unit .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/debug_unit.sv
set_db -quiet module:lp_riscv_top/case_box_812 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_812 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzz0
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9/ctl[3]} .sop_cubes zzzzzzzzzzzzzzzz0z
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9/ctl[2]} .sop_cubes z0zzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9/ctl[1]} .sop_cubes 0zzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_gnt_o_138_9/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzz
set_db -quiet module:lp_riscv_top/case_box_813 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_816 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_819 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_819 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_halted_o_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_halted_o_353_11/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_debug_halted_o_353_11/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_822 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_822 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_199_30 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_199_30/ctl[1]} .sop_cubes 00000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_199_30/ctl[0]} .sop_cubes zzzzz
set_db -quiet module:lp_riscv_top/case_box_825 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_828 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_4077 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_353_11/ctl[1]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_353_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_353_11/ctl[1]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_353_11/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_831 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_831 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzz0
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9/ctl[3]} .sop_cubes zzzzzzzzzzzzzzzz0z
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9/ctl[2]} .sop_cubes z0zzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9/ctl[1]} .sop_cubes 0zzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_csr_we_o_138_9/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_req_o_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_req_o_353_11/ctl[2]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_req_o_353_11/ctl[1]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_req_o_353_11/ctl[0]} .sop_cubes zz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_o_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_o_353_11/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_o_353_11/ctl[0]} .sop_cubes zz
set_db -quiet module:lp_riscv_top/case_box_834 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_834 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[12]} .sop_cubes 00000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[11]} .sop_cubes 00001
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[10]} .sop_cubes 00010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[9]} .sop_cubes 00011
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[8]} .sop_cubes 10000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[7]} .sop_cubes 10010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[6]} .sop_cubes 10100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[5]} .sop_cubes 10110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[4]} .sop_cubes 11000
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[3]} .sop_cubes 11010
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[2]} .sop_cubes 11100
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[1]} .sop_cubes 11110
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22/ctl[0]} .sop_cubes zzzzz
set_db -quiet module:lp_riscv_top/case_box_837 .logical_hier false
set_db -quiet module:lp_riscv_top/mux_4115 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_840 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_843 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_843 .supplies_sop_cubes true
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9/ctl[4]} .sop_cubes zzzzzzzzzzzzzzzzz0
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9/ctl[3]} .sop_cubes zzzzzzzzzzzzzzzz0z
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9/ctl[2]} .sop_cubes z0zzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9/ctl[1]} .sop_cubes 0zzzzzzzzzzzzzzzzz
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9/ctl[0]} .sop_cubes zzzzzzzzzzzzzzzzzz
set_db -quiet hinst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_353_11 .is_case_box true
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_353_11/ctl[3]} .sop_cubes 00
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_353_11/ctl[2]} .sop_cubes 01
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_353_11/ctl[1]} .sop_cubes 10
set_db -quiet {hpin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_353_11/ctl[0]} .sop_cubes zz
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o_reg .original_name lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o_reg .single_bit_orig_name lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o_reg/q .original_name lp_riscv/i_riscv_core/debug_unit_i/debug_rvalid_o/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/stall_cs[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/stall_cs[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/stall_cs[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/stall_cs[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/stall_cs[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/stall_cs_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/stall_cs[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q[5]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg .original_name lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg/q .original_name lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/state_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/state_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/state_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/settings_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/settings_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/addr_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/addr_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/wdata_q[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/wdata_q[31]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg .original_name lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg/q .original_name lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg .original_name lp_riscv/i_riscv_core/debug_unit_i/jump_req_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/debug_unit_i/jump_req_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg/q .original_name lp_riscv/i_riscv_core/debug_unit_i/jump_req_q/q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/csr_req_q_reg .original_name lp_riscv/i_riscv_core/debug_unit_i/csr_req_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/csr_req_q_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/csr_req_q_reg .single_bit_orig_name lp_riscv/i_riscv_core/debug_unit_i/csr_req_q
set_db -quiet inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/csr_req_q_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/csr_req_q_reg/q .original_name lp_riscv/i_riscv_core/debug_unit_i/csr_req_q/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]} .original_name {{lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]} .single_bit_orig_name {lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]/q} .original_name {lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs[1]/q}
set_db -quiet module:lp_riscv_top/bmux_4137 .logical_hier false
set_db -quiet module:lp_riscv_top/sram_sp_instr_wrap_INSTR_RDATA_WIDTH32 .hdl_user_name sram_sp_instr_wrap
set_db -quiet module:lp_riscv_top/sram_sp_instr_wrap_INSTR_RDATA_WIDTH32 .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/sram_sp_instr_wrap_INSTR_RDATA_WIDTH32 .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_instr_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_instr_wrap_INSTR_RDATA_WIDTH32 .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_instr_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_16384x32_m32_be_wrap .hdl_user_name sram_sp_16384x32_m32_be_wrap
set_db -quiet module:lp_riscv_top/sram_sp_16384x32_m32_be_wrap .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/sram_sp_16384x32_m32_be_wrap .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_16384x32_m32_be_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_16384x32_m32_be_wrap .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_16384x32_m32_be_wrap.v
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32 .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32 .single_bit_orig_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32 .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/CENY .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/CENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[31]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[30]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[29]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[28]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[27]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[26]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[25]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[24]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[23]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[22]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[21]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[20]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[19]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[18]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[17]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[16]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[15]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[14]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/AY
set_db -quiet pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/GWENY .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/GWENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[31]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[30]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[29]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[28]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[27]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[26]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[25]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[24]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[23]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[22]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[21]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[20]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[19]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[18]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[17]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[16]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[15]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[14]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/SO[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/SO
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/SO[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_0/sram_sp_16384x32/SO
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32 .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32 .single_bit_orig_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32
set_db -quiet inst:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32 .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/CENY .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/CENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[31]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[30]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[29]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[28]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[27]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[26]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[25]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[24]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[23]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[22]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[21]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[20]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[19]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[18]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[17]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[16]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[15]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[14]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/AY
set_db -quiet pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/GWENY .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/GWENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[31]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[30]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[29]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[28]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[27]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[26]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[25]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[24]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[23]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[22]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[21]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[20]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[19]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[18]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[17]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[16]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[15]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[14]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[13]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[12]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[11]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[10]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[9]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[8]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[7]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[6]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[5]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[4]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[3]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[2]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/SO[1]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/SO
set_db -quiet {pin:lp_riscv_top/lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/SO[0]} .original_name lp_riscv/iccm_ram_wrapper/iccm_ram_1/sram_sp_16384x32/SO
set_db -quiet module:lp_riscv_top/sram_sp_data_wrap .hdl_user_name sram_sp_data_wrap
set_db -quiet module:lp_riscv_top/sram_sp_data_wrap .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/sram_sp_data_wrap .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_data_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_data_wrap .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_data_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_32768x32_m32_be_wrap .hdl_user_name sram_sp_32768x32_m32_be_wrap
set_db -quiet module:lp_riscv_top/sram_sp_32768x32_m32_be_wrap .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/../riscv_src_list.txt} {} {}}}
set_db -quiet module:lp_riscv_top/sram_sp_32768x32_m32_be_wrap .arch_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_32768x32_m32_be_wrap.v
set_db -quiet module:lp_riscv_top/sram_sp_32768x32_m32_be_wrap .entity_filename /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_32768x32_m32_be_wrap.v
set_db -quiet inst:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32 .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32
set_db -quiet inst:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32 .single_bit_orig_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32
set_db -quiet inst:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32 .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/CENY .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/CENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[31]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[30]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[29]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[28]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[27]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[26]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[25]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[24]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[23]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[22]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[21]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[20]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[19]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[18]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[17]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[16]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[15]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[14]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[13]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[12]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[11]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[10]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[9]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[8]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[7]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[6]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[5]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[4]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[3]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[2]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[1]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY[0]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/WENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[14]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[13]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[12]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[11]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[10]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[9]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[8]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[7]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[6]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[5]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[4]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[3]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[2]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[1]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY[0]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/AY
set_db -quiet pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/GWENY .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/GWENY
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[31]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[30]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[29]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[28]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[27]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[26]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[25]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[24]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[23]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[22]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[21]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[20]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[19]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[18]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[17]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[16]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[15]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[14]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[13]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[12]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[11]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[10]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[9]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[8]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[7]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[6]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[5]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[4]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[3]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[2]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[1]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q[0]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/Q
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/SO[1]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/SO
set_db -quiet {pin:lp_riscv_top/lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/SO[0]} .original_name lp_riscv/dccm_ram_wrapper/dccm_ram_0/sram_sp_32768x32/SO
set_db -quiet module:lp_riscv_top/not_op_864 .logical_hier false
set_db -quiet module:lp_riscv_top/not_op_875 .logical_hier false
set_db -quiet hinst:lp_riscv_top/lp_riscv/eq_141_36 .rtlop_info {{} 0 0 0 3 0 63 0 2 1 1 0}
set_db -quiet module:lp_riscv_top/case_box_877 .logical_hier false
set_db -quiet module:lp_riscv_top/case_box_878 .logical_hier false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][0]} .original_name {{lp_riscv/iram_prog_addr[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][0]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][0]/q} .original_name {lp_riscv/iram_prog_addr[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][1]} .original_name {{lp_riscv/iram_prog_addr[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][1]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][1]/q} .original_name {lp_riscv/iram_prog_addr[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][2]} .original_name {{lp_riscv/iram_prog_addr[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][2]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][2]/q} .original_name {lp_riscv/iram_prog_addr[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][3]} .original_name {{lp_riscv/iram_prog_addr[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][3]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][3]/q} .original_name {lp_riscv/iram_prog_addr[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][4]} .original_name {{lp_riscv/iram_prog_addr[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][4]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][4]/q} .original_name {lp_riscv/iram_prog_addr[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][5]} .original_name {{lp_riscv/iram_prog_addr[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][5]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][5]/q} .original_name {lp_riscv/iram_prog_addr[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][6]} .original_name {{lp_riscv/iram_prog_addr[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][6]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][6]/q} .original_name {lp_riscv/iram_prog_addr[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][7]} .original_name {{lp_riscv/iram_prog_addr[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][7]} .single_bit_orig_name {lp_riscv/iram_prog_addr[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[0][7]/q} .original_name {lp_riscv/iram_prog_addr[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][0]} .original_name {{lp_riscv/iram_prog_addr[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][0]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][0]/q} .original_name {lp_riscv/iram_prog_addr[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][1]} .original_name {{lp_riscv/iram_prog_addr[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][1]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][1]/q} .original_name {lp_riscv/iram_prog_addr[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][2]} .original_name {{lp_riscv/iram_prog_addr[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][2]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][2]/q} .original_name {lp_riscv/iram_prog_addr[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][3]} .original_name {{lp_riscv/iram_prog_addr[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][3]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][3]/q} .original_name {lp_riscv/iram_prog_addr[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][4]} .original_name {{lp_riscv/iram_prog_addr[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][4]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][4]/q} .original_name {lp_riscv/iram_prog_addr[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][5]} .original_name {{lp_riscv/iram_prog_addr[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][5]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][5]/q} .original_name {lp_riscv/iram_prog_addr[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][6]} .original_name {{lp_riscv/iram_prog_addr[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][6]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][6]/q} .original_name {lp_riscv/iram_prog_addr[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][7]} .original_name {{lp_riscv/iram_prog_addr[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][7]} .single_bit_orig_name {lp_riscv/iram_prog_addr[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[1][7]/q} .original_name {lp_riscv/iram_prog_addr[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][0]} .original_name {{lp_riscv/iram_prog_addr[2][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][0]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][0]/q} .original_name {lp_riscv/iram_prog_addr[2][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][1]} .original_name {{lp_riscv/iram_prog_addr[2][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][1]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][1]/q} .original_name {lp_riscv/iram_prog_addr[2][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][2]} .original_name {{lp_riscv/iram_prog_addr[2][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][2]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][2]/q} .original_name {lp_riscv/iram_prog_addr[2][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][3]} .original_name {{lp_riscv/iram_prog_addr[2][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][3]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][3]/q} .original_name {lp_riscv/iram_prog_addr[2][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][4]} .original_name {{lp_riscv/iram_prog_addr[2][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][4]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][4]/q} .original_name {lp_riscv/iram_prog_addr[2][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][5]} .original_name {{lp_riscv/iram_prog_addr[2][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][5]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][5]/q} .original_name {lp_riscv/iram_prog_addr[2][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][6]} .original_name {{lp_riscv/iram_prog_addr[2][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][6]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][6]/q} .original_name {lp_riscv/iram_prog_addr[2][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][7]} .original_name {{lp_riscv/iram_prog_addr[2][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][7]} .single_bit_orig_name {lp_riscv/iram_prog_addr[2][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[2][7]/q} .original_name {lp_riscv/iram_prog_addr[2][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][0]} .original_name {{lp_riscv/iram_prog_addr[3][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][0]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][0]/q} .original_name {lp_riscv/iram_prog_addr[3][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][1]} .original_name {{lp_riscv/iram_prog_addr[3][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][1]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][1]/q} .original_name {lp_riscv/iram_prog_addr[3][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][2]} .original_name {{lp_riscv/iram_prog_addr[3][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][2]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][2]/q} .original_name {lp_riscv/iram_prog_addr[3][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][3]} .original_name {{lp_riscv/iram_prog_addr[3][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][3]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][3]/q} .original_name {lp_riscv/iram_prog_addr[3][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][4]} .original_name {{lp_riscv/iram_prog_addr[3][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][4]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][4]/q} .original_name {lp_riscv/iram_prog_addr[3][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][5]} .original_name {{lp_riscv/iram_prog_addr[3][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][5]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][5]/q} .original_name {lp_riscv/iram_prog_addr[3][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][6]} .original_name {{lp_riscv/iram_prog_addr[3][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][6]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][6]/q} .original_name {lp_riscv/iram_prog_addr[3][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][7]} .original_name {{lp_riscv/iram_prog_addr[3][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][7]} .single_bit_orig_name {lp_riscv/iram_prog_addr[3][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_addr_reg[3][7]/q} .original_name {lp_riscv/iram_prog_addr[3][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][0]} .original_name {{lp_riscv/iram_prog_data[0][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][0]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][0]/q} .original_name {lp_riscv/iram_prog_data[0][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][1]} .original_name {{lp_riscv/iram_prog_data[0][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][1]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][1]/q} .original_name {lp_riscv/iram_prog_data[0][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][2]} .original_name {{lp_riscv/iram_prog_data[0][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][2]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][2]/q} .original_name {lp_riscv/iram_prog_data[0][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][3]} .original_name {{lp_riscv/iram_prog_data[0][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][3]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][3]/q} .original_name {lp_riscv/iram_prog_data[0][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][4]} .original_name {{lp_riscv/iram_prog_data[0][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][4]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][4]/q} .original_name {lp_riscv/iram_prog_data[0][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][5]} .original_name {{lp_riscv/iram_prog_data[0][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][5]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][5]/q} .original_name {lp_riscv/iram_prog_data[0][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][6]} .original_name {{lp_riscv/iram_prog_data[0][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][6]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][6]/q} .original_name {lp_riscv/iram_prog_data[0][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][7]} .original_name {{lp_riscv/iram_prog_data[0][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][7]} .single_bit_orig_name {lp_riscv/iram_prog_data[0][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[0][7]/q} .original_name {lp_riscv/iram_prog_data[0][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][0]} .original_name {{lp_riscv/iram_prog_data[1][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][0]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][0]/q} .original_name {lp_riscv/iram_prog_data[1][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][1]} .original_name {{lp_riscv/iram_prog_data[1][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][1]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][1]/q} .original_name {lp_riscv/iram_prog_data[1][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][2]} .original_name {{lp_riscv/iram_prog_data[1][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][2]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][2]/q} .original_name {lp_riscv/iram_prog_data[1][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][3]} .original_name {{lp_riscv/iram_prog_data[1][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][3]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][3]/q} .original_name {lp_riscv/iram_prog_data[1][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][4]} .original_name {{lp_riscv/iram_prog_data[1][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][4]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][4]/q} .original_name {lp_riscv/iram_prog_data[1][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][5]} .original_name {{lp_riscv/iram_prog_data[1][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][5]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][5]/q} .original_name {lp_riscv/iram_prog_data[1][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][6]} .original_name {{lp_riscv/iram_prog_data[1][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][6]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][6]/q} .original_name {lp_riscv/iram_prog_data[1][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][7]} .original_name {{lp_riscv/iram_prog_data[1][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][7]} .single_bit_orig_name {lp_riscv/iram_prog_data[1][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[1][7]/q} .original_name {lp_riscv/iram_prog_data[1][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][0]} .original_name {{lp_riscv/iram_prog_data[2][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][0]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][0]/q} .original_name {lp_riscv/iram_prog_data[2][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][1]} .original_name {{lp_riscv/iram_prog_data[2][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][1]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][1]/q} .original_name {lp_riscv/iram_prog_data[2][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][2]} .original_name {{lp_riscv/iram_prog_data[2][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][2]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][2]/q} .original_name {lp_riscv/iram_prog_data[2][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][3]} .original_name {{lp_riscv/iram_prog_data[2][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][3]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][3]/q} .original_name {lp_riscv/iram_prog_data[2][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][4]} .original_name {{lp_riscv/iram_prog_data[2][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][4]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][4]/q} .original_name {lp_riscv/iram_prog_data[2][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][5]} .original_name {{lp_riscv/iram_prog_data[2][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][5]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][5]/q} .original_name {lp_riscv/iram_prog_data[2][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][6]} .original_name {{lp_riscv/iram_prog_data[2][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][6]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][6]/q} .original_name {lp_riscv/iram_prog_data[2][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][7]} .original_name {{lp_riscv/iram_prog_data[2][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][7]} .single_bit_orig_name {lp_riscv/iram_prog_data[2][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[2][7]/q} .original_name {lp_riscv/iram_prog_data[2][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][0]} .original_name {{lp_riscv/iram_prog_data[3][0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][0]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][0]/q} .original_name {lp_riscv/iram_prog_data[3][0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][1]} .original_name {{lp_riscv/iram_prog_data[3][1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][1]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][1]/q} .original_name {lp_riscv/iram_prog_data[3][1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][2]} .original_name {{lp_riscv/iram_prog_data[3][2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][2]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][2]/q} .original_name {lp_riscv/iram_prog_data[3][2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][3]} .original_name {{lp_riscv/iram_prog_data[3][3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][3]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][3]/q} .original_name {lp_riscv/iram_prog_data[3][3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][4]} .original_name {{lp_riscv/iram_prog_data[3][4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][4]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][4]/q} .original_name {lp_riscv/iram_prog_data[3][4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][5]} .original_name {{lp_riscv/iram_prog_data[3][5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][5]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][5]/q} .original_name {lp_riscv/iram_prog_data[3][5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][6]} .original_name {{lp_riscv/iram_prog_data[3][6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][6]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][6]/q} .original_name {lp_riscv/iram_prog_data[3][6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][7]} .original_name {{lp_riscv/iram_prog_data[3][7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][7]} .single_bit_orig_name {lp_riscv/iram_prog_data[3][7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/iram_prog_data_reg[3][7]/q} .original_name {lp_riscv/iram_prog_data[3][7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[0]} .original_name {{lp_riscv/irq_i[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[0]} .single_bit_orig_name {lp_riscv/irq_i[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[0]/q} .original_name {lp_riscv/irq_i[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[1]} .original_name {{lp_riscv/irq_i[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[1]} .single_bit_orig_name {lp_riscv/irq_i[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[1]/q} .original_name {lp_riscv/irq_i[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[2]} .original_name {{lp_riscv/irq_i[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[2]} .single_bit_orig_name {lp_riscv/irq_i[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[2]/q} .original_name {lp_riscv/irq_i[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[3]} .original_name {{lp_riscv/irq_i[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[3]} .single_bit_orig_name {lp_riscv/irq_i[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[3]/q} .original_name {lp_riscv/irq_i[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[4]} .original_name {{lp_riscv/irq_i[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[4]} .single_bit_orig_name {lp_riscv/irq_i[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[4]/q} .original_name {lp_riscv/irq_i[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[5]} .original_name {{lp_riscv/irq_i[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[5]} .single_bit_orig_name {lp_riscv/irq_i[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[5]/q} .original_name {lp_riscv/irq_i[5]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[6]} .original_name {{lp_riscv/irq_i[6]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[6]} .single_bit_orig_name {lp_riscv/irq_i[6]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[6]/q} .original_name {lp_riscv/irq_i[6]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[7]} .original_name {{lp_riscv/irq_i[7]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[7]} .single_bit_orig_name {lp_riscv/irq_i[7]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[7]/q} .original_name {lp_riscv/irq_i[7]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[8]} .original_name {{lp_riscv/irq_i[8]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[8]} .single_bit_orig_name {lp_riscv/irq_i[8]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[8]/q} .original_name {lp_riscv/irq_i[8]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[9]} .original_name {{lp_riscv/irq_i[9]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[9]} .single_bit_orig_name {lp_riscv/irq_i[9]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[9]/q} .original_name {lp_riscv/irq_i[9]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[10]} .original_name {{lp_riscv/irq_i[10]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[10]} .single_bit_orig_name {lp_riscv/irq_i[10]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[10]/q} .original_name {lp_riscv/irq_i[10]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[11]} .original_name {{lp_riscv/irq_i[11]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[11]} .single_bit_orig_name {lp_riscv/irq_i[11]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[11]/q} .original_name {lp_riscv/irq_i[11]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[12]} .original_name {{lp_riscv/irq_i[12]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[12]} .single_bit_orig_name {lp_riscv/irq_i[12]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[12]/q} .original_name {lp_riscv/irq_i[12]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[13]} .original_name {{lp_riscv/irq_i[13]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[13]} .single_bit_orig_name {lp_riscv/irq_i[13]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[13]/q} .original_name {lp_riscv/irq_i[13]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[14]} .original_name {{lp_riscv/irq_i[14]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[14]} .single_bit_orig_name {lp_riscv/irq_i[14]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[14]/q} .original_name {lp_riscv/irq_i[14]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[15]} .original_name {{lp_riscv/irq_i[15]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[15]} .single_bit_orig_name {lp_riscv/irq_i[15]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[15]/q} .original_name {lp_riscv/irq_i[15]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[16]} .original_name {{lp_riscv/irq_i[16]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[16]} .single_bit_orig_name {lp_riscv/irq_i[16]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[16]/q} .original_name {lp_riscv/irq_i[16]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[17]} .original_name {{lp_riscv/irq_i[17]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[17]} .single_bit_orig_name {lp_riscv/irq_i[17]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[17]/q} .original_name {lp_riscv/irq_i[17]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[18]} .original_name {{lp_riscv/irq_i[18]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[18]} .single_bit_orig_name {lp_riscv/irq_i[18]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[18]/q} .original_name {lp_riscv/irq_i[18]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[19]} .original_name {{lp_riscv/irq_i[19]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[19]} .single_bit_orig_name {lp_riscv/irq_i[19]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[19]/q} .original_name {lp_riscv/irq_i[19]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[20]} .original_name {{lp_riscv/irq_i[20]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[20]} .single_bit_orig_name {lp_riscv/irq_i[20]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[20]/q} .original_name {lp_riscv/irq_i[20]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[21]} .original_name {{lp_riscv/irq_i[21]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[21]} .single_bit_orig_name {lp_riscv/irq_i[21]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[21]/q} .original_name {lp_riscv/irq_i[21]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[22]} .original_name {{lp_riscv/irq_i[22]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[22]} .single_bit_orig_name {lp_riscv/irq_i[22]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[22]/q} .original_name {lp_riscv/irq_i[22]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[23]} .original_name {{lp_riscv/irq_i[23]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[23]} .single_bit_orig_name {lp_riscv/irq_i[23]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[23]/q} .original_name {lp_riscv/irq_i[23]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[24]} .original_name {{lp_riscv/irq_i[24]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[24]} .single_bit_orig_name {lp_riscv/irq_i[24]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[24]/q} .original_name {lp_riscv/irq_i[24]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[25]} .original_name {{lp_riscv/irq_i[25]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[25]} .single_bit_orig_name {lp_riscv/irq_i[25]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[25]/q} .original_name {lp_riscv/irq_i[25]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[26]} .original_name {{lp_riscv/irq_i[26]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[26]} .single_bit_orig_name {lp_riscv/irq_i[26]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[26]/q} .original_name {lp_riscv/irq_i[26]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[27]} .original_name {{lp_riscv/irq_i[27]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[27]} .single_bit_orig_name {lp_riscv/irq_i[27]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[27]/q} .original_name {lp_riscv/irq_i[27]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[28]} .original_name {{lp_riscv/irq_i[28]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[28]} .single_bit_orig_name {lp_riscv/irq_i[28]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[28]/q} .original_name {lp_riscv/irq_i[28]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[29]} .original_name {{lp_riscv/irq_i[29]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[29]} .single_bit_orig_name {lp_riscv/irq_i[29]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[29]/q} .original_name {lp_riscv/irq_i[29]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[30]} .original_name {{lp_riscv/irq_i[30]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[30]} .single_bit_orig_name {lp_riscv/irq_i[30]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[30]/q} .original_name {lp_riscv/irq_i[30]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[31]} .original_name {{lp_riscv/irq_i[31]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[31]} .single_bit_orig_name {lp_riscv/irq_i[31]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/irq_i_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/irq_i_reg[31]/q} .original_name {lp_riscv/irq_i[31]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[0]} .original_name {{lp_riscv/cluster_id_i_sampled[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[0]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[0]/q} .original_name {lp_riscv/cluster_id_i_sampled[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[1]} .original_name {{lp_riscv/cluster_id_i_sampled[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[1]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[1]/q} .original_name {lp_riscv/cluster_id_i_sampled[1]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[2]} .original_name {{lp_riscv/cluster_id_i_sampled[2]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[2]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[2]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[2]/q} .original_name {lp_riscv/cluster_id_i_sampled[2]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[3]} .original_name {{lp_riscv/cluster_id_i_sampled[3]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[3]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[3]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[3]/q} .original_name {lp_riscv/cluster_id_i_sampled[3]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[4]} .original_name {{lp_riscv/cluster_id_i_sampled[4]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[4]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[4]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[4]/q} .original_name {lp_riscv/cluster_id_i_sampled[4]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[5]} .original_name {{lp_riscv/cluster_id_i_sampled[5]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[5]} .single_bit_orig_name {lp_riscv/cluster_id_i_sampled[5]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/cluster_id_i_sampled_reg[5]/q} .original_name {lp_riscv/cluster_id_i_sampled[5]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/done_flag_reg .original_name lp_riscv/done_flag
set_db -quiet inst:lp_riscv_top/lp_riscv/done_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/done_flag_reg .single_bit_orig_name lp_riscv/done_flag
set_db -quiet inst:lp_riscv_top/lp_riscv/done_flag_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/done_flag_reg/q .original_name lp_riscv/done_flag/q
set_db -quiet inst:lp_riscv_top/lp_riscv/is_addr_sel_0_reg .original_name lp_riscv/is_addr_sel_0
set_db -quiet inst:lp_riscv_top/lp_riscv/is_addr_sel_0_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/is_addr_sel_0_reg .single_bit_orig_name lp_riscv/is_addr_sel_0
set_db -quiet inst:lp_riscv_top/lp_riscv/is_addr_sel_0_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/is_addr_sel_0_reg/q .original_name lp_riscv/is_addr_sel_0/q
set_db -quiet inst:lp_riscv_top/lp_riscv/is_cs_s_reg .original_name lp_riscv/is_cs_s
set_db -quiet inst:lp_riscv_top/lp_riscv/is_cs_s_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/is_cs_s_reg .single_bit_orig_name lp_riscv/is_cs_s
set_db -quiet inst:lp_riscv_top/lp_riscv/is_cs_s_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/is_cs_s_reg/q .original_name lp_riscv/is_cs_s/q
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[0]} .original_name {{lp_riscv/ds_addr_sel_0[0]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[0]} .single_bit_orig_name {lp_riscv/ds_addr_sel_0[0]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[0]/q} .original_name {lp_riscv/ds_addr_sel_0[0]/q}
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[1]} .original_name {{lp_riscv/ds_addr_sel_0[1]}}
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[1]} .single_bit_orig_name {lp_riscv/ds_addr_sel_0[1]}
set_db -quiet {inst:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:lp_riscv_top/lp_riscv/ds_addr_sel_0_reg[1]/q} .original_name {lp_riscv/ds_addr_sel_0[1]/q}
set_db -quiet inst:lp_riscv_top/lp_riscv/ds_cs_s_reg .original_name lp_riscv/ds_cs_s
set_db -quiet inst:lp_riscv_top/lp_riscv/ds_cs_s_reg .orig_hdl_instantiated false
set_db -quiet inst:lp_riscv_top/lp_riscv/ds_cs_s_reg .single_bit_orig_name lp_riscv/ds_cs_s
set_db -quiet inst:lp_riscv_top/lp_riscv/ds_cs_s_reg .gint_phase_inversion false
set_db -quiet pin:lp_riscv_top/lp_riscv/ds_cs_s_reg/q .original_name lp_riscv/ds_cs_s/q
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN GLO TBR TABLE
set_db -quiet design:lp_riscv_top .set_boundary_change_new {start restore}
set_db -quiet design:lp_riscv_top .set_boundary_change_new {finish restore}
# END GLO TBR TABLE
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 21.15-s080_1
## flowkit v21.12-s013_1
## Written on 09:09:46 12-Feb 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
if {[is_attribute flow_plugin_steps -obj_type root]} {set_db flow_plugin_steps {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_remark -obj_type root]} {set_db flow_remark {}}
if {[is_attribute flow_features -obj_type root]} {set_db flow_features {}}
if {[is_attribute flow_feature_values -obj_type root]} {set_db flow_feature_values {}}
if {[is_attribute flow_write_db_args -obj_type root]} {set_db flow_write_db_args {}}
if {[is_attribute flow_write_db_sdc -obj_type root]} {set_db flow_write_db_sdc true}
if {[is_attribute flow_write_db_common -obj_type root]} {set_db flow_write_db_common false}
if {[is_attribute flow_post_db_overwrite -obj_type root]} {set_db flow_post_db_overwrite {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 013e2471-b48d-416a-8232-acc59fbc283c}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_current_cache -obj_type root]} {set_db flow_current_cache {}}
if {[is_attribute flow_step_order_cache -obj_type root]} {set_db flow_step_order_cache {}}
if {[is_attribute flow_step_results_cache -obj_type root]} {set_db flow_step_results_cache {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_execute_in_global -obj_type root]} {set_db flow_execute_in_global true}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_print_run_information -obj_type root]} {set_db flow_print_run_information false}
if {[is_attribute flow_verbose -obj_type root]} {set_db flow_verbose true}
if {[is_attribute flow_print_run_information_full -obj_type root]} {set_db flow_print_run_information_full false}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_init_header_tcl -obj_type root]} {set_db flow_init_header_tcl {}}
if {[is_attribute flow_init_footer_tcl -obj_type root]} {set_db flow_init_footer_tcl {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_step_last_number -obj_type root]} {set_db flow_step_last_number 0}
if {[is_attribute flow_autoload_applets -obj_type root]} {set_db flow_autoload_applets false}
if {[is_attribute flow_autoload_dir -obj_type root]} {set_db flow_autoload_dir error}
if {[is_attribute flow_skip_auto_db_save -obj_type root]} {set_db flow_skip_auto_db_save true}
if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {set_db flow_skip_auto_generate_metrics false}
if {[is_attribute flow_top -obj_type root]} {set_db flow_top {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_yaml_script -obj_type root]} {set_db flow_yaml_script {}}
if {[is_attribute flow_cla_enabled_features -obj_type root]} {set_db flow_cla_enabled_features {}}
if {[is_attribute flow_cla_inject_tcl -obj_type root]} {set_db flow_cla_inject_tcl {}}
if {[is_attribute flow_error_message -obj_type root]} {set_db flow_error_message {}}
if {[is_attribute flow_error_errorinfo -obj_type root]} {set_db flow_error_errorinfo {}}
if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {set_db flow_exclude_time_for_init_flow false}
if {[is_attribute flow_error_write_db -obj_type root]} {set_db flow_error_write_db true}
if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {set_db flow_advanced_metric_isolation flow}
if {[is_attribute flow_yaml_root -obj_type root]} {set_db flow_yaml_root {}}
if {[is_attribute flow_yaml_root_dir -obj_type root]} {set_db flow_yaml_root_dir {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}

#############################################################
#####   User Defined Attributes   ###########################

