
Imu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015188  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b58  08015338  08015338  00025338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015e90  08015e90  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08015e90  08015e90  00025e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015e98  08015e98  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015e98  08015e98  00025e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015e9c  08015e9c  00025e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08015ea0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000739c  20000210  080160b0  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00004004  200075ac  080160b0  000375ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b8f0  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007b1e  00000000  00000000  0006bb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022e0  00000000  00000000  00073650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001fd8  00000000  00000000  00075930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d722  00000000  00000000  00077908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d518  00000000  00000000  000a502a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eed1b  00000000  00000000  000d2542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001c125d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009a58  00000000  00000000  001c12b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000210 	.word	0x20000210
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08015320 	.word	0x08015320

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000214 	.word	0x20000214
 80001ec:	08015320 	.word	0x08015320

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2f>:
 8000b9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba4:	bf24      	itt	cs
 8000ba6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000baa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bae:	d90d      	bls.n	8000bcc <__aeabi_d2f+0x30>
 8000bb0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bbc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc4:	bf08      	it	eq
 8000bc6:	f020 0001 	biceq.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd0:	d121      	bne.n	8000c16 <__aeabi_d2f+0x7a>
 8000bd2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd6:	bfbc      	itt	lt
 8000bd8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	4770      	bxlt	lr
 8000bde:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be6:	f1c2 0218 	rsb	r2, r2, #24
 8000bea:	f1c2 0c20 	rsb	ip, r2, #32
 8000bee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf6:	bf18      	it	ne
 8000bf8:	f040 0001 	orrne.w	r0, r0, #1
 8000bfc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c08:	ea40 000c 	orr.w	r0, r0, ip
 8000c0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c14:	e7cc      	b.n	8000bb0 <__aeabi_d2f+0x14>
 8000c16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1a:	d107      	bne.n	8000c2c <__aeabi_d2f+0x90>
 8000c1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c20:	bf1e      	ittt	ne
 8000c22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2a:	4770      	bxne	lr
 8000c2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_uldivmod>:
 8000c3c:	b953      	cbnz	r3, 8000c54 <__aeabi_uldivmod+0x18>
 8000c3e:	b94a      	cbnz	r2, 8000c54 <__aeabi_uldivmod+0x18>
 8000c40:	2900      	cmp	r1, #0
 8000c42:	bf08      	it	eq
 8000c44:	2800      	cmpeq	r0, #0
 8000c46:	bf1c      	itt	ne
 8000c48:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c4c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c50:	f000 b96e 	b.w	8000f30 <__aeabi_idiv0>
 8000c54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c5c:	f000 f806 	bl	8000c6c <__udivmoddi4>
 8000c60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c68:	b004      	add	sp, #16
 8000c6a:	4770      	bx	lr

08000c6c <__udivmoddi4>:
 8000c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c70:	9d08      	ldr	r5, [sp, #32]
 8000c72:	4604      	mov	r4, r0
 8000c74:	468c      	mov	ip, r1
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f040 8083 	bne.w	8000d82 <__udivmoddi4+0x116>
 8000c7c:	428a      	cmp	r2, r1
 8000c7e:	4617      	mov	r7, r2
 8000c80:	d947      	bls.n	8000d12 <__udivmoddi4+0xa6>
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	b142      	cbz	r2, 8000c9a <__udivmoddi4+0x2e>
 8000c88:	f1c2 0020 	rsb	r0, r2, #32
 8000c8c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c90:	4091      	lsls	r1, r2
 8000c92:	4097      	lsls	r7, r2
 8000c94:	ea40 0c01 	orr.w	ip, r0, r1
 8000c98:	4094      	lsls	r4, r2
 8000c9a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fbbc f6f8 	udiv	r6, ip, r8
 8000ca4:	fa1f fe87 	uxth.w	lr, r7
 8000ca8:	fb08 c116 	mls	r1, r8, r6, ip
 8000cac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb0:	fb06 f10e 	mul.w	r1, r6, lr
 8000cb4:	4299      	cmp	r1, r3
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x60>
 8000cb8:	18fb      	adds	r3, r7, r3
 8000cba:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cbe:	f080 8119 	bcs.w	8000ef4 <__udivmoddi4+0x288>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 8116 	bls.w	8000ef4 <__udivmoddi4+0x288>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	443b      	add	r3, r7
 8000ccc:	1a5b      	subs	r3, r3, r1
 8000cce:	b2a4      	uxth	r4, r4
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cdc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ce0:	45a6      	cmp	lr, r4
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x8c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cea:	f080 8105 	bcs.w	8000ef8 <__udivmoddi4+0x28c>
 8000cee:	45a6      	cmp	lr, r4
 8000cf0:	f240 8102 	bls.w	8000ef8 <__udivmoddi4+0x28c>
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	443c      	add	r4, r7
 8000cf8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfc:	eba4 040e 	sub.w	r4, r4, lr
 8000d00:	2600      	movs	r6, #0
 8000d02:	b11d      	cbz	r5, 8000d0c <__udivmoddi4+0xa0>
 8000d04:	40d4      	lsrs	r4, r2
 8000d06:	2300      	movs	r3, #0
 8000d08:	e9c5 4300 	strd	r4, r3, [r5]
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	b902      	cbnz	r2, 8000d16 <__udivmoddi4+0xaa>
 8000d14:	deff      	udf	#255	; 0xff
 8000d16:	fab2 f282 	clz	r2, r2
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	d150      	bne.n	8000dc0 <__udivmoddi4+0x154>
 8000d1e:	1bcb      	subs	r3, r1, r7
 8000d20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d24:	fa1f f887 	uxth.w	r8, r7
 8000d28:	2601      	movs	r6, #1
 8000d2a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d2e:	0c21      	lsrs	r1, r4, #16
 8000d30:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d38:	fb08 f30c 	mul.w	r3, r8, ip
 8000d3c:	428b      	cmp	r3, r1
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0xe4>
 8000d40:	1879      	adds	r1, r7, r1
 8000d42:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0xe2>
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	f200 80e9 	bhi.w	8000f20 <__udivmoddi4+0x2b4>
 8000d4e:	4684      	mov	ip, r0
 8000d50:	1ac9      	subs	r1, r1, r3
 8000d52:	b2a3      	uxth	r3, r4
 8000d54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d58:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d5c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d60:	fb08 f800 	mul.w	r8, r8, r0
 8000d64:	45a0      	cmp	r8, r4
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0x10c>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x10a>
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	f200 80d9 	bhi.w	8000f28 <__udivmoddi4+0x2bc>
 8000d76:	4618      	mov	r0, r3
 8000d78:	eba4 0408 	sub.w	r4, r4, r8
 8000d7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d80:	e7bf      	b.n	8000d02 <__udivmoddi4+0x96>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d909      	bls.n	8000d9a <__udivmoddi4+0x12e>
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	f000 80b1 	beq.w	8000eee <__udivmoddi4+0x282>
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d92:	4630      	mov	r0, r6
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	fab3 f683 	clz	r6, r3
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d14a      	bne.n	8000e38 <__udivmoddi4+0x1cc>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d302      	bcc.n	8000dac <__udivmoddi4+0x140>
 8000da6:	4282      	cmp	r2, r0
 8000da8:	f200 80b8 	bhi.w	8000f1c <__udivmoddi4+0x2b0>
 8000dac:	1a84      	subs	r4, r0, r2
 8000dae:	eb61 0103 	sbc.w	r1, r1, r3
 8000db2:	2001      	movs	r0, #1
 8000db4:	468c      	mov	ip, r1
 8000db6:	2d00      	cmp	r5, #0
 8000db8:	d0a8      	beq.n	8000d0c <__udivmoddi4+0xa0>
 8000dba:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dbe:	e7a5      	b.n	8000d0c <__udivmoddi4+0xa0>
 8000dc0:	f1c2 0320 	rsb	r3, r2, #32
 8000dc4:	fa20 f603 	lsr.w	r6, r0, r3
 8000dc8:	4097      	lsls	r7, r2
 8000dca:	fa01 f002 	lsl.w	r0, r1, r2
 8000dce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd2:	40d9      	lsrs	r1, r3
 8000dd4:	4330      	orrs	r0, r6
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000de4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de8:	fb06 f108 	mul.w	r1, r6, r8
 8000dec:	4299      	cmp	r1, r3
 8000dee:	fa04 f402 	lsl.w	r4, r4, r2
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x19c>
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000dfa:	f080 808d 	bcs.w	8000f18 <__udivmoddi4+0x2ac>
 8000dfe:	4299      	cmp	r1, r3
 8000e00:	f240 808a 	bls.w	8000f18 <__udivmoddi4+0x2ac>
 8000e04:	3e02      	subs	r6, #2
 8000e06:	443b      	add	r3, r7
 8000e08:	1a5b      	subs	r3, r3, r1
 8000e0a:	b281      	uxth	r1, r0
 8000e0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e18:	fb00 f308 	mul.w	r3, r0, r8
 8000e1c:	428b      	cmp	r3, r1
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x1c4>
 8000e20:	1879      	adds	r1, r7, r1
 8000e22:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e26:	d273      	bcs.n	8000f10 <__udivmoddi4+0x2a4>
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d971      	bls.n	8000f10 <__udivmoddi4+0x2a4>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4439      	add	r1, r7
 8000e30:	1acb      	subs	r3, r1, r3
 8000e32:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e36:	e778      	b.n	8000d2a <__udivmoddi4+0xbe>
 8000e38:	f1c6 0c20 	rsb	ip, r6, #32
 8000e3c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e40:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e44:	431c      	orrs	r4, r3
 8000e46:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e52:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e56:	431f      	orrs	r7, r3
 8000e58:	0c3b      	lsrs	r3, r7, #16
 8000e5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5e:	fa1f f884 	uxth.w	r8, r4
 8000e62:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e6a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e6e:	458a      	cmp	sl, r1
 8000e70:	fa02 f206 	lsl.w	r2, r2, r6
 8000e74:	fa00 f306 	lsl.w	r3, r0, r6
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x220>
 8000e7a:	1861      	adds	r1, r4, r1
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e80:	d248      	bcs.n	8000f14 <__udivmoddi4+0x2a8>
 8000e82:	458a      	cmp	sl, r1
 8000e84:	d946      	bls.n	8000f14 <__udivmoddi4+0x2a8>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	4421      	add	r1, r4
 8000e8c:	eba1 010a 	sub.w	r1, r1, sl
 8000e90:	b2bf      	uxth	r7, r7
 8000e92:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e96:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e9a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45b8      	cmp	r8, r7
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x24a>
 8000ea6:	19e7      	adds	r7, r4, r7
 8000ea8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eac:	d22e      	bcs.n	8000f0c <__udivmoddi4+0x2a0>
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d92c      	bls.n	8000f0c <__udivmoddi4+0x2a0>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4427      	add	r7, r4
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba7 0708 	sub.w	r7, r7, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454f      	cmp	r7, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	4649      	mov	r1, r9
 8000ec8:	d31a      	bcc.n	8000f00 <__udivmoddi4+0x294>
 8000eca:	d017      	beq.n	8000efc <__udivmoddi4+0x290>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x27a>
 8000ece:	ebb3 020e 	subs.w	r2, r3, lr
 8000ed2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ed6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eda:	40f2      	lsrs	r2, r6
 8000edc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ee0:	40f7      	lsrs	r7, r6
 8000ee2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ee6:	2600      	movs	r6, #0
 8000ee8:	4631      	mov	r1, r6
 8000eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eee:	462e      	mov	r6, r5
 8000ef0:	4628      	mov	r0, r5
 8000ef2:	e70b      	b.n	8000d0c <__udivmoddi4+0xa0>
 8000ef4:	4606      	mov	r6, r0
 8000ef6:	e6e9      	b.n	8000ccc <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fd      	b.n	8000cf8 <__udivmoddi4+0x8c>
 8000efc:	4543      	cmp	r3, r8
 8000efe:	d2e5      	bcs.n	8000ecc <__udivmoddi4+0x260>
 8000f00:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f04:	eb69 0104 	sbc.w	r1, r9, r4
 8000f08:	3801      	subs	r0, #1
 8000f0a:	e7df      	b.n	8000ecc <__udivmoddi4+0x260>
 8000f0c:	4608      	mov	r0, r1
 8000f0e:	e7d2      	b.n	8000eb6 <__udivmoddi4+0x24a>
 8000f10:	4660      	mov	r0, ip
 8000f12:	e78d      	b.n	8000e30 <__udivmoddi4+0x1c4>
 8000f14:	4681      	mov	r9, r0
 8000f16:	e7b9      	b.n	8000e8c <__udivmoddi4+0x220>
 8000f18:	4666      	mov	r6, ip
 8000f1a:	e775      	b.n	8000e08 <__udivmoddi4+0x19c>
 8000f1c:	4630      	mov	r0, r6
 8000f1e:	e74a      	b.n	8000db6 <__udivmoddi4+0x14a>
 8000f20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f24:	4439      	add	r1, r7
 8000f26:	e713      	b.n	8000d50 <__udivmoddi4+0xe4>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	e724      	b.n	8000d78 <__udivmoddi4+0x10c>
 8000f2e:	bf00      	nop

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f38:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <HAL_Init+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a0d      	ldr	r2, [pc, #52]	; (8000f74 <HAL_Init+0x40>)
 8000f3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f44:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <HAL_Init+0x40>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <HAL_Init+0x40>)
 8000f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <HAL_Init+0x40>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a07      	ldr	r2, [pc, #28]	; (8000f74 <HAL_Init+0x40>)
 8000f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5c:	2003      	movs	r0, #3
 8000f5e:	f000 ff5e 	bl	8001e1e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f62:	2000      	movs	r0, #0
 8000f64:	f010 fa28 	bl	80113b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f68:	f010 f9fa 	bl	8011360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40023c00 	.word	0x40023c00

08000f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_IncTick+0x20>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <HAL_IncTick+0x24>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <HAL_IncTick+0x24>)
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000004 	.word	0x20000004
 8000f9c:	20004e18 	.word	0x20004e18

08000fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <HAL_GetTick+0x14>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20004e18 	.word	0x20004e18

08000fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff ffee 	bl	8000fa0 <HAL_GetTick>
 8000fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fd0:	d005      	beq.n	8000fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_Delay+0x44>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	4413      	add	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fde:	bf00      	nop
 8000fe0:	f7ff ffde 	bl	8000fa0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d8f7      	bhi.n	8000fe0 <HAL_Delay+0x28>
  {
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000004 	.word	0x20000004

08001000 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e0ed      	b.n	80011ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d102      	bne.n	8001024 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f00f fdd4 	bl	8010bcc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 0202 	bic.w	r2, r2, #2
 8001032:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001034:	f7ff ffb4 	bl	8000fa0 <HAL_GetTick>
 8001038:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800103a:	e012      	b.n	8001062 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800103c:	f7ff ffb0 	bl	8000fa0 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b0a      	cmp	r3, #10
 8001048:	d90b      	bls.n	8001062 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2205      	movs	r2, #5
 800105a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e0c5      	b.n	80011ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1e5      	bne.n	800103c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 0201 	orr.w	r2, r2, #1
 800107e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001080:	f7ff ff8e 	bl	8000fa0 <HAL_GetTick>
 8001084:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001086:	e012      	b.n	80010ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001088:	f7ff ff8a 	bl	8000fa0 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b0a      	cmp	r3, #10
 8001094:	d90b      	bls.n	80010ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2205      	movs	r2, #5
 80010a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e09f      	b.n	80011ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d0e5      	beq.n	8001088 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7e1b      	ldrb	r3, [r3, #24]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d108      	bne.n	80010d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	e007      	b.n	80010e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7e5b      	ldrb	r3, [r3, #25]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d108      	bne.n	8001100 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	e007      	b.n	8001110 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800110e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	7e9b      	ldrb	r3, [r3, #26]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d108      	bne.n	800112a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f042 0220 	orr.w	r2, r2, #32
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	e007      	b.n	800113a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f022 0220 	bic.w	r2, r2, #32
 8001138:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7edb      	ldrb	r3, [r3, #27]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d108      	bne.n	8001154 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f022 0210 	bic.w	r2, r2, #16
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	e007      	b.n	8001164 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f042 0210 	orr.w	r2, r2, #16
 8001162:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	7f1b      	ldrb	r3, [r3, #28]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d108      	bne.n	800117e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 0208 	orr.w	r2, r2, #8
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	e007      	b.n	800118e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f022 0208 	bic.w	r2, r2, #8
 800118c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	7f5b      	ldrb	r3, [r3, #29]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d108      	bne.n	80011a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f042 0204 	orr.w	r2, r2, #4
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	e007      	b.n	80011b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f022 0204 	bic.w	r2, r2, #4
 80011b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	431a      	orrs	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	ea42 0103 	orr.w	r1, r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	1e5a      	subs	r2, r3, #1
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2201      	movs	r2, #1
 80011e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b087      	sub	sp, #28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800120e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001210:	7cfb      	ldrb	r3, [r7, #19]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d003      	beq.n	800121e <HAL_CAN_ConfigFilter+0x26>
 8001216:	7cfb      	ldrb	r3, [r7, #19]
 8001218:	2b02      	cmp	r3, #2
 800121a:	f040 80be 	bne.w	800139a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800121e:	4b65      	ldr	r3, [pc, #404]	; (80013b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8001220:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001228:	f043 0201 	orr.w	r2, r3, #1
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001238:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	431a      	orrs	r2, r3
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	f003 031f 	and.w	r3, r3, #31
 800125e:	2201      	movs	r2, #1
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	43db      	mvns	r3, r3
 8001270:	401a      	ands	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d123      	bne.n	80012c8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	43db      	mvns	r3, r3
 800128a:	401a      	ands	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	3248      	adds	r2, #72	; 0x48
 80012a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012be:	6979      	ldr	r1, [r7, #20]
 80012c0:	3348      	adds	r3, #72	; 0x48
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	440b      	add	r3, r1
 80012c6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	69db      	ldr	r3, [r3, #28]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d122      	bne.n	8001316 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	431a      	orrs	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3248      	adds	r2, #72	; 0x48
 80012f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800130a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800130c:	6979      	ldr	r1, [r7, #20]
 800130e:	3348      	adds	r3, #72	; 0x48
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	440b      	add	r3, r1
 8001314:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d109      	bne.n	8001332 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	43db      	mvns	r3, r3
 8001328:	401a      	ands	r2, r3
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001330:	e007      	b.n	8001342 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	431a      	orrs	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d109      	bne.n	800135e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	43db      	mvns	r3, r3
 8001354:	401a      	ands	r2, r3
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800135c:	e007      	b.n	800136e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	431a      	orrs	r2, r3
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d107      	bne.n	8001386 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	431a      	orrs	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800138c:	f023 0201 	bic.w	r2, r3, #1
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001396:	2300      	movs	r3, #0
 8001398:	e006      	b.n	80013a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
  }
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	371c      	adds	r7, #28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40006400 	.word	0x40006400

080013b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d12e      	bne.n	800142a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2202      	movs	r2, #2
 80013d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0201 	bic.w	r2, r2, #1
 80013e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80013e4:	f7ff fddc 	bl	8000fa0 <HAL_GetTick>
 80013e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013ea:	e012      	b.n	8001412 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013ec:	f7ff fdd8 	bl	8000fa0 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b0a      	cmp	r3, #10
 80013f8:	d90b      	bls.n	8001412 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2205      	movs	r2, #5
 800140a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e012      	b.n	8001438 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1e5      	bne.n	80013ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001426:	2300      	movs	r3, #0
 8001428:	e006      	b.n	8001438 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
  }
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001440:	b480      	push	{r7}
 8001442:	b089      	sub	sp, #36	; 0x24
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001454:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800145e:	7ffb      	ldrb	r3, [r7, #31]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d003      	beq.n	800146c <HAL_CAN_AddTxMessage+0x2c>
 8001464:	7ffb      	ldrb	r3, [r7, #31]
 8001466:	2b02      	cmp	r3, #2
 8001468:	f040 80b8 	bne.w	80015dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10a      	bne.n	800148c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800147c:	2b00      	cmp	r3, #0
 800147e:	d105      	bne.n	800148c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001486:	2b00      	cmp	r3, #0
 8001488:	f000 80a0 	beq.w	80015cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	0e1b      	lsrs	r3, r3, #24
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d907      	bls.n	80014ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e09e      	b.n	80015ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80014ac:	2201      	movs	r2, #1
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	409a      	lsls	r2, r3
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10d      	bne.n	80014da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014c8:	68f9      	ldr	r1, [r7, #12]
 80014ca:	6809      	ldr	r1, [r1, #0]
 80014cc:	431a      	orrs	r2, r3
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3318      	adds	r3, #24
 80014d2:	011b      	lsls	r3, r3, #4
 80014d4:	440b      	add	r3, r1
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	e00f      	b.n	80014fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014ea:	68f9      	ldr	r1, [r7, #12]
 80014ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80014ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3318      	adds	r3, #24
 80014f4:	011b      	lsls	r3, r3, #4
 80014f6:	440b      	add	r3, r1
 80014f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6819      	ldr	r1, [r3, #0]
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	3318      	adds	r3, #24
 8001506:	011b      	lsls	r3, r3, #4
 8001508:	440b      	add	r3, r1
 800150a:	3304      	adds	r3, #4
 800150c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	7d1b      	ldrb	r3, [r3, #20]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d111      	bne.n	800153a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3318      	adds	r3, #24
 800151e:	011b      	lsls	r3, r3, #4
 8001520:	4413      	add	r3, r2
 8001522:	3304      	adds	r3, #4
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	6811      	ldr	r1, [r2, #0]
 800152a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	3318      	adds	r3, #24
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	440b      	add	r3, r1
 8001536:	3304      	adds	r3, #4
 8001538:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3307      	adds	r3, #7
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	061a      	lsls	r2, r3, #24
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3306      	adds	r3, #6
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	041b      	lsls	r3, r3, #16
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3305      	adds	r3, #5
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	4313      	orrs	r3, r2
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	3204      	adds	r2, #4
 800155a:	7812      	ldrb	r2, [r2, #0]
 800155c:	4610      	mov	r0, r2
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	6811      	ldr	r1, [r2, #0]
 8001562:	ea43 0200 	orr.w	r2, r3, r0
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	011b      	lsls	r3, r3, #4
 800156a:	440b      	add	r3, r1
 800156c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001570:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3303      	adds	r3, #3
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	061a      	lsls	r2, r3, #24
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	3302      	adds	r3, #2
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	041b      	lsls	r3, r3, #16
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3301      	adds	r3, #1
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	4313      	orrs	r3, r2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	7812      	ldrb	r2, [r2, #0]
 8001592:	4610      	mov	r0, r2
 8001594:	68fa      	ldr	r2, [r7, #12]
 8001596:	6811      	ldr	r1, [r2, #0]
 8001598:	ea43 0200 	orr.w	r2, r3, r0
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	440b      	add	r3, r1
 80015a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80015a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	3318      	adds	r3, #24
 80015b0:	011b      	lsls	r3, r3, #4
 80015b2:	4413      	add	r3, r2
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	6811      	ldr	r1, [r2, #0]
 80015ba:	f043 0201 	orr.w	r2, r3, #1
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3318      	adds	r3, #24
 80015c2:	011b      	lsls	r3, r3, #4
 80015c4:	440b      	add	r3, r1
 80015c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	e00e      	b.n	80015ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e006      	b.n	80015ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
  }
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3724      	adds	r7, #36	; 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80015f6:	b480      	push	{r7}
 80015f8:	b087      	sub	sp, #28
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800160a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d003      	beq.n	800161a <HAL_CAN_GetRxMessage+0x24>
 8001612:	7dfb      	ldrb	r3, [r7, #23]
 8001614:	2b02      	cmp	r3, #2
 8001616:	f040 80f3 	bne.w	8001800 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10e      	bne.n	800163e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d116      	bne.n	800165c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001632:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e0e7      	b.n	800180e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	f003 0303 	and.w	r3, r3, #3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d107      	bne.n	800165c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001650:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e0d8      	b.n	800180e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	331b      	adds	r3, #27
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	4413      	add	r3, r2
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0204 	and.w	r2, r3, #4
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d10c      	bne.n	8001694 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	331b      	adds	r3, #27
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	4413      	add	r3, r2
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	0d5b      	lsrs	r3, r3, #21
 800168a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	e00b      	b.n	80016ac <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	331b      	adds	r3, #27
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	4413      	add	r3, r2
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	08db      	lsrs	r3, r3, #3
 80016a4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	331b      	adds	r3, #27
 80016b4:	011b      	lsls	r3, r3, #4
 80016b6:	4413      	add	r3, r2
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0202 	and.w	r2, r3, #2
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	331b      	adds	r3, #27
 80016ca:	011b      	lsls	r3, r3, #4
 80016cc:	4413      	add	r3, r2
 80016ce:	3304      	adds	r3, #4
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 020f 	and.w	r2, r3, #15
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	331b      	adds	r3, #27
 80016e2:	011b      	lsls	r3, r3, #4
 80016e4:	4413      	add	r3, r2
 80016e6:	3304      	adds	r3, #4
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	0a1b      	lsrs	r3, r3, #8
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	331b      	adds	r3, #27
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	4413      	add	r3, r2
 80016fe:	3304      	adds	r3, #4
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	0c1b      	lsrs	r3, r3, #16
 8001704:	b29a      	uxth	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	011b      	lsls	r3, r3, #4
 8001712:	4413      	add	r3, r2
 8001714:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	4413      	add	r3, r2
 800172a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	0a1a      	lsrs	r2, r3, #8
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	011b      	lsls	r3, r3, #4
 8001742:	4413      	add	r3, r2
 8001744:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	0c1a      	lsrs	r2, r3, #16
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	3302      	adds	r3, #2
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	4413      	add	r3, r2
 800175e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	0e1a      	lsrs	r2, r3, #24
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	3303      	adds	r3, #3
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	4413      	add	r3, r2
 8001778:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	3304      	adds	r3, #4
 8001782:	b2d2      	uxtb	r2, r2
 8001784:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	011b      	lsls	r3, r3, #4
 800178e:	4413      	add	r3, r2
 8001790:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	0a1a      	lsrs	r2, r3, #8
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3305      	adds	r3, #5
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	4413      	add	r3, r2
 80017aa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	0c1a      	lsrs	r2, r3, #16
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	3306      	adds	r3, #6
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	011b      	lsls	r3, r3, #4
 80017c2:	4413      	add	r3, r2
 80017c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	0e1a      	lsrs	r2, r3, #24
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	3307      	adds	r3, #7
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d108      	bne.n	80017ec <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68da      	ldr	r2, [r3, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0220 	orr.w	r2, r2, #32
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	e007      	b.n	80017fc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0220 	orr.w	r2, r2, #32
 80017fa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80017fc:	2300      	movs	r3, #0
 80017fe:	e006      	b.n	800180e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001804:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
  }
}
 800180e:	4618      	mov	r0, r3
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800181a:	b480      	push	{r7}
 800181c:	b085      	sub	sp, #20
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 3020 	ldrb.w	r3, [r3, #32]
 800182a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d002      	beq.n	8001838 <HAL_CAN_ActivateNotification+0x1e>
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	2b02      	cmp	r3, #2
 8001836:	d109      	bne.n	800184c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6959      	ldr	r1, [r3, #20]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001848:	2300      	movs	r3, #0
 800184a:	e006      	b.n	800185a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
  }
}
 800185a:	4618      	mov	r0, r3
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b08a      	sub	sp, #40	; 0x28
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d07c      	beq.n	80019a6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d023      	beq.n	80018fe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2201      	movs	r2, #1
 80018bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 f983 	bl	8001bd4 <HAL_CAN_TxMailbox0CompleteCallback>
 80018ce:	e016      	b.n	80018fe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	f003 0304 	and.w	r3, r3, #4
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d004      	beq.n	80018e4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
 80018e2:	e00c      	b.n	80018fe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d004      	beq.n	80018f8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80018ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
 80018f6:	e002      	b.n	80018fe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 f989 	bl	8001c10 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001904:	2b00      	cmp	r3, #0
 8001906:	d024      	beq.n	8001952 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001910:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f963 	bl	8001be8 <HAL_CAN_TxMailbox1CompleteCallback>
 8001922:	e016      	b.n	8001952 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
 8001936:	e00c      	b.n	8001952 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800193e:	2b00      	cmp	r3, #0
 8001940:	d004      	beq.n	800194c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
 800194a:	e002      	b.n	8001952 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 f969 	bl	8001c24 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d024      	beq.n	80019a6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001964:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 f943 	bl	8001bfc <HAL_CAN_TxMailbox2CompleteCallback>
 8001976:	e016      	b.n	80019a6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d004      	beq.n	800198c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001988:	627b      	str	r3, [r7, #36]	; 0x24
 800198a:	e00c      	b.n	80019a6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d004      	beq.n	80019a0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
 800199e:	e002      	b.n	80019a6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f000 f949 	bl	8001c38 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80019a6:	6a3b      	ldr	r3, [r7, #32]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00c      	beq.n	80019ca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	f003 0310 	and.w	r3, r3, #16
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d007      	beq.n	80019ca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2210      	movs	r2, #16
 80019c8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00b      	beq.n	80019ec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d006      	beq.n	80019ec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2208      	movs	r2, #8
 80019e4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 f930 	bl	8001c4c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80019ec:	6a3b      	ldr	r3, [r7, #32]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d009      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	f003 0303 	and.w	r3, r3, #3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d002      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f00d fe59 	bl	800f6bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00c      	beq.n	8001a2e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	f003 0310 	and.w	r3, r3, #16
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d007      	beq.n	8001a2e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2210      	movs	r2, #16
 8001a2c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	f003 0320 	and.w	r3, r3, #32
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00b      	beq.n	8001a50 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d006      	beq.n	8001a50 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2208      	movs	r2, #8
 8001a48:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f912 	bl	8001c74 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	f003 0310 	and.w	r3, r3, #16
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d009      	beq.n	8001a6e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 f8f9 	bl	8001c60 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001a6e:	6a3b      	ldr	r3, [r7, #32]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d00b      	beq.n	8001a90 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	f003 0310 	and.w	r3, r3, #16
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d006      	beq.n	8001a90 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2210      	movs	r2, #16
 8001a88:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 f8fc 	bl	8001c88 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001a90:	6a3b      	ldr	r3, [r7, #32]
 8001a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	f003 0308 	and.w	r3, r3, #8
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d006      	beq.n	8001ab2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 f8f5 	bl	8001c9c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001ab2:	6a3b      	ldr	r3, [r7, #32]
 8001ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d07b      	beq.n	8001bb4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d072      	beq.n	8001bac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d008      	beq.n	8001afe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d008      	beq.n	8001b1a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b1a:	6a3b      	ldr	r3, [r7, #32]
 8001b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d043      	beq.n	8001bac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d03e      	beq.n	8001bac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b34:	2b60      	cmp	r3, #96	; 0x60
 8001b36:	d02b      	beq.n	8001b90 <HAL_CAN_IRQHandler+0x32a>
 8001b38:	2b60      	cmp	r3, #96	; 0x60
 8001b3a:	d82e      	bhi.n	8001b9a <HAL_CAN_IRQHandler+0x334>
 8001b3c:	2b50      	cmp	r3, #80	; 0x50
 8001b3e:	d022      	beq.n	8001b86 <HAL_CAN_IRQHandler+0x320>
 8001b40:	2b50      	cmp	r3, #80	; 0x50
 8001b42:	d82a      	bhi.n	8001b9a <HAL_CAN_IRQHandler+0x334>
 8001b44:	2b40      	cmp	r3, #64	; 0x40
 8001b46:	d019      	beq.n	8001b7c <HAL_CAN_IRQHandler+0x316>
 8001b48:	2b40      	cmp	r3, #64	; 0x40
 8001b4a:	d826      	bhi.n	8001b9a <HAL_CAN_IRQHandler+0x334>
 8001b4c:	2b30      	cmp	r3, #48	; 0x30
 8001b4e:	d010      	beq.n	8001b72 <HAL_CAN_IRQHandler+0x30c>
 8001b50:	2b30      	cmp	r3, #48	; 0x30
 8001b52:	d822      	bhi.n	8001b9a <HAL_CAN_IRQHandler+0x334>
 8001b54:	2b10      	cmp	r3, #16
 8001b56:	d002      	beq.n	8001b5e <HAL_CAN_IRQHandler+0x2f8>
 8001b58:	2b20      	cmp	r3, #32
 8001b5a:	d005      	beq.n	8001b68 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001b5c:	e01d      	b.n	8001b9a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b60:	f043 0308 	orr.w	r3, r3, #8
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b66:	e019      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6a:	f043 0310 	orr.w	r3, r3, #16
 8001b6e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b70:	e014      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	f043 0320 	orr.w	r3, r3, #32
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b7a:	e00f      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b84:	e00a      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b8e:	e005      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b98:	e000      	b.n	8001b9c <HAL_CAN_IRQHandler+0x336>
            break;
 8001b9a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	699a      	ldr	r2, [r3, #24]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001baa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d008      	beq.n	8001bcc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f872 	bl	8001cb0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001c7c:	bf00      	nop
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf6:	4a04      	ldr	r2, [pc, #16]	; (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	60d3      	str	r3, [r2, #12]
}
 8001cfc:	bf00      	nop
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <__NVIC_GetPriorityGrouping+0x18>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	0a1b      	lsrs	r3, r3, #8
 8001d16:	f003 0307 	and.w	r3, r3, #7
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	db0b      	blt.n	8001d52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	f003 021f 	and.w	r2, r3, #31
 8001d40:	4907      	ldr	r1, [pc, #28]	; (8001d60 <__NVIC_EnableIRQ+0x38>)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	095b      	lsrs	r3, r3, #5
 8001d48:	2001      	movs	r0, #1
 8001d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	6039      	str	r1, [r7, #0]
 8001d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	db0a      	blt.n	8001d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	490c      	ldr	r1, [pc, #48]	; (8001db0 <__NVIC_SetPriority+0x4c>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	0112      	lsls	r2, r2, #4
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d8c:	e00a      	b.n	8001da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4908      	ldr	r1, [pc, #32]	; (8001db4 <__NVIC_SetPriority+0x50>)
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	3b04      	subs	r3, #4
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	440b      	add	r3, r1
 8001da2:	761a      	strb	r2, [r3, #24]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000e100 	.word	0xe000e100
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	; 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f1c3 0307 	rsb	r3, r3, #7
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	bf28      	it	cs
 8001dd6:	2304      	movcs	r3, #4
 8001dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	2b06      	cmp	r3, #6
 8001de0:	d902      	bls.n	8001de8 <NVIC_EncodePriority+0x30>
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3b03      	subs	r3, #3
 8001de6:	e000      	b.n	8001dea <NVIC_EncodePriority+0x32>
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	43da      	mvns	r2, r3
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0a:	43d9      	mvns	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	4313      	orrs	r3, r2
         );
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3724      	adds	r7, #36	; 0x24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ff4c 	bl	8001cc4 <__NVIC_SetPriorityGrouping>
}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e46:	f7ff ff61 	bl	8001d0c <__NVIC_GetPriorityGrouping>
 8001e4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	68b9      	ldr	r1, [r7, #8]
 8001e50:	6978      	ldr	r0, [r7, #20]
 8001e52:	f7ff ffb1 	bl	8001db8 <NVIC_EncodePriority>
 8001e56:	4602      	mov	r2, r0
 8001e58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5c:	4611      	mov	r1, r2
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff ff80 	bl	8001d64 <__NVIC_SetPriority>
}
 8001e64:	bf00      	nop
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff54 	bl	8001d28 <__NVIC_EnableIRQ>
}
 8001e80:	bf00      	nop
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff f884 	bl	8000fa0 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e099      	b.n	8001fd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2202      	movs	r2, #2
 8001eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0201 	bic.w	r2, r2, #1
 8001ec2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ec4:	e00f      	b.n	8001ee6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ec6:	f7ff f86b 	bl	8000fa0 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b05      	cmp	r3, #5
 8001ed2:	d908      	bls.n	8001ee6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2203      	movs	r2, #3
 8001ede:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e078      	b.n	8001fd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1e8      	bne.n	8001ec6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	4b38      	ldr	r3, [pc, #224]	; (8001fe0 <HAL_DMA_Init+0x158>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d107      	bne.n	8001f50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	f023 0307 	bic.w	r3, r3, #7
 8001f66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d117      	bne.n	8001faa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d00e      	beq.n	8001faa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 fb1b 	bl	80025c8 <DMA_CheckFifoParam>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d008      	beq.n	8001faa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2240      	movs	r2, #64	; 0x40
 8001f9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e016      	b.n	8001fd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 fad2 	bl	800255c <DMA_CalcBaseAndBitshift>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc0:	223f      	movs	r2, #63	; 0x3f
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	f010803f 	.word	0xf010803f

08001fe4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_DMA_Start+0x20>
 8002000:	2302      	movs	r3, #2
 8002002:	e026      	b.n	8002052 <HAL_DMA_Start+0x6e>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b01      	cmp	r3, #1
 8002016:	d115      	bne.n	8002044 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2202      	movs	r2, #2
 800201c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 fa67 	bl	8002500 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f042 0201 	orr.w	r2, r2, #1
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	e005      	b.n	8002050 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800204c:	2302      	movs	r3, #2
 800204e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8002050:	7dfb      	ldrb	r3, [r7, #23]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b086      	sub	sp, #24
 800205e:	af00      	add	r7, sp, #0
 8002060:	60f8      	str	r0, [r7, #12]
 8002062:	60b9      	str	r1, [r7, #8]
 8002064:	607a      	str	r2, [r7, #4]
 8002066:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002070:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_DMA_Start_IT+0x26>
 800207c:	2302      	movs	r3, #2
 800207e:	e040      	b.n	8002102 <HAL_DMA_Start_IT+0xa8>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b01      	cmp	r3, #1
 8002092:	d12f      	bne.n	80020f4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2202      	movs	r2, #2
 8002098:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 fa29 	bl	8002500 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b2:	223f      	movs	r2, #63	; 0x3f
 80020b4:	409a      	lsls	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 0216 	orr.w	r2, r2, #22
 80020c8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f042 0208 	orr.w	r2, r2, #8
 80020e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f042 0201 	orr.w	r2, r2, #1
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	e005      	b.n	8002100 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020fc:	2302      	movs	r3, #2
 80020fe:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002100:	7dfb      	ldrb	r3, [r7, #23]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002118:	f7fe ff42 	bl	8000fa0 <HAL_GetTick>
 800211c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d008      	beq.n	800213c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2280      	movs	r2, #128	; 0x80
 800212e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e052      	b.n	80021e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0216 	bic.w	r2, r2, #22
 800214a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800215a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002160:	2b00      	cmp	r3, #0
 8002162:	d103      	bne.n	800216c <HAL_DMA_Abort+0x62>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002168:	2b00      	cmp	r3, #0
 800216a:	d007      	beq.n	800217c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0208 	bic.w	r2, r2, #8
 800217a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0201 	bic.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800218c:	e013      	b.n	80021b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800218e:	f7fe ff07 	bl	8000fa0 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b05      	cmp	r3, #5
 800219a:	d90c      	bls.n	80021b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2220      	movs	r2, #32
 80021a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2203      	movs	r2, #3
 80021ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e015      	b.n	80021e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1e4      	bne.n	800218e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c8:	223f      	movs	r2, #63	; 0x3f
 80021ca:	409a      	lsls	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021f8:	4b92      	ldr	r3, [pc, #584]	; (8002444 <HAL_DMA_IRQHandler+0x258>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a92      	ldr	r2, [pc, #584]	; (8002448 <HAL_DMA_IRQHandler+0x25c>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	0a9b      	lsrs	r3, r3, #10
 8002204:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002216:	2208      	movs	r2, #8
 8002218:	409a      	lsls	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4013      	ands	r3, r2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d01a      	beq.n	8002258 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	d013      	beq.n	8002258 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0204 	bic.w	r2, r2, #4
 800223e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002244:	2208      	movs	r2, #8
 8002246:	409a      	lsls	r2, r3
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002250:	f043 0201 	orr.w	r2, r3, #1
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225c:	2201      	movs	r2, #1
 800225e:	409a      	lsls	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4013      	ands	r3, r2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d012      	beq.n	800228e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00b      	beq.n	800228e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800227a:	2201      	movs	r2, #1
 800227c:	409a      	lsls	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002286:	f043 0202 	orr.w	r2, r3, #2
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002292:	2204      	movs	r2, #4
 8002294:	409a      	lsls	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	4013      	ands	r3, r2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d012      	beq.n	80022c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00b      	beq.n	80022c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b0:	2204      	movs	r2, #4
 80022b2:	409a      	lsls	r2, r3
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022bc:	f043 0204 	orr.w	r2, r3, #4
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	2210      	movs	r2, #16
 80022ca:	409a      	lsls	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d043      	beq.n	800235c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d03c      	beq.n	800235c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e6:	2210      	movs	r2, #16
 80022e8:	409a      	lsls	r2, r3
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d018      	beq.n	800232e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d108      	bne.n	800231c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	d024      	beq.n	800235c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	4798      	blx	r3
 800231a:	e01f      	b.n	800235c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002320:	2b00      	cmp	r3, #0
 8002322:	d01b      	beq.n	800235c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
 800232c:	e016      	b.n	800235c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002338:	2b00      	cmp	r3, #0
 800233a:	d107      	bne.n	800234c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0208 	bic.w	r2, r2, #8
 800234a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	2b00      	cmp	r3, #0
 8002352:	d003      	beq.n	800235c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002360:	2220      	movs	r2, #32
 8002362:	409a      	lsls	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4013      	ands	r3, r2
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 808e 	beq.w	800248a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 8086 	beq.w	800248a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002382:	2220      	movs	r2, #32
 8002384:	409a      	lsls	r2, r3
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b05      	cmp	r3, #5
 8002394:	d136      	bne.n	8002404 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0216 	bic.w	r2, r2, #22
 80023a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	695a      	ldr	r2, [r3, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_DMA_IRQHandler+0x1da>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 0208 	bic.w	r2, r2, #8
 80023d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023da:	223f      	movs	r2, #63	; 0x3f
 80023dc:	409a      	lsls	r2, r3
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d07d      	beq.n	80024f6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	4798      	blx	r3
        }
        return;
 8002402:	e078      	b.n	80024f6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d01c      	beq.n	800244c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d108      	bne.n	8002432 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002424:	2b00      	cmp	r3, #0
 8002426:	d030      	beq.n	800248a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	4798      	blx	r3
 8002430:	e02b      	b.n	800248a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002436:	2b00      	cmp	r3, #0
 8002438:	d027      	beq.n	800248a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	4798      	blx	r3
 8002442:	e022      	b.n	800248a <HAL_DMA_IRQHandler+0x29e>
 8002444:	20000140 	.word	0x20000140
 8002448:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10f      	bne.n	800247a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 0210 	bic.w	r2, r2, #16
 8002468:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248e:	2b00      	cmp	r3, #0
 8002490:	d032      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d022      	beq.n	80024e4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2205      	movs	r2, #5
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	3301      	adds	r3, #1
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d307      	bcc.n	80024d2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1f2      	bne.n	80024b6 <HAL_DMA_IRQHandler+0x2ca>
 80024d0:	e000      	b.n	80024d4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80024d2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	4798      	blx	r3
 80024f4:	e000      	b.n	80024f8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80024f6:	bf00      	nop
    }
  }
}
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop

08002500 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
 800250c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800251c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b40      	cmp	r3, #64	; 0x40
 800252c:	d108      	bne.n	8002540 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800253e:	e007      	b.n	8002550 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	60da      	str	r2, [r3, #12]
}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	3b10      	subs	r3, #16
 800256c:	4a14      	ldr	r2, [pc, #80]	; (80025c0 <DMA_CalcBaseAndBitshift+0x64>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	091b      	lsrs	r3, r3, #4
 8002574:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002576:	4a13      	ldr	r2, [pc, #76]	; (80025c4 <DMA_CalcBaseAndBitshift+0x68>)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4413      	add	r3, r2
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2b03      	cmp	r3, #3
 8002588:	d909      	bls.n	800259e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002592:	f023 0303 	bic.w	r3, r3, #3
 8002596:	1d1a      	adds	r2, r3, #4
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	659a      	str	r2, [r3, #88]	; 0x58
 800259c:	e007      	b.n	80025ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025a6:	f023 0303 	bic.w	r3, r3, #3
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	aaaaaaab 	.word	0xaaaaaaab
 80025c4:	08015474 	.word	0x08015474

080025c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d11f      	bne.n	8002622 <DMA_CheckFifoParam+0x5a>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d856      	bhi.n	8002696 <DMA_CheckFifoParam+0xce>
 80025e8:	a201      	add	r2, pc, #4	; (adr r2, 80025f0 <DMA_CheckFifoParam+0x28>)
 80025ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ee:	bf00      	nop
 80025f0:	08002601 	.word	0x08002601
 80025f4:	08002613 	.word	0x08002613
 80025f8:	08002601 	.word	0x08002601
 80025fc:	08002697 	.word	0x08002697
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d046      	beq.n	800269a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002610:	e043      	b.n	800269a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800261a:	d140      	bne.n	800269e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002620:	e03d      	b.n	800269e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800262a:	d121      	bne.n	8002670 <DMA_CheckFifoParam+0xa8>
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b03      	cmp	r3, #3
 8002630:	d837      	bhi.n	80026a2 <DMA_CheckFifoParam+0xda>
 8002632:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <DMA_CheckFifoParam+0x70>)
 8002634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002638:	08002649 	.word	0x08002649
 800263c:	0800264f 	.word	0x0800264f
 8002640:	08002649 	.word	0x08002649
 8002644:	08002661 	.word	0x08002661
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
      break;
 800264c:	e030      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d025      	beq.n	80026a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800265e:	e022      	b.n	80026a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002664:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002668:	d11f      	bne.n	80026aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800266e:	e01c      	b.n	80026aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d903      	bls.n	800267e <DMA_CheckFifoParam+0xb6>
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d003      	beq.n	8002684 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800267c:	e018      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
      break;
 8002682:	e015      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002688:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00e      	beq.n	80026ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      break;
 8002694:	e00b      	b.n	80026ae <DMA_CheckFifoParam+0xe6>
      break;
 8002696:	bf00      	nop
 8002698:	e00a      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;
 800269a:	bf00      	nop
 800269c:	e008      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;
 800269e:	bf00      	nop
 80026a0:	e006      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;
 80026a2:	bf00      	nop
 80026a4:	e004      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;
 80026a6:	bf00      	nop
 80026a8:	e002      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80026aa:	bf00      	nop
 80026ac:	e000      	b.n	80026b0 <DMA_CheckFifoParam+0xe8>
      break;
 80026ae:	bf00      	nop
    }
  } 
  
  return status; 
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop

080026c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
 80026da:	e177      	b.n	80029cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026dc:	2201      	movs	r2, #1
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	f040 8166 	bne.w	80029c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d005      	beq.n	8002712 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800270e:	2b02      	cmp	r3, #2
 8002710:	d130      	bne.n	8002774 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	2203      	movs	r2, #3
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4013      	ands	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002748:	2201      	movs	r2, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 0201 	and.w	r2, r3, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b03      	cmp	r3, #3
 800277e:	d017      	beq.n	80027b0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d123      	bne.n	8002804 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	08da      	lsrs	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3208      	adds	r2, #8
 80027c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	220f      	movs	r2, #15
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	08da      	lsrs	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3208      	adds	r2, #8
 80027fe:	69b9      	ldr	r1, [r7, #24]
 8002800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0203 	and.w	r2, r3, #3
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80c0 	beq.w	80029c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b66      	ldr	r3, [pc, #408]	; (80029e4 <HAL_GPIO_Init+0x324>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284e:	4a65      	ldr	r2, [pc, #404]	; (80029e4 <HAL_GPIO_Init+0x324>)
 8002850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002854:	6453      	str	r3, [r2, #68]	; 0x44
 8002856:	4b63      	ldr	r3, [pc, #396]	; (80029e4 <HAL_GPIO_Init+0x324>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002862:	4a61      	ldr	r2, [pc, #388]	; (80029e8 <HAL_GPIO_Init+0x328>)
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	089b      	lsrs	r3, r3, #2
 8002868:	3302      	adds	r3, #2
 800286a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f003 0303 	and.w	r3, r3, #3
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	220f      	movs	r2, #15
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4013      	ands	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a58      	ldr	r2, [pc, #352]	; (80029ec <HAL_GPIO_Init+0x32c>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d037      	beq.n	80028fe <HAL_GPIO_Init+0x23e>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a57      	ldr	r2, [pc, #348]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d031      	beq.n	80028fa <HAL_GPIO_Init+0x23a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a56      	ldr	r2, [pc, #344]	; (80029f4 <HAL_GPIO_Init+0x334>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d02b      	beq.n	80028f6 <HAL_GPIO_Init+0x236>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a55      	ldr	r2, [pc, #340]	; (80029f8 <HAL_GPIO_Init+0x338>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d025      	beq.n	80028f2 <HAL_GPIO_Init+0x232>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a54      	ldr	r2, [pc, #336]	; (80029fc <HAL_GPIO_Init+0x33c>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d01f      	beq.n	80028ee <HAL_GPIO_Init+0x22e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a53      	ldr	r2, [pc, #332]	; (8002a00 <HAL_GPIO_Init+0x340>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d019      	beq.n	80028ea <HAL_GPIO_Init+0x22a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a52      	ldr	r2, [pc, #328]	; (8002a04 <HAL_GPIO_Init+0x344>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d013      	beq.n	80028e6 <HAL_GPIO_Init+0x226>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a51      	ldr	r2, [pc, #324]	; (8002a08 <HAL_GPIO_Init+0x348>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d00d      	beq.n	80028e2 <HAL_GPIO_Init+0x222>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a50      	ldr	r2, [pc, #320]	; (8002a0c <HAL_GPIO_Init+0x34c>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d007      	beq.n	80028de <HAL_GPIO_Init+0x21e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4f      	ldr	r2, [pc, #316]	; (8002a10 <HAL_GPIO_Init+0x350>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d101      	bne.n	80028da <HAL_GPIO_Init+0x21a>
 80028d6:	2309      	movs	r3, #9
 80028d8:	e012      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028da:	230a      	movs	r3, #10
 80028dc:	e010      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028de:	2308      	movs	r3, #8
 80028e0:	e00e      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028e2:	2307      	movs	r3, #7
 80028e4:	e00c      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028e6:	2306      	movs	r3, #6
 80028e8:	e00a      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028ea:	2305      	movs	r3, #5
 80028ec:	e008      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028ee:	2304      	movs	r3, #4
 80028f0:	e006      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028f2:	2303      	movs	r3, #3
 80028f4:	e004      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e002      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <HAL_GPIO_Init+0x240>
 80028fe:	2300      	movs	r3, #0
 8002900:	69fa      	ldr	r2, [r7, #28]
 8002902:	f002 0203 	and.w	r2, r2, #3
 8002906:	0092      	lsls	r2, r2, #2
 8002908:	4093      	lsls	r3, r2
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002910:	4935      	ldr	r1, [pc, #212]	; (80029e8 <HAL_GPIO_Init+0x328>)
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	089b      	lsrs	r3, r3, #2
 8002916:	3302      	adds	r3, #2
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800291e:	4b3d      	ldr	r3, [pc, #244]	; (8002a14 <HAL_GPIO_Init+0x354>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002942:	4a34      	ldr	r2, [pc, #208]	; (8002a14 <HAL_GPIO_Init+0x354>)
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002948:	4b32      	ldr	r3, [pc, #200]	; (8002a14 <HAL_GPIO_Init+0x354>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800296c:	4a29      	ldr	r2, [pc, #164]	; (8002a14 <HAL_GPIO_Init+0x354>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <HAL_GPIO_Init+0x354>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002996:	4a1f      	ldr	r2, [pc, #124]	; (8002a14 <HAL_GPIO_Init+0x354>)
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800299c:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <HAL_GPIO_Init+0x354>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	4313      	orrs	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029c0:	4a14      	ldr	r2, [pc, #80]	; (8002a14 <HAL_GPIO_Init+0x354>)
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3301      	adds	r3, #1
 80029ca:	61fb      	str	r3, [r7, #28]
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	2b0f      	cmp	r3, #15
 80029d0:	f67f ae84 	bls.w	80026dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029d4:	bf00      	nop
 80029d6:	bf00      	nop
 80029d8:	3724      	adds	r7, #36	; 0x24
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40013800 	.word	0x40013800
 80029ec:	40020000 	.word	0x40020000
 80029f0:	40020400 	.word	0x40020400
 80029f4:	40020800 	.word	0x40020800
 80029f8:	40020c00 	.word	0x40020c00
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40021400 	.word	0x40021400
 8002a04:	40021800 	.word	0x40021800
 8002a08:	40021c00 	.word	0x40021c00
 8002a0c:	40022000 	.word	0x40022000
 8002a10:	40022400 	.word	0x40022400
 8002a14:	40013c00 	.word	0x40013c00

08002a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	807b      	strh	r3, [r7, #2]
 8002a24:	4613      	mov	r3, r2
 8002a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a28:	787b      	ldrb	r3, [r7, #1]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a2e:	887a      	ldrh	r2, [r7, #2]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a34:	e003      	b.n	8002a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a36:	887b      	ldrh	r3, [r7, #2]
 8002a38:	041a      	lsls	r2, r3, #16
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	619a      	str	r2, [r3, #24]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	460b      	mov	r3, r1
 8002a54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a5c:	887a      	ldrh	r2, [r7, #2]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4013      	ands	r3, r2
 8002a62:	041a      	lsls	r2, r3, #16
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	887b      	ldrh	r3, [r7, #2]
 8002a6a:	400b      	ands	r3, r1
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	619a      	str	r2, [r3, #24]
}
 8002a72:	bf00      	nop
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
	...

08002a80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a8c:	695a      	ldr	r2, [r3, #20]
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d006      	beq.n	8002aa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a96:	4a05      	ldr	r2, [pc, #20]	; (8002aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a98:	88fb      	ldrh	r3, [r7, #6]
 8002a9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a9c:	88fb      	ldrh	r3, [r7, #6]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f00d fc30 	bl	8010304 <HAL_GPIO_EXTI_Callback>
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40013c00 	.word	0x40013c00

08002ab0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ab2:	b08f      	sub	sp, #60	; 0x3c
 8002ab4:	af0a      	add	r7, sp, #40	; 0x28
 8002ab6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e10f      	b.n	8002ce2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d106      	bne.n	8002ae2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f00f f897 	bl	8011c10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f004 f864 	bl	8006bce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	687e      	ldr	r6, [r7, #4]
 8002b0e:	466d      	mov	r5, sp
 8002b10:	f106 0410 	add.w	r4, r6, #16
 8002b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b20:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b24:	1d33      	adds	r3, r6, #4
 8002b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b28:	6838      	ldr	r0, [r7, #0]
 8002b2a:	f003 ff3b 	bl	80069a4 <USB_CoreInit>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0d0      	b.n	8002ce2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f004 f852 	bl	8006bf0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	73fb      	strb	r3, [r7, #15]
 8002b50:	e04a      	b.n	8002be8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b52:	7bfa      	ldrb	r2, [r7, #15]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	333d      	adds	r3, #61	; 0x3d
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b66:	7bfa      	ldrb	r2, [r7, #15]
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	1a9b      	subs	r3, r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	333c      	adds	r3, #60	; 0x3c
 8002b76:	7bfa      	ldrb	r2, [r7, #15]
 8002b78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002b7a:	7bfa      	ldrb	r2, [r7, #15]
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	b298      	uxth	r0, r3
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3342      	adds	r3, #66	; 0x42
 8002b8e:	4602      	mov	r2, r0
 8002b90:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b92:	7bfa      	ldrb	r2, [r7, #15]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	1a9b      	subs	r3, r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	333f      	adds	r3, #63	; 0x3f
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ba6:	7bfa      	ldrb	r2, [r7, #15]
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	4613      	mov	r3, r2
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	1a9b      	subs	r3, r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3344      	adds	r3, #68	; 0x44
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002bba:	7bfa      	ldrb	r2, [r7, #15]
 8002bbc:	6879      	ldr	r1, [r7, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	1a9b      	subs	r3, r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	3348      	adds	r3, #72	; 0x48
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002bce:	7bfa      	ldrb	r2, [r7, #15]
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	1a9b      	subs	r3, r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	3350      	adds	r3, #80	; 0x50
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	3301      	adds	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
 8002be8:	7bfa      	ldrb	r2, [r7, #15]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d3af      	bcc.n	8002b52 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]
 8002bf6:	e044      	b.n	8002c82 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002bf8:	7bfa      	ldrb	r2, [r7, #15]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	1a9b      	subs	r3, r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c0e:	7bfa      	ldrb	r2, [r7, #15]
 8002c10:	6879      	ldr	r1, [r7, #4]
 8002c12:	4613      	mov	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	1a9b      	subs	r3, r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002c20:	7bfa      	ldrb	r2, [r7, #15]
 8002c22:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c24:	7bfa      	ldrb	r2, [r7, #15]
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	1a9b      	subs	r3, r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002c36:	2200      	movs	r2, #0
 8002c38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c3a:	7bfa      	ldrb	r2, [r7, #15]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	1a9b      	subs	r3, r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	440b      	add	r3, r1
 8002c48:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c50:	7bfa      	ldrb	r2, [r7, #15]
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	1a9b      	subs	r3, r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c66:	7bfa      	ldrb	r2, [r7, #15]
 8002c68:	6879      	ldr	r1, [r7, #4]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	1a9b      	subs	r3, r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	440b      	add	r3, r1
 8002c74:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	73fb      	strb	r3, [r7, #15]
 8002c82:	7bfa      	ldrb	r2, [r7, #15]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d3b5      	bcc.n	8002bf8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	603b      	str	r3, [r7, #0]
 8002c92:	687e      	ldr	r6, [r7, #4]
 8002c94:	466d      	mov	r5, sp
 8002c96:	f106 0410 	add.w	r4, r6, #16
 8002c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ca6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002caa:	1d33      	adds	r3, r6, #4
 8002cac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cae:	6838      	ldr	r0, [r7, #0]
 8002cb0:	f003 ffc8 	bl	8006c44 <USB_DevInit>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d005      	beq.n	8002cc6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e00d      	b.n	8002ce2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f005 f810 	bl	8007d00 <USB_DevDisconnect>

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_PCD_Start+0x1c>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e020      	b.n	8002d48 <HAL_PCD_Start+0x5e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d109      	bne.n	8002d2a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d005      	beq.n	8002d2a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f003 ff3c 	bl	8006bac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f004 ffc0 	bl	8007cbe <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d50:	b590      	push	{r4, r7, lr}
 8002d52:	b08d      	sub	sp, #52	; 0x34
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f005 f87e 	bl	8007e68 <USB_GetMode>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f040 839d 	bne.w	80034ae <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f004 ffe2 	bl	8007d42 <USB_ReadInterrupts>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 8393 	beq.w	80034ac <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f004 ffd9 	bl	8007d42 <USB_ReadInterrupts>
 8002d90:	4603      	mov	r3, r0
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d107      	bne.n	8002daa <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f002 0202 	and.w	r2, r2, #2
 8002da8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f004 ffc7 	bl	8007d42 <USB_ReadInterrupts>
 8002db4:	4603      	mov	r3, r0
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b10      	cmp	r3, #16
 8002dbc:	d161      	bne.n	8002e82 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699a      	ldr	r2, [r3, #24]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0210 	bic.w	r2, r2, #16
 8002dcc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	f003 020f 	and.w	r2, r3, #15
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	3304      	adds	r3, #4
 8002dec:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	0c5b      	lsrs	r3, r3, #17
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d124      	bne.n	8002e44 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d035      	beq.n	8002e72 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	091b      	lsrs	r3, r3, #4
 8002e0e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	461a      	mov	r2, r3
 8002e18:	6a38      	ldr	r0, [r7, #32]
 8002e1a:	f004 fe2d 	bl	8007a78 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	091b      	lsrs	r3, r3, #4
 8002e26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e2a:	441a      	add	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	699a      	ldr	r2, [r3, #24]
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	091b      	lsrs	r3, r3, #4
 8002e38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e3c:	441a      	add	r2, r3
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	619a      	str	r2, [r3, #24]
 8002e42:	e016      	b.n	8002e72 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	0c5b      	lsrs	r3, r3, #17
 8002e48:	f003 030f 	and.w	r3, r3, #15
 8002e4c:	2b06      	cmp	r3, #6
 8002e4e:	d110      	bne.n	8002e72 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002e56:	2208      	movs	r2, #8
 8002e58:	4619      	mov	r1, r3
 8002e5a:	6a38      	ldr	r0, [r7, #32]
 8002e5c:	f004 fe0c 	bl	8007a78 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	699a      	ldr	r2, [r3, #24]
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e6c:	441a      	add	r2, r3
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699a      	ldr	r2, [r3, #24]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f042 0210 	orr.w	r2, r2, #16
 8002e80:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f004 ff5b 	bl	8007d42 <USB_ReadInterrupts>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e92:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e96:	d16e      	bne.n	8002f76 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f004 ff61 	bl	8007d68 <USB_ReadDevAllOutEpInterrupt>
 8002ea6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002ea8:	e062      	b.n	8002f70 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d057      	beq.n	8002f64 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f004 ff86 	bl	8007dd0 <USB_ReadDevOutEPInterrupt>
 8002ec4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00c      	beq.n	8002eea <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002edc:	461a      	mov	r2, r3
 8002ede:	2301      	movs	r3, #1
 8002ee0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002ee2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 fdb1 	bl	8003a4c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00c      	beq.n	8002f0e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	015a      	lsls	r2, r3, #5
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	4413      	add	r3, r2
 8002efc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f00:	461a      	mov	r2, r3
 8002f02:	2308      	movs	r3, #8
 8002f04:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002f06:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 feab 	bl	8003c64 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f003 0310 	and.w	r3, r3, #16
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d008      	beq.n	8002f2a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1a:	015a      	lsls	r2, r3, #5
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f24:	461a      	mov	r2, r3
 8002f26:	2310      	movs	r3, #16
 8002f28:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f40:	461a      	mov	r2, r3
 8002f42:	2320      	movs	r3, #32
 8002f44:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d009      	beq.n	8002f64 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f52:	015a      	lsls	r2, r3, #5
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f62:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f66:	3301      	adds	r3, #1
 8002f68:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d199      	bne.n	8002eaa <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f004 fee1 	bl	8007d42 <USB_ReadInterrupts>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f86:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f8a:	f040 80c0 	bne.w	800310e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f004 ff02 	bl	8007d9c <USB_ReadDevAllInEpInterrupt>
 8002f98:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002f9e:	e0b2      	b.n	8003106 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80a7 	beq.w	80030fa <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f004 ff28 	bl	8007e0c <USB_ReadDevInEPInterrupt>
 8002fbc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d057      	beq.n	8003078 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	2201      	movs	r2, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69f9      	ldr	r1, [r7, #28]
 8002fe4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002fe8:	4013      	ands	r3, r2
 8002fea:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fee:	015a      	lsls	r2, r3, #5
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d132      	bne.n	800306c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300a:	4613      	mov	r3, r2
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	3348      	adds	r3, #72	; 0x48
 8003016:	6819      	ldr	r1, [r3, #0]
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800301c:	4613      	mov	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4403      	add	r3, r0
 8003026:	3344      	adds	r3, #68	; 0x44
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4419      	add	r1, r3
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003030:	4613      	mov	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4403      	add	r3, r0
 800303a:	3348      	adds	r3, #72	; 0x48
 800303c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	2b00      	cmp	r3, #0
 8003042:	d113      	bne.n	800306c <HAL_PCD_IRQHandler+0x31c>
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003048:	4613      	mov	r3, r2
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	3350      	adds	r3, #80	; 0x50
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d108      	bne.n	800306c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003064:	461a      	mov	r2, r3
 8003066:	2101      	movs	r1, #1
 8003068:	f004 ff30 	bl	8007ecc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	b2db      	uxtb	r3, r3
 8003070:	4619      	mov	r1, r3
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f00e fe4d 	bl	8011d12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d008      	beq.n	8003094 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	4413      	add	r3, r2
 800308a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800308e:	461a      	mov	r2, r3
 8003090:	2308      	movs	r3, #8
 8003092:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	015a      	lsls	r2, r3, #5
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	4413      	add	r3, r2
 80030a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030aa:	461a      	mov	r2, r3
 80030ac:	2310      	movs	r3, #16
 80030ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d008      	beq.n	80030cc <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	015a      	lsls	r2, r3, #5
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	4413      	add	r3, r2
 80030c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030c6:	461a      	mov	r2, r3
 80030c8:	2340      	movs	r3, #64	; 0x40
 80030ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d008      	beq.n	80030e8 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	015a      	lsls	r2, r3, #5
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	4413      	add	r3, r2
 80030de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030e2:	461a      	mov	r2, r3
 80030e4:	2302      	movs	r3, #2
 80030e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80030f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 fc1b 	bl	8003930 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	3301      	adds	r3, #1
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003102:	085b      	lsrs	r3, r3, #1
 8003104:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003108:	2b00      	cmp	r3, #0
 800310a:	f47f af49 	bne.w	8002fa0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f004 fe15 	bl	8007d42 <USB_ReadInterrupts>
 8003118:	4603      	mov	r3, r0
 800311a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800311e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003122:	d122      	bne.n	800316a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	69fa      	ldr	r2, [r7, #28]
 800312e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003132:	f023 0301 	bic.w	r3, r3, #1
 8003136:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800313e:	2b01      	cmp	r3, #1
 8003140:	d108      	bne.n	8003154 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800314a:	2100      	movs	r1, #0
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 fe27 	bl	8003da0 <HAL_PCDEx_LPM_Callback>
 8003152:	e002      	b.n	800315a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f00e fe53 	bl	8011e00 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003168:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f004 fde7 	bl	8007d42 <USB_ReadInterrupts>
 8003174:	4603      	mov	r3, r0
 8003176:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800317a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800317e:	d112      	bne.n	80031a6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b01      	cmp	r3, #1
 800318e:	d102      	bne.n	8003196 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f00e fe0f 	bl	8011db4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80031a4:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f004 fdc9 	bl	8007d42 <USB_ReadInterrupts>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ba:	f040 80c7 	bne.w	800334c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	69fa      	ldr	r2, [r7, #28]
 80031c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031cc:	f023 0301 	bic.w	r3, r3, #1
 80031d0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2110      	movs	r1, #16
 80031d8:	4618      	mov	r0, r3
 80031da:	f003 fe97 	bl	8006f0c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031de:	2300      	movs	r3, #0
 80031e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031e2:	e056      	b.n	8003292 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80031e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e6:	015a      	lsls	r2, r3, #5
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	4413      	add	r3, r2
 80031ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031f0:	461a      	mov	r2, r3
 80031f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80031f6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80031f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fa:	015a      	lsls	r2, r3, #5
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	4413      	add	r3, r2
 8003200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003208:	0151      	lsls	r1, r2, #5
 800320a:	69fa      	ldr	r2, [r7, #28]
 800320c:	440a      	add	r2, r1
 800320e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003212:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003216:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800321a:	015a      	lsls	r2, r3, #5
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	4413      	add	r3, r2
 8003220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003228:	0151      	lsls	r1, r2, #5
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	440a      	add	r2, r1
 800322e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003232:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003236:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	4413      	add	r3, r2
 8003240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003244:	461a      	mov	r2, r3
 8003246:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800324a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800324c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324e:	015a      	lsls	r2, r3, #5
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	4413      	add	r3, r2
 8003254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800325c:	0151      	lsls	r1, r2, #5
 800325e:	69fa      	ldr	r2, [r7, #28]
 8003260:	440a      	add	r2, r1
 8003262:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003266:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800326a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326e:	015a      	lsls	r2, r3, #5
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	4413      	add	r3, r2
 8003274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800327c:	0151      	lsls	r1, r2, #5
 800327e:	69fa      	ldr	r2, [r7, #28]
 8003280:	440a      	add	r2, r1
 8003282:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003286:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800328a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800328c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800328e:	3301      	adds	r3, #1
 8003290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003298:	429a      	cmp	r2, r3
 800329a:	d3a3      	bcc.n	80031e4 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	69fa      	ldr	r2, [r7, #28]
 80032a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032aa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80032ae:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d016      	beq.n	80032e6 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032c8:	f043 030b 	orr.w	r3, r3, #11
 80032cc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d8:	69fa      	ldr	r2, [r7, #28]
 80032da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032de:	f043 030b 	orr.w	r3, r3, #11
 80032e2:	6453      	str	r3, [r2, #68]	; 0x44
 80032e4:	e015      	b.n	8003312 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	69fa      	ldr	r2, [r7, #28]
 80032f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032f8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80032fc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	69fa      	ldr	r2, [r7, #28]
 8003308:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800330c:	f043 030b 	orr.w	r3, r3, #11
 8003310:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69fa      	ldr	r2, [r7, #28]
 800331c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003320:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003324:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003336:	461a      	mov	r2, r3
 8003338:	f004 fdc8 	bl	8007ecc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695a      	ldr	r2, [r3, #20]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800334a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f004 fcf6 	bl	8007d42 <USB_ReadInterrupts>
 8003356:	4603      	mov	r3, r0
 8003358:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800335c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003360:	d124      	bne.n	80033ac <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f004 fd8c 	bl	8007e84 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f003 fe2c 	bl	8006fce <USB_GetDevSpeed>
 8003376:	4603      	mov	r3, r0
 8003378:	461a      	mov	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681c      	ldr	r4, [r3, #0]
 8003382:	f001 f92d 	bl	80045e0 <HAL_RCC_GetHCLKFreq>
 8003386:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	4620      	mov	r0, r4
 8003392:	f003 fb69 	bl	8006a68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f00e fce3 	bl	8011d62 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	695a      	ldr	r2, [r3, #20]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80033aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f004 fcc6 	bl	8007d42 <USB_ReadInterrupts>
 80033b6:	4603      	mov	r3, r0
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d10a      	bne.n	80033d6 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f00e fcc0 	bl	8011d46 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f002 0208 	and.w	r2, r2, #8
 80033d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f004 fcb1 	bl	8007d42 <USB_ReadInterrupts>
 80033e0:	4603      	mov	r3, r0
 80033e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033ea:	d10f      	bne.n	800340c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80033f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f00e fd22 	bl	8011e40 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800340a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f004 fc96 	bl	8007d42 <USB_ReadInterrupts>
 8003416:	4603      	mov	r3, r0
 8003418:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800341c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003420:	d10f      	bne.n	8003442 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003428:	b2db      	uxtb	r3, r3
 800342a:	4619      	mov	r1, r3
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f00e fcf5 	bl	8011e1c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695a      	ldr	r2, [r3, #20]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003440:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f004 fc7b 	bl	8007d42 <USB_ReadInterrupts>
 800344c:	4603      	mov	r3, r0
 800344e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003456:	d10a      	bne.n	800346e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f00e fd03 	bl	8011e64 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695a      	ldr	r2, [r3, #20]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800346c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f004 fc65 	bl	8007d42 <USB_ReadInterrupts>
 8003478:	4603      	mov	r3, r0
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b04      	cmp	r3, #4
 8003480:	d115      	bne.n	80034ae <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b00      	cmp	r3, #0
 8003492:	d002      	beq.n	800349a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f00e fcf3 	bl	8011e80 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	e000      	b.n	80034ae <HAL_PCD_IRQHandler+0x75e>
      return;
 80034ac:	bf00      	nop
    }
  }
}
 80034ae:	3734      	adds	r7, #52	; 0x34
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd90      	pop	{r4, r7, pc}

080034b4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	460b      	mov	r3, r1
 80034be:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_PCD_SetAddress+0x1a>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e013      	b.n	80034f6 <HAL_PCD_SetAddress+0x42>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	78fa      	ldrb	r2, [r7, #3]
 80034da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	4611      	mov	r1, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f004 fbc3 	bl	8007c72 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	4608      	mov	r0, r1
 8003508:	4611      	mov	r1, r2
 800350a:	461a      	mov	r2, r3
 800350c:	4603      	mov	r3, r0
 800350e:	70fb      	strb	r3, [r7, #3]
 8003510:	460b      	mov	r3, r1
 8003512:	803b      	strh	r3, [r7, #0]
 8003514:	4613      	mov	r3, r2
 8003516:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800351c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003520:	2b00      	cmp	r3, #0
 8003522:	da0f      	bge.n	8003544 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	f003 020f 	and.w	r2, r3, #15
 800352a:	4613      	mov	r3, r2
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	1a9b      	subs	r3, r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	3338      	adds	r3, #56	; 0x38
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	4413      	add	r3, r2
 8003538:	3304      	adds	r3, #4
 800353a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2201      	movs	r2, #1
 8003540:	705a      	strb	r2, [r3, #1]
 8003542:	e00f      	b.n	8003564 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	f003 020f 	and.w	r2, r3, #15
 800354a:	4613      	mov	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	4413      	add	r3, r2
 800355a:	3304      	adds	r3, #4
 800355c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003564:	78fb      	ldrb	r3, [r7, #3]
 8003566:	f003 030f 	and.w	r3, r3, #15
 800356a:	b2da      	uxtb	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003570:	883a      	ldrh	r2, [r7, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	78ba      	ldrb	r2, [r7, #2]
 800357a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	785b      	ldrb	r3, [r3, #1]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d004      	beq.n	800358e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800358e:	78bb      	ldrb	r3, [r7, #2]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d102      	bne.n	800359a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_PCD_EP_Open+0xaa>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e00e      	b.n	80035c6 <HAL_PCD_EP_Open+0xc8>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68f9      	ldr	r1, [r7, #12]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f003 fd2e 	bl	8007018 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80035c4:	7afb      	ldrb	r3, [r7, #11]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b084      	sub	sp, #16
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
 80035d6:	460b      	mov	r3, r1
 80035d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80035da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	da0f      	bge.n	8003602 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035e2:	78fb      	ldrb	r3, [r7, #3]
 80035e4:	f003 020f 	and.w	r2, r3, #15
 80035e8:	4613      	mov	r3, r2
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	3338      	adds	r3, #56	; 0x38
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	4413      	add	r3, r2
 80035f6:	3304      	adds	r3, #4
 80035f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	705a      	strb	r2, [r3, #1]
 8003600:	e00f      	b.n	8003622 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003602:	78fb      	ldrb	r3, [r7, #3]
 8003604:	f003 020f 	and.w	r2, r3, #15
 8003608:	4613      	mov	r3, r2
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	1a9b      	subs	r3, r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	4413      	add	r3, r2
 8003618:	3304      	adds	r3, #4
 800361a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003622:	78fb      	ldrb	r3, [r7, #3]
 8003624:	f003 030f 	and.w	r3, r3, #15
 8003628:	b2da      	uxtb	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_PCD_EP_Close+0x6e>
 8003638:	2302      	movs	r3, #2
 800363a:	e00e      	b.n	800365a <HAL_PCD_EP_Close+0x8c>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68f9      	ldr	r1, [r7, #12]
 800364a:	4618      	mov	r0, r3
 800364c:	f003 fd6c 	bl	8007128 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b086      	sub	sp, #24
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	607a      	str	r2, [r7, #4]
 800366c:	603b      	str	r3, [r7, #0]
 800366e:	460b      	mov	r3, r1
 8003670:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003672:	7afb      	ldrb	r3, [r7, #11]
 8003674:	f003 020f 	and.w	r2, r3, #15
 8003678:	4613      	mov	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	4413      	add	r3, r2
 8003688:	3304      	adds	r3, #4
 800368a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2200      	movs	r2, #0
 800369c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2200      	movs	r2, #0
 80036a2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036a4:	7afb      	ldrb	r3, [r7, #11]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d102      	bne.n	80036be <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80036be:	7afb      	ldrb	r3, [r7, #11]
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d109      	bne.n	80036dc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6818      	ldr	r0, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	6979      	ldr	r1, [r7, #20]
 80036d6:	f004 f847 	bl	8007768 <USB_EP0StartXfer>
 80036da:	e008      	b.n	80036ee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	6979      	ldr	r1, [r7, #20]
 80036ea:	f003 fdf9 	bl	80072e0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003704:	78fb      	ldrb	r3, [r7, #3]
 8003706:	f003 020f 	and.w	r2, r3, #15
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800371a:	681b      	ldr	r3, [r3, #0]
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	607a      	str	r2, [r7, #4]
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	460b      	mov	r3, r1
 8003736:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003738:	7afb      	ldrb	r3, [r7, #11]
 800373a:	f003 020f 	and.w	r2, r3, #15
 800373e:	4613      	mov	r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	1a9b      	subs	r3, r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	3338      	adds	r3, #56	; 0x38
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	4413      	add	r3, r2
 800374c:	3304      	adds	r3, #4
 800374e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2200      	movs	r2, #0
 8003760:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2201      	movs	r2, #1
 8003766:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003768:	7afb      	ldrb	r3, [r7, #11]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	b2da      	uxtb	r2, r3
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d102      	bne.n	8003782 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003782:	7afb      	ldrb	r3, [r7, #11]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	2b00      	cmp	r3, #0
 800378a:	d109      	bne.n	80037a0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	6979      	ldr	r1, [r7, #20]
 800379a:	f003 ffe5 	bl	8007768 <USB_EP0StartXfer>
 800379e:	e008      	b.n	80037b2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	461a      	mov	r2, r3
 80037ac:	6979      	ldr	r1, [r7, #20]
 80037ae:	f003 fd97 	bl	80072e0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80037c8:	78fb      	ldrb	r3, [r7, #3]
 80037ca:	f003 020f 	and.w	r2, r3, #15
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d901      	bls.n	80037da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e050      	b.n	800387c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80037da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	da0f      	bge.n	8003802 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037e2:	78fb      	ldrb	r3, [r7, #3]
 80037e4:	f003 020f 	and.w	r2, r3, #15
 80037e8:	4613      	mov	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	3338      	adds	r3, #56	; 0x38
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	4413      	add	r3, r2
 80037f6:	3304      	adds	r3, #4
 80037f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2201      	movs	r2, #1
 80037fe:	705a      	strb	r2, [r3, #1]
 8003800:	e00d      	b.n	800381e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	4613      	mov	r3, r2
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	4413      	add	r3, r2
 8003814:	3304      	adds	r3, #4
 8003816:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003824:	78fb      	ldrb	r3, [r7, #3]
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	b2da      	uxtb	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003836:	2b01      	cmp	r3, #1
 8003838:	d101      	bne.n	800383e <HAL_PCD_EP_SetStall+0x82>
 800383a:	2302      	movs	r3, #2
 800383c:	e01e      	b.n	800387c <HAL_PCD_EP_SetStall+0xc0>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68f9      	ldr	r1, [r7, #12]
 800384c:	4618      	mov	r0, r3
 800384e:	f004 f93c 	bl	8007aca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003852:	78fb      	ldrb	r3, [r7, #3]
 8003854:	f003 030f 	and.w	r3, r3, #15
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10a      	bne.n	8003872 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	b2d9      	uxtb	r1, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800386c:	461a      	mov	r2, r3
 800386e:	f004 fb2d 	bl	8007ecc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	460b      	mov	r3, r1
 800388e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003890:	78fb      	ldrb	r3, [r7, #3]
 8003892:	f003 020f 	and.w	r2, r3, #15
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	429a      	cmp	r2, r3
 800389c:	d901      	bls.n	80038a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e042      	b.n	8003928 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80038a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	da0f      	bge.n	80038ca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	f003 020f 	and.w	r2, r3, #15
 80038b0:	4613      	mov	r3, r2
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	1a9b      	subs	r3, r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	3338      	adds	r3, #56	; 0x38
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	4413      	add	r3, r2
 80038be:	3304      	adds	r3, #4
 80038c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	705a      	strb	r2, [r3, #1]
 80038c8:	e00f      	b.n	80038ea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038ca:	78fb      	ldrb	r3, [r7, #3]
 80038cc:	f003 020f 	and.w	r2, r3, #15
 80038d0:	4613      	mov	r3, r2
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	4413      	add	r3, r2
 80038e0:	3304      	adds	r3, #4
 80038e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_PCD_EP_ClrStall+0x86>
 8003906:	2302      	movs	r3, #2
 8003908:	e00e      	b.n	8003928 <HAL_PCD_EP_ClrStall+0xa4>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68f9      	ldr	r1, [r7, #12]
 8003918:	4618      	mov	r0, r3
 800391a:	f004 f944 	bl	8007ba6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08a      	sub	sp, #40	; 0x28
 8003934:	af02      	add	r7, sp, #8
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	4613      	mov	r3, r2
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	1a9b      	subs	r3, r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	3338      	adds	r3, #56	; 0x38
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	4413      	add	r3, r2
 8003954:	3304      	adds	r3, #4
 8003956:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	699a      	ldr	r2, [r3, #24]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	429a      	cmp	r2, r3
 8003962:	d901      	bls.n	8003968 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e06c      	b.n	8003a42 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	695a      	ldr	r2, [r3, #20]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	69fa      	ldr	r2, [r7, #28]
 800397a:	429a      	cmp	r2, r3
 800397c:	d902      	bls.n	8003984 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	3303      	adds	r3, #3
 8003988:	089b      	lsrs	r3, r3, #2
 800398a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800398c:	e02b      	b.n	80039e6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	695a      	ldr	r2, [r3, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	69fa      	ldr	r2, [r7, #28]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d902      	bls.n	80039aa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	3303      	adds	r3, #3
 80039ae:	089b      	lsrs	r3, r3, #2
 80039b0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	68d9      	ldr	r1, [r3, #12]
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	4603      	mov	r3, r0
 80039c8:	6978      	ldr	r0, [r7, #20]
 80039ca:	f004 f820 	bl	8007a0e <USB_WritePacket>

    ep->xfer_buff  += len;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	441a      	add	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	699a      	ldr	r2, [r3, #24]
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	441a      	add	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	015a      	lsls	r2, r3, #5
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	4413      	add	r3, r2
 80039ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d809      	bhi.n	8003a10 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	699a      	ldr	r2, [r3, #24]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d203      	bcs.n	8003a10 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1be      	bne.n	800398e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	695a      	ldr	r2, [r3, #20]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d811      	bhi.n	8003a40 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	2201      	movs	r2, #1
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	43db      	mvns	r3, r3
 8003a36:	6939      	ldr	r1, [r7, #16]
 8003a38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
	...

08003a4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	333c      	adds	r3, #60	; 0x3c
 8003a64:	3304      	adds	r3, #4
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	015a      	lsls	r2, r3, #5
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4413      	add	r3, r2
 8003a72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	f040 80a0 	bne.w	8003bc4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d015      	beq.n	8003aba <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	4a72      	ldr	r2, [pc, #456]	; (8003c5c <PCD_EP_OutXfrComplete_int+0x210>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	f240 80dd 	bls.w	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 80d7 	beq.w	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	015a      	lsls	r2, r3, #5
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4413      	add	r3, r2
 8003aac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ab6:	6093      	str	r3, [r2, #8]
 8003ab8:	e0cb      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d009      	beq.n	8003ad8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	6093      	str	r3, [r2, #8]
 8003ad6:	e0bc      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f040 80b7 	bne.w	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	4a5d      	ldr	r2, [pc, #372]	; (8003c5c <PCD_EP_OutXfrComplete_int+0x210>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d90f      	bls.n	8003b0c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b02:	461a      	mov	r2, r3
 8003b04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b08:	6093      	str	r3, [r2, #8]
 8003b0a:	e0a2      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	1a9b      	subs	r3, r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b1e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	0159      	lsls	r1, r3, #5
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	440b      	add	r3, r1
 8003b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003b32:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	1a9b      	subs	r3, r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4403      	add	r3, r0
 8003b42:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003b46:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	1a9b      	subs	r3, r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	440b      	add	r3, r1
 8003b56:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b5a:	6819      	ldr	r1, [r3, #0]
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4403      	add	r3, r0
 8003b6a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4419      	add	r1, r3
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	4613      	mov	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4403      	add	r3, r0
 8003b80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b84:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d114      	bne.n	8003bb6 <PCD_EP_OutXfrComplete_int+0x16a>
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	4613      	mov	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	1a9b      	subs	r3, r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d108      	bne.n	8003bb6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003bae:	461a      	mov	r2, r3
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	f004 f98b 	bl	8007ecc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	4619      	mov	r1, r3
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f00e f88d 	bl	8011cdc <HAL_PCD_DataOutStageCallback>
 8003bc2:	e046      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a26      	ldr	r2, [pc, #152]	; (8003c60 <PCD_EP_OutXfrComplete_int+0x214>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d124      	bne.n	8003c16 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	015a      	lsls	r2, r3, #5
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003be2:	461a      	mov	r2, r3
 8003be4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003be8:	6093      	str	r3, [r2, #8]
 8003bea:	e032      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d008      	beq.n	8003c08 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	015a      	lsls	r2, r3, #5
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c02:	461a      	mov	r2, r3
 8003c04:	2320      	movs	r3, #32
 8003c06:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f00e f864 	bl	8011cdc <HAL_PCD_DataOutStageCallback>
 8003c14:	e01d      	b.n	8003c52 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d114      	bne.n	8003c46 <PCD_EP_OutXfrComplete_int+0x1fa>
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	4613      	mov	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	1a9b      	subs	r3, r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	440b      	add	r3, r1
 8003c2a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d108      	bne.n	8003c46 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2100      	movs	r1, #0
 8003c42:	f004 f943 	bl	8007ecc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f00e f845 	bl	8011cdc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	4f54300a 	.word	0x4f54300a
 8003c60:	4f54310a 	.word	0x4f54310a

08003c64 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	333c      	adds	r3, #60	; 0x3c
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	015a      	lsls	r2, r3, #5
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a15      	ldr	r2, [pc, #84]	; (8003cec <PCD_EP_OutSetupPacket_int+0x88>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d90e      	bls.n	8003cb8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d009      	beq.n	8003cb8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	015a      	lsls	r2, r3, #5
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cb6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f00d fffd 	bl	8011cb8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a0a      	ldr	r2, [pc, #40]	; (8003cec <PCD_EP_OutSetupPacket_int+0x88>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d90c      	bls.n	8003ce0 <PCD_EP_OutSetupPacket_int+0x7c>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d108      	bne.n	8003ce0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6818      	ldr	r0, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2101      	movs	r1, #1
 8003cdc:	f004 f8f6 	bl	8007ecc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	4f54300a 	.word	0x4f54300a

08003cf0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	70fb      	strb	r3, [r7, #3]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003d08:	78fb      	ldrb	r3, [r7, #3]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d107      	bne.n	8003d1e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003d0e:	883b      	ldrh	r3, [r7, #0]
 8003d10:	0419      	lsls	r1, r3, #16
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	629a      	str	r2, [r3, #40]	; 0x28
 8003d1c:	e028      	b.n	8003d70 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d24:	0c1b      	lsrs	r3, r3, #16
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	4413      	add	r3, r2
 8003d2a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	73fb      	strb	r3, [r7, #15]
 8003d30:	e00d      	b.n	8003d4e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
 8003d38:	3340      	adds	r3, #64	; 0x40
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	4413      	add	r3, r2
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	0c1b      	lsrs	r3, r3, #16
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	4413      	add	r3, r2
 8003d46:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
 8003d4e:	7bfa      	ldrb	r2, [r7, #15]
 8003d50:	78fb      	ldrb	r3, [r7, #3]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d3ec      	bcc.n	8003d32 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003d58:	883b      	ldrh	r3, [r7, #0]
 8003d5a:	0418      	lsls	r0, r3, #16
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6819      	ldr	r1, [r3, #0]
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	3b01      	subs	r3, #1
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	4302      	orrs	r2, r0
 8003d68:	3340      	adds	r3, #64	; 0x40
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
 8003d86:	460b      	mov	r3, r1
 8003d88:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	887a      	ldrh	r2, [r7, #2]
 8003d90:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e264      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d075      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dd6:	4ba3      	ldr	r3, [pc, #652]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d00c      	beq.n	8003dfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003de2:	4ba0      	ldr	r3, [pc, #640]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dea:	2b08      	cmp	r3, #8
 8003dec:	d112      	bne.n	8003e14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dee:	4b9d      	ldr	r3, [pc, #628]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003df6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dfa:	d10b      	bne.n	8003e14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dfc:	4b99      	ldr	r3, [pc, #612]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05b      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x108>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d157      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e23f      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e1c:	d106      	bne.n	8003e2c <HAL_RCC_OscConfig+0x74>
 8003e1e:	4b91      	ldr	r3, [pc, #580]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a90      	ldr	r2, [pc, #576]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	e01d      	b.n	8003e68 <HAL_RCC_OscConfig+0xb0>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e34:	d10c      	bne.n	8003e50 <HAL_RCC_OscConfig+0x98>
 8003e36:	4b8b      	ldr	r3, [pc, #556]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a8a      	ldr	r2, [pc, #552]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	4b88      	ldr	r3, [pc, #544]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a87      	ldr	r2, [pc, #540]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	e00b      	b.n	8003e68 <HAL_RCC_OscConfig+0xb0>
 8003e50:	4b84      	ldr	r3, [pc, #528]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a83      	ldr	r2, [pc, #524]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e5a:	6013      	str	r3, [r2, #0]
 8003e5c:	4b81      	ldr	r3, [pc, #516]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a80      	ldr	r2, [pc, #512]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d013      	beq.n	8003e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fd f896 	bl	8000fa0 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e78:	f7fd f892 	bl	8000fa0 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b64      	cmp	r3, #100	; 0x64
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e204      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8a:	4b76      	ldr	r3, [pc, #472]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0f0      	beq.n	8003e78 <HAL_RCC_OscConfig+0xc0>
 8003e96:	e014      	b.n	8003ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e98:	f7fd f882 	bl	8000fa0 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ea0:	f7fd f87e 	bl	8000fa0 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b64      	cmp	r3, #100	; 0x64
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e1f0      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eb2:	4b6c      	ldr	r3, [pc, #432]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1f0      	bne.n	8003ea0 <HAL_RCC_OscConfig+0xe8>
 8003ebe:	e000      	b.n	8003ec2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d063      	beq.n	8003f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ece:	4b65      	ldr	r3, [pc, #404]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00b      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eda:	4b62      	ldr	r3, [pc, #392]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ee2:	2b08      	cmp	r3, #8
 8003ee4:	d11c      	bne.n	8003f20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ee6:	4b5f      	ldr	r3, [pc, #380]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d116      	bne.n	8003f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ef2:	4b5c      	ldr	r3, [pc, #368]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <HAL_RCC_OscConfig+0x152>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d001      	beq.n	8003f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e1c4      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0a:	4b56      	ldr	r3, [pc, #344]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	4952      	ldr	r1, [pc, #328]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f1e:	e03a      	b.n	8003f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d020      	beq.n	8003f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f28:	4b4f      	ldr	r3, [pc, #316]	; (8004068 <HAL_RCC_OscConfig+0x2b0>)
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2e:	f7fd f837 	bl	8000fa0 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f34:	e008      	b.n	8003f48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f36:	f7fd f833 	bl	8000fa0 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e1a5      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f48:	4b46      	ldr	r3, [pc, #280]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0f0      	beq.n	8003f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f54:	4b43      	ldr	r3, [pc, #268]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4940      	ldr	r1, [pc, #256]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	600b      	str	r3, [r1, #0]
 8003f68:	e015      	b.n	8003f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f6a:	4b3f      	ldr	r3, [pc, #252]	; (8004068 <HAL_RCC_OscConfig+0x2b0>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd f816 	bl	8000fa0 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f78:	f7fd f812 	bl	8000fa0 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e184      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f8a:	4b36      	ldr	r3, [pc, #216]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d030      	beq.n	8004004 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d016      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003faa:	4b30      	ldr	r3, [pc, #192]	; (800406c <HAL_RCC_OscConfig+0x2b4>)
 8003fac:	2201      	movs	r2, #1
 8003fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb0:	f7fc fff6 	bl	8000fa0 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fb8:	f7fc fff2 	bl	8000fa0 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e164      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fca:	4b26      	ldr	r3, [pc, #152]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0f0      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x200>
 8003fd6:	e015      	b.n	8004004 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fd8:	4b24      	ldr	r3, [pc, #144]	; (800406c <HAL_RCC_OscConfig+0x2b4>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fde:	f7fc ffdf 	bl	8000fa0 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fe6:	f7fc ffdb 	bl	8000fa0 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e14d      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ff8:	4b1a      	ldr	r3, [pc, #104]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8003ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f0      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80a0 	beq.w	8004152 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004012:	2300      	movs	r3, #0
 8004014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004016:	4b13      	ldr	r3, [pc, #76]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10f      	bne.n	8004042 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
 8004026:	4b0f      	ldr	r3, [pc, #60]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	4a0e      	ldr	r2, [pc, #56]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 800402c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004030:	6413      	str	r3, [r2, #64]	; 0x40
 8004032:	4b0c      	ldr	r3, [pc, #48]	; (8004064 <HAL_RCC_OscConfig+0x2ac>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800403e:	2301      	movs	r3, #1
 8004040:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <HAL_RCC_OscConfig+0x2b8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	2b00      	cmp	r3, #0
 800404c:	d121      	bne.n	8004092 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800404e:	4b08      	ldr	r3, [pc, #32]	; (8004070 <HAL_RCC_OscConfig+0x2b8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a07      	ldr	r2, [pc, #28]	; (8004070 <HAL_RCC_OscConfig+0x2b8>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800405a:	f7fc ffa1 	bl	8000fa0 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004060:	e011      	b.n	8004086 <HAL_RCC_OscConfig+0x2ce>
 8004062:	bf00      	nop
 8004064:	40023800 	.word	0x40023800
 8004068:	42470000 	.word	0x42470000
 800406c:	42470e80 	.word	0x42470e80
 8004070:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004074:	f7fc ff94 	bl	8000fa0 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e106      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004086:	4b85      	ldr	r3, [pc, #532]	; (800429c <HAL_RCC_OscConfig+0x4e4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d106      	bne.n	80040a8 <HAL_RCC_OscConfig+0x2f0>
 800409a:	4b81      	ldr	r3, [pc, #516]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 800409c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409e:	4a80      	ldr	r2, [pc, #512]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040a0:	f043 0301 	orr.w	r3, r3, #1
 80040a4:	6713      	str	r3, [r2, #112]	; 0x70
 80040a6:	e01c      	b.n	80040e2 <HAL_RCC_OscConfig+0x32a>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b05      	cmp	r3, #5
 80040ae:	d10c      	bne.n	80040ca <HAL_RCC_OscConfig+0x312>
 80040b0:	4b7b      	ldr	r3, [pc, #492]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b4:	4a7a      	ldr	r2, [pc, #488]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040b6:	f043 0304 	orr.w	r3, r3, #4
 80040ba:	6713      	str	r3, [r2, #112]	; 0x70
 80040bc:	4b78      	ldr	r3, [pc, #480]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c0:	4a77      	ldr	r2, [pc, #476]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	6713      	str	r3, [r2, #112]	; 0x70
 80040c8:	e00b      	b.n	80040e2 <HAL_RCC_OscConfig+0x32a>
 80040ca:	4b75      	ldr	r3, [pc, #468]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	4a74      	ldr	r2, [pc, #464]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040d0:	f023 0301 	bic.w	r3, r3, #1
 80040d4:	6713      	str	r3, [r2, #112]	; 0x70
 80040d6:	4b72      	ldr	r3, [pc, #456]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040da:	4a71      	ldr	r2, [pc, #452]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80040dc:	f023 0304 	bic.w	r3, r3, #4
 80040e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d015      	beq.n	8004116 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ea:	f7fc ff59 	bl	8000fa0 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f0:	e00a      	b.n	8004108 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040f2:	f7fc ff55 	bl	8000fa0 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004100:	4293      	cmp	r3, r2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e0c5      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004108:	4b65      	ldr	r3, [pc, #404]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 800410a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0ee      	beq.n	80040f2 <HAL_RCC_OscConfig+0x33a>
 8004114:	e014      	b.n	8004140 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004116:	f7fc ff43 	bl	8000fa0 <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800411c:	e00a      	b.n	8004134 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800411e:	f7fc ff3f 	bl	8000fa0 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	; 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e0af      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004134:	4b5a      	ldr	r3, [pc, #360]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 8004136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1ee      	bne.n	800411e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004140:	7dfb      	ldrb	r3, [r7, #23]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d105      	bne.n	8004152 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004146:	4b56      	ldr	r3, [pc, #344]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	4a55      	ldr	r2, [pc, #340]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 800414c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004150:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	2b00      	cmp	r3, #0
 8004158:	f000 809b 	beq.w	8004292 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800415c:	4b50      	ldr	r3, [pc, #320]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 030c 	and.w	r3, r3, #12
 8004164:	2b08      	cmp	r3, #8
 8004166:	d05c      	beq.n	8004222 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d141      	bne.n	80041f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004170:	4b4c      	ldr	r3, [pc, #304]	; (80042a4 <HAL_RCC_OscConfig+0x4ec>)
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004176:	f7fc ff13 	bl	8000fa0 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800417e:	f7fc ff0f 	bl	8000fa0 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e081      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004190:	4b43      	ldr	r3, [pc, #268]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1f0      	bne.n	800417e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	69da      	ldr	r2, [r3, #28]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	431a      	orrs	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041aa:	019b      	lsls	r3, r3, #6
 80041ac:	431a      	orrs	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b2:	085b      	lsrs	r3, r3, #1
 80041b4:	3b01      	subs	r3, #1
 80041b6:	041b      	lsls	r3, r3, #16
 80041b8:	431a      	orrs	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041be:	061b      	lsls	r3, r3, #24
 80041c0:	4937      	ldr	r1, [pc, #220]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c6:	4b37      	ldr	r3, [pc, #220]	; (80042a4 <HAL_RCC_OscConfig+0x4ec>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041cc:	f7fc fee8 	bl	8000fa0 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041d4:	f7fc fee4 	bl	8000fa0 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e056      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e6:	4b2e      	ldr	r3, [pc, #184]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCC_OscConfig+0x41c>
 80041f2:	e04e      	b.n	8004292 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041f4:	4b2b      	ldr	r3, [pc, #172]	; (80042a4 <HAL_RCC_OscConfig+0x4ec>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fa:	f7fc fed1 	bl	8000fa0 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004202:	f7fc fecd 	bl	8000fa0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e03f      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004214:	4b22      	ldr	r3, [pc, #136]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f0      	bne.n	8004202 <HAL_RCC_OscConfig+0x44a>
 8004220:	e037      	b.n	8004292 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	2b01      	cmp	r3, #1
 8004228:	d101      	bne.n	800422e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e032      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800422e:	4b1c      	ldr	r3, [pc, #112]	; (80042a0 <HAL_RCC_OscConfig+0x4e8>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d028      	beq.n	800428e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004246:	429a      	cmp	r2, r3
 8004248:	d121      	bne.n	800428e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d11a      	bne.n	800428e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800425e:	4013      	ands	r3, r2
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004264:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004266:	4293      	cmp	r3, r2
 8004268:	d111      	bne.n	800428e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004274:	085b      	lsrs	r3, r3, #1
 8004276:	3b01      	subs	r3, #1
 8004278:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800427a:	429a      	cmp	r2, r3
 800427c:	d107      	bne.n	800428e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800428a:	429a      	cmp	r2, r3
 800428c:	d001      	beq.n	8004292 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40007000 	.word	0x40007000
 80042a0:	40023800 	.word	0x40023800
 80042a4:	42470060 	.word	0x42470060

080042a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e0cc      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042bc:	4b68      	ldr	r3, [pc, #416]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d90c      	bls.n	80042e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ca:	4b65      	ldr	r3, [pc, #404]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042d2:	4b63      	ldr	r3, [pc, #396]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	683a      	ldr	r2, [r7, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d001      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0b8      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d020      	beq.n	8004332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042fc:	4b59      	ldr	r3, [pc, #356]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	4a58      	ldr	r2, [pc, #352]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004306:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0308 	and.w	r3, r3, #8
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004314:	4b53      	ldr	r3, [pc, #332]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a52      	ldr	r2, [pc, #328]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 800431a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800431e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004320:	4b50      	ldr	r3, [pc, #320]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	494d      	ldr	r1, [pc, #308]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	4313      	orrs	r3, r2
 8004330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d044      	beq.n	80043c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d107      	bne.n	8004356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004346:	4b47      	ldr	r3, [pc, #284]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d119      	bne.n	8004386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e07f      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b02      	cmp	r3, #2
 800435c:	d003      	beq.n	8004366 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004362:	2b03      	cmp	r3, #3
 8004364:	d107      	bne.n	8004376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004366:	4b3f      	ldr	r3, [pc, #252]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d109      	bne.n	8004386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e06f      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004376:	4b3b      	ldr	r3, [pc, #236]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e067      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004386:	4b37      	ldr	r3, [pc, #220]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f023 0203 	bic.w	r2, r3, #3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	4934      	ldr	r1, [pc, #208]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004394:	4313      	orrs	r3, r2
 8004396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004398:	f7fc fe02 	bl	8000fa0 <HAL_GetTick>
 800439c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800439e:	e00a      	b.n	80043b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a0:	f7fc fdfe 	bl	8000fa0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e04f      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b6:	4b2b      	ldr	r3, [pc, #172]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 020c 	and.w	r2, r3, #12
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d1eb      	bne.n	80043a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043c8:	4b25      	ldr	r3, [pc, #148]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 030f 	and.w	r3, r3, #15
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d20c      	bcs.n	80043f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d6:	4b22      	ldr	r3, [pc, #136]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043de:	4b20      	ldr	r3, [pc, #128]	; (8004460 <HAL_RCC_ClockConfig+0x1b8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d001      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e032      	b.n	8004456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0304 	and.w	r3, r3, #4
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d008      	beq.n	800440e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043fc:	4b19      	ldr	r3, [pc, #100]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	4916      	ldr	r1, [pc, #88]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 800440a:	4313      	orrs	r3, r2
 800440c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0308 	and.w	r3, r3, #8
 8004416:	2b00      	cmp	r3, #0
 8004418:	d009      	beq.n	800442e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800441a:	4b12      	ldr	r3, [pc, #72]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	490e      	ldr	r1, [pc, #56]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	4313      	orrs	r3, r2
 800442c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800442e:	f000 f821 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8004432:	4602      	mov	r2, r0
 8004434:	4b0b      	ldr	r3, [pc, #44]	; (8004464 <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	091b      	lsrs	r3, r3, #4
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	490a      	ldr	r1, [pc, #40]	; (8004468 <HAL_RCC_ClockConfig+0x1c0>)
 8004440:	5ccb      	ldrb	r3, [r1, r3]
 8004442:	fa22 f303 	lsr.w	r3, r2, r3
 8004446:	4a09      	ldr	r2, [pc, #36]	; (800446c <HAL_RCC_ClockConfig+0x1c4>)
 8004448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800444a:	4b09      	ldr	r3, [pc, #36]	; (8004470 <HAL_RCC_ClockConfig+0x1c8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f00c ffb2 	bl	80113b8 <HAL_InitTick>

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40023c00 	.word	0x40023c00
 8004464:	40023800 	.word	0x40023800
 8004468:	08015830 	.word	0x08015830
 800446c:	20000140 	.word	0x20000140
 8004470:	20000000 	.word	0x20000000

08004474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004474:	b5b0      	push	{r4, r5, r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800447a:	2100      	movs	r1, #0
 800447c:	6079      	str	r1, [r7, #4]
 800447e:	2100      	movs	r1, #0
 8004480:	60f9      	str	r1, [r7, #12]
 8004482:	2100      	movs	r1, #0
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004486:	2100      	movs	r1, #0
 8004488:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800448a:	4952      	ldr	r1, [pc, #328]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800448c:	6889      	ldr	r1, [r1, #8]
 800448e:	f001 010c 	and.w	r1, r1, #12
 8004492:	2908      	cmp	r1, #8
 8004494:	d00d      	beq.n	80044b2 <HAL_RCC_GetSysClockFreq+0x3e>
 8004496:	2908      	cmp	r1, #8
 8004498:	f200 8094 	bhi.w	80045c4 <HAL_RCC_GetSysClockFreq+0x150>
 800449c:	2900      	cmp	r1, #0
 800449e:	d002      	beq.n	80044a6 <HAL_RCC_GetSysClockFreq+0x32>
 80044a0:	2904      	cmp	r1, #4
 80044a2:	d003      	beq.n	80044ac <HAL_RCC_GetSysClockFreq+0x38>
 80044a4:	e08e      	b.n	80045c4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044a6:	4b4c      	ldr	r3, [pc, #304]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80044a8:	60bb      	str	r3, [r7, #8]
       break;
 80044aa:	e08e      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044ac:	4b4b      	ldr	r3, [pc, #300]	; (80045dc <HAL_RCC_GetSysClockFreq+0x168>)
 80044ae:	60bb      	str	r3, [r7, #8]
      break;
 80044b0:	e08b      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044b2:	4948      	ldr	r1, [pc, #288]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044b4:	6849      	ldr	r1, [r1, #4]
 80044b6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80044ba:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044bc:	4945      	ldr	r1, [pc, #276]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044be:	6849      	ldr	r1, [r1, #4]
 80044c0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80044c4:	2900      	cmp	r1, #0
 80044c6:	d024      	beq.n	8004512 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044c8:	4942      	ldr	r1, [pc, #264]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044ca:	6849      	ldr	r1, [r1, #4]
 80044cc:	0989      	lsrs	r1, r1, #6
 80044ce:	4608      	mov	r0, r1
 80044d0:	f04f 0100 	mov.w	r1, #0
 80044d4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80044d8:	f04f 0500 	mov.w	r5, #0
 80044dc:	ea00 0204 	and.w	r2, r0, r4
 80044e0:	ea01 0305 	and.w	r3, r1, r5
 80044e4:	493d      	ldr	r1, [pc, #244]	; (80045dc <HAL_RCC_GetSysClockFreq+0x168>)
 80044e6:	fb01 f003 	mul.w	r0, r1, r3
 80044ea:	2100      	movs	r1, #0
 80044ec:	fb01 f102 	mul.w	r1, r1, r2
 80044f0:	1844      	adds	r4, r0, r1
 80044f2:	493a      	ldr	r1, [pc, #232]	; (80045dc <HAL_RCC_GetSysClockFreq+0x168>)
 80044f4:	fba2 0101 	umull	r0, r1, r2, r1
 80044f8:	1863      	adds	r3, r4, r1
 80044fa:	4619      	mov	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	461a      	mov	r2, r3
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	f7fc fb9a 	bl	8000c3c <__aeabi_uldivmod>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	4613      	mov	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e04a      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004512:	4b30      	ldr	r3, [pc, #192]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	099b      	lsrs	r3, r3, #6
 8004518:	461a      	mov	r2, r3
 800451a:	f04f 0300 	mov.w	r3, #0
 800451e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004522:	f04f 0100 	mov.w	r1, #0
 8004526:	ea02 0400 	and.w	r4, r2, r0
 800452a:	ea03 0501 	and.w	r5, r3, r1
 800452e:	4620      	mov	r0, r4
 8004530:	4629      	mov	r1, r5
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	f04f 0300 	mov.w	r3, #0
 800453a:	014b      	lsls	r3, r1, #5
 800453c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004540:	0142      	lsls	r2, r0, #5
 8004542:	4610      	mov	r0, r2
 8004544:	4619      	mov	r1, r3
 8004546:	1b00      	subs	r0, r0, r4
 8004548:	eb61 0105 	sbc.w	r1, r1, r5
 800454c:	f04f 0200 	mov.w	r2, #0
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	018b      	lsls	r3, r1, #6
 8004556:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800455a:	0182      	lsls	r2, r0, #6
 800455c:	1a12      	subs	r2, r2, r0
 800455e:	eb63 0301 	sbc.w	r3, r3, r1
 8004562:	f04f 0000 	mov.w	r0, #0
 8004566:	f04f 0100 	mov.w	r1, #0
 800456a:	00d9      	lsls	r1, r3, #3
 800456c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004570:	00d0      	lsls	r0, r2, #3
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	1912      	adds	r2, r2, r4
 8004578:	eb45 0303 	adc.w	r3, r5, r3
 800457c:	f04f 0000 	mov.w	r0, #0
 8004580:	f04f 0100 	mov.w	r1, #0
 8004584:	0299      	lsls	r1, r3, #10
 8004586:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800458a:	0290      	lsls	r0, r2, #10
 800458c:	4602      	mov	r2, r0
 800458e:	460b      	mov	r3, r1
 8004590:	4610      	mov	r0, r2
 8004592:	4619      	mov	r1, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	461a      	mov	r2, r3
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	f7fc fb4e 	bl	8000c3c <__aeabi_uldivmod>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4613      	mov	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045a8:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	0c1b      	lsrs	r3, r3, #16
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	3301      	adds	r3, #1
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c0:	60bb      	str	r3, [r7, #8]
      break;
 80045c2:	e002      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045c4:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80045c6:	60bb      	str	r3, [r7, #8]
      break;
 80045c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045ca:	68bb      	ldr	r3, [r7, #8]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bdb0      	pop	{r4, r5, r7, pc}
 80045d4:	40023800 	.word	0x40023800
 80045d8:	00f42400 	.word	0x00f42400
 80045dc:	00b71b00 	.word	0x00b71b00

080045e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045e4:	4b03      	ldr	r3, [pc, #12]	; (80045f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045e6:	681b      	ldr	r3, [r3, #0]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	20000140 	.word	0x20000140

080045f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045fc:	f7ff fff0 	bl	80045e0 <HAL_RCC_GetHCLKFreq>
 8004600:	4602      	mov	r2, r0
 8004602:	4b05      	ldr	r3, [pc, #20]	; (8004618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	0a9b      	lsrs	r3, r3, #10
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	4903      	ldr	r1, [pc, #12]	; (800461c <HAL_RCC_GetPCLK1Freq+0x24>)
 800460e:	5ccb      	ldrb	r3, [r1, r3]
 8004610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004614:	4618      	mov	r0, r3
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40023800 	.word	0x40023800
 800461c:	08015840 	.word	0x08015840

08004620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004624:	f7ff ffdc 	bl	80045e0 <HAL_RCC_GetHCLKFreq>
 8004628:	4602      	mov	r2, r0
 800462a:	4b05      	ldr	r3, [pc, #20]	; (8004640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	0b5b      	lsrs	r3, r3, #13
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	4903      	ldr	r1, [pc, #12]	; (8004644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004636:	5ccb      	ldrb	r3, [r1, r3]
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800463c:	4618      	mov	r0, r3
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40023800 	.word	0x40023800
 8004644:	08015840 	.word	0x08015840

08004648 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	220f      	movs	r2, #15
 8004656:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004658:	4b12      	ldr	r3, [pc, #72]	; (80046a4 <HAL_RCC_GetClockConfig+0x5c>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 0203 	and.w	r2, r3, #3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004664:	4b0f      	ldr	r3, [pc, #60]	; (80046a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004670:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800467c:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <HAL_RCC_GetClockConfig+0x5c>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	08db      	lsrs	r3, r3, #3
 8004682:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800468a:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <HAL_RCC_GetClockConfig+0x60>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 020f 	and.w	r2, r3, #15
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	601a      	str	r2, [r3, #0]
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	40023800 	.word	0x40023800
 80046a8:	40023c00 	.word	0x40023c00

080046ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e07b      	b.n	80047b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d108      	bne.n	80046d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ce:	d009      	beq.n	80046e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	61da      	str	r2, [r3, #28]
 80046d6:	e005      	b.n	80046e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f00c fd7e 	bl	8011200 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800471a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004736:	431a      	orrs	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	431a      	orrs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004754:	431a      	orrs	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004768:	ea42 0103 	orr.w	r1, r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004770:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	f003 0104 	and.w	r1, r3, #4
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	f003 0210 	and.w	r2, r3, #16
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	69da      	ldr	r2, [r3, #28]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b08c      	sub	sp, #48	; 0x30
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	60f8      	str	r0, [r7, #12]
 80047c6:	60b9      	str	r1, [r7, #8]
 80047c8:	607a      	str	r2, [r7, #4]
 80047ca:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047cc:	2301      	movs	r3, #1
 80047ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d101      	bne.n	80047e4 <HAL_SPI_TransmitReceive+0x26>
 80047e0:	2302      	movs	r3, #2
 80047e2:	e18a      	b.n	8004afa <HAL_SPI_TransmitReceive+0x33c>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047ec:	f7fc fbd8 	bl	8000fa0 <HAL_GetTick>
 80047f0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004802:	887b      	ldrh	r3, [r7, #2]
 8004804:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004806:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800480a:	2b01      	cmp	r3, #1
 800480c:	d00f      	beq.n	800482e <HAL_SPI_TransmitReceive+0x70>
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004814:	d107      	bne.n	8004826 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d103      	bne.n	8004826 <HAL_SPI_TransmitReceive+0x68>
 800481e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004822:	2b04      	cmp	r3, #4
 8004824:	d003      	beq.n	800482e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004826:	2302      	movs	r3, #2
 8004828:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800482c:	e15b      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d005      	beq.n	8004840 <HAL_SPI_TransmitReceive+0x82>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <HAL_SPI_TransmitReceive+0x82>
 800483a:	887b      	ldrh	r3, [r7, #2]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d103      	bne.n	8004848 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004846:	e14e      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b04      	cmp	r3, #4
 8004852:	d003      	beq.n	800485c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2205      	movs	r2, #5
 8004858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	887a      	ldrh	r2, [r7, #2]
 800486c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	887a      	ldrh	r2, [r7, #2]
 8004872:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	887a      	ldrh	r2, [r7, #2]
 800487e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	887a      	ldrh	r2, [r7, #2]
 8004884:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800489c:	2b40      	cmp	r3, #64	; 0x40
 800489e:	d007      	beq.n	80048b0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b8:	d178      	bne.n	80049ac <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <HAL_SPI_TransmitReceive+0x10a>
 80048c2:	8b7b      	ldrh	r3, [r7, #26]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d166      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	881a      	ldrh	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d8:	1c9a      	adds	r2, r3, #2
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ec:	e053      	b.n	8004996 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d11b      	bne.n	8004934 <HAL_SPI_TransmitReceive+0x176>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d016      	beq.n	8004934 <HAL_SPI_TransmitReceive+0x176>
 8004906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004908:	2b01      	cmp	r3, #1
 800490a:	d113      	bne.n	8004934 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004910:	881a      	ldrh	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491c:	1c9a      	adds	r2, r3, #2
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004926:	b29b      	uxth	r3, r3
 8004928:	3b01      	subs	r3, #1
 800492a:	b29a      	uxth	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d119      	bne.n	8004976 <HAL_SPI_TransmitReceive+0x1b8>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d014      	beq.n	8004976 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004956:	b292      	uxth	r2, r2
 8004958:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495e:	1c9a      	adds	r2, r3, #2
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004968:	b29b      	uxth	r3, r3
 800496a:	3b01      	subs	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004972:	2301      	movs	r3, #1
 8004974:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004976:	f7fc fb13 	bl	8000fa0 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004982:	429a      	cmp	r2, r3
 8004984:	d807      	bhi.n	8004996 <HAL_SPI_TransmitReceive+0x1d8>
 8004986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800498c:	d003      	beq.n	8004996 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004994:	e0a7      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1a6      	bne.n	80048ee <HAL_SPI_TransmitReceive+0x130>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1a1      	bne.n	80048ee <HAL_SPI_TransmitReceive+0x130>
 80049aa:	e07c      	b.n	8004aa6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <HAL_SPI_TransmitReceive+0x1fc>
 80049b4:	8b7b      	ldrh	r3, [r7, #26]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d16b      	bne.n	8004a92 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	330c      	adds	r3, #12
 80049c4:	7812      	ldrb	r2, [r2, #0]
 80049c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049e0:	e057      	b.n	8004a92 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d11c      	bne.n	8004a2a <HAL_SPI_TransmitReceive+0x26c>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d017      	beq.n	8004a2a <HAL_SPI_TransmitReceive+0x26c>
 80049fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d114      	bne.n	8004a2a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	330c      	adds	r3, #12
 8004a0a:	7812      	ldrb	r2, [r2, #0]
 8004a0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a26:	2300      	movs	r3, #0
 8004a28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d119      	bne.n	8004a6c <HAL_SPI_TransmitReceive+0x2ae>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d014      	beq.n	8004a6c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a6c:	f7fc fa98 	bl	8000fa0 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d803      	bhi.n	8004a84 <HAL_SPI_TransmitReceive+0x2c6>
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a82:	d102      	bne.n	8004a8a <HAL_SPI_TransmitReceive+0x2cc>
 8004a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d103      	bne.n	8004a92 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a90:	e029      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1a2      	bne.n	80049e2 <HAL_SPI_TransmitReceive+0x224>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d19d      	bne.n	80049e2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 fb28 	bl	8005100 <SPI_EndRxTxTransaction>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d006      	beq.n	8004ac4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ac2:	e010      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004acc:	2300      	movs	r3, #0
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	617b      	str	r3, [r7, #20]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	e000      	b.n	8004ae6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ae4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004af6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3730      	adds	r7, #48	; 0x30
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e0e3      	b.n	8004cec <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b32:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004b3a:	7dbb      	ldrb	r3, [r7, #22]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d00d      	beq.n	8004b5c <HAL_SPI_TransmitReceive_DMA+0x58>
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b46:	d106      	bne.n	8004b56 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d102      	bne.n	8004b56 <HAL_SPI_TransmitReceive_DMA+0x52>
 8004b50:	7dbb      	ldrb	r3, [r7, #22]
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	d002      	beq.n	8004b5c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
 8004b58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b5a:	e0c2      	b.n	8004ce2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d002      	beq.n	8004b6e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004b68:	887b      	ldrh	r3, [r7, #2]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d102      	bne.n	8004b74 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b72:	e0b6      	b.n	8004ce2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b04      	cmp	r3, #4
 8004b7e:	d003      	beq.n	8004b88 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2205      	movs	r2, #5
 8004b84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	887a      	ldrh	r2, [r7, #2]
 8004b98:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	887a      	ldrh	r2, [r7, #2]
 8004b9e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	887a      	ldrh	r2, [r7, #2]
 8004baa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	887a      	ldrh	r2, [r7, #2]
 8004bb0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d108      	bne.n	8004bdc <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bce:	4a49      	ldr	r2, [pc, #292]	; (8004cf4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004bd0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	4a48      	ldr	r2, [pc, #288]	; (8004cf8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004bd8:	63da      	str	r2, [r3, #60]	; 0x3c
 8004bda:	e007      	b.n	8004bec <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be0:	4a46      	ldr	r2, [pc, #280]	; (8004cfc <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8004be2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be8:	4a45      	ldr	r2, [pc, #276]	; (8004d00 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8004bea:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf0:	4a44      	ldr	r2, [pc, #272]	; (8004d04 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8004bf2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	330c      	adds	r3, #12
 8004c06:	4619      	mov	r1, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c12:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004c14:	f7fd fa21 	bl	800205a <HAL_DMA_Start_IT>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00c      	beq.n	8004c38 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c22:	f043 0210 	orr.w	r2, r3, #16
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004c36:	e054      	b.n	8004ce2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c54:	2200      	movs	r2, #0
 8004c56:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c64:	2200      	movs	r2, #0
 8004c66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c70:	4619      	mov	r1, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	330c      	adds	r3, #12
 8004c78:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c7e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004c80:	f7fd f9eb 	bl	800205a <HAL_DMA_Start_IT>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00c      	beq.n	8004ca4 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8e:	f043 0210 	orr.w	r2, r3, #16
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004ca2:	e01e      	b.n	8004ce2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cae:	2b40      	cmp	r3, #64	; 0x40
 8004cb0:	d007      	beq.n	8004cc2 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cc0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0220 	orr.w	r2, r2, #32
 8004cd0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0202 	orr.w	r2, r2, #2
 8004ce0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	08004ead 	.word	0x08004ead
 8004cf8:	08004d75 	.word	0x08004d75
 8004cfc:	08004ec9 	.word	0x08004ec9
 8004d00:	08004e1d 	.word	0x08004e1d
 8004d04:	08004ee5 	.word	0x08004ee5

08004d08 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d66:	b2db      	uxtb	r3, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d80:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d82:	f7fc f90d 	bl	8000fa0 <HAL_GetTick>
 8004d86:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d96:	d03b      	beq.n	8004e10 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 0220 	bic.w	r2, r2, #32
 8004da6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10d      	bne.n	8004dcc <SPI_DMAReceiveCplt+0x58>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004db8:	d108      	bne.n	8004dcc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0203 	bic.w	r2, r2, #3
 8004dc8:	605a      	str	r2, [r3, #4]
 8004dca:	e007      	b.n	8004ddc <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0201 	bic.w	r2, r2, #1
 8004dda:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	2164      	movs	r1, #100	; 0x64
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f927 	bl	8005034 <SPI_EndRxTransaction>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff ff9b 	bl	8004d44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004e0e:	e002      	b.n	8004e16 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff ff79 	bl	8004d08 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e28:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e2a:	f7fc f8b9 	bl	8000fa0 <HAL_GetTick>
 8004e2e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e3e:	d02f      	beq.n	8004ea0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0220 	bic.w	r2, r2, #32
 8004e4e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	2164      	movs	r1, #100	; 0x64
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 f953 	bl	8005100 <SPI_EndRxTxTransaction>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e64:	f043 0220 	orr.w	r2, r3, #32
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0203 	bic.w	r2, r2, #3
 8004e7a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f7ff ff53 	bl	8004d44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004e9e:	e002      	b.n	8004ea6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f00b fa5d 	bl	8010360 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f7ff ff2e 	bl	8004d1c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f7ff ff2a 	bl	8004d30 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004edc:	bf00      	nop
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0203 	bic.w	r2, r2, #3
 8004f00:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f06:	f043 0210 	orr.w	r2, r3, #16
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7ff ff14 	bl	8004d44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b088      	sub	sp, #32
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	4613      	mov	r3, r2
 8004f32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f34:	f7fc f834 	bl	8000fa0 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	1a9b      	subs	r3, r3, r2
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	4413      	add	r3, r2
 8004f42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f44:	f7fc f82c 	bl	8000fa0 <HAL_GetTick>
 8004f48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f4a:	4b39      	ldr	r3, [pc, #228]	; (8005030 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	015b      	lsls	r3, r3, #5
 8004f50:	0d1b      	lsrs	r3, r3, #20
 8004f52:	69fa      	ldr	r2, [r7, #28]
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f5a:	e054      	b.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f62:	d050      	beq.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f64:	f7fc f81c 	bl	8000fa0 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	69fa      	ldr	r2, [r7, #28]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d902      	bls.n	8004f7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d13d      	bne.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f92:	d111      	bne.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f9c:	d004      	beq.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa6:	d107      	bne.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fc0:	d10f      	bne.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e017      	b.n	8005026 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	3b01      	subs	r3, #1
 8005004:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	4013      	ands	r3, r2
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	bf0c      	ite	eq
 8005016:	2301      	moveq	r3, #1
 8005018:	2300      	movne	r3, #0
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	79fb      	ldrb	r3, [r7, #7]
 8005020:	429a      	cmp	r2, r3
 8005022:	d19b      	bne.n	8004f5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3720      	adds	r7, #32
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000140 	.word	0x20000140

08005034 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af02      	add	r7, sp, #8
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005048:	d111      	bne.n	800506e <SPI_EndRxTransaction+0x3a>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005052:	d004      	beq.n	800505e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800505c:	d107      	bne.n	800506e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800506c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005076:	d12a      	bne.n	80050ce <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005080:	d012      	beq.n	80050a8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	2200      	movs	r2, #0
 800508a:	2180      	movs	r1, #128	; 0x80
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f7ff ff49 	bl	8004f24 <SPI_WaitFlagStateUntilTimeout>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d02d      	beq.n	80050f4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800509c:	f043 0220 	orr.w	r2, r3, #32
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e026      	b.n	80050f6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2200      	movs	r2, #0
 80050b0:	2101      	movs	r1, #1
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f7ff ff36 	bl	8004f24 <SPI_WaitFlagStateUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d01a      	beq.n	80050f4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c2:	f043 0220 	orr.w	r2, r3, #32
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e013      	b.n	80050f6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	2200      	movs	r2, #0
 80050d6:	2101      	movs	r1, #1
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f7ff ff23 	bl	8004f24 <SPI_WaitFlagStateUntilTimeout>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d007      	beq.n	80050f4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e8:	f043 0220 	orr.w	r2, r3, #32
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e000      	b.n	80050f6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
	...

08005100 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af02      	add	r7, sp, #8
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800510c:	4b1b      	ldr	r3, [pc, #108]	; (800517c <SPI_EndRxTxTransaction+0x7c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a1b      	ldr	r2, [pc, #108]	; (8005180 <SPI_EndRxTxTransaction+0x80>)
 8005112:	fba2 2303 	umull	r2, r3, r2, r3
 8005116:	0d5b      	lsrs	r3, r3, #21
 8005118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800511c:	fb02 f303 	mul.w	r3, r2, r3
 8005120:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800512a:	d112      	bne.n	8005152 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	2200      	movs	r2, #0
 8005134:	2180      	movs	r1, #128	; 0x80
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f7ff fef4 	bl	8004f24 <SPI_WaitFlagStateUntilTimeout>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d016      	beq.n	8005170 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005146:	f043 0220 	orr.w	r2, r3, #32
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e00f      	b.n	8005172 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00a      	beq.n	800516e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	3b01      	subs	r3, #1
 800515c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005168:	2b80      	cmp	r3, #128	; 0x80
 800516a:	d0f2      	beq.n	8005152 <SPI_EndRxTxTransaction+0x52>
 800516c:	e000      	b.n	8005170 <SPI_EndRxTxTransaction+0x70>
        break;
 800516e:	bf00      	nop
  }

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3718      	adds	r7, #24
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	20000140 	.word	0x20000140
 8005180:	165e9f81 	.word	0x165e9f81

08005184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e041      	b.n	800521a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d106      	bne.n	80051b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f839 	bl	8005222 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3304      	adds	r3, #4
 80051c0:	4619      	mov	r1, r3
 80051c2:	4610      	mov	r0, r2
 80051c4:	f000 fcc6 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
	...

08005238 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d001      	beq.n	8005250 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e046      	b.n	80052de <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a23      	ldr	r2, [pc, #140]	; (80052ec <HAL_TIM_Base_Start+0xb4>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d022      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800526a:	d01d      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a1f      	ldr	r2, [pc, #124]	; (80052f0 <HAL_TIM_Base_Start+0xb8>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d018      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a1e      	ldr	r2, [pc, #120]	; (80052f4 <HAL_TIM_Base_Start+0xbc>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d013      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a1c      	ldr	r2, [pc, #112]	; (80052f8 <HAL_TIM_Base_Start+0xc0>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d00e      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a1b      	ldr	r2, [pc, #108]	; (80052fc <HAL_TIM_Base_Start+0xc4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d009      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a19      	ldr	r2, [pc, #100]	; (8005300 <HAL_TIM_Base_Start+0xc8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d004      	beq.n	80052a8 <HAL_TIM_Base_Start+0x70>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a18      	ldr	r2, [pc, #96]	; (8005304 <HAL_TIM_Base_Start+0xcc>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d111      	bne.n	80052cc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 0307 	and.w	r3, r3, #7
 80052b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b06      	cmp	r3, #6
 80052b8:	d010      	beq.n	80052dc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f042 0201 	orr.w	r2, r2, #1
 80052c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ca:	e007      	b.n	80052dc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0201 	orr.w	r2, r2, #1
 80052da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	40010000 	.word	0x40010000
 80052f0:	40000400 	.word	0x40000400
 80052f4:	40000800 	.word	0x40000800
 80052f8:	40000c00 	.word	0x40000c00
 80052fc:	40010400 	.word	0x40010400
 8005300:	40014000 	.word	0x40014000
 8005304:	40001800 	.word	0x40001800

08005308 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d001      	beq.n	8005320 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e04e      	b.n	80053be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a23      	ldr	r2, [pc, #140]	; (80053cc <HAL_TIM_Base_Start_IT+0xc4>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d022      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800534a:	d01d      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a1f      	ldr	r2, [pc, #124]	; (80053d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d018      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a1e      	ldr	r2, [pc, #120]	; (80053d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d013      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a1c      	ldr	r2, [pc, #112]	; (80053d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00e      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1b      	ldr	r2, [pc, #108]	; (80053dc <HAL_TIM_Base_Start_IT+0xd4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d009      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a19      	ldr	r2, [pc, #100]	; (80053e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d004      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x80>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a18      	ldr	r2, [pc, #96]	; (80053e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d111      	bne.n	80053ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2b06      	cmp	r3, #6
 8005398:	d010      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f042 0201 	orr.w	r2, r2, #1
 80053a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053aa:	e007      	b.n	80053bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f042 0201 	orr.w	r2, r2, #1
 80053ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40010000 	.word	0x40010000
 80053d0:	40000400 	.word	0x40000400
 80053d4:	40000800 	.word	0x40000800
 80053d8:	40000c00 	.word	0x40000c00
 80053dc:	40010400 	.word	0x40010400
 80053e0:	40014000 	.word	0x40014000
 80053e4:	40001800 	.word	0x40001800

080053e8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e041      	b.n	800547e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d106      	bne.n	8005414 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f839 	bl	8005486 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3304      	adds	r3, #4
 8005424:	4619      	mov	r1, r3
 8005426:	4610      	mov	r0, r2
 8005428:	f000 fb94 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b082      	sub	sp, #8
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e041      	b.n	8005530 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d106      	bne.n	80054c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f00c f909 	bl	80116d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2202      	movs	r2, #2
 80054ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	3304      	adds	r3, #4
 80054d6:	4619      	mov	r1, r3
 80054d8:	4610      	mov	r0, r2
 80054da:	f000 fb3b 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <HAL_TIM_PWM_Start+0x24>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b01      	cmp	r3, #1
 8005552:	bf14      	ite	ne
 8005554:	2301      	movne	r3, #1
 8005556:	2300      	moveq	r3, #0
 8005558:	b2db      	uxtb	r3, r3
 800555a:	e022      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2b04      	cmp	r3, #4
 8005560:	d109      	bne.n	8005576 <HAL_TIM_PWM_Start+0x3e>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b01      	cmp	r3, #1
 800556c:	bf14      	ite	ne
 800556e:	2301      	movne	r3, #1
 8005570:	2300      	moveq	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	e015      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b08      	cmp	r3, #8
 800557a:	d109      	bne.n	8005590 <HAL_TIM_PWM_Start+0x58>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005582:	b2db      	uxtb	r3, r3
 8005584:	2b01      	cmp	r3, #1
 8005586:	bf14      	ite	ne
 8005588:	2301      	movne	r3, #1
 800558a:	2300      	moveq	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	e008      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b01      	cmp	r3, #1
 800559a:	bf14      	ite	ne
 800559c:	2301      	movne	r3, #1
 800559e:	2300      	moveq	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e07c      	b.n	80056a4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d104      	bne.n	80055ba <HAL_TIM_PWM_Start+0x82>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055b8:	e013      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d104      	bne.n	80055ca <HAL_TIM_PWM_Start+0x92>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055c8:	e00b      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d104      	bne.n	80055da <HAL_TIM_PWM_Start+0xa2>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055d8:	e003      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2201      	movs	r2, #1
 80055e8:	6839      	ldr	r1, [r7, #0]
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 fd02 	bl	8005ff4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a2d      	ldr	r2, [pc, #180]	; (80056ac <HAL_TIM_PWM_Start+0x174>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d004      	beq.n	8005604 <HAL_TIM_PWM_Start+0xcc>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2c      	ldr	r2, [pc, #176]	; (80056b0 <HAL_TIM_PWM_Start+0x178>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d101      	bne.n	8005608 <HAL_TIM_PWM_Start+0xd0>
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <HAL_TIM_PWM_Start+0xd2>
 8005608:	2300      	movs	r3, #0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a22      	ldr	r2, [pc, #136]	; (80056ac <HAL_TIM_PWM_Start+0x174>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d022      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005630:	d01d      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1f      	ldr	r2, [pc, #124]	; (80056b4 <HAL_TIM_PWM_Start+0x17c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d018      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <HAL_TIM_PWM_Start+0x180>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d013      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a1c      	ldr	r2, [pc, #112]	; (80056bc <HAL_TIM_PWM_Start+0x184>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00e      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a16      	ldr	r2, [pc, #88]	; (80056b0 <HAL_TIM_PWM_Start+0x178>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d009      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a18      	ldr	r2, [pc, #96]	; (80056c0 <HAL_TIM_PWM_Start+0x188>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d004      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a16      	ldr	r2, [pc, #88]	; (80056c4 <HAL_TIM_PWM_Start+0x18c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d111      	bne.n	8005692 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0307 	and.w	r3, r3, #7
 8005678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b06      	cmp	r3, #6
 800567e:	d010      	beq.n	80056a2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005690:	e007      	b.n	80056a2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0201 	orr.w	r2, r2, #1
 80056a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40000400 	.word	0x40000400
 80056b8:	40000800 	.word	0x40000800
 80056bc:	40000c00 	.word	0x40000c00
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40001800 	.word	0x40001800

080056c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d122      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d11b      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f06f 0202 	mvn.w	r2, #2
 80056f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	f003 0303 	and.w	r3, r3, #3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa04 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 8005710:	e005      	b.n	800571e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f9f6 	bl	8005b04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 fa07 	bl	8005b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	f003 0304 	and.w	r3, r3, #4
 800572e:	2b04      	cmp	r3, #4
 8005730:	d122      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b04      	cmp	r3, #4
 800573e:	d11b      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f06f 0204 	mvn.w	r2, #4
 8005748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2202      	movs	r2, #2
 800574e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f9da 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 8005764:	e005      	b.n	8005772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f9cc 	bl	8005b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f9dd 	bl	8005b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b08      	cmp	r3, #8
 8005784:	d122      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f003 0308 	and.w	r3, r3, #8
 8005790:	2b08      	cmp	r3, #8
 8005792:	d11b      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0208 	mvn.w	r2, #8
 800579c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2204      	movs	r2, #4
 80057a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f9b0 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f9a2 	bl	8005b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f9b3 	bl	8005b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b10      	cmp	r3, #16
 80057d8:	d122      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b10      	cmp	r3, #16
 80057e6:	d11b      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0210 	mvn.w	r2, #16
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2208      	movs	r2, #8
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f986 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f978 	bl	8005b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f989 	bl	8005b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	d10e      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b01      	cmp	r3, #1
 800583a:	d107      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0201 	mvn.w	r2, #1
 8005844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f00b fc8e 	bl	8011168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d10e      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b80      	cmp	r3, #128	; 0x80
 8005866:	d107      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fc6a 	bl	800614c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005882:	2b40      	cmp	r3, #64	; 0x40
 8005884:	d10e      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005890:	2b40      	cmp	r3, #64	; 0x40
 8005892:	d107      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800589c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f94e 	bl	8005b40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	f003 0320 	and.w	r3, r3, #32
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	d10e      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d107      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0220 	mvn.w	r2, #32
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fc34 	bl	8006138 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d0:	bf00      	nop
 80058d2:	3708      	adds	r7, #8
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e046      	b.n	8005980 <HAL_TIM_OC_ConfigChannel+0xa8>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b0c      	cmp	r3, #12
 80058fe:	d839      	bhi.n	8005974 <HAL_TIM_OC_ConfigChannel+0x9c>
 8005900:	a201      	add	r2, pc, #4	; (adr r2, 8005908 <HAL_TIM_OC_ConfigChannel+0x30>)
 8005902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005906:	bf00      	nop
 8005908:	0800593d 	.word	0x0800593d
 800590c:	08005975 	.word	0x08005975
 8005910:	08005975 	.word	0x08005975
 8005914:	08005975 	.word	0x08005975
 8005918:	0800594b 	.word	0x0800594b
 800591c:	08005975 	.word	0x08005975
 8005920:	08005975 	.word	0x08005975
 8005924:	08005975 	.word	0x08005975
 8005928:	08005959 	.word	0x08005959
 800592c:	08005975 	.word	0x08005975
 8005930:	08005975 	.word	0x08005975
 8005934:	08005975 	.word	0x08005975
 8005938:	08005967 	.word	0x08005967
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	4618      	mov	r0, r3
 8005944:	f000 f9a6 	bl	8005c94 <TIM_OC1_SetConfig>
      break;
 8005948:	e015      	b.n	8005976 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68b9      	ldr	r1, [r7, #8]
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fa0f 	bl	8005d74 <TIM_OC2_SetConfig>
      break;
 8005956:	e00e      	b.n	8005976 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68b9      	ldr	r1, [r7, #8]
 800595e:	4618      	mov	r0, r3
 8005960:	f000 fa7e 	bl	8005e60 <TIM_OC3_SetConfig>
      break;
 8005964:	e007      	b.n	8005976 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	4618      	mov	r0, r3
 800596e:	f000 faeb 	bl	8005f48 <TIM_OC4_SetConfig>
      break;
 8005972:	e000      	b.n	8005976 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8005974:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800599a:	2b01      	cmp	r3, #1
 800599c:	d101      	bne.n	80059a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800599e:	2302      	movs	r3, #2
 80059a0:	e0ac      	b.n	8005afc <HAL_TIM_PWM_ConfigChannel+0x174>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b0c      	cmp	r3, #12
 80059ae:	f200 809f 	bhi.w	8005af0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80059b2:	a201      	add	r2, pc, #4	; (adr r2, 80059b8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80059b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b8:	080059ed 	.word	0x080059ed
 80059bc:	08005af1 	.word	0x08005af1
 80059c0:	08005af1 	.word	0x08005af1
 80059c4:	08005af1 	.word	0x08005af1
 80059c8:	08005a2d 	.word	0x08005a2d
 80059cc:	08005af1 	.word	0x08005af1
 80059d0:	08005af1 	.word	0x08005af1
 80059d4:	08005af1 	.word	0x08005af1
 80059d8:	08005a6f 	.word	0x08005a6f
 80059dc:	08005af1 	.word	0x08005af1
 80059e0:	08005af1 	.word	0x08005af1
 80059e4:	08005af1 	.word	0x08005af1
 80059e8:	08005aaf 	.word	0x08005aaf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 f94e 	bl	8005c94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699a      	ldr	r2, [r3, #24]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0208 	orr.w	r2, r2, #8
 8005a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	699a      	ldr	r2, [r3, #24]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0204 	bic.w	r2, r2, #4
 8005a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6999      	ldr	r1, [r3, #24]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	691a      	ldr	r2, [r3, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	619a      	str	r2, [r3, #24]
      break;
 8005a2a:	e062      	b.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 f99e 	bl	8005d74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6999      	ldr	r1, [r3, #24]
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	021a      	lsls	r2, r3, #8
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	619a      	str	r2, [r3, #24]
      break;
 8005a6c:	e041      	b.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68b9      	ldr	r1, [r7, #8]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 f9f3 	bl	8005e60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69da      	ldr	r2, [r3, #28]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0208 	orr.w	r2, r2, #8
 8005a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69da      	ldr	r2, [r3, #28]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0204 	bic.w	r2, r2, #4
 8005a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69d9      	ldr	r1, [r3, #28]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	691a      	ldr	r2, [r3, #16]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	61da      	str	r2, [r3, #28]
      break;
 8005aac:	e021      	b.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68b9      	ldr	r1, [r7, #8]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 fa47 	bl	8005f48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69d9      	ldr	r1, [r3, #28]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	021a      	lsls	r2, r3, #8
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	61da      	str	r2, [r3, #28]
      break;
 8005aee:	e000      	b.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005af0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a40      	ldr	r2, [pc, #256]	; (8005c68 <TIM_Base_SetConfig+0x114>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b72:	d00f      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a3d      	ldr	r2, [pc, #244]	; (8005c6c <TIM_Base_SetConfig+0x118>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00b      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a3c      	ldr	r2, [pc, #240]	; (8005c70 <TIM_Base_SetConfig+0x11c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a3b      	ldr	r2, [pc, #236]	; (8005c74 <TIM_Base_SetConfig+0x120>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_Base_SetConfig+0x40>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a3a      	ldr	r2, [pc, #232]	; (8005c78 <TIM_Base_SetConfig+0x124>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d108      	bne.n	8005ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2f      	ldr	r2, [pc, #188]	; (8005c68 <TIM_Base_SetConfig+0x114>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d02b      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb4:	d027      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2c      	ldr	r2, [pc, #176]	; (8005c6c <TIM_Base_SetConfig+0x118>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d023      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a2b      	ldr	r2, [pc, #172]	; (8005c70 <TIM_Base_SetConfig+0x11c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d01f      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a2a      	ldr	r2, [pc, #168]	; (8005c74 <TIM_Base_SetConfig+0x120>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d01b      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a29      	ldr	r2, [pc, #164]	; (8005c78 <TIM_Base_SetConfig+0x124>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d017      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a28      	ldr	r2, [pc, #160]	; (8005c7c <TIM_Base_SetConfig+0x128>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d013      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a27      	ldr	r2, [pc, #156]	; (8005c80 <TIM_Base_SetConfig+0x12c>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00f      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a26      	ldr	r2, [pc, #152]	; (8005c84 <TIM_Base_SetConfig+0x130>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d00b      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a25      	ldr	r2, [pc, #148]	; (8005c88 <TIM_Base_SetConfig+0x134>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d007      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a24      	ldr	r2, [pc, #144]	; (8005c8c <TIM_Base_SetConfig+0x138>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d003      	beq.n	8005c06 <TIM_Base_SetConfig+0xb2>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a23      	ldr	r2, [pc, #140]	; (8005c90 <TIM_Base_SetConfig+0x13c>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d108      	bne.n	8005c18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a0a      	ldr	r2, [pc, #40]	; (8005c68 <TIM_Base_SetConfig+0x114>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_Base_SetConfig+0xf8>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a0c      	ldr	r2, [pc, #48]	; (8005c78 <TIM_Base_SetConfig+0x124>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d103      	bne.n	8005c54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	691a      	ldr	r2, [r3, #16]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	615a      	str	r2, [r3, #20]
}
 8005c5a:	bf00      	nop
 8005c5c:	3714      	adds	r7, #20
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	40010000 	.word	0x40010000
 8005c6c:	40000400 	.word	0x40000400
 8005c70:	40000800 	.word	0x40000800
 8005c74:	40000c00 	.word	0x40000c00
 8005c78:	40010400 	.word	0x40010400
 8005c7c:	40014000 	.word	0x40014000
 8005c80:	40014400 	.word	0x40014400
 8005c84:	40014800 	.word	0x40014800
 8005c88:	40001800 	.word	0x40001800
 8005c8c:	40001c00 	.word	0x40001c00
 8005c90:	40002000 	.word	0x40002000

08005c94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b087      	sub	sp, #28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	f023 0201 	bic.w	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 0303 	bic.w	r3, r3, #3
 8005cca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f023 0302 	bic.w	r3, r3, #2
 8005cdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a20      	ldr	r2, [pc, #128]	; (8005d6c <TIM_OC1_SetConfig+0xd8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d003      	beq.n	8005cf8 <TIM_OC1_SetConfig+0x64>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a1f      	ldr	r2, [pc, #124]	; (8005d70 <TIM_OC1_SetConfig+0xdc>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10c      	bne.n	8005d12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f023 0308 	bic.w	r3, r3, #8
 8005cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f023 0304 	bic.w	r3, r3, #4
 8005d10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a15      	ldr	r2, [pc, #84]	; (8005d6c <TIM_OC1_SetConfig+0xd8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d003      	beq.n	8005d22 <TIM_OC1_SetConfig+0x8e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a14      	ldr	r2, [pc, #80]	; (8005d70 <TIM_OC1_SetConfig+0xdc>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d111      	bne.n	8005d46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	621a      	str	r2, [r3, #32]
}
 8005d60:	bf00      	nop
 8005d62:	371c      	adds	r7, #28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	40010000 	.word	0x40010000
 8005d70:	40010400 	.word	0x40010400

08005d74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	f023 0210 	bic.w	r2, r3, #16
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f023 0320 	bic.w	r3, r3, #32
 8005dbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	011b      	lsls	r3, r3, #4
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a22      	ldr	r2, [pc, #136]	; (8005e58 <TIM_OC2_SetConfig+0xe4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d003      	beq.n	8005ddc <TIM_OC2_SetConfig+0x68>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a21      	ldr	r2, [pc, #132]	; (8005e5c <TIM_OC2_SetConfig+0xe8>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d10d      	bne.n	8005df8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005de2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005df6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a17      	ldr	r2, [pc, #92]	; (8005e58 <TIM_OC2_SetConfig+0xe4>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_OC2_SetConfig+0x94>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a16      	ldr	r2, [pc, #88]	; (8005e5c <TIM_OC2_SetConfig+0xe8>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d113      	bne.n	8005e30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	693a      	ldr	r2, [r7, #16]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	621a      	str	r2, [r3, #32]
}
 8005e4a:	bf00      	nop
 8005e4c:	371c      	adds	r7, #28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	40010000 	.word	0x40010000
 8005e5c:	40010400 	.word	0x40010400

08005e60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b087      	sub	sp, #28
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f023 0303 	bic.w	r3, r3, #3
 8005e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	021b      	lsls	r3, r3, #8
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a21      	ldr	r2, [pc, #132]	; (8005f40 <TIM_OC3_SetConfig+0xe0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d003      	beq.n	8005ec6 <TIM_OC3_SetConfig+0x66>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a20      	ldr	r2, [pc, #128]	; (8005f44 <TIM_OC3_SetConfig+0xe4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d10d      	bne.n	8005ee2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ecc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	021b      	lsls	r3, r3, #8
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a16      	ldr	r2, [pc, #88]	; (8005f40 <TIM_OC3_SetConfig+0xe0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d003      	beq.n	8005ef2 <TIM_OC3_SetConfig+0x92>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a15      	ldr	r2, [pc, #84]	; (8005f44 <TIM_OC3_SetConfig+0xe4>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d113      	bne.n	8005f1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	621a      	str	r2, [r3, #32]
}
 8005f34:	bf00      	nop
 8005f36:	371c      	adds	r7, #28
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	40010000 	.word	0x40010000
 8005f44:	40010400 	.word	0x40010400

08005f48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	69db      	ldr	r3, [r3, #28]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	021b      	lsls	r3, r3, #8
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	031b      	lsls	r3, r3, #12
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a12      	ldr	r2, [pc, #72]	; (8005fec <TIM_OC4_SetConfig+0xa4>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d003      	beq.n	8005fb0 <TIM_OC4_SetConfig+0x68>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a11      	ldr	r2, [pc, #68]	; (8005ff0 <TIM_OC4_SetConfig+0xa8>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d109      	bne.n	8005fc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	019b      	lsls	r3, r3, #6
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	621a      	str	r2, [r3, #32]
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40010400 	.word	0x40010400

08005ff4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f003 031f 	and.w	r3, r3, #31
 8006006:	2201      	movs	r2, #1
 8006008:	fa02 f303 	lsl.w	r3, r2, r3
 800600c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1a      	ldr	r2, [r3, #32]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	43db      	mvns	r3, r3
 8006016:	401a      	ands	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1a      	ldr	r2, [r3, #32]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f003 031f 	and.w	r3, r3, #31
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	fa01 f303 	lsl.w	r3, r1, r3
 800602c:	431a      	orrs	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	621a      	str	r2, [r3, #32]
}
 8006032:	bf00      	nop
 8006034:	371c      	adds	r7, #28
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
	...

08006040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006054:	2302      	movs	r3, #2
 8006056:	e05a      	b.n	800610e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	4313      	orrs	r3, r2
 8006088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a21      	ldr	r2, [pc, #132]	; (800611c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d022      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a4:	d01d      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1d      	ldr	r2, [pc, #116]	; (8006120 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d018      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1b      	ldr	r2, [pc, #108]	; (8006124 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d013      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a1a      	ldr	r2, [pc, #104]	; (8006128 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d00e      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a18      	ldr	r2, [pc, #96]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d009      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a17      	ldr	r2, [pc, #92]	; (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d004      	beq.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a15      	ldr	r2, [pc, #84]	; (8006134 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d10c      	bne.n	80060fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40010000 	.word	0x40010000
 8006120:	40000400 	.word	0x40000400
 8006124:	40000800 	.word	0x40000800
 8006128:	40000c00 	.word	0x40000c00
 800612c:	40010400 	.word	0x40010400
 8006130:	40014000 	.word	0x40014000
 8006134:	40001800 	.word	0x40001800

08006138 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e03f      	b.n	80061f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f00b fb78 	bl	801187c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2224      	movs	r2, #36	; 0x24
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fa35 	bl	8006614 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	691a      	ldr	r2, [r3, #16]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	695a      	ldr	r2, [r3, #20]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b084      	sub	sp, #16
 80061fe:	af00      	add	r7, sp, #0
 8006200:	60f8      	str	r0, [r7, #12]
 8006202:	60b9      	str	r1, [r7, #8]
 8006204:	4613      	mov	r3, r2
 8006206:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b20      	cmp	r3, #32
 8006212:	d11d      	bne.n	8006250 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d002      	beq.n	8006220 <HAL_UART_Receive_DMA+0x26>
 800621a:	88fb      	ldrh	r3, [r7, #6]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d101      	bne.n	8006224 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e016      	b.n	8006252 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800622a:	2b01      	cmp	r3, #1
 800622c:	d101      	bne.n	8006232 <HAL_UART_Receive_DMA+0x38>
 800622e:	2302      	movs	r3, #2
 8006230:	e00f      	b.n	8006252 <HAL_UART_Receive_DMA+0x58>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8006240:	88fb      	ldrh	r3, [r7, #6]
 8006242:	461a      	mov	r2, r3
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f93c 	bl	80064c4 <UART_Start_Receive_DMA>
 800624c:	4603      	mov	r3, r0
 800624e:	e000      	b.n	8006252 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006250:	2302      	movs	r3, #2
  }
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800625a:	b580      	push	{r7, lr}
 800625c:	b084      	sub	sp, #16
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006270:	2b80      	cmp	r3, #128	; 0x80
 8006272:	bf0c      	ite	eq
 8006274:	2301      	moveq	r3, #1
 8006276:	2300      	movne	r3, #0
 8006278:	b2db      	uxtb	r3, r3
 800627a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b21      	cmp	r3, #33	; 0x21
 8006286:	d116      	bne.n	80062b6 <HAL_UART_DMAStop+0x5c>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d013      	beq.n	80062b6 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	695a      	ldr	r2, [r3, #20]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800629c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d004      	beq.n	80062b0 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7fb ff2d 	bl	800210a <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 f96b 	bl	800658c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c0:	2b40      	cmp	r3, #64	; 0x40
 80062c2:	bf0c      	ite	eq
 80062c4:	2301      	moveq	r3, #1
 80062c6:	2300      	movne	r3, #0
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b22      	cmp	r3, #34	; 0x22
 80062d6:	d116      	bne.n	8006306 <HAL_UART_DMAStop+0xac>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d013      	beq.n	8006306 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695a      	ldr	r2, [r3, #20]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062ec:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d004      	beq.n	8006300 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7fb ff05 	bl	800210a <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f959 	bl	80065b8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	460b      	mov	r3, r1
 8006356:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006370:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637c:	2b00      	cmp	r3, #0
 800637e:	d12a      	bne.n	80063d6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006394:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	695a      	ldr	r2, [r3, #20]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695a      	ldr	r2, [r3, #20]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063b4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d107      	bne.n	80063d6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68da      	ldr	r2, [r3, #12]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 0210 	bic.w	r2, r2, #16
 80063d4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d106      	bne.n	80063ec <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063e2:	4619      	mov	r1, r3
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f7ff ffb1 	bl	800634c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063ea:	e002      	b.n	80063f2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f7ff ff8f 	bl	8006310 <HAL_UART_RxCpltCallback>
}
 80063f2:	bf00      	nop
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006406:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640c:	2b01      	cmp	r3, #1
 800640e:	d108      	bne.n	8006422 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	b29b      	uxth	r3, r3
 8006418:	4619      	mov	r1, r3
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f7ff ff96 	bl	800634c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006420:	e002      	b.n	8006428 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f7ff ff7e 	bl	8006324 <HAL_UART_RxHalfCpltCallback>
}
 8006428:	bf00      	nop
 800642a:	3710      	adds	r7, #16
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006438:	2300      	movs	r3, #0
 800643a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006440:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800644c:	2b80      	cmp	r3, #128	; 0x80
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800645e:	b2db      	uxtb	r3, r3
 8006460:	2b21      	cmp	r3, #33	; 0x21
 8006462:	d108      	bne.n	8006476 <UART_DMAError+0x46>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d005      	beq.n	8006476 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2200      	movs	r2, #0
 800646e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006470:	68b8      	ldr	r0, [r7, #8]
 8006472:	f000 f88b 	bl	800658c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006480:	2b40      	cmp	r3, #64	; 0x40
 8006482:	bf0c      	ite	eq
 8006484:	2301      	moveq	r3, #1
 8006486:	2300      	movne	r3, #0
 8006488:	b2db      	uxtb	r3, r3
 800648a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006492:	b2db      	uxtb	r3, r3
 8006494:	2b22      	cmp	r3, #34	; 0x22
 8006496:	d108      	bne.n	80064aa <UART_DMAError+0x7a>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d005      	beq.n	80064aa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	2200      	movs	r2, #0
 80064a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80064a4:	68b8      	ldr	r0, [r7, #8]
 80064a6:	f000 f887 	bl	80065b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ae:	f043 0210 	orr.w	r2, r3, #16
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064b6:	68b8      	ldr	r0, [r7, #8]
 80064b8:	f7ff ff3e 	bl	8006338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064bc:	bf00      	nop
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	4613      	mov	r3, r2
 80064d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	88fa      	ldrh	r2, [r7, #6]
 80064dc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2222      	movs	r2, #34	; 0x22
 80064e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f0:	4a23      	ldr	r2, [pc, #140]	; (8006580 <UART_Start_Receive_DMA+0xbc>)
 80064f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f8:	4a22      	ldr	r2, [pc, #136]	; (8006584 <UART_Start_Receive_DMA+0xc0>)
 80064fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006500:	4a21      	ldr	r2, [pc, #132]	; (8006588 <UART_Start_Receive_DMA+0xc4>)
 8006502:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006508:	2200      	movs	r2, #0
 800650a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800650c:	f107 0308 	add.w	r3, r7, #8
 8006510:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	3304      	adds	r3, #4
 800651c:	4619      	mov	r1, r3
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	88fb      	ldrh	r3, [r7, #6]
 8006524:	f7fb fd99 	bl	800205a <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006528:	2300      	movs	r3, #0
 800652a:	613b      	str	r3, [r7, #16]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	613b      	str	r3, [r7, #16]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	613b      	str	r3, [r7, #16]
 800653c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006554:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f042 0201 	orr.w	r2, r2, #1
 8006564:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	695a      	ldr	r2, [r3, #20]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006574:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	3718      	adds	r7, #24
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	08006365 	.word	0x08006365
 8006584:	080063fb 	.word	0x080063fb
 8006588:	08006431 	.word	0x08006431

0800658c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68da      	ldr	r2, [r3, #12]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80065a2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695a      	ldr	r2, [r3, #20]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0201 	bic.w	r2, r2, #1
 80065de:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d107      	bne.n	80065f8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68da      	ldr	r2, [r3, #12]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0210 	bic.w	r2, r2, #16
 80065f6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
	...

08006614 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006618:	b09f      	sub	sp, #124	; 0x7c
 800661a:	af00      	add	r7, sp, #0
 800661c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800661e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800662a:	68d9      	ldr	r1, [r3, #12]
 800662c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	ea40 0301 	orr.w	r3, r0, r1
 8006634:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006638:	689a      	ldr	r2, [r3, #8]
 800663a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	431a      	orrs	r2, r3
 8006640:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	431a      	orrs	r2, r3
 8006646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006648:	69db      	ldr	r3, [r3, #28]
 800664a:	4313      	orrs	r3, r2
 800664c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800664e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006658:	f021 010c 	bic.w	r1, r1, #12
 800665c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006662:	430b      	orrs	r3, r1
 8006664:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006672:	6999      	ldr	r1, [r3, #24]
 8006674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	ea40 0301 	orr.w	r3, r0, r1
 800667c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800667e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	4bc5      	ldr	r3, [pc, #788]	; (8006998 <UART_SetConfig+0x384>)
 8006684:	429a      	cmp	r2, r3
 8006686:	d004      	beq.n	8006692 <UART_SetConfig+0x7e>
 8006688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	4bc3      	ldr	r3, [pc, #780]	; (800699c <UART_SetConfig+0x388>)
 800668e:	429a      	cmp	r2, r3
 8006690:	d103      	bne.n	800669a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006692:	f7fd ffc5 	bl	8004620 <HAL_RCC_GetPCLK2Freq>
 8006696:	6778      	str	r0, [r7, #116]	; 0x74
 8006698:	e002      	b.n	80066a0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800669a:	f7fd ffad 	bl	80045f8 <HAL_RCC_GetPCLK1Freq>
 800669e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a2:	69db      	ldr	r3, [r3, #28]
 80066a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066a8:	f040 80b6 	bne.w	8006818 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066ae:	461c      	mov	r4, r3
 80066b0:	f04f 0500 	mov.w	r5, #0
 80066b4:	4622      	mov	r2, r4
 80066b6:	462b      	mov	r3, r5
 80066b8:	1891      	adds	r1, r2, r2
 80066ba:	6439      	str	r1, [r7, #64]	; 0x40
 80066bc:	415b      	adcs	r3, r3
 80066be:	647b      	str	r3, [r7, #68]	; 0x44
 80066c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066c4:	1912      	adds	r2, r2, r4
 80066c6:	eb45 0303 	adc.w	r3, r5, r3
 80066ca:	f04f 0000 	mov.w	r0, #0
 80066ce:	f04f 0100 	mov.w	r1, #0
 80066d2:	00d9      	lsls	r1, r3, #3
 80066d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80066d8:	00d0      	lsls	r0, r2, #3
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	1911      	adds	r1, r2, r4
 80066e0:	6639      	str	r1, [r7, #96]	; 0x60
 80066e2:	416b      	adcs	r3, r5
 80066e4:	667b      	str	r3, [r7, #100]	; 0x64
 80066e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	461a      	mov	r2, r3
 80066ec:	f04f 0300 	mov.w	r3, #0
 80066f0:	1891      	adds	r1, r2, r2
 80066f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80066f4:	415b      	adcs	r3, r3
 80066f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80066fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006700:	f7fa fa9c 	bl	8000c3c <__aeabi_uldivmod>
 8006704:	4602      	mov	r2, r0
 8006706:	460b      	mov	r3, r1
 8006708:	4ba5      	ldr	r3, [pc, #660]	; (80069a0 <UART_SetConfig+0x38c>)
 800670a:	fba3 2302 	umull	r2, r3, r3, r2
 800670e:	095b      	lsrs	r3, r3, #5
 8006710:	011e      	lsls	r6, r3, #4
 8006712:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006714:	461c      	mov	r4, r3
 8006716:	f04f 0500 	mov.w	r5, #0
 800671a:	4622      	mov	r2, r4
 800671c:	462b      	mov	r3, r5
 800671e:	1891      	adds	r1, r2, r2
 8006720:	6339      	str	r1, [r7, #48]	; 0x30
 8006722:	415b      	adcs	r3, r3
 8006724:	637b      	str	r3, [r7, #52]	; 0x34
 8006726:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800672a:	1912      	adds	r2, r2, r4
 800672c:	eb45 0303 	adc.w	r3, r5, r3
 8006730:	f04f 0000 	mov.w	r0, #0
 8006734:	f04f 0100 	mov.w	r1, #0
 8006738:	00d9      	lsls	r1, r3, #3
 800673a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800673e:	00d0      	lsls	r0, r2, #3
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	1911      	adds	r1, r2, r4
 8006746:	65b9      	str	r1, [r7, #88]	; 0x58
 8006748:	416b      	adcs	r3, r5
 800674a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800674c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	461a      	mov	r2, r3
 8006752:	f04f 0300 	mov.w	r3, #0
 8006756:	1891      	adds	r1, r2, r2
 8006758:	62b9      	str	r1, [r7, #40]	; 0x28
 800675a:	415b      	adcs	r3, r3
 800675c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800675e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006762:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006766:	f7fa fa69 	bl	8000c3c <__aeabi_uldivmod>
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	4b8c      	ldr	r3, [pc, #560]	; (80069a0 <UART_SetConfig+0x38c>)
 8006770:	fba3 1302 	umull	r1, r3, r3, r2
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	2164      	movs	r1, #100	; 0x64
 8006778:	fb01 f303 	mul.w	r3, r1, r3
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	00db      	lsls	r3, r3, #3
 8006780:	3332      	adds	r3, #50	; 0x32
 8006782:	4a87      	ldr	r2, [pc, #540]	; (80069a0 <UART_SetConfig+0x38c>)
 8006784:	fba2 2303 	umull	r2, r3, r2, r3
 8006788:	095b      	lsrs	r3, r3, #5
 800678a:	005b      	lsls	r3, r3, #1
 800678c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006790:	441e      	add	r6, r3
 8006792:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006794:	4618      	mov	r0, r3
 8006796:	f04f 0100 	mov.w	r1, #0
 800679a:	4602      	mov	r2, r0
 800679c:	460b      	mov	r3, r1
 800679e:	1894      	adds	r4, r2, r2
 80067a0:	623c      	str	r4, [r7, #32]
 80067a2:	415b      	adcs	r3, r3
 80067a4:	627b      	str	r3, [r7, #36]	; 0x24
 80067a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067aa:	1812      	adds	r2, r2, r0
 80067ac:	eb41 0303 	adc.w	r3, r1, r3
 80067b0:	f04f 0400 	mov.w	r4, #0
 80067b4:	f04f 0500 	mov.w	r5, #0
 80067b8:	00dd      	lsls	r5, r3, #3
 80067ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067be:	00d4      	lsls	r4, r2, #3
 80067c0:	4622      	mov	r2, r4
 80067c2:	462b      	mov	r3, r5
 80067c4:	1814      	adds	r4, r2, r0
 80067c6:	653c      	str	r4, [r7, #80]	; 0x50
 80067c8:	414b      	adcs	r3, r1
 80067ca:	657b      	str	r3, [r7, #84]	; 0x54
 80067cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	461a      	mov	r2, r3
 80067d2:	f04f 0300 	mov.w	r3, #0
 80067d6:	1891      	adds	r1, r2, r2
 80067d8:	61b9      	str	r1, [r7, #24]
 80067da:	415b      	adcs	r3, r3
 80067dc:	61fb      	str	r3, [r7, #28]
 80067de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80067e6:	f7fa fa29 	bl	8000c3c <__aeabi_uldivmod>
 80067ea:	4602      	mov	r2, r0
 80067ec:	460b      	mov	r3, r1
 80067ee:	4b6c      	ldr	r3, [pc, #432]	; (80069a0 <UART_SetConfig+0x38c>)
 80067f0:	fba3 1302 	umull	r1, r3, r3, r2
 80067f4:	095b      	lsrs	r3, r3, #5
 80067f6:	2164      	movs	r1, #100	; 0x64
 80067f8:	fb01 f303 	mul.w	r3, r1, r3
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	3332      	adds	r3, #50	; 0x32
 8006802:	4a67      	ldr	r2, [pc, #412]	; (80069a0 <UART_SetConfig+0x38c>)
 8006804:	fba2 2303 	umull	r2, r3, r2, r3
 8006808:	095b      	lsrs	r3, r3, #5
 800680a:	f003 0207 	and.w	r2, r3, #7
 800680e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4432      	add	r2, r6
 8006814:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006816:	e0b9      	b.n	800698c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006818:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800681a:	461c      	mov	r4, r3
 800681c:	f04f 0500 	mov.w	r5, #0
 8006820:	4622      	mov	r2, r4
 8006822:	462b      	mov	r3, r5
 8006824:	1891      	adds	r1, r2, r2
 8006826:	6139      	str	r1, [r7, #16]
 8006828:	415b      	adcs	r3, r3
 800682a:	617b      	str	r3, [r7, #20]
 800682c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006830:	1912      	adds	r2, r2, r4
 8006832:	eb45 0303 	adc.w	r3, r5, r3
 8006836:	f04f 0000 	mov.w	r0, #0
 800683a:	f04f 0100 	mov.w	r1, #0
 800683e:	00d9      	lsls	r1, r3, #3
 8006840:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006844:	00d0      	lsls	r0, r2, #3
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	eb12 0804 	adds.w	r8, r2, r4
 800684e:	eb43 0905 	adc.w	r9, r3, r5
 8006852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	4618      	mov	r0, r3
 8006858:	f04f 0100 	mov.w	r1, #0
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	008b      	lsls	r3, r1, #2
 8006866:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800686a:	0082      	lsls	r2, r0, #2
 800686c:	4640      	mov	r0, r8
 800686e:	4649      	mov	r1, r9
 8006870:	f7fa f9e4 	bl	8000c3c <__aeabi_uldivmod>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	4b49      	ldr	r3, [pc, #292]	; (80069a0 <UART_SetConfig+0x38c>)
 800687a:	fba3 2302 	umull	r2, r3, r3, r2
 800687e:	095b      	lsrs	r3, r3, #5
 8006880:	011e      	lsls	r6, r3, #4
 8006882:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006884:	4618      	mov	r0, r3
 8006886:	f04f 0100 	mov.w	r1, #0
 800688a:	4602      	mov	r2, r0
 800688c:	460b      	mov	r3, r1
 800688e:	1894      	adds	r4, r2, r2
 8006890:	60bc      	str	r4, [r7, #8]
 8006892:	415b      	adcs	r3, r3
 8006894:	60fb      	str	r3, [r7, #12]
 8006896:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800689a:	1812      	adds	r2, r2, r0
 800689c:	eb41 0303 	adc.w	r3, r1, r3
 80068a0:	f04f 0400 	mov.w	r4, #0
 80068a4:	f04f 0500 	mov.w	r5, #0
 80068a8:	00dd      	lsls	r5, r3, #3
 80068aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068ae:	00d4      	lsls	r4, r2, #3
 80068b0:	4622      	mov	r2, r4
 80068b2:	462b      	mov	r3, r5
 80068b4:	1814      	adds	r4, r2, r0
 80068b6:	64bc      	str	r4, [r7, #72]	; 0x48
 80068b8:	414b      	adcs	r3, r1
 80068ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	4618      	mov	r0, r3
 80068c2:	f04f 0100 	mov.w	r1, #0
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	f04f 0300 	mov.w	r3, #0
 80068ce:	008b      	lsls	r3, r1, #2
 80068d0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068d4:	0082      	lsls	r2, r0, #2
 80068d6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80068da:	f7fa f9af 	bl	8000c3c <__aeabi_uldivmod>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4b2f      	ldr	r3, [pc, #188]	; (80069a0 <UART_SetConfig+0x38c>)
 80068e4:	fba3 1302 	umull	r1, r3, r3, r2
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	2164      	movs	r1, #100	; 0x64
 80068ec:	fb01 f303 	mul.w	r3, r1, r3
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	011b      	lsls	r3, r3, #4
 80068f4:	3332      	adds	r3, #50	; 0x32
 80068f6:	4a2a      	ldr	r2, [pc, #168]	; (80069a0 <UART_SetConfig+0x38c>)
 80068f8:	fba2 2303 	umull	r2, r3, r2, r3
 80068fc:	095b      	lsrs	r3, r3, #5
 80068fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006902:	441e      	add	r6, r3
 8006904:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006906:	4618      	mov	r0, r3
 8006908:	f04f 0100 	mov.w	r1, #0
 800690c:	4602      	mov	r2, r0
 800690e:	460b      	mov	r3, r1
 8006910:	1894      	adds	r4, r2, r2
 8006912:	603c      	str	r4, [r7, #0]
 8006914:	415b      	adcs	r3, r3
 8006916:	607b      	str	r3, [r7, #4]
 8006918:	e9d7 2300 	ldrd	r2, r3, [r7]
 800691c:	1812      	adds	r2, r2, r0
 800691e:	eb41 0303 	adc.w	r3, r1, r3
 8006922:	f04f 0400 	mov.w	r4, #0
 8006926:	f04f 0500 	mov.w	r5, #0
 800692a:	00dd      	lsls	r5, r3, #3
 800692c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006930:	00d4      	lsls	r4, r2, #3
 8006932:	4622      	mov	r2, r4
 8006934:	462b      	mov	r3, r5
 8006936:	eb12 0a00 	adds.w	sl, r2, r0
 800693a:	eb43 0b01 	adc.w	fp, r3, r1
 800693e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	4618      	mov	r0, r3
 8006944:	f04f 0100 	mov.w	r1, #0
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	008b      	lsls	r3, r1, #2
 8006952:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006956:	0082      	lsls	r2, r0, #2
 8006958:	4650      	mov	r0, sl
 800695a:	4659      	mov	r1, fp
 800695c:	f7fa f96e 	bl	8000c3c <__aeabi_uldivmod>
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	4b0e      	ldr	r3, [pc, #56]	; (80069a0 <UART_SetConfig+0x38c>)
 8006966:	fba3 1302 	umull	r1, r3, r3, r2
 800696a:	095b      	lsrs	r3, r3, #5
 800696c:	2164      	movs	r1, #100	; 0x64
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	011b      	lsls	r3, r3, #4
 8006976:	3332      	adds	r3, #50	; 0x32
 8006978:	4a09      	ldr	r2, [pc, #36]	; (80069a0 <UART_SetConfig+0x38c>)
 800697a:	fba2 2303 	umull	r2, r3, r2, r3
 800697e:	095b      	lsrs	r3, r3, #5
 8006980:	f003 020f 	and.w	r2, r3, #15
 8006984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4432      	add	r2, r6
 800698a:	609a      	str	r2, [r3, #8]
}
 800698c:	bf00      	nop
 800698e:	377c      	adds	r7, #124	; 0x7c
 8006990:	46bd      	mov	sp, r7
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006996:	bf00      	nop
 8006998:	40011000 	.word	0x40011000
 800699c:	40011400 	.word	0x40011400
 80069a0:	51eb851f 	.word	0x51eb851f

080069a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069a4:	b084      	sub	sp, #16
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b084      	sub	sp, #16
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
 80069ae:	f107 001c 	add.w	r0, r7, #28
 80069b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d122      	bne.n	8006a02 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80069d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d105      	bne.n	80069f6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f001 fac6 	bl	8007f88 <USB_CoreReset>
 80069fc:	4603      	mov	r3, r0
 80069fe:	73fb      	strb	r3, [r7, #15]
 8006a00:	e01a      	b.n	8006a38 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f001 faba 	bl	8007f88 <USB_CoreReset>
 8006a14:	4603      	mov	r3, r0
 8006a16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d106      	bne.n	8006a2c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	639a      	str	r2, [r3, #56]	; 0x38
 8006a2a:	e005      	b.n	8006a38 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d10b      	bne.n	8006a56 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f043 0206 	orr.w	r2, r3, #6
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f043 0220 	orr.w	r2, r3, #32
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a62:	b004      	add	sp, #16
 8006a64:	4770      	bx	lr
	...

08006a68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	4613      	mov	r3, r2
 8006a74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d165      	bne.n	8006b48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	4a41      	ldr	r2, [pc, #260]	; (8006b84 <USB_SetTurnaroundTime+0x11c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d906      	bls.n	8006a92 <USB_SetTurnaroundTime+0x2a>
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	4a40      	ldr	r2, [pc, #256]	; (8006b88 <USB_SetTurnaroundTime+0x120>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d202      	bcs.n	8006a92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006a8c:	230f      	movs	r3, #15
 8006a8e:	617b      	str	r3, [r7, #20]
 8006a90:	e062      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	4a3c      	ldr	r2, [pc, #240]	; (8006b88 <USB_SetTurnaroundTime+0x120>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d306      	bcc.n	8006aa8 <USB_SetTurnaroundTime+0x40>
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	4a3b      	ldr	r2, [pc, #236]	; (8006b8c <USB_SetTurnaroundTime+0x124>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d202      	bcs.n	8006aa8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006aa2:	230e      	movs	r3, #14
 8006aa4:	617b      	str	r3, [r7, #20]
 8006aa6:	e057      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	4a38      	ldr	r2, [pc, #224]	; (8006b8c <USB_SetTurnaroundTime+0x124>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d306      	bcc.n	8006abe <USB_SetTurnaroundTime+0x56>
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	4a37      	ldr	r2, [pc, #220]	; (8006b90 <USB_SetTurnaroundTime+0x128>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d202      	bcs.n	8006abe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006ab8:	230d      	movs	r3, #13
 8006aba:	617b      	str	r3, [r7, #20]
 8006abc:	e04c      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	4a33      	ldr	r2, [pc, #204]	; (8006b90 <USB_SetTurnaroundTime+0x128>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d306      	bcc.n	8006ad4 <USB_SetTurnaroundTime+0x6c>
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	4a32      	ldr	r2, [pc, #200]	; (8006b94 <USB_SetTurnaroundTime+0x12c>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d802      	bhi.n	8006ad4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006ace:	230c      	movs	r3, #12
 8006ad0:	617b      	str	r3, [r7, #20]
 8006ad2:	e041      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	4a2f      	ldr	r2, [pc, #188]	; (8006b94 <USB_SetTurnaroundTime+0x12c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d906      	bls.n	8006aea <USB_SetTurnaroundTime+0x82>
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	4a2e      	ldr	r2, [pc, #184]	; (8006b98 <USB_SetTurnaroundTime+0x130>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d802      	bhi.n	8006aea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006ae4:	230b      	movs	r3, #11
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e036      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	4a2a      	ldr	r2, [pc, #168]	; (8006b98 <USB_SetTurnaroundTime+0x130>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d906      	bls.n	8006b00 <USB_SetTurnaroundTime+0x98>
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	4a29      	ldr	r2, [pc, #164]	; (8006b9c <USB_SetTurnaroundTime+0x134>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d802      	bhi.n	8006b00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006afa:	230a      	movs	r3, #10
 8006afc:	617b      	str	r3, [r7, #20]
 8006afe:	e02b      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	4a26      	ldr	r2, [pc, #152]	; (8006b9c <USB_SetTurnaroundTime+0x134>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d906      	bls.n	8006b16 <USB_SetTurnaroundTime+0xae>
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	4a25      	ldr	r2, [pc, #148]	; (8006ba0 <USB_SetTurnaroundTime+0x138>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d202      	bcs.n	8006b16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006b10:	2309      	movs	r3, #9
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	e020      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	4a21      	ldr	r2, [pc, #132]	; (8006ba0 <USB_SetTurnaroundTime+0x138>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d306      	bcc.n	8006b2c <USB_SetTurnaroundTime+0xc4>
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	4a20      	ldr	r2, [pc, #128]	; (8006ba4 <USB_SetTurnaroundTime+0x13c>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d802      	bhi.n	8006b2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006b26:	2308      	movs	r3, #8
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e015      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	4a1d      	ldr	r2, [pc, #116]	; (8006ba4 <USB_SetTurnaroundTime+0x13c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d906      	bls.n	8006b42 <USB_SetTurnaroundTime+0xda>
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	4a1c      	ldr	r2, [pc, #112]	; (8006ba8 <USB_SetTurnaroundTime+0x140>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d202      	bcs.n	8006b42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006b3c:	2307      	movs	r3, #7
 8006b3e:	617b      	str	r3, [r7, #20]
 8006b40:	e00a      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006b42:	2306      	movs	r3, #6
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	e007      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006b4e:	2309      	movs	r3, #9
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	e001      	b.n	8006b58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006b54:	2309      	movs	r3, #9
 8006b56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	029b      	lsls	r3, r3, #10
 8006b6c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006b70:	431a      	orrs	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	371c      	adds	r7, #28
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr
 8006b84:	00d8acbf 	.word	0x00d8acbf
 8006b88:	00e4e1c0 	.word	0x00e4e1c0
 8006b8c:	00f42400 	.word	0x00f42400
 8006b90:	01067380 	.word	0x01067380
 8006b94:	011a499f 	.word	0x011a499f
 8006b98:	01312cff 	.word	0x01312cff
 8006b9c:	014ca43f 	.word	0x014ca43f
 8006ba0:	016e3600 	.word	0x016e3600
 8006ba4:	01a6ab1f 	.word	0x01a6ab1f
 8006ba8:	01e84800 	.word	0x01e84800

08006bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f043 0201 	orr.w	r2, r3, #1
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f023 0201 	bic.w	r2, r3, #1
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d106      	bne.n	8006c1c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	60da      	str	r2, [r3, #12]
 8006c1a:	e00b      	b.n	8006c34 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d106      	bne.n	8006c30 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60da      	str	r2, [r3, #12]
 8006c2e:	e001      	b.n	8006c34 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e003      	b.n	8006c3c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006c34:	2032      	movs	r0, #50	; 0x32
 8006c36:	f7fa f9bf 	bl	8000fb8 <HAL_Delay>

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c44:	b084      	sub	sp, #16
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b086      	sub	sp, #24
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006c52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c56:	2300      	movs	r3, #0
 8006c58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006c5e:	2300      	movs	r3, #0
 8006c60:	613b      	str	r3, [r7, #16]
 8006c62:	e009      	b.n	8006c78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	3340      	adds	r3, #64	; 0x40
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4413      	add	r3, r2
 8006c6e:	2200      	movs	r2, #0
 8006c70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	3301      	adds	r3, #1
 8006c76:	613b      	str	r3, [r7, #16]
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	2b0e      	cmp	r3, #14
 8006c7c:	d9f2      	bls.n	8006c64 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d11c      	bne.n	8006cbe <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c92:	f043 0302 	orr.w	r3, r3, #2
 8006c96:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	639a      	str	r2, [r3, #56]	; 0x38
 8006cbc:	e00b      	b.n	8006cd6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006cdc:	461a      	mov	r2, r3
 8006cde:	2300      	movs	r3, #0
 8006ce0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ce8:	4619      	mov	r1, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	680b      	ldr	r3, [r1, #0]
 8006cf4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d10c      	bne.n	8006d16 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d104      	bne.n	8006d0c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006d02:	2100      	movs	r1, #0
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 f949 	bl	8006f9c <USB_SetDevSpeed>
 8006d0a:	e008      	b.n	8006d1e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 f944 	bl	8006f9c <USB_SetDevSpeed>
 8006d14:	e003      	b.n	8006d1e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d16:	2103      	movs	r1, #3
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f93f 	bl	8006f9c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d1e:	2110      	movs	r1, #16
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f8f3 	bl	8006f0c <USB_FlushTxFifo>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f911 	bl	8006f58 <USB_FlushRxFifo>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d001      	beq.n	8006d40 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d46:	461a      	mov	r2, r3
 8006d48:	2300      	movs	r3, #0
 8006d4a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d52:	461a      	mov	r2, r3
 8006d54:	2300      	movs	r3, #0
 8006d56:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d5e:	461a      	mov	r2, r3
 8006d60:	2300      	movs	r3, #0
 8006d62:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d64:	2300      	movs	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]
 8006d68:	e043      	b.n	8006df2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	015a      	lsls	r2, r3, #5
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	4413      	add	r3, r2
 8006d72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d80:	d118      	bne.n	8006db4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d10a      	bne.n	8006d9e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d94:	461a      	mov	r2, r3
 8006d96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d9a:	6013      	str	r3, [r2, #0]
 8006d9c:	e013      	b.n	8006dc6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	015a      	lsls	r2, r3, #5
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	4413      	add	r3, r2
 8006da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006daa:	461a      	mov	r2, r3
 8006dac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006db0:	6013      	str	r3, [r2, #0]
 8006db2:	e008      	b.n	8006dc6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	015a      	lsls	r2, r3, #5
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4413      	add	r3, r2
 8006dce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	015a      	lsls	r2, r3, #5
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4413      	add	r3, r2
 8006de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de4:	461a      	mov	r2, r3
 8006de6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	3301      	adds	r3, #1
 8006df0:	613b      	str	r3, [r7, #16]
 8006df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d3b7      	bcc.n	8006d6a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	613b      	str	r3, [r7, #16]
 8006dfe:	e043      	b.n	8006e88 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	015a      	lsls	r2, r3, #5
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	4413      	add	r3, r2
 8006e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e16:	d118      	bne.n	8006e4a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10a      	bne.n	8006e34 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4413      	add	r3, r2
 8006e26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	e013      	b.n	8006e5c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e40:	461a      	mov	r2, r3
 8006e42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e46:	6013      	str	r3, [r2, #0]
 8006e48:	e008      	b.n	8006e5c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e56:	461a      	mov	r2, r3
 8006e58:	2300      	movs	r3, #0
 8006e5a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e68:	461a      	mov	r2, r3
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	015a      	lsls	r2, r3, #5
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	4413      	add	r3, r2
 8006e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	3301      	adds	r3, #1
 8006e86:	613b      	str	r3, [r7, #16]
 8006e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8a:	693a      	ldr	r2, [r7, #16]
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d3b7      	bcc.n	8006e00 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ea2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006eb0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d105      	bne.n	8006ec4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	f043 0210 	orr.w	r2, r3, #16
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	699a      	ldr	r2, [r3, #24]
 8006ec8:	4b0f      	ldr	r3, [pc, #60]	; (8006f08 <USB_DevInit+0x2c4>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d005      	beq.n	8006ee2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	f043 0208 	orr.w	r2, r3, #8
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d107      	bne.n	8006ef8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ef0:	f043 0304 	orr.w	r3, r3, #4
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3718      	adds	r7, #24
 8006efe:	46bd      	mov	sp, r7
 8006f00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f04:	b004      	add	sp, #16
 8006f06:	4770      	bx	lr
 8006f08:	803c3800 	.word	0x803c3800

08006f0c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006f16:	2300      	movs	r3, #0
 8006f18:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	019b      	lsls	r3, r3, #6
 8006f1e:	f043 0220 	orr.w	r2, r3, #32
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	60fb      	str	r3, [r7, #12]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4a09      	ldr	r2, [pc, #36]	; (8006f54 <USB_FlushTxFifo+0x48>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d901      	bls.n	8006f38 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e006      	b.n	8006f46 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	f003 0320 	and.w	r3, r3, #32
 8006f40:	2b20      	cmp	r3, #32
 8006f42:	d0f0      	beq.n	8006f26 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	00030d40 	.word	0x00030d40

08006f58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006f60:	2300      	movs	r3, #0
 8006f62:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2210      	movs	r2, #16
 8006f68:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	4a09      	ldr	r2, [pc, #36]	; (8006f98 <USB_FlushRxFifo+0x40>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d901      	bls.n	8006f7c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e006      	b.n	8006f8a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	f003 0310 	and.w	r3, r3, #16
 8006f84:	2b10      	cmp	r3, #16
 8006f86:	d0f0      	beq.n	8006f6a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	00030d40 	.word	0x00030d40

08006f9c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	78fb      	ldrb	r3, [r7, #3]
 8006fb6:	68f9      	ldr	r1, [r7, #12]
 8006fb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr

08006fce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b087      	sub	sp, #28
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 0306 	and.w	r3, r3, #6
 8006fe6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d102      	bne.n	8006ff4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	75fb      	strb	r3, [r7, #23]
 8006ff2:	e00a      	b.n	800700a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d002      	beq.n	8007000 <USB_GetDevSpeed+0x32>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2b06      	cmp	r3, #6
 8006ffe:	d102      	bne.n	8007006 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007000:	2302      	movs	r3, #2
 8007002:	75fb      	strb	r3, [r7, #23]
 8007004:	e001      	b.n	800700a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007006:	230f      	movs	r3, #15
 8007008:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800700a:	7dfb      	ldrb	r3, [r7, #23]
}
 800700c:	4618      	mov	r0, r3
 800700e:	371c      	adds	r7, #28
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	785b      	ldrb	r3, [r3, #1]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d13a      	bne.n	80070aa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	f003 030f 	and.w	r3, r3, #15
 8007044:	2101      	movs	r1, #1
 8007046:	fa01 f303 	lsl.w	r3, r1, r3
 800704a:	b29b      	uxth	r3, r3
 800704c:	68f9      	ldr	r1, [r7, #12]
 800704e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007052:	4313      	orrs	r3, r2
 8007054:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d155      	bne.n	8007118 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	015a      	lsls	r2, r3, #5
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4413      	add	r3, r2
 8007074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	78db      	ldrb	r3, [r3, #3]
 8007086:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007088:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	059b      	lsls	r3, r3, #22
 800708e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007090:	4313      	orrs	r3, r2
 8007092:	68ba      	ldr	r2, [r7, #8]
 8007094:	0151      	lsls	r1, r2, #5
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	440a      	add	r2, r1
 800709a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800709e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070a6:	6013      	str	r3, [r2, #0]
 80070a8:	e036      	b.n	8007118 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070b0:	69da      	ldr	r2, [r3, #28]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	2101      	movs	r1, #1
 80070bc:	fa01 f303 	lsl.w	r3, r1, r3
 80070c0:	041b      	lsls	r3, r3, #16
 80070c2:	68f9      	ldr	r1, [r7, #12]
 80070c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070c8:	4313      	orrs	r3, r2
 80070ca:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d11a      	bne.n	8007118 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	78db      	ldrb	r3, [r3, #3]
 80070fc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070fe:	430b      	orrs	r3, r1
 8007100:	4313      	orrs	r3, r2
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	0151      	lsls	r1, r2, #5
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	440a      	add	r2, r1
 800710a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800710e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007112:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007116:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007118:	2300      	movs	r3, #0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
	...

08007128 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	785b      	ldrb	r3, [r3, #1]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d161      	bne.n	8007208 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	4413      	add	r3, r2
 800714c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800715a:	d11f      	bne.n	800719c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4413      	add	r3, r2
 8007164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	0151      	lsls	r1, r2, #5
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	440a      	add	r2, r1
 8007172:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007176:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800717a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	015a      	lsls	r2, r3, #5
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	4413      	add	r3, r2
 8007184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	0151      	lsls	r1, r2, #5
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	440a      	add	r2, r1
 8007192:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007196:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800719a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	f003 030f 	and.w	r3, r3, #15
 80071ac:	2101      	movs	r1, #1
 80071ae:	fa01 f303 	lsl.w	r3, r1, r3
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	43db      	mvns	r3, r3
 80071b6:	68f9      	ldr	r1, [r7, #12]
 80071b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071bc:	4013      	ands	r3, r2
 80071be:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c6:	69da      	ldr	r2, [r3, #28]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	f003 030f 	and.w	r3, r3, #15
 80071d0:	2101      	movs	r1, #1
 80071d2:	fa01 f303 	lsl.w	r3, r1, r3
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	43db      	mvns	r3, r3
 80071da:	68f9      	ldr	r1, [r7, #12]
 80071dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071e0:	4013      	ands	r3, r2
 80071e2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	0159      	lsls	r1, r3, #5
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	440b      	add	r3, r1
 80071fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071fe:	4619      	mov	r1, r3
 8007200:	4b35      	ldr	r3, [pc, #212]	; (80072d8 <USB_DeactivateEndpoint+0x1b0>)
 8007202:	4013      	ands	r3, r2
 8007204:	600b      	str	r3, [r1, #0]
 8007206:	e060      	b.n	80072ca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	4413      	add	r3, r2
 8007210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800721a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800721e:	d11f      	bne.n	8007260 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	4413      	add	r3, r2
 8007228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	0151      	lsls	r1, r2, #5
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	440a      	add	r2, r1
 8007236:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800723a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800723e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	015a      	lsls	r2, r3, #5
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	0151      	lsls	r1, r2, #5
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	440a      	add	r2, r1
 8007256:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800725a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800725e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007266:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	2101      	movs	r1, #1
 8007272:	fa01 f303 	lsl.w	r3, r1, r3
 8007276:	041b      	lsls	r3, r3, #16
 8007278:	43db      	mvns	r3, r3
 800727a:	68f9      	ldr	r1, [r7, #12]
 800727c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007280:	4013      	ands	r3, r2
 8007282:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800728a:	69da      	ldr	r2, [r3, #28]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	f003 030f 	and.w	r3, r3, #15
 8007294:	2101      	movs	r1, #1
 8007296:	fa01 f303 	lsl.w	r3, r1, r3
 800729a:	041b      	lsls	r3, r3, #16
 800729c:	43db      	mvns	r3, r3
 800729e:	68f9      	ldr	r1, [r7, #12]
 80072a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072a4:	4013      	ands	r3, r2
 80072a6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	015a      	lsls	r2, r3, #5
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	0159      	lsls	r1, r3, #5
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	440b      	add	r3, r1
 80072be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072c2:	4619      	mov	r1, r3
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <USB_DeactivateEndpoint+0x1b4>)
 80072c6:	4013      	ands	r3, r2
 80072c8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	ec337800 	.word	0xec337800
 80072dc:	eff37800 	.word	0xeff37800

080072e0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b08a      	sub	sp, #40	; 0x28
 80072e4:	af02      	add	r7, sp, #8
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	4613      	mov	r3, r2
 80072ec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	785b      	ldrb	r3, [r3, #1]
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	f040 815c 	bne.w	80075ba <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d132      	bne.n	8007370 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	015a      	lsls	r2, r3, #5
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	4413      	add	r3, r2
 8007312:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	69ba      	ldr	r2, [r7, #24]
 800731a:	0151      	lsls	r1, r2, #5
 800731c:	69fa      	ldr	r2, [r7, #28]
 800731e:	440a      	add	r2, r1
 8007320:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007324:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007328:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800732c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	0151      	lsls	r1, r2, #5
 8007340:	69fa      	ldr	r2, [r7, #28]
 8007342:	440a      	add	r2, r1
 8007344:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007348:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800734c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	015a      	lsls	r2, r3, #5
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	4413      	add	r3, r2
 8007356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	0151      	lsls	r1, r2, #5
 8007360:	69fa      	ldr	r2, [r7, #28]
 8007362:	440a      	add	r2, r1
 8007364:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007368:	0cdb      	lsrs	r3, r3, #19
 800736a:	04db      	lsls	r3, r3, #19
 800736c:	6113      	str	r3, [r2, #16]
 800736e:	e074      	b.n	800745a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	015a      	lsls	r2, r3, #5
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	4413      	add	r3, r2
 8007378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	69ba      	ldr	r2, [r7, #24]
 8007380:	0151      	lsls	r1, r2, #5
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	440a      	add	r2, r1
 8007386:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800738a:	0cdb      	lsrs	r3, r3, #19
 800738c:	04db      	lsls	r3, r3, #19
 800738e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	015a      	lsls	r2, r3, #5
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	4413      	add	r3, r2
 8007398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	69ba      	ldr	r2, [r7, #24]
 80073a0:	0151      	lsls	r1, r2, #5
 80073a2:	69fa      	ldr	r2, [r7, #28]
 80073a4:	440a      	add	r2, r1
 80073a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073aa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80073ae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80073b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c0:	691a      	ldr	r2, [r3, #16]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	6959      	ldr	r1, [r3, #20]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	440b      	add	r3, r1
 80073cc:	1e59      	subs	r1, r3, #1
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80073d6:	04d9      	lsls	r1, r3, #19
 80073d8:	4b9d      	ldr	r3, [pc, #628]	; (8007650 <USB_EPStartXfer+0x370>)
 80073da:	400b      	ands	r3, r1
 80073dc:	69b9      	ldr	r1, [r7, #24]
 80073de:	0148      	lsls	r0, r1, #5
 80073e0:	69f9      	ldr	r1, [r7, #28]
 80073e2:	4401      	add	r1, r0
 80073e4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80073e8:	4313      	orrs	r3, r2
 80073ea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007402:	69b9      	ldr	r1, [r7, #24]
 8007404:	0148      	lsls	r0, r1, #5
 8007406:	69f9      	ldr	r1, [r7, #28]
 8007408:	4401      	add	r1, r0
 800740a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800740e:	4313      	orrs	r3, r2
 8007410:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	78db      	ldrb	r3, [r3, #3]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d11f      	bne.n	800745a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	015a      	lsls	r2, r3, #5
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	4413      	add	r3, r2
 8007422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	69ba      	ldr	r2, [r7, #24]
 800742a:	0151      	lsls	r1, r2, #5
 800742c:	69fa      	ldr	r2, [r7, #28]
 800742e:	440a      	add	r2, r1
 8007430:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007434:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007438:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	015a      	lsls	r2, r3, #5
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	4413      	add	r3, r2
 8007442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	0151      	lsls	r1, r2, #5
 800744c:	69fa      	ldr	r2, [r7, #28]
 800744e:	440a      	add	r2, r1
 8007450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007454:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007458:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800745a:	79fb      	ldrb	r3, [r7, #7]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d14b      	bne.n	80074f8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d009      	beq.n	800747c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007468:	69bb      	ldr	r3, [r7, #24]
 800746a:	015a      	lsls	r2, r3, #5
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	4413      	add	r3, r2
 8007470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007474:	461a      	mov	r2, r3
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	78db      	ldrb	r3, [r3, #3]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d128      	bne.n	80074d6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007490:	2b00      	cmp	r3, #0
 8007492:	d110      	bne.n	80074b6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	015a      	lsls	r2, r3, #5
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	4413      	add	r3, r2
 800749c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	0151      	lsls	r1, r2, #5
 80074a6:	69fa      	ldr	r2, [r7, #28]
 80074a8:	440a      	add	r2, r1
 80074aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	e00f      	b.n	80074d6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	015a      	lsls	r2, r3, #5
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	4413      	add	r3, r2
 80074be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	0151      	lsls	r1, r2, #5
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	440a      	add	r2, r1
 80074cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	0151      	lsls	r1, r2, #5
 80074e8:	69fa      	ldr	r2, [r7, #28]
 80074ea:	440a      	add	r2, r1
 80074ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	e12f      	b.n	8007758 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	0151      	lsls	r1, r2, #5
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	440a      	add	r2, r1
 800750e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007512:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007516:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	78db      	ldrb	r3, [r3, #3]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d015      	beq.n	800754c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	2b00      	cmp	r3, #0
 8007526:	f000 8117 	beq.w	8007758 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	f003 030f 	and.w	r3, r3, #15
 800753a:	2101      	movs	r1, #1
 800753c:	fa01 f303 	lsl.w	r3, r1, r3
 8007540:	69f9      	ldr	r1, [r7, #28]
 8007542:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007546:	4313      	orrs	r3, r2
 8007548:	634b      	str	r3, [r1, #52]	; 0x34
 800754a:	e105      	b.n	8007758 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007558:	2b00      	cmp	r3, #0
 800755a:	d110      	bne.n	800757e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	015a      	lsls	r2, r3, #5
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	4413      	add	r3, r2
 8007564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69ba      	ldr	r2, [r7, #24]
 800756c:	0151      	lsls	r1, r2, #5
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	440a      	add	r2, r1
 8007572:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007576:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	e00f      	b.n	800759e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	015a      	lsls	r2, r3, #5
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	4413      	add	r3, r2
 8007586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	0151      	lsls	r1, r2, #5
 8007590:	69fa      	ldr	r2, [r7, #28]
 8007592:	440a      	add	r2, r1
 8007594:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800759c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	68d9      	ldr	r1, [r3, #12]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	781a      	ldrb	r2, [r3, #0]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	695b      	ldr	r3, [r3, #20]
 80075aa:	b298      	uxth	r0, r3
 80075ac:	79fb      	ldrb	r3, [r7, #7]
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	4603      	mov	r3, r0
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 fa2b 	bl	8007a0e <USB_WritePacket>
 80075b8:	e0ce      	b.n	8007758 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	0151      	lsls	r1, r2, #5
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	440a      	add	r2, r1
 80075d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075d4:	0cdb      	lsrs	r3, r3, #19
 80075d6:	04db      	lsls	r3, r3, #19
 80075d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	0151      	lsls	r1, r2, #5
 80075ec:	69fa      	ldr	r2, [r7, #28]
 80075ee:	440a      	add	r2, r1
 80075f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80075f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80075fc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d126      	bne.n	8007654 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	015a      	lsls	r2, r3, #5
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	4413      	add	r3, r2
 800760e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007612:	691a      	ldr	r2, [r3, #16]
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800761c:	69b9      	ldr	r1, [r7, #24]
 800761e:	0148      	lsls	r0, r1, #5
 8007620:	69f9      	ldr	r1, [r7, #28]
 8007622:	4401      	add	r1, r0
 8007624:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007628:	4313      	orrs	r3, r2
 800762a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	015a      	lsls	r2, r3, #5
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	4413      	add	r3, r2
 8007634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	69ba      	ldr	r2, [r7, #24]
 800763c:	0151      	lsls	r1, r2, #5
 800763e:	69fa      	ldr	r2, [r7, #28]
 8007640:	440a      	add	r2, r1
 8007642:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007646:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800764a:	6113      	str	r3, [r2, #16]
 800764c:	e036      	b.n	80076bc <USB_EPStartXfer+0x3dc>
 800764e:	bf00      	nop
 8007650:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	695a      	ldr	r2, [r3, #20]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	4413      	add	r3, r2
 800765e:	1e5a      	subs	r2, r3, #1
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	fbb2 f3f3 	udiv	r3, r2, r3
 8007668:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	015a      	lsls	r2, r3, #5
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	4413      	add	r3, r2
 8007672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007676:	691a      	ldr	r2, [r3, #16]
 8007678:	8afb      	ldrh	r3, [r7, #22]
 800767a:	04d9      	lsls	r1, r3, #19
 800767c:	4b39      	ldr	r3, [pc, #228]	; (8007764 <USB_EPStartXfer+0x484>)
 800767e:	400b      	ands	r3, r1
 8007680:	69b9      	ldr	r1, [r7, #24]
 8007682:	0148      	lsls	r0, r1, #5
 8007684:	69f9      	ldr	r1, [r7, #28]
 8007686:	4401      	add	r1, r0
 8007688:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800768c:	4313      	orrs	r3, r2
 800768e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800769c:	691a      	ldr	r2, [r3, #16]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	8af9      	ldrh	r1, [r7, #22]
 80076a4:	fb01 f303 	mul.w	r3, r1, r3
 80076a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076ac:	69b9      	ldr	r1, [r7, #24]
 80076ae:	0148      	lsls	r0, r1, #5
 80076b0:	69f9      	ldr	r1, [r7, #28]
 80076b2:	4401      	add	r1, r0
 80076b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80076b8:	4313      	orrs	r3, r2
 80076ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076bc:	79fb      	ldrb	r3, [r7, #7]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d10d      	bne.n	80076de <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d009      	beq.n	80076de <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	68d9      	ldr	r1, [r3, #12]
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	015a      	lsls	r2, r3, #5
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	4413      	add	r3, r2
 80076d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076da:	460a      	mov	r2, r1
 80076dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	78db      	ldrb	r3, [r3, #3]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d128      	bne.n	8007738 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d110      	bne.n	8007718 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	015a      	lsls	r2, r3, #5
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	4413      	add	r3, r2
 80076fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	0151      	lsls	r1, r2, #5
 8007708:	69fa      	ldr	r2, [r7, #28]
 800770a:	440a      	add	r2, r1
 800770c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007710:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007714:	6013      	str	r3, [r2, #0]
 8007716:	e00f      	b.n	8007738 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	0151      	lsls	r1, r2, #5
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	440a      	add	r2, r1
 800772e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007736:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	0151      	lsls	r1, r2, #5
 800774a:	69fa      	ldr	r2, [r7, #28]
 800774c:	440a      	add	r2, r1
 800774e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007752:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007756:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	3720      	adds	r7, #32
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	1ff80000 	.word	0x1ff80000

08007768 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	4613      	mov	r3, r2
 8007774:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	785b      	ldrb	r3, [r3, #1]
 8007784:	2b01      	cmp	r3, #1
 8007786:	f040 80cd 	bne.w	8007924 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d132      	bne.n	80077f8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	015a      	lsls	r2, r3, #5
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	4413      	add	r3, r2
 800779a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	0151      	lsls	r1, r2, #5
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	440a      	add	r2, r1
 80077a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	015a      	lsls	r2, r3, #5
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	4413      	add	r3, r2
 80077be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	0151      	lsls	r1, r2, #5
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	440a      	add	r2, r1
 80077cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	015a      	lsls	r2, r3, #5
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	4413      	add	r3, r2
 80077de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	693a      	ldr	r2, [r7, #16]
 80077e6:	0151      	lsls	r1, r2, #5
 80077e8:	697a      	ldr	r2, [r7, #20]
 80077ea:	440a      	add	r2, r1
 80077ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077f0:	0cdb      	lsrs	r3, r3, #19
 80077f2:	04db      	lsls	r3, r3, #19
 80077f4:	6113      	str	r3, [r2, #16]
 80077f6:	e04e      	b.n	8007896 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	015a      	lsls	r2, r3, #5
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	4413      	add	r3, r2
 8007800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	0151      	lsls	r1, r2, #5
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	440a      	add	r2, r1
 800780e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007812:	0cdb      	lsrs	r3, r3, #19
 8007814:	04db      	lsls	r3, r3, #19
 8007816:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	0151      	lsls	r1, r2, #5
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	440a      	add	r2, r1
 800782e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007832:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007836:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800783a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	695a      	ldr	r2, [r3, #20]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	429a      	cmp	r2, r3
 8007846:	d903      	bls.n	8007850 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	015a      	lsls	r2, r3, #5
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	4413      	add	r3, r2
 8007858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	0151      	lsls	r1, r2, #5
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	440a      	add	r2, r1
 8007866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800786a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800786e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	015a      	lsls	r2, r3, #5
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	4413      	add	r3, r2
 8007878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800787c:	691a      	ldr	r2, [r3, #16]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007886:	6939      	ldr	r1, [r7, #16]
 8007888:	0148      	lsls	r0, r1, #5
 800788a:	6979      	ldr	r1, [r7, #20]
 800788c:	4401      	add	r1, r0
 800788e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007892:	4313      	orrs	r3, r2
 8007894:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007896:	79fb      	ldrb	r3, [r7, #7]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d11e      	bne.n	80078da <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d009      	beq.n	80078b8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b0:	461a      	mov	r2, r3
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	0151      	lsls	r1, r2, #5
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	440a      	add	r2, r1
 80078ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80078d6:	6013      	str	r3, [r2, #0]
 80078d8:	e092      	b.n	8007a00 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	0151      	lsls	r1, r2, #5
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	440a      	add	r2, r1
 80078f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80078f8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d07e      	beq.n	8007a00 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	f003 030f 	and.w	r3, r3, #15
 8007912:	2101      	movs	r1, #1
 8007914:	fa01 f303 	lsl.w	r3, r1, r3
 8007918:	6979      	ldr	r1, [r7, #20]
 800791a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800791e:	4313      	orrs	r3, r2
 8007920:	634b      	str	r3, [r1, #52]	; 0x34
 8007922:	e06d      	b.n	8007a00 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	015a      	lsls	r2, r3, #5
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	4413      	add	r3, r2
 800792c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	0151      	lsls	r1, r2, #5
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	440a      	add	r2, r1
 800793a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800793e:	0cdb      	lsrs	r3, r3, #19
 8007940:	04db      	lsls	r3, r3, #19
 8007942:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	4413      	add	r3, r2
 800794c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	0151      	lsls	r1, r2, #5
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	440a      	add	r2, r1
 800795a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800795e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007962:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007966:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d003      	beq.n	8007978 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	689a      	ldr	r2, [r3, #8]
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	0151      	lsls	r1, r2, #5
 800798a:	697a      	ldr	r2, [r7, #20]
 800798c:	440a      	add	r2, r1
 800798e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007992:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007996:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079a4:	691a      	ldr	r2, [r3, #16]
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079ae:	6939      	ldr	r1, [r7, #16]
 80079b0:	0148      	lsls	r0, r1, #5
 80079b2:	6979      	ldr	r1, [r7, #20]
 80079b4:	4401      	add	r1, r0
 80079b6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80079ba:	4313      	orrs	r3, r2
 80079bc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80079be:	79fb      	ldrb	r3, [r7, #7]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d10d      	bne.n	80079e0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d009      	beq.n	80079e0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	68d9      	ldr	r1, [r3, #12]
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	015a      	lsls	r2, r3, #5
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	4413      	add	r3, r2
 80079d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079dc:	460a      	mov	r2, r1
 80079de:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	015a      	lsls	r2, r3, #5
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	4413      	add	r3, r2
 80079e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	0151      	lsls	r1, r2, #5
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	440a      	add	r2, r1
 80079f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	371c      	adds	r7, #28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b089      	sub	sp, #36	; 0x24
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	60f8      	str	r0, [r7, #12]
 8007a16:	60b9      	str	r1, [r7, #8]
 8007a18:	4611      	mov	r1, r2
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	71fb      	strb	r3, [r7, #7]
 8007a20:	4613      	mov	r3, r2
 8007a22:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007a2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d11a      	bne.n	8007a6a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a34:	88bb      	ldrh	r3, [r7, #4]
 8007a36:	3303      	adds	r3, #3
 8007a38:	089b      	lsrs	r3, r3, #2
 8007a3a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	61bb      	str	r3, [r7, #24]
 8007a40:	e00f      	b.n	8007a62 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a42:	79fb      	ldrb	r3, [r7, #7]
 8007a44:	031a      	lsls	r2, r3, #12
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	4413      	add	r3, r2
 8007a4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a4e:	461a      	mov	r2, r3
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	3304      	adds	r3, #4
 8007a5a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	61bb      	str	r3, [r7, #24]
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d3eb      	bcc.n	8007a42 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3724      	adds	r7, #36	; 0x24
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b089      	sub	sp, #36	; 0x24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	4613      	mov	r3, r2
 8007a84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007a8e:	88fb      	ldrh	r3, [r7, #6]
 8007a90:	3303      	adds	r3, #3
 8007a92:	089b      	lsrs	r3, r3, #2
 8007a94:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007a96:	2300      	movs	r3, #0
 8007a98:	61bb      	str	r3, [r7, #24]
 8007a9a:	e00b      	b.n	8007ab4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	601a      	str	r2, [r3, #0]
    pDest++;
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	61bb      	str	r3, [r7, #24]
 8007ab4:	69ba      	ldr	r2, [r7, #24]
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d3ef      	bcc.n	8007a9c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007abc:	69fb      	ldr	r3, [r7, #28]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3724      	adds	r7, #36	; 0x24
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr

08007aca <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007aca:	b480      	push	{r7}
 8007acc:	b085      	sub	sp, #20
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
 8007ad2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	785b      	ldrb	r3, [r3, #1]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d12c      	bne.n	8007b40 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	015a      	lsls	r2, r3, #5
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	4413      	add	r3, r2
 8007aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	db12      	blt.n	8007b1e <USB_EPSetStall+0x54>
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00f      	beq.n	8007b1e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	015a      	lsls	r2, r3, #5
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	4413      	add	r3, r2
 8007b06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	0151      	lsls	r1, r2, #5
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	440a      	add	r2, r1
 8007b14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b1c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	015a      	lsls	r2, r3, #5
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	4413      	add	r3, r2
 8007b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	0151      	lsls	r1, r2, #5
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	440a      	add	r2, r1
 8007b34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b3c:	6013      	str	r3, [r2, #0]
 8007b3e:	e02b      	b.n	8007b98 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	db12      	blt.n	8007b78 <USB_EPSetStall+0xae>
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00f      	beq.n	8007b78 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	015a      	lsls	r2, r3, #5
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	4413      	add	r3, r2
 8007b60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68ba      	ldr	r2, [r7, #8]
 8007b68:	0151      	lsls	r1, r2, #5
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	440a      	add	r2, r1
 8007b6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b76:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	0151      	lsls	r1, r2, #5
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	440a      	add	r2, r1
 8007b8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b085      	sub	sp, #20
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	785b      	ldrb	r3, [r3, #1]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d128      	bne.n	8007c14 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	015a      	lsls	r2, r3, #5
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4413      	add	r3, r2
 8007bca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	0151      	lsls	r1, r2, #5
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	440a      	add	r2, r1
 8007bd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007be0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	78db      	ldrb	r3, [r3, #3]
 8007be6:	2b03      	cmp	r3, #3
 8007be8:	d003      	beq.n	8007bf2 <USB_EPClearStall+0x4c>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	78db      	ldrb	r3, [r3, #3]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d138      	bne.n	8007c64 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68ba      	ldr	r2, [r7, #8]
 8007c02:	0151      	lsls	r1, r2, #5
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	440a      	add	r2, r1
 8007c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c10:	6013      	str	r3, [r2, #0]
 8007c12:	e027      	b.n	8007c64 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	015a      	lsls	r2, r3, #5
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68ba      	ldr	r2, [r7, #8]
 8007c24:	0151      	lsls	r1, r2, #5
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	440a      	add	r2, r1
 8007c2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c32:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	78db      	ldrb	r3, [r3, #3]
 8007c38:	2b03      	cmp	r3, #3
 8007c3a:	d003      	beq.n	8007c44 <USB_EPClearStall+0x9e>
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	78db      	ldrb	r3, [r3, #3]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d10f      	bne.n	8007c64 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	68ba      	ldr	r2, [r7, #8]
 8007c54:	0151      	lsls	r1, r2, #5
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	440a      	add	r2, r1
 8007c5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c62:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3714      	adds	r7, #20
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007c72:	b480      	push	{r7}
 8007c74:	b085      	sub	sp, #20
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c90:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007c94:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	78fb      	ldrb	r3, [r7, #3]
 8007ca0:	011b      	lsls	r3, r3, #4
 8007ca2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007ca6:	68f9      	ldr	r1, [r7, #12]
 8007ca8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cac:	4313      	orrs	r3, r2
 8007cae:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr

08007cbe <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007cbe:	b480      	push	{r7}
 8007cc0:	b085      	sub	sp, #20
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007cd8:	f023 0303 	bic.w	r3, r3, #3
 8007cdc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cec:	f023 0302 	bic.w	r3, r3, #2
 8007cf0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3714      	adds	r7, #20
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b085      	sub	sp, #20
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d1a:	f023 0303 	bic.w	r3, r3, #3
 8007d1e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d2e:	f043 0302 	orr.w	r3, r3, #2
 8007d32:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	695b      	ldr	r3, [r3, #20]
 8007d4e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	4013      	ands	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3714      	adds	r7, #20
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d7a:	699b      	ldr	r3, [r3, #24]
 8007d7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	4013      	ands	r3, r2
 8007d8a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	0c1b      	lsrs	r3, r3, #16
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007db8:	69db      	ldr	r3, [r3, #28]
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	b29b      	uxth	r3, r3
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3714      	adds	r7, #20
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	460b      	mov	r3, r1
 8007dda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007de0:	78fb      	ldrb	r3, [r7, #3]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3714      	adds	r7, #20
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	460b      	mov	r3, r1
 8007e16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e2e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007e30:	78fb      	ldrb	r3, [r7, #3]
 8007e32:	f003 030f 	and.w	r3, r3, #15
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3c:	01db      	lsls	r3, r3, #7
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007e46:	78fb      	ldrb	r3, [r7, #3]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	4013      	ands	r3, r2
 8007e58:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e5a:	68bb      	ldr	r3, [r7, #8]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	371c      	adds	r7, #28
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	f003 0301 	and.w	r3, r3, #1
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e9e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007ea2:	f023 0307 	bic.w	r3, r3, #7
 8007ea6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
	...

08007ecc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b087      	sub	sp, #28
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	607a      	str	r2, [r7, #4]
 8007ed8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	333c      	adds	r3, #60	; 0x3c
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	4a26      	ldr	r2, [pc, #152]	; (8007f84 <USB_EP0_OutStart+0xb8>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d90a      	bls.n	8007f06 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007efc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f00:	d101      	bne.n	8007f06 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	e037      	b.n	8007f76 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	2300      	movs	r3, #0
 8007f10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f34:	f043 0318 	orr.w	r3, r3, #24
 8007f38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f48:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007f4c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007f4e:	7afb      	ldrb	r3, [r7, #11]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d10f      	bne.n	8007f74 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	697a      	ldr	r2, [r7, #20]
 8007f6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f6e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007f72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	371c      	adds	r7, #28
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	4f54300a 	.word	0x4f54300a

08007f88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007f90:	2300      	movs	r3, #0
 8007f92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	3301      	adds	r3, #1
 8007f98:	60fb      	str	r3, [r7, #12]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4a13      	ldr	r2, [pc, #76]	; (8007fec <USB_CoreReset+0x64>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d901      	bls.n	8007fa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e01b      	b.n	8007fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	daf2      	bge.n	8007f94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	f043 0201 	orr.w	r2, r3, #1
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4a09      	ldr	r2, [pc, #36]	; (8007fec <USB_CoreReset+0x64>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d901      	bls.n	8007fd0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e006      	b.n	8007fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d0f0      	beq.n	8007fbe <USB_CoreReset+0x36>

  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	00030d40 	.word	0x00030d40

08007ff0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007ffc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008000:	f00a f8d6 	bl	80121b0 <USBD_static_malloc>
 8008004:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d105      	bne.n	8008018 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008014:	2302      	movs	r3, #2
 8008016:	e066      	b.n	80080e6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	7c1b      	ldrb	r3, [r3, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d119      	bne.n	800805c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008028:	f44f 7300 	mov.w	r3, #512	; 0x200
 800802c:	2202      	movs	r2, #2
 800802e:	2181      	movs	r1, #129	; 0x81
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f009 ff9a 	bl	8011f6a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800803c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008040:	2202      	movs	r2, #2
 8008042:	2101      	movs	r1, #1
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f009 ff90 	bl	8011f6a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2210      	movs	r2, #16
 8008056:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800805a:	e016      	b.n	800808a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800805c:	2340      	movs	r3, #64	; 0x40
 800805e:	2202      	movs	r2, #2
 8008060:	2181      	movs	r1, #129	; 0x81
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f009 ff81 	bl	8011f6a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800806e:	2340      	movs	r3, #64	; 0x40
 8008070:	2202      	movs	r2, #2
 8008072:	2101      	movs	r1, #1
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f009 ff78 	bl	8011f6a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2210      	movs	r2, #16
 8008086:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800808a:	2308      	movs	r3, #8
 800808c:	2203      	movs	r2, #3
 800808e:	2182      	movs	r1, #130	; 0x82
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f009 ff6a 	bl	8011f6a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	7c1b      	ldrb	r3, [r3, #16]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d109      	bne.n	80080d4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80080c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080ca:	2101      	movs	r1, #1
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f00a f83b 	bl	8012148 <USBD_LL_PrepareReceive>
 80080d2:	e007      	b.n	80080e4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80080da:	2340      	movs	r3, #64	; 0x40
 80080dc:	2101      	movs	r1, #1
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f00a f832 	bl	8012148 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b082      	sub	sp, #8
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
 80080f6:	460b      	mov	r3, r1
 80080f8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80080fa:	2181      	movs	r1, #129	; 0x81
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f009 ff5a 	bl	8011fb6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008108:	2101      	movs	r1, #1
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f009 ff53 	bl	8011fb6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008118:	2182      	movs	r1, #130	; 0x82
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f009 ff4b 	bl	8011fb6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00e      	beq.n	8008158 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800814a:	4618      	mov	r0, r3
 800814c:	f00a f83e 	bl	80121cc <USBD_static_free>
    pdev->pClassData = NULL;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008174:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800817a:	2300      	movs	r3, #0
 800817c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d101      	bne.n	800818c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8008188:	2303      	movs	r3, #3
 800818a:	e0af      	b.n	80082ec <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	781b      	ldrb	r3, [r3, #0]
 8008190:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008194:	2b00      	cmp	r3, #0
 8008196:	d03f      	beq.n	8008218 <USBD_CDC_Setup+0xb4>
 8008198:	2b20      	cmp	r3, #32
 800819a:	f040 809f 	bne.w	80082dc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	88db      	ldrh	r3, [r3, #6]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d02e      	beq.n	8008204 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	b25b      	sxtb	r3, r3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	da16      	bge.n	80081de <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	683a      	ldr	r2, [r7, #0]
 80081ba:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80081bc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081be:	683a      	ldr	r2, [r7, #0]
 80081c0:	88d2      	ldrh	r2, [r2, #6]
 80081c2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	88db      	ldrh	r3, [r3, #6]
 80081c8:	2b07      	cmp	r3, #7
 80081ca:	bf28      	it	cs
 80081cc:	2307      	movcs	r3, #7
 80081ce:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	89fa      	ldrh	r2, [r7, #14]
 80081d4:	4619      	mov	r1, r3
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f001 fae9 	bl	80097ae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80081dc:	e085      	b.n	80082ea <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	785a      	ldrb	r2, [r3, #1]
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	88db      	ldrh	r3, [r3, #6]
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80081f4:	6939      	ldr	r1, [r7, #16]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	88db      	ldrh	r3, [r3, #6]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f001 fb02 	bl	8009806 <USBD_CtlPrepareRx>
      break;
 8008202:	e072      	b.n	80082ea <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	683a      	ldr	r2, [r7, #0]
 800820e:	7850      	ldrb	r0, [r2, #1]
 8008210:	2200      	movs	r2, #0
 8008212:	6839      	ldr	r1, [r7, #0]
 8008214:	4798      	blx	r3
      break;
 8008216:	e068      	b.n	80082ea <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	785b      	ldrb	r3, [r3, #1]
 800821c:	2b0b      	cmp	r3, #11
 800821e:	d852      	bhi.n	80082c6 <USBD_CDC_Setup+0x162>
 8008220:	a201      	add	r2, pc, #4	; (adr r2, 8008228 <USBD_CDC_Setup+0xc4>)
 8008222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008226:	bf00      	nop
 8008228:	08008259 	.word	0x08008259
 800822c:	080082d5 	.word	0x080082d5
 8008230:	080082c7 	.word	0x080082c7
 8008234:	080082c7 	.word	0x080082c7
 8008238:	080082c7 	.word	0x080082c7
 800823c:	080082c7 	.word	0x080082c7
 8008240:	080082c7 	.word	0x080082c7
 8008244:	080082c7 	.word	0x080082c7
 8008248:	080082c7 	.word	0x080082c7
 800824c:	080082c7 	.word	0x080082c7
 8008250:	08008283 	.word	0x08008283
 8008254:	080082ad 	.word	0x080082ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b03      	cmp	r3, #3
 8008262:	d107      	bne.n	8008274 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008264:	f107 030a 	add.w	r3, r7, #10
 8008268:	2202      	movs	r2, #2
 800826a:	4619      	mov	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f001 fa9e 	bl	80097ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008272:	e032      	b.n	80082da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f001 fa28 	bl	80096cc <USBD_CtlError>
            ret = USBD_FAIL;
 800827c:	2303      	movs	r3, #3
 800827e:	75fb      	strb	r3, [r7, #23]
          break;
 8008280:	e02b      	b.n	80082da <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008288:	b2db      	uxtb	r3, r3
 800828a:	2b03      	cmp	r3, #3
 800828c:	d107      	bne.n	800829e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800828e:	f107 030d 	add.w	r3, r7, #13
 8008292:	2201      	movs	r2, #1
 8008294:	4619      	mov	r1, r3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f001 fa89 	bl	80097ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800829c:	e01d      	b.n	80082da <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800829e:	6839      	ldr	r1, [r7, #0]
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f001 fa13 	bl	80096cc <USBD_CtlError>
            ret = USBD_FAIL;
 80082a6:	2303      	movs	r3, #3
 80082a8:	75fb      	strb	r3, [r7, #23]
          break;
 80082aa:	e016      	b.n	80082da <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	2b03      	cmp	r3, #3
 80082b6:	d00f      	beq.n	80082d8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80082b8:	6839      	ldr	r1, [r7, #0]
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f001 fa06 	bl	80096cc <USBD_CtlError>
            ret = USBD_FAIL;
 80082c0:	2303      	movs	r3, #3
 80082c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80082c4:	e008      	b.n	80082d8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 f9ff 	bl	80096cc <USBD_CtlError>
          ret = USBD_FAIL;
 80082ce:	2303      	movs	r3, #3
 80082d0:	75fb      	strb	r3, [r7, #23]
          break;
 80082d2:	e002      	b.n	80082da <USBD_CDC_Setup+0x176>
          break;
 80082d4:	bf00      	nop
 80082d6:	e008      	b.n	80082ea <USBD_CDC_Setup+0x186>
          break;
 80082d8:	bf00      	nop
      }
      break;
 80082da:	e006      	b.n	80082ea <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f001 f9f4 	bl	80096cc <USBD_CtlError>
      ret = USBD_FAIL;
 80082e4:	2303      	movs	r3, #3
 80082e6:	75fb      	strb	r3, [r7, #23]
      break;
 80082e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80082ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3718      	adds	r7, #24
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	460b      	mov	r3, r1
 80082fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008306:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008312:	2303      	movs	r3, #3
 8008314:	e04f      	b.n	80083b6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800831c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800831e:	78fa      	ldrb	r2, [r7, #3]
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	440b      	add	r3, r1
 800832c:	3318      	adds	r3, #24
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d029      	beq.n	8008388 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008334:	78fa      	ldrb	r2, [r7, #3]
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	440b      	add	r3, r1
 8008342:	3318      	adds	r3, #24
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	78f9      	ldrb	r1, [r7, #3]
 8008348:	68f8      	ldr	r0, [r7, #12]
 800834a:	460b      	mov	r3, r1
 800834c:	00db      	lsls	r3, r3, #3
 800834e:	1a5b      	subs	r3, r3, r1
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4403      	add	r3, r0
 8008354:	3344      	adds	r3, #68	; 0x44
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	fbb2 f1f3 	udiv	r1, r2, r3
 800835c:	fb03 f301 	mul.w	r3, r3, r1
 8008360:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008362:	2b00      	cmp	r3, #0
 8008364:	d110      	bne.n	8008388 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008366:	78fa      	ldrb	r2, [r7, #3]
 8008368:	6879      	ldr	r1, [r7, #4]
 800836a:	4613      	mov	r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	4413      	add	r3, r2
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	440b      	add	r3, r1
 8008374:	3318      	adds	r3, #24
 8008376:	2200      	movs	r2, #0
 8008378:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800837a:	78f9      	ldrb	r1, [r7, #3]
 800837c:	2300      	movs	r3, #0
 800837e:	2200      	movs	r2, #0
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f009 fec0 	bl	8012106 <USBD_LL_Transmit>
 8008386:	e015      	b.n	80083b4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	2200      	movs	r2, #0
 800838c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008396:	691b      	ldr	r3, [r3, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00b      	beq.n	80083b4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80083aa:	68ba      	ldr	r2, [r7, #8]
 80083ac:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80083b0:	78fa      	ldrb	r2, [r7, #3]
 80083b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b084      	sub	sp, #16
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	460b      	mov	r3, r1
 80083c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d101      	bne.n	80083e0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083dc:	2303      	movs	r3, #3
 80083de:	e015      	b.n	800840c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80083e0:	78fb      	ldrb	r3, [r7, #3]
 80083e2:	4619      	mov	r1, r3
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f009 fed0 	bl	801218a <USBD_LL_GetRxDataSize>
 80083ea:	4602      	mov	r2, r0
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008406:	4611      	mov	r1, r2
 8008408:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b084      	sub	sp, #16
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008422:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d101      	bne.n	800842e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800842a:	2303      	movs	r3, #3
 800842c:	e01b      	b.n	8008466 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d015      	beq.n	8008464 <USBD_CDC_EP0_RxReady+0x50>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800843e:	2bff      	cmp	r3, #255	; 0xff
 8008440:	d010      	beq.n	8008464 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008450:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008452:	68fa      	ldr	r2, [r7, #12]
 8008454:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008458:	b292      	uxth	r2, r2
 800845a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	22ff      	movs	r2, #255	; 0xff
 8008460:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
	...

08008470 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2243      	movs	r2, #67	; 0x43
 800847c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800847e:	4b03      	ldr	r3, [pc, #12]	; (800848c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008480:	4618      	mov	r0, r3
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	20000090 	.word	0x20000090

08008490 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2243      	movs	r2, #67	; 0x43
 800849c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800849e:	4b03      	ldr	r3, [pc, #12]	; (80084ac <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	2000004c 	.word	0x2000004c

080084b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2243      	movs	r2, #67	; 0x43
 80084bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80084be:	4b03      	ldr	r3, [pc, #12]	; (80084cc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	200000d4 	.word	0x200000d4

080084d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	220a      	movs	r2, #10
 80084dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80084de:	4b03      	ldr	r3, [pc, #12]	; (80084ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	20000008 	.word	0x20000008

080084f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008500:	2303      	movs	r3, #3
 8008502:	e004      	b.n	800850e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800851a:	b480      	push	{r7}
 800851c:	b087      	sub	sp, #28
 800851e:	af00      	add	r7, sp, #0
 8008520:	60f8      	str	r0, [r7, #12]
 8008522:	60b9      	str	r1, [r7, #8]
 8008524:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800852c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d101      	bne.n	8008538 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008534:	2303      	movs	r3, #3
 8008536:	e008      	b.n	800854a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	371c      	adds	r7, #28
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr

08008556 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008556:	b480      	push	{r7}
 8008558:	b085      	sub	sp, #20
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
 800855e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008566:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800856e:	2303      	movs	r3, #3
 8008570:	e004      	b.n	800857c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	683a      	ldr	r2, [r7, #0]
 8008576:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3714      	adds	r7, #20
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008596:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d101      	bne.n	80085a6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80085a2:	2303      	movs	r3, #3
 80085a4:	e016      	b.n	80085d4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	7c1b      	ldrb	r3, [r3, #16]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d109      	bne.n	80085c2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80085b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085b8:	2101      	movs	r1, #1
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f009 fdc4 	bl	8012148 <USBD_LL_PrepareReceive>
 80085c0:	e007      	b.n	80085d2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80085c8:	2340      	movs	r3, #64	; 0x40
 80085ca:	2101      	movs	r1, #1
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f009 fdbb 	bl	8012148 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	4613      	mov	r3, r2
 80085e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80085f0:	2303      	movs	r3, #3
 80085f2:	e01f      	b.n	8008634 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2200      	movs	r2, #0
 8008608:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2201      	movs	r2, #1
 800861e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	79fa      	ldrb	r2, [r7, #7]
 8008626:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f009 fc37 	bl	8011e9c <USBD_LL_Init>
 800862e:	4603      	mov	r3, r0
 8008630:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008632:	7dfb      	ldrb	r3, [r7, #23]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3718      	adds	r7, #24
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008650:	2303      	movs	r3, #3
 8008652:	e016      	b.n	8008682 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00b      	beq.n	8008680 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800866e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008670:	f107 020e 	add.w	r2, r7, #14
 8008674:	4610      	mov	r0, r2
 8008676:	4798      	blx	r3
 8008678:	4602      	mov	r2, r0
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b082      	sub	sp, #8
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f009 fc4e 	bl	8011f34 <USBD_LL_Start>
 8008698:	4603      	mov	r3, r0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80086a2:	b480      	push	{r7}
 80086a4:	b083      	sub	sp, #12
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80086c4:	2303      	movs	r3, #3
 80086c6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d009      	beq.n	80086e6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	78fa      	ldrb	r2, [r7, #3]
 80086dc:	4611      	mov	r1, r2
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	4798      	blx	r3
 80086e2:	4603      	mov	r3, r0
 80086e4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3710      	adds	r7, #16
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	460b      	mov	r3, r1
 80086fa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008702:	2b00      	cmp	r3, #0
 8008704:	d007      	beq.n	8008716 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	78fa      	ldrb	r2, [r7, #3]
 8008710:	4611      	mov	r1, r2
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	4798      	blx	r3
  }

  return USBD_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	4618      	mov	r0, r3
 8008734:	f000 ff90 	bl	8009658 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008746:	461a      	mov	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008754:	f003 031f 	and.w	r3, r3, #31
 8008758:	2b02      	cmp	r3, #2
 800875a:	d01a      	beq.n	8008792 <USBD_LL_SetupStage+0x72>
 800875c:	2b02      	cmp	r3, #2
 800875e:	d822      	bhi.n	80087a6 <USBD_LL_SetupStage+0x86>
 8008760:	2b00      	cmp	r3, #0
 8008762:	d002      	beq.n	800876a <USBD_LL_SetupStage+0x4a>
 8008764:	2b01      	cmp	r3, #1
 8008766:	d00a      	beq.n	800877e <USBD_LL_SetupStage+0x5e>
 8008768:	e01d      	b.n	80087a6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008770:	4619      	mov	r1, r3
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 fa62 	bl	8008c3c <USBD_StdDevReq>
 8008778:	4603      	mov	r3, r0
 800877a:	73fb      	strb	r3, [r7, #15]
      break;
 800877c:	e020      	b.n	80087c0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008784:	4619      	mov	r1, r3
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 fac6 	bl	8008d18 <USBD_StdItfReq>
 800878c:	4603      	mov	r3, r0
 800878e:	73fb      	strb	r3, [r7, #15]
      break;
 8008790:	e016      	b.n	80087c0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008798:	4619      	mov	r1, r3
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fb05 	bl	8008daa <USBD_StdEPReq>
 80087a0:	4603      	mov	r3, r0
 80087a2:	73fb      	strb	r3, [r7, #15]
      break;
 80087a4:	e00c      	b.n	80087c0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80087ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f009 fc1d 	bl	8011ff4 <USBD_LL_StallEP>
 80087ba:	4603      	mov	r3, r0
 80087bc:	73fb      	strb	r3, [r7, #15]
      break;
 80087be:	bf00      	nop
  }

  return ret;
 80087c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b086      	sub	sp, #24
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	60f8      	str	r0, [r7, #12]
 80087d2:	460b      	mov	r3, r1
 80087d4:	607a      	str	r2, [r7, #4]
 80087d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80087d8:	7afb      	ldrb	r3, [r7, #11]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d138      	bne.n	8008850 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80087e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80087ec:	2b03      	cmp	r3, #3
 80087ee:	d14a      	bne.n	8008886 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d913      	bls.n	8008824 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	689a      	ldr	r2, [r3, #8]
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	1ad2      	subs	r2, r2, r3
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	68da      	ldr	r2, [r3, #12]
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	4293      	cmp	r3, r2
 8008814:	bf28      	it	cs
 8008816:	4613      	movcs	r3, r2
 8008818:	461a      	mov	r2, r3
 800881a:	6879      	ldr	r1, [r7, #4]
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f001 f80f 	bl	8009840 <USBD_CtlContinueRx>
 8008822:	e030      	b.n	8008886 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800882a:	b2db      	uxtb	r3, r3
 800882c:	2b03      	cmp	r3, #3
 800882e:	d10b      	bne.n	8008848 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d005      	beq.n	8008848 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008842:	691b      	ldr	r3, [r3, #16]
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f001 f80a 	bl	8009862 <USBD_CtlSendStatus>
 800884e:	e01a      	b.n	8008886 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b03      	cmp	r3, #3
 800885a:	d114      	bne.n	8008886 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d00e      	beq.n	8008886 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800886e:	699b      	ldr	r3, [r3, #24]
 8008870:	7afa      	ldrb	r2, [r7, #11]
 8008872:	4611      	mov	r1, r2
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	4798      	blx	r3
 8008878:	4603      	mov	r3, r0
 800887a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800887c:	7dfb      	ldrb	r3, [r7, #23]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008882:	7dfb      	ldrb	r3, [r7, #23]
 8008884:	e000      	b.n	8008888 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3718      	adds	r7, #24
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b086      	sub	sp, #24
 8008894:	af00      	add	r7, sp, #0
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	460b      	mov	r3, r1
 800889a:	607a      	str	r2, [r7, #4]
 800889c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800889e:	7afb      	ldrb	r3, [r7, #11]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d16b      	bne.n	800897c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	3314      	adds	r3, #20
 80088a8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80088b0:	2b02      	cmp	r3, #2
 80088b2:	d156      	bne.n	8008962 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	689a      	ldr	r2, [r3, #8]
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d914      	bls.n	80088ea <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	689a      	ldr	r2, [r3, #8]
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	1ad2      	subs	r2, r2, r3
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	461a      	mov	r2, r3
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	f000 ff84 	bl	80097e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088dc:	2300      	movs	r3, #0
 80088de:	2200      	movs	r2, #0
 80088e0:	2100      	movs	r1, #0
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f009 fc30 	bl	8012148 <USBD_LL_PrepareReceive>
 80088e8:	e03b      	b.n	8008962 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	68da      	ldr	r2, [r3, #12]
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d11c      	bne.n	8008930 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	685a      	ldr	r2, [r3, #4]
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80088fe:	429a      	cmp	r2, r3
 8008900:	d316      	bcc.n	8008930 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800890c:	429a      	cmp	r2, r3
 800890e:	d20f      	bcs.n	8008930 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008910:	2200      	movs	r2, #0
 8008912:	2100      	movs	r1, #0
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f000 ff65 	bl	80097e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2200      	movs	r2, #0
 800891e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008922:	2300      	movs	r3, #0
 8008924:	2200      	movs	r2, #0
 8008926:	2100      	movs	r1, #0
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f009 fc0d 	bl	8012148 <USBD_LL_PrepareReceive>
 800892e:	e018      	b.n	8008962 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b03      	cmp	r3, #3
 800893a:	d10b      	bne.n	8008954 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008954:	2180      	movs	r1, #128	; 0x80
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f009 fb4c 	bl	8011ff4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 ff93 	bl	8009888 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008968:	2b01      	cmp	r3, #1
 800896a:	d122      	bne.n	80089b2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800896c:	68f8      	ldr	r0, [r7, #12]
 800896e:	f7ff fe98 	bl	80086a2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800897a:	e01a      	b.n	80089b2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b03      	cmp	r3, #3
 8008986:	d114      	bne.n	80089b2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800898e:	695b      	ldr	r3, [r3, #20]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00e      	beq.n	80089b2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	7afa      	ldrb	r2, [r7, #11]
 800899e:	4611      	mov	r1, r2
 80089a0:	68f8      	ldr	r0, [r7, #12]
 80089a2:	4798      	blx	r3
 80089a4:	4603      	mov	r3, r0
 80089a6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80089a8:	7dfb      	ldrb	r3, [r7, #23]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d001      	beq.n	80089b2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80089ae:	7dfb      	ldrb	r3, [r7, #23]
 80089b0:	e000      	b.n	80089b4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e02f      	b.n	8008a50 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00f      	beq.n	8008a1a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d009      	beq.n	8008a1a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	6852      	ldr	r2, [r2, #4]
 8008a12:	b2d2      	uxtb	r2, r2
 8008a14:	4611      	mov	r1, r2
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a1a:	2340      	movs	r3, #64	; 0x40
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	2100      	movs	r1, #0
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f009 faa2 	bl	8011f6a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2240      	movs	r2, #64	; 0x40
 8008a32:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a36:	2340      	movs	r3, #64	; 0x40
 8008a38:	2200      	movs	r2, #0
 8008a3a:	2180      	movs	r1, #128	; 0x80
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f009 fa94 	bl	8011f6a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2201      	movs	r2, #1
 8008a46:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2240      	movs	r2, #64	; 0x40
 8008a4c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3708      	adds	r7, #8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	78fa      	ldrb	r2, [r7, #3]
 8008a68:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2204      	movs	r2, #4
 8008a92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008a96:	2300      	movs	r3, #0
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b04      	cmp	r3, #4
 8008ab6:	d106      	bne.n	8008ac6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008abe:	b2da      	uxtb	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e012      	b.n	8008b10 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b03      	cmp	r3, #3
 8008af4:	d10b      	bne.n	8008b0e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008afc:	69db      	ldr	r3, [r3, #28]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d005      	beq.n	8008b0e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b08:	69db      	ldr	r3, [r3, #28]
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3708      	adds	r7, #8
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b082      	sub	sp, #8
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	460b      	mov	r3, r1
 8008b22:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d101      	bne.n	8008b32 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e014      	b.n	8008b5c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	d10d      	bne.n	8008b5a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d007      	beq.n	8008b5a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	78fa      	ldrb	r2, [r7, #3]
 8008b54:	4611      	mov	r1, r2
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3708      	adds	r7, #8
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d101      	bne.n	8008b7e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	e014      	b.n	8008ba8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2b03      	cmp	r3, #3
 8008b88:	d10d      	bne.n	8008ba6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d007      	beq.n	8008ba6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9e:	78fa      	ldrb	r2, [r7, #3]
 8008ba0:	4611      	mov	r1, r2
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3708      	adds	r7, #8
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr

08008bc6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b082      	sub	sp, #8
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d009      	beq.n	8008bf4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	6852      	ldr	r2, [r2, #4]
 8008bec:	b2d2      	uxtb	r2, r2
 8008bee:	4611      	mov	r1, r2
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	4798      	blx	r3
  }

  return USBD_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3708      	adds	r7, #8
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008bfe:	b480      	push	{r7}
 8008c00:	b087      	sub	sp, #28
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	3301      	adds	r3, #1
 8008c14:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008c1c:	8a3b      	ldrh	r3, [r7, #16]
 8008c1e:	021b      	lsls	r3, r3, #8
 8008c20:	b21a      	sxth	r2, r3
 8008c22:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	b21b      	sxth	r3, r3
 8008c2a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008c2c:	89fb      	ldrh	r3, [r7, #14]
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	371c      	adds	r7, #28
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr
	...

08008c3c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c46:	2300      	movs	r3, #0
 8008c48:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008c52:	2b40      	cmp	r3, #64	; 0x40
 8008c54:	d005      	beq.n	8008c62 <USBD_StdDevReq+0x26>
 8008c56:	2b40      	cmp	r3, #64	; 0x40
 8008c58:	d853      	bhi.n	8008d02 <USBD_StdDevReq+0xc6>
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00b      	beq.n	8008c76 <USBD_StdDevReq+0x3a>
 8008c5e:	2b20      	cmp	r3, #32
 8008c60:	d14f      	bne.n	8008d02 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	6839      	ldr	r1, [r7, #0]
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	4798      	blx	r3
 8008c70:	4603      	mov	r3, r0
 8008c72:	73fb      	strb	r3, [r7, #15]
      break;
 8008c74:	e04a      	b.n	8008d0c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	785b      	ldrb	r3, [r3, #1]
 8008c7a:	2b09      	cmp	r3, #9
 8008c7c:	d83b      	bhi.n	8008cf6 <USBD_StdDevReq+0xba>
 8008c7e:	a201      	add	r2, pc, #4	; (adr r2, 8008c84 <USBD_StdDevReq+0x48>)
 8008c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c84:	08008cd9 	.word	0x08008cd9
 8008c88:	08008ced 	.word	0x08008ced
 8008c8c:	08008cf7 	.word	0x08008cf7
 8008c90:	08008ce3 	.word	0x08008ce3
 8008c94:	08008cf7 	.word	0x08008cf7
 8008c98:	08008cb7 	.word	0x08008cb7
 8008c9c:	08008cad 	.word	0x08008cad
 8008ca0:	08008cf7 	.word	0x08008cf7
 8008ca4:	08008ccf 	.word	0x08008ccf
 8008ca8:	08008cc1 	.word	0x08008cc1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008cac:	6839      	ldr	r1, [r7, #0]
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f9de 	bl	8009070 <USBD_GetDescriptor>
          break;
 8008cb4:	e024      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008cb6:	6839      	ldr	r1, [r7, #0]
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 fb43 	bl	8009344 <USBD_SetAddress>
          break;
 8008cbe:	e01f      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fb82 	bl	80093cc <USBD_SetConfig>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
          break;
 8008ccc:	e018      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008cce:	6839      	ldr	r1, [r7, #0]
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fc21 	bl	8009518 <USBD_GetConfig>
          break;
 8008cd6:	e013      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fc52 	bl	8009584 <USBD_GetStatus>
          break;
 8008ce0:	e00e      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fc81 	bl	80095ec <USBD_SetFeature>
          break;
 8008cea:	e009      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fc90 	bl	8009614 <USBD_ClrFeature>
          break;
 8008cf4:	e004      	b.n	8008d00 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008cf6:	6839      	ldr	r1, [r7, #0]
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 fce7 	bl	80096cc <USBD_CtlError>
          break;
 8008cfe:	bf00      	nop
      }
      break;
 8008d00:	e004      	b.n	8008d0c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fce1 	bl	80096cc <USBD_CtlError>
      break;
 8008d0a:	bf00      	nop
  }

  return ret;
 8008d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	bf00      	nop

08008d18 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d22:	2300      	movs	r3, #0
 8008d24:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d2e:	2b40      	cmp	r3, #64	; 0x40
 8008d30:	d005      	beq.n	8008d3e <USBD_StdItfReq+0x26>
 8008d32:	2b40      	cmp	r3, #64	; 0x40
 8008d34:	d82f      	bhi.n	8008d96 <USBD_StdItfReq+0x7e>
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d001      	beq.n	8008d3e <USBD_StdItfReq+0x26>
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	d12b      	bne.n	8008d96 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	3b01      	subs	r3, #1
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d81d      	bhi.n	8008d88 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	889b      	ldrh	r3, [r3, #4]
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d813      	bhi.n	8008d7e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	4798      	blx	r3
 8008d64:	4603      	mov	r3, r0
 8008d66:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	88db      	ldrh	r3, [r3, #6]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d110      	bne.n	8008d92 <USBD_StdItfReq+0x7a>
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d10d      	bne.n	8008d92 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fd73 	bl	8009862 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008d7c:	e009      	b.n	8008d92 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fca3 	bl	80096cc <USBD_CtlError>
          break;
 8008d86:	e004      	b.n	8008d92 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008d88:	6839      	ldr	r1, [r7, #0]
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fc9e 	bl	80096cc <USBD_CtlError>
          break;
 8008d90:	e000      	b.n	8008d94 <USBD_StdItfReq+0x7c>
          break;
 8008d92:	bf00      	nop
      }
      break;
 8008d94:	e004      	b.n	8008da0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008d96:	6839      	ldr	r1, [r7, #0]
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fc97 	bl	80096cc <USBD_CtlError>
      break;
 8008d9e:	bf00      	nop
  }

  return ret;
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008db4:	2300      	movs	r3, #0
 8008db6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	889b      	ldrh	r3, [r3, #4]
 8008dbc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008dc6:	2b40      	cmp	r3, #64	; 0x40
 8008dc8:	d007      	beq.n	8008dda <USBD_StdEPReq+0x30>
 8008dca:	2b40      	cmp	r3, #64	; 0x40
 8008dcc:	f200 8145 	bhi.w	800905a <USBD_StdEPReq+0x2b0>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00c      	beq.n	8008dee <USBD_StdEPReq+0x44>
 8008dd4:	2b20      	cmp	r3, #32
 8008dd6:	f040 8140 	bne.w	800905a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	6839      	ldr	r1, [r7, #0]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	4798      	blx	r3
 8008de8:	4603      	mov	r3, r0
 8008dea:	73fb      	strb	r3, [r7, #15]
      break;
 8008dec:	e13a      	b.n	8009064 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	785b      	ldrb	r3, [r3, #1]
 8008df2:	2b03      	cmp	r3, #3
 8008df4:	d007      	beq.n	8008e06 <USBD_StdEPReq+0x5c>
 8008df6:	2b03      	cmp	r3, #3
 8008df8:	f300 8129 	bgt.w	800904e <USBD_StdEPReq+0x2a4>
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d07f      	beq.n	8008f00 <USBD_StdEPReq+0x156>
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d03c      	beq.n	8008e7e <USBD_StdEPReq+0xd4>
 8008e04:	e123      	b.n	800904e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d002      	beq.n	8008e18 <USBD_StdEPReq+0x6e>
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d016      	beq.n	8008e44 <USBD_StdEPReq+0x9a>
 8008e16:	e02c      	b.n	8008e72 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e18:	7bbb      	ldrb	r3, [r7, #14]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00d      	beq.n	8008e3a <USBD_StdEPReq+0x90>
 8008e1e:	7bbb      	ldrb	r3, [r7, #14]
 8008e20:	2b80      	cmp	r3, #128	; 0x80
 8008e22:	d00a      	beq.n	8008e3a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e24:	7bbb      	ldrb	r3, [r7, #14]
 8008e26:	4619      	mov	r1, r3
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f009 f8e3 	bl	8011ff4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e2e:	2180      	movs	r1, #128	; 0x80
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f009 f8df 	bl	8011ff4 <USBD_LL_StallEP>
 8008e36:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008e38:	e020      	b.n	8008e7c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008e3a:	6839      	ldr	r1, [r7, #0]
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fc45 	bl	80096cc <USBD_CtlError>
              break;
 8008e42:	e01b      	b.n	8008e7c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	885b      	ldrh	r3, [r3, #2]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10e      	bne.n	8008e6a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008e4c:	7bbb      	ldrb	r3, [r7, #14]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00b      	beq.n	8008e6a <USBD_StdEPReq+0xc0>
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b80      	cmp	r3, #128	; 0x80
 8008e56:	d008      	beq.n	8008e6a <USBD_StdEPReq+0xc0>
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	88db      	ldrh	r3, [r3, #6]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d104      	bne.n	8008e6a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f009 f8c5 	bl	8011ff4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fcf9 	bl	8009862 <USBD_CtlSendStatus>

              break;
 8008e70:	e004      	b.n	8008e7c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fc29 	bl	80096cc <USBD_CtlError>
              break;
 8008e7a:	bf00      	nop
          }
          break;
 8008e7c:	e0ec      	b.n	8009058 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b02      	cmp	r3, #2
 8008e88:	d002      	beq.n	8008e90 <USBD_StdEPReq+0xe6>
 8008e8a:	2b03      	cmp	r3, #3
 8008e8c:	d016      	beq.n	8008ebc <USBD_StdEPReq+0x112>
 8008e8e:	e030      	b.n	8008ef2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e90:	7bbb      	ldrb	r3, [r7, #14]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00d      	beq.n	8008eb2 <USBD_StdEPReq+0x108>
 8008e96:	7bbb      	ldrb	r3, [r7, #14]
 8008e98:	2b80      	cmp	r3, #128	; 0x80
 8008e9a:	d00a      	beq.n	8008eb2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f009 f8a7 	bl	8011ff4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ea6:	2180      	movs	r1, #128	; 0x80
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f009 f8a3 	bl	8011ff4 <USBD_LL_StallEP>
 8008eae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008eb0:	e025      	b.n	8008efe <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008eb2:	6839      	ldr	r1, [r7, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fc09 	bl	80096cc <USBD_CtlError>
              break;
 8008eba:	e020      	b.n	8008efe <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	885b      	ldrh	r3, [r3, #2]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d11b      	bne.n	8008efc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ec4:	7bbb      	ldrb	r3, [r7, #14]
 8008ec6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d004      	beq.n	8008ed8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f009 f8ad 	bl	8012032 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fcc2 	bl	8009862 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	6839      	ldr	r1, [r7, #0]
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	4798      	blx	r3
 8008eec:	4603      	mov	r3, r0
 8008eee:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008ef0:	e004      	b.n	8008efc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008ef2:	6839      	ldr	r1, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 fbe9 	bl	80096cc <USBD_CtlError>
              break;
 8008efa:	e000      	b.n	8008efe <USBD_StdEPReq+0x154>
              break;
 8008efc:	bf00      	nop
          }
          break;
 8008efe:	e0ab      	b.n	8009058 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d002      	beq.n	8008f12 <USBD_StdEPReq+0x168>
 8008f0c:	2b03      	cmp	r3, #3
 8008f0e:	d032      	beq.n	8008f76 <USBD_StdEPReq+0x1cc>
 8008f10:	e097      	b.n	8009042 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f12:	7bbb      	ldrb	r3, [r7, #14]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d007      	beq.n	8008f28 <USBD_StdEPReq+0x17e>
 8008f18:	7bbb      	ldrb	r3, [r7, #14]
 8008f1a:	2b80      	cmp	r3, #128	; 0x80
 8008f1c:	d004      	beq.n	8008f28 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008f1e:	6839      	ldr	r1, [r7, #0]
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fbd3 	bl	80096cc <USBD_CtlError>
                break;
 8008f26:	e091      	b.n	800904c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	da0b      	bge.n	8008f48 <USBD_StdEPReq+0x19e>
 8008f30:	7bbb      	ldrb	r3, [r7, #14]
 8008f32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f36:	4613      	mov	r3, r2
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	4413      	add	r3, r2
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	3310      	adds	r3, #16
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	4413      	add	r3, r2
 8008f44:	3304      	adds	r3, #4
 8008f46:	e00b      	b.n	8008f60 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008f48:	7bbb      	ldrb	r3, [r7, #14]
 8008f4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f4e:	4613      	mov	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	3304      	adds	r3, #4
 8008f60:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	2200      	movs	r2, #0
 8008f66:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fc1d 	bl	80097ae <USBD_CtlSendData>
              break;
 8008f74:	e06a      	b.n	800904c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008f76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	da11      	bge.n	8008fa2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008f7e:	7bbb      	ldrb	r3, [r7, #14]
 8008f80:	f003 020f 	and.w	r2, r3, #15
 8008f84:	6879      	ldr	r1, [r7, #4]
 8008f86:	4613      	mov	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	4413      	add	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	440b      	add	r3, r1
 8008f90:	3324      	adds	r3, #36	; 0x24
 8008f92:	881b      	ldrh	r3, [r3, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d117      	bne.n	8008fc8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008f98:	6839      	ldr	r1, [r7, #0]
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fb96 	bl	80096cc <USBD_CtlError>
                  break;
 8008fa0:	e054      	b.n	800904c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
 8008fa4:	f003 020f 	and.w	r2, r3, #15
 8008fa8:	6879      	ldr	r1, [r7, #4]
 8008faa:	4613      	mov	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	440b      	add	r3, r1
 8008fb4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008fb8:	881b      	ldrh	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d104      	bne.n	8008fc8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fb83 	bl	80096cc <USBD_CtlError>
                  break;
 8008fc6:	e041      	b.n	800904c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	da0b      	bge.n	8008fe8 <USBD_StdEPReq+0x23e>
 8008fd0:	7bbb      	ldrb	r3, [r7, #14]
 8008fd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	4413      	add	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	3310      	adds	r3, #16
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	4413      	add	r3, r2
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	e00b      	b.n	8009000 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008fe8:	7bbb      	ldrb	r3, [r7, #14]
 8008fea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fee:	4613      	mov	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	3304      	adds	r3, #4
 8009000:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009002:	7bbb      	ldrb	r3, [r7, #14]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d002      	beq.n	800900e <USBD_StdEPReq+0x264>
 8009008:	7bbb      	ldrb	r3, [r7, #14]
 800900a:	2b80      	cmp	r3, #128	; 0x80
 800900c:	d103      	bne.n	8009016 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	2200      	movs	r2, #0
 8009012:	601a      	str	r2, [r3, #0]
 8009014:	e00e      	b.n	8009034 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009016:	7bbb      	ldrb	r3, [r7, #14]
 8009018:	4619      	mov	r1, r3
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f009 f828 	bl	8012070 <USBD_LL_IsStallEP>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d003      	beq.n	800902e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	2201      	movs	r2, #1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	e002      	b.n	8009034 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	2200      	movs	r2, #0
 8009032:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	2202      	movs	r2, #2
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 fbb7 	bl	80097ae <USBD_CtlSendData>
              break;
 8009040:	e004      	b.n	800904c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009042:	6839      	ldr	r1, [r7, #0]
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 fb41 	bl	80096cc <USBD_CtlError>
              break;
 800904a:	bf00      	nop
          }
          break;
 800904c:	e004      	b.n	8009058 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800904e:	6839      	ldr	r1, [r7, #0]
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 fb3b 	bl	80096cc <USBD_CtlError>
          break;
 8009056:	bf00      	nop
      }
      break;
 8009058:	e004      	b.n	8009064 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800905a:	6839      	ldr	r1, [r7, #0]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fb35 	bl	80096cc <USBD_CtlError>
      break;
 8009062:	bf00      	nop
  }

  return ret;
 8009064:	7bfb      	ldrb	r3, [r7, #15]
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
	...

08009070 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800907a:	2300      	movs	r3, #0
 800907c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800907e:	2300      	movs	r3, #0
 8009080:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009082:	2300      	movs	r3, #0
 8009084:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	885b      	ldrh	r3, [r3, #2]
 800908a:	0a1b      	lsrs	r3, r3, #8
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	2b06      	cmp	r3, #6
 8009092:	f200 8128 	bhi.w	80092e6 <USBD_GetDescriptor+0x276>
 8009096:	a201      	add	r2, pc, #4	; (adr r2, 800909c <USBD_GetDescriptor+0x2c>)
 8009098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800909c:	080090b9 	.word	0x080090b9
 80090a0:	080090d1 	.word	0x080090d1
 80090a4:	08009111 	.word	0x08009111
 80090a8:	080092e7 	.word	0x080092e7
 80090ac:	080092e7 	.word	0x080092e7
 80090b0:	08009287 	.word	0x08009287
 80090b4:	080092b3 	.word	0x080092b3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	7c12      	ldrb	r2, [r2, #16]
 80090c4:	f107 0108 	add.w	r1, r7, #8
 80090c8:	4610      	mov	r0, r2
 80090ca:	4798      	blx	r3
 80090cc:	60f8      	str	r0, [r7, #12]
      break;
 80090ce:	e112      	b.n	80092f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	7c1b      	ldrb	r3, [r3, #16]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d10d      	bne.n	80090f4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090e0:	f107 0208 	add.w	r2, r7, #8
 80090e4:	4610      	mov	r0, r2
 80090e6:	4798      	blx	r3
 80090e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	3301      	adds	r3, #1
 80090ee:	2202      	movs	r2, #2
 80090f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80090f2:	e100      	b.n	80092f6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090fc:	f107 0208 	add.w	r2, r7, #8
 8009100:	4610      	mov	r0, r2
 8009102:	4798      	blx	r3
 8009104:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	3301      	adds	r3, #1
 800910a:	2202      	movs	r2, #2
 800910c:	701a      	strb	r2, [r3, #0]
      break;
 800910e:	e0f2      	b.n	80092f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	885b      	ldrh	r3, [r3, #2]
 8009114:	b2db      	uxtb	r3, r3
 8009116:	2b05      	cmp	r3, #5
 8009118:	f200 80ac 	bhi.w	8009274 <USBD_GetDescriptor+0x204>
 800911c:	a201      	add	r2, pc, #4	; (adr r2, 8009124 <USBD_GetDescriptor+0xb4>)
 800911e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009122:	bf00      	nop
 8009124:	0800913d 	.word	0x0800913d
 8009128:	08009171 	.word	0x08009171
 800912c:	080091a5 	.word	0x080091a5
 8009130:	080091d9 	.word	0x080091d9
 8009134:	0800920d 	.word	0x0800920d
 8009138:	08009241 	.word	0x08009241
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d00b      	beq.n	8009160 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	7c12      	ldrb	r2, [r2, #16]
 8009154:	f107 0108 	add.w	r1, r7, #8
 8009158:	4610      	mov	r0, r2
 800915a:	4798      	blx	r3
 800915c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800915e:	e091      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009160:	6839      	ldr	r1, [r7, #0]
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fab2 	bl	80096cc <USBD_CtlError>
            err++;
 8009168:	7afb      	ldrb	r3, [r7, #11]
 800916a:	3301      	adds	r3, #1
 800916c:	72fb      	strb	r3, [r7, #11]
          break;
 800916e:	e089      	b.n	8009284 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d00b      	beq.n	8009194 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	7c12      	ldrb	r2, [r2, #16]
 8009188:	f107 0108 	add.w	r1, r7, #8
 800918c:	4610      	mov	r0, r2
 800918e:	4798      	blx	r3
 8009190:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009192:	e077      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009194:	6839      	ldr	r1, [r7, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fa98 	bl	80096cc <USBD_CtlError>
            err++;
 800919c:	7afb      	ldrb	r3, [r7, #11]
 800919e:	3301      	adds	r3, #1
 80091a0:	72fb      	strb	r3, [r7, #11]
          break;
 80091a2:	e06f      	b.n	8009284 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d00b      	beq.n	80091c8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	687a      	ldr	r2, [r7, #4]
 80091ba:	7c12      	ldrb	r2, [r2, #16]
 80091bc:	f107 0108 	add.w	r1, r7, #8
 80091c0:	4610      	mov	r0, r2
 80091c2:	4798      	blx	r3
 80091c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091c6:	e05d      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80091c8:	6839      	ldr	r1, [r7, #0]
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 fa7e 	bl	80096cc <USBD_CtlError>
            err++;
 80091d0:	7afb      	ldrb	r3, [r7, #11]
 80091d2:	3301      	adds	r3, #1
 80091d4:	72fb      	strb	r3, [r7, #11]
          break;
 80091d6:	e055      	b.n	8009284 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00b      	beq.n	80091fc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	7c12      	ldrb	r2, [r2, #16]
 80091f0:	f107 0108 	add.w	r1, r7, #8
 80091f4:	4610      	mov	r0, r2
 80091f6:	4798      	blx	r3
 80091f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091fa:	e043      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80091fc:	6839      	ldr	r1, [r7, #0]
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fa64 	bl	80096cc <USBD_CtlError>
            err++;
 8009204:	7afb      	ldrb	r3, [r7, #11]
 8009206:	3301      	adds	r3, #1
 8009208:	72fb      	strb	r3, [r7, #11]
          break;
 800920a:	e03b      	b.n	8009284 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009212:	695b      	ldr	r3, [r3, #20]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00b      	beq.n	8009230 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800921e:	695b      	ldr	r3, [r3, #20]
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	7c12      	ldrb	r2, [r2, #16]
 8009224:	f107 0108 	add.w	r1, r7, #8
 8009228:	4610      	mov	r0, r2
 800922a:	4798      	blx	r3
 800922c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800922e:	e029      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fa4a 	bl	80096cc <USBD_CtlError>
            err++;
 8009238:	7afb      	ldrb	r3, [r7, #11]
 800923a:	3301      	adds	r3, #1
 800923c:	72fb      	strb	r3, [r7, #11]
          break;
 800923e:	e021      	b.n	8009284 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009246:	699b      	ldr	r3, [r3, #24]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00b      	beq.n	8009264 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009252:	699b      	ldr	r3, [r3, #24]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	7c12      	ldrb	r2, [r2, #16]
 8009258:	f107 0108 	add.w	r1, r7, #8
 800925c:	4610      	mov	r0, r2
 800925e:	4798      	blx	r3
 8009260:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009262:	e00f      	b.n	8009284 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009264:	6839      	ldr	r1, [r7, #0]
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 fa30 	bl	80096cc <USBD_CtlError>
            err++;
 800926c:	7afb      	ldrb	r3, [r7, #11]
 800926e:	3301      	adds	r3, #1
 8009270:	72fb      	strb	r3, [r7, #11]
          break;
 8009272:	e007      	b.n	8009284 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009274:	6839      	ldr	r1, [r7, #0]
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 fa28 	bl	80096cc <USBD_CtlError>
          err++;
 800927c:	7afb      	ldrb	r3, [r7, #11]
 800927e:	3301      	adds	r3, #1
 8009280:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009282:	bf00      	nop
      }
      break;
 8009284:	e037      	b.n	80092f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	7c1b      	ldrb	r3, [r3, #16]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d109      	bne.n	80092a2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009296:	f107 0208 	add.w	r2, r7, #8
 800929a:	4610      	mov	r0, r2
 800929c:	4798      	blx	r3
 800929e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80092a0:	e029      	b.n	80092f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80092a2:	6839      	ldr	r1, [r7, #0]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 fa11 	bl	80096cc <USBD_CtlError>
        err++;
 80092aa:	7afb      	ldrb	r3, [r7, #11]
 80092ac:	3301      	adds	r3, #1
 80092ae:	72fb      	strb	r3, [r7, #11]
      break;
 80092b0:	e021      	b.n	80092f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	7c1b      	ldrb	r3, [r3, #16]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10d      	bne.n	80092d6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092c2:	f107 0208 	add.w	r2, r7, #8
 80092c6:	4610      	mov	r0, r2
 80092c8:	4798      	blx	r3
 80092ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	3301      	adds	r3, #1
 80092d0:	2207      	movs	r2, #7
 80092d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80092d4:	e00f      	b.n	80092f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80092d6:	6839      	ldr	r1, [r7, #0]
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 f9f7 	bl	80096cc <USBD_CtlError>
        err++;
 80092de:	7afb      	ldrb	r3, [r7, #11]
 80092e0:	3301      	adds	r3, #1
 80092e2:	72fb      	strb	r3, [r7, #11]
      break;
 80092e4:	e007      	b.n	80092f6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80092e6:	6839      	ldr	r1, [r7, #0]
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 f9ef 	bl	80096cc <USBD_CtlError>
      err++;
 80092ee:	7afb      	ldrb	r3, [r7, #11]
 80092f0:	3301      	adds	r3, #1
 80092f2:	72fb      	strb	r3, [r7, #11]
      break;
 80092f4:	bf00      	nop
  }

  if (err != 0U)
 80092f6:	7afb      	ldrb	r3, [r7, #11]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d11e      	bne.n	800933a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	88db      	ldrh	r3, [r3, #6]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d016      	beq.n	8009332 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009304:	893b      	ldrh	r3, [r7, #8]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00e      	beq.n	8009328 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	88da      	ldrh	r2, [r3, #6]
 800930e:	893b      	ldrh	r3, [r7, #8]
 8009310:	4293      	cmp	r3, r2
 8009312:	bf28      	it	cs
 8009314:	4613      	movcs	r3, r2
 8009316:	b29b      	uxth	r3, r3
 8009318:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800931a:	893b      	ldrh	r3, [r7, #8]
 800931c:	461a      	mov	r2, r3
 800931e:	68f9      	ldr	r1, [r7, #12]
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fa44 	bl	80097ae <USBD_CtlSendData>
 8009326:	e009      	b.n	800933c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f9ce 	bl	80096cc <USBD_CtlError>
 8009330:	e004      	b.n	800933c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fa95 	bl	8009862 <USBD_CtlSendStatus>
 8009338:	e000      	b.n	800933c <USBD_GetDescriptor+0x2cc>
    return;
 800933a:	bf00      	nop
  }
}
 800933c:	3710      	adds	r7, #16
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop

08009344 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	889b      	ldrh	r3, [r3, #4]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d131      	bne.n	80093ba <USBD_SetAddress+0x76>
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	88db      	ldrh	r3, [r3, #6]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d12d      	bne.n	80093ba <USBD_SetAddress+0x76>
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	885b      	ldrh	r3, [r3, #2]
 8009362:	2b7f      	cmp	r3, #127	; 0x7f
 8009364:	d829      	bhi.n	80093ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	885b      	ldrh	r3, [r3, #2]
 800936a:	b2db      	uxtb	r3, r3
 800936c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009370:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009378:	b2db      	uxtb	r3, r3
 800937a:	2b03      	cmp	r3, #3
 800937c:	d104      	bne.n	8009388 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800937e:	6839      	ldr	r1, [r7, #0]
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 f9a3 	bl	80096cc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009386:	e01d      	b.n	80093c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	7bfa      	ldrb	r2, [r7, #15]
 800938c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009390:	7bfb      	ldrb	r3, [r7, #15]
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f008 fe97 	bl	80120c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 fa61 	bl	8009862 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80093a0:	7bfb      	ldrb	r3, [r7, #15]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d004      	beq.n	80093b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2202      	movs	r2, #2
 80093aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093ae:	e009      	b.n	80093c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093b8:	e004      	b.n	80093c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80093ba:	6839      	ldr	r1, [r7, #0]
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 f985 	bl	80096cc <USBD_CtlError>
  }
}
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	3710      	adds	r7, #16
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	885b      	ldrh	r3, [r3, #2]
 80093de:	b2da      	uxtb	r2, r3
 80093e0:	4b4c      	ldr	r3, [pc, #304]	; (8009514 <USBD_SetConfig+0x148>)
 80093e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80093e4:	4b4b      	ldr	r3, [pc, #300]	; (8009514 <USBD_SetConfig+0x148>)
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d905      	bls.n	80093f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80093ec:	6839      	ldr	r1, [r7, #0]
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f000 f96c 	bl	80096cc <USBD_CtlError>
    return USBD_FAIL;
 80093f4:	2303      	movs	r3, #3
 80093f6:	e088      	b.n	800950a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	2b02      	cmp	r3, #2
 8009402:	d002      	beq.n	800940a <USBD_SetConfig+0x3e>
 8009404:	2b03      	cmp	r3, #3
 8009406:	d025      	beq.n	8009454 <USBD_SetConfig+0x88>
 8009408:	e071      	b.n	80094ee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800940a:	4b42      	ldr	r3, [pc, #264]	; (8009514 <USBD_SetConfig+0x148>)
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d01c      	beq.n	800944c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009412:	4b40      	ldr	r3, [pc, #256]	; (8009514 <USBD_SetConfig+0x148>)
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800941c:	4b3d      	ldr	r3, [pc, #244]	; (8009514 <USBD_SetConfig+0x148>)
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	4619      	mov	r1, r3
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f7ff f948 	bl	80086b8 <USBD_SetClassConfig>
 8009428:	4603      	mov	r3, r0
 800942a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d004      	beq.n	800943c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009432:	6839      	ldr	r1, [r7, #0]
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 f949 	bl	80096cc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800943a:	e065      	b.n	8009508 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fa10 	bl	8009862 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2203      	movs	r2, #3
 8009446:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800944a:	e05d      	b.n	8009508 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 fa08 	bl	8009862 <USBD_CtlSendStatus>
      break;
 8009452:	e059      	b.n	8009508 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009454:	4b2f      	ldr	r3, [pc, #188]	; (8009514 <USBD_SetConfig+0x148>)
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d112      	bne.n	8009482 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2202      	movs	r2, #2
 8009460:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009464:	4b2b      	ldr	r3, [pc, #172]	; (8009514 <USBD_SetConfig+0x148>)
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	461a      	mov	r2, r3
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800946e:	4b29      	ldr	r3, [pc, #164]	; (8009514 <USBD_SetConfig+0x148>)
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	4619      	mov	r1, r3
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff f93b 	bl	80086f0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f9f1 	bl	8009862 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009480:	e042      	b.n	8009508 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009482:	4b24      	ldr	r3, [pc, #144]	; (8009514 <USBD_SetConfig+0x148>)
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	461a      	mov	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	429a      	cmp	r2, r3
 800948e:	d02a      	beq.n	80094e6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	b2db      	uxtb	r3, r3
 8009496:	4619      	mov	r1, r3
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f7ff f929 	bl	80086f0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800949e:	4b1d      	ldr	r3, [pc, #116]	; (8009514 <USBD_SetConfig+0x148>)
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	461a      	mov	r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80094a8:	4b1a      	ldr	r3, [pc, #104]	; (8009514 <USBD_SetConfig+0x148>)
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	4619      	mov	r1, r3
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7ff f902 	bl	80086b8 <USBD_SetClassConfig>
 80094b4:	4603      	mov	r3, r0
 80094b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d00f      	beq.n	80094de <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 f903 	bl	80096cc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	4619      	mov	r1, r3
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f7ff f90e 	bl	80086f0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2202      	movs	r2, #2
 80094d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80094dc:	e014      	b.n	8009508 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f9bf 	bl	8009862 <USBD_CtlSendStatus>
      break;
 80094e4:	e010      	b.n	8009508 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 f9bb 	bl	8009862 <USBD_CtlSendStatus>
      break;
 80094ec:	e00c      	b.n	8009508 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80094ee:	6839      	ldr	r1, [r7, #0]
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 f8eb 	bl	80096cc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80094f6:	4b07      	ldr	r3, [pc, #28]	; (8009514 <USBD_SetConfig+0x148>)
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	4619      	mov	r1, r3
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f7ff f8f7 	bl	80086f0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009502:	2303      	movs	r3, #3
 8009504:	73fb      	strb	r3, [r7, #15]
      break;
 8009506:	bf00      	nop
  }

  return ret;
 8009508:	7bfb      	ldrb	r3, [r7, #15]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop
 8009514:	2000022c 	.word	0x2000022c

08009518 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	88db      	ldrh	r3, [r3, #6]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d004      	beq.n	8009534 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800952a:	6839      	ldr	r1, [r7, #0]
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f8cd 	bl	80096cc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009532:	e023      	b.n	800957c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b02      	cmp	r3, #2
 800953e:	dc02      	bgt.n	8009546 <USBD_GetConfig+0x2e>
 8009540:	2b00      	cmp	r3, #0
 8009542:	dc03      	bgt.n	800954c <USBD_GetConfig+0x34>
 8009544:	e015      	b.n	8009572 <USBD_GetConfig+0x5a>
 8009546:	2b03      	cmp	r3, #3
 8009548:	d00b      	beq.n	8009562 <USBD_GetConfig+0x4a>
 800954a:	e012      	b.n	8009572 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	3308      	adds	r3, #8
 8009556:	2201      	movs	r2, #1
 8009558:	4619      	mov	r1, r3
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f927 	bl	80097ae <USBD_CtlSendData>
        break;
 8009560:	e00c      	b.n	800957c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	3304      	adds	r3, #4
 8009566:	2201      	movs	r2, #1
 8009568:	4619      	mov	r1, r3
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 f91f 	bl	80097ae <USBD_CtlSendData>
        break;
 8009570:	e004      	b.n	800957c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f8a9 	bl	80096cc <USBD_CtlError>
        break;
 800957a:	bf00      	nop
}
 800957c:	bf00      	nop
 800957e:	3708      	adds	r7, #8
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009594:	b2db      	uxtb	r3, r3
 8009596:	3b01      	subs	r3, #1
 8009598:	2b02      	cmp	r3, #2
 800959a:	d81e      	bhi.n	80095da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	88db      	ldrh	r3, [r3, #6]
 80095a0:	2b02      	cmp	r3, #2
 80095a2:	d004      	beq.n	80095ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f890 	bl	80096cc <USBD_CtlError>
        break;
 80095ac:	e01a      	b.n	80095e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d005      	beq.n	80095ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	68db      	ldr	r3, [r3, #12]
 80095c2:	f043 0202 	orr.w	r2, r3, #2
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	330c      	adds	r3, #12
 80095ce:	2202      	movs	r2, #2
 80095d0:	4619      	mov	r1, r3
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 f8eb 	bl	80097ae <USBD_CtlSendData>
      break;
 80095d8:	e004      	b.n	80095e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80095da:	6839      	ldr	r1, [r7, #0]
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 f875 	bl	80096cc <USBD_CtlError>
      break;
 80095e2:	bf00      	nop
  }
}
 80095e4:	bf00      	nop
 80095e6:	3708      	adds	r7, #8
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	885b      	ldrh	r3, [r3, #2]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d106      	bne.n	800960c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2201      	movs	r2, #1
 8009602:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f92b 	bl	8009862 <USBD_CtlSendStatus>
  }
}
 800960c:	bf00      	nop
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009624:	b2db      	uxtb	r3, r3
 8009626:	3b01      	subs	r3, #1
 8009628:	2b02      	cmp	r3, #2
 800962a:	d80b      	bhi.n	8009644 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	885b      	ldrh	r3, [r3, #2]
 8009630:	2b01      	cmp	r3, #1
 8009632:	d10c      	bne.n	800964e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 f910 	bl	8009862 <USBD_CtlSendStatus>
      }
      break;
 8009642:	e004      	b.n	800964e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009644:	6839      	ldr	r1, [r7, #0]
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 f840 	bl	80096cc <USBD_CtlError>
      break;
 800964c:	e000      	b.n	8009650 <USBD_ClrFeature+0x3c>
      break;
 800964e:	bf00      	nop
  }
}
 8009650:	bf00      	nop
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	781a      	ldrb	r2, [r3, #0]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	3301      	adds	r3, #1
 8009672:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	781a      	ldrb	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	3301      	adds	r3, #1
 8009680:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f7ff fabb 	bl	8008bfe <SWAPBYTE>
 8009688:	4603      	mov	r3, r0
 800968a:	461a      	mov	r2, r3
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	3301      	adds	r3, #1
 8009694:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	3301      	adds	r3, #1
 800969a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f7ff faae 	bl	8008bfe <SWAPBYTE>
 80096a2:	4603      	mov	r3, r0
 80096a4:	461a      	mov	r2, r3
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	3301      	adds	r3, #1
 80096ae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	3301      	adds	r3, #1
 80096b4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f7ff faa1 	bl	8008bfe <SWAPBYTE>
 80096bc:	4603      	mov	r3, r0
 80096be:	461a      	mov	r2, r3
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	80da      	strh	r2, [r3, #6]
}
 80096c4:	bf00      	nop
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80096d6:	2180      	movs	r1, #128	; 0x80
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f008 fc8b 	bl	8011ff4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80096de:	2100      	movs	r1, #0
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f008 fc87 	bl	8011ff4 <USBD_LL_StallEP>
}
 80096e6:	bf00      	nop
 80096e8:	3708      	adds	r7, #8
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b086      	sub	sp, #24
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	60f8      	str	r0, [r7, #12]
 80096f6:	60b9      	str	r1, [r7, #8]
 80096f8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80096fa:	2300      	movs	r3, #0
 80096fc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d036      	beq.n	8009772 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009708:	6938      	ldr	r0, [r7, #16]
 800970a:	f000 f836 	bl	800977a <USBD_GetLen>
 800970e:	4603      	mov	r3, r0
 8009710:	3301      	adds	r3, #1
 8009712:	b29b      	uxth	r3, r3
 8009714:	005b      	lsls	r3, r3, #1
 8009716:	b29a      	uxth	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800971c:	7dfb      	ldrb	r3, [r7, #23]
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	4413      	add	r3, r2
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	7812      	ldrb	r2, [r2, #0]
 8009726:	701a      	strb	r2, [r3, #0]
  idx++;
 8009728:	7dfb      	ldrb	r3, [r7, #23]
 800972a:	3301      	adds	r3, #1
 800972c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800972e:	7dfb      	ldrb	r3, [r7, #23]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	4413      	add	r3, r2
 8009734:	2203      	movs	r2, #3
 8009736:	701a      	strb	r2, [r3, #0]
  idx++;
 8009738:	7dfb      	ldrb	r3, [r7, #23]
 800973a:	3301      	adds	r3, #1
 800973c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800973e:	e013      	b.n	8009768 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009740:	7dfb      	ldrb	r3, [r7, #23]
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	4413      	add	r3, r2
 8009746:	693a      	ldr	r2, [r7, #16]
 8009748:	7812      	ldrb	r2, [r2, #0]
 800974a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	3301      	adds	r3, #1
 8009750:	613b      	str	r3, [r7, #16]
    idx++;
 8009752:	7dfb      	ldrb	r3, [r7, #23]
 8009754:	3301      	adds	r3, #1
 8009756:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009758:	7dfb      	ldrb	r3, [r7, #23]
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	4413      	add	r3, r2
 800975e:	2200      	movs	r2, #0
 8009760:	701a      	strb	r2, [r3, #0]
    idx++;
 8009762:	7dfb      	ldrb	r3, [r7, #23]
 8009764:	3301      	adds	r3, #1
 8009766:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d1e7      	bne.n	8009740 <USBD_GetString+0x52>
 8009770:	e000      	b.n	8009774 <USBD_GetString+0x86>
    return;
 8009772:	bf00      	nop
  }
}
 8009774:	3718      	adds	r7, #24
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800977a:	b480      	push	{r7}
 800977c:	b085      	sub	sp, #20
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009782:	2300      	movs	r3, #0
 8009784:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800978a:	e005      	b.n	8009798 <USBD_GetLen+0x1e>
  {
    len++;
 800978c:	7bfb      	ldrb	r3, [r7, #15]
 800978e:	3301      	adds	r3, #1
 8009790:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	3301      	adds	r3, #1
 8009796:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d1f5      	bne.n	800978c <USBD_GetLen+0x12>
  }

  return len;
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3714      	adds	r7, #20
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b084      	sub	sp, #16
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	60f8      	str	r0, [r7, #12]
 80097b6:	60b9      	str	r1, [r7, #8]
 80097b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2202      	movs	r2, #2
 80097be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	68ba      	ldr	r2, [r7, #8]
 80097d2:	2100      	movs	r1, #0
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	f008 fc96 	bl	8012106 <USBD_LL_Transmit>

  return USBD_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68ba      	ldr	r2, [r7, #8]
 80097f4:	2100      	movs	r1, #0
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f008 fc85 	bl	8012106 <USBD_LL_Transmit>

  return USBD_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b084      	sub	sp, #16
 800980a:	af00      	add	r7, sp, #0
 800980c:	60f8      	str	r0, [r7, #12]
 800980e:	60b9      	str	r1, [r7, #8]
 8009810:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2203      	movs	r2, #3
 8009816:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68ba      	ldr	r2, [r7, #8]
 800982e:	2100      	movs	r1, #0
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f008 fc89 	bl	8012148 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	2100      	movs	r1, #0
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f008 fc78 	bl	8012148 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3710      	adds	r7, #16
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b082      	sub	sp, #8
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2204      	movs	r2, #4
 800986e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009872:	2300      	movs	r3, #0
 8009874:	2200      	movs	r2, #0
 8009876:	2100      	movs	r1, #0
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f008 fc44 	bl	8012106 <USBD_LL_Transmit>

  return USBD_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2205      	movs	r2, #5
 8009894:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009898:	2300      	movs	r3, #0
 800989a:	2200      	movs	r2, #0
 800989c:	2100      	movs	r1, #0
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f008 fc52 	bl	8012148 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3708      	adds	r7, #8
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
	...

080098b0 <__NVIC_SetPriority>:
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	4603      	mov	r3, r0
 80098b8:	6039      	str	r1, [r7, #0]
 80098ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80098bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	db0a      	blt.n	80098da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	b2da      	uxtb	r2, r3
 80098c8:	490c      	ldr	r1, [pc, #48]	; (80098fc <__NVIC_SetPriority+0x4c>)
 80098ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098ce:	0112      	lsls	r2, r2, #4
 80098d0:	b2d2      	uxtb	r2, r2
 80098d2:	440b      	add	r3, r1
 80098d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80098d8:	e00a      	b.n	80098f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	b2da      	uxtb	r2, r3
 80098de:	4908      	ldr	r1, [pc, #32]	; (8009900 <__NVIC_SetPriority+0x50>)
 80098e0:	79fb      	ldrb	r3, [r7, #7]
 80098e2:	f003 030f 	and.w	r3, r3, #15
 80098e6:	3b04      	subs	r3, #4
 80098e8:	0112      	lsls	r2, r2, #4
 80098ea:	b2d2      	uxtb	r2, r2
 80098ec:	440b      	add	r3, r1
 80098ee:	761a      	strb	r2, [r3, #24]
}
 80098f0:	bf00      	nop
 80098f2:	370c      	adds	r7, #12
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr
 80098fc:	e000e100 	.word	0xe000e100
 8009900:	e000ed00 	.word	0xe000ed00

08009904 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009904:	b580      	push	{r7, lr}
 8009906:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009908:	4b05      	ldr	r3, [pc, #20]	; (8009920 <SysTick_Handler+0x1c>)
 800990a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800990c:	f001 ff74 	bl	800b7f8 <xTaskGetSchedulerState>
 8009910:	4603      	mov	r3, r0
 8009912:	2b01      	cmp	r3, #1
 8009914:	d001      	beq.n	800991a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009916:	f002 fedf 	bl	800c6d8 <xPortSysTickHandler>
  }
}
 800991a:	bf00      	nop
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	e000e010 	.word	0xe000e010

08009924 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009924:	b580      	push	{r7, lr}
 8009926:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009928:	2100      	movs	r1, #0
 800992a:	f06f 0004 	mvn.w	r0, #4
 800992e:	f7ff ffbf 	bl	80098b0 <__NVIC_SetPriority>
#endif
}
 8009932:	bf00      	nop
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800993e:	f3ef 8305 	mrs	r3, IPSR
 8009942:	603b      	str	r3, [r7, #0]
  return(result);
 8009944:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009946:	2b00      	cmp	r3, #0
 8009948:	d003      	beq.n	8009952 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800994a:	f06f 0305 	mvn.w	r3, #5
 800994e:	607b      	str	r3, [r7, #4]
 8009950:	e00c      	b.n	800996c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009952:	4b0a      	ldr	r3, [pc, #40]	; (800997c <osKernelInitialize+0x44>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d105      	bne.n	8009966 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800995a:	4b08      	ldr	r3, [pc, #32]	; (800997c <osKernelInitialize+0x44>)
 800995c:	2201      	movs	r2, #1
 800995e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009960:	2300      	movs	r3, #0
 8009962:	607b      	str	r3, [r7, #4]
 8009964:	e002      	b.n	800996c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800996a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800996c:	687b      	ldr	r3, [r7, #4]
}
 800996e:	4618      	mov	r0, r3
 8009970:	370c      	adds	r7, #12
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr
 800997a:	bf00      	nop
 800997c:	20000230 	.word	0x20000230

08009980 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009986:	f3ef 8305 	mrs	r3, IPSR
 800998a:	603b      	str	r3, [r7, #0]
  return(result);
 800998c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800998e:	2b00      	cmp	r3, #0
 8009990:	d003      	beq.n	800999a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009992:	f06f 0305 	mvn.w	r3, #5
 8009996:	607b      	str	r3, [r7, #4]
 8009998:	e010      	b.n	80099bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800999a:	4b0b      	ldr	r3, [pc, #44]	; (80099c8 <osKernelStart+0x48>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d109      	bne.n	80099b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80099a2:	f7ff ffbf 	bl	8009924 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80099a6:	4b08      	ldr	r3, [pc, #32]	; (80099c8 <osKernelStart+0x48>)
 80099a8:	2202      	movs	r2, #2
 80099aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80099ac:	f001 f94c 	bl	800ac48 <vTaskStartScheduler>
      stat = osOK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	607b      	str	r3, [r7, #4]
 80099b4:	e002      	b.n	80099bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80099b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80099bc:	687b      	ldr	r3, [r7, #4]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3708      	adds	r7, #8
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	20000230 	.word	0x20000230

080099cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b08e      	sub	sp, #56	; 0x38
 80099d0:	af04      	add	r7, sp, #16
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80099d8:	2300      	movs	r3, #0
 80099da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099dc:	f3ef 8305 	mrs	r3, IPSR
 80099e0:	617b      	str	r3, [r7, #20]
  return(result);
 80099e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d17e      	bne.n	8009ae6 <osThreadNew+0x11a>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d07b      	beq.n	8009ae6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80099ee:	2380      	movs	r3, #128	; 0x80
 80099f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80099f2:	2318      	movs	r3, #24
 80099f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80099f6:	2300      	movs	r3, #0
 80099f8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80099fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d045      	beq.n	8009a92 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <osThreadNew+0x48>
        name = attr->name;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d002      	beq.n	8009a22 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d008      	beq.n	8009a3a <osThreadNew+0x6e>
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	2b38      	cmp	r3, #56	; 0x38
 8009a2c:	d805      	bhi.n	8009a3a <osThreadNew+0x6e>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <osThreadNew+0x72>
        return (NULL);
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	e054      	b.n	8009ae8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	695b      	ldr	r3, [r3, #20]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	695b      	ldr	r3, [r3, #20]
 8009a4a:	089b      	lsrs	r3, r3, #2
 8009a4c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	689b      	ldr	r3, [r3, #8]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00e      	beq.n	8009a74 <osThreadNew+0xa8>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	2b5f      	cmp	r3, #95	; 0x5f
 8009a5c:	d90a      	bls.n	8009a74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d006      	beq.n	8009a74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	695b      	ldr	r3, [r3, #20]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d002      	beq.n	8009a74 <osThreadNew+0xa8>
        mem = 1;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	61bb      	str	r3, [r7, #24]
 8009a72:	e010      	b.n	8009a96 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	689b      	ldr	r3, [r3, #8]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10c      	bne.n	8009a96 <osThreadNew+0xca>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d108      	bne.n	8009a96 <osThreadNew+0xca>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	691b      	ldr	r3, [r3, #16]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d104      	bne.n	8009a96 <osThreadNew+0xca>
          mem = 0;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	61bb      	str	r3, [r7, #24]
 8009a90:	e001      	b.n	8009a96 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009a92:	2300      	movs	r3, #0
 8009a94:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d110      	bne.n	8009abe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009aa4:	9202      	str	r2, [sp, #8]
 8009aa6:	9301      	str	r3, [sp, #4]
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	9300      	str	r3, [sp, #0]
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	6a3a      	ldr	r2, [r7, #32]
 8009ab0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f000 fe0c 	bl	800a6d0 <xTaskCreateStatic>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	613b      	str	r3, [r7, #16]
 8009abc:	e013      	b.n	8009ae6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d110      	bne.n	8009ae6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009ac4:	6a3b      	ldr	r3, [r7, #32]
 8009ac6:	b29a      	uxth	r2, r3
 8009ac8:	f107 0310 	add.w	r3, r7, #16
 8009acc:	9301      	str	r3, [sp, #4]
 8009ace:	69fb      	ldr	r3, [r7, #28]
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f000 fe57 	bl	800a78a <xTaskCreate>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d001      	beq.n	8009ae6 <osThreadNew+0x11a>
            hTask = NULL;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009ae6:	693b      	ldr	r3, [r7, #16]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3728      	adds	r7, #40	; 0x28
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009af8:	f3ef 8305 	mrs	r3, IPSR
 8009afc:	60bb      	str	r3, [r7, #8]
  return(result);
 8009afe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d003      	beq.n	8009b0c <osDelay+0x1c>
    stat = osErrorISR;
 8009b04:	f06f 0305 	mvn.w	r3, #5
 8009b08:	60fb      	str	r3, [r7, #12]
 8009b0a:	e007      	b.n	8009b1c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d002      	beq.n	8009b1c <osDelay+0x2c>
      vTaskDelay(ticks);
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 fffc 	bl	800ab14 <vTaskDelay>
    }
  }

  return (stat);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3710      	adds	r7, #16
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
	...

08009b28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4a07      	ldr	r2, [pc, #28]	; (8009b54 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	4a06      	ldr	r2, [pc, #24]	; (8009b58 <vApplicationGetIdleTaskMemory+0x30>)
 8009b3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2280      	movs	r2, #128	; 0x80
 8009b44:	601a      	str	r2, [r3, #0]
}
 8009b46:	bf00      	nop
 8009b48:	3714      	adds	r7, #20
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop
 8009b54:	20000234 	.word	0x20000234
 8009b58:	20000294 	.word	0x20000294

08009b5c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	4a07      	ldr	r2, [pc, #28]	; (8009b88 <vApplicationGetTimerTaskMemory+0x2c>)
 8009b6c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	4a06      	ldr	r2, [pc, #24]	; (8009b8c <vApplicationGetTimerTaskMemory+0x30>)
 8009b72:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b7a:	601a      	str	r2, [r3, #0]
}
 8009b7c:	bf00      	nop
 8009b7e:	3714      	adds	r7, #20
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr
 8009b88:	20000494 	.word	0x20000494
 8009b8c:	200004f4 	.word	0x200004f4

08009b90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f103 0208 	add.w	r2, r3, #8
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ba8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f103 0208 	add.w	r2, r3, #8
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f103 0208 	add.w	r2, r3, #8
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009bc4:	bf00      	nop
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b083      	sub	sp, #12
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009bde:	bf00      	nop
 8009be0:	370c      	adds	r7, #12
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bea:	b480      	push	{r7}
 8009bec:	b085      	sub	sp, #20
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
 8009bf2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	689a      	ldr	r2, [r3, #8]
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	683a      	ldr	r2, [r7, #0]
 8009c0e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	683a      	ldr	r2, [r7, #0]
 8009c14:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	601a      	str	r2, [r3, #0]
}
 8009c26:	bf00      	nop
 8009c28:	3714      	adds	r7, #20
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr

08009c32 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c32:	b480      	push	{r7}
 8009c34:	b085      	sub	sp, #20
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c48:	d103      	bne.n	8009c52 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	691b      	ldr	r3, [r3, #16]
 8009c4e:	60fb      	str	r3, [r7, #12]
 8009c50:	e00c      	b.n	8009c6c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	3308      	adds	r3, #8
 8009c56:	60fb      	str	r3, [r7, #12]
 8009c58:	e002      	b.n	8009c60 <vListInsert+0x2e>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	60fb      	str	r3, [r7, #12]
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d2f6      	bcs.n	8009c5a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	685a      	ldr	r2, [r3, #4]
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	1c5a      	adds	r2, r3, #1
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	601a      	str	r2, [r3, #0]
}
 8009c98:	bf00      	nop
 8009c9a:	3714      	adds	r7, #20
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b085      	sub	sp, #20
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	691b      	ldr	r3, [r3, #16]
 8009cb0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	6892      	ldr	r2, [r2, #8]
 8009cba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	6852      	ldr	r2, [r2, #4]
 8009cc4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d103      	bne.n	8009cd8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	689a      	ldr	r2, [r3, #8]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	1e5a      	subs	r2, r3, #1
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3714      	adds	r7, #20
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d10a      	bne.n	8009d22 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d0c:	f04f 0320 	mov.w	r3, #32
 8009d10:	f383 8811 	msr	BASEPRI, r3
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	f3bf 8f4f 	dsb	sy
 8009d1c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d1e:	bf00      	nop
 8009d20:	e7fe      	b.n	8009d20 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d22:	f002 fc47 	bl	800c5b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d2e:	68f9      	ldr	r1, [r7, #12]
 8009d30:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009d32:	fb01 f303 	mul.w	r3, r1, r3
 8009d36:	441a      	add	r2, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d52:	3b01      	subs	r3, #1
 8009d54:	68f9      	ldr	r1, [r7, #12]
 8009d56:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009d58:	fb01 f303 	mul.w	r3, r1, r3
 8009d5c:	441a      	add	r2, r3
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	22ff      	movs	r2, #255	; 0xff
 8009d66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	22ff      	movs	r2, #255	; 0xff
 8009d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d114      	bne.n	8009da2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	691b      	ldr	r3, [r3, #16]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d01a      	beq.n	8009db6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3310      	adds	r3, #16
 8009d84:	4618      	mov	r0, r3
 8009d86:	f001 fa95 	bl	800b2b4 <xTaskRemoveFromEventList>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d012      	beq.n	8009db6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009d90:	4b0c      	ldr	r3, [pc, #48]	; (8009dc4 <xQueueGenericReset+0xcc>)
 8009d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d96:	601a      	str	r2, [r3, #0]
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	f3bf 8f6f 	isb	sy
 8009da0:	e009      	b.n	8009db6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	3310      	adds	r3, #16
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff fef2 	bl	8009b90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	3324      	adds	r3, #36	; 0x24
 8009db0:	4618      	mov	r0, r3
 8009db2:	f7ff feed 	bl	8009b90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009db6:	f002 fc2d 	bl	800c614 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009dba:	2301      	movs	r3, #1
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}
 8009dc4:	e000ed04 	.word	0xe000ed04

08009dc8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b08e      	sub	sp, #56	; 0x38
 8009dcc:	af02      	add	r7, sp, #8
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	607a      	str	r2, [r7, #4]
 8009dd4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10a      	bne.n	8009df2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009ddc:	f04f 0320 	mov.w	r3, #32
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dee:	bf00      	nop
 8009df0:	e7fe      	b.n	8009df0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10a      	bne.n	8009e0e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009df8:	f04f 0320 	mov.w	r3, #32
 8009dfc:	f383 8811 	msr	BASEPRI, r3
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e0a:	bf00      	nop
 8009e0c:	e7fe      	b.n	8009e0c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d002      	beq.n	8009e1a <xQueueGenericCreateStatic+0x52>
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <xQueueGenericCreateStatic+0x56>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e000      	b.n	8009e20 <xQueueGenericCreateStatic+0x58>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10a      	bne.n	8009e3a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009e24:	f04f 0320 	mov.w	r3, #32
 8009e28:	f383 8811 	msr	BASEPRI, r3
 8009e2c:	f3bf 8f6f 	isb	sy
 8009e30:	f3bf 8f4f 	dsb	sy
 8009e34:	623b      	str	r3, [r7, #32]
}
 8009e36:	bf00      	nop
 8009e38:	e7fe      	b.n	8009e38 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d102      	bne.n	8009e46 <xQueueGenericCreateStatic+0x7e>
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d101      	bne.n	8009e4a <xQueueGenericCreateStatic+0x82>
 8009e46:	2301      	movs	r3, #1
 8009e48:	e000      	b.n	8009e4c <xQueueGenericCreateStatic+0x84>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10a      	bne.n	8009e66 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009e50:	f04f 0320 	mov.w	r3, #32
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	61fb      	str	r3, [r7, #28]
}
 8009e62:	bf00      	nop
 8009e64:	e7fe      	b.n	8009e64 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009e66:	2350      	movs	r3, #80	; 0x50
 8009e68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b50      	cmp	r3, #80	; 0x50
 8009e6e:	d00a      	beq.n	8009e86 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009e70:	f04f 0320 	mov.w	r3, #32
 8009e74:	f383 8811 	msr	BASEPRI, r3
 8009e78:	f3bf 8f6f 	isb	sy
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	61bb      	str	r3, [r7, #24]
}
 8009e82:	bf00      	nop
 8009e84:	e7fe      	b.n	8009e84 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009e86:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00d      	beq.n	8009eae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e94:	2201      	movs	r2, #1
 8009e96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009e9a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	68b9      	ldr	r1, [r7, #8]
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f000 f805 	bl	8009eb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3730      	adds	r7, #48	; 0x30
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d103      	bne.n	8009ed4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009ecc:	69bb      	ldr	r3, [r7, #24]
 8009ece:	69ba      	ldr	r2, [r7, #24]
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	e002      	b.n	8009eda <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009ee0:	69bb      	ldr	r3, [r7, #24]
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009ee6:	2101      	movs	r1, #1
 8009ee8:	69b8      	ldr	r0, [r7, #24]
 8009eea:	f7ff ff05 	bl	8009cf8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	78fa      	ldrb	r2, [r7, #3]
 8009ef2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009ef6:	bf00      	nop
 8009ef8:	3710      	adds	r7, #16
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}
	...

08009f00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b08e      	sub	sp, #56	; 0x38
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
 8009f0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <xQueueGenericSend+0x32>
	__asm volatile
 8009f1c:	f04f 0320 	mov.w	r3, #32
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f2e:	bf00      	nop
 8009f30:	e7fe      	b.n	8009f30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d103      	bne.n	8009f40 <xQueueGenericSend+0x40>
 8009f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d101      	bne.n	8009f44 <xQueueGenericSend+0x44>
 8009f40:	2301      	movs	r3, #1
 8009f42:	e000      	b.n	8009f46 <xQueueGenericSend+0x46>
 8009f44:	2300      	movs	r3, #0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d10a      	bne.n	8009f60 <xQueueGenericSend+0x60>
	__asm volatile
 8009f4a:	f04f 0320 	mov.w	r3, #32
 8009f4e:	f383 8811 	msr	BASEPRI, r3
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	f3bf 8f4f 	dsb	sy
 8009f5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009f5c:	bf00      	nop
 8009f5e:	e7fe      	b.n	8009f5e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d103      	bne.n	8009f6e <xQueueGenericSend+0x6e>
 8009f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d101      	bne.n	8009f72 <xQueueGenericSend+0x72>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e000      	b.n	8009f74 <xQueueGenericSend+0x74>
 8009f72:	2300      	movs	r3, #0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d10a      	bne.n	8009f8e <xQueueGenericSend+0x8e>
	__asm volatile
 8009f78:	f04f 0320 	mov.w	r3, #32
 8009f7c:	f383 8811 	msr	BASEPRI, r3
 8009f80:	f3bf 8f6f 	isb	sy
 8009f84:	f3bf 8f4f 	dsb	sy
 8009f88:	623b      	str	r3, [r7, #32]
}
 8009f8a:	bf00      	nop
 8009f8c:	e7fe      	b.n	8009f8c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f8e:	f001 fc33 	bl	800b7f8 <xTaskGetSchedulerState>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d102      	bne.n	8009f9e <xQueueGenericSend+0x9e>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <xQueueGenericSend+0xa2>
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e000      	b.n	8009fa4 <xQueueGenericSend+0xa4>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10a      	bne.n	8009fbe <xQueueGenericSend+0xbe>
	__asm volatile
 8009fa8:	f04f 0320 	mov.w	r3, #32
 8009fac:	f383 8811 	msr	BASEPRI, r3
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	61fb      	str	r3, [r7, #28]
}
 8009fba:	bf00      	nop
 8009fbc:	e7fe      	b.n	8009fbc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fbe:	f002 faf9 	bl	800c5b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d302      	bcc.n	8009fd4 <xQueueGenericSend+0xd4>
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d129      	bne.n	800a028 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	68b9      	ldr	r1, [r7, #8]
 8009fd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fda:	f000 fa0b 	bl	800a3f4 <prvCopyDataToQueue>
 8009fde:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d010      	beq.n	800a00a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fea:	3324      	adds	r3, #36	; 0x24
 8009fec:	4618      	mov	r0, r3
 8009fee:	f001 f961 	bl	800b2b4 <xTaskRemoveFromEventList>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d013      	beq.n	800a020 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ff8:	4b3f      	ldr	r3, [pc, #252]	; (800a0f8 <xQueueGenericSend+0x1f8>)
 8009ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ffe:	601a      	str	r2, [r3, #0]
 800a000:	f3bf 8f4f 	dsb	sy
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	e00a      	b.n	800a020 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d007      	beq.n	800a020 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a010:	4b39      	ldr	r3, [pc, #228]	; (800a0f8 <xQueueGenericSend+0x1f8>)
 800a012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a020:	f002 faf8 	bl	800c614 <vPortExitCritical>
				return pdPASS;
 800a024:	2301      	movs	r3, #1
 800a026:	e063      	b.n	800a0f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d103      	bne.n	800a036 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a02e:	f002 faf1 	bl	800c614 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a032:	2300      	movs	r3, #0
 800a034:	e05c      	b.n	800a0f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d106      	bne.n	800a04a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a03c:	f107 0314 	add.w	r3, r7, #20
 800a040:	4618      	mov	r0, r3
 800a042:	f001 f99b 	bl	800b37c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a046:	2301      	movs	r3, #1
 800a048:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a04a:	f002 fae3 	bl	800c614 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a04e:	f000 fe63 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a052:	f002 faaf 	bl	800c5b4 <vPortEnterCritical>
 800a056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a058:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a05c:	b25b      	sxtb	r3, r3
 800a05e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a062:	d103      	bne.n	800a06c <xQueueGenericSend+0x16c>
 800a064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a066:	2200      	movs	r2, #0
 800a068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a06e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a072:	b25b      	sxtb	r3, r3
 800a074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a078:	d103      	bne.n	800a082 <xQueueGenericSend+0x182>
 800a07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a07c:	2200      	movs	r2, #0
 800a07e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a082:	f002 fac7 	bl	800c614 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a086:	1d3a      	adds	r2, r7, #4
 800a088:	f107 0314 	add.w	r3, r7, #20
 800a08c:	4611      	mov	r1, r2
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 f98a 	bl	800b3a8 <xTaskCheckForTimeOut>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d124      	bne.n	800a0e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a09a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a09c:	f000 faa2 	bl	800a5e4 <prvIsQueueFull>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d018      	beq.n	800a0d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a8:	3310      	adds	r3, #16
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	4611      	mov	r1, r2
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f001 f8b0 	bl	800b214 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a0b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0b6:	f000 fa2d 	bl	800a514 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a0ba:	f000 fe3b 	bl	800ad34 <xTaskResumeAll>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f47f af7c 	bne.w	8009fbe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a0c6:	4b0c      	ldr	r3, [pc, #48]	; (800a0f8 <xQueueGenericSend+0x1f8>)
 800a0c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0cc:	601a      	str	r2, [r3, #0]
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	e772      	b.n	8009fbe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a0d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0da:	f000 fa1b 	bl	800a514 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0de:	f000 fe29 	bl	800ad34 <xTaskResumeAll>
 800a0e2:	e76c      	b.n	8009fbe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a0e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0e6:	f000 fa15 	bl	800a514 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0ea:	f000 fe23 	bl	800ad34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a0ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3738      	adds	r7, #56	; 0x38
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	e000ed04 	.word	0xe000ed04

0800a0fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b090      	sub	sp, #64	; 0x40
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]
 800a108:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a10e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10a      	bne.n	800a12a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a114:	f04f 0320 	mov.w	r3, #32
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a126:	bf00      	nop
 800a128:	e7fe      	b.n	800a128 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d103      	bne.n	800a138 <xQueueGenericSendFromISR+0x3c>
 800a130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <xQueueGenericSendFromISR+0x40>
 800a138:	2301      	movs	r3, #1
 800a13a:	e000      	b.n	800a13e <xQueueGenericSendFromISR+0x42>
 800a13c:	2300      	movs	r3, #0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d10a      	bne.n	800a158 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a142:	f04f 0320 	mov.w	r3, #32
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a154:	bf00      	nop
 800a156:	e7fe      	b.n	800a156 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d103      	bne.n	800a166 <xQueueGenericSendFromISR+0x6a>
 800a15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a162:	2b01      	cmp	r3, #1
 800a164:	d101      	bne.n	800a16a <xQueueGenericSendFromISR+0x6e>
 800a166:	2301      	movs	r3, #1
 800a168:	e000      	b.n	800a16c <xQueueGenericSendFromISR+0x70>
 800a16a:	2300      	movs	r3, #0
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d10a      	bne.n	800a186 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a170:	f04f 0320 	mov.w	r3, #32
 800a174:	f383 8811 	msr	BASEPRI, r3
 800a178:	f3bf 8f6f 	isb	sy
 800a17c:	f3bf 8f4f 	dsb	sy
 800a180:	623b      	str	r3, [r7, #32]
}
 800a182:	bf00      	nop
 800a184:	e7fe      	b.n	800a184 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a186:	f002 faf7 	bl	800c778 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a18a:	f3ef 8211 	mrs	r2, BASEPRI
 800a18e:	f04f 0320 	mov.w	r3, #32
 800a192:	f383 8811 	msr	BASEPRI, r3
 800a196:	f3bf 8f6f 	isb	sy
 800a19a:	f3bf 8f4f 	dsb	sy
 800a19e:	61fa      	str	r2, [r7, #28]
 800a1a0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a1a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a1a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d302      	bcc.n	800a1b8 <xQueueGenericSendFromISR+0xbc>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	2b02      	cmp	r3, #2
 800a1b6:	d12f      	bne.n	800a218 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a1c8:	683a      	ldr	r2, [r7, #0]
 800a1ca:	68b9      	ldr	r1, [r7, #8]
 800a1cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a1ce:	f000 f911 	bl	800a3f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a1d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a1d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1da:	d112      	bne.n	800a202 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d016      	beq.n	800a212 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e6:	3324      	adds	r3, #36	; 0x24
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f001 f863 	bl	800b2b4 <xTaskRemoveFromEventList>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00e      	beq.n	800a212 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00b      	beq.n	800a212 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	601a      	str	r2, [r3, #0]
 800a200:	e007      	b.n	800a212 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a202:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a206:	3301      	adds	r3, #1
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	b25a      	sxtb	r2, r3
 800a20c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a212:	2301      	movs	r3, #1
 800a214:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a216:	e001      	b.n	800a21c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a218:	2300      	movs	r3, #0
 800a21a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a21c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a21e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a226:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3740      	adds	r7, #64	; 0x40
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
	...

0800a234 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b08c      	sub	sp, #48	; 0x30
 800a238:	af00      	add	r7, sp, #0
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	60b9      	str	r1, [r7, #8]
 800a23e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a240:	2300      	movs	r3, #0
 800a242:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10a      	bne.n	800a264 <xQueueReceive+0x30>
	__asm volatile
 800a24e:	f04f 0320 	mov.w	r3, #32
 800a252:	f383 8811 	msr	BASEPRI, r3
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	623b      	str	r3, [r7, #32]
}
 800a260:	bf00      	nop
 800a262:	e7fe      	b.n	800a262 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d103      	bne.n	800a272 <xQueueReceive+0x3e>
 800a26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <xQueueReceive+0x42>
 800a272:	2301      	movs	r3, #1
 800a274:	e000      	b.n	800a278 <xQueueReceive+0x44>
 800a276:	2300      	movs	r3, #0
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d10a      	bne.n	800a292 <xQueueReceive+0x5e>
	__asm volatile
 800a27c:	f04f 0320 	mov.w	r3, #32
 800a280:	f383 8811 	msr	BASEPRI, r3
 800a284:	f3bf 8f6f 	isb	sy
 800a288:	f3bf 8f4f 	dsb	sy
 800a28c:	61fb      	str	r3, [r7, #28]
}
 800a28e:	bf00      	nop
 800a290:	e7fe      	b.n	800a290 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a292:	f001 fab1 	bl	800b7f8 <xTaskGetSchedulerState>
 800a296:	4603      	mov	r3, r0
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d102      	bne.n	800a2a2 <xQueueReceive+0x6e>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d101      	bne.n	800a2a6 <xQueueReceive+0x72>
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	e000      	b.n	800a2a8 <xQueueReceive+0x74>
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d10a      	bne.n	800a2c2 <xQueueReceive+0x8e>
	__asm volatile
 800a2ac:	f04f 0320 	mov.w	r3, #32
 800a2b0:	f383 8811 	msr	BASEPRI, r3
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	f3bf 8f4f 	dsb	sy
 800a2bc:	61bb      	str	r3, [r7, #24]
}
 800a2be:	bf00      	nop
 800a2c0:	e7fe      	b.n	800a2c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2c2:	f002 f977 	bl	800c5b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d01f      	beq.n	800a312 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a2d2:	68b9      	ldr	r1, [r7, #8]
 800a2d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2d6:	f000 f8f7 	bl	800a4c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2dc:	1e5a      	subs	r2, r3, #1
 800a2de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e4:	691b      	ldr	r3, [r3, #16]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00f      	beq.n	800a30a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ec:	3310      	adds	r3, #16
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 ffe0 	bl	800b2b4 <xTaskRemoveFromEventList>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d007      	beq.n	800a30a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a2fa:	4b3d      	ldr	r3, [pc, #244]	; (800a3f0 <xQueueReceive+0x1bc>)
 800a2fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a300:	601a      	str	r2, [r3, #0]
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a30a:	f002 f983 	bl	800c614 <vPortExitCritical>
				return pdPASS;
 800a30e:	2301      	movs	r3, #1
 800a310:	e069      	b.n	800a3e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d103      	bne.n	800a320 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a318:	f002 f97c 	bl	800c614 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a31c:	2300      	movs	r3, #0
 800a31e:	e062      	b.n	800a3e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a322:	2b00      	cmp	r3, #0
 800a324:	d106      	bne.n	800a334 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a326:	f107 0310 	add.w	r3, r7, #16
 800a32a:	4618      	mov	r0, r3
 800a32c:	f001 f826 	bl	800b37c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a330:	2301      	movs	r3, #1
 800a332:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a334:	f002 f96e 	bl	800c614 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a338:	f000 fcee 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a33c:	f002 f93a 	bl	800c5b4 <vPortEnterCritical>
 800a340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a342:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a346:	b25b      	sxtb	r3, r3
 800a348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a34c:	d103      	bne.n	800a356 <xQueueReceive+0x122>
 800a34e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a358:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a35c:	b25b      	sxtb	r3, r3
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a362:	d103      	bne.n	800a36c <xQueueReceive+0x138>
 800a364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a36c:	f002 f952 	bl	800c614 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a370:	1d3a      	adds	r2, r7, #4
 800a372:	f107 0310 	add.w	r3, r7, #16
 800a376:	4611      	mov	r1, r2
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 f815 	bl	800b3a8 <xTaskCheckForTimeOut>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d123      	bne.n	800a3cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a384:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a386:	f000 f917 	bl	800a5b8 <prvIsQueueEmpty>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d017      	beq.n	800a3c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	3324      	adds	r3, #36	; 0x24
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	4611      	mov	r1, r2
 800a398:	4618      	mov	r0, r3
 800a39a:	f000 ff3b 	bl	800b214 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a39e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3a0:	f000 f8b8 	bl	800a514 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a3a4:	f000 fcc6 	bl	800ad34 <xTaskResumeAll>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d189      	bne.n	800a2c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a3ae:	4b10      	ldr	r3, [pc, #64]	; (800a3f0 <xQueueReceive+0x1bc>)
 800a3b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3b4:	601a      	str	r2, [r3, #0]
 800a3b6:	f3bf 8f4f 	dsb	sy
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	e780      	b.n	800a2c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a3c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3c2:	f000 f8a7 	bl	800a514 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3c6:	f000 fcb5 	bl	800ad34 <xTaskResumeAll>
 800a3ca:	e77a      	b.n	800a2c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a3cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3ce:	f000 f8a1 	bl	800a514 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3d2:	f000 fcaf 	bl	800ad34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3d8:	f000 f8ee 	bl	800a5b8 <prvIsQueueEmpty>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	f43f af6f 	beq.w	800a2c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a3e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3730      	adds	r7, #48	; 0x30
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	e000ed04 	.word	0xe000ed04

0800a3f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b086      	sub	sp, #24
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a400:	2300      	movs	r3, #0
 800a402:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a408:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d10d      	bne.n	800a42e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d14d      	bne.n	800a4b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	4618      	mov	r0, r3
 800a420:	f001 fa08 	bl	800b834 <xTaskPriorityDisinherit>
 800a424:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	609a      	str	r2, [r3, #8]
 800a42c:	e043      	b.n	800a4b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d119      	bne.n	800a468 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6858      	ldr	r0, [r3, #4]
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a43c:	461a      	mov	r2, r3
 800a43e:	68b9      	ldr	r1, [r7, #8]
 800a440:	f008 f858 	bl	80124f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	685a      	ldr	r2, [r3, #4]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a44c:	441a      	add	r2, r3
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	685a      	ldr	r2, [r3, #4]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d32b      	bcc.n	800a4b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	605a      	str	r2, [r3, #4]
 800a466:	e026      	b.n	800a4b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	68d8      	ldr	r0, [r3, #12]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a470:	461a      	mov	r2, r3
 800a472:	68b9      	ldr	r1, [r7, #8]
 800a474:	f008 f83e 	bl	80124f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	68da      	ldr	r2, [r3, #12]
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a480:	425b      	negs	r3, r3
 800a482:	441a      	add	r2, r3
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	68da      	ldr	r2, [r3, #12]
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	429a      	cmp	r2, r3
 800a492:	d207      	bcs.n	800a4a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	689a      	ldr	r2, [r3, #8]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49c:	425b      	negs	r3, r3
 800a49e:	441a      	add	r2, r3
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b02      	cmp	r3, #2
 800a4a8:	d105      	bne.n	800a4b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	1c5a      	adds	r2, r3, #1
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a4be:	697b      	ldr	r3, [r7, #20]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3718      	adds	r7, #24
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d018      	beq.n	800a50c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	68da      	ldr	r2, [r3, #12]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e2:	441a      	add	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d303      	bcc.n	800a4fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	68d9      	ldr	r1, [r3, #12]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a504:	461a      	mov	r2, r3
 800a506:	6838      	ldr	r0, [r7, #0]
 800a508:	f007 fff4 	bl	80124f4 <memcpy>
	}
}
 800a50c:	bf00      	nop
 800a50e:	3708      	adds	r7, #8
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a51c:	f002 f84a 	bl	800c5b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a526:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a528:	e011      	b.n	800a54e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d012      	beq.n	800a558 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	3324      	adds	r3, #36	; 0x24
 800a536:	4618      	mov	r0, r3
 800a538:	f000 febc 	bl	800b2b4 <xTaskRemoveFromEventList>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d001      	beq.n	800a546 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a542:	f000 ff93 	bl	800b46c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a546:	7bfb      	ldrb	r3, [r7, #15]
 800a548:	3b01      	subs	r3, #1
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a54e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a552:	2b00      	cmp	r3, #0
 800a554:	dce9      	bgt.n	800a52a <prvUnlockQueue+0x16>
 800a556:	e000      	b.n	800a55a <prvUnlockQueue+0x46>
					break;
 800a558:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	22ff      	movs	r2, #255	; 0xff
 800a55e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a562:	f002 f857 	bl	800c614 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a566:	f002 f825 	bl	800c5b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a570:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a572:	e011      	b.n	800a598 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	691b      	ldr	r3, [r3, #16]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d012      	beq.n	800a5a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	3310      	adds	r3, #16
 800a580:	4618      	mov	r0, r3
 800a582:	f000 fe97 	bl	800b2b4 <xTaskRemoveFromEventList>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d001      	beq.n	800a590 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a58c:	f000 ff6e 	bl	800b46c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a590:	7bbb      	ldrb	r3, [r7, #14]
 800a592:	3b01      	subs	r3, #1
 800a594:	b2db      	uxtb	r3, r3
 800a596:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a598:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	dce9      	bgt.n	800a574 <prvUnlockQueue+0x60>
 800a5a0:	e000      	b.n	800a5a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a5a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	22ff      	movs	r2, #255	; 0xff
 800a5a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a5ac:	f002 f832 	bl	800c614 <vPortExitCritical>
}
 800a5b0:	bf00      	nop
 800a5b2:	3710      	adds	r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5c0:	f001 fff8 	bl	800c5b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d102      	bne.n	800a5d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	60fb      	str	r3, [r7, #12]
 800a5d0:	e001      	b.n	800a5d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5d6:	f002 f81d 	bl	800c614 <vPortExitCritical>

	return xReturn;
 800a5da:	68fb      	ldr	r3, [r7, #12]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3710      	adds	r7, #16
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5ec:	f001 ffe2 	bl	800c5b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d102      	bne.n	800a602 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	e001      	b.n	800a606 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a602:	2300      	movs	r3, #0
 800a604:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a606:	f002 f805 	bl	800c614 <vPortExitCritical>

	return xReturn;
 800a60a:	68fb      	ldr	r3, [r7, #12]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a614:	b480      	push	{r7}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a61e:	2300      	movs	r3, #0
 800a620:	60fb      	str	r3, [r7, #12]
 800a622:	e014      	b.n	800a64e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a624:	4a0f      	ldr	r2, [pc, #60]	; (800a664 <vQueueAddToRegistry+0x50>)
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d10b      	bne.n	800a648 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a630:	490c      	ldr	r1, [pc, #48]	; (800a664 <vQueueAddToRegistry+0x50>)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	683a      	ldr	r2, [r7, #0]
 800a636:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a63a:	4a0a      	ldr	r2, [pc, #40]	; (800a664 <vQueueAddToRegistry+0x50>)
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	00db      	lsls	r3, r3, #3
 800a640:	4413      	add	r3, r2
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a646:	e006      	b.n	800a656 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	3301      	adds	r3, #1
 800a64c:	60fb      	str	r3, [r7, #12]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2b07      	cmp	r3, #7
 800a652:	d9e7      	bls.n	800a624 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a654:	bf00      	nop
 800a656:	bf00      	nop
 800a658:	3714      	adds	r7, #20
 800a65a:	46bd      	mov	sp, r7
 800a65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a660:	4770      	bx	lr
 800a662:	bf00      	nop
 800a664:	20004e1c 	.word	0x20004e1c

0800a668 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a678:	f001 ff9c 	bl	800c5b4 <vPortEnterCritical>
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a682:	b25b      	sxtb	r3, r3
 800a684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a688:	d103      	bne.n	800a692 <vQueueWaitForMessageRestricted+0x2a>
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	2200      	movs	r2, #0
 800a68e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a698:	b25b      	sxtb	r3, r3
 800a69a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a69e:	d103      	bne.n	800a6a8 <vQueueWaitForMessageRestricted+0x40>
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6a8:	f001 ffb4 	bl	800c614 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d106      	bne.n	800a6c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	3324      	adds	r3, #36	; 0x24
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	68b9      	ldr	r1, [r7, #8]
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f000 fdcd 	bl	800b25c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a6c2:	6978      	ldr	r0, [r7, #20]
 800a6c4:	f7ff ff26 	bl	800a514 <prvUnlockQueue>
	}
 800a6c8:	bf00      	nop
 800a6ca:	3718      	adds	r7, #24
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b08e      	sub	sp, #56	; 0x38
 800a6d4:	af04      	add	r7, sp, #16
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
 800a6dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a6de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d10a      	bne.n	800a6fa <xTaskCreateStatic+0x2a>
	__asm volatile
 800a6e4:	f04f 0320 	mov.w	r3, #32
 800a6e8:	f383 8811 	msr	BASEPRI, r3
 800a6ec:	f3bf 8f6f 	isb	sy
 800a6f0:	f3bf 8f4f 	dsb	sy
 800a6f4:	623b      	str	r3, [r7, #32]
}
 800a6f6:	bf00      	nop
 800a6f8:	e7fe      	b.n	800a6f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a6fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d10a      	bne.n	800a716 <xTaskCreateStatic+0x46>
	__asm volatile
 800a700:	f04f 0320 	mov.w	r3, #32
 800a704:	f383 8811 	msr	BASEPRI, r3
 800a708:	f3bf 8f6f 	isb	sy
 800a70c:	f3bf 8f4f 	dsb	sy
 800a710:	61fb      	str	r3, [r7, #28]
}
 800a712:	bf00      	nop
 800a714:	e7fe      	b.n	800a714 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a716:	2360      	movs	r3, #96	; 0x60
 800a718:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	2b60      	cmp	r3, #96	; 0x60
 800a71e:	d00a      	beq.n	800a736 <xTaskCreateStatic+0x66>
	__asm volatile
 800a720:	f04f 0320 	mov.w	r3, #32
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	61bb      	str	r3, [r7, #24]
}
 800a732:	bf00      	nop
 800a734:	e7fe      	b.n	800a734 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a736:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d01e      	beq.n	800a77c <xTaskCreateStatic+0xac>
 800a73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a740:	2b00      	cmp	r3, #0
 800a742:	d01b      	beq.n	800a77c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a746:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a74c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a750:	2202      	movs	r2, #2
 800a752:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a756:	2300      	movs	r3, #0
 800a758:	9303      	str	r3, [sp, #12]
 800a75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a75c:	9302      	str	r3, [sp, #8]
 800a75e:	f107 0314 	add.w	r3, r7, #20
 800a762:	9301      	str	r3, [sp, #4]
 800a764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	68b9      	ldr	r1, [r7, #8]
 800a76e:	68f8      	ldr	r0, [r7, #12]
 800a770:	f000 f850 	bl	800a814 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a774:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a776:	f000 f8df 	bl	800a938 <prvAddNewTaskToReadyList>
 800a77a:	e001      	b.n	800a780 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a77c:	2300      	movs	r3, #0
 800a77e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a780:	697b      	ldr	r3, [r7, #20]
	}
 800a782:	4618      	mov	r0, r3
 800a784:	3728      	adds	r7, #40	; 0x28
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b08c      	sub	sp, #48	; 0x30
 800a78e:	af04      	add	r7, sp, #16
 800a790:	60f8      	str	r0, [r7, #12]
 800a792:	60b9      	str	r1, [r7, #8]
 800a794:	603b      	str	r3, [r7, #0]
 800a796:	4613      	mov	r3, r2
 800a798:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a79a:	88fb      	ldrh	r3, [r7, #6]
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f002 f82a 	bl	800c7f8 <pvPortMalloc>
 800a7a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00e      	beq.n	800a7ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a7ac:	2060      	movs	r0, #96	; 0x60
 800a7ae:	f002 f823 	bl	800c7f8 <pvPortMalloc>
 800a7b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d003      	beq.n	800a7c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a7ba:	69fb      	ldr	r3, [r7, #28]
 800a7bc:	697a      	ldr	r2, [r7, #20]
 800a7be:	631a      	str	r2, [r3, #48]	; 0x30
 800a7c0:	e005      	b.n	800a7ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a7c2:	6978      	ldr	r0, [r7, #20]
 800a7c4:	f002 f8e4 	bl	800c990 <vPortFree>
 800a7c8:	e001      	b.n	800a7ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d017      	beq.n	800a804 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a7d4:	69fb      	ldr	r3, [r7, #28]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a7dc:	88fa      	ldrh	r2, [r7, #6]
 800a7de:	2300      	movs	r3, #0
 800a7e0:	9303      	str	r3, [sp, #12]
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	9302      	str	r3, [sp, #8]
 800a7e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7e8:	9301      	str	r3, [sp, #4]
 800a7ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	68b9      	ldr	r1, [r7, #8]
 800a7f2:	68f8      	ldr	r0, [r7, #12]
 800a7f4:	f000 f80e 	bl	800a814 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7f8:	69f8      	ldr	r0, [r7, #28]
 800a7fa:	f000 f89d 	bl	800a938 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7fe:	2301      	movs	r3, #1
 800a800:	61bb      	str	r3, [r7, #24]
 800a802:	e002      	b.n	800a80a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a808:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a80a:	69bb      	ldr	r3, [r7, #24]
	}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3720      	adds	r7, #32
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
 800a820:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a824:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	461a      	mov	r2, r3
 800a82c:	21a5      	movs	r1, #165	; 0xa5
 800a82e:	f007 fe6f 	bl	8012510 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a83c:	3b01      	subs	r3, #1
 800a83e:	009b      	lsls	r3, r3, #2
 800a840:	4413      	add	r3, r2
 800a842:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	f023 0307 	bic.w	r3, r3, #7
 800a84a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a84c:	69bb      	ldr	r3, [r7, #24]
 800a84e:	f003 0307 	and.w	r3, r3, #7
 800a852:	2b00      	cmp	r3, #0
 800a854:	d00a      	beq.n	800a86c <prvInitialiseNewTask+0x58>
	__asm volatile
 800a856:	f04f 0320 	mov.w	r3, #32
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	617b      	str	r3, [r7, #20]
}
 800a868:	bf00      	nop
 800a86a:	e7fe      	b.n	800a86a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d01f      	beq.n	800a8b2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a872:	2300      	movs	r3, #0
 800a874:	61fb      	str	r3, [r7, #28]
 800a876:	e012      	b.n	800a89e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a878:	68ba      	ldr	r2, [r7, #8]
 800a87a:	69fb      	ldr	r3, [r7, #28]
 800a87c:	4413      	add	r3, r2
 800a87e:	7819      	ldrb	r1, [r3, #0]
 800a880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	4413      	add	r3, r2
 800a886:	3334      	adds	r3, #52	; 0x34
 800a888:	460a      	mov	r2, r1
 800a88a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a88c:	68ba      	ldr	r2, [r7, #8]
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	4413      	add	r3, r2
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d006      	beq.n	800a8a6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a898:	69fb      	ldr	r3, [r7, #28]
 800a89a:	3301      	adds	r3, #1
 800a89c:	61fb      	str	r3, [r7, #28]
 800a89e:	69fb      	ldr	r3, [r7, #28]
 800a8a0:	2b0f      	cmp	r3, #15
 800a8a2:	d9e9      	bls.n	800a878 <prvInitialiseNewTask+0x64>
 800a8a4:	e000      	b.n	800a8a8 <prvInitialiseNewTask+0x94>
			{
				break;
 800a8a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a8b0:	e003      	b.n	800a8ba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8bc:	2b37      	cmp	r3, #55	; 0x37
 800a8be:	d901      	bls.n	800a8c4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a8c0:	2337      	movs	r3, #55	; 0x37
 800a8c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8ce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a8d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d8:	3304      	adds	r3, #4
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7ff f978 	bl	8009bd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e2:	3318      	adds	r3, #24
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f7ff f973 	bl	8009bd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a902:	2200      	movs	r2, #0
 800a904:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	2200      	movs	r2, #0
 800a90a:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a914:	683a      	ldr	r2, [r7, #0]
 800a916:	68f9      	ldr	r1, [r7, #12]
 800a918:	69b8      	ldr	r0, [r7, #24]
 800a91a:	f001 fd1f 	bl	800c35c <pxPortInitialiseStack>
 800a91e:	4602      	mov	r2, r0
 800a920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a922:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a926:	2b00      	cmp	r3, #0
 800a928:	d002      	beq.n	800a930 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a92a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a92c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a92e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a930:	bf00      	nop
 800a932:	3720      	adds	r7, #32
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a940:	f001 fe38 	bl	800c5b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a944:	4b2d      	ldr	r3, [pc, #180]	; (800a9fc <prvAddNewTaskToReadyList+0xc4>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	3301      	adds	r3, #1
 800a94a:	4a2c      	ldr	r2, [pc, #176]	; (800a9fc <prvAddNewTaskToReadyList+0xc4>)
 800a94c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a94e:	4b2c      	ldr	r3, [pc, #176]	; (800aa00 <prvAddNewTaskToReadyList+0xc8>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d109      	bne.n	800a96a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a956:	4a2a      	ldr	r2, [pc, #168]	; (800aa00 <prvAddNewTaskToReadyList+0xc8>)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a95c:	4b27      	ldr	r3, [pc, #156]	; (800a9fc <prvAddNewTaskToReadyList+0xc4>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b01      	cmp	r3, #1
 800a962:	d110      	bne.n	800a986 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a964:	f000 fda6 	bl	800b4b4 <prvInitialiseTaskLists>
 800a968:	e00d      	b.n	800a986 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a96a:	4b26      	ldr	r3, [pc, #152]	; (800aa04 <prvAddNewTaskToReadyList+0xcc>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d109      	bne.n	800a986 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a972:	4b23      	ldr	r3, [pc, #140]	; (800aa00 <prvAddNewTaskToReadyList+0xc8>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a97c:	429a      	cmp	r2, r3
 800a97e:	d802      	bhi.n	800a986 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a980:	4a1f      	ldr	r2, [pc, #124]	; (800aa00 <prvAddNewTaskToReadyList+0xc8>)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a986:	4b20      	ldr	r3, [pc, #128]	; (800aa08 <prvAddNewTaskToReadyList+0xd0>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	3301      	adds	r3, #1
 800a98c:	4a1e      	ldr	r2, [pc, #120]	; (800aa08 <prvAddNewTaskToReadyList+0xd0>)
 800a98e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a990:	4b1d      	ldr	r3, [pc, #116]	; (800aa08 <prvAddNewTaskToReadyList+0xd0>)
 800a992:	681a      	ldr	r2, [r3, #0]
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a99c:	4b1b      	ldr	r3, [pc, #108]	; (800aa0c <prvAddNewTaskToReadyList+0xd4>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d903      	bls.n	800a9ac <prvAddNewTaskToReadyList+0x74>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a8:	4a18      	ldr	r2, [pc, #96]	; (800aa0c <prvAddNewTaskToReadyList+0xd4>)
 800a9aa:	6013      	str	r3, [r2, #0]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9b0:	4613      	mov	r3, r2
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	4413      	add	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4a15      	ldr	r2, [pc, #84]	; (800aa10 <prvAddNewTaskToReadyList+0xd8>)
 800a9ba:	441a      	add	r2, r3
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	3304      	adds	r3, #4
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	4610      	mov	r0, r2
 800a9c4:	f7ff f911 	bl	8009bea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a9c8:	f001 fe24 	bl	800c614 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a9cc:	4b0d      	ldr	r3, [pc, #52]	; (800aa04 <prvAddNewTaskToReadyList+0xcc>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00e      	beq.n	800a9f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a9d4:	4b0a      	ldr	r3, [pc, #40]	; (800aa00 <prvAddNewTaskToReadyList+0xc8>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d207      	bcs.n	800a9f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a9e2:	4b0c      	ldr	r3, [pc, #48]	; (800aa14 <prvAddNewTaskToReadyList+0xdc>)
 800a9e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9f2:	bf00      	nop
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	20000dc8 	.word	0x20000dc8
 800aa00:	200008f4 	.word	0x200008f4
 800aa04:	20000dd4 	.word	0x20000dd4
 800aa08:	20000de4 	.word	0x20000de4
 800aa0c:	20000dd0 	.word	0x20000dd0
 800aa10:	200008f8 	.word	0x200008f8
 800aa14:	e000ed04 	.word	0xe000ed04

0800aa18 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b08a      	sub	sp, #40	; 0x28
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800aa22:	2300      	movs	r3, #0
 800aa24:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d10a      	bne.n	800aa42 <vTaskDelayUntil+0x2a>
	__asm volatile
 800aa2c:	f04f 0320 	mov.w	r3, #32
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	617b      	str	r3, [r7, #20]
}
 800aa3e:	bf00      	nop
 800aa40:	e7fe      	b.n	800aa40 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10a      	bne.n	800aa5e <vTaskDelayUntil+0x46>
	__asm volatile
 800aa48:	f04f 0320 	mov.w	r3, #32
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	613b      	str	r3, [r7, #16]
}
 800aa5a:	bf00      	nop
 800aa5c:	e7fe      	b.n	800aa5c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800aa5e:	4b2a      	ldr	r3, [pc, #168]	; (800ab08 <vTaskDelayUntil+0xf0>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d00a      	beq.n	800aa7c <vTaskDelayUntil+0x64>
	__asm volatile
 800aa66:	f04f 0320 	mov.w	r3, #32
 800aa6a:	f383 8811 	msr	BASEPRI, r3
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	60fb      	str	r3, [r7, #12]
}
 800aa78:	bf00      	nop
 800aa7a:	e7fe      	b.n	800aa7a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800aa7c:	f000 f94c 	bl	800ad18 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800aa80:	4b22      	ldr	r3, [pc, #136]	; (800ab0c <vTaskDelayUntil+0xf4>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	683a      	ldr	r2, [r7, #0]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	6a3a      	ldr	r2, [r7, #32]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d20b      	bcs.n	800aab2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	69fa      	ldr	r2, [r7, #28]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d211      	bcs.n	800aac8 <vTaskDelayUntil+0xb0>
 800aaa4:	69fa      	ldr	r2, [r7, #28]
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d90d      	bls.n	800aac8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800aaac:	2301      	movs	r3, #1
 800aaae:	627b      	str	r3, [r7, #36]	; 0x24
 800aab0:	e00a      	b.n	800aac8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69fa      	ldr	r2, [r7, #28]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d303      	bcc.n	800aac4 <vTaskDelayUntil+0xac>
 800aabc:	69fa      	ldr	r2, [r7, #28]
 800aabe:	6a3b      	ldr	r3, [r7, #32]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d901      	bls.n	800aac8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800aac4:	2301      	movs	r3, #1
 800aac6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	69fa      	ldr	r2, [r7, #28]
 800aacc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800aace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d006      	beq.n	800aae2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800aad4:	69fa      	ldr	r2, [r7, #28]
 800aad6:	6a3b      	ldr	r3, [r7, #32]
 800aad8:	1ad3      	subs	r3, r2, r3
 800aada:	2100      	movs	r1, #0
 800aadc:	4618      	mov	r0, r3
 800aade:	f001 f89b 	bl	800bc18 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800aae2:	f000 f927 	bl	800ad34 <xTaskResumeAll>
 800aae6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aae8:	69bb      	ldr	r3, [r7, #24]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d107      	bne.n	800aafe <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800aaee:	4b08      	ldr	r3, [pc, #32]	; (800ab10 <vTaskDelayUntil+0xf8>)
 800aaf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaf4:	601a      	str	r2, [r3, #0]
 800aaf6:	f3bf 8f4f 	dsb	sy
 800aafa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aafe:	bf00      	nop
 800ab00:	3728      	adds	r7, #40	; 0x28
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}
 800ab06:	bf00      	nop
 800ab08:	20000df0 	.word	0x20000df0
 800ab0c:	20000dcc 	.word	0x20000dcc
 800ab10:	e000ed04 	.word	0xe000ed04

0800ab14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d017      	beq.n	800ab56 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ab26:	4b13      	ldr	r3, [pc, #76]	; (800ab74 <vTaskDelay+0x60>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d00a      	beq.n	800ab44 <vTaskDelay+0x30>
	__asm volatile
 800ab2e:	f04f 0320 	mov.w	r3, #32
 800ab32:	f383 8811 	msr	BASEPRI, r3
 800ab36:	f3bf 8f6f 	isb	sy
 800ab3a:	f3bf 8f4f 	dsb	sy
 800ab3e:	60bb      	str	r3, [r7, #8]
}
 800ab40:	bf00      	nop
 800ab42:	e7fe      	b.n	800ab42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ab44:	f000 f8e8 	bl	800ad18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ab48:	2100      	movs	r1, #0
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f001 f864 	bl	800bc18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ab50:	f000 f8f0 	bl	800ad34 <xTaskResumeAll>
 800ab54:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d107      	bne.n	800ab6c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ab5c:	4b06      	ldr	r3, [pc, #24]	; (800ab78 <vTaskDelay+0x64>)
 800ab5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab62:	601a      	str	r2, [r3, #0]
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab6c:	bf00      	nop
 800ab6e:	3710      	adds	r7, #16
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}
 800ab74:	20000df0 	.word	0x20000df0
 800ab78:	e000ed04 	.word	0xe000ed04

0800ab7c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b088      	sub	sp, #32
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800ab88:	69bb      	ldr	r3, [r7, #24]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d10a      	bne.n	800aba4 <eTaskGetState+0x28>
	__asm volatile
 800ab8e:	f04f 0320 	mov.w	r3, #32
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	60bb      	str	r3, [r7, #8]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800aba4:	4b23      	ldr	r3, [pc, #140]	; (800ac34 <eTaskGetState+0xb8>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	69ba      	ldr	r2, [r7, #24]
 800abaa:	429a      	cmp	r2, r3
 800abac:	d102      	bne.n	800abb4 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800abae:	2300      	movs	r3, #0
 800abb0:	77fb      	strb	r3, [r7, #31]
 800abb2:	e03a      	b.n	800ac2a <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800abb4:	f001 fcfe 	bl	800c5b4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800abb8:	69bb      	ldr	r3, [r7, #24]
 800abba:	695b      	ldr	r3, [r3, #20]
 800abbc:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800abbe:	4b1e      	ldr	r3, [pc, #120]	; (800ac38 <eTaskGetState+0xbc>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800abc4:	4b1d      	ldr	r3, [pc, #116]	; (800ac3c <eTaskGetState+0xc0>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800abca:	f001 fd23 	bl	800c614 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800abce:	697a      	ldr	r2, [r7, #20]
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d003      	beq.n	800abde <eTaskGetState+0x62>
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	429a      	cmp	r2, r3
 800abdc:	d102      	bne.n	800abe4 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800abde:	2302      	movs	r3, #2
 800abe0:	77fb      	strb	r3, [r7, #31]
 800abe2:	e022      	b.n	800ac2a <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	4a16      	ldr	r2, [pc, #88]	; (800ac40 <eTaskGetState+0xc4>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d112      	bne.n	800ac12 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800abec:	69bb      	ldr	r3, [r7, #24]
 800abee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10b      	bne.n	800ac0c <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800abf4:	69bb      	ldr	r3, [r7, #24]
 800abf6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d102      	bne.n	800ac06 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800ac00:	2302      	movs	r3, #2
 800ac02:	77fb      	strb	r3, [r7, #31]
 800ac04:	e011      	b.n	800ac2a <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800ac06:	2303      	movs	r3, #3
 800ac08:	77fb      	strb	r3, [r7, #31]
 800ac0a:	e00e      	b.n	800ac2a <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	77fb      	strb	r3, [r7, #31]
 800ac10:	e00b      	b.n	800ac2a <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	4a0b      	ldr	r2, [pc, #44]	; (800ac44 <eTaskGetState+0xc8>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d002      	beq.n	800ac20 <eTaskGetState+0xa4>
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d102      	bne.n	800ac26 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800ac20:	2304      	movs	r3, #4
 800ac22:	77fb      	strb	r3, [r7, #31]
 800ac24:	e001      	b.n	800ac2a <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800ac26:	2301      	movs	r3, #1
 800ac28:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800ac2a:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3720      	adds	r7, #32
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	200008f4 	.word	0x200008f4
 800ac38:	20000d80 	.word	0x20000d80
 800ac3c:	20000d84 	.word	0x20000d84
 800ac40:	20000db4 	.word	0x20000db4
 800ac44:	20000d9c 	.word	0x20000d9c

0800ac48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b08a      	sub	sp, #40	; 0x28
 800ac4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac52:	2300      	movs	r3, #0
 800ac54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac56:	463a      	mov	r2, r7
 800ac58:	1d39      	adds	r1, r7, #4
 800ac5a:	f107 0308 	add.w	r3, r7, #8
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f7fe ff62 	bl	8009b28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ac64:	6839      	ldr	r1, [r7, #0]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	68ba      	ldr	r2, [r7, #8]
 800ac6a:	9202      	str	r2, [sp, #8]
 800ac6c:	9301      	str	r3, [sp, #4]
 800ac6e:	2300      	movs	r3, #0
 800ac70:	9300      	str	r3, [sp, #0]
 800ac72:	2300      	movs	r3, #0
 800ac74:	460a      	mov	r2, r1
 800ac76:	4922      	ldr	r1, [pc, #136]	; (800ad00 <vTaskStartScheduler+0xb8>)
 800ac78:	4822      	ldr	r0, [pc, #136]	; (800ad04 <vTaskStartScheduler+0xbc>)
 800ac7a:	f7ff fd29 	bl	800a6d0 <xTaskCreateStatic>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	4a21      	ldr	r2, [pc, #132]	; (800ad08 <vTaskStartScheduler+0xc0>)
 800ac82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac84:	4b20      	ldr	r3, [pc, #128]	; (800ad08 <vTaskStartScheduler+0xc0>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	617b      	str	r3, [r7, #20]
 800ac90:	e001      	b.n	800ac96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ac92:	2300      	movs	r3, #0
 800ac94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d102      	bne.n	800aca2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ac9c:	f001 f810 	bl	800bcc0 <xTimerCreateTimerTask>
 800aca0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d118      	bne.n	800acda <vTaskStartScheduler+0x92>
	__asm volatile
 800aca8:	f04f 0320 	mov.w	r3, #32
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	613b      	str	r3, [r7, #16]
}
 800acba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acbc:	4b13      	ldr	r3, [pc, #76]	; (800ad0c <vTaskStartScheduler+0xc4>)
 800acbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800acc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800acc4:	4b12      	ldr	r3, [pc, #72]	; (800ad10 <vTaskStartScheduler+0xc8>)
 800acc6:	2201      	movs	r2, #1
 800acc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800acca:	4b12      	ldr	r3, [pc, #72]	; (800ad14 <vTaskStartScheduler+0xcc>)
 800accc:	2200      	movs	r2, #0
 800acce:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800acd0:	f006 f804 	bl	8010cdc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800acd4:	f001 fbcc 	bl	800c470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800acd8:	e00e      	b.n	800acf8 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ace0:	d10a      	bne.n	800acf8 <vTaskStartScheduler+0xb0>
	__asm volatile
 800ace2:	f04f 0320 	mov.w	r3, #32
 800ace6:	f383 8811 	msr	BASEPRI, r3
 800acea:	f3bf 8f6f 	isb	sy
 800acee:	f3bf 8f4f 	dsb	sy
 800acf2:	60fb      	str	r3, [r7, #12]
}
 800acf4:	bf00      	nop
 800acf6:	e7fe      	b.n	800acf6 <vTaskStartScheduler+0xae>
}
 800acf8:	bf00      	nop
 800acfa:	3718      	adds	r7, #24
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	08015338 	.word	0x08015338
 800ad04:	0800b485 	.word	0x0800b485
 800ad08:	20000dec 	.word	0x20000dec
 800ad0c:	20000de8 	.word	0x20000de8
 800ad10:	20000dd4 	.word	0x20000dd4
 800ad14:	20000dcc 	.word	0x20000dcc

0800ad18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad18:	b480      	push	{r7}
 800ad1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad1c:	4b04      	ldr	r3, [pc, #16]	; (800ad30 <vTaskSuspendAll+0x18>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	3301      	adds	r3, #1
 800ad22:	4a03      	ldr	r2, [pc, #12]	; (800ad30 <vTaskSuspendAll+0x18>)
 800ad24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad26:	bf00      	nop
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	20000df0 	.word	0x20000df0

0800ad34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad42:	4b42      	ldr	r3, [pc, #264]	; (800ae4c <xTaskResumeAll+0x118>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d10a      	bne.n	800ad60 <xTaskResumeAll+0x2c>
	__asm volatile
 800ad4a:	f04f 0320 	mov.w	r3, #32
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	603b      	str	r3, [r7, #0]
}
 800ad5c:	bf00      	nop
 800ad5e:	e7fe      	b.n	800ad5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad60:	f001 fc28 	bl	800c5b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad64:	4b39      	ldr	r3, [pc, #228]	; (800ae4c <xTaskResumeAll+0x118>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	4a38      	ldr	r2, [pc, #224]	; (800ae4c <xTaskResumeAll+0x118>)
 800ad6c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad6e:	4b37      	ldr	r3, [pc, #220]	; (800ae4c <xTaskResumeAll+0x118>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d162      	bne.n	800ae3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad76:	4b36      	ldr	r3, [pc, #216]	; (800ae50 <xTaskResumeAll+0x11c>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d05e      	beq.n	800ae3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad7e:	e02f      	b.n	800ade0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad80:	4b34      	ldr	r3, [pc, #208]	; (800ae54 <xTaskResumeAll+0x120>)
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	3318      	adds	r3, #24
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7fe ff89 	bl	8009ca4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	3304      	adds	r3, #4
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fe ff84 	bl	8009ca4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ada0:	4b2d      	ldr	r3, [pc, #180]	; (800ae58 <xTaskResumeAll+0x124>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d903      	bls.n	800adb0 <xTaskResumeAll+0x7c>
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adac:	4a2a      	ldr	r2, [pc, #168]	; (800ae58 <xTaskResumeAll+0x124>)
 800adae:	6013      	str	r3, [r2, #0]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adb4:	4613      	mov	r3, r2
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	4413      	add	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4a27      	ldr	r2, [pc, #156]	; (800ae5c <xTaskResumeAll+0x128>)
 800adbe:	441a      	add	r2, r3
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	3304      	adds	r3, #4
 800adc4:	4619      	mov	r1, r3
 800adc6:	4610      	mov	r0, r2
 800adc8:	f7fe ff0f 	bl	8009bea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800add0:	4b23      	ldr	r3, [pc, #140]	; (800ae60 <xTaskResumeAll+0x12c>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800add6:	429a      	cmp	r2, r3
 800add8:	d302      	bcc.n	800ade0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800adda:	4b22      	ldr	r3, [pc, #136]	; (800ae64 <xTaskResumeAll+0x130>)
 800addc:	2201      	movs	r2, #1
 800adde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ade0:	4b1c      	ldr	r3, [pc, #112]	; (800ae54 <xTaskResumeAll+0x120>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1cb      	bne.n	800ad80 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d001      	beq.n	800adf2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800adee:	f000 fcd3 	bl	800b798 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800adf2:	4b1d      	ldr	r3, [pc, #116]	; (800ae68 <xTaskResumeAll+0x134>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d010      	beq.n	800ae20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800adfe:	f000 f8d7 	bl	800afb0 <xTaskIncrementTick>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d002      	beq.n	800ae0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ae08:	4b16      	ldr	r3, [pc, #88]	; (800ae64 <xTaskResumeAll+0x130>)
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	3b01      	subs	r3, #1
 800ae12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1f1      	bne.n	800adfe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ae1a:	4b13      	ldr	r3, [pc, #76]	; (800ae68 <xTaskResumeAll+0x134>)
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae20:	4b10      	ldr	r3, [pc, #64]	; (800ae64 <xTaskResumeAll+0x130>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d009      	beq.n	800ae3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae2c:	4b0f      	ldr	r3, [pc, #60]	; (800ae6c <xTaskResumeAll+0x138>)
 800ae2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae32:	601a      	str	r2, [r3, #0]
 800ae34:	f3bf 8f4f 	dsb	sy
 800ae38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae3c:	f001 fbea 	bl	800c614 <vPortExitCritical>

	return xAlreadyYielded;
 800ae40:	68bb      	ldr	r3, [r7, #8]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	20000df0 	.word	0x20000df0
 800ae50:	20000dc8 	.word	0x20000dc8
 800ae54:	20000d88 	.word	0x20000d88
 800ae58:	20000dd0 	.word	0x20000dd0
 800ae5c:	200008f8 	.word	0x200008f8
 800ae60:	200008f4 	.word	0x200008f4
 800ae64:	20000ddc 	.word	0x20000ddc
 800ae68:	20000dd8 	.word	0x20000dd8
 800ae6c:	e000ed04 	.word	0xe000ed04

0800ae70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ae76:	4b05      	ldr	r3, [pc, #20]	; (800ae8c <xTaskGetTickCount+0x1c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae7c:	687b      	ldr	r3, [r7, #4]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	370c      	adds	r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	20000dcc 	.word	0x20000dcc

0800ae90 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b086      	sub	sp, #24
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	617b      	str	r3, [r7, #20]
 800aea0:	2338      	movs	r3, #56	; 0x38
 800aea2:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800aea4:	f7ff ff38 	bl	800ad18 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800aea8:	4b3b      	ldr	r3, [pc, #236]	; (800af98 <uxTaskGetSystemState+0x108>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	68ba      	ldr	r2, [r7, #8]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d36a      	bcc.n	800af88 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	3b01      	subs	r3, #1
 800aeb6:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800aeb8:	697a      	ldr	r2, [r7, #20]
 800aeba:	4613      	mov	r3, r2
 800aebc:	00db      	lsls	r3, r3, #3
 800aebe:	4413      	add	r3, r2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	461a      	mov	r2, r3
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	1898      	adds	r0, r3, r2
 800aec8:	693a      	ldr	r2, [r7, #16]
 800aeca:	4613      	mov	r3, r2
 800aecc:	009b      	lsls	r3, r3, #2
 800aece:	4413      	add	r3, r2
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4a32      	ldr	r2, [pc, #200]	; (800af9c <uxTaskGetSystemState+0x10c>)
 800aed4:	4413      	add	r3, r2
 800aed6:	2201      	movs	r2, #1
 800aed8:	4619      	mov	r1, r3
 800aeda:	f000 fbbf 	bl	800b65c <prvListTasksWithinSingleList>
 800aede:	4602      	mov	r2, r0
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	4413      	add	r3, r2
 800aee4:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1e2      	bne.n	800aeb2 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800aeec:	697a      	ldr	r2, [r7, #20]
 800aeee:	4613      	mov	r3, r2
 800aef0:	00db      	lsls	r3, r3, #3
 800aef2:	4413      	add	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	461a      	mov	r2, r3
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	4413      	add	r3, r2
 800aefc:	4a28      	ldr	r2, [pc, #160]	; (800afa0 <uxTaskGetSystemState+0x110>)
 800aefe:	6811      	ldr	r1, [r2, #0]
 800af00:	2202      	movs	r2, #2
 800af02:	4618      	mov	r0, r3
 800af04:	f000 fbaa 	bl	800b65c <prvListTasksWithinSingleList>
 800af08:	4602      	mov	r2, r0
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	4413      	add	r3, r2
 800af0e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800af10:	697a      	ldr	r2, [r7, #20]
 800af12:	4613      	mov	r3, r2
 800af14:	00db      	lsls	r3, r3, #3
 800af16:	4413      	add	r3, r2
 800af18:	009b      	lsls	r3, r3, #2
 800af1a:	461a      	mov	r2, r3
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	4413      	add	r3, r2
 800af20:	4a20      	ldr	r2, [pc, #128]	; (800afa4 <uxTaskGetSystemState+0x114>)
 800af22:	6811      	ldr	r1, [r2, #0]
 800af24:	2202      	movs	r2, #2
 800af26:	4618      	mov	r0, r3
 800af28:	f000 fb98 	bl	800b65c <prvListTasksWithinSingleList>
 800af2c:	4602      	mov	r2, r0
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	4413      	add	r3, r2
 800af32:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800af34:	697a      	ldr	r2, [r7, #20]
 800af36:	4613      	mov	r3, r2
 800af38:	00db      	lsls	r3, r3, #3
 800af3a:	4413      	add	r3, r2
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	461a      	mov	r2, r3
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	4413      	add	r3, r2
 800af44:	2204      	movs	r2, #4
 800af46:	4918      	ldr	r1, [pc, #96]	; (800afa8 <uxTaskGetSystemState+0x118>)
 800af48:	4618      	mov	r0, r3
 800af4a:	f000 fb87 	bl	800b65c <prvListTasksWithinSingleList>
 800af4e:	4602      	mov	r2, r0
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	4413      	add	r3, r2
 800af54:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800af56:	697a      	ldr	r2, [r7, #20]
 800af58:	4613      	mov	r3, r2
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	4413      	add	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	461a      	mov	r2, r3
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	4413      	add	r3, r2
 800af66:	2203      	movs	r2, #3
 800af68:	4910      	ldr	r1, [pc, #64]	; (800afac <uxTaskGetSystemState+0x11c>)
 800af6a:	4618      	mov	r0, r3
 800af6c:	f000 fb76 	bl	800b65c <prvListTasksWithinSingleList>
 800af70:	4602      	mov	r2, r0
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	4413      	add	r3, r2
 800af76:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d004      	beq.n	800af88 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800af7e:	f005 feb4 	bl	8010cea <getRunTimeCounterValue>
 800af82:	4602      	mov	r2, r0
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800af88:	f7ff fed4 	bl	800ad34 <xTaskResumeAll>

		return uxTask;
 800af8c:	697b      	ldr	r3, [r7, #20]
	}
 800af8e:	4618      	mov	r0, r3
 800af90:	3718      	adds	r7, #24
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20000dc8 	.word	0x20000dc8
 800af9c:	200008f8 	.word	0x200008f8
 800afa0:	20000d80 	.word	0x20000d80
 800afa4:	20000d84 	.word	0x20000d84
 800afa8:	20000d9c 	.word	0x20000d9c
 800afac:	20000db4 	.word	0x20000db4

0800afb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b086      	sub	sp, #24
 800afb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800afb6:	2300      	movs	r3, #0
 800afb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afba:	4b4f      	ldr	r3, [pc, #316]	; (800b0f8 <xTaskIncrementTick+0x148>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	f040 808f 	bne.w	800b0e2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800afc4:	4b4d      	ldr	r3, [pc, #308]	; (800b0fc <xTaskIncrementTick+0x14c>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	3301      	adds	r3, #1
 800afca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800afcc:	4a4b      	ldr	r2, [pc, #300]	; (800b0fc <xTaskIncrementTick+0x14c>)
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d120      	bne.n	800b01a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800afd8:	4b49      	ldr	r3, [pc, #292]	; (800b100 <xTaskIncrementTick+0x150>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d00a      	beq.n	800aff8 <xTaskIncrementTick+0x48>
	__asm volatile
 800afe2:	f04f 0320 	mov.w	r3, #32
 800afe6:	f383 8811 	msr	BASEPRI, r3
 800afea:	f3bf 8f6f 	isb	sy
 800afee:	f3bf 8f4f 	dsb	sy
 800aff2:	603b      	str	r3, [r7, #0]
}
 800aff4:	bf00      	nop
 800aff6:	e7fe      	b.n	800aff6 <xTaskIncrementTick+0x46>
 800aff8:	4b41      	ldr	r3, [pc, #260]	; (800b100 <xTaskIncrementTick+0x150>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	60fb      	str	r3, [r7, #12]
 800affe:	4b41      	ldr	r3, [pc, #260]	; (800b104 <xTaskIncrementTick+0x154>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a3f      	ldr	r2, [pc, #252]	; (800b100 <xTaskIncrementTick+0x150>)
 800b004:	6013      	str	r3, [r2, #0]
 800b006:	4a3f      	ldr	r2, [pc, #252]	; (800b104 <xTaskIncrementTick+0x154>)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	6013      	str	r3, [r2, #0]
 800b00c:	4b3e      	ldr	r3, [pc, #248]	; (800b108 <xTaskIncrementTick+0x158>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	3301      	adds	r3, #1
 800b012:	4a3d      	ldr	r2, [pc, #244]	; (800b108 <xTaskIncrementTick+0x158>)
 800b014:	6013      	str	r3, [r2, #0]
 800b016:	f000 fbbf 	bl	800b798 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b01a:	4b3c      	ldr	r3, [pc, #240]	; (800b10c <xTaskIncrementTick+0x15c>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	429a      	cmp	r2, r3
 800b022:	d349      	bcc.n	800b0b8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b024:	4b36      	ldr	r3, [pc, #216]	; (800b100 <xTaskIncrementTick+0x150>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d104      	bne.n	800b038 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b02e:	4b37      	ldr	r3, [pc, #220]	; (800b10c <xTaskIncrementTick+0x15c>)
 800b030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b034:	601a      	str	r2, [r3, #0]
					break;
 800b036:	e03f      	b.n	800b0b8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b038:	4b31      	ldr	r3, [pc, #196]	; (800b100 <xTaskIncrementTick+0x150>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b048:	693a      	ldr	r2, [r7, #16]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d203      	bcs.n	800b058 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b050:	4a2e      	ldr	r2, [pc, #184]	; (800b10c <xTaskIncrementTick+0x15c>)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b056:	e02f      	b.n	800b0b8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	3304      	adds	r3, #4
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fe fe21 	bl	8009ca4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b066:	2b00      	cmp	r3, #0
 800b068:	d004      	beq.n	800b074 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	3318      	adds	r3, #24
 800b06e:	4618      	mov	r0, r3
 800b070:	f7fe fe18 	bl	8009ca4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b078:	4b25      	ldr	r3, [pc, #148]	; (800b110 <xTaskIncrementTick+0x160>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d903      	bls.n	800b088 <xTaskIncrementTick+0xd8>
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b084:	4a22      	ldr	r2, [pc, #136]	; (800b110 <xTaskIncrementTick+0x160>)
 800b086:	6013      	str	r3, [r2, #0]
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b08c:	4613      	mov	r3, r2
 800b08e:	009b      	lsls	r3, r3, #2
 800b090:	4413      	add	r3, r2
 800b092:	009b      	lsls	r3, r3, #2
 800b094:	4a1f      	ldr	r2, [pc, #124]	; (800b114 <xTaskIncrementTick+0x164>)
 800b096:	441a      	add	r2, r3
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	3304      	adds	r3, #4
 800b09c:	4619      	mov	r1, r3
 800b09e:	4610      	mov	r0, r2
 800b0a0:	f7fe fda3 	bl	8009bea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0a8:	4b1b      	ldr	r3, [pc, #108]	; (800b118 <xTaskIncrementTick+0x168>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d3b8      	bcc.n	800b024 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0b6:	e7b5      	b.n	800b024 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b0b8:	4b17      	ldr	r3, [pc, #92]	; (800b118 <xTaskIncrementTick+0x168>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0be:	4915      	ldr	r1, [pc, #84]	; (800b114 <xTaskIncrementTick+0x164>)
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	4413      	add	r3, r2
 800b0c6:	009b      	lsls	r3, r3, #2
 800b0c8:	440b      	add	r3, r1
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d901      	bls.n	800b0d4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b0d4:	4b11      	ldr	r3, [pc, #68]	; (800b11c <xTaskIncrementTick+0x16c>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d007      	beq.n	800b0ec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	617b      	str	r3, [r7, #20]
 800b0e0:	e004      	b.n	800b0ec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b0e2:	4b0f      	ldr	r3, [pc, #60]	; (800b120 <xTaskIncrementTick+0x170>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	4a0d      	ldr	r2, [pc, #52]	; (800b120 <xTaskIncrementTick+0x170>)
 800b0ea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b0ec:	697b      	ldr	r3, [r7, #20]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3718      	adds	r7, #24
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	20000df0 	.word	0x20000df0
 800b0fc:	20000dcc 	.word	0x20000dcc
 800b100:	20000d80 	.word	0x20000d80
 800b104:	20000d84 	.word	0x20000d84
 800b108:	20000de0 	.word	0x20000de0
 800b10c:	20000de8 	.word	0x20000de8
 800b110:	20000dd0 	.word	0x20000dd0
 800b114:	200008f8 	.word	0x200008f8
 800b118:	200008f4 	.word	0x200008f4
 800b11c:	20000ddc 	.word	0x20000ddc
 800b120:	20000dd8 	.word	0x20000dd8

0800b124 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b084      	sub	sp, #16
 800b128:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b12a:	4b33      	ldr	r3, [pc, #204]	; (800b1f8 <vTaskSwitchContext+0xd4>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b132:	4b32      	ldr	r3, [pc, #200]	; (800b1fc <vTaskSwitchContext+0xd8>)
 800b134:	2201      	movs	r2, #1
 800b136:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b138:	e05a      	b.n	800b1f0 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 800b13a:	4b30      	ldr	r3, [pc, #192]	; (800b1fc <vTaskSwitchContext+0xd8>)
 800b13c:	2200      	movs	r2, #0
 800b13e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800b140:	f005 fdd3 	bl	8010cea <getRunTimeCounterValue>
 800b144:	4603      	mov	r3, r0
 800b146:	4a2e      	ldr	r2, [pc, #184]	; (800b200 <vTaskSwitchContext+0xdc>)
 800b148:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800b14a:	4b2d      	ldr	r3, [pc, #180]	; (800b200 <vTaskSwitchContext+0xdc>)
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	4b2d      	ldr	r3, [pc, #180]	; (800b204 <vTaskSwitchContext+0xe0>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	429a      	cmp	r2, r3
 800b154:	d909      	bls.n	800b16a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800b156:	4b2c      	ldr	r3, [pc, #176]	; (800b208 <vTaskSwitchContext+0xe4>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b15c:	4a28      	ldr	r2, [pc, #160]	; (800b200 <vTaskSwitchContext+0xdc>)
 800b15e:	6810      	ldr	r0, [r2, #0]
 800b160:	4a28      	ldr	r2, [pc, #160]	; (800b204 <vTaskSwitchContext+0xe0>)
 800b162:	6812      	ldr	r2, [r2, #0]
 800b164:	1a82      	subs	r2, r0, r2
 800b166:	440a      	add	r2, r1
 800b168:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800b16a:	4b25      	ldr	r3, [pc, #148]	; (800b200 <vTaskSwitchContext+0xdc>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	4a25      	ldr	r2, [pc, #148]	; (800b204 <vTaskSwitchContext+0xe0>)
 800b170:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b172:	4b26      	ldr	r3, [pc, #152]	; (800b20c <vTaskSwitchContext+0xe8>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	e010      	b.n	800b19c <vTaskSwitchContext+0x78>
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d10a      	bne.n	800b196 <vTaskSwitchContext+0x72>
	__asm volatile
 800b180:	f04f 0320 	mov.w	r3, #32
 800b184:	f383 8811 	msr	BASEPRI, r3
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	607b      	str	r3, [r7, #4]
}
 800b192:	bf00      	nop
 800b194:	e7fe      	b.n	800b194 <vTaskSwitchContext+0x70>
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3b01      	subs	r3, #1
 800b19a:	60fb      	str	r3, [r7, #12]
 800b19c:	491c      	ldr	r1, [pc, #112]	; (800b210 <vTaskSwitchContext+0xec>)
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	4613      	mov	r3, r2
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	4413      	add	r3, r2
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	440b      	add	r3, r1
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d0e4      	beq.n	800b17a <vTaskSwitchContext+0x56>
 800b1b0:	68fa      	ldr	r2, [r7, #12]
 800b1b2:	4613      	mov	r3, r2
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	4413      	add	r3, r2
 800b1b8:	009b      	lsls	r3, r3, #2
 800b1ba:	4a15      	ldr	r2, [pc, #84]	; (800b210 <vTaskSwitchContext+0xec>)
 800b1bc:	4413      	add	r3, r2
 800b1be:	60bb      	str	r3, [r7, #8]
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	685a      	ldr	r2, [r3, #4]
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	605a      	str	r2, [r3, #4]
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	685a      	ldr	r2, [r3, #4]
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	3308      	adds	r3, #8
 800b1d2:	429a      	cmp	r2, r3
 800b1d4:	d104      	bne.n	800b1e0 <vTaskSwitchContext+0xbc>
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	605a      	str	r2, [r3, #4]
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	68db      	ldr	r3, [r3, #12]
 800b1e6:	4a08      	ldr	r2, [pc, #32]	; (800b208 <vTaskSwitchContext+0xe4>)
 800b1e8:	6013      	str	r3, [r2, #0]
 800b1ea:	4a08      	ldr	r2, [pc, #32]	; (800b20c <vTaskSwitchContext+0xe8>)
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6013      	str	r3, [r2, #0]
}
 800b1f0:	bf00      	nop
 800b1f2:	3710      	adds	r7, #16
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	20000df0 	.word	0x20000df0
 800b1fc:	20000ddc 	.word	0x20000ddc
 800b200:	20000df8 	.word	0x20000df8
 800b204:	20000df4 	.word	0x20000df4
 800b208:	200008f4 	.word	0x200008f4
 800b20c:	20000dd0 	.word	0x20000dd0
 800b210:	200008f8 	.word	0x200008f8

0800b214 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d10a      	bne.n	800b23a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b224:	f04f 0320 	mov.w	r3, #32
 800b228:	f383 8811 	msr	BASEPRI, r3
 800b22c:	f3bf 8f6f 	isb	sy
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	60fb      	str	r3, [r7, #12]
}
 800b236:	bf00      	nop
 800b238:	e7fe      	b.n	800b238 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b23a:	4b07      	ldr	r3, [pc, #28]	; (800b258 <vTaskPlaceOnEventList+0x44>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	3318      	adds	r3, #24
 800b240:	4619      	mov	r1, r3
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f7fe fcf5 	bl	8009c32 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b248:	2101      	movs	r1, #1
 800b24a:	6838      	ldr	r0, [r7, #0]
 800b24c:	f000 fce4 	bl	800bc18 <prvAddCurrentTaskToDelayedList>
}
 800b250:	bf00      	nop
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	200008f4 	.word	0x200008f4

0800b25c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b086      	sub	sp, #24
 800b260:	af00      	add	r7, sp, #0
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d10a      	bne.n	800b284 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b26e:	f04f 0320 	mov.w	r3, #32
 800b272:	f383 8811 	msr	BASEPRI, r3
 800b276:	f3bf 8f6f 	isb	sy
 800b27a:	f3bf 8f4f 	dsb	sy
 800b27e:	617b      	str	r3, [r7, #20]
}
 800b280:	bf00      	nop
 800b282:	e7fe      	b.n	800b282 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b284:	4b0a      	ldr	r3, [pc, #40]	; (800b2b0 <vTaskPlaceOnEventListRestricted+0x54>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	3318      	adds	r3, #24
 800b28a:	4619      	mov	r1, r3
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f7fe fcac 	bl	8009bea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d002      	beq.n	800b29e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b298:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b29c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b29e:	6879      	ldr	r1, [r7, #4]
 800b2a0:	68b8      	ldr	r0, [r7, #8]
 800b2a2:	f000 fcb9 	bl	800bc18 <prvAddCurrentTaskToDelayedList>
	}
 800b2a6:	bf00      	nop
 800b2a8:	3718      	adds	r7, #24
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop
 800b2b0:	200008f4 	.word	0x200008f4

0800b2b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b086      	sub	sp, #24
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68db      	ldr	r3, [r3, #12]
 800b2c0:	68db      	ldr	r3, [r3, #12]
 800b2c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d10a      	bne.n	800b2e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b2ca:	f04f 0320 	mov.w	r3, #32
 800b2ce:	f383 8811 	msr	BASEPRI, r3
 800b2d2:	f3bf 8f6f 	isb	sy
 800b2d6:	f3bf 8f4f 	dsb	sy
 800b2da:	60fb      	str	r3, [r7, #12]
}
 800b2dc:	bf00      	nop
 800b2de:	e7fe      	b.n	800b2de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	3318      	adds	r3, #24
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7fe fcdd 	bl	8009ca4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2ea:	4b1e      	ldr	r3, [pc, #120]	; (800b364 <xTaskRemoveFromEventList+0xb0>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d11d      	bne.n	800b32e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f7fe fcd4 	bl	8009ca4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b300:	4b19      	ldr	r3, [pc, #100]	; (800b368 <xTaskRemoveFromEventList+0xb4>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	429a      	cmp	r2, r3
 800b306:	d903      	bls.n	800b310 <xTaskRemoveFromEventList+0x5c>
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b30c:	4a16      	ldr	r2, [pc, #88]	; (800b368 <xTaskRemoveFromEventList+0xb4>)
 800b30e:	6013      	str	r3, [r2, #0]
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b314:	4613      	mov	r3, r2
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	4413      	add	r3, r2
 800b31a:	009b      	lsls	r3, r3, #2
 800b31c:	4a13      	ldr	r2, [pc, #76]	; (800b36c <xTaskRemoveFromEventList+0xb8>)
 800b31e:	441a      	add	r2, r3
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	3304      	adds	r3, #4
 800b324:	4619      	mov	r1, r3
 800b326:	4610      	mov	r0, r2
 800b328:	f7fe fc5f 	bl	8009bea <vListInsertEnd>
 800b32c:	e005      	b.n	800b33a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	3318      	adds	r3, #24
 800b332:	4619      	mov	r1, r3
 800b334:	480e      	ldr	r0, [pc, #56]	; (800b370 <xTaskRemoveFromEventList+0xbc>)
 800b336:	f7fe fc58 	bl	8009bea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b33e:	4b0d      	ldr	r3, [pc, #52]	; (800b374 <xTaskRemoveFromEventList+0xc0>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b344:	429a      	cmp	r2, r3
 800b346:	d905      	bls.n	800b354 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b348:	2301      	movs	r3, #1
 800b34a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b34c:	4b0a      	ldr	r3, [pc, #40]	; (800b378 <xTaskRemoveFromEventList+0xc4>)
 800b34e:	2201      	movs	r2, #1
 800b350:	601a      	str	r2, [r3, #0]
 800b352:	e001      	b.n	800b358 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b354:	2300      	movs	r3, #0
 800b356:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b358:	697b      	ldr	r3, [r7, #20]
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3718      	adds	r7, #24
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
 800b362:	bf00      	nop
 800b364:	20000df0 	.word	0x20000df0
 800b368:	20000dd0 	.word	0x20000dd0
 800b36c:	200008f8 	.word	0x200008f8
 800b370:	20000d88 	.word	0x20000d88
 800b374:	200008f4 	.word	0x200008f4
 800b378:	20000ddc 	.word	0x20000ddc

0800b37c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b37c:	b480      	push	{r7}
 800b37e:	b083      	sub	sp, #12
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b384:	4b06      	ldr	r3, [pc, #24]	; (800b3a0 <vTaskInternalSetTimeOutState+0x24>)
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b38c:	4b05      	ldr	r3, [pc, #20]	; (800b3a4 <vTaskInternalSetTimeOutState+0x28>)
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	605a      	str	r2, [r3, #4]
}
 800b394:	bf00      	nop
 800b396:	370c      	adds	r7, #12
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	20000de0 	.word	0x20000de0
 800b3a4:	20000dcc 	.word	0x20000dcc

0800b3a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b088      	sub	sp, #32
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d10a      	bne.n	800b3ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b3b8:	f04f 0320 	mov.w	r3, #32
 800b3bc:	f383 8811 	msr	BASEPRI, r3
 800b3c0:	f3bf 8f6f 	isb	sy
 800b3c4:	f3bf 8f4f 	dsb	sy
 800b3c8:	613b      	str	r3, [r7, #16]
}
 800b3ca:	bf00      	nop
 800b3cc:	e7fe      	b.n	800b3cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d10a      	bne.n	800b3ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b3d4:	f04f 0320 	mov.w	r3, #32
 800b3d8:	f383 8811 	msr	BASEPRI, r3
 800b3dc:	f3bf 8f6f 	isb	sy
 800b3e0:	f3bf 8f4f 	dsb	sy
 800b3e4:	60fb      	str	r3, [r7, #12]
}
 800b3e6:	bf00      	nop
 800b3e8:	e7fe      	b.n	800b3e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b3ea:	f001 f8e3 	bl	800c5b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b3ee:	4b1d      	ldr	r3, [pc, #116]	; (800b464 <xTaskCheckForTimeOut+0xbc>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	69ba      	ldr	r2, [r7, #24]
 800b3fa:	1ad3      	subs	r3, r2, r3
 800b3fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b406:	d102      	bne.n	800b40e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b408:	2300      	movs	r3, #0
 800b40a:	61fb      	str	r3, [r7, #28]
 800b40c:	e023      	b.n	800b456 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	4b15      	ldr	r3, [pc, #84]	; (800b468 <xTaskCheckForTimeOut+0xc0>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	429a      	cmp	r2, r3
 800b418:	d007      	beq.n	800b42a <xTaskCheckForTimeOut+0x82>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	69ba      	ldr	r2, [r7, #24]
 800b420:	429a      	cmp	r2, r3
 800b422:	d302      	bcc.n	800b42a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b424:	2301      	movs	r3, #1
 800b426:	61fb      	str	r3, [r7, #28]
 800b428:	e015      	b.n	800b456 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	697a      	ldr	r2, [r7, #20]
 800b430:	429a      	cmp	r2, r3
 800b432:	d20b      	bcs.n	800b44c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	1ad2      	subs	r2, r2, r3
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f7ff ff9b 	bl	800b37c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b446:	2300      	movs	r3, #0
 800b448:	61fb      	str	r3, [r7, #28]
 800b44a:	e004      	b.n	800b456 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	2200      	movs	r2, #0
 800b450:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b452:	2301      	movs	r3, #1
 800b454:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b456:	f001 f8dd 	bl	800c614 <vPortExitCritical>

	return xReturn;
 800b45a:	69fb      	ldr	r3, [r7, #28]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3720      	adds	r7, #32
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}
 800b464:	20000dcc 	.word	0x20000dcc
 800b468:	20000de0 	.word	0x20000de0

0800b46c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b470:	4b03      	ldr	r3, [pc, #12]	; (800b480 <vTaskMissedYield+0x14>)
 800b472:	2201      	movs	r2, #1
 800b474:	601a      	str	r2, [r3, #0]
}
 800b476:	bf00      	nop
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr
 800b480:	20000ddc 	.word	0x20000ddc

0800b484 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b48c:	f000 f852 	bl	800b534 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b490:	4b06      	ldr	r3, [pc, #24]	; (800b4ac <prvIdleTask+0x28>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	2b01      	cmp	r3, #1
 800b496:	d9f9      	bls.n	800b48c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b498:	4b05      	ldr	r3, [pc, #20]	; (800b4b0 <prvIdleTask+0x2c>)
 800b49a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b49e:	601a      	str	r2, [r3, #0]
 800b4a0:	f3bf 8f4f 	dsb	sy
 800b4a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b4a8:	e7f0      	b.n	800b48c <prvIdleTask+0x8>
 800b4aa:	bf00      	nop
 800b4ac:	200008f8 	.word	0x200008f8
 800b4b0:	e000ed04 	.word	0xe000ed04

0800b4b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	607b      	str	r3, [r7, #4]
 800b4be:	e00c      	b.n	800b4da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	4413      	add	r3, r2
 800b4c8:	009b      	lsls	r3, r3, #2
 800b4ca:	4a12      	ldr	r2, [pc, #72]	; (800b514 <prvInitialiseTaskLists+0x60>)
 800b4cc:	4413      	add	r3, r2
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7fe fb5e 	bl	8009b90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	607b      	str	r3, [r7, #4]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2b37      	cmp	r3, #55	; 0x37
 800b4de:	d9ef      	bls.n	800b4c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4e0:	480d      	ldr	r0, [pc, #52]	; (800b518 <prvInitialiseTaskLists+0x64>)
 800b4e2:	f7fe fb55 	bl	8009b90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b4e6:	480d      	ldr	r0, [pc, #52]	; (800b51c <prvInitialiseTaskLists+0x68>)
 800b4e8:	f7fe fb52 	bl	8009b90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b4ec:	480c      	ldr	r0, [pc, #48]	; (800b520 <prvInitialiseTaskLists+0x6c>)
 800b4ee:	f7fe fb4f 	bl	8009b90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b4f2:	480c      	ldr	r0, [pc, #48]	; (800b524 <prvInitialiseTaskLists+0x70>)
 800b4f4:	f7fe fb4c 	bl	8009b90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b4f8:	480b      	ldr	r0, [pc, #44]	; (800b528 <prvInitialiseTaskLists+0x74>)
 800b4fa:	f7fe fb49 	bl	8009b90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b4fe:	4b0b      	ldr	r3, [pc, #44]	; (800b52c <prvInitialiseTaskLists+0x78>)
 800b500:	4a05      	ldr	r2, [pc, #20]	; (800b518 <prvInitialiseTaskLists+0x64>)
 800b502:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b504:	4b0a      	ldr	r3, [pc, #40]	; (800b530 <prvInitialiseTaskLists+0x7c>)
 800b506:	4a05      	ldr	r2, [pc, #20]	; (800b51c <prvInitialiseTaskLists+0x68>)
 800b508:	601a      	str	r2, [r3, #0]
}
 800b50a:	bf00      	nop
 800b50c:	3708      	adds	r7, #8
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	200008f8 	.word	0x200008f8
 800b518:	20000d58 	.word	0x20000d58
 800b51c:	20000d6c 	.word	0x20000d6c
 800b520:	20000d88 	.word	0x20000d88
 800b524:	20000d9c 	.word	0x20000d9c
 800b528:	20000db4 	.word	0x20000db4
 800b52c:	20000d80 	.word	0x20000d80
 800b530:	20000d84 	.word	0x20000d84

0800b534 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b53a:	e019      	b.n	800b570 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b53c:	f001 f83a 	bl	800c5b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b540:	4b10      	ldr	r3, [pc, #64]	; (800b584 <prvCheckTasksWaitingTermination+0x50>)
 800b542:	68db      	ldr	r3, [r3, #12]
 800b544:	68db      	ldr	r3, [r3, #12]
 800b546:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	3304      	adds	r3, #4
 800b54c:	4618      	mov	r0, r3
 800b54e:	f7fe fba9 	bl	8009ca4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b552:	4b0d      	ldr	r3, [pc, #52]	; (800b588 <prvCheckTasksWaitingTermination+0x54>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	3b01      	subs	r3, #1
 800b558:	4a0b      	ldr	r2, [pc, #44]	; (800b588 <prvCheckTasksWaitingTermination+0x54>)
 800b55a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b55c:	4b0b      	ldr	r3, [pc, #44]	; (800b58c <prvCheckTasksWaitingTermination+0x58>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	3b01      	subs	r3, #1
 800b562:	4a0a      	ldr	r2, [pc, #40]	; (800b58c <prvCheckTasksWaitingTermination+0x58>)
 800b564:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b566:	f001 f855 	bl	800c614 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 f8e4 	bl	800b738 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b570:	4b06      	ldr	r3, [pc, #24]	; (800b58c <prvCheckTasksWaitingTermination+0x58>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1e1      	bne.n	800b53c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b578:	bf00      	nop
 800b57a:	bf00      	nop
 800b57c:	3708      	adds	r7, #8
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	20000d9c 	.word	0x20000d9c
 800b588:	20000dc8 	.word	0x20000dc8
 800b58c:	20000db0 	.word	0x20000db0

0800b590 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800b590:	b580      	push	{r7, lr}
 800b592:	b086      	sub	sp, #24
 800b594:	af00      	add	r7, sp, #0
 800b596:	60f8      	str	r0, [r7, #12]
 800b598:	60b9      	str	r1, [r7, #8]
 800b59a:	607a      	str	r2, [r7, #4]
 800b59c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d102      	bne.n	800b5aa <vTaskGetInfo+0x1a>
 800b5a4:	4b2c      	ldr	r3, [pc, #176]	; (800b658 <vTaskGetInfo+0xc8>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	e000      	b.n	800b5ac <vTaskGetInfo+0x1c>
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800b5e6:	78fb      	ldrb	r3, [r7, #3]
 800b5e8:	2b05      	cmp	r3, #5
 800b5ea:	d01a      	beq.n	800b622 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800b5ec:	4b1a      	ldr	r3, [pc, #104]	; (800b658 <vTaskGetInfo+0xc8>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	697a      	ldr	r2, [r7, #20]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d103      	bne.n	800b5fe <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	731a      	strb	r2, [r3, #12]
 800b5fc:	e018      	b.n	800b630 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	78fa      	ldrb	r2, [r7, #3]
 800b602:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800b604:	78fb      	ldrb	r3, [r7, #3]
 800b606:	2b03      	cmp	r3, #3
 800b608:	d112      	bne.n	800b630 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800b60a:	f7ff fb85 	bl	800ad18 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b612:	2b00      	cmp	r3, #0
 800b614:	d002      	beq.n	800b61c <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	2202      	movs	r2, #2
 800b61a:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800b61c:	f7ff fb8a 	bl	800ad34 <xTaskResumeAll>
 800b620:	e006      	b.n	800b630 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800b622:	6978      	ldr	r0, [r7, #20]
 800b624:	f7ff faaa 	bl	800ab7c <eTaskGetState>
 800b628:	4603      	mov	r3, r0
 800b62a:	461a      	mov	r2, r3
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d009      	beq.n	800b64a <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b63a:	4618      	mov	r0, r3
 800b63c:	f000 f860 	bl	800b700 <prvTaskCheckFreeStackSpace>
 800b640:	4603      	mov	r3, r0
 800b642:	461a      	mov	r2, r3
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800b648:	e002      	b.n	800b650 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	2200      	movs	r2, #0
 800b64e:	841a      	strh	r2, [r3, #32]
	}
 800b650:	bf00      	nop
 800b652:	3718      	adds	r7, #24
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	200008f4 	.word	0x200008f4

0800b65c <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b08a      	sub	sp, #40	; 0x28
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	60b9      	str	r1, [r7, #8]
 800b666:	4613      	mov	r3, r2
 800b668:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d03f      	beq.n	800b6f6 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	623b      	str	r3, [r7, #32]
 800b67a:	6a3b      	ldr	r3, [r7, #32]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	685a      	ldr	r2, [r3, #4]
 800b680:	6a3b      	ldr	r3, [r7, #32]
 800b682:	605a      	str	r2, [r3, #4]
 800b684:	6a3b      	ldr	r3, [r7, #32]
 800b686:	685a      	ldr	r2, [r3, #4]
 800b688:	6a3b      	ldr	r3, [r7, #32]
 800b68a:	3308      	adds	r3, #8
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d104      	bne.n	800b69a <prvListTasksWithinSingleList+0x3e>
 800b690:	6a3b      	ldr	r3, [r7, #32]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	685a      	ldr	r2, [r3, #4]
 800b696:	6a3b      	ldr	r3, [r7, #32]
 800b698:	605a      	str	r2, [r3, #4]
 800b69a:	6a3b      	ldr	r3, [r7, #32]
 800b69c:	685b      	ldr	r3, [r3, #4]
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	61bb      	str	r3, [r7, #24]
 800b6a6:	69bb      	ldr	r3, [r7, #24]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	685a      	ldr	r2, [r3, #4]
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	605a      	str	r2, [r3, #4]
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	685a      	ldr	r2, [r3, #4]
 800b6b4:	69bb      	ldr	r3, [r7, #24]
 800b6b6:	3308      	adds	r3, #8
 800b6b8:	429a      	cmp	r2, r3
 800b6ba:	d104      	bne.n	800b6c6 <prvListTasksWithinSingleList+0x6a>
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	685a      	ldr	r2, [r3, #4]
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	605a      	str	r2, [r3, #4]
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800b6ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6d0:	4613      	mov	r3, r2
 800b6d2:	00db      	lsls	r3, r3, #3
 800b6d4:	4413      	add	r3, r2
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	461a      	mov	r2, r3
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	1899      	adds	r1, r3, r2
 800b6de:	79fb      	ldrb	r3, [r7, #7]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	6978      	ldr	r0, [r7, #20]
 800b6e4:	f7ff ff54 	bl	800b590 <vTaskGetInfo>
				uxTask++;
 800b6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ea:	3301      	adds	r3, #1
 800b6ec:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800b6ee:	697a      	ldr	r2, [r7, #20]
 800b6f0:	69fb      	ldr	r3, [r7, #28]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d1d5      	bne.n	800b6a2 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800b6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3728      	adds	r7, #40	; 0x28
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b700:	b480      	push	{r7}
 800b702:	b085      	sub	sp, #20
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b708:	2300      	movs	r3, #0
 800b70a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b70c:	e005      	b.n	800b71a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	3301      	adds	r3, #1
 800b712:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	3301      	adds	r3, #1
 800b718:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	2ba5      	cmp	r3, #165	; 0xa5
 800b720:	d0f5      	beq.n	800b70e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	089b      	lsrs	r3, r3, #2
 800b726:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	b29b      	uxth	r3, r3
	}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3714      	adds	r7, #20
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b746:	2b00      	cmp	r3, #0
 800b748:	d108      	bne.n	800b75c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b74e:	4618      	mov	r0, r3
 800b750:	f001 f91e 	bl	800c990 <vPortFree>
				vPortFree( pxTCB );
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f001 f91b 	bl	800c990 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b75a:	e018      	b.n	800b78e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b762:	2b01      	cmp	r3, #1
 800b764:	d103      	bne.n	800b76e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f001 f912 	bl	800c990 <vPortFree>
	}
 800b76c:	e00f      	b.n	800b78e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b774:	2b02      	cmp	r3, #2
 800b776:	d00a      	beq.n	800b78e <prvDeleteTCB+0x56>
	__asm volatile
 800b778:	f04f 0320 	mov.w	r3, #32
 800b77c:	f383 8811 	msr	BASEPRI, r3
 800b780:	f3bf 8f6f 	isb	sy
 800b784:	f3bf 8f4f 	dsb	sy
 800b788:	60fb      	str	r3, [r7, #12]
}
 800b78a:	bf00      	nop
 800b78c:	e7fe      	b.n	800b78c <prvDeleteTCB+0x54>
	}
 800b78e:	bf00      	nop
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
	...

0800b798 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b798:	b480      	push	{r7}
 800b79a:	b083      	sub	sp, #12
 800b79c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b79e:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <prvResetNextTaskUnblockTime+0x38>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d104      	bne.n	800b7b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b7a8:	4b0a      	ldr	r3, [pc, #40]	; (800b7d4 <prvResetNextTaskUnblockTime+0x3c>)
 800b7aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b7b0:	e008      	b.n	800b7c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7b2:	4b07      	ldr	r3, [pc, #28]	; (800b7d0 <prvResetNextTaskUnblockTime+0x38>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	68db      	ldr	r3, [r3, #12]
 800b7ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	4a04      	ldr	r2, [pc, #16]	; (800b7d4 <prvResetNextTaskUnblockTime+0x3c>)
 800b7c2:	6013      	str	r3, [r2, #0]
}
 800b7c4:	bf00      	nop
 800b7c6:	370c      	adds	r7, #12
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr
 800b7d0:	20000d80 	.word	0x20000d80
 800b7d4:	20000de8 	.word	0x20000de8

0800b7d8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b7d8:	b480      	push	{r7}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b7de:	4b05      	ldr	r3, [pc, #20]	; (800b7f4 <xTaskGetCurrentTaskHandle+0x1c>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b7e4:	687b      	ldr	r3, [r7, #4]
	}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	370c      	adds	r7, #12
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
 800b7f2:	bf00      	nop
 800b7f4:	200008f4 	.word	0x200008f4

0800b7f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b7fe:	4b0b      	ldr	r3, [pc, #44]	; (800b82c <xTaskGetSchedulerState+0x34>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d102      	bne.n	800b80c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b806:	2301      	movs	r3, #1
 800b808:	607b      	str	r3, [r7, #4]
 800b80a:	e008      	b.n	800b81e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b80c:	4b08      	ldr	r3, [pc, #32]	; (800b830 <xTaskGetSchedulerState+0x38>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d102      	bne.n	800b81a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b814:	2302      	movs	r3, #2
 800b816:	607b      	str	r3, [r7, #4]
 800b818:	e001      	b.n	800b81e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b81a:	2300      	movs	r3, #0
 800b81c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b81e:	687b      	ldr	r3, [r7, #4]
	}
 800b820:	4618      	mov	r0, r3
 800b822:	370c      	adds	r7, #12
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr
 800b82c:	20000dd4 	.word	0x20000dd4
 800b830:	20000df0 	.word	0x20000df0

0800b834 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b834:	b580      	push	{r7, lr}
 800b836:	b086      	sub	sp, #24
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b840:	2300      	movs	r3, #0
 800b842:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d056      	beq.n	800b8f8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b84a:	4b2e      	ldr	r3, [pc, #184]	; (800b904 <xTaskPriorityDisinherit+0xd0>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	693a      	ldr	r2, [r7, #16]
 800b850:	429a      	cmp	r2, r3
 800b852:	d00a      	beq.n	800b86a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b854:	f04f 0320 	mov.w	r3, #32
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	60fb      	str	r3, [r7, #12]
}
 800b866:	bf00      	nop
 800b868:	e7fe      	b.n	800b868 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d10a      	bne.n	800b888 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b872:	f04f 0320 	mov.w	r3, #32
 800b876:	f383 8811 	msr	BASEPRI, r3
 800b87a:	f3bf 8f6f 	isb	sy
 800b87e:	f3bf 8f4f 	dsb	sy
 800b882:	60bb      	str	r3, [r7, #8]
}
 800b884:	bf00      	nop
 800b886:	e7fe      	b.n	800b886 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b88c:	1e5a      	subs	r2, r3, #1
 800b88e:	693b      	ldr	r3, [r7, #16]
 800b890:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d02c      	beq.n	800b8f8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d128      	bne.n	800b8f8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe f9fa 	bl	8009ca4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8c8:	4b0f      	ldr	r3, [pc, #60]	; (800b908 <xTaskPriorityDisinherit+0xd4>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d903      	bls.n	800b8d8 <xTaskPriorityDisinherit+0xa4>
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d4:	4a0c      	ldr	r2, [pc, #48]	; (800b908 <xTaskPriorityDisinherit+0xd4>)
 800b8d6:	6013      	str	r3, [r2, #0]
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8dc:	4613      	mov	r3, r2
 800b8de:	009b      	lsls	r3, r3, #2
 800b8e0:	4413      	add	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4a09      	ldr	r2, [pc, #36]	; (800b90c <xTaskPriorityDisinherit+0xd8>)
 800b8e6:	441a      	add	r2, r3
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	3304      	adds	r3, #4
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	4610      	mov	r0, r2
 800b8f0:	f7fe f97b 	bl	8009bea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8f8:	697b      	ldr	r3, [r7, #20]
	}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3718      	adds	r7, #24
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	200008f4 	.word	0x200008f4
 800b908:	20000dd0 	.word	0x20000dd0
 800b90c:	200008f8 	.word	0x200008f8

0800b910 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800b91a:	6839      	ldr	r1, [r7, #0]
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f006 fe1f 	bl	8012560 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f7f4 fc64 	bl	80001f0 <strlen>
 800b928:	60f8      	str	r0, [r7, #12]
 800b92a:	e007      	b.n	800b93c <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800b92c:	687a      	ldr	r2, [r7, #4]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	4413      	add	r3, r2
 800b932:	2220      	movs	r2, #32
 800b934:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	3301      	adds	r3, #1
 800b93a:	60fb      	str	r3, [r7, #12]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	2b0e      	cmp	r3, #14
 800b940:	d9f4      	bls.n	800b92c <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800b942:	687a      	ldr	r2, [r7, #4]
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	4413      	add	r3, r2
 800b948:	2200      	movs	r2, #0
 800b94a:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	4413      	add	r3, r2
	}
 800b952:	4618      	mov	r0, r3
 800b954:	3710      	adds	r7, #16
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
	...

0800b95c <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b088      	sub	sp, #32
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800b96a:	4b3a      	ldr	r3, [pc, #232]	; (800ba54 <vTaskGetRunTimeStats+0xf8>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800b970:	4b38      	ldr	r3, [pc, #224]	; (800ba54 <vTaskGetRunTimeStats+0xf8>)
 800b972:	681a      	ldr	r2, [r3, #0]
 800b974:	4613      	mov	r3, r2
 800b976:	00db      	lsls	r3, r3, #3
 800b978:	4413      	add	r3, r2
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	4618      	mov	r0, r3
 800b97e:	f000 ff3b 	bl	800c7f8 <pvPortMalloc>
 800b982:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d05f      	beq.n	800ba4a <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800b98a:	f107 030c 	add.w	r3, r7, #12
 800b98e:	461a      	mov	r2, r3
 800b990:	69b9      	ldr	r1, [r7, #24]
 800b992:	6978      	ldr	r0, [r7, #20]
 800b994:	f7ff fa7c 	bl	800ae90 <uxTaskGetSystemState>
 800b998:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	4a2e      	ldr	r2, [pc, #184]	; (800ba58 <vTaskGetRunTimeStats+0xfc>)
 800b99e:	fba2 2303 	umull	r2, r3, r2, r3
 800b9a2:	095b      	lsrs	r3, r3, #5
 800b9a4:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d04b      	beq.n	800ba44 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	61fb      	str	r3, [r7, #28]
 800b9b0:	e044      	b.n	800ba3c <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800b9b2:	69fa      	ldr	r2, [r7, #28]
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	00db      	lsls	r3, r3, #3
 800b9b8:	4413      	add	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	461a      	mov	r2, r3
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	699a      	ldr	r2, [r3, #24]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9ca:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800b9cc:	69fa      	ldr	r2, [r7, #28]
 800b9ce:	4613      	mov	r3, r2
 800b9d0:	00db      	lsls	r3, r3, #3
 800b9d2:	4413      	add	r3, r2
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	4413      	add	r3, r2
 800b9dc:	685b      	ldr	r3, [r3, #4]
 800b9de:	4619      	mov	r1, r3
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7ff ff95 	bl	800b910 <prvWriteNameToBuffer>
 800b9e6:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d00e      	beq.n	800ba0c <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800b9ee:	69fa      	ldr	r2, [r7, #28]
 800b9f0:	4613      	mov	r3, r2
 800b9f2:	00db      	lsls	r3, r3, #3
 800b9f4:	4413      	add	r3, r2
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	4413      	add	r3, r2
 800b9fe:	699a      	ldr	r2, [r3, #24]
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	4916      	ldr	r1, [pc, #88]	; (800ba5c <vTaskGetRunTimeStats+0x100>)
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f006 fd8b 	bl	8012520 <siprintf>
 800ba0a:	e00d      	b.n	800ba28 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800ba0c:	69fa      	ldr	r2, [r7, #28]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	00db      	lsls	r3, r3, #3
 800ba12:	4413      	add	r3, r2
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	461a      	mov	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	4413      	add	r3, r2
 800ba1c:	699b      	ldr	r3, [r3, #24]
 800ba1e:	461a      	mov	r2, r3
 800ba20:	490f      	ldr	r1, [pc, #60]	; (800ba60 <vTaskGetRunTimeStats+0x104>)
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f006 fd7c 	bl	8012520 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f7f4 fbe1 	bl	80001f0 <strlen>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4413      	add	r3, r2
 800ba34:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 800ba36:	69fb      	ldr	r3, [r7, #28]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	61fb      	str	r3, [r7, #28]
 800ba3c:	69fa      	ldr	r2, [r7, #28]
 800ba3e:	69bb      	ldr	r3, [r7, #24]
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d3b6      	bcc.n	800b9b2 <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800ba44:	6978      	ldr	r0, [r7, #20]
 800ba46:	f000 ffa3 	bl	800c990 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba4a:	bf00      	nop
 800ba4c:	3720      	adds	r7, #32
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
 800ba52:	bf00      	nop
 800ba54:	20000dc8 	.word	0x20000dc8
 800ba58:	51eb851f 	.word	0x51eb851f
 800ba5c:	08015350 	.word	0x08015350
 800ba60:	0801535c 	.word	0x0801535c

0800ba64 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800ba6e:	f000 fda1 	bl	800c5b4 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800ba72:	4b1e      	ldr	r3, [pc, #120]	; (800baec <ulTaskNotifyTake+0x88>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d113      	bne.n	800baa4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ba7c:	4b1b      	ldr	r3, [pc, #108]	; (800baec <ulTaskNotifyTake+0x88>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	2201      	movs	r2, #1
 800ba82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d00b      	beq.n	800baa4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba8c:	2101      	movs	r1, #1
 800ba8e:	6838      	ldr	r0, [r7, #0]
 800ba90:	f000 f8c2 	bl	800bc18 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800ba94:	4b16      	ldr	r3, [pc, #88]	; (800baf0 <ulTaskNotifyTake+0x8c>)
 800ba96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba9a:	601a      	str	r2, [r3, #0]
 800ba9c:	f3bf 8f4f 	dsb	sy
 800baa0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800baa4:	f000 fdb6 	bl	800c614 <vPortExitCritical>

		taskENTER_CRITICAL();
 800baa8:	f000 fd84 	bl	800c5b4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800baac:	4b0f      	ldr	r3, [pc, #60]	; (800baec <ulTaskNotifyTake+0x88>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bab2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d00c      	beq.n	800bad4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d004      	beq.n	800baca <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800bac0:	4b0a      	ldr	r3, [pc, #40]	; (800baec <ulTaskNotifyTake+0x88>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	2200      	movs	r2, #0
 800bac6:	659a      	str	r2, [r3, #88]	; 0x58
 800bac8:	e004      	b.n	800bad4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800baca:	4b08      	ldr	r3, [pc, #32]	; (800baec <ulTaskNotifyTake+0x88>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	68fa      	ldr	r2, [r7, #12]
 800bad0:	3a01      	subs	r2, #1
 800bad2:	659a      	str	r2, [r3, #88]	; 0x58
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bad4:	4b05      	ldr	r3, [pc, #20]	; (800baec <ulTaskNotifyTake+0x88>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2200      	movs	r2, #0
 800bada:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 800bade:	f000 fd99 	bl	800c614 <vPortExitCritical>

		return ulReturn;
 800bae2:	68fb      	ldr	r3, [r7, #12]
	}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3710      	adds	r7, #16
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	200008f4 	.word	0x200008f4
 800baf0:	e000ed04 	.word	0xe000ed04

0800baf4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08a      	sub	sp, #40	; 0x28
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10a      	bne.n	800bb1a <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 800bb04:	f04f 0320 	mov.w	r3, #32
 800bb08:	f383 8811 	msr	BASEPRI, r3
 800bb0c:	f3bf 8f6f 	isb	sy
 800bb10:	f3bf 8f4f 	dsb	sy
 800bb14:	61bb      	str	r3, [r7, #24]
}
 800bb16:	bf00      	nop
 800bb18:	e7fe      	b.n	800bb18 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb1a:	f000 fe2d 	bl	800c778 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 800bb22:	f3ef 8211 	mrs	r2, BASEPRI
 800bb26:	f04f 0320 	mov.w	r3, #32
 800bb2a:	f383 8811 	msr	BASEPRI, r3
 800bb2e:	f3bf 8f6f 	isb	sy
 800bb32:	f3bf 8f4f 	dsb	sy
 800bb36:	617a      	str	r2, [r7, #20]
 800bb38:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bb3a:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bb3c:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bb3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bb44:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bb46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb48:	2202      	movs	r2, #2
 800bb4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb52:	1c5a      	adds	r2, r3, #1
 800bb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb56:	659a      	str	r2, [r3, #88]	; 0x58

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bb58:	7ffb      	ldrb	r3, [r7, #31]
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	d146      	bne.n	800bbec <vTaskNotifyGiveFromISR+0xf8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00a      	beq.n	800bb7c <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 800bb66:	f04f 0320 	mov.w	r3, #32
 800bb6a:	f383 8811 	msr	BASEPRI, r3
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f3bf 8f4f 	dsb	sy
 800bb76:	60fb      	str	r3, [r7, #12]
}
 800bb78:	bf00      	nop
 800bb7a:	e7fe      	b.n	800bb7a <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb7c:	4b20      	ldr	r3, [pc, #128]	; (800bc00 <vTaskNotifyGiveFromISR+0x10c>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d11d      	bne.n	800bbc0 <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb86:	3304      	adds	r3, #4
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7fe f88b 	bl	8009ca4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb92:	4b1c      	ldr	r3, [pc, #112]	; (800bc04 <vTaskNotifyGiveFromISR+0x110>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d903      	bls.n	800bba2 <vTaskNotifyGiveFromISR+0xae>
 800bb9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb9e:	4a19      	ldr	r2, [pc, #100]	; (800bc04 <vTaskNotifyGiveFromISR+0x110>)
 800bba0:	6013      	str	r3, [r2, #0]
 800bba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bba6:	4613      	mov	r3, r2
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	4413      	add	r3, r2
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	4a16      	ldr	r2, [pc, #88]	; (800bc08 <vTaskNotifyGiveFromISR+0x114>)
 800bbb0:	441a      	add	r2, r3
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb4:	3304      	adds	r3, #4
 800bbb6:	4619      	mov	r1, r3
 800bbb8:	4610      	mov	r0, r2
 800bbba:	f7fe f816 	bl	8009bea <vListInsertEnd>
 800bbbe:	e005      	b.n	800bbcc <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bbc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbc2:	3318      	adds	r3, #24
 800bbc4:	4619      	mov	r1, r3
 800bbc6:	4811      	ldr	r0, [pc, #68]	; (800bc0c <vTaskNotifyGiveFromISR+0x118>)
 800bbc8:	f7fe f80f 	bl	8009bea <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbd0:	4b0f      	ldr	r3, [pc, #60]	; (800bc10 <vTaskNotifyGiveFromISR+0x11c>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d908      	bls.n	800bbec <vTaskNotifyGiveFromISR+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d002      	beq.n	800bbe6 <vTaskNotifyGiveFromISR+0xf2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800bbe6:	4b0b      	ldr	r3, [pc, #44]	; (800bc14 <vTaskNotifyGiveFromISR+0x120>)
 800bbe8:	2201      	movs	r2, #1
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	6a3b      	ldr	r3, [r7, #32]
 800bbee:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	f383 8811 	msr	BASEPRI, r3
}
 800bbf6:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800bbf8:	bf00      	nop
 800bbfa:	3728      	adds	r7, #40	; 0x28
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	20000df0 	.word	0x20000df0
 800bc04:	20000dd0 	.word	0x20000dd0
 800bc08:	200008f8 	.word	0x200008f8
 800bc0c:	20000d88 	.word	0x20000d88
 800bc10:	200008f4 	.word	0x200008f4
 800bc14:	20000ddc 	.word	0x20000ddc

0800bc18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bc22:	4b21      	ldr	r3, [pc, #132]	; (800bca8 <prvAddCurrentTaskToDelayedList+0x90>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc28:	4b20      	ldr	r3, [pc, #128]	; (800bcac <prvAddCurrentTaskToDelayedList+0x94>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	3304      	adds	r3, #4
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7fe f838 	bl	8009ca4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc3a:	d10a      	bne.n	800bc52 <prvAddCurrentTaskToDelayedList+0x3a>
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d007      	beq.n	800bc52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc42:	4b1a      	ldr	r3, [pc, #104]	; (800bcac <prvAddCurrentTaskToDelayedList+0x94>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	3304      	adds	r3, #4
 800bc48:	4619      	mov	r1, r3
 800bc4a:	4819      	ldr	r0, [pc, #100]	; (800bcb0 <prvAddCurrentTaskToDelayedList+0x98>)
 800bc4c:	f7fd ffcd 	bl	8009bea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bc50:	e026      	b.n	800bca0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bc52:	68fa      	ldr	r2, [r7, #12]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	4413      	add	r3, r2
 800bc58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bc5a:	4b14      	ldr	r3, [pc, #80]	; (800bcac <prvAddCurrentTaskToDelayedList+0x94>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	68ba      	ldr	r2, [r7, #8]
 800bc60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bc62:	68ba      	ldr	r2, [r7, #8]
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	429a      	cmp	r2, r3
 800bc68:	d209      	bcs.n	800bc7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc6a:	4b12      	ldr	r3, [pc, #72]	; (800bcb4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bc6c:	681a      	ldr	r2, [r3, #0]
 800bc6e:	4b0f      	ldr	r3, [pc, #60]	; (800bcac <prvAddCurrentTaskToDelayedList+0x94>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	3304      	adds	r3, #4
 800bc74:	4619      	mov	r1, r3
 800bc76:	4610      	mov	r0, r2
 800bc78:	f7fd ffdb 	bl	8009c32 <vListInsert>
}
 800bc7c:	e010      	b.n	800bca0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc7e:	4b0e      	ldr	r3, [pc, #56]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	4b0a      	ldr	r3, [pc, #40]	; (800bcac <prvAddCurrentTaskToDelayedList+0x94>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	3304      	adds	r3, #4
 800bc88:	4619      	mov	r1, r3
 800bc8a:	4610      	mov	r0, r2
 800bc8c:	f7fd ffd1 	bl	8009c32 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc90:	4b0a      	ldr	r3, [pc, #40]	; (800bcbc <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	68ba      	ldr	r2, [r7, #8]
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d202      	bcs.n	800bca0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bc9a:	4a08      	ldr	r2, [pc, #32]	; (800bcbc <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	6013      	str	r3, [r2, #0]
}
 800bca0:	bf00      	nop
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	20000dcc 	.word	0x20000dcc
 800bcac:	200008f4 	.word	0x200008f4
 800bcb0:	20000db4 	.word	0x20000db4
 800bcb4:	20000d84 	.word	0x20000d84
 800bcb8:	20000d80 	.word	0x20000d80
 800bcbc:	20000de8 	.word	0x20000de8

0800bcc0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b08a      	sub	sp, #40	; 0x28
 800bcc4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bcca:	f000 fb07 	bl	800c2dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bcce:	4b1c      	ldr	r3, [pc, #112]	; (800bd40 <xTimerCreateTimerTask+0x80>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d021      	beq.n	800bd1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bcde:	1d3a      	adds	r2, r7, #4
 800bce0:	f107 0108 	add.w	r1, r7, #8
 800bce4:	f107 030c 	add.w	r3, r7, #12
 800bce8:	4618      	mov	r0, r3
 800bcea:	f7fd ff37 	bl	8009b5c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bcee:	6879      	ldr	r1, [r7, #4]
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	9202      	str	r2, [sp, #8]
 800bcf6:	9301      	str	r3, [sp, #4]
 800bcf8:	2302      	movs	r3, #2
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	460a      	mov	r2, r1
 800bd00:	4910      	ldr	r1, [pc, #64]	; (800bd44 <xTimerCreateTimerTask+0x84>)
 800bd02:	4811      	ldr	r0, [pc, #68]	; (800bd48 <xTimerCreateTimerTask+0x88>)
 800bd04:	f7fe fce4 	bl	800a6d0 <xTaskCreateStatic>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	4a10      	ldr	r2, [pc, #64]	; (800bd4c <xTimerCreateTimerTask+0x8c>)
 800bd0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bd0e:	4b0f      	ldr	r3, [pc, #60]	; (800bd4c <xTimerCreateTimerTask+0x8c>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d001      	beq.n	800bd1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bd16:	2301      	movs	r3, #1
 800bd18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d10a      	bne.n	800bd36 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800bd20:	f04f 0320 	mov.w	r3, #32
 800bd24:	f383 8811 	msr	BASEPRI, r3
 800bd28:	f3bf 8f6f 	isb	sy
 800bd2c:	f3bf 8f4f 	dsb	sy
 800bd30:	613b      	str	r3, [r7, #16]
}
 800bd32:	bf00      	nop
 800bd34:	e7fe      	b.n	800bd34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bd36:	697b      	ldr	r3, [r7, #20]
}
 800bd38:	4618      	mov	r0, r3
 800bd3a:	3718      	adds	r7, #24
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	20000e2c 	.word	0x20000e2c
 800bd44:	08015368 	.word	0x08015368
 800bd48:	0800be85 	.word	0x0800be85
 800bd4c:	20000e30 	.word	0x20000e30

0800bd50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b08a      	sub	sp, #40	; 0x28
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
 800bd5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d10a      	bne.n	800bd7e <xTimerGenericCommand+0x2e>
	__asm volatile
 800bd68:	f04f 0320 	mov.w	r3, #32
 800bd6c:	f383 8811 	msr	BASEPRI, r3
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	f3bf 8f4f 	dsb	sy
 800bd78:	623b      	str	r3, [r7, #32]
}
 800bd7a:	bf00      	nop
 800bd7c:	e7fe      	b.n	800bd7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bd7e:	4b1a      	ldr	r3, [pc, #104]	; (800bde8 <xTimerGenericCommand+0x98>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d02a      	beq.n	800bddc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	2b05      	cmp	r3, #5
 800bd96:	dc18      	bgt.n	800bdca <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bd98:	f7ff fd2e 	bl	800b7f8 <xTaskGetSchedulerState>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	2b02      	cmp	r3, #2
 800bda0:	d109      	bne.n	800bdb6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bda2:	4b11      	ldr	r3, [pc, #68]	; (800bde8 <xTimerGenericCommand+0x98>)
 800bda4:	6818      	ldr	r0, [r3, #0]
 800bda6:	f107 0110 	add.w	r1, r7, #16
 800bdaa:	2300      	movs	r3, #0
 800bdac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdae:	f7fe f8a7 	bl	8009f00 <xQueueGenericSend>
 800bdb2:	6278      	str	r0, [r7, #36]	; 0x24
 800bdb4:	e012      	b.n	800bddc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bdb6:	4b0c      	ldr	r3, [pc, #48]	; (800bde8 <xTimerGenericCommand+0x98>)
 800bdb8:	6818      	ldr	r0, [r3, #0]
 800bdba:	f107 0110 	add.w	r1, r7, #16
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f7fe f89d 	bl	8009f00 <xQueueGenericSend>
 800bdc6:	6278      	str	r0, [r7, #36]	; 0x24
 800bdc8:	e008      	b.n	800bddc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bdca:	4b07      	ldr	r3, [pc, #28]	; (800bde8 <xTimerGenericCommand+0x98>)
 800bdcc:	6818      	ldr	r0, [r3, #0]
 800bdce:	f107 0110 	add.w	r1, r7, #16
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	683a      	ldr	r2, [r7, #0]
 800bdd6:	f7fe f991 	bl	800a0fc <xQueueGenericSendFromISR>
 800bdda:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3728      	adds	r7, #40	; 0x28
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	20000e2c 	.word	0x20000e2c

0800bdec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b088      	sub	sp, #32
 800bdf0:	af02      	add	r7, sp, #8
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdf6:	4b22      	ldr	r3, [pc, #136]	; (800be80 <prvProcessExpiredTimer+0x94>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	3304      	adds	r3, #4
 800be04:	4618      	mov	r0, r3
 800be06:	f7fd ff4d 	bl	8009ca4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be10:	f003 0304 	and.w	r3, r3, #4
 800be14:	2b00      	cmp	r3, #0
 800be16:	d022      	beq.n	800be5e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	699a      	ldr	r2, [r3, #24]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	18d1      	adds	r1, r2, r3
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	683a      	ldr	r2, [r7, #0]
 800be24:	6978      	ldr	r0, [r7, #20]
 800be26:	f000 f8d1 	bl	800bfcc <prvInsertTimerInActiveList>
 800be2a:	4603      	mov	r3, r0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d01f      	beq.n	800be70 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800be30:	2300      	movs	r3, #0
 800be32:	9300      	str	r3, [sp, #0]
 800be34:	2300      	movs	r3, #0
 800be36:	687a      	ldr	r2, [r7, #4]
 800be38:	2100      	movs	r1, #0
 800be3a:	6978      	ldr	r0, [r7, #20]
 800be3c:	f7ff ff88 	bl	800bd50 <xTimerGenericCommand>
 800be40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d113      	bne.n	800be70 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800be48:	f04f 0320 	mov.w	r3, #32
 800be4c:	f383 8811 	msr	BASEPRI, r3
 800be50:	f3bf 8f6f 	isb	sy
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	60fb      	str	r3, [r7, #12]
}
 800be5a:	bf00      	nop
 800be5c:	e7fe      	b.n	800be5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be64:	f023 0301 	bic.w	r3, r3, #1
 800be68:	b2da      	uxtb	r2, r3
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	6a1b      	ldr	r3, [r3, #32]
 800be74:	6978      	ldr	r0, [r7, #20]
 800be76:	4798      	blx	r3
}
 800be78:	bf00      	nop
 800be7a:	3718      	adds	r7, #24
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}
 800be80:	20000e24 	.word	0x20000e24

0800be84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b084      	sub	sp, #16
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be8c:	f107 0308 	add.w	r3, r7, #8
 800be90:	4618      	mov	r0, r3
 800be92:	f000 f857 	bl	800bf44 <prvGetNextExpireTime>
 800be96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	4619      	mov	r1, r3
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f000 f803 	bl	800bea8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bea2:	f000 f8d5 	bl	800c050 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bea6:	e7f1      	b.n	800be8c <prvTimerTask+0x8>

0800bea8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800beb2:	f7fe ff31 	bl	800ad18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800beb6:	f107 0308 	add.w	r3, r7, #8
 800beba:	4618      	mov	r0, r3
 800bebc:	f000 f866 	bl	800bf8c <prvSampleTimeNow>
 800bec0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bec2:	68bb      	ldr	r3, [r7, #8]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d130      	bne.n	800bf2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d10a      	bne.n	800bee4 <prvProcessTimerOrBlockTask+0x3c>
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d806      	bhi.n	800bee4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bed6:	f7fe ff2d 	bl	800ad34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800beda:	68f9      	ldr	r1, [r7, #12]
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f7ff ff85 	bl	800bdec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bee2:	e024      	b.n	800bf2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d008      	beq.n	800befc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800beea:	4b13      	ldr	r3, [pc, #76]	; (800bf38 <prvProcessTimerOrBlockTask+0x90>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d101      	bne.n	800bef8 <prvProcessTimerOrBlockTask+0x50>
 800bef4:	2301      	movs	r3, #1
 800bef6:	e000      	b.n	800befa <prvProcessTimerOrBlockTask+0x52>
 800bef8:	2300      	movs	r3, #0
 800befa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800befc:	4b0f      	ldr	r3, [pc, #60]	; (800bf3c <prvProcessTimerOrBlockTask+0x94>)
 800befe:	6818      	ldr	r0, [r3, #0]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	1ad3      	subs	r3, r2, r3
 800bf06:	683a      	ldr	r2, [r7, #0]
 800bf08:	4619      	mov	r1, r3
 800bf0a:	f7fe fbad 	bl	800a668 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bf0e:	f7fe ff11 	bl	800ad34 <xTaskResumeAll>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d10a      	bne.n	800bf2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bf18:	4b09      	ldr	r3, [pc, #36]	; (800bf40 <prvProcessTimerOrBlockTask+0x98>)
 800bf1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf1e:	601a      	str	r2, [r3, #0]
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	f3bf 8f6f 	isb	sy
}
 800bf28:	e001      	b.n	800bf2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bf2a:	f7fe ff03 	bl	800ad34 <xTaskResumeAll>
}
 800bf2e:	bf00      	nop
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	20000e28 	.word	0x20000e28
 800bf3c:	20000e2c 	.word	0x20000e2c
 800bf40:	e000ed04 	.word	0xe000ed04

0800bf44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bf44:	b480      	push	{r7}
 800bf46:	b085      	sub	sp, #20
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bf4c:	4b0e      	ldr	r3, [pc, #56]	; (800bf88 <prvGetNextExpireTime+0x44>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d101      	bne.n	800bf5a <prvGetNextExpireTime+0x16>
 800bf56:	2201      	movs	r2, #1
 800bf58:	e000      	b.n	800bf5c <prvGetNextExpireTime+0x18>
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d105      	bne.n	800bf74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf68:	4b07      	ldr	r3, [pc, #28]	; (800bf88 <prvGetNextExpireTime+0x44>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	60fb      	str	r3, [r7, #12]
 800bf72:	e001      	b.n	800bf78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bf74:	2300      	movs	r3, #0
 800bf76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bf78:	68fb      	ldr	r3, [r7, #12]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3714      	adds	r7, #20
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr
 800bf86:	bf00      	nop
 800bf88:	20000e24 	.word	0x20000e24

0800bf8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bf94:	f7fe ff6c 	bl	800ae70 <xTaskGetTickCount>
 800bf98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bf9a:	4b0b      	ldr	r3, [pc, #44]	; (800bfc8 <prvSampleTimeNow+0x3c>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	68fa      	ldr	r2, [r7, #12]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d205      	bcs.n	800bfb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bfa4:	f000 f936 	bl	800c214 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	601a      	str	r2, [r3, #0]
 800bfae:	e002      	b.n	800bfb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bfb6:	4a04      	ldr	r2, [pc, #16]	; (800bfc8 <prvSampleTimeNow+0x3c>)
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3710      	adds	r7, #16
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	20000e34 	.word	0x20000e34

0800bfcc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b086      	sub	sp, #24
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	607a      	str	r2, [r7, #4]
 800bfd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	68ba      	ldr	r2, [r7, #8]
 800bfe2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	68fa      	ldr	r2, [r7, #12]
 800bfe8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bfea:	68ba      	ldr	r2, [r7, #8]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d812      	bhi.n	800c018 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bff2:	687a      	ldr	r2, [r7, #4]
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	1ad2      	subs	r2, r2, r3
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	699b      	ldr	r3, [r3, #24]
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d302      	bcc.n	800c006 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c000:	2301      	movs	r3, #1
 800c002:	617b      	str	r3, [r7, #20]
 800c004:	e01b      	b.n	800c03e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c006:	4b10      	ldr	r3, [pc, #64]	; (800c048 <prvInsertTimerInActiveList+0x7c>)
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	3304      	adds	r3, #4
 800c00e:	4619      	mov	r1, r3
 800c010:	4610      	mov	r0, r2
 800c012:	f7fd fe0e 	bl	8009c32 <vListInsert>
 800c016:	e012      	b.n	800c03e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c018:	687a      	ldr	r2, [r7, #4]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d206      	bcs.n	800c02e <prvInsertTimerInActiveList+0x62>
 800c020:	68ba      	ldr	r2, [r7, #8]
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	429a      	cmp	r2, r3
 800c026:	d302      	bcc.n	800c02e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c028:	2301      	movs	r3, #1
 800c02a:	617b      	str	r3, [r7, #20]
 800c02c:	e007      	b.n	800c03e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c02e:	4b07      	ldr	r3, [pc, #28]	; (800c04c <prvInsertTimerInActiveList+0x80>)
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	3304      	adds	r3, #4
 800c036:	4619      	mov	r1, r3
 800c038:	4610      	mov	r0, r2
 800c03a:	f7fd fdfa 	bl	8009c32 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c03e:	697b      	ldr	r3, [r7, #20]
}
 800c040:	4618      	mov	r0, r3
 800c042:	3718      	adds	r7, #24
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}
 800c048:	20000e28 	.word	0x20000e28
 800c04c:	20000e24 	.word	0x20000e24

0800c050 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b08e      	sub	sp, #56	; 0x38
 800c054:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c056:	e0ca      	b.n	800c1ee <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	da18      	bge.n	800c090 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c05e:	1d3b      	adds	r3, r7, #4
 800c060:	3304      	adds	r3, #4
 800c062:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c066:	2b00      	cmp	r3, #0
 800c068:	d10a      	bne.n	800c080 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c06a:	f04f 0320 	mov.w	r3, #32
 800c06e:	f383 8811 	msr	BASEPRI, r3
 800c072:	f3bf 8f6f 	isb	sy
 800c076:	f3bf 8f4f 	dsb	sy
 800c07a:	61fb      	str	r3, [r7, #28]
}
 800c07c:	bf00      	nop
 800c07e:	e7fe      	b.n	800c07e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c086:	6850      	ldr	r0, [r2, #4]
 800c088:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c08a:	6892      	ldr	r2, [r2, #8]
 800c08c:	4611      	mov	r1, r2
 800c08e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2b00      	cmp	r3, #0
 800c094:	f2c0 80aa 	blt.w	800c1ec <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c09c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c09e:	695b      	ldr	r3, [r3, #20]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d004      	beq.n	800c0ae <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0a6:	3304      	adds	r3, #4
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f7fd fdfb 	bl	8009ca4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c0ae:	463b      	mov	r3, r7
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f7ff ff6b 	bl	800bf8c <prvSampleTimeNow>
 800c0b6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b09      	cmp	r3, #9
 800c0bc:	f200 8097 	bhi.w	800c1ee <prvProcessReceivedCommands+0x19e>
 800c0c0:	a201      	add	r2, pc, #4	; (adr r2, 800c0c8 <prvProcessReceivedCommands+0x78>)
 800c0c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0c6:	bf00      	nop
 800c0c8:	0800c0f1 	.word	0x0800c0f1
 800c0cc:	0800c0f1 	.word	0x0800c0f1
 800c0d0:	0800c0f1 	.word	0x0800c0f1
 800c0d4:	0800c165 	.word	0x0800c165
 800c0d8:	0800c179 	.word	0x0800c179
 800c0dc:	0800c1c3 	.word	0x0800c1c3
 800c0e0:	0800c0f1 	.word	0x0800c0f1
 800c0e4:	0800c0f1 	.word	0x0800c0f1
 800c0e8:	0800c165 	.word	0x0800c165
 800c0ec:	0800c179 	.word	0x0800c179
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0f6:	f043 0301 	orr.w	r3, r3, #1
 800c0fa:	b2da      	uxtb	r2, r3
 800c0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c102:	68ba      	ldr	r2, [r7, #8]
 800c104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c106:	699b      	ldr	r3, [r3, #24]
 800c108:	18d1      	adds	r1, r2, r3
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c10e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c110:	f7ff ff5c 	bl	800bfcc <prvInsertTimerInActiveList>
 800c114:	4603      	mov	r3, r0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d069      	beq.n	800c1ee <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c11c:	6a1b      	ldr	r3, [r3, #32]
 800c11e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c120:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c124:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c128:	f003 0304 	and.w	r3, r3, #4
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d05e      	beq.n	800c1ee <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c130:	68ba      	ldr	r2, [r7, #8]
 800c132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c134:	699b      	ldr	r3, [r3, #24]
 800c136:	441a      	add	r2, r3
 800c138:	2300      	movs	r3, #0
 800c13a:	9300      	str	r3, [sp, #0]
 800c13c:	2300      	movs	r3, #0
 800c13e:	2100      	movs	r1, #0
 800c140:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c142:	f7ff fe05 	bl	800bd50 <xTimerGenericCommand>
 800c146:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c148:	6a3b      	ldr	r3, [r7, #32]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d14f      	bne.n	800c1ee <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c14e:	f04f 0320 	mov.w	r3, #32
 800c152:	f383 8811 	msr	BASEPRI, r3
 800c156:	f3bf 8f6f 	isb	sy
 800c15a:	f3bf 8f4f 	dsb	sy
 800c15e:	61bb      	str	r3, [r7, #24]
}
 800c160:	bf00      	nop
 800c162:	e7fe      	b.n	800c162 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c166:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c16a:	f023 0301 	bic.w	r3, r3, #1
 800c16e:	b2da      	uxtb	r2, r3
 800c170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c172:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c176:	e03a      	b.n	800c1ee <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c17a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c17e:	f043 0301 	orr.w	r3, r3, #1
 800c182:	b2da      	uxtb	r2, r3
 800c184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c186:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c18a:	68ba      	ldr	r2, [r7, #8]
 800c18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c18e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c192:	699b      	ldr	r3, [r3, #24]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d10a      	bne.n	800c1ae <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c198:	f04f 0320 	mov.w	r3, #32
 800c19c:	f383 8811 	msr	BASEPRI, r3
 800c1a0:	f3bf 8f6f 	isb	sy
 800c1a4:	f3bf 8f4f 	dsb	sy
 800c1a8:	617b      	str	r3, [r7, #20]
}
 800c1aa:	bf00      	nop
 800c1ac:	e7fe      	b.n	800c1ac <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b0:	699a      	ldr	r2, [r3, #24]
 800c1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1b4:	18d1      	adds	r1, r2, r3
 800c1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1bc:	f7ff ff06 	bl	800bfcc <prvInsertTimerInActiveList>
					break;
 800c1c0:	e015      	b.n	800c1ee <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1c8:	f003 0302 	and.w	r3, r3, #2
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d103      	bne.n	800c1d8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c1d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1d2:	f000 fbdd 	bl	800c990 <vPortFree>
 800c1d6:	e00a      	b.n	800c1ee <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1de:	f023 0301 	bic.w	r3, r3, #1
 800c1e2:	b2da      	uxtb	r2, r3
 800c1e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c1ea:	e000      	b.n	800c1ee <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c1ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c1ee:	4b08      	ldr	r3, [pc, #32]	; (800c210 <prvProcessReceivedCommands+0x1c0>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	1d39      	adds	r1, r7, #4
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f7fe f81c 	bl	800a234 <xQueueReceive>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	f47f af2a 	bne.w	800c058 <prvProcessReceivedCommands+0x8>
	}
}
 800c204:	bf00      	nop
 800c206:	bf00      	nop
 800c208:	3730      	adds	r7, #48	; 0x30
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}
 800c20e:	bf00      	nop
 800c210:	20000e2c 	.word	0x20000e2c

0800c214 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b088      	sub	sp, #32
 800c218:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c21a:	e048      	b.n	800c2ae <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c21c:	4b2d      	ldr	r3, [pc, #180]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	68db      	ldr	r3, [r3, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c226:	4b2b      	ldr	r3, [pc, #172]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	68db      	ldr	r3, [r3, #12]
 800c22c:	68db      	ldr	r3, [r3, #12]
 800c22e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	3304      	adds	r3, #4
 800c234:	4618      	mov	r0, r3
 800c236:	f7fd fd35 	bl	8009ca4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	6a1b      	ldr	r3, [r3, #32]
 800c23e:	68f8      	ldr	r0, [r7, #12]
 800c240:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c248:	f003 0304 	and.w	r3, r3, #4
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d02e      	beq.n	800c2ae <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	699b      	ldr	r3, [r3, #24]
 800c254:	693a      	ldr	r2, [r7, #16]
 800c256:	4413      	add	r3, r2
 800c258:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c25a:	68ba      	ldr	r2, [r7, #8]
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	429a      	cmp	r2, r3
 800c260:	d90e      	bls.n	800c280 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	68ba      	ldr	r2, [r7, #8]
 800c266:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	68fa      	ldr	r2, [r7, #12]
 800c26c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c26e:	4b19      	ldr	r3, [pc, #100]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c270:	681a      	ldr	r2, [r3, #0]
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	3304      	adds	r3, #4
 800c276:	4619      	mov	r1, r3
 800c278:	4610      	mov	r0, r2
 800c27a:	f7fd fcda 	bl	8009c32 <vListInsert>
 800c27e:	e016      	b.n	800c2ae <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c280:	2300      	movs	r3, #0
 800c282:	9300      	str	r3, [sp, #0]
 800c284:	2300      	movs	r3, #0
 800c286:	693a      	ldr	r2, [r7, #16]
 800c288:	2100      	movs	r1, #0
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	f7ff fd60 	bl	800bd50 <xTimerGenericCommand>
 800c290:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d10a      	bne.n	800c2ae <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c298:	f04f 0320 	mov.w	r3, #32
 800c29c:	f383 8811 	msr	BASEPRI, r3
 800c2a0:	f3bf 8f6f 	isb	sy
 800c2a4:	f3bf 8f4f 	dsb	sy
 800c2a8:	603b      	str	r3, [r7, #0]
}
 800c2aa:	bf00      	nop
 800c2ac:	e7fe      	b.n	800c2ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c2ae:	4b09      	ldr	r3, [pc, #36]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d1b1      	bne.n	800c21c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c2b8:	4b06      	ldr	r3, [pc, #24]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c2be:	4b06      	ldr	r3, [pc, #24]	; (800c2d8 <prvSwitchTimerLists+0xc4>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	4a04      	ldr	r2, [pc, #16]	; (800c2d4 <prvSwitchTimerLists+0xc0>)
 800c2c4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c2c6:	4a04      	ldr	r2, [pc, #16]	; (800c2d8 <prvSwitchTimerLists+0xc4>)
 800c2c8:	697b      	ldr	r3, [r7, #20]
 800c2ca:	6013      	str	r3, [r2, #0]
}
 800c2cc:	bf00      	nop
 800c2ce:	3718      	adds	r7, #24
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	20000e24 	.word	0x20000e24
 800c2d8:	20000e28 	.word	0x20000e28

0800c2dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c2e2:	f000 f967 	bl	800c5b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c2e6:	4b15      	ldr	r3, [pc, #84]	; (800c33c <prvCheckForValidListAndQueue+0x60>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d120      	bne.n	800c330 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c2ee:	4814      	ldr	r0, [pc, #80]	; (800c340 <prvCheckForValidListAndQueue+0x64>)
 800c2f0:	f7fd fc4e 	bl	8009b90 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c2f4:	4813      	ldr	r0, [pc, #76]	; (800c344 <prvCheckForValidListAndQueue+0x68>)
 800c2f6:	f7fd fc4b 	bl	8009b90 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c2fa:	4b13      	ldr	r3, [pc, #76]	; (800c348 <prvCheckForValidListAndQueue+0x6c>)
 800c2fc:	4a10      	ldr	r2, [pc, #64]	; (800c340 <prvCheckForValidListAndQueue+0x64>)
 800c2fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c300:	4b12      	ldr	r3, [pc, #72]	; (800c34c <prvCheckForValidListAndQueue+0x70>)
 800c302:	4a10      	ldr	r2, [pc, #64]	; (800c344 <prvCheckForValidListAndQueue+0x68>)
 800c304:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c306:	2300      	movs	r3, #0
 800c308:	9300      	str	r3, [sp, #0]
 800c30a:	4b11      	ldr	r3, [pc, #68]	; (800c350 <prvCheckForValidListAndQueue+0x74>)
 800c30c:	4a11      	ldr	r2, [pc, #68]	; (800c354 <prvCheckForValidListAndQueue+0x78>)
 800c30e:	2110      	movs	r1, #16
 800c310:	200a      	movs	r0, #10
 800c312:	f7fd fd59 	bl	8009dc8 <xQueueGenericCreateStatic>
 800c316:	4603      	mov	r3, r0
 800c318:	4a08      	ldr	r2, [pc, #32]	; (800c33c <prvCheckForValidListAndQueue+0x60>)
 800c31a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c31c:	4b07      	ldr	r3, [pc, #28]	; (800c33c <prvCheckForValidListAndQueue+0x60>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d005      	beq.n	800c330 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c324:	4b05      	ldr	r3, [pc, #20]	; (800c33c <prvCheckForValidListAndQueue+0x60>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	490b      	ldr	r1, [pc, #44]	; (800c358 <prvCheckForValidListAndQueue+0x7c>)
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7fe f972 	bl	800a614 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c330:	f000 f970 	bl	800c614 <vPortExitCritical>
}
 800c334:	bf00      	nop
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	20000e2c 	.word	0x20000e2c
 800c340:	20000dfc 	.word	0x20000dfc
 800c344:	20000e10 	.word	0x20000e10
 800c348:	20000e24 	.word	0x20000e24
 800c34c:	20000e28 	.word	0x20000e28
 800c350:	20000ed8 	.word	0x20000ed8
 800c354:	20000e38 	.word	0x20000e38
 800c358:	08015370 	.word	0x08015370

0800c35c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c35c:	b480      	push	{r7}
 800c35e:	b085      	sub	sp, #20
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	60b9      	str	r1, [r7, #8]
 800c366:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	3b04      	subs	r3, #4
 800c36c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	3b04      	subs	r3, #4
 800c37a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	f023 0201 	bic.w	r2, r3, #1
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	3b04      	subs	r3, #4
 800c38a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c38c:	4a0c      	ldr	r2, [pc, #48]	; (800c3c0 <pxPortInitialiseStack+0x64>)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	3b14      	subs	r3, #20
 800c396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c398:	687a      	ldr	r2, [r7, #4]
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	3b04      	subs	r3, #4
 800c3a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f06f 0202 	mvn.w	r2, #2
 800c3aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	3b20      	subs	r3, #32
 800c3b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3714      	adds	r7, #20
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3be:	4770      	bx	lr
 800c3c0:	0800c3c5 	.word	0x0800c3c5

0800c3c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b085      	sub	sp, #20
 800c3c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c3ce:	4b12      	ldr	r3, [pc, #72]	; (800c418 <prvTaskExitError+0x54>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c3d6:	d00a      	beq.n	800c3ee <prvTaskExitError+0x2a>
	__asm volatile
 800c3d8:	f04f 0320 	mov.w	r3, #32
 800c3dc:	f383 8811 	msr	BASEPRI, r3
 800c3e0:	f3bf 8f6f 	isb	sy
 800c3e4:	f3bf 8f4f 	dsb	sy
 800c3e8:	60fb      	str	r3, [r7, #12]
}
 800c3ea:	bf00      	nop
 800c3ec:	e7fe      	b.n	800c3ec <prvTaskExitError+0x28>
	__asm volatile
 800c3ee:	f04f 0320 	mov.w	r3, #32
 800c3f2:	f383 8811 	msr	BASEPRI, r3
 800c3f6:	f3bf 8f6f 	isb	sy
 800c3fa:	f3bf 8f4f 	dsb	sy
 800c3fe:	60bb      	str	r3, [r7, #8]
}
 800c400:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c402:	bf00      	nop
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d0fc      	beq.n	800c404 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c40a:	bf00      	nop
 800c40c:	bf00      	nop
 800c40e:	3714      	adds	r7, #20
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr
 800c418:	20000118 	.word	0x20000118
 800c41c:	00000000 	.word	0x00000000

0800c420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c420:	4b07      	ldr	r3, [pc, #28]	; (800c440 <pxCurrentTCBConst2>)
 800c422:	6819      	ldr	r1, [r3, #0]
 800c424:	6808      	ldr	r0, [r1, #0]
 800c426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42a:	f380 8809 	msr	PSP, r0
 800c42e:	f3bf 8f6f 	isb	sy
 800c432:	f04f 0000 	mov.w	r0, #0
 800c436:	f380 8811 	msr	BASEPRI, r0
 800c43a:	4770      	bx	lr
 800c43c:	f3af 8000 	nop.w

0800c440 <pxCurrentTCBConst2>:
 800c440:	200008f4 	.word	0x200008f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop

0800c448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c448:	4808      	ldr	r0, [pc, #32]	; (800c46c <prvPortStartFirstTask+0x24>)
 800c44a:	6800      	ldr	r0, [r0, #0]
 800c44c:	6800      	ldr	r0, [r0, #0]
 800c44e:	f380 8808 	msr	MSP, r0
 800c452:	f04f 0000 	mov.w	r0, #0
 800c456:	f380 8814 	msr	CONTROL, r0
 800c45a:	b662      	cpsie	i
 800c45c:	b661      	cpsie	f
 800c45e:	f3bf 8f4f 	dsb	sy
 800c462:	f3bf 8f6f 	isb	sy
 800c466:	df00      	svc	0
 800c468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c46a:	bf00      	nop
 800c46c:	e000ed08 	.word	0xe000ed08

0800c470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b086      	sub	sp, #24
 800c474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c476:	4b46      	ldr	r3, [pc, #280]	; (800c590 <xPortStartScheduler+0x120>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	4a46      	ldr	r2, [pc, #280]	; (800c594 <xPortStartScheduler+0x124>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d10a      	bne.n	800c496 <xPortStartScheduler+0x26>
	__asm volatile
 800c480:	f04f 0320 	mov.w	r3, #32
 800c484:	f383 8811 	msr	BASEPRI, r3
 800c488:	f3bf 8f6f 	isb	sy
 800c48c:	f3bf 8f4f 	dsb	sy
 800c490:	613b      	str	r3, [r7, #16]
}
 800c492:	bf00      	nop
 800c494:	e7fe      	b.n	800c494 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c496:	4b3e      	ldr	r3, [pc, #248]	; (800c590 <xPortStartScheduler+0x120>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	4a3f      	ldr	r2, [pc, #252]	; (800c598 <xPortStartScheduler+0x128>)
 800c49c:	4293      	cmp	r3, r2
 800c49e:	d10a      	bne.n	800c4b6 <xPortStartScheduler+0x46>
	__asm volatile
 800c4a0:	f04f 0320 	mov.w	r3, #32
 800c4a4:	f383 8811 	msr	BASEPRI, r3
 800c4a8:	f3bf 8f6f 	isb	sy
 800c4ac:	f3bf 8f4f 	dsb	sy
 800c4b0:	60fb      	str	r3, [r7, #12]
}
 800c4b2:	bf00      	nop
 800c4b4:	e7fe      	b.n	800c4b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c4b6:	4b39      	ldr	r3, [pc, #228]	; (800c59c <xPortStartScheduler+0x12c>)
 800c4b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	781b      	ldrb	r3, [r3, #0]
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	22ff      	movs	r2, #255	; 0xff
 800c4c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	781b      	ldrb	r3, [r3, #0]
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c4d0:	78fb      	ldrb	r3, [r7, #3]
 800c4d2:	b2db      	uxtb	r3, r3
 800c4d4:	f003 0320 	and.w	r3, r3, #32
 800c4d8:	b2da      	uxtb	r2, r3
 800c4da:	4b31      	ldr	r3, [pc, #196]	; (800c5a0 <xPortStartScheduler+0x130>)
 800c4dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c4de:	4b31      	ldr	r3, [pc, #196]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c4e0:	2207      	movs	r2, #7
 800c4e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c4e4:	e009      	b.n	800c4fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c4e6:	4b2f      	ldr	r3, [pc, #188]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	3b01      	subs	r3, #1
 800c4ec:	4a2d      	ldr	r2, [pc, #180]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c4ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c4f0:	78fb      	ldrb	r3, [r7, #3]
 800c4f2:	b2db      	uxtb	r3, r3
 800c4f4:	005b      	lsls	r3, r3, #1
 800c4f6:	b2db      	uxtb	r3, r3
 800c4f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c4fa:	78fb      	ldrb	r3, [r7, #3]
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c502:	2b80      	cmp	r3, #128	; 0x80
 800c504:	d0ef      	beq.n	800c4e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c506:	4b27      	ldr	r3, [pc, #156]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f1c3 0307 	rsb	r3, r3, #7
 800c50e:	2b04      	cmp	r3, #4
 800c510:	d00a      	beq.n	800c528 <xPortStartScheduler+0xb8>
	__asm volatile
 800c512:	f04f 0320 	mov.w	r3, #32
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	60bb      	str	r3, [r7, #8]
}
 800c524:	bf00      	nop
 800c526:	e7fe      	b.n	800c526 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c528:	4b1e      	ldr	r3, [pc, #120]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	021b      	lsls	r3, r3, #8
 800c52e:	4a1d      	ldr	r2, [pc, #116]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c530:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c532:	4b1c      	ldr	r3, [pc, #112]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c53a:	4a1a      	ldr	r2, [pc, #104]	; (800c5a4 <xPortStartScheduler+0x134>)
 800c53c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	b2da      	uxtb	r2, r3
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c546:	4b18      	ldr	r3, [pc, #96]	; (800c5a8 <xPortStartScheduler+0x138>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a17      	ldr	r2, [pc, #92]	; (800c5a8 <xPortStartScheduler+0x138>)
 800c54c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c550:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c552:	4b15      	ldr	r3, [pc, #84]	; (800c5a8 <xPortStartScheduler+0x138>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a14      	ldr	r2, [pc, #80]	; (800c5a8 <xPortStartScheduler+0x138>)
 800c558:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c55c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c55e:	f000 f8dd 	bl	800c71c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c562:	4b12      	ldr	r3, [pc, #72]	; (800c5ac <xPortStartScheduler+0x13c>)
 800c564:	2200      	movs	r2, #0
 800c566:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c568:	f000 f8fc 	bl	800c764 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c56c:	4b10      	ldr	r3, [pc, #64]	; (800c5b0 <xPortStartScheduler+0x140>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a0f      	ldr	r2, [pc, #60]	; (800c5b0 <xPortStartScheduler+0x140>)
 800c572:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c576:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c578:	f7ff ff66 	bl	800c448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c57c:	f7fe fdd2 	bl	800b124 <vTaskSwitchContext>
	prvTaskExitError();
 800c580:	f7ff ff20 	bl	800c3c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c584:	2300      	movs	r3, #0
}
 800c586:	4618      	mov	r0, r3
 800c588:	3718      	adds	r7, #24
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	bf00      	nop
 800c590:	e000ed00 	.word	0xe000ed00
 800c594:	410fc271 	.word	0x410fc271
 800c598:	410fc270 	.word	0x410fc270
 800c59c:	e000e400 	.word	0xe000e400
 800c5a0:	20000f28 	.word	0x20000f28
 800c5a4:	20000f2c 	.word	0x20000f2c
 800c5a8:	e000ed20 	.word	0xe000ed20
 800c5ac:	20000118 	.word	0x20000118
 800c5b0:	e000ef34 	.word	0xe000ef34

0800c5b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
	__asm volatile
 800c5ba:	f04f 0320 	mov.w	r3, #32
 800c5be:	f383 8811 	msr	BASEPRI, r3
 800c5c2:	f3bf 8f6f 	isb	sy
 800c5c6:	f3bf 8f4f 	dsb	sy
 800c5ca:	607b      	str	r3, [r7, #4]
}
 800c5cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c5ce:	4b0f      	ldr	r3, [pc, #60]	; (800c60c <vPortEnterCritical+0x58>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	4a0d      	ldr	r2, [pc, #52]	; (800c60c <vPortEnterCritical+0x58>)
 800c5d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c5d8:	4b0c      	ldr	r3, [pc, #48]	; (800c60c <vPortEnterCritical+0x58>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d10f      	bne.n	800c600 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c5e0:	4b0b      	ldr	r3, [pc, #44]	; (800c610 <vPortEnterCritical+0x5c>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d00a      	beq.n	800c600 <vPortEnterCritical+0x4c>
	__asm volatile
 800c5ea:	f04f 0320 	mov.w	r3, #32
 800c5ee:	f383 8811 	msr	BASEPRI, r3
 800c5f2:	f3bf 8f6f 	isb	sy
 800c5f6:	f3bf 8f4f 	dsb	sy
 800c5fa:	603b      	str	r3, [r7, #0]
}
 800c5fc:	bf00      	nop
 800c5fe:	e7fe      	b.n	800c5fe <vPortEnterCritical+0x4a>
	}
}
 800c600:	bf00      	nop
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr
 800c60c:	20000118 	.word	0x20000118
 800c610:	e000ed04 	.word	0xe000ed04

0800c614 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c61a:	4b12      	ldr	r3, [pc, #72]	; (800c664 <vPortExitCritical+0x50>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10a      	bne.n	800c638 <vPortExitCritical+0x24>
	__asm volatile
 800c622:	f04f 0320 	mov.w	r3, #32
 800c626:	f383 8811 	msr	BASEPRI, r3
 800c62a:	f3bf 8f6f 	isb	sy
 800c62e:	f3bf 8f4f 	dsb	sy
 800c632:	607b      	str	r3, [r7, #4]
}
 800c634:	bf00      	nop
 800c636:	e7fe      	b.n	800c636 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c638:	4b0a      	ldr	r3, [pc, #40]	; (800c664 <vPortExitCritical+0x50>)
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	3b01      	subs	r3, #1
 800c63e:	4a09      	ldr	r2, [pc, #36]	; (800c664 <vPortExitCritical+0x50>)
 800c640:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c642:	4b08      	ldr	r3, [pc, #32]	; (800c664 <vPortExitCritical+0x50>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d105      	bne.n	800c656 <vPortExitCritical+0x42>
 800c64a:	2300      	movs	r3, #0
 800c64c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	f383 8811 	msr	BASEPRI, r3
}
 800c654:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c656:	bf00      	nop
 800c658:	370c      	adds	r7, #12
 800c65a:	46bd      	mov	sp, r7
 800c65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c660:	4770      	bx	lr
 800c662:	bf00      	nop
 800c664:	20000118 	.word	0x20000118
	...

0800c670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c670:	f3ef 8009 	mrs	r0, PSP
 800c674:	f3bf 8f6f 	isb	sy
 800c678:	4b15      	ldr	r3, [pc, #84]	; (800c6d0 <pxCurrentTCBConst>)
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	f01e 0f10 	tst.w	lr, #16
 800c680:	bf08      	it	eq
 800c682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c68a:	6010      	str	r0, [r2, #0]
 800c68c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c690:	f04f 0020 	mov.w	r0, #32
 800c694:	f380 8811 	msr	BASEPRI, r0
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	f3bf 8f6f 	isb	sy
 800c6a0:	f7fe fd40 	bl	800b124 <vTaskSwitchContext>
 800c6a4:	f04f 0000 	mov.w	r0, #0
 800c6a8:	f380 8811 	msr	BASEPRI, r0
 800c6ac:	bc09      	pop	{r0, r3}
 800c6ae:	6819      	ldr	r1, [r3, #0]
 800c6b0:	6808      	ldr	r0, [r1, #0]
 800c6b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b6:	f01e 0f10 	tst.w	lr, #16
 800c6ba:	bf08      	it	eq
 800c6bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c6c0:	f380 8809 	msr	PSP, r0
 800c6c4:	f3bf 8f6f 	isb	sy
 800c6c8:	4770      	bx	lr
 800c6ca:	bf00      	nop
 800c6cc:	f3af 8000 	nop.w

0800c6d0 <pxCurrentTCBConst>:
 800c6d0:	200008f4 	.word	0x200008f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c6d4:	bf00      	nop
 800c6d6:	bf00      	nop

0800c6d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b082      	sub	sp, #8
 800c6dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c6de:	f04f 0320 	mov.w	r3, #32
 800c6e2:	f383 8811 	msr	BASEPRI, r3
 800c6e6:	f3bf 8f6f 	isb	sy
 800c6ea:	f3bf 8f4f 	dsb	sy
 800c6ee:	607b      	str	r3, [r7, #4]
}
 800c6f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c6f2:	f7fe fc5d 	bl	800afb0 <xTaskIncrementTick>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d003      	beq.n	800c704 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c6fc:	4b06      	ldr	r3, [pc, #24]	; (800c718 <xPortSysTickHandler+0x40>)
 800c6fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c702:	601a      	str	r2, [r3, #0]
 800c704:	2300      	movs	r3, #0
 800c706:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	f383 8811 	msr	BASEPRI, r3
}
 800c70e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c710:	bf00      	nop
 800c712:	3708      	adds	r7, #8
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}
 800c718:	e000ed04 	.word	0xe000ed04

0800c71c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c71c:	b480      	push	{r7}
 800c71e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c720:	4b0b      	ldr	r3, [pc, #44]	; (800c750 <vPortSetupTimerInterrupt+0x34>)
 800c722:	2200      	movs	r2, #0
 800c724:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c726:	4b0b      	ldr	r3, [pc, #44]	; (800c754 <vPortSetupTimerInterrupt+0x38>)
 800c728:	2200      	movs	r2, #0
 800c72a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c72c:	4b0a      	ldr	r3, [pc, #40]	; (800c758 <vPortSetupTimerInterrupt+0x3c>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	4a0a      	ldr	r2, [pc, #40]	; (800c75c <vPortSetupTimerInterrupt+0x40>)
 800c732:	fba2 2303 	umull	r2, r3, r2, r3
 800c736:	099b      	lsrs	r3, r3, #6
 800c738:	4a09      	ldr	r2, [pc, #36]	; (800c760 <vPortSetupTimerInterrupt+0x44>)
 800c73a:	3b01      	subs	r3, #1
 800c73c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c73e:	4b04      	ldr	r3, [pc, #16]	; (800c750 <vPortSetupTimerInterrupt+0x34>)
 800c740:	2207      	movs	r2, #7
 800c742:	601a      	str	r2, [r3, #0]
}
 800c744:	bf00      	nop
 800c746:	46bd      	mov	sp, r7
 800c748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop
 800c750:	e000e010 	.word	0xe000e010
 800c754:	e000e018 	.word	0xe000e018
 800c758:	20000140 	.word	0x20000140
 800c75c:	10624dd3 	.word	0x10624dd3
 800c760:	e000e014 	.word	0xe000e014

0800c764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c764:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c774 <vPortEnableVFP+0x10>
 800c768:	6801      	ldr	r1, [r0, #0]
 800c76a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c76e:	6001      	str	r1, [r0, #0]
 800c770:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c772:	bf00      	nop
 800c774:	e000ed88 	.word	0xe000ed88

0800c778 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c778:	b480      	push	{r7}
 800c77a:	b085      	sub	sp, #20
 800c77c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c77e:	f3ef 8305 	mrs	r3, IPSR
 800c782:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	2b0f      	cmp	r3, #15
 800c788:	d914      	bls.n	800c7b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c78a:	4a17      	ldr	r2, [pc, #92]	; (800c7e8 <vPortValidateInterruptPriority+0x70>)
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	4413      	add	r3, r2
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c794:	4b15      	ldr	r3, [pc, #84]	; (800c7ec <vPortValidateInterruptPriority+0x74>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	7afa      	ldrb	r2, [r7, #11]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d20a      	bcs.n	800c7b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c79e:	f04f 0320 	mov.w	r3, #32
 800c7a2:	f383 8811 	msr	BASEPRI, r3
 800c7a6:	f3bf 8f6f 	isb	sy
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	607b      	str	r3, [r7, #4]
}
 800c7b0:	bf00      	nop
 800c7b2:	e7fe      	b.n	800c7b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c7b4:	4b0e      	ldr	r3, [pc, #56]	; (800c7f0 <vPortValidateInterruptPriority+0x78>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c7bc:	4b0d      	ldr	r3, [pc, #52]	; (800c7f4 <vPortValidateInterruptPriority+0x7c>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	d90a      	bls.n	800c7da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c7c4:	f04f 0320 	mov.w	r3, #32
 800c7c8:	f383 8811 	msr	BASEPRI, r3
 800c7cc:	f3bf 8f6f 	isb	sy
 800c7d0:	f3bf 8f4f 	dsb	sy
 800c7d4:	603b      	str	r3, [r7, #0]
}
 800c7d6:	bf00      	nop
 800c7d8:	e7fe      	b.n	800c7d8 <vPortValidateInterruptPriority+0x60>
	}
 800c7da:	bf00      	nop
 800c7dc:	3714      	adds	r7, #20
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e4:	4770      	bx	lr
 800c7e6:	bf00      	nop
 800c7e8:	e000e3f0 	.word	0xe000e3f0
 800c7ec:	20000f28 	.word	0x20000f28
 800c7f0:	e000ed0c 	.word	0xe000ed0c
 800c7f4:	20000f2c 	.word	0x20000f2c

0800c7f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b08a      	sub	sp, #40	; 0x28
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c800:	2300      	movs	r3, #0
 800c802:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c804:	f7fe fa88 	bl	800ad18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c808:	4b5b      	ldr	r3, [pc, #364]	; (800c978 <pvPortMalloc+0x180>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d101      	bne.n	800c814 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c810:	f000 f920 	bl	800ca54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c814:	4b59      	ldr	r3, [pc, #356]	; (800c97c <pvPortMalloc+0x184>)
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	4013      	ands	r3, r2
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	f040 8093 	bne.w	800c948 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d01d      	beq.n	800c864 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c828:	2208      	movs	r2, #8
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	4413      	add	r3, r2
 800c82e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f003 0307 	and.w	r3, r3, #7
 800c836:	2b00      	cmp	r3, #0
 800c838:	d014      	beq.n	800c864 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f023 0307 	bic.w	r3, r3, #7
 800c840:	3308      	adds	r3, #8
 800c842:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f003 0307 	and.w	r3, r3, #7
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00a      	beq.n	800c864 <pvPortMalloc+0x6c>
	__asm volatile
 800c84e:	f04f 0320 	mov.w	r3, #32
 800c852:	f383 8811 	msr	BASEPRI, r3
 800c856:	f3bf 8f6f 	isb	sy
 800c85a:	f3bf 8f4f 	dsb	sy
 800c85e:	617b      	str	r3, [r7, #20]
}
 800c860:	bf00      	nop
 800c862:	e7fe      	b.n	800c862 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d06e      	beq.n	800c948 <pvPortMalloc+0x150>
 800c86a:	4b45      	ldr	r3, [pc, #276]	; (800c980 <pvPortMalloc+0x188>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	429a      	cmp	r2, r3
 800c872:	d869      	bhi.n	800c948 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c874:	4b43      	ldr	r3, [pc, #268]	; (800c984 <pvPortMalloc+0x18c>)
 800c876:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c878:	4b42      	ldr	r3, [pc, #264]	; (800c984 <pvPortMalloc+0x18c>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c87e:	e004      	b.n	800c88a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c882:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c88a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	429a      	cmp	r2, r3
 800c892:	d903      	bls.n	800c89c <pvPortMalloc+0xa4>
 800c894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d1f1      	bne.n	800c880 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c89c:	4b36      	ldr	r3, [pc, #216]	; (800c978 <pvPortMalloc+0x180>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d050      	beq.n	800c948 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c8a6:	6a3b      	ldr	r3, [r7, #32]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	2208      	movs	r2, #8
 800c8ac:	4413      	add	r3, r2
 800c8ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	6a3b      	ldr	r3, [r7, #32]
 800c8b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c8b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	1ad2      	subs	r2, r2, r3
 800c8c0:	2308      	movs	r3, #8
 800c8c2:	005b      	lsls	r3, r3, #1
 800c8c4:	429a      	cmp	r2, r3
 800c8c6:	d91f      	bls.n	800c908 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c8c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8d0:	69bb      	ldr	r3, [r7, #24]
 800c8d2:	f003 0307 	and.w	r3, r3, #7
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d00a      	beq.n	800c8f0 <pvPortMalloc+0xf8>
	__asm volatile
 800c8da:	f04f 0320 	mov.w	r3, #32
 800c8de:	f383 8811 	msr	BASEPRI, r3
 800c8e2:	f3bf 8f6f 	isb	sy
 800c8e6:	f3bf 8f4f 	dsb	sy
 800c8ea:	613b      	str	r3, [r7, #16]
}
 800c8ec:	bf00      	nop
 800c8ee:	e7fe      	b.n	800c8ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f2:	685a      	ldr	r2, [r3, #4]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	1ad2      	subs	r2, r2, r3
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c902:	69b8      	ldr	r0, [r7, #24]
 800c904:	f000 f908 	bl	800cb18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c908:	4b1d      	ldr	r3, [pc, #116]	; (800c980 <pvPortMalloc+0x188>)
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	1ad3      	subs	r3, r2, r3
 800c912:	4a1b      	ldr	r2, [pc, #108]	; (800c980 <pvPortMalloc+0x188>)
 800c914:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c916:	4b1a      	ldr	r3, [pc, #104]	; (800c980 <pvPortMalloc+0x188>)
 800c918:	681a      	ldr	r2, [r3, #0]
 800c91a:	4b1b      	ldr	r3, [pc, #108]	; (800c988 <pvPortMalloc+0x190>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	429a      	cmp	r2, r3
 800c920:	d203      	bcs.n	800c92a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c922:	4b17      	ldr	r3, [pc, #92]	; (800c980 <pvPortMalloc+0x188>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a18      	ldr	r2, [pc, #96]	; (800c988 <pvPortMalloc+0x190>)
 800c928:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92c:	685a      	ldr	r2, [r3, #4]
 800c92e:	4b13      	ldr	r3, [pc, #76]	; (800c97c <pvPortMalloc+0x184>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	431a      	orrs	r2, r3
 800c934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c936:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c93a:	2200      	movs	r2, #0
 800c93c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c93e:	4b13      	ldr	r3, [pc, #76]	; (800c98c <pvPortMalloc+0x194>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	3301      	adds	r3, #1
 800c944:	4a11      	ldr	r2, [pc, #68]	; (800c98c <pvPortMalloc+0x194>)
 800c946:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c948:	f7fe f9f4 	bl	800ad34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	f003 0307 	and.w	r3, r3, #7
 800c952:	2b00      	cmp	r3, #0
 800c954:	d00a      	beq.n	800c96c <pvPortMalloc+0x174>
	__asm volatile
 800c956:	f04f 0320 	mov.w	r3, #32
 800c95a:	f383 8811 	msr	BASEPRI, r3
 800c95e:	f3bf 8f6f 	isb	sy
 800c962:	f3bf 8f4f 	dsb	sy
 800c966:	60fb      	str	r3, [r7, #12]
}
 800c968:	bf00      	nop
 800c96a:	e7fe      	b.n	800c96a <pvPortMalloc+0x172>
	return pvReturn;
 800c96c:	69fb      	ldr	r3, [r7, #28]
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3728      	adds	r7, #40	; 0x28
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	20004b38 	.word	0x20004b38
 800c97c:	20004b4c 	.word	0x20004b4c
 800c980:	20004b3c 	.word	0x20004b3c
 800c984:	20004b30 	.word	0x20004b30
 800c988:	20004b40 	.word	0x20004b40
 800c98c:	20004b44 	.word	0x20004b44

0800c990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b086      	sub	sp, #24
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d04d      	beq.n	800ca3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c9a2:	2308      	movs	r3, #8
 800c9a4:	425b      	negs	r3, r3
 800c9a6:	697a      	ldr	r2, [r7, #20]
 800c9a8:	4413      	add	r3, r2
 800c9aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	685a      	ldr	r2, [r3, #4]
 800c9b4:	4b24      	ldr	r3, [pc, #144]	; (800ca48 <vPortFree+0xb8>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	4013      	ands	r3, r2
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d10a      	bne.n	800c9d4 <vPortFree+0x44>
	__asm volatile
 800c9be:	f04f 0320 	mov.w	r3, #32
 800c9c2:	f383 8811 	msr	BASEPRI, r3
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	f3bf 8f4f 	dsb	sy
 800c9ce:	60fb      	str	r3, [r7, #12]
}
 800c9d0:	bf00      	nop
 800c9d2:	e7fe      	b.n	800c9d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d00a      	beq.n	800c9f2 <vPortFree+0x62>
	__asm volatile
 800c9dc:	f04f 0320 	mov.w	r3, #32
 800c9e0:	f383 8811 	msr	BASEPRI, r3
 800c9e4:	f3bf 8f6f 	isb	sy
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	60bb      	str	r3, [r7, #8]
}
 800c9ee:	bf00      	nop
 800c9f0:	e7fe      	b.n	800c9f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	685a      	ldr	r2, [r3, #4]
 800c9f6:	4b14      	ldr	r3, [pc, #80]	; (800ca48 <vPortFree+0xb8>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	4013      	ands	r3, r2
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d01e      	beq.n	800ca3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d11a      	bne.n	800ca3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	685a      	ldr	r2, [r3, #4]
 800ca0c:	4b0e      	ldr	r3, [pc, #56]	; (800ca48 <vPortFree+0xb8>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	43db      	mvns	r3, r3
 800ca12:	401a      	ands	r2, r3
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ca18:	f7fe f97e 	bl	800ad18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	685a      	ldr	r2, [r3, #4]
 800ca20:	4b0a      	ldr	r3, [pc, #40]	; (800ca4c <vPortFree+0xbc>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4413      	add	r3, r2
 800ca26:	4a09      	ldr	r2, [pc, #36]	; (800ca4c <vPortFree+0xbc>)
 800ca28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ca2a:	6938      	ldr	r0, [r7, #16]
 800ca2c:	f000 f874 	bl	800cb18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ca30:	4b07      	ldr	r3, [pc, #28]	; (800ca50 <vPortFree+0xc0>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	3301      	adds	r3, #1
 800ca36:	4a06      	ldr	r2, [pc, #24]	; (800ca50 <vPortFree+0xc0>)
 800ca38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ca3a:	f7fe f97b 	bl	800ad34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ca3e:	bf00      	nop
 800ca40:	3718      	adds	r7, #24
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
 800ca46:	bf00      	nop
 800ca48:	20004b4c 	.word	0x20004b4c
 800ca4c:	20004b3c 	.word	0x20004b3c
 800ca50:	20004b48 	.word	0x20004b48

0800ca54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ca54:	b480      	push	{r7}
 800ca56:	b085      	sub	sp, #20
 800ca58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ca5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ca5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ca60:	4b27      	ldr	r3, [pc, #156]	; (800cb00 <prvHeapInit+0xac>)
 800ca62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	f003 0307 	and.w	r3, r3, #7
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d00c      	beq.n	800ca88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	3307      	adds	r3, #7
 800ca72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f023 0307 	bic.w	r3, r3, #7
 800ca7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ca7c:	68ba      	ldr	r2, [r7, #8]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	1ad3      	subs	r3, r2, r3
 800ca82:	4a1f      	ldr	r2, [pc, #124]	; (800cb00 <prvHeapInit+0xac>)
 800ca84:	4413      	add	r3, r2
 800ca86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ca8c:	4a1d      	ldr	r2, [pc, #116]	; (800cb04 <prvHeapInit+0xb0>)
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ca92:	4b1c      	ldr	r3, [pc, #112]	; (800cb04 <prvHeapInit+0xb0>)
 800ca94:	2200      	movs	r2, #0
 800ca96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	68ba      	ldr	r2, [r7, #8]
 800ca9c:	4413      	add	r3, r2
 800ca9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800caa0:	2208      	movs	r2, #8
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	1a9b      	subs	r3, r3, r2
 800caa6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f023 0307 	bic.w	r3, r3, #7
 800caae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	4a15      	ldr	r2, [pc, #84]	; (800cb08 <prvHeapInit+0xb4>)
 800cab4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cab6:	4b14      	ldr	r3, [pc, #80]	; (800cb08 <prvHeapInit+0xb4>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2200      	movs	r2, #0
 800cabc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cabe:	4b12      	ldr	r3, [pc, #72]	; (800cb08 <prvHeapInit+0xb4>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2200      	movs	r2, #0
 800cac4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	68fa      	ldr	r2, [r7, #12]
 800cace:	1ad2      	subs	r2, r2, r3
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cad4:	4b0c      	ldr	r3, [pc, #48]	; (800cb08 <prvHeapInit+0xb4>)
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	685b      	ldr	r3, [r3, #4]
 800cae0:	4a0a      	ldr	r2, [pc, #40]	; (800cb0c <prvHeapInit+0xb8>)
 800cae2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	685b      	ldr	r3, [r3, #4]
 800cae8:	4a09      	ldr	r2, [pc, #36]	; (800cb10 <prvHeapInit+0xbc>)
 800caea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800caec:	4b09      	ldr	r3, [pc, #36]	; (800cb14 <prvHeapInit+0xc0>)
 800caee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800caf2:	601a      	str	r2, [r3, #0]
}
 800caf4:	bf00      	nop
 800caf6:	3714      	adds	r7, #20
 800caf8:	46bd      	mov	sp, r7
 800cafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafe:	4770      	bx	lr
 800cb00:	20000f30 	.word	0x20000f30
 800cb04:	20004b30 	.word	0x20004b30
 800cb08:	20004b38 	.word	0x20004b38
 800cb0c:	20004b40 	.word	0x20004b40
 800cb10:	20004b3c 	.word	0x20004b3c
 800cb14:	20004b4c 	.word	0x20004b4c

0800cb18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b085      	sub	sp, #20
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cb20:	4b28      	ldr	r3, [pc, #160]	; (800cbc4 <prvInsertBlockIntoFreeList+0xac>)
 800cb22:	60fb      	str	r3, [r7, #12]
 800cb24:	e002      	b.n	800cb2c <prvInsertBlockIntoFreeList+0x14>
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	60fb      	str	r3, [r7, #12]
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	687a      	ldr	r2, [r7, #4]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d8f7      	bhi.n	800cb26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	685b      	ldr	r3, [r3, #4]
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	4413      	add	r3, r2
 800cb42:	687a      	ldr	r2, [r7, #4]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d108      	bne.n	800cb5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	685a      	ldr	r2, [r3, #4]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	441a      	add	r2, r3
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	685b      	ldr	r3, [r3, #4]
 800cb62:	68ba      	ldr	r2, [r7, #8]
 800cb64:	441a      	add	r2, r3
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	d118      	bne.n	800cba0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681a      	ldr	r2, [r3, #0]
 800cb72:	4b15      	ldr	r3, [pc, #84]	; (800cbc8 <prvInsertBlockIntoFreeList+0xb0>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d00d      	beq.n	800cb96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	685a      	ldr	r2, [r3, #4]
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	685b      	ldr	r3, [r3, #4]
 800cb84:	441a      	add	r2, r3
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	681a      	ldr	r2, [r3, #0]
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	601a      	str	r2, [r3, #0]
 800cb94:	e008      	b.n	800cba8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cb96:	4b0c      	ldr	r3, [pc, #48]	; (800cbc8 <prvInsertBlockIntoFreeList+0xb0>)
 800cb98:	681a      	ldr	r2, [r3, #0]
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	601a      	str	r2, [r3, #0]
 800cb9e:	e003      	b.n	800cba8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681a      	ldr	r2, [r3, #0]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cba8:	68fa      	ldr	r2, [r7, #12]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d002      	beq.n	800cbb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	687a      	ldr	r2, [r7, #4]
 800cbb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cbb6:	bf00      	nop
 800cbb8:	3714      	adds	r7, #20
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	20004b30 	.word	0x20004b30
 800cbc8:	20004b38 	.word	0x20004b38

0800cbcc <get_CRC8_check_sum>:
  * @param[in]      dw_length: 
  * @param[in]      ucCRC8:CRC8
  * @retval         CRC8
  */
uint8_t get_CRC8_check_sum(unsigned char *pch_message,unsigned int dw_length,unsigned char ucCRC8)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b087      	sub	sp, #28
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	71fb      	strb	r3, [r7, #7]
    unsigned char uc_index;
    while (dw_length--)
 800cbda:	e00a      	b.n	800cbf2 <get_CRC8_check_sum+0x26>
    {
        uc_index = ucCRC8^(*pch_message++);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	1c5a      	adds	r2, r3, #1
 800cbe0:	60fa      	str	r2, [r7, #12]
 800cbe2:	781a      	ldrb	r2, [r3, #0]
 800cbe4:	79fb      	ldrb	r3, [r7, #7]
 800cbe6:	4053      	eors	r3, r2
 800cbe8:	75fb      	strb	r3, [r7, #23]
        ucCRC8 = CRC8_table[uc_index];
 800cbea:	7dfb      	ldrb	r3, [r7, #23]
 800cbec:	4a07      	ldr	r2, [pc, #28]	; (800cc0c <get_CRC8_check_sum+0x40>)
 800cbee:	5cd3      	ldrb	r3, [r2, r3]
 800cbf0:	71fb      	strb	r3, [r7, #7]
    while (dw_length--)
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	1e5a      	subs	r2, r3, #1
 800cbf6:	60ba      	str	r2, [r7, #8]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d1ef      	bne.n	800cbdc <get_CRC8_check_sum+0x10>
    }
    return(ucCRC8);
 800cbfc:	79fb      	ldrb	r3, [r7, #7]
}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	371c      	adds	r7, #28
 800cc02:	46bd      	mov	sp, r7
 800cc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc08:	4770      	bx	lr
 800cc0a:	bf00      	nop
 800cc0c:	0801547c 	.word	0x0801547c

0800cc10 <verify_CRC8_check_sum>:
  * @param[in]      pch_message: 
  * @param[in]      dw_length: 
  * @retval         
  */
uint32_t verify_CRC8_check_sum(unsigned char *pch_message, unsigned int dw_length)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b084      	sub	sp, #16
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
 800cc18:	6039      	str	r1, [r7, #0]
    unsigned char ucExpected = 0;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	73fb      	strb	r3, [r7, #15]
    if ((pch_message == 0) || (dw_length <= 2))
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d002      	beq.n	800cc2a <verify_CRC8_check_sum+0x1a>
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d801      	bhi.n	800cc2e <verify_CRC8_check_sum+0x1e>
    {
        return 0;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	e013      	b.n	800cc56 <verify_CRC8_check_sum+0x46>
    }
    ucExpected = get_CRC8_check_sum (pch_message, dw_length - 1, CRC8_INIT);
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	3b01      	subs	r3, #1
 800cc32:	22ff      	movs	r2, #255	; 0xff
 800cc34:	4619      	mov	r1, r3
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	f7ff ffc8 	bl	800cbcc <get_CRC8_check_sum>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	73fb      	strb	r3, [r7, #15]
    return ( ucExpected == pch_message[dw_length - 1] );
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	3b01      	subs	r3, #1
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	4413      	add	r3, r2
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	7bfa      	ldrb	r2, [r7, #15]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	bf0c      	ite	eq
 800cc50:	2301      	moveq	r3, #1
 800cc52:	2300      	movne	r3, #0
 800cc54:	b2db      	uxtb	r3, r3
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3710      	adds	r7, #16
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
	...

0800cc60 <get_CRC16_check_sum>:
  * @param[in]      dw_length: 
  * @param[in]      wCRC:CRC16
  * @retval         CRC16
  */
uint16_t get_CRC16_check_sum(uint8_t *pch_message,uint32_t dw_length,uint16_t wCRC)
{
 800cc60:	b480      	push	{r7}
 800cc62:	b087      	sub	sp, #28
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	80fb      	strh	r3, [r7, #6]
    uint8_t chData;
    if (pch_message == NULL)
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d113      	bne.n	800cc9c <get_CRC16_check_sum+0x3c>
    {
        return 0xFFFF;
 800cc74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cc78:	e016      	b.n	800cca8 <get_CRC16_check_sum+0x48>
    }
    while(dw_length--)
    {
        chData = *pch_message++;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	1c5a      	adds	r2, r3, #1
 800cc7e:	60fa      	str	r2, [r7, #12]
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	75fb      	strb	r3, [r7, #23]
        (wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 800cc84:	88fb      	ldrh	r3, [r7, #6]
 800cc86:	0a1b      	lsrs	r3, r3, #8
 800cc88:	b29a      	uxth	r2, r3
 800cc8a:	88f9      	ldrh	r1, [r7, #6]
 800cc8c:	7dfb      	ldrb	r3, [r7, #23]
 800cc8e:	404b      	eors	r3, r1
 800cc90:	b2db      	uxtb	r3, r3
 800cc92:	4908      	ldr	r1, [pc, #32]	; (800ccb4 <get_CRC16_check_sum+0x54>)
 800cc94:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc98:	4053      	eors	r3, r2
 800cc9a:	80fb      	strh	r3, [r7, #6]
    while(dw_length--)
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	1e5a      	subs	r2, r3, #1
 800cca0:	60ba      	str	r2, [r7, #8]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d1e9      	bne.n	800cc7a <get_CRC16_check_sum+0x1a>
    }
    return wCRC;
 800cca6:	88fb      	ldrh	r3, [r7, #6]
}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	371c      	adds	r7, #28
 800ccac:	46bd      	mov	sp, r7
 800ccae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb2:	4770      	bx	lr
 800ccb4:	0801557c 	.word	0x0801557c

0800ccb8 <verify_CRC16_check_sum>:
  * @param[in]      pch_message: 
  * @param[in]      dw_length: 
  * @retval         
  */
uint32_t verify_CRC16_check_sum(uint8_t *pchMessage, uint32_t dwLength)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b084      	sub	sp, #16
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
    uint16_t wExpected = 0;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	81fb      	strh	r3, [r7, #14]
    if ((pchMessage == NULL) || (dwLength <= 2))
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d002      	beq.n	800ccd2 <verify_CRC16_check_sum+0x1a>
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	2b02      	cmp	r3, #2
 800ccd0:	d801      	bhi.n	800ccd6 <verify_CRC16_check_sum+0x1e>
    {
        return 0;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	e020      	b.n	800cd18 <verify_CRC16_check_sum+0x60>
    }
    wExpected = get_CRC16_check_sum(pchMessage, dwLength - 2, CRC16_INIT);
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	3b02      	subs	r3, #2
 800ccda:	4a11      	ldr	r2, [pc, #68]	; (800cd20 <verify_CRC16_check_sum+0x68>)
 800ccdc:	8812      	ldrh	r2, [r2, #0]
 800ccde:	4619      	mov	r1, r3
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f7ff ffbd 	bl	800cc60 <get_CRC16_check_sum>
 800cce6:	4603      	mov	r3, r0
 800cce8:	81fb      	strh	r3, [r7, #14]
    return ((wExpected & 0xff) == pchMessage[dwLength - 2] && ((wExpected >> 8) & 0xff) == pchMessage[dwLength - 1]);
 800ccea:	89fb      	ldrh	r3, [r7, #14]
 800ccec:	b2db      	uxtb	r3, r3
 800ccee:	683a      	ldr	r2, [r7, #0]
 800ccf0:	3a02      	subs	r2, #2
 800ccf2:	6879      	ldr	r1, [r7, #4]
 800ccf4:	440a      	add	r2, r1
 800ccf6:	7812      	ldrb	r2, [r2, #0]
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	d10c      	bne.n	800cd16 <verify_CRC16_check_sum+0x5e>
 800ccfc:	89fb      	ldrh	r3, [r7, #14]
 800ccfe:	0a1b      	lsrs	r3, r3, #8
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	b2db      	uxtb	r3, r3
 800cd04:	683a      	ldr	r2, [r7, #0]
 800cd06:	3a01      	subs	r2, #1
 800cd08:	6879      	ldr	r1, [r7, #4]
 800cd0a:	440a      	add	r2, r1
 800cd0c:	7812      	ldrb	r2, [r2, #0]
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d101      	bne.n	800cd16 <verify_CRC16_check_sum+0x5e>
 800cd12:	2301      	movs	r3, #1
 800cd14:	e000      	b.n	800cd18 <verify_CRC16_check_sum+0x60>
 800cd16:	2300      	movs	r3, #0
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3710      	adds	r7, #16
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	2000011c 	.word	0x2000011c

0800cd24 <chassis_power_control>:
  * @brief          
  * @param[in]      chassis_power_control: 
  * @retval         none
  */
float chassis_power_control(float current_set)
{
 800cd24:	b480      	push	{r7}
 800cd26:	b089      	sub	sp, #36	; 0x24
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	ed87 0a01 	vstr	s0, [r7, #4]
    float chassis_power = 0.0f;
 800cd2e:	f04f 0300 	mov.w	r3, #0
 800cd32:	613b      	str	r3, [r7, #16]
    float chassis_power_buffer = 0.0f;
 800cd34:	f04f 0300 	mov.w	r3, #0
 800cd38:	60fb      	str	r3, [r7, #12]
    float total_current_limit = 0.0f;
 800cd3a:	f04f 0300 	mov.w	r3, #0
 800cd3e:	61fb      	str	r3, [r7, #28]
    float total_current = 0.0f;
 800cd40:	f04f 0300 	mov.w	r3, #0
 800cd44:	60bb      	str	r3, [r7, #8]
		// Enable power limit?
		// TODO: Handle refree offline!
	
    if(1)
    {
				chassis_power = power_heat_data.chassis_power;
 800cd46:	4b48      	ldr	r3, [pc, #288]	; (800ce68 <chassis_power_control+0x144>)
 800cd48:	685b      	ldr	r3, [r3, #4]
 800cd4a:	613b      	str	r3, [r7, #16]
				chassis_power_buffer = power_heat_data.chassis_power_buffer;
 800cd4c:	4b46      	ldr	r3, [pc, #280]	; (800ce68 <chassis_power_control+0x144>)
 800cd4e:	891b      	ldrh	r3, [r3, #8]
 800cd50:	b29b      	uxth	r3, r3
 800cd52:	ee07 3a90 	vmov	s15, r3
 800cd56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd5a:	edc7 7a03 	vstr	s15, [r7, #12]
			
			
        // power > 80w and buffer < 60j, because buffer < 60 means power has been more than 80w
        //80w 60j,6080w
        if(chassis_power_buffer < WARNING_POWER_BUFF)
 800cd5e:	4b43      	ldr	r3, [pc, #268]	; (800ce6c <chassis_power_control+0x148>)
 800cd60:	edd3 7a00 	vldr	s15, [r3]
 800cd64:	ed97 7a03 	vldr	s14, [r7, #12]
 800cd68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cd6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd70:	d524      	bpl.n	800cdbc <chassis_power_control+0x98>
        {
            float power_scale;
            if(chassis_power_buffer > 5.0f)
 800cd72:	edd7 7a03 	vldr	s15, [r7, #12]
 800cd76:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800cd7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd82:	dd09      	ble.n	800cd98 <chassis_power_control+0x74>
            {
                //scale down WARNING_POWER_BUFF
                //WARNING_POWER_BUFF
                power_scale = chassis_power_buffer / WARNING_POWER_BUFF;
 800cd84:	4b39      	ldr	r3, [pc, #228]	; (800ce6c <chassis_power_control+0x148>)
 800cd86:	ed93 7a00 	vldr	s14, [r3]
 800cd8a:	edd7 6a03 	vldr	s13, [r7, #12]
 800cd8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd92:	edc7 7a06 	vstr	s15, [r7, #24]
 800cd96:	e008      	b.n	800cdaa <chassis_power_control+0x86>
            }
            else
            {
                //only left 10% of WARNING_POWER_BUFF
                power_scale = 8.0f / WARNING_POWER_BUFF;
 800cd98:	4b34      	ldr	r3, [pc, #208]	; (800ce6c <chassis_power_control+0x148>)
 800cd9a:	ed93 7a00 	vldr	s14, [r3]
 800cd9e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800cda2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cda6:	edc7 7a06 	vstr	s15, [r7, #24]
            }
            //scale down
            //
            total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT * power_scale;
 800cdaa:	edd7 7a06 	vldr	s15, [r7, #24]
 800cdae:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800ce70 <chassis_power_control+0x14c>
 800cdb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cdb6:	edc7 7a07 	vstr	s15, [r7, #28]
 800cdba:	e030      	b.n	800ce1e <chassis_power_control+0xfa>
        }
        else
        {
            //power > WARNING_POWER
            //WARNING_POWER
            if(chassis_power > WARNING_POWER)
 800cdbc:	edd7 7a04 	vldr	s15, [r7, #16]
 800cdc0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800cdc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cdc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdcc:	dd25      	ble.n	800ce1a <chassis_power_control+0xf6>
            {
                float power_scale;
                //power < 80w
                //80w
                if(chassis_power < POWER_LIMIT)
 800cdce:	edd7 7a04 	vldr	s15, [r7, #16]
 800cdd2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800cdd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cdda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdde:	d50c      	bpl.n	800cdfa <chassis_power_control+0xd6>
                {
                    //scale down
                    //
                    power_scale = (POWER_LIMIT - chassis_power) / (POWER_LIMIT - WARNING_POWER);
 800cde0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800cde4:	edd7 7a04 	vldr	s15, [r7, #16]
 800cde8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cdec:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800cdf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cdf4:	edc7 7a05 	vstr	s15, [r7, #20]
 800cdf8:	e002      	b.n	800ce00 <chassis_power_control+0xdc>
                }
                //power > 80w
                //80w
                else
                {
                    power_scale = 0.0f;
 800cdfa:	f04f 0300 	mov.w	r3, #0
 800cdfe:	617b      	str	r3, [r7, #20]
                }
                
                total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT + POWER_TOTAL_CURRENT_LIMIT * power_scale;
 800ce00:	edd7 7a05 	vldr	s15, [r7, #20]
 800ce04:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800ce70 <chassis_power_control+0x14c>
 800ce08:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce0c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800ce70 <chassis_power_control+0x14c>
 800ce10:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce14:	edc7 7a07 	vstr	s15, [r7, #28]
 800ce18:	e001      	b.n	800ce1e <chassis_power_control+0xfa>
            }
            //power < WARNING_POWER
            //WARNING_POWER
            else
            {
                total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT + POWER_TOTAL_CURRENT_LIMIT;
 800ce1a:	4b16      	ldr	r3, [pc, #88]	; (800ce74 <chassis_power_control+0x150>)
 800ce1c:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    //total_current_limit as max current
		if(current_set > total_current_limit)
 800ce1e:	ed97 7a01 	vldr	s14, [r7, #4]
 800ce22:	edd7 7a07 	vldr	s15, [r7, #28]
 800ce26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ce2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce2e:	dd02      	ble.n	800ce36 <chassis_power_control+0x112>
			return total_current_limit;
 800ce30:	edd7 7a07 	vldr	s15, [r7, #28]
 800ce34:	e011      	b.n	800ce5a <chassis_power_control+0x136>
		if(current_set < -total_current_limit)
 800ce36:	edd7 7a07 	vldr	s15, [r7, #28]
 800ce3a:	eef1 7a67 	vneg.f32	s15, s15
 800ce3e:	ed97 7a01 	vldr	s14, [r7, #4]
 800ce42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ce46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce4a:	d504      	bpl.n	800ce56 <chassis_power_control+0x132>
			return -total_current_limit;
 800ce4c:	edd7 7a07 	vldr	s15, [r7, #28]
 800ce50:	eef1 7a67 	vneg.f32	s15, s15
 800ce54:	e001      	b.n	800ce5a <chassis_power_control+0x136>
		return current_set;
 800ce56:	edd7 7a01 	vldr	s15, [r7, #4]
		
}
 800ce5a:	eeb0 0a67 	vmov.f32	s0, s15
 800ce5e:	3724      	adds	r7, #36	; 0x24
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr
 800ce68:	2000568c 	.word	0x2000568c
 800ce6c:	20000120 	.word	0x20000120
 800ce70:	45fa0000 	.word	0x45fa0000
 800ce74:	467a0000 	.word	0x467a0000

0800ce78 <set_waring_buf_value>:

void set_waring_buf_value(float value){
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	ed87 0a01 	vstr	s0, [r7, #4]
	WARNING_POWER_BUFF = value;
 800ce82:	4a04      	ldr	r2, [pc, #16]	; (800ce94 <set_waring_buf_value+0x1c>)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	6013      	str	r3, [r2, #0]
}
 800ce88:	bf00      	nop
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr
 800ce94:	20000120 	.word	0x20000120

0800ce98 <FusionAhrsInitialise>:
/**
 * @brief Initialises the AHRS algorithm structure.
 * @param fusionAhrs AHRS algorithm structure.
 * @param gain AHRS algorithm gain.
 */
void FusionAhrsInitialise(FusionAhrs * const fusionAhrs, const float gain) {
 800ce98:	b480      	push	{r7}
 800ce9a:	b08b      	sub	sp, #44	; 0x2c
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
 800cea0:	ed87 0a00 	vstr	s0, [r7]
    fusionAhrs->gain = gain;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	683a      	ldr	r2, [r7, #0]
 800cea8:	601a      	str	r2, [r3, #0]
    fusionAhrs->minimumMagneticFieldSquared = 0.0f;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f04f 0200 	mov.w	r2, #0
 800ceb0:	605a      	str	r2, [r3, #4]
    fusionAhrs->maximumMagneticFieldSquared = FLT_MAX;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	4a15      	ldr	r2, [pc, #84]	; (800cf0c <FusionAhrsInitialise+0x74>)
 800ceb6:	609a      	str	r2, [r3, #8]
    fusionAhrs->quaternion = FUSION_QUATERNION_IDENTITY;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cebe:	60da      	str	r2, [r3, #12]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f04f 0200 	mov.w	r2, #0
 800cec6:	611a      	str	r2, [r3, #16]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f04f 0200 	mov.w	r2, #0
 800cece:	615a      	str	r2, [r3, #20]
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f04f 0200 	mov.w	r2, #0
 800ced6:	619a      	str	r2, [r3, #24]
    fusionAhrs->linearAcceleration = FUSION_VECTOR3_ZERO;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f04f 0200 	mov.w	r2, #0
 800cede:	61da      	str	r2, [r3, #28]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f04f 0200 	mov.w	r2, #0
 800cee6:	621a      	str	r2, [r3, #32]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	f04f 0200 	mov.w	r2, #0
 800ceee:	625a      	str	r2, [r3, #36]	; 0x24
    fusionAhrs->rampedGain = INITIAL_GAIN;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	4a07      	ldr	r2, [pc, #28]	; (800cf10 <FusionAhrsInitialise+0x78>)
 800cef4:	629a      	str	r2, [r3, #40]	; 0x28
    fusionAhrs->zeroYawPending = false;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2200      	movs	r2, #0
 800cefa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800cefe:	bf00      	nop
 800cf00:	372c      	adds	r7, #44	; 0x2c
 800cf02:	46bd      	mov	sp, r7
 800cf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf08:	4770      	bx	lr
 800cf0a:	bf00      	nop
 800cf0c:	7f7fffff 	.word	0x7f7fffff
 800cf10:	41200000 	.word	0x41200000

0800cf14 <FusionAhrsUpdate>:
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in uT.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdate(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const FusionVector3 magnetometer, const float samplePeriod) {
 800cf14:	b490      	push	{r4, r7}
 800cf16:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 800cf1a:	af00      	add	r7, sp, #0
 800cf1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf20:	6018      	str	r0, [r3, #0]
 800cf22:	f107 0120 	add.w	r1, r7, #32
 800cf26:	eeb0 5a61 	vmov.f32	s10, s3
 800cf2a:	eef0 5a42 	vmov.f32	s11, s4
 800cf2e:	eeb0 6a62 	vmov.f32	s12, s5
 800cf32:	f107 0214 	add.w	r2, r7, #20
 800cf36:	eef0 6a43 	vmov.f32	s13, s6
 800cf3a:	eeb0 7a63 	vmov.f32	s14, s7
 800cf3e:	eef0 7a44 	vmov.f32	s15, s8
 800cf42:	f107 0308 	add.w	r3, r7, #8
 800cf46:	1d38      	adds	r0, r7, #4
 800cf48:	edc0 4a00 	vstr	s9, [r0]
 800cf4c:	ed81 0a00 	vstr	s0, [r1]
 800cf50:	edc1 0a01 	vstr	s1, [r1, #4]
 800cf54:	ed81 1a02 	vstr	s2, [r1, #8]
 800cf58:	ed82 5a00 	vstr	s10, [r2]
 800cf5c:	edc2 5a01 	vstr	s11, [r2, #4]
 800cf60:	ed82 6a02 	vstr	s12, [r2, #8]
 800cf64:	edc3 6a00 	vstr	s13, [r3]
 800cf68:	ed83 7a01 	vstr	s14, [r3, #4]
 800cf6c:	edc3 7a02 	vstr	s15, [r3, #8]
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code

    // Calculate feedback error
    FusionVector3 halfFeedbackError = FUSION_VECTOR3_ZERO; // scaled by 0.5 to avoid repeated multiplications by 2
 800cf70:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800cf74:	f04f 0200 	mov.w	r2, #0
 800cf78:	601a      	str	r2, [r3, #0]
 800cf7a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800cf7e:	f04f 0200 	mov.w	r2, #0
 800cf82:	605a      	str	r2, [r3, #4]
 800cf84:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800cf88:	f04f 0200 	mov.w	r2, #0
 800cf8c:	609a      	str	r2, [r3, #8]
    do {
        // Abandon feedback calculation if accelerometer measurement invalid
        if ((accelerometer.axis.x == 0.0f) && (accelerometer.axis.y == 0.0f) && (accelerometer.axis.z == 0.0f)) {
 800cf8e:	f107 0314 	add.w	r3, r7, #20
 800cf92:	edd3 7a00 	vldr	s15, [r3]
 800cf96:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cf9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf9e:	d112      	bne.n	800cfc6 <FusionAhrsUpdate+0xb2>
 800cfa0:	f107 0314 	add.w	r3, r7, #20
 800cfa4:	edd3 7a01 	vldr	s15, [r3, #4]
 800cfa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cfac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfb0:	d109      	bne.n	800cfc6 <FusionAhrsUpdate+0xb2>
 800cfb2:	f107 0314 	add.w	r3, r7, #20
 800cfb6:	edd3 7a02 	vldr	s15, [r3, #8]
 800cfba:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cfbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc2:	f000 8437 	beq.w	800d834 <FusionAhrsUpdate+0x920>
            break;
        }

        // Calculate direction of gravity assumed by quaternion
        const FusionVector3 halfGravity = {
            .axis.x = Q.x * Q.z - Q.w * Q.y,
 800cfc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	ed93 7a04 	vldr	s14, [r3, #16]
 800cfd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	edd3 7a06 	vldr	s15, [r3, #24]
 800cfda:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cfde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	edd3 6a03 	vldr	s13, [r3, #12]
 800cfe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	edd3 7a05 	vldr	s15, [r3, #20]
 800cff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cff6:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800cffa:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800cffe:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.x + Q.y * Q.z,
 800d002:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	ed93 7a03 	vldr	s14, [r3, #12]
 800d00c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	edd3 7a04 	vldr	s15, [r3, #16]
 800d016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d01a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	edd3 6a05 	vldr	s13, [r3, #20]
 800d024:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	edd3 7a06 	vldr	s15, [r3, #24]
 800d02e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d032:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800d036:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800d03a:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 800d03e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	ed93 7a03 	vldr	s14, [r3, #12]
 800d048:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	edd3 7a03 	vldr	s15, [r3, #12]
 800d052:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d056:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d05a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800d05e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	edd3 6a06 	vldr	s13, [r3, #24]
 800d068:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	edd3 7a06 	vldr	s15, [r3, #24]
 800d072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d076:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800d07a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800d07e:	edc3 7a02 	vstr	s15, [r3, #8]
 800d082:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d086:	f107 0214 	add.w	r2, r7, #20
 800d08a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d08c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d090:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d094:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800d098:	ca07      	ldmia	r2, {r0, r1, r2}
 800d09a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * @param vector Vector of the operation.
 * @return Vector magnitude squared.
 */
static inline __attribute__((always_inline)) float FusionVectorMagnitudeSquared(const FusionVector3 vector) {
#define V vector.axis // define shorthand label for more readable code
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800d09e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0a2:	ed93 7a00 	vldr	s14, [r3]
 800d0a6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0aa:	edd3 7a00 	vldr	s15, [r3]
 800d0ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d0b2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0b6:	edd3 6a01 	vldr	s13, [r3, #4]
 800d0ba:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0be:	edd3 7a01 	vldr	s15, [r3, #4]
 800d0c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d0c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d0ca:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0ce:	edd3 6a02 	vldr	s13, [r3, #8]
 800d0d2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800d0d6:	edd3 7a02 	vldr	s15, [r3, #8]
 800d0da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d0de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0e2:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 800d0e6:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 800d0ea:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 800d0ee:	edd3 7a00 	vldr	s15, [r3]
 800d0f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d0f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0fa:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800d0fe:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 800d102:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d106:	f207 421c 	addw	r2, r7, #1052	; 0x41c
 800d10a:	6812      	ldr	r2, [r2, #0]
 800d10c:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800d10e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d118:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800d11a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	105a      	asrs	r2, r3, #1
 800d122:	4b9a      	ldr	r3, [pc, #616]	; (800d38c <FusionAhrsUpdate+0x478>)
 800d124:	1a9b      	subs	r3, r3, r2
 800d126:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800d12a:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800d12c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d136:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800d138:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d13c:	ed93 7a00 	vldr	s14, [r3]
 800d140:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800d144:	edd3 7a00 	vldr	s15, [r3]
 800d148:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d14c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d150:	edd3 7a00 	vldr	s15, [r3]
 800d154:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d158:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800d15c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d160:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d164:	edd3 7a00 	vldr	s15, [r3]
 800d168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d16c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d170:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800d174:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800d178:	681b      	ldr	r3, [r3, #0]
 * square root approximation.
 * @param vector Vector to be normalised.
 * @return Normalised vector.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionVectorFastNormalise(const FusionVector3 vector) {
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800d17a:	f207 4214 	addw	r2, r7, #1044	; 0x414
 800d17e:	6013      	str	r3, [r2, #0]
 800d180:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d184:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800d188:	ca07      	ldmia	r2, {r0, r1, r2}
 800d18a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d18e:	f207 4314 	addw	r3, r7, #1044	; 0x414
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 800d198:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 800d19a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d19e:	ed93 7a00 	vldr	s14, [r3]
 800d1a2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800d1a6:	edd3 7a00 	vldr	s15, [r3]
 800d1aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1ae:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800d1b2:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d1b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d1ba:	ed93 7a01 	vldr	s14, [r3, #4]
 800d1be:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800d1c2:	edd3 7a00 	vldr	s15, [r3]
 800d1c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1ca:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800d1ce:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d1d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d1d6:	ed93 7a02 	vldr	s14, [r3, #8]
 800d1da:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800d1de:	edd3 7a00 	vldr	s15, [r3]
 800d1e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800d1ea:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d1ee:	f507 734a 	add.w	r3, r7, #808	; 0x328
 800d1f2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d1f6:	ca07      	ldmia	r2, {r0, r1, r2}
 800d1f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d1fc:	f507 724a 	add.w	r2, r7, #808	; 0x328
 800d200:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800d204:	ca07      	ldmia	r2, {r0, r1, r2}
 800d206:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800d20a:	bf00      	nop
 800d20c:	f507 7331 	add.w	r3, r7, #708	; 0x2c4
 800d210:	461c      	mov	r4, r3
 800d212:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800d216:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d21a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d21e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d222:	f507 7231 	add.w	r2, r7, #708	; 0x2c4
 800d226:	ca07      	ldmia	r2, {r0, r1, r2}
 800d228:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d22c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d230:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800d234:	ca07      	ldmia	r2, {r0, r1, r2}
 800d236:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800d23a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d23e:	ed93 7a01 	vldr	s14, [r3, #4]
 800d242:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d246:	edd3 7a02 	vldr	s15, [r3, #8]
 800d24a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d24e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d252:	edd3 6a02 	vldr	s13, [r3, #8]
 800d256:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d25a:	edd3 7a01 	vldr	s15, [r3, #4]
 800d25e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d262:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d266:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d26a:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800d26e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d272:	ed93 7a02 	vldr	s14, [r3, #8]
 800d276:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d27a:	edd3 7a00 	vldr	s15, [r3]
 800d27e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d282:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d286:	edd3 6a00 	vldr	s13, [r3]
 800d28a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d28e:	edd3 7a02 	vldr	s15, [r3, #8]
 800d292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d29a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d29e:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800d2a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d2a6:	ed93 7a00 	vldr	s14, [r3]
 800d2aa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d2ae:	edd3 7a01 	vldr	s15, [r3, #4]
 800d2b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d2b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d2ba:	edd3 6a01 	vldr	s13, [r3, #4]
 800d2be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d2c2:	edd3 7a00 	vldr	s15, [r3]
 800d2c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d2ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d2d2:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d2d6:	f507 7347 	add.w	r3, r7, #796	; 0x31c
 800d2da:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800d2de:	ca07      	ldmia	r2, {r0, r1, r2}
 800d2e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d2e4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800d2e8:	f507 7247 	add.w	r2, r7, #796	; 0x31c
 800d2ec:	ca07      	ldmia	r2, {r0, r1, r2}
 800d2ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d2f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d2f6:	f107 0208 	add.w	r2, r7, #8
 800d2fa:	ca07      	ldmia	r2, {r0, r1, r2}
 800d2fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800d300:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d304:	ed93 7a00 	vldr	s14, [r3]
 800d308:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d30c:	edd3 7a00 	vldr	s15, [r3]
 800d310:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d314:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d318:	edd3 6a01 	vldr	s13, [r3, #4]
 800d31c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d320:	edd3 7a01 	vldr	s15, [r3, #4]
 800d324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d328:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d32c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d330:	edd3 6a02 	vldr	s13, [r3, #8]
 800d334:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d338:	edd3 7a02 	vldr	s15, [r3, #8]
 800d33c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d340:	ee77 7a27 	vadd.f32	s15, s14, s15

        // Calculate accelerometer feedback error
        halfFeedbackError = FusionVectorCrossProduct(FusionVectorFastNormalise(accelerometer), halfGravity);

        // Abandon magnetometer feedback calculation if magnetometer measurement invalid
        const float magnetometerMagnitudeSquared = FusionVectorMagnitudeSquared(magnetometer);
 800d344:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800d348:	edc3 7a00 	vstr	s15, [r3]
        if ((magnetometerMagnitudeSquared < fusionAhrs->minimumMagneticFieldSquared) || (magnetometerMagnitudeSquared > fusionAhrs->maximumMagneticFieldSquared)) {
 800d34c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	edd3 7a01 	vldr	s15, [r3, #4]
 800d356:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800d35a:	ed93 7a00 	vldr	s14, [r3]
 800d35e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d366:	f100 8266 	bmi.w	800d836 <FusionAhrsUpdate+0x922>
 800d36a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	edd3 7a02 	vldr	s15, [r3, #8]
 800d374:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800d378:	ed93 7a00 	vldr	s14, [r3]
 800d37c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d384:	f300 8257 	bgt.w	800d836 <FusionAhrsUpdate+0x922>
 800d388:	e002      	b.n	800d390 <FusionAhrsUpdate+0x47c>
 800d38a:	bf00      	nop
 800d38c:	5f3759df 	.word	0x5f3759df
            break;
        }

        // Compute direction of 'magnetic west' assumed by quaternion
        const FusionVector3 halfWest = {
            .axis.x = Q.x * Q.y + Q.w * Q.z,
 800d390:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	ed93 7a04 	vldr	s14, [r3, #16]
 800d39a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	edd3 7a05 	vldr	s15, [r3, #20]
 800d3a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d3a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	edd3 6a03 	vldr	s13, [r3, #12]
 800d3b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	edd3 7a06 	vldr	s15, [r3, #24]
 800d3bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d3c0:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800d3c4:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800d3c8:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 800d3cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	ed93 7a03 	vldr	s14, [r3, #12]
 800d3d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	edd3 7a03 	vldr	s15, [r3, #12]
 800d3e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3e4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d3e8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800d3ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	edd3 6a05 	vldr	s13, [r3, #20]
 800d3f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	edd3 7a05 	vldr	s15, [r3, #20]
 800d400:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d404:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800d408:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800d40c:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.y * Q.z - Q.w * Q.x
 800d410:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	ed93 7a05 	vldr	s14, [r3, #20]
 800d41a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	edd3 7a06 	vldr	s15, [r3, #24]
 800d424:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d428:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	edd3 6a03 	vldr	s13, [r3, #12]
 800d432:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	edd3 7a04 	vldr	s15, [r3, #16]
 800d43c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d440:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800d444:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800d448:	edc3 7a02 	vstr	s15, [r3, #8]
 800d44c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d450:	f107 0214 	add.w	r2, r7, #20
 800d454:	ca07      	ldmia	r2, {r0, r1, r2}
 800d456:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d45a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d45e:	f107 0208 	add.w	r2, r7, #8
 800d462:	ca07      	ldmia	r2, {r0, r1, r2}
 800d464:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800d468:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d46c:	ed93 7a01 	vldr	s14, [r3, #4]
 800d470:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d474:	edd3 7a02 	vldr	s15, [r3, #8]
 800d478:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d47c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d480:	edd3 6a02 	vldr	s13, [r3, #8]
 800d484:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d488:	edd3 7a01 	vldr	s15, [r3, #4]
 800d48c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d490:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d494:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d498:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800d49c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d4a0:	ed93 7a02 	vldr	s14, [r3, #8]
 800d4a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4a8:	edd3 7a00 	vldr	s15, [r3]
 800d4ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d4b0:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d4b4:	edd3 6a00 	vldr	s13, [r3]
 800d4b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4bc:	edd3 7a02 	vldr	s15, [r3, #8]
 800d4c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d4c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4c8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d4cc:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800d4d0:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d4d4:	ed93 7a00 	vldr	s14, [r3]
 800d4d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4dc:	edd3 7a01 	vldr	s15, [r3, #4]
 800d4e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d4e4:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d4e8:	edd3 6a01 	vldr	s13, [r3, #4]
 800d4ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4f0:	edd3 7a00 	vldr	s15, [r3]
 800d4f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d4f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d500:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d504:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800d508:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800d50c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d50e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d512:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800d516:	461c      	mov	r4, r3
 800d518:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800d51c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d520:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d524:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800d528:	f507 7234 	add.w	r2, r7, #720	; 0x2d0
 800d52c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d52e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d532:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d536:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800d53a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d53c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800d540:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d544:	ed93 7a00 	vldr	s14, [r3]
 800d548:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d54c:	edd3 7a00 	vldr	s15, [r3]
 800d550:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d554:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d558:	edd3 6a01 	vldr	s13, [r3, #4]
 800d55c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d560:	edd3 7a01 	vldr	s15, [r3, #4]
 800d564:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d568:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d56c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d570:	edd3 6a02 	vldr	s13, [r3, #8]
 800d574:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d578:	edd3 7a02 	vldr	s15, [r3, #8]
 800d57c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d580:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d584:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 800d588:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 800d58c:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 800d590:	edd3 7a00 	vldr	s15, [r3]
 800d594:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d59c:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800d5a0:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 800d5a4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d5a8:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 800d5ac:	6812      	ldr	r2, [r2, #0]
 800d5ae:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800d5b0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d5b4:	681a      	ldr	r2, [r3, #0]
 800d5b6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d5ba:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800d5bc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	105a      	asrs	r2, r3, #1
 800d5c4:	4b99      	ldr	r3, [pc, #612]	; (800d82c <FusionAhrsUpdate+0x918>)
 800d5c6:	1a9b      	subs	r3, r3, r2
 800d5c8:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 800d5cc:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800d5ce:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d5d2:	681a      	ldr	r2, [r3, #0]
 800d5d4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d5d8:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800d5da:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d5de:	ed93 7a00 	vldr	s14, [r3]
 800d5e2:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800d5e6:	edd3 7a00 	vldr	s15, [r3]
 800d5ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d5ee:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d5f2:	edd3 7a00 	vldr	s15, [r3]
 800d5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5fa:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800d5fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d602:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d606:	edd3 7a00 	vldr	s15, [r3]
 800d60a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d60e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d612:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800d616:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d61a:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800d61c:	f207 4204 	addw	r2, r7, #1028	; 0x404
 800d620:	6013      	str	r3, [r2, #0]
 800d622:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d626:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800d62a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d62c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d630:	f207 4304 	addw	r3, r7, #1028	; 0x404
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f507 6280 	add.w	r2, r7, #1024	; 0x400
 800d63a:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 800d63c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d640:	ed93 7a00 	vldr	s14, [r3]
 800d644:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d648:	edd3 7a00 	vldr	s15, [r3]
 800d64c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d650:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d654:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d658:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d65c:	ed93 7a01 	vldr	s14, [r3, #4]
 800d660:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d664:	edd3 7a00 	vldr	s15, [r3]
 800d668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d66c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d670:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d674:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d678:	ed93 7a02 	vldr	s14, [r3, #8]
 800d67c:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d680:	edd3 7a00 	vldr	s15, [r3]
 800d684:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d688:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d68c:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d690:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800d694:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800d698:	ca07      	ldmia	r2, {r0, r1, r2}
 800d69a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d69e:	f507 7359 	add.w	r3, r7, #868	; 0x364
 800d6a2:	f507 7256 	add.w	r2, r7, #856	; 0x358
 800d6a6:	ca07      	ldmia	r2, {r0, r1, r2}
 800d6a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800d6ac:	bf00      	nop
 800d6ae:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800d6b2:	461c      	mov	r4, r3
 800d6b4:	f507 7359 	add.w	r3, r7, #868	; 0x364
 800d6b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d6bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d6c0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d6c4:	f507 7237 	add.w	r2, r7, #732	; 0x2dc
 800d6c8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d6ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d6ce:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d6d2:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 800d6d6:	ca07      	ldmia	r2, {r0, r1, r2}
 800d6d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800d6dc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d6e0:	ed93 7a01 	vldr	s14, [r3, #4]
 800d6e4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d6e8:	edd3 7a02 	vldr	s15, [r3, #8]
 800d6ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d6f0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d6f4:	edd3 6a02 	vldr	s13, [r3, #8]
 800d6f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d6fc:	edd3 7a01 	vldr	s15, [r3, #4]
 800d700:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d704:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d708:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d70c:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800d710:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d714:	ed93 7a02 	vldr	s14, [r3, #8]
 800d718:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d71c:	edd3 7a00 	vldr	s15, [r3]
 800d720:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d724:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d728:	edd3 6a00 	vldr	s13, [r3]
 800d72c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d730:	edd3 7a02 	vldr	s15, [r3, #8]
 800d734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d73c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d740:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800d744:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d748:	ed93 7a00 	vldr	s14, [r3]
 800d74c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d750:	edd3 7a01 	vldr	s15, [r3, #4]
 800d754:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d758:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d75c:	edd3 6a01 	vldr	s13, [r3, #4]
 800d760:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d764:	edd3 7a00 	vldr	s15, [r3]
 800d768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d76c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d770:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d774:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d778:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 800d77c:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 800d780:	ca07      	ldmia	r2, {r0, r1, r2}
 800d782:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d786:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800d78a:	461c      	mov	r4, r3
 800d78c:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 800d790:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d798:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d79c:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 800d7a0:	ca07      	ldmia	r2, {r0, r1, r2}
 800d7a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d7a6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d7aa:	f507 723a 	add.w	r2, r7, #744	; 0x2e8
 800d7ae:	ca07      	ldmia	r2, {r0, r1, r2}
 800d7b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 800d7b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d7b8:	ed93 7a00 	vldr	s14, [r3]
 800d7bc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d7c0:	edd3 7a00 	vldr	s15, [r3]
 800d7c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d7c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d7cc:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 800d7d0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d7d4:	ed93 7a01 	vldr	s14, [r3, #4]
 800d7d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d7dc:	edd3 7a01 	vldr	s15, [r3, #4]
 800d7e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d7e4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d7e8:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 800d7ec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d7f0:	ed93 7a02 	vldr	s14, [r3, #8]
 800d7f4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d7f8:	edd3 7a02 	vldr	s15, [r3, #8]
 800d7fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d800:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d804:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d808:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800d80c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800d810:	ca07      	ldmia	r2, {r0, r1, r2}
 800d812:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d816:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800d81a:	461c      	mov	r4, r3
 800d81c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800d820:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d824:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d828:	e005      	b.n	800d836 <FusionAhrsUpdate+0x922>
 800d82a:	bf00      	nop
 800d82c:	5f3759df 	.word	0x5f3759df
 800d830:	3c8efa35 	.word	0x3c8efa35
            break;
 800d834:	bf00      	nop
        halfFeedbackError = FusionVectorAdd(halfFeedbackError, FusionVectorCrossProduct(FusionVectorFastNormalise(FusionVectorCrossProduct(accelerometer, magnetometer)), halfWest));

    } while (false);

    // Ramp down gain until initialisation complete
    if (fusionAhrs->gain == 0) {
 800d836:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	edd3 7a00 	vldr	s15, [r3]
 800d840:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d848:	d105      	bne.n	800d856 <FusionAhrsUpdate+0x942>
        fusionAhrs->rampedGain = 0; // skip initialisation if gain is zero
 800d84a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	f04f 0200 	mov.w	r2, #0
 800d854:	629a      	str	r2, [r3, #40]	; 0x28
    }
    float feedbackGain = fusionAhrs->gain;
 800d856:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800d862:	6013      	str	r3, [r2, #0]
    if (fusionAhrs->rampedGain > fusionAhrs->gain) {
 800d864:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800d86e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	edd3 7a00 	vldr	s15, [r3]
 800d878:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d880:	dd24      	ble.n	800d8cc <FusionAhrsUpdate+0x9b8>
        fusionAhrs->rampedGain -= (INITIAL_GAIN - fusionAhrs->gain) * samplePeriod / INITIALISATION_PERIOD;
 800d882:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800d88c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	edd3 7a00 	vldr	s15, [r3]
 800d896:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800d89a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800d89e:	1d3b      	adds	r3, r7, #4
 800d8a0:	edd3 7a00 	vldr	s15, [r3]
 800d8a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d8a8:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 800d8ac:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d8b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d8b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        feedbackGain = fusionAhrs->rampedGain;
 800d8be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8c6:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800d8ca:	6013      	str	r3, [r2, #0]
    return degrees * ((float) M_PI / 180.0f);
 800d8cc:	ed1f 7a28 	vldr	s14, [pc, #-160]	; 800d830 <FusionAhrsUpdate+0x91c>
    }

    // Convert gyroscope to radians per second scaled by 0.5
    FusionVector3 halfGyroscope = FusionVectorMultiplyScalar(gyroscope, 0.5f * FusionDegreesToRadians(1.0f));
 800d8d0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d8d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8d8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d8dc:	f107 0220 	add.w	r2, r7, #32
 800d8e0:	ca07      	ldmia	r2, {r0, r1, r2}
 800d8e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d8e6:	edc7 7afa 	vstr	s15, [r7, #1000]	; 0x3e8
    result.axis.x = vector.axis.x * scalar;
 800d8ea:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d8ee:	ed93 7a00 	vldr	s14, [r3]
 800d8f2:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d8f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8fa:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d8fe:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d902:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d906:	ed93 7a01 	vldr	s14, [r3, #4]
 800d90a:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d90e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d912:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d916:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d91a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d91e:	ed93 7a02 	vldr	s14, [r3, #8]
 800d922:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d92a:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d92e:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d932:	f507 721f 	add.w	r2, r7, #636	; 0x27c
 800d936:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 800d93a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d93c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d940:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 800d944:	461c      	mov	r4, r3
 800d946:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 800d94a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d94e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d952:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d956:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 800d95a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d95c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d960:	f207 4324 	addw	r3, r7, #1060	; 0x424
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
    result.axis.x = vector.axis.x * scalar;
 800d96a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d96e:	ed93 7a00 	vldr	s14, [r3]
 800d972:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d97a:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d97e:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d982:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d986:	ed93 7a01 	vldr	s14, [r3, #4]
 800d98a:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d98e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d992:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d996:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d99a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d99e:	ed93 7a02 	vldr	s14, [r3, #8]
 800d9a2:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d9a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9aa:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d9ae:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d9b2:	f507 7219 	add.w	r2, r7, #612	; 0x264
 800d9b6:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800d9ba:	ca07      	ldmia	r2, {r0, r1, r2}
 800d9bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d9c0:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 800d9c4:	461c      	mov	r4, r3
 800d9c6:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800d9ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d9ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d9d2:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d9d6:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 800d9da:	ca07      	ldmia	r2, {r0, r1, r2}
 800d9dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d9e0:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d9e4:	f507 723d 	add.w	r2, r7, #756	; 0x2f4
 800d9e8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d9ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 800d9ee:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d9f2:	ed93 7a00 	vldr	s14, [r3]
 800d9f6:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d9fa:	edd3 7a00 	vldr	s15, [r3]
 800d9fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da02:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800da06:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 800da0a:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800da0e:	ed93 7a01 	vldr	s14, [r3, #4]
 800da12:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800da16:	edd3 7a01 	vldr	s15, [r3, #4]
 800da1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da1e:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800da22:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 800da26:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800da2a:	ed93 7a02 	vldr	s14, [r3, #8]
 800da2e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800da32:	edd3 7a02 	vldr	s15, [r3, #8]
 800da36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da3a:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800da3e:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800da42:	f507 7210 	add.w	r2, r7, #576	; 0x240
 800da46:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 800da4a:	ca07      	ldmia	r2, {r0, r1, r2}
 800da4c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800da50:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 800da54:	461c      	mov	r4, r3
 800da56:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 800da5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800da62:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800da66:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 800da6a:	ca07      	ldmia	r2, {r0, r1, r2}
 800da6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800da70:	1d3b      	adds	r3, r7, #4
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
    result.axis.x = vector.axis.x * scalar;
 800da78:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800da7c:	ed93 7a00 	vldr	s14, [r3]
 800da80:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800da84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da88:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800da8c:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800da90:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800da94:	ed93 7a01 	vldr	s14, [r3, #4]
 800da98:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800da9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800daa0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800daa4:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800daa8:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800daac:	ed93 7a02 	vldr	s14, [r3, #8]
 800dab0:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800dab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dab8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800dabc:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800dac0:	f507 720a 	add.w	r2, r7, #552	; 0x228
 800dac4:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 800dac8:	ca07      	ldmia	r2, {r0, r1, r2}
 800daca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dace:	f507 7340 	add.w	r3, r7, #768	; 0x300
 800dad2:	461c      	mov	r4, r3
 800dad4:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 800dad8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dadc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dae0:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 800dae4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	4614      	mov	r4, r2
 800daec:	330c      	adds	r3, #12
 800daee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800daf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800daf4:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800daf8:	f507 7240 	add.w	r2, r7, #768	; 0x300
 800dafc:	ca07      	ldmia	r2, {r0, r1, r2}
 800dafe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector3 vector) {
#define Q quaternion.element // define shorthand labels for more readable code
#define V vector.axis
    FusionQuaternion result;
    result.element.w = -Q.x * V.x - Q.y * V.y - Q.z * V.z;
 800db02:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db06:	edd3 7a01 	vldr	s15, [r3, #4]
 800db0a:	eeb1 7a67 	vneg.f32	s14, s15
 800db0e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db12:	edd3 7a00 	vldr	s15, [r3]
 800db16:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db1a:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db1e:	edd3 6a02 	vldr	s13, [r3, #8]
 800db22:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db26:	edd3 7a01 	vldr	s15, [r3, #4]
 800db2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db32:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db36:	edd3 6a03 	vldr	s13, [r3, #12]
 800db3a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db3e:	edd3 7a02 	vldr	s15, [r3, #8]
 800db42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db4a:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800db4e:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = Q.w * V.x + Q.y * V.z - Q.z * V.y;
 800db52:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db56:	ed93 7a00 	vldr	s14, [r3]
 800db5a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db5e:	edd3 7a00 	vldr	s15, [r3]
 800db62:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db66:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db6a:	edd3 6a02 	vldr	s13, [r3, #8]
 800db6e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db72:	edd3 7a02 	vldr	s15, [r3, #8]
 800db76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800db7e:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800db82:	edd3 6a03 	vldr	s13, [r3, #12]
 800db86:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800db8a:	edd3 7a01 	vldr	s15, [r3, #4]
 800db8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db92:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db96:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800db9a:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = Q.w * V.y - Q.x * V.z + Q.z * V.x;
 800db9e:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dba2:	ed93 7a00 	vldr	s14, [r3]
 800dba6:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dbaa:	edd3 7a01 	vldr	s15, [r3, #4]
 800dbae:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dbb2:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dbb6:	edd3 6a01 	vldr	s13, [r3, #4]
 800dbba:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dbbe:	edd3 7a02 	vldr	s15, [r3, #8]
 800dbc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dbc6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbca:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dbce:	edd3 6a03 	vldr	s13, [r3, #12]
 800dbd2:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dbd6:	edd3 7a00 	vldr	s15, [r3]
 800dbda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dbde:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dbe2:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800dbe6:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = Q.w * V.z + Q.x * V.y - Q.y * V.x;
 800dbea:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dbee:	ed93 7a00 	vldr	s14, [r3]
 800dbf2:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dbf6:	edd3 7a02 	vldr	s15, [r3, #8]
 800dbfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dbfe:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dc02:	edd3 6a01 	vldr	s13, [r3, #4]
 800dc06:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dc0a:	edd3 7a01 	vldr	s15, [r3, #4]
 800dc0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dc12:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dc16:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800dc1a:	edd3 6a02 	vldr	s13, [r3, #8]
 800dc1e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800dc22:	edd3 7a00 	vldr	s15, [r3]
 800dc26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dc2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dc2e:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800dc32:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 800dc36:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800dc3a:	f507 746a 	add.w	r4, r7, #936	; 0x3a8
 800dc3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dc40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dc44:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 800dc48:	461c      	mov	r4, r3
 800dc4a:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 800dc4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dc50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dc54:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 800dc58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4614      	mov	r4, r2
 800dc60:	330c      	adds	r3, #12
 800dc62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dc64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dc68:	f507 72f6 	add.w	r2, r7, #492	; 0x1ec
 800dc6c:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 800dc70:	4614      	mov	r4, r2
 800dc72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dc74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = quaternionA.element.w + quaternionB.element.w;
 800dc78:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800dc7c:	ed93 7a00 	vldr	s14, [r3]
 800dc80:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800dc84:	edd3 7a00 	vldr	s15, [r3]
 800dc88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc8c:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800dc90:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = quaternionA.element.x + quaternionB.element.x;
 800dc94:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800dc98:	ed93 7a01 	vldr	s14, [r3, #4]
 800dc9c:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800dca0:	edd3 7a01 	vldr	s15, [r3, #4]
 800dca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dca8:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800dcac:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = quaternionA.element.y + quaternionB.element.y;
 800dcb0:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800dcb4:	ed93 7a02 	vldr	s14, [r3, #8]
 800dcb8:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800dcbc:	edd3 7a02 	vldr	s15, [r3, #8]
 800dcc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dcc4:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800dcc8:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = quaternionA.element.z + quaternionB.element.z;
 800dccc:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800dcd0:	ed93 7a03 	vldr	s14, [r3, #12]
 800dcd4:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800dcd8:	edd3 7a03 	vldr	s15, [r3, #12]
 800dcdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dce0:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800dce4:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 800dce8:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800dcec:	f507 7466 	add.w	r4, r7, #920	; 0x398
 800dcf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dcf2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dcf6:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800dcfa:	461c      	mov	r4, r3
 800dcfc:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800dd00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dd02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Apply feedback to gyroscope
    halfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(halfFeedbackError, feedbackGain));

    // Integrate rate of change of quaternion
    fusionAhrs->quaternion = FusionQuaternionAdd(fusionAhrs->quaternion, FusionQuaternionMultiplyVector(fusionAhrs->quaternion, FusionVectorMultiplyScalar(halfGyroscope, samplePeriod)));
 800dd06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 800dd10:	f103 040c 	add.w	r4, r3, #12
 800dd14:	4613      	mov	r3, r2
 800dd16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dd18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dd1c:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 800dd20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4614      	mov	r4, r2
 800dd28:	330c      	adds	r3, #12
 800dd2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dd2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be normalised.
 * @return Normalised quaternion.
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionFastNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800dd30:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd34:	ed93 7a00 	vldr	s14, [r3]
 800dd38:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd3c:	edd3 7a00 	vldr	s15, [r3]
 800dd40:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dd44:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd48:	edd3 6a01 	vldr	s13, [r3, #4]
 800dd4c:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd50:	edd3 7a01 	vldr	s15, [r3, #4]
 800dd54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd58:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd5c:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd60:	edd3 6a02 	vldr	s13, [r3, #8]
 800dd64:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd68:	edd3 7a02 	vldr	s15, [r3, #8]
 800dd6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd70:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd74:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd78:	edd3 6a03 	vldr	s13, [r3, #12]
 800dd7c:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800dd80:	edd3 7a03 	vldr	s15, [r3, #12]
 800dd84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd8c:	edc7 7aff 	vstr	s15, [r7, #1020]	; 0x3fc
    float halfx = 0.5f * x;
 800dd90:	edd7 7aff 	vldr	s15, [r7, #1020]	; 0x3fc
 800dd94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dd98:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dd9c:	edc7 7afe 	vstr	s15, [r7, #1016]	; 0x3f8
    float y = x;
 800dda0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800dda4:	f8d7 23fc 	ldr.w	r2, [r7, #1020]	; 0x3fc
 800dda8:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800ddaa:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800ddae:	681a      	ldr	r2, [r3, #0]
 800ddb0:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800ddb4:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800ddb6:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	105a      	asrs	r2, r3, #1
 800ddbe:	4b98      	ldr	r3, [pc, #608]	; (800e020 <FusionAhrsUpdate+0x110c>)
 800ddc0:	1a9b      	subs	r3, r3, r2
 800ddc2:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 800ddc6:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800ddc8:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800ddd2:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800ddd4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800ddd8:	ed93 7a00 	vldr	s14, [r3]
 800dddc:	edd7 7afe 	vldr	s15, [r7, #1016]	; 0x3f8
 800dde0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dde4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800dde8:	edd3 7a00 	vldr	s15, [r3]
 800ddec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddf0:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800ddf4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddf8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800ddfc:	edd3 7a00 	vldr	s15, [r3]
 800de00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de04:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800de08:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800de0c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800de10:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800de12:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
    FusionQuaternion normalisedQuaternion;
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 800de16:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800de1a:	ed93 7a00 	vldr	s14, [r3]
 800de1e:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800de22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de26:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800de2a:	edc3 7a00 	vstr	s15, [r3]
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 800de2e:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800de32:	ed93 7a01 	vldr	s14, [r3, #4]
 800de36:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800de3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de3e:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800de42:	edc3 7a01 	vstr	s15, [r3, #4]
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 800de46:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800de4a:	ed93 7a02 	vldr	s14, [r3, #8]
 800de4e:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800de52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de56:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800de5a:	edc3 7a02 	vstr	s15, [r3, #8]
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 800de5e:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800de62:	ed93 7a03 	vldr	s14, [r3, #12]
 800de66:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800de6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de6e:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800de72:	edc3 7a03 	vstr	s15, [r3, #12]
    return normalisedQuaternion;
 800de76:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800de7a:	f507 7462 	add.w	r4, r7, #904	; 0x388
 800de7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800de80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800de84:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 800de88:	461c      	mov	r4, r3
 800de8a:	f507 7362 	add.w	r3, r7, #904	; 0x388
 800de8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800de90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Normalise quaternion
    fusionAhrs->quaternion = FusionQuaternionFastNormalise(fusionAhrs->quaternion);
 800de94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 800de9e:	f103 040c 	add.w	r4, r3, #12
 800dea2:	4613      	mov	r3, r2
 800dea4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dea6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Calculate linear acceleration
    const FusionVector3 gravity = {
        .axis.x = 2.0f * (Q.x * Q.z - Q.w * Q.y),
 800deaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	ed93 7a04 	vldr	s14, [r3, #16]
 800deb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	edd3 7a06 	vldr	s15, [r3, #24]
 800debe:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dec2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	edd3 6a03 	vldr	s13, [r3, #12]
 800decc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	edd3 7a05 	vldr	s15, [r3, #20]
 800ded6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800deda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dede:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800dee2:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800dee6:	edc3 7a00 	vstr	s15, [r3]
        .axis.y = 2.0f * (Q.w * Q.x + Q.y * Q.z),
 800deea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	ed93 7a03 	vldr	s14, [r3, #12]
 800def4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	edd3 7a04 	vldr	s15, [r3, #16]
 800defe:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	edd3 6a05 	vldr	s13, [r3, #20]
 800df0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	edd3 7a06 	vldr	s15, [r3, #24]
 800df16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800df22:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800df26:	edc3 7a01 	vstr	s15, [r3, #4]
        .axis.z = 2.0f * (Q.w * Q.w - 0.5f + Q.z * Q.z),
 800df2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	ed93 7a03 	vldr	s14, [r3, #12]
 800df34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	edd3 7a03 	vldr	s15, [r3, #12]
 800df3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df42:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800df46:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800df4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	edd3 6a06 	vldr	s13, [r3, #24]
 800df54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	edd3 7a06 	vldr	s15, [r3, #24]
 800df5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df62:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df66:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800df6a:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800df6e:	edc3 7a02 	vstr	s15, [r3, #8]
 800df72:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800df76:	f107 0214 	add.w	r2, r7, #20
 800df7a:	ca07      	ldmia	r2, {r0, r1, r2}
 800df7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800df80:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800df84:	f507 7225 	add.w	r2, r7, #660	; 0x294
 800df88:	ca07      	ldmia	r2, {r0, r1, r2}
 800df8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 800df8e:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800df92:	ed93 7a00 	vldr	s14, [r3]
 800df96:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800df9a:	edd3 7a00 	vldr	s15, [r3]
 800df9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfa2:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800dfa6:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 800dfaa:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800dfae:	ed93 7a01 	vldr	s14, [r3, #4]
 800dfb2:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800dfb6:	edd3 7a01 	vldr	s15, [r3, #4]
 800dfba:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfbe:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800dfc2:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 800dfc6:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800dfca:	ed93 7a02 	vldr	s14, [r3, #8]
 800dfce:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800dfd2:	edd3 7a02 	vldr	s15, [r3, #8]
 800dfd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfda:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800dfde:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800dfe2:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 800dfe6:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 800dfea:	ca07      	ldmia	r2, {r0, r1, r2}
 800dfec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dff0:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 800dff4:	461c      	mov	r4, r3
 800dff6:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 800dffa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dffe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    }; // equal to 3rd column of rotation matrix representation
    fusionAhrs->linearAcceleration = FusionVectorSubtract(accelerometer, gravity);
 800e002:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 800e00c:	331c      	adds	r3, #28
 800e00e:	ca07      	ldmia	r2, {r0, r1, r2}
 800e010:	e883 0007 	stmia.w	r3, {r0, r1, r2}

#undef Q // undefine shorthand label
}
 800e014:	bf00      	nop
 800e016:	f507 6785 	add.w	r7, r7, #1064	; 0x428
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bc90      	pop	{r4, r7}
 800e01e:	4770      	bx	lr
 800e020:	5f3759df 	.word	0x5f3759df

0800e024 <FusionAhrsUpdateWithoutMagnetometer>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdateWithoutMagnetometer(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const float samplePeriod) {
 800e024:	b580      	push	{r7, lr}
 800e026:	b08c      	sub	sp, #48	; 0x30
 800e028:	af00      	add	r7, sp, #0
 800e02a:	61f8      	str	r0, [r7, #28]
 800e02c:	eeb0 5a40 	vmov.f32	s10, s0
 800e030:	eef0 5a60 	vmov.f32	s11, s1
 800e034:	eeb0 6a41 	vmov.f32	s12, s2
 800e038:	eef0 6a61 	vmov.f32	s13, s3
 800e03c:	eeb0 7a42 	vmov.f32	s14, s4
 800e040:	eef0 7a62 	vmov.f32	s15, s5
 800e044:	ed87 3a00 	vstr	s6, [r7]
 800e048:	ed87 5a04 	vstr	s10, [r7, #16]
 800e04c:	edc7 5a05 	vstr	s11, [r7, #20]
 800e050:	ed87 6a06 	vstr	s12, [r7, #24]
 800e054:	edc7 6a01 	vstr	s13, [r7, #4]
 800e058:	ed87 7a02 	vstr	s14, [r7, #8]
 800e05c:	edc7 7a03 	vstr	s15, [r7, #12]

    // Update AHRS algorithm
    FusionAhrsUpdate(fusionAhrs, gyroscope, accelerometer, FUSION_VECTOR3_ZERO, samplePeriod);
 800e060:	f04f 0300 	mov.w	r3, #0
 800e064:	627b      	str	r3, [r7, #36]	; 0x24
 800e066:	f04f 0300 	mov.w	r3, #0
 800e06a:	62bb      	str	r3, [r7, #40]	; 0x28
 800e06c:	f04f 0300 	mov.w	r3, #0
 800e070:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e072:	ed97 3a09 	vldr	s6, [r7, #36]	; 0x24
 800e076:	edd7 3a0a 	vldr	s7, [r7, #40]	; 0x28
 800e07a:	ed97 4a0b 	vldr	s8, [r7, #44]	; 0x2c
 800e07e:	ed97 5a01 	vldr	s10, [r7, #4]
 800e082:	edd7 5a02 	vldr	s11, [r7, #8]
 800e086:	ed97 6a03 	vldr	s12, [r7, #12]
 800e08a:	edd7 6a04 	vldr	s13, [r7, #16]
 800e08e:	ed97 7a05 	vldr	s14, [r7, #20]
 800e092:	edd7 7a06 	vldr	s15, [r7, #24]
 800e096:	edd7 4a00 	vldr	s9, [r7]
 800e09a:	eef0 1a45 	vmov.f32	s3, s10
 800e09e:	eeb0 2a65 	vmov.f32	s4, s11
 800e0a2:	eef0 2a46 	vmov.f32	s5, s12
 800e0a6:	eeb0 0a66 	vmov.f32	s0, s13
 800e0aa:	eef0 0a47 	vmov.f32	s1, s14
 800e0ae:	eeb0 1a67 	vmov.f32	s2, s15
 800e0b2:	69f8      	ldr	r0, [r7, #28]
 800e0b4:	f7fe ff2e 	bl	800cf14 <FusionAhrsUpdate>

    // Zero yaw once initialisation complete
    if (FusionAhrsIsInitialising(fusionAhrs) == true) {
 800e0b8:	69f8      	ldr	r0, [r7, #28]
 800e0ba:	f000 f862 	bl	800e182 <FusionAhrsIsInitialising>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d004      	beq.n	800e0ce <FusionAhrsUpdateWithoutMagnetometer+0xaa>
        fusionAhrs->zeroYawPending = true;
 800e0c4:	69fb      	ldr	r3, [r7, #28]
 800e0c6:	2201      	movs	r2, #1
 800e0c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        if (fusionAhrs->zeroYawPending == true) {
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
            fusionAhrs->zeroYawPending = false;
        }
    }
}
 800e0cc:	e00d      	b.n	800e0ea <FusionAhrsUpdateWithoutMagnetometer+0xc6>
        if (fusionAhrs->zeroYawPending == true) {
 800e0ce:	69fb      	ldr	r3, [r7, #28]
 800e0d0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d008      	beq.n	800e0ea <FusionAhrsUpdateWithoutMagnetometer+0xc6>
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
 800e0d8:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800e0f4 <FusionAhrsUpdateWithoutMagnetometer+0xd0>
 800e0dc:	69f8      	ldr	r0, [r7, #28]
 800e0de:	f000 f869 	bl	800e1b4 <FusionAhrsSetYaw>
            fusionAhrs->zeroYawPending = false;
 800e0e2:	69fb      	ldr	r3, [r7, #28]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800e0ea:	bf00      	nop
 800e0ec:	3730      	adds	r7, #48	; 0x30
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
 800e0f2:	bf00      	nop
 800e0f4:	00000000 	.word	0x00000000

0800e0f8 <FusionAhrsGetQuaternion>:
/**
 * @brief Gets the quaternion describing the sensor relative to the Earth.
 * @param fusionAhrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs * const fusionAhrs) {
 800e0f8:	b490      	push	{r4, r7}
 800e0fa:	b096      	sub	sp, #88	; 0x58
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6178      	str	r0, [r7, #20]
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800e106:	330c      	adds	r3, #12
 800e108:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e10a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conjugate.element.w = quaternion.element.w;
 800e10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e110:	61bb      	str	r3, [r7, #24]
    conjugate.element.x = -1.0f * quaternion.element.x;
 800e112:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800e116:	eef1 7a67 	vneg.f32	s15, s15
 800e11a:	edc7 7a07 	vstr	s15, [r7, #28]
    conjugate.element.y = -1.0f * quaternion.element.y;
 800e11e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800e122:	eef1 7a67 	vneg.f32	s15, s15
 800e126:	edc7 7a08 	vstr	s15, [r7, #32]
    conjugate.element.z = -1.0f * quaternion.element.z;
 800e12a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800e12e:	eef1 7a67 	vneg.f32	s15, s15
 800e132:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    return conjugate;
 800e136:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800e13a:	f107 0318 	add.w	r3, r7, #24
 800e13e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e140:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e144:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800e148:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e14c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e14e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return FusionQuaternionConjugate(fusionAhrs->quaternion);
 800e152:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e154:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e156:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e15a:	ee06 0a10 	vmov	s12, r0
 800e15e:	ee06 1a90 	vmov	s13, r1
 800e162:	ee07 2a10 	vmov	s14, r2
 800e166:	ee07 3a90 	vmov	s15, r3
}
 800e16a:	eeb0 0a46 	vmov.f32	s0, s12
 800e16e:	eef0 0a66 	vmov.f32	s1, s13
 800e172:	eeb0 1a47 	vmov.f32	s2, s14
 800e176:	eef0 1a67 	vmov.f32	s3, s15
 800e17a:	3758      	adds	r7, #88	; 0x58
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bc90      	pop	{r4, r7}
 800e180:	4770      	bx	lr

0800e182 <FusionAhrsIsInitialising>:
/**
 * @brief Returns true while the AHRS algorithm is initialising.
 * @param fusionAhrs AHRS algorithm structure.
 * @return True while the AHRS algorithm is initialising.
 */
bool FusionAhrsIsInitialising(const FusionAhrs * const fusionAhrs) {
 800e182:	b480      	push	{r7}
 800e184:	b083      	sub	sp, #12
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
    return fusionAhrs->rampedGain > fusionAhrs->gain;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	edd3 7a00 	vldr	s15, [r3]
 800e196:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e19e:	bfcc      	ite	gt
 800e1a0:	2301      	movgt	r3, #1
 800e1a2:	2300      	movle	r3, #0
 800e1a4:	b2db      	uxtb	r3, r3
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	370c      	adds	r7, #12
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b0:	4770      	bx	lr
	...

0800e1b4 <FusionAhrsSetYaw>:
 * AHRS algorithm.  This function can be used to reset drift in yaw when the
 * AHRS algorithm is being used without a magnetometer.
 * @param fusionAhrs AHRS algorithm structure.
 * @param yaw Yaw angle in degrees.
 */
void FusionAhrsSetYaw(FusionAhrs * const fusionAhrs, const float yaw) {
 800e1b4:	b590      	push	{r4, r7, lr}
 800e1b6:	b0af      	sub	sp, #188	; 0xbc
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
 800e1bc:	ed87 0a00 	vstr	s0, [r7]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f107 0468 	add.w	r4, r7, #104	; 0x68
 800e1c6:	330c      	adds	r3, #12
 800e1c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e1ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800e1ce:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800e1d2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800e1d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1da:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800e1de:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800e1e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e1ea:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800e1ee:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800e1f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e1fa:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 800e1fe:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800e202:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e20a:	eeb0 0a67 	vmov.f32	s0, s15
 800e20e:	f004 ff59 	bl	80130c4 <sqrtf>
 800e212:	eeb0 7a40 	vmov.f32	s14, s0
 800e216:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e21a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e21e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 800e222:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800e226:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800e22a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e22e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 800e232:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800e236:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800e23a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e23e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 800e242:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800e246:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800e24a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e24e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 800e252:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800e256:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800e25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e25e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    return normalisedQuaternion;
 800e262:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800e266:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e26a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e26c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e270:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800e274:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800e278:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e27a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code
    fusionAhrs->quaternion = FusionQuaternionNormalise(fusionAhrs->quaternion); // quaternion must be normalised accurately (approximation not sufficient)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	f103 040c 	add.w	r4, r3, #12
 800e284:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800e288:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e28a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float inverseYaw = atan2f(Q.x * Q.y + Q.w * Q.z, Q.w * Q.w - 0.5f + Q.x * Q.x); // Euler angle of conjugate
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	ed93 7a04 	vldr	s14, [r3, #16]
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	edd3 7a05 	vldr	s15, [r3, #20]
 800e29a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	edd3 6a03 	vldr	s13, [r3, #12]
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	edd3 7a06 	vldr	s15, [r3, #24]
 800e2aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e2ae:	ee37 6a27 	vadd.f32	s12, s14, s15
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	ed93 7a03 	vldr	s14, [r3, #12]
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	edd3 7a03 	vldr	s15, [r3, #12]
 800e2be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2c2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e2c6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	edd3 6a04 	vldr	s13, [r3, #16]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	edd3 7a04 	vldr	s15, [r3, #16]
 800e2d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e2da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2de:	eef0 0a67 	vmov.f32	s1, s15
 800e2e2:	eeb0 0a46 	vmov.f32	s0, s12
 800e2e6:	f004 feeb 	bl	80130c0 <atan2f>
 800e2ea:	ed87 0a2d 	vstr	s0, [r7, #180]	; 0xb4
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    return degrees * ((float) M_PI / 180.0f);
 800e2f4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800e2f8:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800e498 <FusionAhrsSetYaw+0x2e4>
 800e2fc:	ee67 7a87 	vmul.f32	s15, s15, s14
    const float halfInverseYawMinusOffset = 0.5f * (inverseYaw - FusionDegreesToRadians(yaw));
 800e300:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800e304:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e308:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e30c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e310:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
    const FusionQuaternion inverseYawQuaternion = {
        .element.w = cosf(halfInverseYawMinusOffset),
 800e314:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 800e318:	f004 fdce 	bl	8012eb8 <cosf>
 800e31c:	eef0 7a40 	vmov.f32	s15, s0
    const FusionQuaternion inverseYawQuaternion = {
 800e320:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 800e324:	f04f 0300 	mov.w	r3, #0
 800e328:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e32a:	f04f 0300 	mov.w	r3, #0
 800e32e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        .element.x = 0.0f,
        .element.y = 0.0f,
        .element.z = -1.0f * sinf(halfInverseYawMinusOffset),
 800e332:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 800e336:	f004 fdff 	bl	8012f38 <sinf>
 800e33a:	eef0 7a40 	vmov.f32	s15, s0
 800e33e:	eef1 7a67 	vneg.f32	s15, s15
    const FusionQuaternion inverseYawQuaternion = {
 800e342:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
 800e346:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800e34a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800e34e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800e35a:	330c      	adds	r3, #12
 800e35c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e35e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
 800e362:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e366:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800e36a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e36e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800e372:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800e376:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e37a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e37e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800e382:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800e386:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e38a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e38e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800e392:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800e396:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e39a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e39e:	edc7 7a02 	vstr	s15, [r7, #8]
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
 800e3a2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e3a6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800e3aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3ae:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800e3b2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800e3b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e3be:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800e3c2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800e3c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e3ce:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800e3d2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800e3d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3de:	edc7 7a03 	vstr	s15, [r7, #12]
    result.element.y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x;
 800e3e2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e3e6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800e3ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3ee:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800e3f2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800e3f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e3fe:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800e402:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800e406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e40a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e40e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800e412:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800e416:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e41a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e41e:	edc7 7a04 	vstr	s15, [r7, #16]
    result.element.z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w;
 800e422:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e426:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800e42a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e42e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800e432:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800e436:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e43a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e43e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800e442:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800e446:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e44a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e44e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800e452:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800e456:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e45a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e45e:	edc7 7a05 	vstr	s15, [r7, #20]
    return result;
 800e462:	f107 0488 	add.w	r4, r7, #136	; 0x88
 800e466:	f107 0308 	add.w	r3, r7, #8
 800e46a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e46c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e470:	f107 0418 	add.w	r4, r7, #24
 800e474:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800e478:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e47a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    };
    fusionAhrs->quaternion = FusionQuaternionMultiply(inverseYawQuaternion, fusionAhrs->quaternion);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	f103 040c 	add.w	r4, r3, #12
 800e484:	f107 0318 	add.w	r3, r7, #24
 800e488:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e48a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q // undefine shorthand label
}
 800e48e:	bf00      	nop
 800e490:	37bc      	adds	r7, #188	; 0xbc
 800e492:	46bd      	mov	sp, r7
 800e494:	bd90      	pop	{r4, r7, pc}
 800e496:	bf00      	nop
 800e498:	3c8efa35 	.word	0x3c8efa35
 800e49c:	00000000 	.word	0x00000000

0800e4a0 <filter_init>:
#include "filter.h"

void filter_init(filter_t *filter, float freq){
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	ed87 0a00 	vstr	s0, [r7]
	filter->freq = freq;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	683a      	ldr	r2, [r7, #0]
 800e4b0:	601a      	str	r2, [r3, #0]
	filter->a = exp(-0.001 * freq);
 800e4b2:	6838      	ldr	r0, [r7, #0]
 800e4b4:	f7f2 f858 	bl	8000568 <__aeabi_f2d>
 800e4b8:	a30d      	add	r3, pc, #52	; (adr r3, 800e4f0 <filter_init+0x50>)
 800e4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4be:	f7f2 f8ab 	bl	8000618 <__aeabi_dmul>
 800e4c2:	4602      	mov	r2, r0
 800e4c4:	460b      	mov	r3, r1
 800e4c6:	ec43 2b17 	vmov	d7, r2, r3
 800e4ca:	eeb0 0a47 	vmov.f32	s0, s14
 800e4ce:	eef0 0a67 	vmov.f32	s1, s15
 800e4d2:	f004 fd75 	bl	8012fc0 <exp>
 800e4d6:	ec53 2b10 	vmov	r2, r3, d0
 800e4da:	4610      	mov	r0, r2
 800e4dc:	4619      	mov	r1, r3
 800e4de:	f7f2 fb5d 	bl	8000b9c <__aeabi_d2f>
 800e4e2:	4602      	mov	r2, r0
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	605a      	str	r2, [r3, #4]
}
 800e4e8:	bf00      	nop
 800e4ea:	3708      	adds	r7, #8
 800e4ec:	46bd      	mov	sp, r7
 800e4ee:	bd80      	pop	{r7, pc}
 800e4f0:	d2f1a9fc 	.word	0xd2f1a9fc
 800e4f4:	bf50624d 	.word	0xbf50624d

0800e4f8 <filter_calc>:
	
float filter_calc(filter_t *filter, float current){
 800e4f8:	b480      	push	{r7}
 800e4fa:	b083      	sub	sp, #12
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
 800e500:	ed87 0a00 	vstr	s0, [r7]
	//filter->a = exp(-0.001 * filter->freq);
	return filter->out = filter->a * filter->out + (1 - filter->a) * current;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	ed93 7a01 	vldr	s14, [r3, #4]
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	edd3 7a02 	vldr	s15, [r3, #8]
 800e510:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	edd3 7a01 	vldr	s15, [r3, #4]
 800e51a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e51e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e522:	edd7 7a00 	vldr	s15, [r7]
 800e526:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e52a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	edc3 7a02 	vstr	s15, [r3, #8]
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	689b      	ldr	r3, [r3, #8]
 800e538:	ee07 3a90 	vmov	s15, r3
}
 800e53c:	eeb0 0a67 	vmov.f32	s0, s15
 800e540:	370c      	adds	r7, #12
 800e542:	46bd      	mov	sp, r7
 800e544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e548:	4770      	bx	lr

0800e54a <PID_Init>:
        } else if ((input) < -(max)) { \
            (input) = -(max);          \
        }                              \
    }

void PID_Init(PidTypeDef *pid, uint8_t mode, const float PID[3], float max_out, float max_iout) {
 800e54a:	b480      	push	{r7}
 800e54c:	b087      	sub	sp, #28
 800e54e:	af00      	add	r7, sp, #0
 800e550:	6178      	str	r0, [r7, #20]
 800e552:	460b      	mov	r3, r1
 800e554:	60fa      	str	r2, [r7, #12]
 800e556:	ed87 0a02 	vstr	s0, [r7, #8]
 800e55a:	edc7 0a01 	vstr	s1, [r7, #4]
 800e55e:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL) {
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d048      	beq.n	800e5f8 <PID_Init+0xae>
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d045      	beq.n	800e5f8 <PID_Init+0xae>
        return;
    }
    pid->mode = mode;
 800e56c:	697b      	ldr	r3, [r7, #20]
 800e56e:	7cfa      	ldrb	r2, [r7, #19]
 800e570:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	681a      	ldr	r2, [r3, #0]
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	685a      	ldr	r2, [r3, #4]
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	689a      	ldr	r2, [r3, #8]
 800e586:	697b      	ldr	r3, [r7, #20]
 800e588:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 800e58a:	697b      	ldr	r3, [r7, #20]
 800e58c:	68ba      	ldr	r2, [r7, #8]
 800e58e:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 800e590:	697b      	ldr	r3, [r7, #20]
 800e592:	687a      	ldr	r2, [r7, #4]
 800e594:	615a      	str	r2, [r3, #20]
    pid->derivative_output_filter_coefficient = 0;
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	f04f 0200 	mov.w	r2, #0
 800e59c:	619a      	str	r2, [r3, #24]
    pid->proportion_output_filter_coefficient = 0;
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	f04f 0200 	mov.w	r2, #0
 800e5a4:	61da      	str	r2, [r3, #28]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800e5a6:	697b      	ldr	r3, [r7, #20]
 800e5a8:	f04f 0200 	mov.w	r2, #0
 800e5ac:	641a      	str	r2, [r3, #64]	; 0x40
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	63da      	str	r2, [r3, #60]	; 0x3c
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	639a      	str	r2, [r3, #56]	; 0x38
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	f04f 0200 	mov.w	r2, #0
 800e5c4:	629a      	str	r2, [r3, #40]	; 0x28
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e5ca:	697b      	ldr	r3, [r7, #20]
 800e5cc:	635a      	str	r2, [r3, #52]	; 0x34
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e5d2:	697b      	ldr	r3, [r7, #20]
 800e5d4:	631a      	str	r2, [r3, #48]	; 0x30
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e5da:	697b      	ldr	r3, [r7, #20]
 800e5dc:	62da      	str	r2, [r3, #44]	; 0x2c
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5e2:	697b      	ldr	r3, [r7, #20]
 800e5e4:	64da      	str	r2, [r3, #76]	; 0x4c
 800e5e6:	697b      	ldr	r3, [r7, #20]
 800e5e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	649a      	str	r2, [r3, #72]	; 0x48
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	645a      	str	r2, [r3, #68]	; 0x44
 800e5f6:	e000      	b.n	800e5fa <PID_Init+0xb0>
        return;
 800e5f8:	bf00      	nop
}
 800e5fa:	371c      	adds	r7, #28
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e602:	4770      	bx	lr

0800e604 <PID_Calc>:

float PID_Calc(PidTypeDef *pid, float ref, float set) {
 800e604:	b480      	push	{r7}
 800e606:	b085      	sub	sp, #20
 800e608:	af00      	add	r7, sp, #0
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	ed87 0a02 	vstr	s0, [r7, #8]
 800e610:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL) {
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d102      	bne.n	800e620 <PID_Calc+0x1c>
        return 0.0f;
 800e61a:	f04f 0300 	mov.w	r3, #0
 800e61e:	e156      	b.n	800e8ce <PID_Calc+0x2ca>
    }

    pid->error[2] = pid->error[1];
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	64da      	str	r2, [r3, #76]	; 0x4c
    pid->error[1] = pid->error[0];
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	649a      	str	r2, [r3, #72]	; 0x48
    pid->set = set;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	687a      	ldr	r2, [r7, #4]
 800e634:	621a      	str	r2, [r3, #32]
    pid->fdb = ref;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	68ba      	ldr	r2, [r7, #8]
 800e63a:	625a      	str	r2, [r3, #36]	; 0x24
    pid->error[0] = set - ref;
 800e63c:	ed97 7a01 	vldr	s14, [r7, #4]
 800e640:	edd7 7a02 	vldr	s15, [r7, #8]
 800e644:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    if (pid->mode == PID_POSITION) {
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	f040 80bb 	bne.w	800e7ce <PID_Calc+0x1ca>
        pid->Pout = pid->proportion_output_filter_coefficient * pid->Pout + (1 - pid->proportion_output_filter_coefficient) * pid->Kp * pid->error[0];
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	ed93 7a07 	vldr	s14, [r3, #28]
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800e664:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	edd3 7a07 	vldr	s15, [r3, #28]
 800e66e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e672:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	edd3 7a01 	vldr	s15, [r3, #4]
 800e67c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e68a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
        pid->Iout += pid->Ki * pid->error[0];
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	edd3 6a02 	vldr	s13, [r3, #8]
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e6a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e6aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->Dbuf[2] = pid->Dbuf[1];
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	641a      	str	r2, [r3, #64]	; 0x40
        pid->Dbuf[1] = pid->Dbuf[0];
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	63da      	str	r2, [r3, #60]	; 0x3c
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e6d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        pid->Dout = pid->derivative_output_filter_coefficient * pid->Dout + (1 - pid->derivative_output_filter_coefficient) * pid->Kd * pid->Dbuf[0];
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	ed93 7a06 	vldr	s14, [r3, #24]
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e6e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	edd3 7a06 	vldr	s15, [r3, #24]
 800e6f0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e6f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	edd3 7a03 	vldr	s15, [r3, #12]
 800e6fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e70c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        LimitMax(pid->Iout, pid->max_iout);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	edd3 7a05 	vldr	s15, [r3, #20]
 800e722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e72a:	dd04      	ble.n	800e736 <PID_Calc+0x132>
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	695a      	ldr	r2, [r3, #20]
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	631a      	str	r2, [r3, #48]	; 0x30
 800e734:	e014      	b.n	800e760 <PID_Calc+0x15c>
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	edd3 7a05 	vldr	s15, [r3, #20]
 800e742:	eef1 7a67 	vneg.f32	s15, s15
 800e746:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e74a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e74e:	d507      	bpl.n	800e760 <PID_Calc+0x15c>
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	edd3 7a05 	vldr	s15, [r3, #20]
 800e756:	eef1 7a67 	vneg.f32	s15, s15
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800e76c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        LimitMax(pid->out, pid->max_out);
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	edd3 7a04 	vldr	s15, [r3, #16]
 800e78c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e794:	dd04      	ble.n	800e7a0 <PID_Calc+0x19c>
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	691a      	ldr	r2, [r3, #16]
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	629a      	str	r2, [r3, #40]	; 0x28
 800e79e:	e094      	b.n	800e8ca <PID_Calc+0x2c6>
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	edd3 7a04 	vldr	s15, [r3, #16]
 800e7ac:	eef1 7a67 	vneg.f32	s15, s15
 800e7b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7b8:	f140 8087 	bpl.w	800e8ca <PID_Calc+0x2c6>
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	edd3 7a04 	vldr	s15, [r3, #16]
 800e7c2:	eef1 7a67 	vneg.f32	s15, s15
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 800e7cc:	e07d      	b.n	800e8ca <PID_Calc+0x2c6>
    } else if (pid->mode == PID_DELTA) {
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	781b      	ldrb	r3, [r3, #0]
 800e7d2:	2b01      	cmp	r3, #1
 800e7d4:	d179      	bne.n	800e8ca <PID_Calc+0x2c6>
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	ed93 7a01 	vldr	s14, [r3, #4]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e7e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e7ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
        pid->Iout = pid->Ki * pid->error[0];
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	ed93 7a02 	vldr	s14, [r3, #8]
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e802:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->Dbuf[2] = pid->Dbuf[1];
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	641a      	str	r2, [r3, #64]	; 0x40
        pid->Dbuf[1] = pid->Dbuf[0];
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	63da      	str	r2, [r3, #60]	; 0x3c
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e828:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e82c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800e836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        pid->Dout = pid->Kd * pid->Dbuf[0];
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	ed93 7a03 	vldr	s14, [r3, #12]
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e84c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800e868:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        LimitMax(pid->out, pid->max_out);
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	edd3 7a04 	vldr	s15, [r3, #16]
 800e88c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e894:	dd04      	ble.n	800e8a0 <PID_Calc+0x29c>
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	691a      	ldr	r2, [r3, #16]
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	629a      	str	r2, [r3, #40]	; 0x28
 800e89e:	e014      	b.n	800e8ca <PID_Calc+0x2c6>
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	edd3 7a04 	vldr	s15, [r3, #16]
 800e8ac:	eef1 7a67 	vneg.f32	s15, s15
 800e8b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8b8:	d507      	bpl.n	800e8ca <PID_Calc+0x2c6>
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	edd3 7a04 	vldr	s15, [r3, #16]
 800e8c0:	eef1 7a67 	vneg.f32	s15, s15
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    }
    return pid->out;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8ce:	ee07 3a90 	vmov	s15, r3
}
 800e8d2:	eeb0 0a67 	vmov.f32	s0, s15
 800e8d6:	3714      	adds	r7, #20
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <gimbal_PID_calc>:

float gimbal_PID_calc(PidTypeDef *pid, float get, float set, float error_delta) {
 800e8e0:	b480      	push	{r7}
 800e8e2:	b087      	sub	sp, #28
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	60f8      	str	r0, [r7, #12]
 800e8e8:	ed87 0a02 	vstr	s0, [r7, #8]
 800e8ec:	edc7 0a01 	vstr	s1, [r7, #4]
 800e8f0:	ed87 1a00 	vstr	s2, [r7]
    float err;
    if (pid == NULL) {
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d102      	bne.n	800e900 <gimbal_PID_calc+0x20>
        return 0.0f;
 800e8fa:	f04f 0300 	mov.w	r3, #0
 800e8fe:	e0b3      	b.n	800ea68 <gimbal_PID_calc+0x188>
    }
    pid->fdb = get;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	68ba      	ldr	r2, [r7, #8]
 800e904:	625a      	str	r2, [r3, #36]	; 0x24
    pid->set = set;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	687a      	ldr	r2, [r7, #4]
 800e90a:	621a      	str	r2, [r3, #32]

    err = set - get;
 800e90c:	ed97 7a01 	vldr	s14, [r7, #4]
 800e910:	edd7 7a02 	vldr	s15, [r7, #8]
 800e914:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e918:	edc7 7a05 	vstr	s15, [r7, #20]
    if (err > 180.f) err -= 360.f;
 800e91c:	edd7 7a05 	vldr	s15, [r7, #20]
 800e920:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800ea7c <gimbal_PID_calc+0x19c>
 800e924:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92c:	dd07      	ble.n	800e93e <gimbal_PID_calc+0x5e>
 800e92e:	edd7 7a05 	vldr	s15, [r7, #20]
 800e932:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800ea80 <gimbal_PID_calc+0x1a0>
 800e936:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e93a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (err < -180.f) err += 360.f;
 800e93e:	edd7 7a05 	vldr	s15, [r7, #20]
 800e942:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800ea84 <gimbal_PID_calc+0x1a4>
 800e946:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e94a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e94e:	d507      	bpl.n	800e960 <gimbal_PID_calc+0x80>
 800e950:	edd7 7a05 	vldr	s15, [r7, #20]
 800e954:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800ea80 <gimbal_PID_calc+0x1a0>
 800e958:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e95c:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->error[0] = err;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	697a      	ldr	r2, [r7, #20]
 800e964:	645a      	str	r2, [r3, #68]	; 0x44
    pid->Pout = pid->Kp * pid->error[0];
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	ed93 7a01 	vldr	s14, [r3, #4]
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e972:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    pid->Iout += pid->Ki * pid->error[0];
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	edd3 6a02 	vldr	s13, [r3, #8]
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e98e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e992:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    pid->Dout = pid->Kd * error_delta;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	ed93 7a03 	vldr	s14, [r3, #12]
 800e9a2:	edd7 7a00 	vldr	s15, [r7]
 800e9a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    LimitMax(pid->Iout, pid->max_iout);
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	edd3 7a05 	vldr	s15, [r3, #20]
 800e9bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9c4:	dd04      	ble.n	800e9d0 <gimbal_PID_calc+0xf0>
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	695a      	ldr	r2, [r3, #20]
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	631a      	str	r2, [r3, #48]	; 0x30
 800e9ce:	e014      	b.n	800e9fa <gimbal_PID_calc+0x11a>
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	edd3 7a05 	vldr	s15, [r3, #20]
 800e9dc:	eef1 7a67 	vneg.f32	s15, s15
 800e9e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e9e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9e8:	d507      	bpl.n	800e9fa <gimbal_PID_calc+0x11a>
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	edd3 7a05 	vldr	s15, [r3, #20]
 800e9f0:	eef1 7a67 	vneg.f32	s15, s15
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800ea06:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ea10:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    LimitMax(pid->out, pid->max_out);
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	edd3 7a04 	vldr	s15, [r3, #16]
 800ea26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ea2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea2e:	dd04      	ble.n	800ea3a <gimbal_PID_calc+0x15a>
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	691a      	ldr	r2, [r3, #16]
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	629a      	str	r2, [r3, #40]	; 0x28
 800ea38:	e014      	b.n	800ea64 <gimbal_PID_calc+0x184>
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	edd3 7a04 	vldr	s15, [r3, #16]
 800ea46:	eef1 7a67 	vneg.f32	s15, s15
 800ea4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ea4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea52:	d507      	bpl.n	800ea64 <gimbal_PID_calc+0x184>
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	edd3 7a04 	vldr	s15, [r3, #16]
 800ea5a:	eef1 7a67 	vneg.f32	s15, s15
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    return pid->out;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea68:	ee07 3a90 	vmov	s15, r3
}
 800ea6c:	eeb0 0a67 	vmov.f32	s0, s15
 800ea70:	371c      	adds	r7, #28
 800ea72:	46bd      	mov	sp, r7
 800ea74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea78:	4770      	bx	lr
 800ea7a:	bf00      	nop
 800ea7c:	43340000 	.word	0x43340000
 800ea80:	43b40000 	.word	0x43b40000
 800ea84:	c3340000 	.word	0xc3340000

0800ea88 <Gimbal_Task>:
float accel_gimbal_y;

uint8_t chassis_auto_flag = 0;
uint8_t chassis_dir_is_left = 1;

void Gimbal_Task(void const* argument) {
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	ed2d 8b02 	vpush	{d8}
 800ea8e:	b09a      	sub	sp, #104	; 0x68
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
    // Initialise the xLastWakeTime variable with the current time.
    TickType_t xLastWakeTime = xTaskGetTickCount();
 800ea94:	f7fc f9ec 	bl	800ae70 <xTaskGetTickCount>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	663b      	str	r3, [r7, #96]	; 0x60

    // Init Yaw and pitch motors PID parameters
    float yaw_gyro_pid[3] = {400.0f, 0, 100000.0f};
 800ea9c:	4ac2      	ldr	r2, [pc, #776]	; (800eda8 <Gimbal_Task+0x320>)
 800ea9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800eaa2:	ca07      	ldmia	r2, {r0, r1, r2}
 800eaa4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    float yaw_angle_pid[3] = {17, 0, 0.85};
 800eaa8:	4ac0      	ldr	r2, [pc, #768]	; (800edac <Gimbal_Task+0x324>)
 800eaaa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800eaae:	ca07      	ldmia	r2, {r0, r1, r2}
 800eab0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    float yaw_ecd_angle_pid[3] = {12, 0, 0.35};
 800eab4:	4abe      	ldr	r2, [pc, #760]	; (800edb0 <Gimbal_Task+0x328>)
 800eab6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800eaba:	ca07      	ldmia	r2, {r0, r1, r2}
 800eabc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    float pitch_gyro_pid[3] = {50.f, 0.2f, 100.f};
 800eac0:	4abc      	ldr	r2, [pc, #752]	; (800edb4 <Gimbal_Task+0x32c>)
 800eac2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800eac6:	ca07      	ldmia	r2, {r0, r1, r2}
 800eac8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    float pitch_angle_pid[3] = {50, 0.4, 0.12};
 800eacc:	4aba      	ldr	r2, [pc, #744]	; (800edb8 <Gimbal_Task+0x330>)
 800eace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ead2:	ca07      	ldmia	r2, {r0, r1, r2}
 800ead4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Set motor measure pointers point to motor_measure[] in bsp_can.c
    yaw_motor.motor_measure = motor_measure + 4;
 800ead8:	4ab8      	ldr	r2, [pc, #736]	; (800edbc <Gimbal_Task+0x334>)
 800eada:	4bb9      	ldr	r3, [pc, #740]	; (800edc0 <Gimbal_Task+0x338>)
 800eadc:	601a      	str	r2, [r3, #0]
    pitch_motor.motor_measure = motor_measure + 5;
 800eade:	4ab9      	ldr	r2, [pc, #740]	; (800edc4 <Gimbal_Task+0x33c>)
 800eae0:	4bb9      	ldr	r3, [pc, #740]	; (800edc8 <Gimbal_Task+0x340>)
 800eae2:	601a      	str	r2, [r3, #0]

    // Init gyro (angle speed) PIDs
    PID_Init(&yaw_motor.gyro_pid, PID_POSITION, yaw_gyro_pid, 30000, 10000);
 800eae4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800eae8:	eddf 0ab8 	vldr	s1, [pc, #736]	; 800edcc <Gimbal_Task+0x344>
 800eaec:	ed9f 0ab8 	vldr	s0, [pc, #736]	; 800edd0 <Gimbal_Task+0x348>
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	2100      	movs	r1, #0
 800eaf4:	48b7      	ldr	r0, [pc, #732]	; (800edd4 <Gimbal_Task+0x34c>)
 800eaf6:	f7ff fd28 	bl	800e54a <PID_Init>
    PID_Init(&pitch_motor.gyro_pid, PID_POSITION, pitch_gyro_pid, 30000, 15000);
 800eafa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800eafe:	eddf 0ab6 	vldr	s1, [pc, #728]	; 800edd8 <Gimbal_Task+0x350>
 800eb02:	ed9f 0ab3 	vldr	s0, [pc, #716]	; 800edd0 <Gimbal_Task+0x348>
 800eb06:	461a      	mov	r2, r3
 800eb08:	2100      	movs	r1, #0
 800eb0a:	48b4      	ldr	r0, [pc, #720]	; (800eddc <Gimbal_Task+0x354>)
 800eb0c:	f7ff fd1d 	bl	800e54a <PID_Init>

    // Init angle (ecd or imu) PIDs
    PID_Init(&yaw_motor.angle_pid, PID_POSITION, yaw_angle_pid, 800, 80);
 800eb10:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800eb14:	eddf 0ab2 	vldr	s1, [pc, #712]	; 800ede0 <Gimbal_Task+0x358>
 800eb18:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 800ede4 <Gimbal_Task+0x35c>
 800eb1c:	461a      	mov	r2, r3
 800eb1e:	2100      	movs	r1, #0
 800eb20:	48b1      	ldr	r0, [pc, #708]	; (800ede8 <Gimbal_Task+0x360>)
 800eb22:	f7ff fd12 	bl	800e54a <PID_Init>
    PID_Init(&pitch_motor.angle_pid, PID_POSITION, pitch_angle_pid, 200, 40);
 800eb26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb2a:	eddf 0ab0 	vldr	s1, [pc, #704]	; 800edec <Gimbal_Task+0x364>
 800eb2e:	ed9f 0ab0 	vldr	s0, [pc, #704]	; 800edf0 <Gimbal_Task+0x368>
 800eb32:	461a      	mov	r2, r3
 800eb34:	2100      	movs	r1, #0
 800eb36:	48af      	ldr	r0, [pc, #700]	; (800edf4 <Gimbal_Task+0x36c>)
 800eb38:	f7ff fd07 	bl	800e54a <PID_Init>

    // Init current out filter
    filter_init(&yaw_motor.current_filter, 60.f);
 800eb3c:	ed9f 0aae 	vldr	s0, [pc, #696]	; 800edf8 <Gimbal_Task+0x370>
 800eb40:	48ae      	ldr	r0, [pc, #696]	; (800edfc <Gimbal_Task+0x374>)
 800eb42:	f7ff fcad 	bl	800e4a0 <filter_init>
    filter_init(&pitch_motor.current_filter, 45.f);
 800eb46:	ed9f 0aae 	vldr	s0, [pc, #696]	; 800ee00 <Gimbal_Task+0x378>
 800eb4a:	48ae      	ldr	r0, [pc, #696]	; (800ee04 <Gimbal_Task+0x37c>)
 800eb4c:	f7ff fca8 	bl	800e4a0 <filter_init>

    float Trigger_speed_pid[3] = {TRIGGER_ANGLE_PID_KP, TRIGGER_ANGLE_PID_KI, TRIGGER_ANGLE_PID_KD};
 800eb50:	4aad      	ldr	r2, [pc, #692]	; (800ee08 <Gimbal_Task+0x380>)
 800eb52:	f107 0318 	add.w	r3, r7, #24
 800eb56:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    shoot_control.shoot_motor_measure = motor_measure + 6;
 800eb5c:	4aab      	ldr	r2, [pc, #684]	; (800ee0c <Gimbal_Task+0x384>)
 800eb5e:	4bac      	ldr	r3, [pc, #688]	; (800ee10 <Gimbal_Task+0x388>)
 800eb60:	609a      	str	r2, [r3, #8]
    PID_Init(&shoot_control.trigger_motor_pid, PID_POSITION, Trigger_speed_pid, TRIGGER_READY_PID_MAX_OUT, TRIGGER_READY_PID_MAX_IOUT);
 800eb62:	f107 0318 	add.w	r3, r7, #24
 800eb66:	eddf 0aab 	vldr	s1, [pc, #684]	; 800ee14 <Gimbal_Task+0x38c>
 800eb6a:	ed9f 0aab 	vldr	s0, [pc, #684]	; 800ee18 <Gimbal_Task+0x390>
 800eb6e:	461a      	mov	r2, r3
 800eb70:	2100      	movs	r1, #0
 800eb72:	48aa      	ldr	r0, [pc, #680]	; (800ee1c <Gimbal_Task+0x394>)
 800eb74:	f7ff fce9 	bl	800e54a <PID_Init>
	
		yaw_motor.gyro_pid.proportion_output_filter_coefficient = 0.95;
 800eb78:	4b91      	ldr	r3, [pc, #580]	; (800edc0 <Gimbal_Task+0x338>)
 800eb7a:	4aa9      	ldr	r2, [pc, #676]	; (800ee20 <Gimbal_Task+0x398>)
 800eb7c:	675a      	str	r2, [r3, #116]	; 0x74
		yaw_motor.gyro_pid.derivative_output_filter_coefficient = 0.99995;
 800eb7e:	4b90      	ldr	r3, [pc, #576]	; (800edc0 <Gimbal_Task+0x338>)
 800eb80:	4aa8      	ldr	r2, [pc, #672]	; (800ee24 <Gimbal_Task+0x39c>)
 800eb82:	671a      	str	r2, [r3, #112]	; 0x70
		
		pitch_motor.gyro_pid.proportion_output_filter_coefficient = 0.8;
 800eb84:	4b90      	ldr	r3, [pc, #576]	; (800edc8 <Gimbal_Task+0x340>)
 800eb86:	4aa8      	ldr	r2, [pc, #672]	; (800ee28 <Gimbal_Task+0x3a0>)
 800eb88:	675a      	str	r2, [r3, #116]	; 0x74
		pitch_motor.gyro_pid.derivative_output_filter_coefficient = 0.8;
 800eb8a:	4b8f      	ldr	r3, [pc, #572]	; (800edc8 <Gimbal_Task+0x340>)
 800eb8c:	4aa6      	ldr	r2, [pc, #664]	; (800ee28 <Gimbal_Task+0x3a0>)
 800eb8e:	671a      	str	r2, [r3, #112]	; 0x70
		
		/* Chassis Motor M3508 */
		chassis_motor.chassis_motor_measure = motor_measure + 0;
 800eb90:	4ba6      	ldr	r3, [pc, #664]	; (800ee2c <Gimbal_Task+0x3a4>)
 800eb92:	4aa7      	ldr	r2, [pc, #668]	; (800ee30 <Gimbal_Task+0x3a8>)
 800eb94:	601a      	str	r2, [r3, #0]
		float m3508_speed_pid_para[] = M3508_MOTOR_SPEED_PID;
 800eb96:	4aa7      	ldr	r2, [pc, #668]	; (800ee34 <Gimbal_Task+0x3ac>)
 800eb98:	f107 030c 	add.w	r3, r7, #12
 800eb9c:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		PID_Init(&chassis_motor.pid_speed, PID_POSITION, m3508_speed_pid_para, M3508_MOTOR_SPEED_PID_MAX_OUT, M3508_MOTOR_SPEED_PID_MAX_IOUT);
 800eba2:	f107 030c 	add.w	r3, r7, #12
 800eba6:	eddf 0aa4 	vldr	s1, [pc, #656]	; 800ee38 <Gimbal_Task+0x3b0>
 800ebaa:	ed9f 0a88 	vldr	s0, [pc, #544]	; 800edcc <Gimbal_Task+0x344>
 800ebae:	461a      	mov	r2, r3
 800ebb0:	2100      	movs	r1, #0
 800ebb2:	48a2      	ldr	r0, [pc, #648]	; (800ee3c <Gimbal_Task+0x3b4>)
 800ebb4:	f7ff fcc9 	bl	800e54a <PID_Init>
		
		set_waring_buf_value(100.f);
 800ebb8:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 800ee40 <Gimbal_Task+0x3b8>
 800ebbc:	f7fe f95c 	bl	800ce78 <set_waring_buf_value>
		
		chassis_motor.accel_filter.a = 0.99;
 800ebc0:	4b9a      	ldr	r3, [pc, #616]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ebc2:	4aa0      	ldr	r2, [pc, #640]	; (800ee44 <Gimbal_Task+0x3bc>)
 800ebc4:	60da      	str	r2, [r3, #12]
		
    vTaskDelay(1500);
 800ebc6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800ebca:	f7fb ffa3 	bl	800ab14 <vTaskDelay>

		yaw_motor.ecd_angle = (-yaw_motor.motor_measure->ecd + 4096) / 4096.f * 180.f;
 800ebce:	4b7c      	ldr	r3, [pc, #496]	; (800edc0 <Gimbal_Task+0x338>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	881b      	ldrh	r3, [r3, #0]
 800ebd4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800ebd8:	ee07 3a90 	vmov	s15, r3
 800ebdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ebe0:	eddf 6a99 	vldr	s13, [pc, #612]	; 800ee48 <Gimbal_Task+0x3c0>
 800ebe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ebe8:	ed9f 7a98 	vldr	s14, [pc, #608]	; 800ee4c <Gimbal_Task+0x3c4>
 800ebec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ebf0:	4b73      	ldr	r3, [pc, #460]	; (800edc0 <Gimbal_Task+0x338>)
 800ebf2:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
    yaw_motor.angle_set 	= yaw_motor.ecd_angle;
 800ebf6:	4b72      	ldr	r3, [pc, #456]	; (800edc0 <Gimbal_Task+0x338>)
 800ebf8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800ebfc:	4a70      	ldr	r2, [pc, #448]	; (800edc0 <Gimbal_Task+0x338>)
 800ebfe:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    pitch_motor.angle_set = imu.eulerAngles.angle.pitch;
 800ec02:	4b93      	ldr	r3, [pc, #588]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ec04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec06:	4a70      	ldr	r2, [pc, #448]	; (800edc8 <Gimbal_Task+0x340>)
 800ec08:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
		
    while (1) {
				gimbal_cnt++;
 800ec0c:	4b91      	ldr	r3, [pc, #580]	; (800ee54 <Gimbal_Task+0x3cc>)
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	3301      	adds	r3, #1
 800ec12:	4a90      	ldr	r2, [pc, #576]	; (800ee54 <Gimbal_Task+0x3cc>)
 800ec14:	6013      	str	r3, [r2, #0]
        /* --- [1] Feedback from sensors --- */

        yaw_motor.motor_gyro = imu.gimbal_yaw_gyro;
 800ec16:	4b8e      	ldr	r3, [pc, #568]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ec18:	699b      	ldr	r3, [r3, #24]
 800ec1a:	4a69      	ldr	r2, [pc, #420]	; (800edc0 <Gimbal_Task+0x338>)
 800ec1c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
        pitch_motor.motor_gyro = imu.gyro.axis.x;
 800ec20:	4b8b      	ldr	r3, [pc, #556]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	4a68      	ldr	r2, [pc, #416]	; (800edc8 <Gimbal_Task+0x340>)
 800ec26:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8

        yaw_motor.ecd_angle = (-yaw_motor.motor_measure->ecd + 4096) / 4096.f * 180.f;
 800ec2a:	4b65      	ldr	r3, [pc, #404]	; (800edc0 <Gimbal_Task+0x338>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	881b      	ldrh	r3, [r3, #0]
 800ec30:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800ec34:	ee07 3a90 	vmov	s15, r3
 800ec38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ec3c:	eddf 6a82 	vldr	s13, [pc, #520]	; 800ee48 <Gimbal_Task+0x3c0>
 800ec40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ec44:	ed9f 7a81 	vldr	s14, [pc, #516]	; 800ee4c <Gimbal_Task+0x3c4>
 800ec48:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec4c:	4b5c      	ldr	r3, [pc, #368]	; (800edc0 <Gimbal_Task+0x338>)
 800ec4e:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
				yaw_motor.imu_angle = imu.eulerAngles.angle.yaw;
 800ec52:	4b7f      	ldr	r3, [pc, #508]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ec54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec56:	4a5a      	ldr	r2, [pc, #360]	; (800edc0 <Gimbal_Task+0x338>)
 800ec58:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			
        shoot_control.speed = shoot_control.shoot_motor_measure->speed_rpm * MOTOR_RPM_TO_SPEED;
 800ec5c:	4b6c      	ldr	r3, [pc, #432]	; (800ee10 <Gimbal_Task+0x388>)
 800ec5e:	689b      	ldr	r3, [r3, #8]
 800ec60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800ec64:	ee07 3a90 	vmov	s15, r3
 800ec68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ec6c:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 800ee58 <Gimbal_Task+0x3d0>
 800ec70:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec74:	4b66      	ldr	r3, [pc, #408]	; (800ee10 <Gimbal_Task+0x388>)
 800ec76:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

				if(!last_trigger_sw_state && switch_is_up(rc.rc.s[1])){
 800ec7a:	4b78      	ldr	r3, [pc, #480]	; (800ee5c <Gimbal_Task+0x3d4>)
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d10f      	bne.n	800eca2 <Gimbal_Task+0x21a>
 800ec82:	4b77      	ldr	r3, [pc, #476]	; (800ee60 <Gimbal_Task+0x3d8>)
 800ec84:	7adb      	ldrb	r3, [r3, #11]
 800ec86:	2b01      	cmp	r3, #1
 800ec88:	d10b      	bne.n	800eca2 <Gimbal_Task+0x21a>
					trigger_is_on = ~trigger_is_on & 0x1;
 800ec8a:	4b76      	ldr	r3, [pc, #472]	; (800ee64 <Gimbal_Task+0x3dc>)
 800ec8c:	781b      	ldrb	r3, [r3, #0]
 800ec8e:	f003 0301 	and.w	r3, r3, #1
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	bf0c      	ite	eq
 800ec96:	2301      	moveq	r3, #1
 800ec98:	2300      	movne	r3, #0
 800ec9a:	b2db      	uxtb	r3, r3
 800ec9c:	461a      	mov	r2, r3
 800ec9e:	4b71      	ldr	r3, [pc, #452]	; (800ee64 <Gimbal_Task+0x3dc>)
 800eca0:	701a      	strb	r2, [r3, #0]
				}
				last_trigger_sw_state = switch_is_up(rc.rc.s[1]);
 800eca2:	4b6f      	ldr	r3, [pc, #444]	; (800ee60 <Gimbal_Task+0x3d8>)
 800eca4:	7adb      	ldrb	r3, [r3, #11]
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	bf0c      	ite	eq
 800ecaa:	2301      	moveq	r3, #1
 800ecac:	2300      	movne	r3, #0
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	4b6a      	ldr	r3, [pc, #424]	; (800ee5c <Gimbal_Task+0x3d4>)
 800ecb4:	701a      	strb	r2, [r3, #0]
	
				float tmp_speed = chassis_motor.chassis_motor_measure->speed_rpm * CHASSIS_MOTOR_RPM_TO_VECTOR_SEN;
 800ecb6:	4b5d      	ldr	r3, [pc, #372]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800ecbe:	ee07 3a90 	vmov	s15, r3
 800ecc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ecc6:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800ee68 <Gimbal_Task+0x3e0>
 800ecca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ecce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
				chassis_motor.accel = tmp_speed - chassis_motor.speed;
 800ecd2:	4b56      	ldr	r3, [pc, #344]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ecd4:	edd3 7a05 	vldr	s15, [r3, #20]
 800ecd8:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800ecdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ece0:	4b52      	ldr	r3, [pc, #328]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ece2:	edc3 7a01 	vstr	s15, [r3, #4]
				chassis_motor.speed = tmp_speed;
 800ece6:	4a51      	ldr	r2, [pc, #324]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ece8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ecea:	6153      	str	r3, [r2, #20]
				
				
				
				accel_gimbal_y = imu.accel.axis.y * cosf(imu.eulerAngles.angle.pitch / 57.29577958f) - imu.accel.axis.z * sinf(imu.eulerAngles.angle.pitch / 57.29577958f);
 800ecec:	4b58      	ldr	r3, [pc, #352]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ecee:	ed93 8a04 	vldr	s16, [r3, #16]
 800ecf2:	4b57      	ldr	r3, [pc, #348]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ecf4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ecf8:	eddf 6a5c 	vldr	s13, [pc, #368]	; 800ee6c <Gimbal_Task+0x3e4>
 800ecfc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed00:	eeb0 0a47 	vmov.f32	s0, s14
 800ed04:	f004 f8d8 	bl	8012eb8 <cosf>
 800ed08:	eef0 7a40 	vmov.f32	s15, s0
 800ed0c:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ed10:	4b4f      	ldr	r3, [pc, #316]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ed12:	edd3 8a05 	vldr	s17, [r3, #20]
 800ed16:	4b4e      	ldr	r3, [pc, #312]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ed18:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ed1c:	eddf 6a53 	vldr	s13, [pc, #332]	; 800ee6c <Gimbal_Task+0x3e4>
 800ed20:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed24:	eeb0 0a47 	vmov.f32	s0, s14
 800ed28:	f004 f906 	bl	8012f38 <sinf>
 800ed2c:	eef0 7a40 	vmov.f32	s15, s0
 800ed30:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800ed34:	ee78 7a67 	vsub.f32	s15, s16, s15
 800ed38:	4b4d      	ldr	r3, [pc, #308]	; (800ee70 <Gimbal_Task+0x3e8>)
 800ed3a:	edc3 7a00 	vstr	s15, [r3]
				
				chassis_motor.accel = accel_gimbal_y * cosf((yaw_motor.ecd_angle - 60) / 57.29577958f) + imu.accel.axis.x * sinf((yaw_motor.ecd_angle - 60) / 57.29577958f);
 800ed3e:	4b20      	ldr	r3, [pc, #128]	; (800edc0 <Gimbal_Task+0x338>)
 800ed40:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800ed44:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800edf8 <Gimbal_Task+0x370>
 800ed48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed4c:	eddf 6a47 	vldr	s13, [pc, #284]	; 800ee6c <Gimbal_Task+0x3e4>
 800ed50:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed54:	eeb0 0a47 	vmov.f32	s0, s14
 800ed58:	f004 f8ae 	bl	8012eb8 <cosf>
 800ed5c:	eeb0 7a40 	vmov.f32	s14, s0
 800ed60:	4b43      	ldr	r3, [pc, #268]	; (800ee70 <Gimbal_Task+0x3e8>)
 800ed62:	edd3 7a00 	vldr	s15, [r3]
 800ed66:	ee27 8a27 	vmul.f32	s16, s14, s15
 800ed6a:	4b39      	ldr	r3, [pc, #228]	; (800ee50 <Gimbal_Task+0x3c8>)
 800ed6c:	edd3 8a03 	vldr	s17, [r3, #12]
 800ed70:	4b13      	ldr	r3, [pc, #76]	; (800edc0 <Gimbal_Task+0x338>)
 800ed72:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800ed76:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800edf8 <Gimbal_Task+0x370>
 800ed7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed7e:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800ee6c <Gimbal_Task+0x3e4>
 800ed82:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed86:	eeb0 0a47 	vmov.f32	s0, s14
 800ed8a:	f004 f8d5 	bl	8012f38 <sinf>
 800ed8e:	eef0 7a40 	vmov.f32	s15, s0
 800ed92:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800ed96:	ee78 7a27 	vadd.f32	s15, s16, s15
 800ed9a:	4b24      	ldr	r3, [pc, #144]	; (800ee2c <Gimbal_Task+0x3a4>)
 800ed9c:	edc3 7a01 	vstr	s15, [r3, #4]
				
				filter_calc(&chassis_motor.accel_filter, chassis_motor.accel);
 800eda0:	4b22      	ldr	r3, [pc, #136]	; (800ee2c <Gimbal_Task+0x3a4>)
 800eda2:	edd3 7a01 	vldr	s15, [r3, #4]
 800eda6:	e065      	b.n	800ee74 <Gimbal_Task+0x3ec>
 800eda8:	08015378 	.word	0x08015378
 800edac:	08015384 	.word	0x08015384
 800edb0:	08015390 	.word	0x08015390
 800edb4:	0801539c 	.word	0x0801539c
 800edb8:	080153a8 	.word	0x080153a8
 800edbc:	200055c4 	.word	0x200055c4
 800edc0:	200052a8 	.word	0x200052a8
 800edc4:	200055d8 	.word	0x200055d8
 800edc8:	20005484 	.word	0x20005484
 800edcc:	461c4000 	.word	0x461c4000
 800edd0:	46ea6000 	.word	0x46ea6000
 800edd4:	20005300 	.word	0x20005300
 800edd8:	466a6000 	.word	0x466a6000
 800eddc:	200054dc 	.word	0x200054dc
 800ede0:	42a00000 	.word	0x42a00000
 800ede4:	44480000 	.word	0x44480000
 800ede8:	200052b0 	.word	0x200052b0
 800edec:	42200000 	.word	0x42200000
 800edf0:	43480000 	.word	0x43480000
 800edf4:	2000548c 	.word	0x2000548c
 800edf8:	42700000 	.word	0x42700000
 800edfc:	2000535c 	.word	0x2000535c
 800ee00:	42340000 	.word	0x42340000
 800ee04:	20005538 	.word	0x20005538
 800ee08:	080153b4 	.word	0x080153b4
 800ee0c:	200055ec 	.word	0x200055ec
 800ee10:	20005050 	.word	0x20005050
 800ee14:	457a0000 	.word	0x457a0000
 800ee18:	463b8000 	.word	0x463b8000
 800ee1c:	20005060 	.word	0x20005060
 800ee20:	3f733333 	.word	0x3f733333
 800ee24:	3f7ffcb9 	.word	0x3f7ffcb9
 800ee28:	3f4ccccd 	.word	0x3f4ccccd
 800ee2c:	200050e0 	.word	0x200050e0
 800ee30:	20005574 	.word	0x20005574
 800ee34:	080153c0 	.word	0x080153c0
 800ee38:	44fa0000 	.word	0x44fa0000
 800ee3c:	20005110 	.word	0x20005110
 800ee40:	42c80000 	.word	0x42c80000
 800ee44:	3f7d70a4 	.word	0x3f7d70a4
 800ee48:	45800000 	.word	0x45800000
 800ee4c:	43340000 	.word	0x43340000
 800ee50:	20004ba8 	.word	0x20004ba8
 800ee54:	20004b54 	.word	0x20004b54
 800ee58:	3b3ea2f1 	.word	0x3b3ea2f1
 800ee5c:	20004b51 	.word	0x20004b51
 800ee60:	20005674 	.word	0x20005674
 800ee64:	20004b50 	.word	0x20004b50
 800ee68:	39da010a 	.word	0x39da010a
 800ee6c:	42652ee1 	.word	0x42652ee1
 800ee70:	200051b4 	.word	0x200051b4
 800ee74:	eeb0 0a67 	vmov.f32	s0, s15
 800ee78:	485b      	ldr	r0, [pc, #364]	; (800efe8 <Gimbal_Task+0x560>)
 800ee7a:	f7ff fb3d 	bl	800e4f8 <filter_calc>
        /* Set gyro from RC
        yaw_motor.motor_gyro_set = - rc.rc.ch[0] / 3.f;
        pitch_motor.motor_gyro_set = rc.rc.ch[1] / 3.f;
        */
        /* Set angle increasement from RC */
        yaw_motor.angle_set -= rc.rc.ch[0] / 3300.f;
 800ee7e:	4b5b      	ldr	r3, [pc, #364]	; (800efec <Gimbal_Task+0x564>)
 800ee80:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800ee84:	4b5a      	ldr	r3, [pc, #360]	; (800eff0 <Gimbal_Task+0x568>)
 800ee86:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ee8a:	ee07 3a90 	vmov	s15, r3
 800ee8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ee92:	ed9f 6a58 	vldr	s12, [pc, #352]	; 800eff4 <Gimbal_Task+0x56c>
 800ee96:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800ee9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee9e:	4b53      	ldr	r3, [pc, #332]	; (800efec <Gimbal_Task+0x564>)
 800eea0:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
        pitch_motor.angle_set += rc.rc.ch[1] / 3300.f;
 800eea4:	4b54      	ldr	r3, [pc, #336]	; (800eff8 <Gimbal_Task+0x570>)
 800eea6:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800eeaa:	4b51      	ldr	r3, [pc, #324]	; (800eff0 <Gimbal_Task+0x568>)
 800eeac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800eeb0:	ee07 3a90 	vmov	s15, r3
 800eeb4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800eeb8:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 800eff4 <Gimbal_Task+0x56c>
 800eebc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800eec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eec4:	4b4c      	ldr	r3, [pc, #304]	; (800eff8 <Gimbal_Task+0x570>)
 800eec6:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4

        if(pitch_motor.angle_set > PITCH_ANGLE_MAX) pitch_motor.angle_set = PITCH_ANGLE_MAX;
 800eeca:	4b4b      	ldr	r3, [pc, #300]	; (800eff8 <Gimbal_Task+0x570>)
 800eecc:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800eed0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800eed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eed8:	dd04      	ble.n	800eee4 <Gimbal_Task+0x45c>
 800eeda:	4b47      	ldr	r3, [pc, #284]	; (800eff8 <Gimbal_Task+0x570>)
 800eedc:	f04f 0200 	mov.w	r2, #0
 800eee0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
        if(pitch_motor.angle_set < PITCH_ANGLE_MIN) pitch_motor.angle_set = PITCH_ANGLE_MIN;
 800eee4:	4b44      	ldr	r3, [pc, #272]	; (800eff8 <Gimbal_Task+0x570>)
 800eee6:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800eeea:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 800eeee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eef6:	d503      	bpl.n	800ef00 <Gimbal_Task+0x478>
 800eef8:	4b3f      	ldr	r3, [pc, #252]	; (800eff8 <Gimbal_Task+0x570>)
 800eefa:	4a40      	ldr	r2, [pc, #256]	; (800effc <Gimbal_Task+0x574>)
 800eefc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
        
				if(yaw_motor.angle_set > 180.f) yaw_motor.angle_set -= 360.f;
 800ef00:	4b3a      	ldr	r3, [pc, #232]	; (800efec <Gimbal_Task+0x564>)
 800ef02:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800ef06:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800f000 <Gimbal_Task+0x578>
 800ef0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ef0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef12:	dd09      	ble.n	800ef28 <Gimbal_Task+0x4a0>
 800ef14:	4b35      	ldr	r3, [pc, #212]	; (800efec <Gimbal_Task+0x564>)
 800ef16:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800ef1a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800f004 <Gimbal_Task+0x57c>
 800ef1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef22:	4b32      	ldr	r3, [pc, #200]	; (800efec <Gimbal_Task+0x564>)
 800ef24:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
        if(yaw_motor.angle_set < -180.f) yaw_motor.angle_set += 360.f;
 800ef28:	4b30      	ldr	r3, [pc, #192]	; (800efec <Gimbal_Task+0x564>)
 800ef2a:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800ef2e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800f008 <Gimbal_Task+0x580>
 800ef32:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ef36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef3a:	d509      	bpl.n	800ef50 <Gimbal_Task+0x4c8>
 800ef3c:	4b2b      	ldr	r3, [pc, #172]	; (800efec <Gimbal_Task+0x564>)
 800ef3e:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800ef42:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800f004 <Gimbal_Task+0x57c>
 800ef46:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef4a:	4b28      	ldr	r3, [pc, #160]	; (800efec <Gimbal_Task+0x564>)
 800ef4c:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
        } else {
            shoot_control.speed_set = 0.f;
        }
				*/
				
				shoot_control.speed_set = rc.rc.ch[3] / 660.f * 5.f + 5.f;
 800ef50:	4b27      	ldr	r3, [pc, #156]	; (800eff0 <Gimbal_Task+0x568>)
 800ef52:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800ef56:	ee07 3a90 	vmov	s15, r3
 800ef5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ef5e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800f00c <Gimbal_Task+0x584>
 800ef62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ef66:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800ef6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ef6e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800ef72:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef76:	4b26      	ldr	r3, [pc, #152]	; (800f010 <Gimbal_Task+0x588>)
 800ef78:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
				

				if(switch_is_up(rc.rc.s[0])){
 800ef7c:	4b1c      	ldr	r3, [pc, #112]	; (800eff0 <Gimbal_Task+0x568>)
 800ef7e:	7a9b      	ldrb	r3, [r3, #10]
 800ef80:	2b01      	cmp	r3, #1
 800ef82:	d103      	bne.n	800ef8c <Gimbal_Task+0x504>
					chassis_auto_flag = 1;
 800ef84:	4b23      	ldr	r3, [pc, #140]	; (800f014 <Gimbal_Task+0x58c>)
 800ef86:	2201      	movs	r2, #1
 800ef88:	701a      	strb	r2, [r3, #0]
 800ef8a:	e002      	b.n	800ef92 <Gimbal_Task+0x50a>
				} else{
					chassis_auto_flag = 0;
 800ef8c:	4b21      	ldr	r3, [pc, #132]	; (800f014 <Gimbal_Task+0x58c>)
 800ef8e:	2200      	movs	r2, #0
 800ef90:	701a      	strb	r2, [r3, #0]
				}

				if(chassis_auto_flag){
 800ef92:	4b20      	ldr	r3, [pc, #128]	; (800f014 <Gimbal_Task+0x58c>)
 800ef94:	781b      	ldrb	r3, [r3, #0]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d04a      	beq.n	800f030 <Gimbal_Task+0x5a8>
					if(chassis_dir_is_left){
 800ef9a:	4b1f      	ldr	r3, [pc, #124]	; (800f018 <Gimbal_Task+0x590>)
 800ef9c:	781b      	ldrb	r3, [r3, #0]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d010      	beq.n	800efc4 <Gimbal_Task+0x53c>
						chassis_motor.speed_set = 1.7f;
 800efa2:	4b1e      	ldr	r3, [pc, #120]	; (800f01c <Gimbal_Task+0x594>)
 800efa4:	4a1e      	ldr	r2, [pc, #120]	; (800f020 <Gimbal_Task+0x598>)
 800efa6:	619a      	str	r2, [r3, #24]
						if(chassis_motor.accel_filter.out < -4.7f){
 800efa8:	4b1c      	ldr	r3, [pc, #112]	; (800f01c <Gimbal_Task+0x594>)
 800efaa:	edd3 7a04 	vldr	s15, [r3, #16]
 800efae:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800f024 <Gimbal_Task+0x59c>
 800efb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800efb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efba:	d54b      	bpl.n	800f054 <Gimbal_Task+0x5cc>
							chassis_dir_is_left = 0;
 800efbc:	4b16      	ldr	r3, [pc, #88]	; (800f018 <Gimbal_Task+0x590>)
 800efbe:	2200      	movs	r2, #0
 800efc0:	701a      	strb	r2, [r3, #0]
 800efc2:	e047      	b.n	800f054 <Gimbal_Task+0x5cc>
						}
					} else{
						chassis_motor.speed_set = -1.7f;
 800efc4:	4b15      	ldr	r3, [pc, #84]	; (800f01c <Gimbal_Task+0x594>)
 800efc6:	4a18      	ldr	r2, [pc, #96]	; (800f028 <Gimbal_Task+0x5a0>)
 800efc8:	619a      	str	r2, [r3, #24]
						if(chassis_motor.accel_filter.out > 4.7f){
 800efca:	4b14      	ldr	r3, [pc, #80]	; (800f01c <Gimbal_Task+0x594>)
 800efcc:	edd3 7a04 	vldr	s15, [r3, #16]
 800efd0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800f02c <Gimbal_Task+0x5a4>
 800efd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800efd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efdc:	dd3a      	ble.n	800f054 <Gimbal_Task+0x5cc>
							chassis_dir_is_left = 1;
 800efde:	4b0e      	ldr	r3, [pc, #56]	; (800f018 <Gimbal_Task+0x590>)
 800efe0:	2201      	movs	r2, #1
 800efe2:	701a      	strb	r2, [r3, #0]
 800efe4:	e036      	b.n	800f054 <Gimbal_Task+0x5cc>
 800efe6:	bf00      	nop
 800efe8:	200050e8 	.word	0x200050e8
 800efec:	200052a8 	.word	0x200052a8
 800eff0:	20005674 	.word	0x20005674
 800eff4:	454e4000 	.word	0x454e4000
 800eff8:	20005484 	.word	0x20005484
 800effc:	c1c80000 	.word	0xc1c80000
 800f000:	43340000 	.word	0x43340000
 800f004:	43b40000 	.word	0x43b40000
 800f008:	c3340000 	.word	0xc3340000
 800f00c:	44250000 	.word	0x44250000
 800f010:	20005050 	.word	0x20005050
 800f014:	20004b58 	.word	0x20004b58
 800f018:	2000012c 	.word	0x2000012c
 800f01c:	200050e0 	.word	0x200050e0
 800f020:	3fd9999a 	.word	0x3fd9999a
 800f024:	c0966666 	.word	0xc0966666
 800f028:	bfd9999a 	.word	0xbfd9999a
 800f02c:	40966666 	.word	0x40966666
						}
					}
				} else{
					chassis_motor.speed_set = rc.rc.ch[2] / 660.f * 4.f;
 800f030:	4bb3      	ldr	r3, [pc, #716]	; (800f300 <Gimbal_Task+0x878>)
 800f032:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f036:	ee07 3a90 	vmov	s15, r3
 800f03a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f03e:	eddf 6ab1 	vldr	s13, [pc, #708]	; 800f304 <Gimbal_Task+0x87c>
 800f042:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f046:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800f04a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f04e:	4bae      	ldr	r3, [pc, #696]	; (800f308 <Gimbal_Task+0x880>)
 800f050:	edc3 7a06 	vstr	s15, [r3, #24]
        // 	if(plot_start_index >= 240) plot_start_index = 0;

        // }

        /* Angle loop PID calc: 250Hz */
        yaw_motor.motor_gyro_set = gimbal_PID_calc(
 800f054:	4bad      	ldr	r3, [pc, #692]	; (800f30c <Gimbal_Task+0x884>)
 800f056:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800f05a:	4bac      	ldr	r3, [pc, #688]	; (800f30c <Gimbal_Task+0x884>)
 800f05c:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
            &yaw_motor.angle_pid, yaw_motor.imu_angle, yaw_motor.angle_set,
            -yaw_motor.motor_gyro);
 800f060:	4baa      	ldr	r3, [pc, #680]	; (800f30c <Gimbal_Task+0x884>)
 800f062:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
        yaw_motor.motor_gyro_set = gimbal_PID_calc(
 800f066:	eef1 7a67 	vneg.f32	s15, s15
 800f06a:	eeb0 1a67 	vmov.f32	s2, s15
 800f06e:	eef0 0a66 	vmov.f32	s1, s13
 800f072:	eeb0 0a47 	vmov.f32	s0, s14
 800f076:	48a6      	ldr	r0, [pc, #664]	; (800f310 <Gimbal_Task+0x888>)
 800f078:	f7ff fc32 	bl	800e8e0 <gimbal_PID_calc>
 800f07c:	eef0 7a40 	vmov.f32	s15, s0
 800f080:	4ba2      	ldr	r3, [pc, #648]	; (800f30c <Gimbal_Task+0x884>)
 800f082:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
        pitch_motor.motor_gyro_set = gimbal_PID_calc(
 800f086:	4ba3      	ldr	r3, [pc, #652]	; (800f314 <Gimbal_Task+0x88c>)
 800f088:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800f08c:	4ba2      	ldr	r3, [pc, #648]	; (800f318 <Gimbal_Task+0x890>)
 800f08e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
            &pitch_motor.angle_pid, imu.eulerAngles.angle.pitch, pitch_motor.angle_set,
            -pitch_motor.motor_gyro);
 800f092:	4ba1      	ldr	r3, [pc, #644]	; (800f318 <Gimbal_Task+0x890>)
 800f094:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
        pitch_motor.motor_gyro_set = gimbal_PID_calc(
 800f098:	eef1 7a67 	vneg.f32	s15, s15
 800f09c:	eeb0 1a67 	vmov.f32	s2, s15
 800f0a0:	eef0 0a66 	vmov.f32	s1, s13
 800f0a4:	eeb0 0a47 	vmov.f32	s0, s14
 800f0a8:	489c      	ldr	r0, [pc, #624]	; (800f31c <Gimbal_Task+0x894>)
 800f0aa:	f7ff fc19 	bl	800e8e0 <gimbal_PID_calc>
 800f0ae:	eef0 7a40 	vmov.f32	s15, s0
 800f0b2:	4b99      	ldr	r3, [pc, #612]	; (800f318 <Gimbal_Task+0x890>)
 800f0b4:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc

        /* Gyro loop PID */
        yaw_motor.current_set = PID_Calc(&yaw_motor.gyro_pid, yaw_motor.motor_gyro,
 800f0b8:	4b94      	ldr	r3, [pc, #592]	; (800f30c <Gimbal_Task+0x884>)
 800f0ba:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800f0be:	4b93      	ldr	r3, [pc, #588]	; (800f30c <Gimbal_Task+0x884>)
 800f0c0:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800f0c4:	eef0 0a47 	vmov.f32	s1, s14
 800f0c8:	eeb0 0a67 	vmov.f32	s0, s15
 800f0cc:	4894      	ldr	r0, [pc, #592]	; (800f320 <Gimbal_Task+0x898>)
 800f0ce:	f7ff fa99 	bl	800e604 <PID_Calc>
 800f0d2:	eef0 7a40 	vmov.f32	s15, s0
 800f0d6:	4b8d      	ldr	r3, [pc, #564]	; (800f30c <Gimbal_Task+0x884>)
 800f0d8:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
                                         yaw_motor.motor_gyro_set);
        pitch_motor.current_set = PID_Calc(
 800f0dc:	4b8e      	ldr	r3, [pc, #568]	; (800f318 <Gimbal_Task+0x890>)
 800f0de:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800f0e2:	4b8d      	ldr	r3, [pc, #564]	; (800f318 <Gimbal_Task+0x890>)
 800f0e4:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800f0e8:	eef0 0a47 	vmov.f32	s1, s14
 800f0ec:	eeb0 0a67 	vmov.f32	s0, s15
 800f0f0:	488c      	ldr	r0, [pc, #560]	; (800f324 <Gimbal_Task+0x89c>)
 800f0f2:	f7ff fa87 	bl	800e604 <PID_Calc>
 800f0f6:	eef0 7a40 	vmov.f32	s15, s0
 800f0fa:	4b87      	ldr	r3, [pc, #540]	; (800f318 <Gimbal_Task+0x890>)
 800f0fc:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
            &pitch_motor.gyro_pid, pitch_motor.motor_gyro, pitch_motor.motor_gyro_set);

        /* Trigger motor PID */
        PID_Calc(&shoot_control.trigger_motor_pid, shoot_control.speed,
 800f100:	4b89      	ldr	r3, [pc, #548]	; (800f328 <Gimbal_Task+0x8a0>)
 800f102:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800f106:	4b88      	ldr	r3, [pc, #544]	; (800f328 <Gimbal_Task+0x8a0>)
 800f108:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800f10c:	eef0 0a47 	vmov.f32	s1, s14
 800f110:	eeb0 0a67 	vmov.f32	s0, s15
 800f114:	4885      	ldr	r0, [pc, #532]	; (800f32c <Gimbal_Task+0x8a4>)
 800f116:	f7ff fa75 	bl	800e604 <PID_Calc>
                 shoot_control.speed_set);
        shoot_control.given_current = (int16_t)(shoot_control.trigger_motor_pid.out);
 800f11a:	4b83      	ldr	r3, [pc, #524]	; (800f328 <Gimbal_Task+0x8a0>)
 800f11c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800f120:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f124:	ee17 3a90 	vmov	r3, s15
 800f128:	b21a      	sxth	r2, r3
 800f12a:	4b7f      	ldr	r3, [pc, #508]	; (800f328 <Gimbal_Task+0x8a0>)
 800f12c:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
				
				/* Chassis Motor PID */
				chassis_motor.current_set = (int16_t)PID_Calc(&chassis_motor.pid_speed, chassis_motor.speed, chassis_motor.speed_set);
 800f130:	4b75      	ldr	r3, [pc, #468]	; (800f308 <Gimbal_Task+0x880>)
 800f132:	edd3 7a05 	vldr	s15, [r3, #20]
 800f136:	4b74      	ldr	r3, [pc, #464]	; (800f308 <Gimbal_Task+0x880>)
 800f138:	ed93 7a06 	vldr	s14, [r3, #24]
 800f13c:	eef0 0a47 	vmov.f32	s1, s14
 800f140:	eeb0 0a67 	vmov.f32	s0, s15
 800f144:	487a      	ldr	r0, [pc, #488]	; (800f330 <Gimbal_Task+0x8a8>)
 800f146:	f7ff fa5d 	bl	800e604 <PID_Calc>
 800f14a:	eef0 7a40 	vmov.f32	s15, s0
 800f14e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f152:	ee17 3a90 	vmov	r3, s15
 800f156:	b21b      	sxth	r3, r3
 800f158:	ee07 3a90 	vmov	s15, r3
 800f15c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f160:	4b69      	ldr	r3, [pc, #420]	; (800f308 <Gimbal_Task+0x880>)
 800f162:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				chassis_motor.give_current = (int16_t) chassis_power_control(chassis_motor.current_set);
 800f166:	4b68      	ldr	r3, [pc, #416]	; (800f308 <Gimbal_Task+0x880>)
 800f168:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f16c:	eeb0 0a67 	vmov.f32	s0, s15
 800f170:	f7fd fdd8 	bl	800cd24 <chassis_power_control>
 800f174:	eef0 7a40 	vmov.f32	s15, s0
 800f178:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f17c:	ee17 3a90 	vmov	r3, s15
 800f180:	b21a      	sxth	r2, r3
 800f182:	4b61      	ldr	r3, [pc, #388]	; (800f308 <Gimbal_Task+0x880>)
 800f184:	855a      	strh	r2, [r3, #42]	; 0x2a
        yaw_motor.given_current = - (int16_t) filter_calc(&yaw_motor.current_filter, yaw_motor.current_set);
        pitch_motor.given_current = (int16_t) (filter_calc(&pitch_motor.current_filter, pitch_motor.current_set) + 6000.f * cosf(imu.eulerAngles.angle.pitch / 57.29577958f));
        */

        /* Disable current filter */
        yaw_motor.given_current = -(int16_t)yaw_motor.current_set;
 800f186:	4b61      	ldr	r3, [pc, #388]	; (800f30c <Gimbal_Task+0x884>)
 800f188:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800f18c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f190:	ee17 3a90 	vmov	r3, s15
 800f194:	b21b      	sxth	r3, r3
 800f196:	b29b      	uxth	r3, r3
 800f198:	425b      	negs	r3, r3
 800f19a:	b29b      	uxth	r3, r3
 800f19c:	b21a      	sxth	r2, r3
 800f19e:	4b5b      	ldr	r3, [pc, #364]	; (800f30c <Gimbal_Task+0x884>)
 800f1a0:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
        pitch_motor.given_current = (int16_t)(pitch_motor.current_set +
 800f1a4:	4b5c      	ldr	r3, [pc, #368]	; (800f318 <Gimbal_Task+0x890>)
 800f1a6:	ed93 8a39 	vldr	s16, [r3, #228]	; 0xe4
                                              6000.f *
                                                  cosf(imu.eulerAngles.angle.pitch / 57.29577958f));
 800f1aa:	4b5a      	ldr	r3, [pc, #360]	; (800f314 <Gimbal_Task+0x88c>)
 800f1ac:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f1b0:	eddf 6a60 	vldr	s13, [pc, #384]	; 800f334 <Gimbal_Task+0x8ac>
 800f1b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800f1b8:	eeb0 0a47 	vmov.f32	s0, s14
 800f1bc:	f003 fe7c 	bl	8012eb8 <cosf>
 800f1c0:	eef0 7a40 	vmov.f32	s15, s0
                                              6000.f *
 800f1c4:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 800f338 <Gimbal_Task+0x8b0>
 800f1c8:	ee67 7a87 	vmul.f32	s15, s15, s14
        pitch_motor.given_current = (int16_t)(pitch_motor.current_set +
 800f1cc:	ee78 7a27 	vadd.f32	s15, s16, s15
 800f1d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f1d4:	ee17 3a90 	vmov	r3, s15
 800f1d8:	b21a      	sxth	r2, r3
 800f1da:	4b4f      	ldr	r3, [pc, #316]	; (800f318 <Gimbal_Task+0x890>)
 800f1dc:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8

        CAN_cmd_gimbal(yaw_motor.given_current, pitch_motor.given_current,
 800f1e0:	4b4a      	ldr	r3, [pc, #296]	; (800f30c <Gimbal_Task+0x884>)
 800f1e2:	f9b3 00e8 	ldrsh.w	r0, [r3, #232]	; 0xe8
 800f1e6:	4b4c      	ldr	r3, [pc, #304]	; (800f318 <Gimbal_Task+0x890>)
 800f1e8:	f9b3 10e8 	ldrsh.w	r1, [r3, #232]	; 0xe8
 800f1ec:	4b4e      	ldr	r3, [pc, #312]	; (800f328 <Gimbal_Task+0x8a0>)
 800f1ee:	f9b3 2074 	ldrsh.w	r2, [r3, #116]	; 0x74
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	f000 fb68 	bl	800f8c8 <CAN_cmd_gimbal>
	

				/* Set chassis current from RC */
				//chassis_current_set = rc.rc.ch[2] * -10;

				CAN_cmd_chassis(chassis_motor.give_current, 0, 0, 0);
 800f1f8:	4b43      	ldr	r3, [pc, #268]	; (800f308 <Gimbal_Task+0x880>)
 800f1fa:	f9b3 002a 	ldrsh.w	r0, [r3, #42]	; 0x2a
 800f1fe:	2300      	movs	r3, #0
 800f200:	2200      	movs	r2, #0
 800f202:	2100      	movs	r1, #0
 800f204:	f000 fbba 	bl	800f97c <CAN_cmd_chassis>


				if(trigger_is_on){
 800f208:	4b4c      	ldr	r3, [pc, #304]	; (800f33c <Gimbal_Task+0x8b4>)
 800f20a:	781b      	ldrb	r3, [r3, #0]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d003      	beq.n	800f218 <Gimbal_Task+0x790>
					trigger_target_pulse = 1350.f;
 800f210:	4b4b      	ldr	r3, [pc, #300]	; (800f340 <Gimbal_Task+0x8b8>)
 800f212:	4a4c      	ldr	r2, [pc, #304]	; (800f344 <Gimbal_Task+0x8bc>)
 800f214:	601a      	str	r2, [r3, #0]
 800f216:	e002      	b.n	800f21e <Gimbal_Task+0x796>
				} else{
					trigger_target_pulse = 1000.f;
 800f218:	4b49      	ldr	r3, [pc, #292]	; (800f340 <Gimbal_Task+0x8b8>)
 800f21a:	4a4b      	ldr	r2, [pc, #300]	; (800f348 <Gimbal_Task+0x8c0>)
 800f21c:	601a      	str	r2, [r3, #0]
				}

				if(trigger_target_pulse - trigger_send_pulse > 0.15){
 800f21e:	4b48      	ldr	r3, [pc, #288]	; (800f340 <Gimbal_Task+0x8b8>)
 800f220:	ed93 7a00 	vldr	s14, [r3]
 800f224:	4b49      	ldr	r3, [pc, #292]	; (800f34c <Gimbal_Task+0x8c4>)
 800f226:	edd3 7a00 	vldr	s15, [r3]
 800f22a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f22e:	ee17 0a90 	vmov	r0, s15
 800f232:	f7f1 f999 	bl	8000568 <__aeabi_f2d>
 800f236:	a32e      	add	r3, pc, #184	; (adr r3, 800f2f0 <Gimbal_Task+0x868>)
 800f238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23c:	f7f1 fc7c 	bl	8000b38 <__aeabi_dcmpgt>
 800f240:	4603      	mov	r3, r0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d013      	beq.n	800f26e <Gimbal_Task+0x7e6>
					trigger_send_pulse += 0.15;
 800f246:	4b41      	ldr	r3, [pc, #260]	; (800f34c <Gimbal_Task+0x8c4>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7f1 f98c 	bl	8000568 <__aeabi_f2d>
 800f250:	a327      	add	r3, pc, #156	; (adr r3, 800f2f0 <Gimbal_Task+0x868>)
 800f252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f256:	f7f1 f829 	bl	80002ac <__adddf3>
 800f25a:	4602      	mov	r2, r0
 800f25c:	460b      	mov	r3, r1
 800f25e:	4610      	mov	r0, r2
 800f260:	4619      	mov	r1, r3
 800f262:	f7f1 fc9b 	bl	8000b9c <__aeabi_d2f>
 800f266:	4603      	mov	r3, r0
 800f268:	4a38      	ldr	r2, [pc, #224]	; (800f34c <Gimbal_Task+0x8c4>)
 800f26a:	6013      	str	r3, [r2, #0]
 800f26c:	e02b      	b.n	800f2c6 <Gimbal_Task+0x83e>
				} else if(trigger_target_pulse - trigger_send_pulse < -0.15){
 800f26e:	4b34      	ldr	r3, [pc, #208]	; (800f340 <Gimbal_Task+0x8b8>)
 800f270:	ed93 7a00 	vldr	s14, [r3]
 800f274:	4b35      	ldr	r3, [pc, #212]	; (800f34c <Gimbal_Task+0x8c4>)
 800f276:	edd3 7a00 	vldr	s15, [r3]
 800f27a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f27e:	ee17 0a90 	vmov	r0, s15
 800f282:	f7f1 f971 	bl	8000568 <__aeabi_f2d>
 800f286:	a31c      	add	r3, pc, #112	; (adr r3, 800f2f8 <Gimbal_Task+0x870>)
 800f288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28c:	f7f1 fc36 	bl	8000afc <__aeabi_dcmplt>
 800f290:	4603      	mov	r3, r0
 800f292:	2b00      	cmp	r3, #0
 800f294:	d013      	beq.n	800f2be <Gimbal_Task+0x836>
					trigger_send_pulse -= 0.15;
 800f296:	4b2d      	ldr	r3, [pc, #180]	; (800f34c <Gimbal_Task+0x8c4>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	4618      	mov	r0, r3
 800f29c:	f7f1 f964 	bl	8000568 <__aeabi_f2d>
 800f2a0:	a313      	add	r3, pc, #76	; (adr r3, 800f2f0 <Gimbal_Task+0x868>)
 800f2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a6:	f7f0 ffff 	bl	80002a8 <__aeabi_dsub>
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	460b      	mov	r3, r1
 800f2ae:	4610      	mov	r0, r2
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	f7f1 fc73 	bl	8000b9c <__aeabi_d2f>
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	4a24      	ldr	r2, [pc, #144]	; (800f34c <Gimbal_Task+0x8c4>)
 800f2ba:	6013      	str	r3, [r2, #0]
 800f2bc:	e003      	b.n	800f2c6 <Gimbal_Task+0x83e>
				} else{
					trigger_send_pulse = trigger_target_pulse;
 800f2be:	4b20      	ldr	r3, [pc, #128]	; (800f340 <Gimbal_Task+0x8b8>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	4a22      	ldr	r2, [pc, #136]	; (800f34c <Gimbal_Task+0x8c4>)
 800f2c4:	6013      	str	r3, [r2, #0]
				}
				
        trigger_set_pulse((uint16_t)trigger_send_pulse);
 800f2c6:	4b21      	ldr	r3, [pc, #132]	; (800f34c <Gimbal_Task+0x8c4>)
 800f2c8:	edd3 7a00 	vldr	s15, [r3]
 800f2cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2d0:	ee17 3a90 	vmov	r3, s15
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	f001 f86c 	bl	80103b4 <trigger_set_pulse>

        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, 1);
 800f2dc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800f2e0:	2101      	movs	r1, #1
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f7fb fb98 	bl	800aa18 <vTaskDelayUntil>
    while (1) {
 800f2e8:	e490      	b.n	800ec0c <Gimbal_Task+0x184>
 800f2ea:	bf00      	nop
 800f2ec:	f3af 8000 	nop.w
 800f2f0:	33333333 	.word	0x33333333
 800f2f4:	3fc33333 	.word	0x3fc33333
 800f2f8:	33333333 	.word	0x33333333
 800f2fc:	bfc33333 	.word	0xbfc33333
 800f300:	20005674 	.word	0x20005674
 800f304:	44250000 	.word	0x44250000
 800f308:	200050e0 	.word	0x200050e0
 800f30c:	200052a8 	.word	0x200052a8
 800f310:	200052b0 	.word	0x200052b0
 800f314:	20004ba8 	.word	0x20004ba8
 800f318:	20005484 	.word	0x20005484
 800f31c:	2000548c 	.word	0x2000548c
 800f320:	20005300 	.word	0x20005300
 800f324:	200054dc 	.word	0x200054dc
 800f328:	20005050 	.word	0x20005050
 800f32c:	20005060 	.word	0x20005060
 800f330:	20005110 	.word	0x20005110
 800f334:	42652ee1 	.word	0x42652ee1
 800f338:	45bb8000 	.word	0x45bb8000
 800f33c:	20004b50 	.word	0x20004b50
 800f340:	20000124 	.word	0x20000124
 800f344:	44a8c000 	.word	0x44a8c000
 800f348:	447a0000 	.word	0x447a0000
 800f34c:	20000128 	.word	0x20000128

0800f350 <usb_cdc_unpackage>:
	float yaw, pitch, dist;
}__packed vision_rx_t;

vision_rx_t vision_rx;

void usb_cdc_unpackage(uint8_t* Buf, uint32_t* Len) {
 800f350:	b490      	push	{r4, r7}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
 800f358:	6039      	str	r1, [r7, #0]
	if(*Len < 15){
 800f35a:	683b      	ldr	r3, [r7, #0]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	2b0e      	cmp	r3, #14
 800f360:	d910      	bls.n	800f384 <usb_cdc_unpackage+0x34>
		return;
	}
	if(Buf[0] != 0xF6){
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	781b      	ldrb	r3, [r3, #0]
 800f366:	2bf6      	cmp	r3, #246	; 0xf6
 800f368:	d10e      	bne.n	800f388 <usb_cdc_unpackage+0x38>
		return;
	}
	memcpy(&vision_rx, Buf, sizeof(vision_rx));
 800f36a:	4b0a      	ldr	r3, [pc, #40]	; (800f394 <usb_cdc_unpackage+0x44>)
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	6814      	ldr	r4, [r2, #0]
 800f370:	6850      	ldr	r0, [r2, #4]
 800f372:	6891      	ldr	r1, [r2, #8]
 800f374:	601c      	str	r4, [r3, #0]
 800f376:	6058      	str	r0, [r3, #4]
 800f378:	6099      	str	r1, [r3, #8]
 800f37a:	8991      	ldrh	r1, [r2, #12]
 800f37c:	7b92      	ldrb	r2, [r2, #14]
 800f37e:	8199      	strh	r1, [r3, #12]
 800f380:	739a      	strb	r2, [r3, #14]
 800f382:	e002      	b.n	800f38a <usb_cdc_unpackage+0x3a>
		return;
 800f384:	bf00      	nop
 800f386:	e000      	b.n	800f38a <usb_cdc_unpackage+0x3a>
		return;
 800f388:	bf00      	nop
}
 800f38a:	3708      	adds	r7, #8
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bc90      	pop	{r4, r7}
 800f390:	4770      	bx	lr
 800f392:	bf00      	nop
 800f394:	20005040 	.word	0x20005040

0800f398 <LCD_Task>:

int8_t plot_buf[240];
int8_t plot2_buf[240];

void LCD_Task(void const* argument) {
 800f398:	b580      	push	{r7, lr}
 800f39a:	b084      	sub	sp, #16
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]

    vTaskDelay(10000);
    */

    // Initialise the xLastWakeTime variable with the current time.
    TickType_t xLastWakeTime = xTaskGetTickCount();
 800f3a0:	f7fb fd66 	bl	800ae70 <xTaskGetTickCount>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	60fb      	str	r3, [r7, #12]
            if (++j >= 240) j = 0;
        }
				*/

        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, 45);
 800f3a8:	f107 030c 	add.w	r3, r7, #12
 800f3ac:	212d      	movs	r1, #45	; 0x2d
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f7fb fb32 	bl	800aa18 <vTaskDelayUntil>
 800f3b4:	e7f8      	b.n	800f3a8 <LCD_Task+0x10>
	...

0800f3b8 <INS_Task>:
extern uint8_t mpu_ist_dma_rx_buff[];

TaskHandle_t INSHandle;
int mpu6500_cnt = 0;

void INS_Task(void const * argument){
 800f3b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f3bc:	b0a4      	sub	sp, #144	; 0x90
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
	
	FusionAhrs fusionAhrs;
	
	/* Initialise AHRS algorithm */
	FusionAhrsInitialise(&fusionAhrs, 0.5f);
 800f3c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f3c6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7fd fd64 	bl	800ce98 <FusionAhrsInitialise>
	
	/* Get Handle for IMU Task */
	INSHandle = xTaskGetCurrentTaskHandle();
 800f3d0:	f7fc fa02 	bl	800b7d8 <xTaskGetCurrentTaskHandle>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	4a9d      	ldr	r2, [pc, #628]	; (800f64c <INS_Task+0x294>)
 800f3d8:	6013      	str	r3, [r2, #0]
	
	while(1){
		
		/* Waiting notify from SPI DMA Complete Interrupt */
		while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS){};
 800f3da:	bf00      	nop
 800f3dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f3e0:	2001      	movs	r0, #1
 800f3e2:	f7fc fb3f 	bl	800ba64 <ulTaskNotifyTake>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	2b01      	cmp	r3, #1
 800f3ea:	d1f7      	bne.n	800f3dc <INS_Task+0x24>
		
		mpu6500_cnt++;
 800f3ec:	4b98      	ldr	r3, [pc, #608]	; (800f650 <INS_Task+0x298>)
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	3301      	adds	r3, #1
 800f3f2:	4a97      	ldr	r2, [pc, #604]	; (800f650 <INS_Task+0x298>)
 800f3f4:	6013      	str	r3, [r2, #0]
			
		/* Unpackage the buffer read form SPI DMA */
		imu_buff_handler(mpu_ist_dma_rx_buff + 1, mpu_ist_dma_rx_buff + 15);
 800f3f6:	4b97      	ldr	r3, [pc, #604]	; (800f654 <INS_Task+0x29c>)
 800f3f8:	4a97      	ldr	r2, [pc, #604]	; (800f658 <INS_Task+0x2a0>)
 800f3fa:	4611      	mov	r1, r2
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f000 fd15 	bl	800fe2c <imu_buff_handler>
		
		/* Update AHRS quaternions */
    FusionAhrsUpdateWithoutMagnetometer(&fusionAhrs, imu.gyro, imu.accel, 0.001f);
 800f402:	4b96      	ldr	r3, [pc, #600]	; (800f65c <INS_Task+0x2a4>)
 800f404:	ed93 5a03 	vldr	s10, [r3, #12]
 800f408:	edd3 5a04 	vldr	s11, [r3, #16]
 800f40c:	ed93 6a05 	vldr	s12, [r3, #20]
 800f410:	4b92      	ldr	r3, [pc, #584]	; (800f65c <INS_Task+0x2a4>)
 800f412:	edd3 6a00 	vldr	s13, [r3]
 800f416:	ed93 7a01 	vldr	s14, [r3, #4]
 800f41a:	edd3 7a02 	vldr	s15, [r3, #8]
 800f41e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f422:	ed9f 3a8f 	vldr	s6, [pc, #572]	; 800f660 <INS_Task+0x2a8>
 800f426:	eef0 1a45 	vmov.f32	s3, s10
 800f42a:	eeb0 2a65 	vmov.f32	s4, s11
 800f42e:	eef0 2a46 	vmov.f32	s5, s12
 800f432:	eeb0 0a66 	vmov.f32	s0, s13
 800f436:	eef0 0a47 	vmov.f32	s1, s14
 800f43a:	eeb0 1a67 	vmov.f32	s2, s15
 800f43e:	4618      	mov	r0, r3
 800f440:	f7fe fdf0 	bl	800e024 <FusionAhrsUpdateWithoutMagnetometer>

    /* Get eualr angles from quaternions */
		imu.eulerAngles = FusionQuaternionToEulerAngles(FusionAhrsGetQuaternion(&fusionAhrs));
 800f444:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f448:	4618      	mov	r0, r3
 800f44a:	f7fe fe55 	bl	800e0f8 <FusionAhrsGetQuaternion>
 800f44e:	eeb0 6a40 	vmov.f32	s12, s0
 800f452:	eef0 6a60 	vmov.f32	s13, s1
 800f456:	eeb0 7a41 	vmov.f32	s14, s2
 800f45a:	eef0 7a61 	vmov.f32	s15, s3
 800f45e:	ed87 6a19 	vstr	s12, [r7, #100]	; 0x64
 800f462:	edc7 6a1a 	vstr	s13, [r7, #104]	; 0x68
 800f466:	ed87 7a1b 	vstr	s14, [r7, #108]	; 0x6c
 800f46a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
 800f46e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800f472:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f476:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f478:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be converted.
 * @return Euler angles in degrees.
 */
static inline __attribute__((always_inline)) FusionEulerAngles FusionQuaternionToEulerAngles(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float qwqwMinusHalf = Q.w * Q.w - 0.5f; // calculate common terms to avoid repeated operations
 800f47c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800f480:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f484:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f488:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f48c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f490:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    FusionEulerAngles eulerAngles;
    eulerAngles.angle.pitch = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 800f494:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800f498:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f49c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f4a0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f4a4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f4a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f4ac:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f4b0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800f4b4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f4b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f4bc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800f4c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f4c4:	eef0 0a67 	vmov.f32	s1, s15
 800f4c8:	eeb0 0a66 	vmov.f32	s0, s13
 800f4cc:	f003 fdf8 	bl	80130c0 <atan2f>
 800f4d0:	eef0 7a40 	vmov.f32	s15, s0
 800f4d4:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
    return radians * (180.0f / (float) M_PI);
 800f4d8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800f4dc:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800f664 <INS_Task+0x2ac>
 800f4e0:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.pitch = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 800f4e4:	edc7 7a03 	vstr	s15, [r7, #12]
    eulerAngles.angle.roll = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 800f4e8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f4ec:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f4f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f4f4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f4f8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f4fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f500:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f504:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f508:	eeb0 0a67 	vmov.f32	s0, s15
 800f50c:	f003 fda6 	bl	801305c <asinf>
 800f510:	eef0 7a40 	vmov.f32	s15, s0
 800f514:	eef1 7a67 	vneg.f32	s15, s15
 800f518:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
    return radians * (180.0f / (float) M_PI);
 800f51c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800f520:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800f664 <INS_Task+0x2ac>
 800f524:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.roll = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 800f528:	edc7 7a04 	vstr	s15, [r7, #16]
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 800f52c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f530:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f534:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f538:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f53c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f544:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f548:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f54c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f550:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f554:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800f558:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f55c:	eef0 0a67 	vmov.f32	s1, s15
 800f560:	eeb0 0a66 	vmov.f32	s0, s13
 800f564:	f003 fdac 	bl	80130c0 <atan2f>
 800f568:	eef0 7a40 	vmov.f32	s15, s0
 800f56c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    return radians * (180.0f / (float) M_PI);
 800f570:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800f574:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800f664 <INS_Task+0x2ac>
 800f578:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 800f57c:	edc7 7a05 	vstr	s15, [r7, #20]
    return eulerAngles;
 800f580:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800f584:	f107 020c 	add.w	r2, r7, #12
 800f588:	ca07      	ldmia	r2, {r0, r1, r2}
 800f58a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f58e:	f107 0318 	add.w	r3, r7, #24
 800f592:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800f596:	ca07      	ldmia	r2, {r0, r1, r2}
 800f598:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f59c:	4b2f      	ldr	r3, [pc, #188]	; (800f65c <INS_Task+0x2a4>)
 800f59e:	3324      	adds	r3, #36	; 0x24
 800f5a0:	f107 0218 	add.w	r2, r7, #24
 800f5a4:	ca07      	ldmia	r2, {r0, r1, r2}
 800f5a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		
		/* Get angle speed for gimbal from gyro_z and gyro_y */
		imu.gimbal_yaw_gyro = cos(imu.eulerAngles.angle.pitch / 57.29577958f) * imu.gyro.axis.z + sin(imu.eulerAngles.angle.pitch / 57.29577958f) * imu.gyro.axis.y;
 800f5aa:	4b2c      	ldr	r3, [pc, #176]	; (800f65c <INS_Task+0x2a4>)
 800f5ac:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f5b0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800f668 <INS_Task+0x2b0>
 800f5b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800f5b8:	ee16 0a90 	vmov	r0, s13
 800f5bc:	f7f0 ffd4 	bl	8000568 <__aeabi_f2d>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	460b      	mov	r3, r1
 800f5c4:	ec43 2b10 	vmov	d0, r2, r3
 800f5c8:	f003 fbd2 	bl	8012d70 <cos>
 800f5cc:	ec55 4b10 	vmov	r4, r5, d0
 800f5d0:	4b22      	ldr	r3, [pc, #136]	; (800f65c <INS_Task+0x2a4>)
 800f5d2:	689b      	ldr	r3, [r3, #8]
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f7f0 ffc7 	bl	8000568 <__aeabi_f2d>
 800f5da:	4602      	mov	r2, r0
 800f5dc:	460b      	mov	r3, r1
 800f5de:	4620      	mov	r0, r4
 800f5e0:	4629      	mov	r1, r5
 800f5e2:	f7f1 f819 	bl	8000618 <__aeabi_dmul>
 800f5e6:	4602      	mov	r2, r0
 800f5e8:	460b      	mov	r3, r1
 800f5ea:	4614      	mov	r4, r2
 800f5ec:	461d      	mov	r5, r3
 800f5ee:	4b1b      	ldr	r3, [pc, #108]	; (800f65c <INS_Task+0x2a4>)
 800f5f0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f5f4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800f668 <INS_Task+0x2b0>
 800f5f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800f5fc:	ee16 0a90 	vmov	r0, s13
 800f600:	f7f0 ffb2 	bl	8000568 <__aeabi_f2d>
 800f604:	4602      	mov	r2, r0
 800f606:	460b      	mov	r3, r1
 800f608:	ec43 2b10 	vmov	d0, r2, r3
 800f60c:	f003 fc00 	bl	8012e10 <sin>
 800f610:	ec59 8b10 	vmov	r8, r9, d0
 800f614:	4b11      	ldr	r3, [pc, #68]	; (800f65c <INS_Task+0x2a4>)
 800f616:	685b      	ldr	r3, [r3, #4]
 800f618:	4618      	mov	r0, r3
 800f61a:	f7f0 ffa5 	bl	8000568 <__aeabi_f2d>
 800f61e:	4602      	mov	r2, r0
 800f620:	460b      	mov	r3, r1
 800f622:	4640      	mov	r0, r8
 800f624:	4649      	mov	r1, r9
 800f626:	f7f0 fff7 	bl	8000618 <__aeabi_dmul>
 800f62a:	4602      	mov	r2, r0
 800f62c:	460b      	mov	r3, r1
 800f62e:	4620      	mov	r0, r4
 800f630:	4629      	mov	r1, r5
 800f632:	f7f0 fe3b 	bl	80002ac <__adddf3>
 800f636:	4602      	mov	r2, r0
 800f638:	460b      	mov	r3, r1
 800f63a:	4610      	mov	r0, r2
 800f63c:	4619      	mov	r1, r3
 800f63e:	f7f1 faad 	bl	8000b9c <__aeabi_d2f>
 800f642:	4603      	mov	r3, r0
 800f644:	4a05      	ldr	r2, [pc, #20]	; (800f65c <INS_Task+0x2a4>)
 800f646:	6193      	str	r3, [r2, #24]
		while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS){};
 800f648:	e6c7      	b.n	800f3da <INS_Task+0x22>
 800f64a:	bf00      	nop
 800f64c:	20005570 	.word	0x20005570
 800f650:	20004b5c 	.word	0x20004b5c
 800f654:	20005625 	.word	0x20005625
 800f658:	20005633 	.word	0x20005633
 800f65c:	20004ba8 	.word	0x20004ba8
 800f660:	3a83126f 	.word	0x3a83126f
 800f664:	42652ee0 	.word	0x42652ee0
 800f668:	42652ee1 	.word	0x42652ee1

0800f66c <Wake_up_IMU_Task>:
		
	}
	
}

void Wake_up_IMU_Task(){
 800f66c:	b580      	push	{r7, lr}
 800f66e:	af00      	add	r7, sp, #0
	/* Wake up IMU_Task */
	if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800f670:	f7fc f8c2 	bl	800b7f8 <xTaskGetSchedulerState>
 800f674:	4603      	mov	r3, r0
 800f676:	2b01      	cmp	r3, #1
 800f678:	d016      	beq.n	800f6a8 <Wake_up_IMU_Task+0x3c>
		return;
	if (INSHandle == NULL)
 800f67a:	4b0d      	ldr	r3, [pc, #52]	; (800f6b0 <Wake_up_IMU_Task+0x44>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d014      	beq.n	800f6ac <Wake_up_IMU_Task+0x40>
		return;
	
  static BaseType_t xHigherPriorityTaskWoken;
  vTaskNotifyGiveFromISR(INSHandle, &xHigherPriorityTaskWoken);
 800f682:	4b0b      	ldr	r3, [pc, #44]	; (800f6b0 <Wake_up_IMU_Task+0x44>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	490b      	ldr	r1, [pc, #44]	; (800f6b4 <Wake_up_IMU_Task+0x48>)
 800f688:	4618      	mov	r0, r3
 800f68a:	f7fc fa33 	bl	800baf4 <vTaskNotifyGiveFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800f68e:	4b09      	ldr	r3, [pc, #36]	; (800f6b4 <Wake_up_IMU_Task+0x48>)
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d00b      	beq.n	800f6ae <Wake_up_IMU_Task+0x42>
 800f696:	4b08      	ldr	r3, [pc, #32]	; (800f6b8 <Wake_up_IMU_Task+0x4c>)
 800f698:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f69c:	601a      	str	r2, [r3, #0]
 800f69e:	f3bf 8f4f 	dsb	sy
 800f6a2:	f3bf 8f6f 	isb	sy
 800f6a6:	e002      	b.n	800f6ae <Wake_up_IMU_Task+0x42>
		return;
 800f6a8:	bf00      	nop
 800f6aa:	e000      	b.n	800f6ae <Wake_up_IMU_Task+0x42>
		return;
 800f6ac:	bf00      	nop
}
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	20005570 	.word	0x20005570
 800f6b4:	20004b60 	.word	0x20004b60
 800f6b8:	e000ed04 	.word	0xe000ed04

0800f6bc <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief          halCAN,
  * @param[in]      hcan:CAN
  * @retval         none
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b08c      	sub	sp, #48	; 0x30
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 800f6c4:	f107 030c 	add.w	r3, r7, #12
 800f6c8:	f107 0214 	add.w	r2, r7, #20
 800f6cc:	2100      	movs	r1, #0
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f7f1 ff91 	bl	80015f6 <HAL_CAN_GetRxMessage>

    switch (rx_header.StdId)
 800f6d4:	697b      	ldr	r3, [r7, #20]
 800f6d6:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 800f6da:	2b06      	cmp	r3, #6
 800f6dc:	f200 80ea 	bhi.w	800f8b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>
        case CAN_PIT_MOTOR_ID:
        case CAN_TRIGGER_MOTOR_ID:
        {
            static uint8_t i = 0;
            //get motor id
            i = rx_header.StdId - CAN_3508_M1_ID;
 800f6e0:	697b      	ldr	r3, [r7, #20]
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	b2da      	uxtb	r2, r3
 800f6e8:	4b75      	ldr	r3, [pc, #468]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f6ea:	701a      	strb	r2, [r3, #0]
            get_motor_measure(&motor_measure[i], rx_data);
 800f6ec:	4b74      	ldr	r3, [pc, #464]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	4619      	mov	r1, r3
 800f6f2:	4a74      	ldr	r2, [pc, #464]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f6f4:	460b      	mov	r3, r1
 800f6f6:	009b      	lsls	r3, r3, #2
 800f6f8:	440b      	add	r3, r1
 800f6fa:	009b      	lsls	r3, r3, #2
 800f6fc:	4413      	add	r3, r2
 800f6fe:	881a      	ldrh	r2, [r3, #0]
 800f700:	4b6f      	ldr	r3, [pc, #444]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	4619      	mov	r1, r3
 800f706:	b210      	sxth	r0, r2
 800f708:	4a6e      	ldr	r2, [pc, #440]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f70a:	460b      	mov	r3, r1
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	440b      	add	r3, r1
 800f710:	009b      	lsls	r3, r3, #2
 800f712:	4413      	add	r3, r2
 800f714:	3308      	adds	r3, #8
 800f716:	4602      	mov	r2, r0
 800f718:	801a      	strh	r2, [r3, #0]
 800f71a:	7b3b      	ldrb	r3, [r7, #12]
 800f71c:	021b      	lsls	r3, r3, #8
 800f71e:	b21a      	sxth	r2, r3
 800f720:	7b7b      	ldrb	r3, [r7, #13]
 800f722:	b21b      	sxth	r3, r3
 800f724:	4313      	orrs	r3, r2
 800f726:	b21a      	sxth	r2, r3
 800f728:	4b65      	ldr	r3, [pc, #404]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f72a:	781b      	ldrb	r3, [r3, #0]
 800f72c:	4619      	mov	r1, r3
 800f72e:	b290      	uxth	r0, r2
 800f730:	4a64      	ldr	r2, [pc, #400]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f732:	460b      	mov	r3, r1
 800f734:	009b      	lsls	r3, r3, #2
 800f736:	440b      	add	r3, r1
 800f738:	009b      	lsls	r3, r3, #2
 800f73a:	4413      	add	r3, r2
 800f73c:	4602      	mov	r2, r0
 800f73e:	801a      	strh	r2, [r3, #0]
 800f740:	7bbb      	ldrb	r3, [r7, #14]
 800f742:	021b      	lsls	r3, r3, #8
 800f744:	b21a      	sxth	r2, r3
 800f746:	7bfb      	ldrb	r3, [r7, #15]
 800f748:	b21b      	sxth	r3, r3
 800f74a:	495d      	ldr	r1, [pc, #372]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f74c:	7809      	ldrb	r1, [r1, #0]
 800f74e:	4313      	orrs	r3, r2
 800f750:	b218      	sxth	r0, r3
 800f752:	4a5c      	ldr	r2, [pc, #368]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f754:	460b      	mov	r3, r1
 800f756:	009b      	lsls	r3, r3, #2
 800f758:	440b      	add	r3, r1
 800f75a:	009b      	lsls	r3, r3, #2
 800f75c:	4413      	add	r3, r2
 800f75e:	3302      	adds	r3, #2
 800f760:	4602      	mov	r2, r0
 800f762:	801a      	strh	r2, [r3, #0]
 800f764:	7c3b      	ldrb	r3, [r7, #16]
 800f766:	021b      	lsls	r3, r3, #8
 800f768:	b21a      	sxth	r2, r3
 800f76a:	7c7b      	ldrb	r3, [r7, #17]
 800f76c:	b21b      	sxth	r3, r3
 800f76e:	4954      	ldr	r1, [pc, #336]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f770:	7809      	ldrb	r1, [r1, #0]
 800f772:	4313      	orrs	r3, r2
 800f774:	b218      	sxth	r0, r3
 800f776:	4a53      	ldr	r2, [pc, #332]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f778:	460b      	mov	r3, r1
 800f77a:	009b      	lsls	r3, r3, #2
 800f77c:	440b      	add	r3, r1
 800f77e:	009b      	lsls	r3, r3, #2
 800f780:	4413      	add	r3, r2
 800f782:	3304      	adds	r3, #4
 800f784:	4602      	mov	r2, r0
 800f786:	801a      	strh	r2, [r3, #0]
 800f788:	4b4d      	ldr	r3, [pc, #308]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	4619      	mov	r1, r3
 800f78e:	7cb8      	ldrb	r0, [r7, #18]
 800f790:	4a4c      	ldr	r2, [pc, #304]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f792:	460b      	mov	r3, r1
 800f794:	009b      	lsls	r3, r3, #2
 800f796:	440b      	add	r3, r1
 800f798:	009b      	lsls	r3, r3, #2
 800f79a:	4413      	add	r3, r2
 800f79c:	3306      	adds	r3, #6
 800f79e:	4602      	mov	r2, r0
 800f7a0:	701a      	strb	r2, [r3, #0]
            
						if(motor_measure[i].last_ecd - motor_measure[i].ecd > 4096){
 800f7a2:	4b47      	ldr	r3, [pc, #284]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f7a4:	781b      	ldrb	r3, [r3, #0]
 800f7a6:	4619      	mov	r1, r3
 800f7a8:	4a46      	ldr	r2, [pc, #280]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f7aa:	460b      	mov	r3, r1
 800f7ac:	009b      	lsls	r3, r3, #2
 800f7ae:	440b      	add	r3, r1
 800f7b0:	009b      	lsls	r3, r3, #2
 800f7b2:	4413      	add	r3, r2
 800f7b4:	3308      	adds	r3, #8
 800f7b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	4b40      	ldr	r3, [pc, #256]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f7be:	781b      	ldrb	r3, [r3, #0]
 800f7c0:	4619      	mov	r1, r3
 800f7c2:	4a40      	ldr	r2, [pc, #256]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f7c4:	460b      	mov	r3, r1
 800f7c6:	009b      	lsls	r3, r3, #2
 800f7c8:	440b      	add	r3, r1
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	4413      	add	r3, r2
 800f7ce:	881b      	ldrh	r3, [r3, #0]
 800f7d0:	1ac3      	subs	r3, r0, r3
 800f7d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f7d6:	dd17      	ble.n	800f808 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>
							motor_measure[i].ecd_8192n += 8192;
 800f7d8:	4b39      	ldr	r3, [pc, #228]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	4619      	mov	r1, r3
 800f7de:	4a39      	ldr	r2, [pc, #228]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f7e0:	460b      	mov	r3, r1
 800f7e2:	009b      	lsls	r3, r3, #2
 800f7e4:	440b      	add	r3, r1
 800f7e6:	009b      	lsls	r3, r3, #2
 800f7e8:	4413      	add	r3, r2
 800f7ea:	330c      	adds	r3, #12
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4a34      	ldr	r2, [pc, #208]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f7f0:	7812      	ldrb	r2, [r2, #0]
 800f7f2:	4610      	mov	r0, r2
 800f7f4:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 800f7f8:	4932      	ldr	r1, [pc, #200]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f7fa:	4603      	mov	r3, r0
 800f7fc:	009b      	lsls	r3, r3, #2
 800f7fe:	4403      	add	r3, r0
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	440b      	add	r3, r1
 800f804:	330c      	adds	r3, #12
 800f806:	601a      	str	r2, [r3, #0]
						}
						if(motor_measure[i].last_ecd - motor_measure[i].ecd < -4096){
 800f808:	4b2d      	ldr	r3, [pc, #180]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f80a:	781b      	ldrb	r3, [r3, #0]
 800f80c:	4619      	mov	r1, r3
 800f80e:	4a2d      	ldr	r2, [pc, #180]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f810:	460b      	mov	r3, r1
 800f812:	009b      	lsls	r3, r3, #2
 800f814:	440b      	add	r3, r1
 800f816:	009b      	lsls	r3, r3, #2
 800f818:	4413      	add	r3, r2
 800f81a:	3308      	adds	r3, #8
 800f81c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f820:	4618      	mov	r0, r3
 800f822:	4b27      	ldr	r3, [pc, #156]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f824:	781b      	ldrb	r3, [r3, #0]
 800f826:	4619      	mov	r1, r3
 800f828:	4a26      	ldr	r2, [pc, #152]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f82a:	460b      	mov	r3, r1
 800f82c:	009b      	lsls	r3, r3, #2
 800f82e:	440b      	add	r3, r1
 800f830:	009b      	lsls	r3, r3, #2
 800f832:	4413      	add	r3, r2
 800f834:	881b      	ldrh	r3, [r3, #0]
 800f836:	1ac3      	subs	r3, r0, r3
 800f838:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800f83c:	da17      	bge.n	800f86e <HAL_CAN_RxFifo0MsgPendingCallback+0x1b2>
							motor_measure[i].ecd_8192n -= 8192;
 800f83e:	4b20      	ldr	r3, [pc, #128]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f840:	781b      	ldrb	r3, [r3, #0]
 800f842:	4619      	mov	r1, r3
 800f844:	4a1f      	ldr	r2, [pc, #124]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f846:	460b      	mov	r3, r1
 800f848:	009b      	lsls	r3, r3, #2
 800f84a:	440b      	add	r3, r1
 800f84c:	009b      	lsls	r3, r3, #2
 800f84e:	4413      	add	r3, r2
 800f850:	330c      	adds	r3, #12
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a1a      	ldr	r2, [pc, #104]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f856:	7812      	ldrb	r2, [r2, #0]
 800f858:	4610      	mov	r0, r2
 800f85a:	f5a3 5200 	sub.w	r2, r3, #8192	; 0x2000
 800f85e:	4919      	ldr	r1, [pc, #100]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f860:	4603      	mov	r3, r0
 800f862:	009b      	lsls	r3, r3, #2
 800f864:	4403      	add	r3, r0
 800f866:	009b      	lsls	r3, r3, #2
 800f868:	440b      	add	r3, r1
 800f86a:	330c      	adds	r3, #12
 800f86c:	601a      	str	r2, [r3, #0]
						}
						motor_measure[i].ecd_cumulation = 
								motor_measure[i].ecd_8192n
 800f86e:	4b14      	ldr	r3, [pc, #80]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f870:	781b      	ldrb	r3, [r3, #0]
 800f872:	4619      	mov	r1, r3
 800f874:	4a13      	ldr	r2, [pc, #76]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f876:	460b      	mov	r3, r1
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	440b      	add	r3, r1
 800f87c:	009b      	lsls	r3, r3, #2
 800f87e:	4413      	add	r3, r2
 800f880:	330c      	adds	r3, #12
 800f882:	681a      	ldr	r2, [r3, #0]
							+ motor_measure[i].ecd;
 800f884:	4b0e      	ldr	r3, [pc, #56]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	4618      	mov	r0, r3
 800f88a:	490e      	ldr	r1, [pc, #56]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f88c:	4603      	mov	r3, r0
 800f88e:	009b      	lsls	r3, r3, #2
 800f890:	4403      	add	r3, r0
 800f892:	009b      	lsls	r3, r3, #2
 800f894:	440b      	add	r3, r1
 800f896:	881b      	ldrh	r3, [r3, #0]
 800f898:	4619      	mov	r1, r3
						motor_measure[i].ecd_cumulation = 
 800f89a:	4b09      	ldr	r3, [pc, #36]	; (800f8c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	4618      	mov	r0, r3
							+ motor_measure[i].ecd;
 800f8a0:	440a      	add	r2, r1
						motor_measure[i].ecd_cumulation = 
 800f8a2:	4908      	ldr	r1, [pc, #32]	; (800f8c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	009b      	lsls	r3, r3, #2
 800f8a8:	4403      	add	r3, r0
 800f8aa:	009b      	lsls	r3, r3, #2
 800f8ac:	440b      	add	r3, r1
 800f8ae:	3310      	adds	r3, #16
 800f8b0:	601a      	str	r2, [r3, #0]
					
						//detect_hook(CHASSIS_MOTOR1_TOE + i);
            break;
 800f8b2:	e000      	b.n	800f8b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fa>
        }

        default:
        {
            break;
 800f8b4:	bf00      	nop
        }
    }
}
 800f8b6:	bf00      	nop
 800f8b8:	3730      	adds	r7, #48	; 0x30
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
 800f8be:	bf00      	nop
 800f8c0:	20004ba4 	.word	0x20004ba4
 800f8c4:	20005574 	.word	0x20005574

0800f8c8 <CAN_cmd_gimbal>:
  * @param[in]      shoot: (0x207) 2006,  [-10000,10000]
  * @param[in]      rev: (0x208) 
  * @retval         none
  */
void CAN_cmd_gimbal(int16_t yaw, int16_t pitch, int16_t shoot, int16_t rev)
{
 800f8c8:	b590      	push	{r4, r7, lr}
 800f8ca:	b085      	sub	sp, #20
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	4608      	mov	r0, r1
 800f8d2:	4611      	mov	r1, r2
 800f8d4:	461a      	mov	r2, r3
 800f8d6:	4623      	mov	r3, r4
 800f8d8:	80fb      	strh	r3, [r7, #6]
 800f8da:	4603      	mov	r3, r0
 800f8dc:	80bb      	strh	r3, [r7, #4]
 800f8de:	460b      	mov	r3, r1
 800f8e0:	807b      	strh	r3, [r7, #2]
 800f8e2:	4613      	mov	r3, r2
 800f8e4:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    gimbal_tx_message.StdId = CAN_GIMBAL_ALL_ID;
 800f8e6:	4b22      	ldr	r3, [pc, #136]	; (800f970 <CAN_cmd_gimbal+0xa8>)
 800f8e8:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f8ec:	601a      	str	r2, [r3, #0]
    gimbal_tx_message.IDE = CAN_ID_STD;
 800f8ee:	4b20      	ldr	r3, [pc, #128]	; (800f970 <CAN_cmd_gimbal+0xa8>)
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	609a      	str	r2, [r3, #8]
    gimbal_tx_message.RTR = CAN_RTR_DATA;
 800f8f4:	4b1e      	ldr	r3, [pc, #120]	; (800f970 <CAN_cmd_gimbal+0xa8>)
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	60da      	str	r2, [r3, #12]
    gimbal_tx_message.DLC = 0x08;
 800f8fa:	4b1d      	ldr	r3, [pc, #116]	; (800f970 <CAN_cmd_gimbal+0xa8>)
 800f8fc:	2208      	movs	r2, #8
 800f8fe:	611a      	str	r2, [r3, #16]
    gimbal_can_send_data[0] = (yaw >> 8);
 800f900:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f904:	121b      	asrs	r3, r3, #8
 800f906:	b21b      	sxth	r3, r3
 800f908:	b2da      	uxtb	r2, r3
 800f90a:	4b1a      	ldr	r3, [pc, #104]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f90c:	701a      	strb	r2, [r3, #0]
    gimbal_can_send_data[1] = yaw;
 800f90e:	88fb      	ldrh	r3, [r7, #6]
 800f910:	b2da      	uxtb	r2, r3
 800f912:	4b18      	ldr	r3, [pc, #96]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f914:	705a      	strb	r2, [r3, #1]
    gimbal_can_send_data[2] = (pitch >> 8);
 800f916:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f91a:	121b      	asrs	r3, r3, #8
 800f91c:	b21b      	sxth	r3, r3
 800f91e:	b2da      	uxtb	r2, r3
 800f920:	4b14      	ldr	r3, [pc, #80]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f922:	709a      	strb	r2, [r3, #2]
    gimbal_can_send_data[3] = pitch;
 800f924:	88bb      	ldrh	r3, [r7, #4]
 800f926:	b2da      	uxtb	r2, r3
 800f928:	4b12      	ldr	r3, [pc, #72]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f92a:	70da      	strb	r2, [r3, #3]
    gimbal_can_send_data[4] = (shoot >> 8);
 800f92c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f930:	121b      	asrs	r3, r3, #8
 800f932:	b21b      	sxth	r3, r3
 800f934:	b2da      	uxtb	r2, r3
 800f936:	4b0f      	ldr	r3, [pc, #60]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f938:	711a      	strb	r2, [r3, #4]
    gimbal_can_send_data[5] = shoot;
 800f93a:	887b      	ldrh	r3, [r7, #2]
 800f93c:	b2da      	uxtb	r2, r3
 800f93e:	4b0d      	ldr	r3, [pc, #52]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f940:	715a      	strb	r2, [r3, #5]
    gimbal_can_send_data[6] = (rev >> 8);
 800f942:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f946:	121b      	asrs	r3, r3, #8
 800f948:	b21b      	sxth	r3, r3
 800f94a:	b2da      	uxtb	r2, r3
 800f94c:	4b09      	ldr	r3, [pc, #36]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f94e:	719a      	strb	r2, [r3, #6]
    gimbal_can_send_data[7] = rev;
 800f950:	883b      	ldrh	r3, [r7, #0]
 800f952:	b2da      	uxtb	r2, r3
 800f954:	4b07      	ldr	r3, [pc, #28]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f956:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&hcan1, &gimbal_tx_message, gimbal_can_send_data, &send_mail_box);
 800f958:	f107 030c 	add.w	r3, r7, #12
 800f95c:	4a05      	ldr	r2, [pc, #20]	; (800f974 <CAN_cmd_gimbal+0xac>)
 800f95e:	4904      	ldr	r1, [pc, #16]	; (800f970 <CAN_cmd_gimbal+0xa8>)
 800f960:	4805      	ldr	r0, [pc, #20]	; (800f978 <CAN_cmd_gimbal+0xb0>)
 800f962:	f7f1 fd6d 	bl	8001440 <HAL_CAN_AddTxMessage>
}
 800f966:	bf00      	nop
 800f968:	3714      	adds	r7, #20
 800f96a:	46bd      	mov	sp, r7
 800f96c:	bd90      	pop	{r4, r7, pc}
 800f96e:	bf00      	nop
 800f970:	20004b64 	.word	0x20004b64
 800f974:	20004b7c 	.word	0x20004b7c
 800f978:	20005808 	.word	0x20005808

0800f97c <CAN_cmd_chassis>:
  * @param[in]      motor3: (0x203) 3508,  [-16384,16384]
  * @param[in]      motor4: (0x204) 3508,  [-16384,16384]
  * @retval         none
  */
void CAN_cmd_chassis(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4)
{
 800f97c:	b590      	push	{r4, r7, lr}
 800f97e:	b085      	sub	sp, #20
 800f980:	af00      	add	r7, sp, #0
 800f982:	4604      	mov	r4, r0
 800f984:	4608      	mov	r0, r1
 800f986:	4611      	mov	r1, r2
 800f988:	461a      	mov	r2, r3
 800f98a:	4623      	mov	r3, r4
 800f98c:	80fb      	strh	r3, [r7, #6]
 800f98e:	4603      	mov	r3, r0
 800f990:	80bb      	strh	r3, [r7, #4]
 800f992:	460b      	mov	r3, r1
 800f994:	807b      	strh	r3, [r7, #2]
 800f996:	4613      	mov	r3, r2
 800f998:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    chassis_tx_message.StdId = CAN_CHASSIS_ALL_ID;
 800f99a:	4b22      	ldr	r3, [pc, #136]	; (800fa24 <CAN_cmd_chassis+0xa8>)
 800f99c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f9a0:	601a      	str	r2, [r3, #0]
    chassis_tx_message.IDE = CAN_ID_STD;
 800f9a2:	4b20      	ldr	r3, [pc, #128]	; (800fa24 <CAN_cmd_chassis+0xa8>)
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	609a      	str	r2, [r3, #8]
    chassis_tx_message.RTR = CAN_RTR_DATA;
 800f9a8:	4b1e      	ldr	r3, [pc, #120]	; (800fa24 <CAN_cmd_chassis+0xa8>)
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	60da      	str	r2, [r3, #12]
    chassis_tx_message.DLC = 0x08;
 800f9ae:	4b1d      	ldr	r3, [pc, #116]	; (800fa24 <CAN_cmd_chassis+0xa8>)
 800f9b0:	2208      	movs	r2, #8
 800f9b2:	611a      	str	r2, [r3, #16]
    chassis_can_send_data[0] = motor1 >> 8;
 800f9b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f9b8:	121b      	asrs	r3, r3, #8
 800f9ba:	b21b      	sxth	r3, r3
 800f9bc:	b2da      	uxtb	r2, r3
 800f9be:	4b1a      	ldr	r3, [pc, #104]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9c0:	701a      	strb	r2, [r3, #0]
    chassis_can_send_data[1] = motor1;
 800f9c2:	88fb      	ldrh	r3, [r7, #6]
 800f9c4:	b2da      	uxtb	r2, r3
 800f9c6:	4b18      	ldr	r3, [pc, #96]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9c8:	705a      	strb	r2, [r3, #1]
    chassis_can_send_data[2] = motor2 >> 8;
 800f9ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f9ce:	121b      	asrs	r3, r3, #8
 800f9d0:	b21b      	sxth	r3, r3
 800f9d2:	b2da      	uxtb	r2, r3
 800f9d4:	4b14      	ldr	r3, [pc, #80]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9d6:	709a      	strb	r2, [r3, #2]
    chassis_can_send_data[3] = motor2;
 800f9d8:	88bb      	ldrh	r3, [r7, #4]
 800f9da:	b2da      	uxtb	r2, r3
 800f9dc:	4b12      	ldr	r3, [pc, #72]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9de:	70da      	strb	r2, [r3, #3]
    chassis_can_send_data[4] = motor3 >> 8;
 800f9e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9e4:	121b      	asrs	r3, r3, #8
 800f9e6:	b21b      	sxth	r3, r3
 800f9e8:	b2da      	uxtb	r2, r3
 800f9ea:	4b0f      	ldr	r3, [pc, #60]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9ec:	711a      	strb	r2, [r3, #4]
    chassis_can_send_data[5] = motor3;
 800f9ee:	887b      	ldrh	r3, [r7, #2]
 800f9f0:	b2da      	uxtb	r2, r3
 800f9f2:	4b0d      	ldr	r3, [pc, #52]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800f9f4:	715a      	strb	r2, [r3, #5]
    chassis_can_send_data[6] = motor4 >> 8;
 800f9f6:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f9fa:	121b      	asrs	r3, r3, #8
 800f9fc:	b21b      	sxth	r3, r3
 800f9fe:	b2da      	uxtb	r2, r3
 800fa00:	4b09      	ldr	r3, [pc, #36]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800fa02:	719a      	strb	r2, [r3, #6]
    chassis_can_send_data[7] = motor4;
 800fa04:	883b      	ldrh	r3, [r7, #0]
 800fa06:	b2da      	uxtb	r2, r3
 800fa08:	4b07      	ldr	r3, [pc, #28]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800fa0a:	71da      	strb	r2, [r3, #7]

    HAL_CAN_AddTxMessage(&hcan1, &chassis_tx_message, chassis_can_send_data, &send_mail_box);
 800fa0c:	f107 030c 	add.w	r3, r7, #12
 800fa10:	4a05      	ldr	r2, [pc, #20]	; (800fa28 <CAN_cmd_chassis+0xac>)
 800fa12:	4904      	ldr	r1, [pc, #16]	; (800fa24 <CAN_cmd_chassis+0xa8>)
 800fa14:	4805      	ldr	r0, [pc, #20]	; (800fa2c <CAN_cmd_chassis+0xb0>)
 800fa16:	f7f1 fd13 	bl	8001440 <HAL_CAN_AddTxMessage>
}
 800fa1a:	bf00      	nop
 800fa1c:	3714      	adds	r7, #20
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	bd90      	pop	{r4, r7, pc}
 800fa22:	bf00      	nop
 800fa24:	20004b84 	.word	0x20004b84
 800fa28:	20004b9c 	.word	0x20004b9c
 800fa2c:	20005808 	.word	0x20005808

0800fa30 <can_filter_init>:
    return &motor_measure[(i & 0x03)];
}


void can_filter_init(void)
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b08a      	sub	sp, #40	; 0x28
 800fa34:	af00      	add	r7, sp, #0

    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 800fa36:	2301      	movs	r3, #1
 800fa38:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 800fa3e:	2301      	movs	r3, #1
 800fa40:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 800fa42:	2300      	movs	r3, #0
 800fa44:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 800fa46:	2300      	movs	r3, #0
 800fa48:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 800fa4e:	2300      	movs	r3, #0
 800fa50:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 800fa52:	2300      	movs	r3, #0
 800fa54:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 800fa56:	2300      	movs	r3, #0
 800fa58:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 800fa5a:	463b      	mov	r3, r7
 800fa5c:	4619      	mov	r1, r3
 800fa5e:	4807      	ldr	r0, [pc, #28]	; (800fa7c <can_filter_init+0x4c>)
 800fa60:	f7f1 fbca 	bl	80011f8 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 800fa64:	4805      	ldr	r0, [pc, #20]	; (800fa7c <can_filter_init+0x4c>)
 800fa66:	f7f1 fca7 	bl	80013b8 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800fa6a:	2102      	movs	r1, #2
 800fa6c:	4803      	ldr	r0, [pc, #12]	; (800fa7c <can_filter_init+0x4c>)
 800fa6e:	f7f1 fed4 	bl	800181a <HAL_CAN_ActivateNotification>
    can_filter_st.FilterBank = 14;
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
    HAL_CAN_Start(&hcan2);
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
	*/
}
 800fa72:	bf00      	nop
 800fa74:	3728      	adds	r7, #40	; 0x28
 800fa76:	46bd      	mov	sp, r7
 800fa78:	bd80      	pop	{r7, pc}
 800fa7a:	bf00      	nop
 800fa7c:	20005808 	.word	0x20005808

0800fa80 <mpu_write_byte>:
  *                 mpu_set_gyro_fsr(),             
  *                 mpu_set_accel_fsr(), 
  *                 mpu_device_init() function
  */
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b084      	sub	sp, #16
 800fa84:	af02      	add	r7, sp, #8
 800fa86:	4603      	mov	r3, r0
 800fa88:	460a      	mov	r2, r1
 800fa8a:	71fb      	strb	r3, [r7, #7]
 800fa8c:	4613      	mov	r3, r2
 800fa8e:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800fa90:	2200      	movs	r2, #0
 800fa92:	2140      	movs	r1, #64	; 0x40
 800fa94:	4812      	ldr	r0, [pc, #72]	; (800fae0 <mpu_write_byte+0x60>)
 800fa96:	f7f2 ffbf 	bl	8002a18 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800fa9a:	79fb      	ldrb	r3, [r7, #7]
 800fa9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800faa0:	b2da      	uxtb	r2, r3
 800faa2:	4b10      	ldr	r3, [pc, #64]	; (800fae4 <mpu_write_byte+0x64>)
 800faa4:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800faa6:	2337      	movs	r3, #55	; 0x37
 800faa8:	9300      	str	r3, [sp, #0]
 800faaa:	2301      	movs	r3, #1
 800faac:	4a0e      	ldr	r2, [pc, #56]	; (800fae8 <mpu_write_byte+0x68>)
 800faae:	490d      	ldr	r1, [pc, #52]	; (800fae4 <mpu_write_byte+0x64>)
 800fab0:	480e      	ldr	r0, [pc, #56]	; (800faec <mpu_write_byte+0x6c>)
 800fab2:	f7f4 fe84 	bl	80047be <HAL_SPI_TransmitReceive>
    tx = data;
 800fab6:	4a0b      	ldr	r2, [pc, #44]	; (800fae4 <mpu_write_byte+0x64>)
 800fab8:	79bb      	ldrb	r3, [r7, #6]
 800faba:	7013      	strb	r3, [r2, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800fabc:	2337      	movs	r3, #55	; 0x37
 800fabe:	9300      	str	r3, [sp, #0]
 800fac0:	2301      	movs	r3, #1
 800fac2:	4a09      	ldr	r2, [pc, #36]	; (800fae8 <mpu_write_byte+0x68>)
 800fac4:	4907      	ldr	r1, [pc, #28]	; (800fae4 <mpu_write_byte+0x64>)
 800fac6:	4809      	ldr	r0, [pc, #36]	; (800faec <mpu_write_byte+0x6c>)
 800fac8:	f7f4 fe79 	bl	80047be <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800facc:	2201      	movs	r2, #1
 800face:	2140      	movs	r1, #64	; 0x40
 800fad0:	4803      	ldr	r0, [pc, #12]	; (800fae0 <mpu_write_byte+0x60>)
 800fad2:	f7f2 ffa1 	bl	8002a18 <HAL_GPIO_WritePin>
    return 0;
 800fad6:	2300      	movs	r3, #0
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3708      	adds	r7, #8
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}
 800fae0:	40021400 	.word	0x40021400
 800fae4:	20004ba5 	.word	0x20004ba5
 800fae8:	20004ba6 	.word	0x20004ba6
 800faec:	200059d4 	.word	0x200059d4

0800faf0 <mpu_read_byte>:
  * @retval 
  * @usage  call in ist_reg_read_by_mpu(),         
  *                 mpu_device_init() function
  */
uint8_t mpu_read_byte(uint8_t const reg)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b084      	sub	sp, #16
 800faf4:	af02      	add	r7, sp, #8
 800faf6:	4603      	mov	r3, r0
 800faf8:	71fb      	strb	r3, [r7, #7]
    MPU_NSS_LOW;
 800fafa:	2200      	movs	r2, #0
 800fafc:	2140      	movs	r1, #64	; 0x40
 800fafe:	4812      	ldr	r0, [pc, #72]	; (800fb48 <mpu_read_byte+0x58>)
 800fb00:	f7f2 ff8a 	bl	8002a18 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 800fb04:	79fb      	ldrb	r3, [r7, #7]
 800fb06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fb0a:	b2da      	uxtb	r2, r3
 800fb0c:	4b0f      	ldr	r3, [pc, #60]	; (800fb4c <mpu_read_byte+0x5c>)
 800fb0e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800fb10:	2337      	movs	r3, #55	; 0x37
 800fb12:	9300      	str	r3, [sp, #0]
 800fb14:	2301      	movs	r3, #1
 800fb16:	4a0e      	ldr	r2, [pc, #56]	; (800fb50 <mpu_read_byte+0x60>)
 800fb18:	490c      	ldr	r1, [pc, #48]	; (800fb4c <mpu_read_byte+0x5c>)
 800fb1a:	480e      	ldr	r0, [pc, #56]	; (800fb54 <mpu_read_byte+0x64>)
 800fb1c:	f7f4 fe4f 	bl	80047be <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800fb20:	2337      	movs	r3, #55	; 0x37
 800fb22:	9300      	str	r3, [sp, #0]
 800fb24:	2301      	movs	r3, #1
 800fb26:	4a0a      	ldr	r2, [pc, #40]	; (800fb50 <mpu_read_byte+0x60>)
 800fb28:	4908      	ldr	r1, [pc, #32]	; (800fb4c <mpu_read_byte+0x5c>)
 800fb2a:	480a      	ldr	r0, [pc, #40]	; (800fb54 <mpu_read_byte+0x64>)
 800fb2c:	f7f4 fe47 	bl	80047be <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800fb30:	2201      	movs	r2, #1
 800fb32:	2140      	movs	r1, #64	; 0x40
 800fb34:	4804      	ldr	r0, [pc, #16]	; (800fb48 <mpu_read_byte+0x58>)
 800fb36:	f7f2 ff6f 	bl	8002a18 <HAL_GPIO_WritePin>
    return rx;
 800fb3a:	4b05      	ldr	r3, [pc, #20]	; (800fb50 <mpu_read_byte+0x60>)
 800fb3c:	781b      	ldrb	r3, [r3, #0]
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	3708      	adds	r7, #8
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
 800fb46:	bf00      	nop
 800fb48:	40021400 	.word	0x40021400
 800fb4c:	20004ba5 	.word	0x20004ba5
 800fb50:	20004ba6 	.word	0x20004ba6
 800fb54:	200059d4 	.word	0x200059d4

0800fb58 <mpu_read_bytes>:
  * @usage  call in ist8310_get_data(),         
  *                 mpu_get_data(), 
  *                 mpu_offset_call() function
  */
uint8_t mpu_read_bytes(uint8_t const regAddr, uint8_t* pData, uint8_t len)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af02      	add	r7, sp, #8
 800fb5e:	4603      	mov	r3, r0
 800fb60:	6039      	str	r1, [r7, #0]
 800fb62:	71fb      	strb	r3, [r7, #7]
 800fb64:	4613      	mov	r3, r2
 800fb66:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800fb68:	2200      	movs	r2, #0
 800fb6a:	2140      	movs	r1, #64	; 0x40
 800fb6c:	4813      	ldr	r0, [pc, #76]	; (800fbbc <mpu_read_bytes+0x64>)
 800fb6e:	f7f2 ff53 	bl	8002a18 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 800fb72:	79fb      	ldrb	r3, [r7, #7]
 800fb74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fb78:	b2da      	uxtb	r2, r3
 800fb7a:	4b11      	ldr	r3, [pc, #68]	; (800fbc0 <mpu_read_bytes+0x68>)
 800fb7c:	701a      	strb	r2, [r3, #0]
    tx_buff[0] = tx;
 800fb7e:	4b10      	ldr	r3, [pc, #64]	; (800fbc0 <mpu_read_bytes+0x68>)
 800fb80:	781a      	ldrb	r2, [r3, #0]
 800fb82:	4b10      	ldr	r3, [pc, #64]	; (800fbc4 <mpu_read_bytes+0x6c>)
 800fb84:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800fb86:	2337      	movs	r3, #55	; 0x37
 800fb88:	9300      	str	r3, [sp, #0]
 800fb8a:	2301      	movs	r3, #1
 800fb8c:	4a0e      	ldr	r2, [pc, #56]	; (800fbc8 <mpu_read_bytes+0x70>)
 800fb8e:	490c      	ldr	r1, [pc, #48]	; (800fbc0 <mpu_read_bytes+0x68>)
 800fb90:	480e      	ldr	r0, [pc, #56]	; (800fbcc <mpu_read_bytes+0x74>)
 800fb92:	f7f4 fe14 	bl	80047be <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 800fb96:	79bb      	ldrb	r3, [r7, #6]
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	2237      	movs	r2, #55	; 0x37
 800fb9c:	9200      	str	r2, [sp, #0]
 800fb9e:	683a      	ldr	r2, [r7, #0]
 800fba0:	4908      	ldr	r1, [pc, #32]	; (800fbc4 <mpu_read_bytes+0x6c>)
 800fba2:	480a      	ldr	r0, [pc, #40]	; (800fbcc <mpu_read_bytes+0x74>)
 800fba4:	f7f4 fe0b 	bl	80047be <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800fba8:	2201      	movs	r2, #1
 800fbaa:	2140      	movs	r1, #64	; 0x40
 800fbac:	4803      	ldr	r0, [pc, #12]	; (800fbbc <mpu_read_bytes+0x64>)
 800fbae:	f7f2 ff33 	bl	8002a18 <HAL_GPIO_WritePin>
    return 0;
 800fbb2:	2300      	movs	r3, #0
}
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	3708      	adds	r7, #8
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	bd80      	pop	{r7, pc}
 800fbbc:	40021400 	.word	0x40021400
 800fbc0:	20004ba5 	.word	0x20004ba5
 800fbc4:	20000130 	.word	0x20000130
 800fbc8:	20004ba6 	.word	0x20004ba6
 800fbcc:	200059d4 	.word	0x200059d4

0800fbd0 <ist_reg_write_by_mpu>:
  *         data: data to be written
	* @retval   
  * @usage  call in ist8310_init() function
	*/
static void ist_reg_write_by_mpu(uint8_t addr, uint8_t data)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b082      	sub	sp, #8
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	460a      	mov	r2, r1
 800fbda:	71fb      	strb	r3, [r7, #7]
 800fbdc:	4613      	mov	r3, r2
 800fbde:	71bb      	strb	r3, [r7, #6]
    /* turn off slave 1 at first */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 800fbe0:	2100      	movs	r1, #0
 800fbe2:	202a      	movs	r0, #42	; 0x2a
 800fbe4:	f7ff ff4c 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fbe8:	2002      	movs	r0, #2
 800fbea:	f7f1 f9e5 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, addr);
 800fbee:	79fb      	ldrb	r3, [r7, #7]
 800fbf0:	4619      	mov	r1, r3
 800fbf2:	2029      	movs	r0, #41	; 0x29
 800fbf4:	f7ff ff44 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fbf8:	2002      	movs	r0, #2
 800fbfa:	f7f1 f9dd 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, data);
 800fbfe:	79bb      	ldrb	r3, [r7, #6]
 800fc00:	4619      	mov	r1, r3
 800fc02:	2064      	movs	r0, #100	; 0x64
 800fc04:	f7ff ff3c 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fc08:	2002      	movs	r0, #2
 800fc0a:	f7f1 f9d5 	bl	8000fb8 <HAL_Delay>
    /* turn on slave 1 with one byte transmitting */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 800fc0e:	2181      	movs	r1, #129	; 0x81
 800fc10:	202a      	movs	r0, #42	; 0x2a
 800fc12:	f7ff ff35 	bl	800fa80 <mpu_write_byte>
    /* wait longer to ensure the data is transmitted from slave 1 */
    MPU_DELAY(10);
 800fc16:	200a      	movs	r0, #10
 800fc18:	f7f1 f9ce 	bl	8000fb8 <HAL_Delay>
}
 800fc1c:	bf00      	nop
 800fc1e:	3708      	adds	r7, #8
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	71fb      	strb	r3, [r7, #7]
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
 800fc2e:	79fb      	ldrb	r3, [r7, #7]
 800fc30:	4619      	mov	r1, r3
 800fc32:	2032      	movs	r0, #50	; 0x32
 800fc34:	f7ff ff24 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fc38:	200a      	movs	r0, #10
 800fc3a:	f7f1 f9bd 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
 800fc3e:	2180      	movs	r1, #128	; 0x80
 800fc40:	2034      	movs	r0, #52	; 0x34
 800fc42:	f7ff ff1d 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fc46:	200a      	movs	r0, #10
 800fc48:	f7f1 f9b6 	bl	8000fb8 <HAL_Delay>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
 800fc4c:	2035      	movs	r0, #53	; 0x35
 800fc4e:	f7ff ff4f 	bl	800faf0 <mpu_read_byte>
 800fc52:	4603      	mov	r3, r0
 800fc54:	73fb      	strb	r3, [r7, #15]
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 800fc56:	2100      	movs	r1, #0
 800fc58:	2034      	movs	r0, #52	; 0x34
 800fc5a:	f7ff ff11 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fc5e:	200a      	movs	r0, #10
 800fc60:	f7f1 f9aa 	bl	8000fb8 <HAL_Delay>
    return retval;
 800fc64:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3710      	adds	r7, #16
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}

0800fc6e <mpu_master_i2c_auto_read_config>:
	* @param    device_address: slave device address, Address[6:0]
	* @retval   void
	* @note     
	*/
static void mpu_master_i2c_auto_read_config(uint8_t device_address, uint8_t reg_base_addr, uint8_t data_num)
{
 800fc6e:	b580      	push	{r7, lr}
 800fc70:	b082      	sub	sp, #8
 800fc72:	af00      	add	r7, sp, #0
 800fc74:	4603      	mov	r3, r0
 800fc76:	71fb      	strb	r3, [r7, #7]
 800fc78:	460b      	mov	r3, r1
 800fc7a:	71bb      	strb	r3, [r7, #6]
 800fc7c:	4613      	mov	r3, r2
 800fc7e:	717b      	strb	r3, [r7, #5]
    /* 
	   * configure the device address of the IST8310 
     * use slave1, auto transmit single measure mode 
	   */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, device_address);
 800fc80:	79fb      	ldrb	r3, [r7, #7]
 800fc82:	4619      	mov	r1, r3
 800fc84:	2028      	movs	r0, #40	; 0x28
 800fc86:	f7ff fefb 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fc8a:	2002      	movs	r0, #2
 800fc8c:	f7f1 f994 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, IST8310_R_CONFA);
 800fc90:	210a      	movs	r1, #10
 800fc92:	2029      	movs	r0, #41	; 0x29
 800fc94:	f7ff fef4 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fc98:	2002      	movs	r0, #2
 800fc9a:	f7f1 f98d 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, IST8310_ODR_MODE);
 800fc9e:	2101      	movs	r1, #1
 800fca0:	2064      	movs	r0, #100	; 0x64
 800fca2:	f7ff feed 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fca6:	2002      	movs	r0, #2
 800fca8:	f7f1 f986 	bl	8000fb8 <HAL_Delay>

    /* use slave0,auto read data */
    mpu_write_byte(MPU6500_I2C_SLV0_ADDR, 0x80 | device_address);
 800fcac:	79fb      	ldrb	r3, [r7, #7]
 800fcae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	4619      	mov	r1, r3
 800fcb6:	2025      	movs	r0, #37	; 0x25
 800fcb8:	f7ff fee2 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fcbc:	2002      	movs	r0, #2
 800fcbe:	f7f1 f97b 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_REG, reg_base_addr);
 800fcc2:	79bb      	ldrb	r3, [r7, #6]
 800fcc4:	4619      	mov	r1, r3
 800fcc6:	2026      	movs	r0, #38	; 0x26
 800fcc8:	f7ff feda 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fccc:	2002      	movs	r0, #2
 800fcce:	f7f1 f973 	bl	8000fb8 <HAL_Delay>

    /* every eight mpu6500 internal samples one i2c master read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x03);
 800fcd2:	2103      	movs	r1, #3
 800fcd4:	2034      	movs	r0, #52	; 0x34
 800fcd6:	f7ff fed3 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fcda:	2002      	movs	r0, #2
 800fcdc:	f7f1 f96c 	bl	8000fb8 <HAL_Delay>
    /* enable slave 0 and 1 access delay */
    mpu_write_byte(MPU6500_I2C_MST_DELAY_CTRL, 0x01 | 0x02);
 800fce0:	2103      	movs	r1, #3
 800fce2:	2067      	movs	r0, #103	; 0x67
 800fce4:	f7ff fecc 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fce8:	2002      	movs	r0, #2
 800fcea:	f7f1 f965 	bl	8000fb8 <HAL_Delay>
    /* enable slave 1 auto transmit */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 800fcee:	2181      	movs	r1, #129	; 0x81
 800fcf0:	202a      	movs	r0, #42	; 0x2a
 800fcf2:	f7ff fec5 	bl	800fa80 <mpu_write_byte>
		/* Wait 6ms (minimum waiting time for 16 times internal average setup) */
    MPU_DELAY(6); 
 800fcf6:	2006      	movs	r0, #6
 800fcf8:	f7f1 f95e 	bl	8000fb8 <HAL_Delay>
    /* enable slave 0 with data_num bytes reading */
    mpu_write_byte(MPU6500_I2C_SLV0_CTRL, 0x80 | data_num);
 800fcfc:	797b      	ldrb	r3, [r7, #5]
 800fcfe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fd02:	b2db      	uxtb	r3, r3
 800fd04:	4619      	mov	r1, r3
 800fd06:	2027      	movs	r0, #39	; 0x27
 800fd08:	f7ff feba 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(2);
 800fd0c:	2002      	movs	r0, #2
 800fd0e:	f7f1 f953 	bl	8000fb8 <HAL_Delay>
}
 800fd12:	bf00      	nop
 800fd14:	3708      	adds	r7, #8
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}

0800fd1a <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 800fd1a:	b580      	push	{r7, lr}
 800fd1c:	af00      	add	r7, sp, #0
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
 800fd1e:	2130      	movs	r1, #48	; 0x30
 800fd20:	206a      	movs	r0, #106	; 0x6a
 800fd22:	f7ff fead 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fd26:	200a      	movs	r0, #10
 800fd28:	f7f1 f946 	bl	8000fb8 <HAL_Delay>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
 800fd2c:	210d      	movs	r1, #13
 800fd2e:	2024      	movs	r0, #36	; 0x24
 800fd30:	f7ff fea6 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fd34:	200a      	movs	r0, #10
 800fd36:	f7f1 f93f 	bl	8000fb8 <HAL_Delay>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
 800fd3a:	210e      	movs	r1, #14
 800fd3c:	2028      	movs	r0, #40	; 0x28
 800fd3e:	f7ff fe9f 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fd42:	200a      	movs	r0, #10
 800fd44:	f7f1 f938 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
 800fd48:	218e      	movs	r1, #142	; 0x8e
 800fd4a:	2031      	movs	r0, #49	; 0x31
 800fd4c:	f7ff fe98 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fd50:	200a      	movs	r0, #10
 800fd52:	f7f1 f931 	bl	8000fb8 <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
 800fd56:	2101      	movs	r1, #1
 800fd58:	200b      	movs	r0, #11
 800fd5a:	f7ff ff39 	bl	800fbd0 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 800fd5e:	200a      	movs	r0, #10
 800fd60:	f7f1 f92a 	bl	8000fb8 <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 800fd64:	2000      	movs	r0, #0
 800fd66:	f7ff ff5d 	bl	800fc24 <ist_reg_read_by_mpu>
 800fd6a:	4603      	mov	r3, r0
 800fd6c:	2b10      	cmp	r3, #16
 800fd6e:	d001      	beq.n	800fd74 <ist8310_init+0x5a>
        return 1;
 800fd70:	2301      	movs	r3, #1
 800fd72:	e059      	b.n	800fe28 <ist8310_init+0x10e>

		/* soft reset */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01); 
 800fd74:	2101      	movs	r1, #1
 800fd76:	200b      	movs	r0, #11
 800fd78:	f7ff ff2a 	bl	800fbd0 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 800fd7c:	200a      	movs	r0, #10
 800fd7e:	f7f1 f91b 	bl	8000fb8 <HAL_Delay>

		/* config as ready mode to access register */
    ist_reg_write_by_mpu(IST8310_R_CONFA, 0x00); 
 800fd82:	2100      	movs	r1, #0
 800fd84:	200a      	movs	r0, #10
 800fd86:	f7ff ff23 	bl	800fbd0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 800fd8a:	200a      	movs	r0, #10
 800fd8c:	f7ff ff4a 	bl	800fc24 <ist_reg_read_by_mpu>
 800fd90:	4603      	mov	r3, r0
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d001      	beq.n	800fd9a <ist8310_init+0x80>
        return 2;
 800fd96:	2302      	movs	r3, #2
 800fd98:	e046      	b.n	800fe28 <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fd9a:	200a      	movs	r0, #10
 800fd9c:	f7f1 f90c 	bl	8000fb8 <HAL_Delay>

		/* normal state, no int */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x00);
 800fda0:	2100      	movs	r1, #0
 800fda2:	200b      	movs	r0, #11
 800fda4:	f7ff ff14 	bl	800fbd0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 800fda8:	200b      	movs	r0, #11
 800fdaa:	f7ff ff3b 	bl	800fc24 <ist_reg_read_by_mpu>
 800fdae:	4603      	mov	r3, r0
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d001      	beq.n	800fdb8 <ist8310_init+0x9e>
        return 3;
 800fdb4:	2303      	movs	r3, #3
 800fdb6:	e037      	b.n	800fe28 <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fdb8:	200a      	movs	r0, #10
 800fdba:	f7f1 f8fd 	bl	8000fb8 <HAL_Delay>
		
    /* config low noise mode, x,y,z axis 16 time 1 avg */
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 800fdbe:	2124      	movs	r1, #36	; 0x24
 800fdc0:	2041      	movs	r0, #65	; 0x41
 800fdc2:	f7ff ff05 	bl	800fbd0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 800fdc6:	2041      	movs	r0, #65	; 0x41
 800fdc8:	f7ff ff2c 	bl	800fc24 <ist_reg_read_by_mpu>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	2b24      	cmp	r3, #36	; 0x24
 800fdd0:	d001      	beq.n	800fdd6 <ist8310_init+0xbc>
        return 4;
 800fdd2:	2304      	movs	r3, #4
 800fdd4:	e028      	b.n	800fe28 <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fdd6:	200a      	movs	r0, #10
 800fdd8:	f7f1 f8ee 	bl	8000fb8 <HAL_Delay>

    /* Set/Reset pulse duration setup,normal mode */
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 800fddc:	21c0      	movs	r1, #192	; 0xc0
 800fdde:	2042      	movs	r0, #66	; 0x42
 800fde0:	f7ff fef6 	bl	800fbd0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 800fde4:	2042      	movs	r0, #66	; 0x42
 800fde6:	f7ff ff1d 	bl	800fc24 <ist_reg_read_by_mpu>
 800fdea:	4603      	mov	r3, r0
 800fdec:	2bc0      	cmp	r3, #192	; 0xc0
 800fdee:	d001      	beq.n	800fdf4 <ist8310_init+0xda>
        return 5;
 800fdf0:	2305      	movs	r3, #5
 800fdf2:	e019      	b.n	800fe28 <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fdf4:	200a      	movs	r0, #10
 800fdf6:	f7f1 f8df 	bl	8000fb8 <HAL_Delay>

    /* turn off slave1 & slave 4 */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	202a      	movs	r0, #42	; 0x2a
 800fdfe:	f7ff fe3f 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fe02:	200a      	movs	r0, #10
 800fe04:	f7f1 f8d8 	bl	8000fb8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 800fe08:	2100      	movs	r1, #0
 800fe0a:	2034      	movs	r0, #52	; 0x34
 800fe0c:	f7ff fe38 	bl	800fa80 <mpu_write_byte>
    MPU_DELAY(10);
 800fe10:	200a      	movs	r0, #10
 800fe12:	f7f1 f8d1 	bl	8000fb8 <HAL_Delay>

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
 800fe16:	2206      	movs	r2, #6
 800fe18:	2103      	movs	r1, #3
 800fe1a:	200e      	movs	r0, #14
 800fe1c:	f7ff ff27 	bl	800fc6e <mpu_master_i2c_auto_read_config>
    MPU_DELAY(100);
 800fe20:	2064      	movs	r0, #100	; 0x64
 800fe22:	f7f1 f8c9 	bl	8000fb8 <HAL_Delay>
    return 0;
 800fe26:	2300      	movs	r3, #0
}
 800fe28:	4618      	mov	r0, r3
 800fe2a:	bd80      	pop	{r7, pc}

0800fe2c <imu_buff_handler>:
{
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
    ist8310_get_data(ist_buff);
}

void imu_buff_handler(uint8_t* mpu_buff, uint8_t* ist_buf){
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b082      	sub	sp, #8
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
 800fe34:	6039      	str	r1, [r7, #0]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	781b      	ldrb	r3, [r3, #0]
 800fe3a:	021b      	lsls	r3, r3, #8
 800fe3c:	b21a      	sxth	r2, r3
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	3301      	adds	r3, #1
 800fe42:	781b      	ldrb	r3, [r3, #0]
 800fe44:	b21b      	sxth	r3, r3
 800fe46:	4313      	orrs	r3, r2
 800fe48:	b21a      	sxth	r2, r3
 800fe4a:	4b76      	ldr	r3, [pc, #472]	; (8010024 <imu_buff_handler+0x1f8>)
 800fe4c:	801a      	strh	r2, [r3, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	3302      	adds	r3, #2
 800fe52:	781b      	ldrb	r3, [r3, #0]
 800fe54:	021b      	lsls	r3, r3, #8
 800fe56:	b21a      	sxth	r2, r3
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	3303      	adds	r3, #3
 800fe5c:	781b      	ldrb	r3, [r3, #0]
 800fe5e:	b21b      	sxth	r3, r3
 800fe60:	4313      	orrs	r3, r2
 800fe62:	b21a      	sxth	r2, r3
 800fe64:	4b6f      	ldr	r3, [pc, #444]	; (8010024 <imu_buff_handler+0x1f8>)
 800fe66:	805a      	strh	r2, [r3, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	3304      	adds	r3, #4
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	021b      	lsls	r3, r3, #8
 800fe70:	b21a      	sxth	r2, r3
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	3305      	adds	r3, #5
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	b21b      	sxth	r3, r3
 800fe7a:	4313      	orrs	r3, r2
 800fe7c:	b21a      	sxth	r2, r3
 800fe7e:	4b69      	ldr	r3, [pc, #420]	; (8010024 <imu_buff_handler+0x1f8>)
 800fe80:	809a      	strh	r2, [r3, #4]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	3306      	adds	r3, #6
 800fe86:	781b      	ldrb	r3, [r3, #0]
 800fe88:	021b      	lsls	r3, r3, #8
 800fe8a:	b21a      	sxth	r2, r3
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	3307      	adds	r3, #7
 800fe90:	781b      	ldrb	r3, [r3, #0]
 800fe92:	b21b      	sxth	r3, r3
 800fe94:	4313      	orrs	r3, r2
 800fe96:	b21a      	sxth	r2, r3
 800fe98:	4b62      	ldr	r3, [pc, #392]	; (8010024 <imu_buff_handler+0x1f8>)
 800fe9a:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	3308      	adds	r3, #8
 800fea0:	781b      	ldrb	r3, [r3, #0]
 800fea2:	021b      	lsls	r3, r3, #8
 800fea4:	b21a      	sxth	r2, r3
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	3309      	adds	r3, #9
 800feaa:	781b      	ldrb	r3, [r3, #0]
 800feac:	b21b      	sxth	r3, r3
 800feae:	4313      	orrs	r3, r2
 800feb0:	b21b      	sxth	r3, r3
 800feb2:	b29a      	uxth	r2, r3
 800feb4:	4b5b      	ldr	r3, [pc, #364]	; (8010024 <imu_buff_handler+0x1f8>)
 800feb6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800feba:	b29b      	uxth	r3, r3
 800febc:	1ad3      	subs	r3, r2, r3
 800febe:	b29b      	uxth	r3, r3
 800fec0:	b21a      	sxth	r2, r3
 800fec2:	4b58      	ldr	r3, [pc, #352]	; (8010024 <imu_buff_handler+0x1f8>)
 800fec4:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	330a      	adds	r3, #10
 800feca:	781b      	ldrb	r3, [r3, #0]
 800fecc:	021b      	lsls	r3, r3, #8
 800fece:	b21a      	sxth	r2, r3
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	330b      	adds	r3, #11
 800fed4:	781b      	ldrb	r3, [r3, #0]
 800fed6:	b21b      	sxth	r3, r3
 800fed8:	4313      	orrs	r3, r2
 800feda:	b21b      	sxth	r3, r3
 800fedc:	b29a      	uxth	r2, r3
 800fede:	4b51      	ldr	r3, [pc, #324]	; (8010024 <imu_buff_handler+0x1f8>)
 800fee0:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	1ad3      	subs	r3, r2, r3
 800fee8:	b29b      	uxth	r3, r3
 800feea:	b21a      	sxth	r2, r3
 800feec:	4b4d      	ldr	r3, [pc, #308]	; (8010024 <imu_buff_handler+0x1f8>)
 800feee:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	330c      	adds	r3, #12
 800fef4:	781b      	ldrb	r3, [r3, #0]
 800fef6:	021b      	lsls	r3, r3, #8
 800fef8:	b21a      	sxth	r2, r3
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	330d      	adds	r3, #13
 800fefe:	781b      	ldrb	r3, [r3, #0]
 800ff00:	b21b      	sxth	r3, r3
 800ff02:	4313      	orrs	r3, r2
 800ff04:	b21b      	sxth	r3, r3
 800ff06:	b29a      	uxth	r2, r3
 800ff08:	4b46      	ldr	r3, [pc, #280]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff0a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800ff0e:	b29b      	uxth	r3, r3
 800ff10:	1ad3      	subs	r3, r2, r3
 800ff12:	b29b      	uxth	r3, r3
 800ff14:	b21a      	sxth	r2, r3
 800ff16:	4b43      	ldr	r3, [pc, #268]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff18:	825a      	strh	r2, [r3, #18]

    memcpy(&mpu_data.mx, ist_buf, 6);
 800ff1a:	2206      	movs	r2, #6
 800ff1c:	6839      	ldr	r1, [r7, #0]
 800ff1e:	4842      	ldr	r0, [pc, #264]	; (8010028 <imu_buff_handler+0x1fc>)
 800ff20:	f002 fae8 	bl	80124f4 <memcpy>
    memcpy(&imu.mx, &mpu_data.mx, 3 * sizeof(int16_t));
 800ff24:	2206      	movs	r2, #6
 800ff26:	4940      	ldr	r1, [pc, #256]	; (8010028 <imu_buff_handler+0x1fc>)
 800ff28:	4840      	ldr	r0, [pc, #256]	; (801002c <imu_buff_handler+0x200>)
 800ff2a:	f002 fae3 	bl	80124f4 <memcpy>
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 800ff2e:	4b3d      	ldr	r3, [pc, #244]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff30:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800ff34:	ee07 3a90 	vmov	s15, r3
 800ff38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ff3c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8010030 <imu_buff_handler+0x204>
 800ff40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ff44:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 800ff48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ff4c:	4b39      	ldr	r3, [pc, #228]	; (8010034 <imu_buff_handler+0x208>)
 800ff4e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	
	  /* 1000dps -> deg/s */
	  imu.gyro.axis.x = - mpu_data.gx / 32.768f;
 800ff52:	4b34      	ldr	r3, [pc, #208]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff54:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800ff58:	425b      	negs	r3, r3
 800ff5a:	ee07 3a90 	vmov	s15, r3
 800ff5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ff62:	eddf 6a35 	vldr	s13, [pc, #212]	; 8010038 <imu_buff_handler+0x20c>
 800ff66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ff6a:	4b32      	ldr	r3, [pc, #200]	; (8010034 <imu_buff_handler+0x208>)
 800ff6c:	edc3 7a00 	vstr	s15, [r3]
    imu.gyro.axis.y = - mpu_data.gy / 32.768f;
 800ff70:	4b2c      	ldr	r3, [pc, #176]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff72:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800ff76:	425b      	negs	r3, r3
 800ff78:	ee07 3a90 	vmov	s15, r3
 800ff7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ff80:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8010038 <imu_buff_handler+0x20c>
 800ff84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ff88:	4b2a      	ldr	r3, [pc, #168]	; (8010034 <imu_buff_handler+0x208>)
 800ff8a:	edc3 7a01 	vstr	s15, [r3, #4]
    imu.gyro.axis.z = mpu_data.gz / 32.768f;
 800ff8e:	4b25      	ldr	r3, [pc, #148]	; (8010024 <imu_buff_handler+0x1f8>)
 800ff90:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800ff94:	ee07 3a90 	vmov	s15, r3
 800ff98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ff9c:	eddf 6a26 	vldr	s13, [pc, #152]	; 8010038 <imu_buff_handler+0x20c>
 800ffa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ffa4:	4b23      	ldr	r3, [pc, #140]	; (8010034 <imu_buff_handler+0x208>)
 800ffa6:	edc3 7a02 	vstr	s15, [r3, #8]
		
		/* 8g -> m/s^2 */
		imu.accel.axis.x = - mpu_data.ax / 4096.f * 9.80665f;
 800ffaa:	4b1e      	ldr	r3, [pc, #120]	; (8010024 <imu_buff_handler+0x1f8>)
 800ffac:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ffb0:	425b      	negs	r3, r3
 800ffb2:	ee07 3a90 	vmov	s15, r3
 800ffb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ffba:	eddf 6a20 	vldr	s13, [pc, #128]	; 801003c <imu_buff_handler+0x210>
 800ffbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ffc2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8010040 <imu_buff_handler+0x214>
 800ffc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ffca:	4b1a      	ldr	r3, [pc, #104]	; (8010034 <imu_buff_handler+0x208>)
 800ffcc:	edc3 7a03 	vstr	s15, [r3, #12]
		imu.accel.axis.y = - mpu_data.ay / 4096.f * 9.80665f;
 800ffd0:	4b14      	ldr	r3, [pc, #80]	; (8010024 <imu_buff_handler+0x1f8>)
 800ffd2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800ffd6:	425b      	negs	r3, r3
 800ffd8:	ee07 3a90 	vmov	s15, r3
 800ffdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ffe0:	eddf 6a16 	vldr	s13, [pc, #88]	; 801003c <imu_buff_handler+0x210>
 800ffe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ffe8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8010040 <imu_buff_handler+0x214>
 800ffec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fff0:	4b10      	ldr	r3, [pc, #64]	; (8010034 <imu_buff_handler+0x208>)
 800fff2:	edc3 7a04 	vstr	s15, [r3, #16]
		imu.accel.axis.z = mpu_data.az / 4096.f * 9.80665f;
 800fff6:	4b0b      	ldr	r3, [pc, #44]	; (8010024 <imu_buff_handler+0x1f8>)
 800fff8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fffc:	ee07 3a90 	vmov	s15, r3
 8010000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010004:	eddf 6a0d 	vldr	s13, [pc, #52]	; 801003c <imu_buff_handler+0x210>
 8010008:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801000c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8010040 <imu_buff_handler+0x214>
 8010010:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010014:	4b07      	ldr	r3, [pc, #28]	; (8010034 <imu_buff_handler+0x208>)
 8010016:	edc3 7a05 	vstr	s15, [r3, #20]
}
 801001a:	bf00      	nop
 801001c:	3708      	adds	r7, #8
 801001e:	46bd      	mov	sp, r7
 8010020:	bd80      	pop	{r7, pc}
 8010022:	bf00      	nop
 8010024:	20005640 	.word	0x20005640
 8010028:	20005646 	.word	0x20005646
 801002c:	20004bc4 	.word	0x20004bc4
 8010030:	43a6ef5c 	.word	0x43a6ef5c
 8010034:	20004ba8 	.word	0x20004ba8
 8010038:	4203126f 	.word	0x4203126f
 801003c:	45800000 	.word	0x45800000
 8010040:	411ce80a 	.word	0x411ce80a

08010044 <mpu_device_init>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
uint8_t mpu_device_init(void)
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b086      	sub	sp, #24
 8010048:	af00      	add	r7, sp, #0
	MPU_DELAY(100);
 801004a:	2064      	movs	r0, #100	; 0x64
 801004c:	f7f0 ffb4 	bl	8000fb8 <HAL_Delay>

	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 8010050:	2075      	movs	r0, #117	; 0x75
 8010052:	f7ff fd4d 	bl	800faf0 <mpu_read_byte>
 8010056:	4603      	mov	r3, r0
 8010058:	461a      	mov	r2, r3
 801005a:	4b33      	ldr	r3, [pc, #204]	; (8010128 <mpu_device_init+0xe4>)
 801005c:	701a      	strb	r2, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 801005e:	463b      	mov	r3, r7
 8010060:	2200      	movs	r2, #0
 8010062:	601a      	str	r2, [r3, #0]
 8010064:	605a      	str	r2, [r3, #4]
 8010066:	609a      	str	r2, [r3, #8]
 8010068:	60da      	str	r2, [r3, #12]
 801006a:	611a      	str	r2, [r3, #16]
 801006c:	f248 036b 	movw	r3, #32875	; 0x806b
 8010070:	803b      	strh	r3, [r7, #0]
 8010072:	f240 336b 	movw	r3, #875	; 0x36b
 8010076:	807b      	strh	r3, [r7, #2]
 8010078:	236c      	movs	r3, #108	; 0x6c
 801007a:	80bb      	strh	r3, [r7, #4]
 801007c:	f240 431a 	movw	r3, #1050	; 0x41a
 8010080:	80fb      	strh	r3, [r7, #6]
 8010082:	f241 031b 	movw	r3, #4123	; 0x101b
 8010086:	813b      	strh	r3, [r7, #8]
 8010088:	f241 031c 	movw	r3, #4124	; 0x101c
 801008c:	817b      	strh	r3, [r7, #10]
 801008e:	f240 231d 	movw	r3, #541	; 0x21d
 8010092:	81bb      	strh	r3, [r7, #12]
 8010094:	f242 036a 	movw	r3, #8298	; 0x206a
 8010098:	81fb      	strh	r3, [r7, #14]
 801009a:	f44f 739c 	mov.w	r3, #312	; 0x138
 801009e:	823b      	strh	r3, [r7, #16]
																			{ MPU6500_ACCEL_CONFIG, 0x10 },   /* +-8G */ 
																			{ MPU6500_ACCEL_CONFIG_2, 0x02 }, /* enable LowPassFilter  Set Acc LPF */ 
																			{ MPU6500_USER_CTRL, 0x20 },    	/* Enable AUX */ 
																			{ MPU6500_INT_ENABLE, 0x01},};		/* Enable INT */
	
	for (uint8_t i = 0; i < 10; i++)
 80100a0:	2300      	movs	r3, #0
 80100a2:	75fb      	strb	r3, [r7, #23]
 80100a4:	e017      	b.n	80100d6 <mpu_device_init+0x92>
	{
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 80100a6:	7dfb      	ldrb	r3, [r7, #23]
 80100a8:	005b      	lsls	r3, r3, #1
 80100aa:	f107 0218 	add.w	r2, r7, #24
 80100ae:	4413      	add	r3, r2
 80100b0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80100b4:	7dfb      	ldrb	r3, [r7, #23]
 80100b6:	005b      	lsls	r3, r3, #1
 80100b8:	f107 0118 	add.w	r1, r7, #24
 80100bc:	440b      	add	r3, r1
 80100be:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 80100c2:	4619      	mov	r1, r3
 80100c4:	4610      	mov	r0, r2
 80100c6:	f7ff fcdb 	bl	800fa80 <mpu_write_byte>
		MPU_DELAY(2);
 80100ca:	2002      	movs	r0, #2
 80100cc:	f7f0 ff74 	bl	8000fb8 <HAL_Delay>
	for (uint8_t i = 0; i < 10; i++)
 80100d0:	7dfb      	ldrb	r3, [r7, #23]
 80100d2:	3301      	adds	r3, #1
 80100d4:	75fb      	strb	r3, [r7, #23]
 80100d6:	7dfb      	ldrb	r3, [r7, #23]
 80100d8:	2b09      	cmp	r3, #9
 80100da:	d9e4      	bls.n	80100a6 <mpu_device_init+0x62>
	}

	ist_error_code = ist8310_init();
 80100dc:	f7ff fe1d 	bl	800fd1a <ist8310_init>
 80100e0:	4603      	mov	r3, r0
 80100e2:	461a      	mov	r2, r3
 80100e4:	4b11      	ldr	r3, [pc, #68]	; (801012c <mpu_device_init+0xe8>)
 80100e6:	701a      	strb	r2, [r3, #0]
	
	mpu_offset_call();
 80100e8:	f000 f824 	bl	8010134 <mpu_offset_call>
	
	/* Set the addresses of DMA Tx Buffer */
	mpu_ist_dma_tx_buff[0] = mpu_ist_dma_tx_buff[1] = MPU6500_ACCEL_XOUT_H | 0x80;
 80100ec:	4b10      	ldr	r3, [pc, #64]	; (8010130 <mpu_device_init+0xec>)
 80100ee:	22bb      	movs	r2, #187	; 0xbb
 80100f0:	705a      	strb	r2, [r3, #1]
 80100f2:	4b0f      	ldr	r3, [pc, #60]	; (8010130 <mpu_device_init+0xec>)
 80100f4:	785a      	ldrb	r2, [r3, #1]
 80100f6:	4b0e      	ldr	r3, [pc, #56]	; (8010130 <mpu_device_init+0xec>)
 80100f8:	701a      	strb	r2, [r3, #0]
	
	for(uint8_t i = 0; i < MPU_IST_DMA_BUF_LEN; ++i){
 80100fa:	2300      	movs	r3, #0
 80100fc:	75bb      	strb	r3, [r7, #22]
 80100fe:	e00b      	b.n	8010118 <mpu_device_init+0xd4>
		if(!mpu_ist_dma_tx_buff[i])
 8010100:	7dbb      	ldrb	r3, [r7, #22]
 8010102:	4a0b      	ldr	r2, [pc, #44]	; (8010130 <mpu_device_init+0xec>)
 8010104:	5cd3      	ldrb	r3, [r2, r3]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d103      	bne.n	8010112 <mpu_device_init+0xce>
			mpu_ist_dma_tx_buff[i] = 0xff;
 801010a:	7dbb      	ldrb	r3, [r7, #22]
 801010c:	4a08      	ldr	r2, [pc, #32]	; (8010130 <mpu_device_init+0xec>)
 801010e:	21ff      	movs	r1, #255	; 0xff
 8010110:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MPU_IST_DMA_BUF_LEN; ++i){
 8010112:	7dbb      	ldrb	r3, [r7, #22]
 8010114:	3301      	adds	r3, #1
 8010116:	75bb      	strb	r3, [r7, #22]
 8010118:	7dbb      	ldrb	r3, [r7, #22]
 801011a:	2b14      	cmp	r3, #20
 801011c:	d9f0      	bls.n	8010100 <mpu_device_init+0xbc>
	}
	
	return 0;
 801011e:	2300      	movs	r3, #0
}
 8010120:	4618      	mov	r0, r3
 8010122:	3718      	adds	r7, #24
 8010124:	46bd      	mov	sp, r7
 8010126:	bd80      	pop	{r7, pc}
 8010128:	20005623 	.word	0x20005623
 801012c:	20005622 	.word	0x20005622
 8010130:	20005604 	.word	0x20005604

08010134 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b082      	sub	sp, #8
 8010138:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 801013a:	2200      	movs	r2, #0
 801013c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010140:	486c      	ldr	r0, [pc, #432]	; (80102f4 <mpu_offset_call+0x1c0>)
 8010142:	f7f2 fc69 	bl	8002a18 <HAL_GPIO_WritePin>
	int i;
	for (i=0; i<300;i++)
 8010146:	2300      	movs	r3, #0
 8010148:	607b      	str	r3, [r7, #4]
 801014a:	e07c      	b.n	8010246 <mpu_offset_call+0x112>
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 801014c:	220e      	movs	r2, #14
 801014e:	496a      	ldr	r1, [pc, #424]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010150:	203b      	movs	r0, #59	; 0x3b
 8010152:	f7ff fd01 	bl	800fb58 <mpu_read_bytes>

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8010156:	4b69      	ldr	r3, [pc, #420]	; (80102fc <mpu_offset_call+0x1c8>)
 8010158:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 801015c:	b29a      	uxth	r2, r3
 801015e:	4b66      	ldr	r3, [pc, #408]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010160:	781b      	ldrb	r3, [r3, #0]
 8010162:	021b      	lsls	r3, r3, #8
 8010164:	b219      	sxth	r1, r3
 8010166:	4b64      	ldr	r3, [pc, #400]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010168:	785b      	ldrb	r3, [r3, #1]
 801016a:	b21b      	sxth	r3, r3
 801016c:	430b      	orrs	r3, r1
 801016e:	b21b      	sxth	r3, r3
 8010170:	b29b      	uxth	r3, r3
 8010172:	4413      	add	r3, r2
 8010174:	b29b      	uxth	r3, r3
 8010176:	b21a      	sxth	r2, r3
 8010178:	4b60      	ldr	r3, [pc, #384]	; (80102fc <mpu_offset_call+0x1c8>)
 801017a:	829a      	strh	r2, [r3, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 801017c:	4b5f      	ldr	r3, [pc, #380]	; (80102fc <mpu_offset_call+0x1c8>)
 801017e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8010182:	b29a      	uxth	r2, r3
 8010184:	4b5c      	ldr	r3, [pc, #368]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010186:	789b      	ldrb	r3, [r3, #2]
 8010188:	021b      	lsls	r3, r3, #8
 801018a:	b219      	sxth	r1, r3
 801018c:	4b5a      	ldr	r3, [pc, #360]	; (80102f8 <mpu_offset_call+0x1c4>)
 801018e:	78db      	ldrb	r3, [r3, #3]
 8010190:	b21b      	sxth	r3, r3
 8010192:	430b      	orrs	r3, r1
 8010194:	b21b      	sxth	r3, r3
 8010196:	b29b      	uxth	r3, r3
 8010198:	4413      	add	r3, r2
 801019a:	b29b      	uxth	r3, r3
 801019c:	b21a      	sxth	r2, r3
 801019e:	4b57      	ldr	r3, [pc, #348]	; (80102fc <mpu_offset_call+0x1c8>)
 80101a0:	82da      	strh	r2, [r3, #22]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80101a2:	4b56      	ldr	r3, [pc, #344]	; (80102fc <mpu_offset_call+0x1c8>)
 80101a4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80101a8:	b29a      	uxth	r2, r3
 80101aa:	4b53      	ldr	r3, [pc, #332]	; (80102f8 <mpu_offset_call+0x1c4>)
 80101ac:	791b      	ldrb	r3, [r3, #4]
 80101ae:	021b      	lsls	r3, r3, #8
 80101b0:	b219      	sxth	r1, r3
 80101b2:	4b51      	ldr	r3, [pc, #324]	; (80102f8 <mpu_offset_call+0x1c4>)
 80101b4:	795b      	ldrb	r3, [r3, #5]
 80101b6:	b21b      	sxth	r3, r3
 80101b8:	430b      	orrs	r3, r1
 80101ba:	b21b      	sxth	r3, r3
 80101bc:	b29b      	uxth	r3, r3
 80101be:	4413      	add	r3, r2
 80101c0:	b29b      	uxth	r3, r3
 80101c2:	b21a      	sxth	r2, r3
 80101c4:	4b4d      	ldr	r3, [pc, #308]	; (80102fc <mpu_offset_call+0x1c8>)
 80101c6:	831a      	strh	r2, [r3, #24]
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80101c8:	4b4c      	ldr	r3, [pc, #304]	; (80102fc <mpu_offset_call+0x1c8>)
 80101ca:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80101ce:	b29a      	uxth	r2, r3
 80101d0:	4b49      	ldr	r3, [pc, #292]	; (80102f8 <mpu_offset_call+0x1c4>)
 80101d2:	7a1b      	ldrb	r3, [r3, #8]
 80101d4:	021b      	lsls	r3, r3, #8
 80101d6:	b219      	sxth	r1, r3
 80101d8:	4b47      	ldr	r3, [pc, #284]	; (80102f8 <mpu_offset_call+0x1c4>)
 80101da:	7a5b      	ldrb	r3, [r3, #9]
 80101dc:	b21b      	sxth	r3, r3
 80101de:	430b      	orrs	r3, r1
 80101e0:	b21b      	sxth	r3, r3
 80101e2:	b29b      	uxth	r3, r3
 80101e4:	4413      	add	r3, r2
 80101e6:	b29b      	uxth	r3, r3
 80101e8:	b21a      	sxth	r2, r3
 80101ea:	4b44      	ldr	r3, [pc, #272]	; (80102fc <mpu_offset_call+0x1c8>)
 80101ec:	835a      	strh	r2, [r3, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80101ee:	4b43      	ldr	r3, [pc, #268]	; (80102fc <mpu_offset_call+0x1c8>)
 80101f0:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80101f4:	b29a      	uxth	r2, r3
 80101f6:	4b40      	ldr	r3, [pc, #256]	; (80102f8 <mpu_offset_call+0x1c4>)
 80101f8:	7a9b      	ldrb	r3, [r3, #10]
 80101fa:	021b      	lsls	r3, r3, #8
 80101fc:	b219      	sxth	r1, r3
 80101fe:	4b3e      	ldr	r3, [pc, #248]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010200:	7adb      	ldrb	r3, [r3, #11]
 8010202:	b21b      	sxth	r3, r3
 8010204:	430b      	orrs	r3, r1
 8010206:	b21b      	sxth	r3, r3
 8010208:	b29b      	uxth	r3, r3
 801020a:	4413      	add	r3, r2
 801020c:	b29b      	uxth	r3, r3
 801020e:	b21a      	sxth	r2, r3
 8010210:	4b3a      	ldr	r3, [pc, #232]	; (80102fc <mpu_offset_call+0x1c8>)
 8010212:	839a      	strh	r2, [r3, #28]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8010214:	4b39      	ldr	r3, [pc, #228]	; (80102fc <mpu_offset_call+0x1c8>)
 8010216:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 801021a:	b29a      	uxth	r2, r3
 801021c:	4b36      	ldr	r3, [pc, #216]	; (80102f8 <mpu_offset_call+0x1c4>)
 801021e:	7b1b      	ldrb	r3, [r3, #12]
 8010220:	021b      	lsls	r3, r3, #8
 8010222:	b219      	sxth	r1, r3
 8010224:	4b34      	ldr	r3, [pc, #208]	; (80102f8 <mpu_offset_call+0x1c4>)
 8010226:	7b5b      	ldrb	r3, [r3, #13]
 8010228:	b21b      	sxth	r3, r3
 801022a:	430b      	orrs	r3, r1
 801022c:	b21b      	sxth	r3, r3
 801022e:	b29b      	uxth	r3, r3
 8010230:	4413      	add	r3, r2
 8010232:	b29b      	uxth	r3, r3
 8010234:	b21a      	sxth	r2, r3
 8010236:	4b31      	ldr	r3, [pc, #196]	; (80102fc <mpu_offset_call+0x1c8>)
 8010238:	83da      	strh	r2, [r3, #30]

		MPU_DELAY(5);
 801023a:	2005      	movs	r0, #5
 801023c:	f7f0 febc 	bl	8000fb8 <HAL_Delay>
	for (i=0; i<300;i++)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	3301      	adds	r3, #1
 8010244:	607b      	str	r3, [r7, #4]
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801024c:	f6ff af7e 	blt.w	801014c <mpu_offset_call+0x18>
	}
	mpu_data.ax_offset = mpu_data.ax_offset / 300;
 8010250:	4b2a      	ldr	r3, [pc, #168]	; (80102fc <mpu_offset_call+0x1c8>)
 8010252:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8010256:	4a2a      	ldr	r2, [pc, #168]	; (8010300 <mpu_offset_call+0x1cc>)
 8010258:	fb82 1203 	smull	r1, r2, r2, r3
 801025c:	1152      	asrs	r2, r2, #5
 801025e:	17db      	asrs	r3, r3, #31
 8010260:	1ad3      	subs	r3, r2, r3
 8010262:	b21a      	sxth	r2, r3
 8010264:	4b25      	ldr	r3, [pc, #148]	; (80102fc <mpu_offset_call+0x1c8>)
 8010266:	829a      	strh	r2, [r3, #20]
	mpu_data.ay_offset = mpu_data.ay_offset / 300;
 8010268:	4b24      	ldr	r3, [pc, #144]	; (80102fc <mpu_offset_call+0x1c8>)
 801026a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 801026e:	4a24      	ldr	r2, [pc, #144]	; (8010300 <mpu_offset_call+0x1cc>)
 8010270:	fb82 1203 	smull	r1, r2, r2, r3
 8010274:	1152      	asrs	r2, r2, #5
 8010276:	17db      	asrs	r3, r3, #31
 8010278:	1ad3      	subs	r3, r2, r3
 801027a:	b21a      	sxth	r2, r3
 801027c:	4b1f      	ldr	r3, [pc, #124]	; (80102fc <mpu_offset_call+0x1c8>)
 801027e:	82da      	strh	r2, [r3, #22]
	mpu_data.az_offset = mpu_data.az_offset / 300;
 8010280:	4b1e      	ldr	r3, [pc, #120]	; (80102fc <mpu_offset_call+0x1c8>)
 8010282:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8010286:	4a1e      	ldr	r2, [pc, #120]	; (8010300 <mpu_offset_call+0x1cc>)
 8010288:	fb82 1203 	smull	r1, r2, r2, r3
 801028c:	1152      	asrs	r2, r2, #5
 801028e:	17db      	asrs	r3, r3, #31
 8010290:	1ad3      	subs	r3, r2, r3
 8010292:	b21a      	sxth	r2, r3
 8010294:	4b19      	ldr	r3, [pc, #100]	; (80102fc <mpu_offset_call+0x1c8>)
 8010296:	831a      	strh	r2, [r3, #24]
	mpu_data.gx_offset = mpu_data.gx_offset / 300;
 8010298:	4b18      	ldr	r3, [pc, #96]	; (80102fc <mpu_offset_call+0x1c8>)
 801029a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 801029e:	4a18      	ldr	r2, [pc, #96]	; (8010300 <mpu_offset_call+0x1cc>)
 80102a0:	fb82 1203 	smull	r1, r2, r2, r3
 80102a4:	1152      	asrs	r2, r2, #5
 80102a6:	17db      	asrs	r3, r3, #31
 80102a8:	1ad3      	subs	r3, r2, r3
 80102aa:	b21a      	sxth	r2, r3
 80102ac:	4b13      	ldr	r3, [pc, #76]	; (80102fc <mpu_offset_call+0x1c8>)
 80102ae:	835a      	strh	r2, [r3, #26]
	mpu_data.gy_offset = mpu_data.gy_offset / 300;
 80102b0:	4b12      	ldr	r3, [pc, #72]	; (80102fc <mpu_offset_call+0x1c8>)
 80102b2:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80102b6:	4a12      	ldr	r2, [pc, #72]	; (8010300 <mpu_offset_call+0x1cc>)
 80102b8:	fb82 1203 	smull	r1, r2, r2, r3
 80102bc:	1152      	asrs	r2, r2, #5
 80102be:	17db      	asrs	r3, r3, #31
 80102c0:	1ad3      	subs	r3, r2, r3
 80102c2:	b21a      	sxth	r2, r3
 80102c4:	4b0d      	ldr	r3, [pc, #52]	; (80102fc <mpu_offset_call+0x1c8>)
 80102c6:	839a      	strh	r2, [r3, #28]
	mpu_data.gz_offset = mpu_data.gz_offset / 300;
 80102c8:	4b0c      	ldr	r3, [pc, #48]	; (80102fc <mpu_offset_call+0x1c8>)
 80102ca:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80102ce:	4a0c      	ldr	r2, [pc, #48]	; (8010300 <mpu_offset_call+0x1cc>)
 80102d0:	fb82 1203 	smull	r1, r2, r2, r3
 80102d4:	1152      	asrs	r2, r2, #5
 80102d6:	17db      	asrs	r3, r3, #31
 80102d8:	1ad3      	subs	r3, r2, r3
 80102da:	b21a      	sxth	r2, r3
 80102dc:	4b07      	ldr	r3, [pc, #28]	; (80102fc <mpu_offset_call+0x1c8>)
 80102de:	83da      	strh	r2, [r3, #30]
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80102e0:	2201      	movs	r2, #1
 80102e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80102e6:	4803      	ldr	r0, [pc, #12]	; (80102f4 <mpu_offset_call+0x1c0>)
 80102e8:	f7f2 fb96 	bl	8002a18 <HAL_GPIO_WritePin>
}
 80102ec:	bf00      	nop
 80102ee:	3708      	adds	r7, #8
 80102f0:	46bd      	mov	sp, r7
 80102f2:	bd80      	pop	{r7, pc}
 80102f4:	40021000 	.word	0x40021000
 80102f8:	20005660 	.word	0x20005660
 80102fc:	20005640 	.word	0x20005640
 8010300:	1b4e81b5 	.word	0x1b4e81b5

08010304 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	4603      	mov	r3, r0
 801030c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MPU6500_INT_Pin){
 801030e:	88fb      	ldrh	r3, [r7, #6]
 8010310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010314:	d116      	bne.n	8010344 <HAL_GPIO_EXTI_Callback+0x40>
		if(HAL_SPI_GetState(&hspi5) == HAL_SPI_STATE_READY){	
 8010316:	480d      	ldr	r0, [pc, #52]	; (801034c <HAL_GPIO_EXTI_Callback+0x48>)
 8010318:	f7f4 fd1e 	bl	8004d58 <HAL_SPI_GetState>
 801031c:	4603      	mov	r3, r0
 801031e:	2b01      	cmp	r3, #1
 8010320:	d110      	bne.n	8010344 <HAL_GPIO_EXTI_Callback+0x40>
			if(INSHandle == NULL)
 8010322:	4b0b      	ldr	r3, [pc, #44]	; (8010350 <HAL_GPIO_EXTI_Callback+0x4c>)
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d00b      	beq.n	8010342 <HAL_GPIO_EXTI_Callback+0x3e>
				return;
			MPU_NSS_LOW;
 801032a:	2200      	movs	r2, #0
 801032c:	2140      	movs	r1, #64	; 0x40
 801032e:	4809      	ldr	r0, [pc, #36]	; (8010354 <HAL_GPIO_EXTI_Callback+0x50>)
 8010330:	f7f2 fb72 	bl	8002a18 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive_DMA(&hspi5, mpu_ist_dma_tx_buff, mpu_ist_dma_rx_buff, MPU_IST_DMA_BUF_LEN);
 8010334:	2315      	movs	r3, #21
 8010336:	4a08      	ldr	r2, [pc, #32]	; (8010358 <HAL_GPIO_EXTI_Callback+0x54>)
 8010338:	4908      	ldr	r1, [pc, #32]	; (801035c <HAL_GPIO_EXTI_Callback+0x58>)
 801033a:	4804      	ldr	r0, [pc, #16]	; (801034c <HAL_GPIO_EXTI_Callback+0x48>)
 801033c:	f7f4 fbe2 	bl	8004b04 <HAL_SPI_TransmitReceive_DMA>
 8010340:	e000      	b.n	8010344 <HAL_GPIO_EXTI_Callback+0x40>
				return;
 8010342:	bf00      	nop
		}
	}
}
 8010344:	3708      	adds	r7, #8
 8010346:	46bd      	mov	sp, r7
 8010348:	bd80      	pop	{r7, pc}
 801034a:	bf00      	nop
 801034c:	200059d4 	.word	0x200059d4
 8010350:	20005570 	.word	0x20005570
 8010354:	40021400 	.word	0x40021400
 8010358:	20005624 	.word	0x20005624
 801035c:	20005604 	.word	0x20005604

08010360 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8010360:	b580      	push	{r7, lr}
 8010362:	b082      	sub	sp, #8
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi5){
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	4a07      	ldr	r2, [pc, #28]	; (8010388 <HAL_SPI_TxRxCpltCallback+0x28>)
 801036c:	4293      	cmp	r3, r2
 801036e:	d106      	bne.n	801037e <HAL_SPI_TxRxCpltCallback+0x1e>
		MPU_NSS_HIGH;
 8010370:	2201      	movs	r2, #1
 8010372:	2140      	movs	r1, #64	; 0x40
 8010374:	4805      	ldr	r0, [pc, #20]	; (801038c <HAL_SPI_TxRxCpltCallback+0x2c>)
 8010376:	f7f2 fb4f 	bl	8002a18 <HAL_GPIO_WritePin>
		Wake_up_IMU_Task();
 801037a:	f7ff f977 	bl	800f66c <Wake_up_IMU_Task>
	}
}
 801037e:	bf00      	nop
 8010380:	3708      	adds	r7, #8
 8010382:	46bd      	mov	sp, r7
 8010384:	bd80      	pop	{r7, pc}
 8010386:	bf00      	nop
 8010388:	200059d4 	.word	0x200059d4
 801038c:	40021400 	.word	0x40021400

08010390 <trigger_pwm_start>:
#include "bsp_trigger.h"

void trigger_pwm_start(){
 8010390:	b580      	push	{r7, lr}
 8010392:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim5);
 8010394:	4806      	ldr	r0, [pc, #24]	; (80103b0 <trigger_pwm_start+0x20>)
 8010396:	f7f4 ff4f 	bl	8005238 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 801039a:	2104      	movs	r1, #4
 801039c:	4804      	ldr	r0, [pc, #16]	; (80103b0 <trigger_pwm_start+0x20>)
 801039e:	f7f5 f8cb 	bl	8005538 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 80103a2:	2108      	movs	r1, #8
 80103a4:	4802      	ldr	r0, [pc, #8]	; (80103b0 <trigger_pwm_start+0x20>)
 80103a6:	f7f5 f8c7 	bl	8005538 <HAL_TIM_PWM_Start>
}
 80103aa:	bf00      	nop
 80103ac:	bd80      	pop	{r7, pc}
 80103ae:	bf00      	nop
 80103b0:	20005b34 	.word	0x20005b34

080103b4 <trigger_set_pulse>:

void trigger_set_pulse(uint16_t pulse){
 80103b4:	b480      	push	{r7}
 80103b6:	b083      	sub	sp, #12
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	4603      	mov	r3, r0
 80103bc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_2, pulse);
 80103be:	4b07      	ldr	r3, [pc, #28]	; (80103dc <trigger_set_pulse+0x28>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	88fa      	ldrh	r2, [r7, #6]
 80103c4:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, pulse);
 80103c6:	4b05      	ldr	r3, [pc, #20]	; (80103dc <trigger_set_pulse+0x28>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	88fa      	ldrh	r2, [r7, #6]
 80103cc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80103ce:	bf00      	nop
 80103d0:	370c      	adds	r7, #12
 80103d2:	46bd      	mov	sp, r7
 80103d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d8:	4770      	bx	lr
 80103da:	bf00      	nop
 80103dc:	20005b34 	.word	0x20005b34

080103e0 <uart_receive_dma_no_it>:
  * @param[in]  pData: receive buff 
  * @param[in]  Size:  buff size
  * @retval     set success or fail
  */
static int uart_receive_dma_no_it(UART_HandleTypeDef* huart, uint8_t* pData, uint32_t Size)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b086      	sub	sp, #24
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	60f8      	str	r0, [r7, #12]
 80103e8:	60b9      	str	r1, [r7, #8]
 80103ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp1 = 0;
 80103ec:	2300      	movs	r3, #0
 80103ee:	617b      	str	r3, [r7, #20]

  tmp1 = huart->RxState;
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80103f6:	b2db      	uxtb	r3, r3
 80103f8:	617b      	str	r3, [r7, #20]
	
	if (tmp1 == HAL_UART_STATE_READY)
 80103fa:	697b      	ldr	r3, [r7, #20]
 80103fc:	2b20      	cmp	r3, #32
 80103fe:	d125      	bne.n	801044c <uart_receive_dma_no_it+0x6c>
	{
		if ((pData == NULL) || (Size == 0))
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d002      	beq.n	801040c <uart_receive_dma_no_it+0x2c>
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d101      	bne.n	8010410 <uart_receive_dma_no_it+0x30>
		{
			return HAL_ERROR;
 801040c:	2301      	movs	r3, #1
 801040e:	e01e      	b.n	801044e <uart_receive_dma_no_it+0x6e>
		}

		huart->pRxBuffPtr = pData;
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	68ba      	ldr	r2, [r7, #8]
 8010414:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	b29a      	uxth	r2, r3
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->ErrorCode  = HAL_UART_ERROR_NONE;
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	2200      	movs	r2, #0
 8010422:	641a      	str	r2, [r3, #64]	; 0x40

		/* Enable the DMA Stream */
		HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, (uint32_t)pData, Size);
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	3304      	adds	r3, #4
 801042e:	4619      	mov	r1, r3
 8010430:	68ba      	ldr	r2, [r7, #8]
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f7f1 fdd6 	bl	8001fe4 <HAL_DMA_Start>

		/* 
		 * Enable the DMA transfer for the receiver request by setting the DMAR bit
		 * in the UART CR3 register 
		 */
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	695a      	ldr	r2, [r3, #20]
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010446:	615a      	str	r2, [r3, #20]

		return HAL_OK;
 8010448:	2300      	movs	r3, #0
 801044a:	e000      	b.n	801044e <uart_receive_dma_no_it+0x6e>
	}
	else
	{
		return HAL_BUSY;
 801044c:	2302      	movs	r3, #2
	}
}
 801044e:	4618      	mov	r0, r3
 8010450:	3718      	adds	r7, #24
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}

08010456 <dma_current_data_counter>:
  * @param[in]  dma_stream: where y can be 1 or 2 to select the DMA and x can be 0
  *             to 7 to select the DMA Stream.
  * @retval     The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t dma_current_data_counter(DMA_Stream_TypeDef *dma_stream)
{
 8010456:	b480      	push	{r7}
 8010458:	b083      	sub	sp, #12
 801045a:	af00      	add	r7, sp, #0
 801045c:	6078      	str	r0, [r7, #4]
  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(dma_stream->NDTR));
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	685b      	ldr	r3, [r3, #4]
 8010462:	b29b      	uxth	r3, r3
}
 8010464:	4618      	mov	r0, r3
 8010466:	370c      	adds	r7, #12
 8010468:	46bd      	mov	sp, r7
 801046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801046e:	4770      	bx	lr

08010470 <rc_callback_handler>:
  * @param[out]  rc:   structure to save handled rc data
  * @param[in]   buff: the buff which saved raw rc data
  * @retval 
  */
void rc_callback_handler(RC_ctrl_t *rc_ctrl, uint8_t *sbus_buf)
{
 8010470:	b480      	push	{r7}
 8010472:	b083      	sub	sp, #12
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
 8010478:	6039      	str	r1, [r7, #0]
	
    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	b21a      	sxth	r2, r3
 8010480:	683b      	ldr	r3, [r7, #0]
 8010482:	3301      	adds	r3, #1
 8010484:	781b      	ldrb	r3, [r3, #0]
 8010486:	021b      	lsls	r3, r3, #8
 8010488:	b21b      	sxth	r3, r3
 801048a:	4313      	orrs	r3, r2
 801048c:	b21b      	sxth	r3, r3
 801048e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010492:	b21a      	sxth	r2, r3
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	801a      	strh	r2, [r3, #0]
		if(rc_ctrl->rc.ch[0] > 1024 + 660 || rc_ctrl->rc.ch[0] < 1024 - 660){
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801049e:	f240 6294 	movw	r2, #1684	; 0x694
 80104a2:	4293      	cmp	r3, r2
 80104a4:	dc05      	bgt.n	80104b2 <rc_callback_handler+0x42>
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80104ac:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80104b0:	da04      	bge.n	80104bc <rc_callback_handler+0x4c>
			rc_ctrl->rc.ch[0] = 1024;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80104b8:	801a      	strh	r2, [r3, #0]
			return;
 80104ba:	e0f2      	b.n	80106a2 <rc_callback_handler+0x232>
		}
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1	
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	3301      	adds	r3, #1
 80104c0:	781b      	ldrb	r3, [r3, #0]
 80104c2:	08db      	lsrs	r3, r3, #3
 80104c4:	b2db      	uxtb	r3, r3
 80104c6:	b21a      	sxth	r2, r3
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	3302      	adds	r3, #2
 80104cc:	781b      	ldrb	r3, [r3, #0]
 80104ce:	015b      	lsls	r3, r3, #5
 80104d0:	b21b      	sxth	r3, r3
 80104d2:	4313      	orrs	r3, r2
 80104d4:	b21b      	sxth	r3, r3
 80104d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80104da:	b21a      	sxth	r2, r3
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	805a      	strh	r2, [r3, #2]
		if(rc_ctrl->rc.ch[1] > 1024 + 660 || rc_ctrl->rc.ch[1] < 1024 - 660){
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80104e6:	f240 6294 	movw	r2, #1684	; 0x694
 80104ea:	4293      	cmp	r3, r2
 80104ec:	dc05      	bgt.n	80104fa <rc_callback_handler+0x8a>
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80104f4:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80104f8:	da04      	bge.n	8010504 <rc_callback_handler+0x94>
			rc_ctrl->rc.ch[1] = 1024;
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010500:	805a      	strh	r2, [r3, #2]
			return;
 8010502:	e0ce      	b.n	80106a2 <rc_callback_handler+0x232>
		}
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8010504:	683b      	ldr	r3, [r7, #0]
 8010506:	3302      	adds	r3, #2
 8010508:	781b      	ldrb	r3, [r3, #0]
 801050a:	099b      	lsrs	r3, r3, #6
 801050c:	b2db      	uxtb	r3, r3
 801050e:	b21a      	sxth	r2, r3
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	3303      	adds	r3, #3
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	009b      	lsls	r3, r3, #2
 8010518:	b21b      	sxth	r3, r3
 801051a:	4313      	orrs	r3, r2
 801051c:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	3304      	adds	r3, #4
 8010522:	781b      	ldrb	r3, [r3, #0]
 8010524:	029b      	lsls	r3, r3, #10
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8010526:	b21b      	sxth	r3, r3
 8010528:	4313      	orrs	r3, r2
 801052a:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 801052c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010530:	b21a      	sxth	r2, r3
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	809a      	strh	r2, [r3, #4]
		if(rc_ctrl->rc.ch[2] > 1024 + 660 || rc_ctrl->rc.ch[2] < 1024 - 660){
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801053c:	f240 6294 	movw	r2, #1684	; 0x694
 8010540:	4293      	cmp	r3, r2
 8010542:	dc05      	bgt.n	8010550 <rc_callback_handler+0xe0>
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801054a:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 801054e:	da04      	bge.n	801055a <rc_callback_handler+0xea>
			rc_ctrl->rc.ch[2] = 1024;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010556:	809a      	strh	r2, [r3, #4]
			return;
 8010558:	e0a3      	b.n	80106a2 <rc_callback_handler+0x232>
		}
		rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	3304      	adds	r3, #4
 801055e:	781b      	ldrb	r3, [r3, #0]
 8010560:	085b      	lsrs	r3, r3, #1
 8010562:	b2db      	uxtb	r3, r3
 8010564:	b21a      	sxth	r2, r3
 8010566:	683b      	ldr	r3, [r7, #0]
 8010568:	3305      	adds	r3, #5
 801056a:	781b      	ldrb	r3, [r3, #0]
 801056c:	01db      	lsls	r3, r3, #7
 801056e:	b21b      	sxth	r3, r3
 8010570:	4313      	orrs	r3, r2
 8010572:	b21b      	sxth	r3, r3
 8010574:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010578:	b21a      	sxth	r2, r3
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	3305      	adds	r3, #5
 8010582:	781b      	ldrb	r3, [r3, #0]
 8010584:	091b      	lsrs	r3, r3, #4
 8010586:	b2db      	uxtb	r3, r3
 8010588:	f003 0303 	and.w	r3, r3, #3
 801058c:	b2da      	uxtb	r2, r3
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	3305      	adds	r3, #5
 8010596:	781b      	ldrb	r3, [r3, #0]
 8010598:	091b      	lsrs	r3, r3, #4
 801059a:	b2db      	uxtb	r3, r3
 801059c:	109b      	asrs	r3, r3, #2
 801059e:	b2db      	uxtb	r3, r3
 80105a0:	f003 0303 	and.w	r3, r3, #3
 80105a4:	b2da      	uxtb	r2, r3
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	3306      	adds	r3, #6
 80105ae:	781b      	ldrb	r3, [r3, #0]
 80105b0:	b21a      	sxth	r2, r3
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	3307      	adds	r3, #7
 80105b6:	781b      	ldrb	r3, [r3, #0]
 80105b8:	021b      	lsls	r3, r3, #8
 80105ba:	b21b      	sxth	r3, r3
 80105bc:	4313      	orrs	r3, r2
 80105be:	b21a      	sxth	r2, r3
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	3308      	adds	r3, #8
 80105c8:	781b      	ldrb	r3, [r3, #0]
 80105ca:	b21a      	sxth	r2, r3
 80105cc:	683b      	ldr	r3, [r7, #0]
 80105ce:	3309      	adds	r3, #9
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	021b      	lsls	r3, r3, #8
 80105d4:	b21b      	sxth	r3, r3
 80105d6:	4313      	orrs	r3, r2
 80105d8:	b21a      	sxth	r2, r3
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	330a      	adds	r3, #10
 80105e2:	781b      	ldrb	r3, [r3, #0]
 80105e4:	b21a      	sxth	r2, r3
 80105e6:	683b      	ldr	r3, [r7, #0]
 80105e8:	330b      	adds	r3, #11
 80105ea:	781b      	ldrb	r3, [r3, #0]
 80105ec:	021b      	lsls	r3, r3, #8
 80105ee:	b21b      	sxth	r3, r3
 80105f0:	4313      	orrs	r3, r2
 80105f2:	b21a      	sxth	r2, r3
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Press ?
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	7b1a      	ldrb	r2, [r3, #12]
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Press ?
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	7b5a      	ldrb	r2, [r3, #13]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	330e      	adds	r3, #14
 801060c:	781b      	ldrb	r3, [r3, #0]
 801060e:	b21a      	sxth	r2, r3
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	330f      	adds	r3, #15
 8010614:	781b      	ldrb	r3, [r3, #0]
 8010616:	021b      	lsls	r3, r3, #8
 8010618:	b21b      	sxth	r3, r3
 801061a:	4313      	orrs	r3, r2
 801061c:	b21b      	sxth	r3, r3
 801061e:	b29a      	uxth	r2, r3
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	3310      	adds	r3, #16
 8010628:	781b      	ldrb	r3, [r3, #0]
 801062a:	b21a      	sxth	r2, r3
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	3311      	adds	r3, #17
 8010630:	781b      	ldrb	r3, [r3, #0]
 8010632:	021b      	lsls	r3, r3, #8
 8010634:	b21b      	sxth	r3, r3
 8010636:	4313      	orrs	r3, r2
 8010638:	b21a      	sxth	r2, r3
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010644:	b29b      	uxth	r3, r3
 8010646:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801064a:	b29b      	uxth	r3, r3
 801064c:	b21a      	sxth	r2, r3
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8010658:	b29b      	uxth	r3, r3
 801065a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801065e:	b29b      	uxth	r3, r3
 8010660:	b21a      	sxth	r2, r3
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801066c:	b29b      	uxth	r3, r3
 801066e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010672:	b29b      	uxth	r3, r3
 8010674:	b21a      	sxth	r2, r3
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8010680:	b29b      	uxth	r3, r3
 8010682:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010686:	b29b      	uxth	r3, r3
 8010688:	b21a      	sxth	r2, r3
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010694:	b29b      	uxth	r3, r3
 8010696:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801069a:	b29b      	uxth	r3, r3
 801069c:	b21a      	sxth	r2, r3
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	811a      	strh	r2, [r3, #8]
}
 80106a2:	370c      	adds	r7, #12
 80106a4:	46bd      	mov	sp, r7
 80106a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106aa:	4770      	bx	lr

080106ac <refree_buffer_handler>:
  * @brief       handle received rc data
  * @param[out]  rc:   structure to save handled rc data
  * @param[in]   buff: the buff which saved raw rc data
  * @retval 
  */
void refree_buffer_handler(uint8_t *buf, uint16_t len){
 80106ac:	b5b0      	push	{r4, r5, r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
 80106b4:	460b      	mov	r3, r1
 80106b6:	807b      	strh	r3, [r7, #2]
	
	for(uint8_t i = 0; i <= len - 5; ++i){
 80106b8:	2300      	movs	r3, #0
 80106ba:	73fb      	strb	r3, [r7, #15]
 80106bc:	e15c      	b.n	8010978 <refree_buffer_handler+0x2cc>
		
		// Find the header
		if(buf[i] == 0xA5){
 80106be:	7bfb      	ldrb	r3, [r7, #15]
 80106c0:	687a      	ldr	r2, [r7, #4]
 80106c2:	4413      	add	r3, r2
 80106c4:	781b      	ldrb	r3, [r3, #0]
 80106c6:	2ba5      	cmp	r3, #165	; 0xa5
 80106c8:	f040 8153 	bne.w	8010972 <refree_buffer_handler+0x2c6>
			// Not correct header
			if(!verify_CRC8_check_sum(buf + i, 5)){
 80106cc:	7bfb      	ldrb	r3, [r7, #15]
 80106ce:	687a      	ldr	r2, [r7, #4]
 80106d0:	4413      	add	r3, r2
 80106d2:	2105      	movs	r1, #5
 80106d4:	4618      	mov	r0, r3
 80106d6:	f7fc fa9b 	bl	800cc10 <verify_CRC8_check_sum>
 80106da:	4603      	mov	r3, r0
 80106dc:	2b00      	cmp	r3, #0
 80106de:	f000 813f 	beq.w	8010960 <refree_buffer_handler+0x2b4>
				continue;
			}
			
			// Get length
			uint16_t data_length = (uint16_t)buf[i + 2] << 8 | buf[i + 1];
 80106e2:	7bfb      	ldrb	r3, [r7, #15]
 80106e4:	3302      	adds	r3, #2
 80106e6:	687a      	ldr	r2, [r7, #4]
 80106e8:	4413      	add	r3, r2
 80106ea:	781b      	ldrb	r3, [r3, #0]
 80106ec:	021b      	lsls	r3, r3, #8
 80106ee:	b21a      	sxth	r2, r3
 80106f0:	7bfb      	ldrb	r3, [r7, #15]
 80106f2:	3301      	adds	r3, #1
 80106f4:	6879      	ldr	r1, [r7, #4]
 80106f6:	440b      	add	r3, r1
 80106f8:	781b      	ldrb	r3, [r3, #0]
 80106fa:	b21b      	sxth	r3, r3
 80106fc:	4313      	orrs	r3, r2
 80106fe:	b21b      	sxth	r3, r3
 8010700:	81bb      	strh	r3, [r7, #12]
			
			// Ensure all data is in buffer
			if(i + data_length > len){
 8010702:	7bfa      	ldrb	r2, [r7, #15]
 8010704:	89bb      	ldrh	r3, [r7, #12]
 8010706:	441a      	add	r2, r3
 8010708:	887b      	ldrh	r3, [r7, #2]
 801070a:	429a      	cmp	r2, r3
 801070c:	f300 812a 	bgt.w	8010964 <refree_buffer_handler+0x2b8>
				continue;
			}
			
			// Verify CRC16 of whole package
			if(!verify_CRC16_check_sum(buf + i, 9 + data_length)){
 8010710:	7bfb      	ldrb	r3, [r7, #15]
 8010712:	687a      	ldr	r2, [r7, #4]
 8010714:	441a      	add	r2, r3
 8010716:	89bb      	ldrh	r3, [r7, #12]
 8010718:	3309      	adds	r3, #9
 801071a:	4619      	mov	r1, r3
 801071c:	4610      	mov	r0, r2
 801071e:	f7fc facb 	bl	800ccb8 <verify_CRC16_check_sum>
 8010722:	4603      	mov	r3, r0
 8010724:	2b00      	cmp	r3, #0
 8010726:	f000 811f 	beq.w	8010968 <refree_buffer_handler+0x2bc>
				continue;
			}
			
			// Get CMD_ID
			uint16_t cmd_id;
			memcpy((void*)&cmd_id, buf + i + 5, sizeof(uint16_t));
 801072a:	7bfb      	ldrb	r3, [r7, #15]
 801072c:	3305      	adds	r3, #5
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	4413      	add	r3, r2
 8010732:	881b      	ldrh	r3, [r3, #0]
 8010734:	b29b      	uxth	r3, r3
 8010736:	817b      	strh	r3, [r7, #10]
			
			switch(cmd_id){
 8010738:	897b      	ldrh	r3, [r7, #10]
 801073a:	f240 3201 	movw	r2, #769	; 0x301
 801073e:	4293      	cmp	r3, r2
 8010740:	f000 8104 	beq.w	801094c <refree_buffer_handler+0x2a0>
 8010744:	f240 3201 	movw	r2, #769	; 0x301
 8010748:	4293      	cmp	r3, r2
 801074a:	f300 810f 	bgt.w	801096c <refree_buffer_handler+0x2c0>
 801074e:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8010752:	f300 810b 	bgt.w	801096c <refree_buffer_handler+0x2c0>
 8010756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801075a:	dc10      	bgt.n	801077e <refree_buffer_handler+0xd2>
 801075c:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 8010760:	f280 8104 	bge.w	801096c <refree_buffer_handler+0x2c0>
 8010764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010768:	dc22      	bgt.n	80107b0 <refree_buffer_handler+0x104>
 801076a:	2b03      	cmp	r3, #3
 801076c:	d048      	beq.n	8010800 <refree_buffer_handler+0x154>
 801076e:	2b03      	cmp	r3, #3
 8010770:	f300 80fc 	bgt.w	801096c <refree_buffer_handler+0x2c0>
 8010774:	2b01      	cmp	r3, #1
 8010776:	d02d      	beq.n	80107d4 <refree_buffer_handler+0x128>
 8010778:	2b02      	cmp	r3, #2
 801077a:	d039      	beq.n	80107f0 <refree_buffer_handler+0x144>
            memcpy(&student_interactive_data, buf + i + 7, sizeof(student_interactive_data));
        }
        break;
        default:
        {
            break;
 801077c:	e0f6      	b.n	801096c <refree_buffer_handler+0x2c0>
 801077e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8010782:	2b07      	cmp	r3, #7
 8010784:	f200 80f2 	bhi.w	801096c <refree_buffer_handler+0x2c0>
 8010788:	a201      	add	r2, pc, #4	; (adr r2, 8010790 <refree_buffer_handler+0xe4>)
 801078a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801078e:	bf00      	nop
 8010790:	08010873 	.word	0x08010873
 8010794:	0801089f 	.word	0x0801089f
 8010798:	080108bb 	.word	0x080108bb
 801079c:	080108d7 	.word	0x080108d7
 80107a0:	080108e7 	.word	0x080108e7
 80107a4:	080108f7 	.word	0x080108f7
 80107a8:	08010921 	.word	0x08010921
 80107ac:	08010939 	.word	0x08010939
 80107b0:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 80107b4:	2b04      	cmp	r3, #4
 80107b6:	f200 80d9 	bhi.w	801096c <refree_buffer_handler+0x2c0>
 80107ba:	a201      	add	r2, pc, #4	; (adr r2, 80107c0 <refree_buffer_handler+0x114>)
 80107bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107c0:	0801082d 	.word	0x0801082d
 80107c4:	0801083f 	.word	0x0801083f
 80107c8:	0801096d 	.word	0x0801096d
 80107cc:	08010851 	.word	0x08010851
 80107d0:	08010863 	.word	0x08010863
            memcpy(&game_status, buf + i + 7, sizeof(game_status));
 80107d4:	7bfb      	ldrb	r3, [r7, #15]
 80107d6:	3307      	adds	r3, #7
 80107d8:	687a      	ldr	r2, [r7, #4]
 80107da:	441a      	add	r2, r3
 80107dc:	4b6c      	ldr	r3, [pc, #432]	; (8010990 <refree_buffer_handler+0x2e4>)
 80107de:	6810      	ldr	r0, [r2, #0]
 80107e0:	6851      	ldr	r1, [r2, #4]
 80107e2:	6018      	str	r0, [r3, #0]
 80107e4:	6059      	str	r1, [r3, #4]
 80107e6:	8911      	ldrh	r1, [r2, #8]
 80107e8:	7a92      	ldrb	r2, [r2, #10]
 80107ea:	8119      	strh	r1, [r3, #8]
 80107ec:	729a      	strb	r2, [r3, #10]
        break;
 80107ee:	e0c0      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&game_result, buf + i + 7, sizeof(game_result));
 80107f0:	7bfb      	ldrb	r3, [r7, #15]
 80107f2:	3307      	adds	r3, #7
 80107f4:	687a      	ldr	r2, [r7, #4]
 80107f6:	4413      	add	r3, r2
 80107f8:	781a      	ldrb	r2, [r3, #0]
 80107fa:	4b66      	ldr	r3, [pc, #408]	; (8010994 <refree_buffer_handler+0x2e8>)
 80107fc:	701a      	strb	r2, [r3, #0]
        break;
 80107fe:	e0b8      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&game_robot_HP, buf + i + 7, sizeof(game_robot_HP));
 8010800:	7bfb      	ldrb	r3, [r7, #15]
 8010802:	3307      	adds	r3, #7
 8010804:	687a      	ldr	r2, [r7, #4]
 8010806:	441a      	add	r2, r3
 8010808:	4b63      	ldr	r3, [pc, #396]	; (8010998 <refree_buffer_handler+0x2ec>)
 801080a:	6815      	ldr	r5, [r2, #0]
 801080c:	6854      	ldr	r4, [r2, #4]
 801080e:	6890      	ldr	r0, [r2, #8]
 8010810:	68d1      	ldr	r1, [r2, #12]
 8010812:	601d      	str	r5, [r3, #0]
 8010814:	605c      	str	r4, [r3, #4]
 8010816:	6098      	str	r0, [r3, #8]
 8010818:	60d9      	str	r1, [r3, #12]
 801081a:	6915      	ldr	r5, [r2, #16]
 801081c:	6954      	ldr	r4, [r2, #20]
 801081e:	6990      	ldr	r0, [r2, #24]
 8010820:	69d1      	ldr	r1, [r2, #28]
 8010822:	611d      	str	r5, [r3, #16]
 8010824:	615c      	str	r4, [r3, #20]
 8010826:	6198      	str	r0, [r3, #24]
 8010828:	61d9      	str	r1, [r3, #28]
        break;
 801082a:	e0a2      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&field_event, buf + i + 7, sizeof(field_event));
 801082c:	7bfb      	ldrb	r3, [r7, #15]
 801082e:	3307      	adds	r3, #7
 8010830:	687a      	ldr	r2, [r7, #4]
 8010832:	4413      	add	r3, r2
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	461a      	mov	r2, r3
 8010838:	4b58      	ldr	r3, [pc, #352]	; (801099c <refree_buffer_handler+0x2f0>)
 801083a:	601a      	str	r2, [r3, #0]
        break;
 801083c:	e099      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&supply_projectile_action, buf + i + 7, sizeof(supply_projectile_action));
 801083e:	7bfb      	ldrb	r3, [r7, #15]
 8010840:	3307      	adds	r3, #7
 8010842:	687a      	ldr	r2, [r7, #4]
 8010844:	4413      	add	r3, r2
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	461a      	mov	r2, r3
 801084a:	4b55      	ldr	r3, [pc, #340]	; (80109a0 <refree_buffer_handler+0x2f4>)
 801084c:	601a      	str	r2, [r3, #0]
        break;
 801084e:	e090      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&referee_warning, buf + i + 7, sizeof(referee_warning));
 8010850:	7bfb      	ldrb	r3, [r7, #15]
 8010852:	3307      	adds	r3, #7
 8010854:	687a      	ldr	r2, [r7, #4]
 8010856:	4413      	add	r3, r2
 8010858:	881b      	ldrh	r3, [r3, #0]
 801085a:	b29b      	uxth	r3, r3
 801085c:	4a51      	ldr	r2, [pc, #324]	; (80109a4 <refree_buffer_handler+0x2f8>)
 801085e:	8013      	strh	r3, [r2, #0]
        break;
 8010860:	e087      	b.n	8010972 <refree_buffer_handler+0x2c6>
						memcpy(&dart_remaining_time, buf + i + 7, sizeof(dart_remaining_time));
 8010862:	7bfb      	ldrb	r3, [r7, #15]
 8010864:	3307      	adds	r3, #7
 8010866:	687a      	ldr	r2, [r7, #4]
 8010868:	4413      	add	r3, r2
 801086a:	781a      	ldrb	r2, [r3, #0]
 801086c:	4b4e      	ldr	r3, [pc, #312]	; (80109a8 <refree_buffer_handler+0x2fc>)
 801086e:	701a      	strb	r2, [r3, #0]
				break;
 8010870:	e07f      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&robot_state, buf + i + 7, sizeof(robot_state));
 8010872:	7bfb      	ldrb	r3, [r7, #15]
 8010874:	3307      	adds	r3, #7
 8010876:	687a      	ldr	r2, [r7, #4]
 8010878:	441a      	add	r2, r3
 801087a:	4b4c      	ldr	r3, [pc, #304]	; (80109ac <refree_buffer_handler+0x300>)
 801087c:	6810      	ldr	r0, [r2, #0]
 801087e:	6851      	ldr	r1, [r2, #4]
 8010880:	6895      	ldr	r5, [r2, #8]
 8010882:	68d4      	ldr	r4, [r2, #12]
 8010884:	6018      	str	r0, [r3, #0]
 8010886:	6059      	str	r1, [r3, #4]
 8010888:	609d      	str	r5, [r3, #8]
 801088a:	60dc      	str	r4, [r3, #12]
 801088c:	6910      	ldr	r0, [r2, #16]
 801088e:	6951      	ldr	r1, [r2, #20]
 8010890:	6118      	str	r0, [r3, #16]
 8010892:	6159      	str	r1, [r3, #20]
 8010894:	8b11      	ldrh	r1, [r2, #24]
 8010896:	7e92      	ldrb	r2, [r2, #26]
 8010898:	8319      	strh	r1, [r3, #24]
 801089a:	769a      	strb	r2, [r3, #26]
        break;
 801089c:	e069      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&power_heat_data, buf + i + 7, sizeof(power_heat_data));
 801089e:	7bfb      	ldrb	r3, [r7, #15]
 80108a0:	3307      	adds	r3, #7
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	441a      	add	r2, r3
 80108a6:	4b42      	ldr	r3, [pc, #264]	; (80109b0 <refree_buffer_handler+0x304>)
 80108a8:	6814      	ldr	r4, [r2, #0]
 80108aa:	6850      	ldr	r0, [r2, #4]
 80108ac:	6891      	ldr	r1, [r2, #8]
 80108ae:	68d2      	ldr	r2, [r2, #12]
 80108b0:	601c      	str	r4, [r3, #0]
 80108b2:	6058      	str	r0, [r3, #4]
 80108b4:	6099      	str	r1, [r3, #8]
 80108b6:	60da      	str	r2, [r3, #12]
        break;
 80108b8:	e05b      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&game_robot_pos, buf + i + 7, sizeof(game_robot_pos));
 80108ba:	7bfb      	ldrb	r3, [r7, #15]
 80108bc:	3307      	adds	r3, #7
 80108be:	687a      	ldr	r2, [r7, #4]
 80108c0:	441a      	add	r2, r3
 80108c2:	4b3c      	ldr	r3, [pc, #240]	; (80109b4 <refree_buffer_handler+0x308>)
 80108c4:	6814      	ldr	r4, [r2, #0]
 80108c6:	6850      	ldr	r0, [r2, #4]
 80108c8:	6891      	ldr	r1, [r2, #8]
 80108ca:	68d2      	ldr	r2, [r2, #12]
 80108cc:	601c      	str	r4, [r3, #0]
 80108ce:	6058      	str	r0, [r3, #4]
 80108d0:	6099      	str	r1, [r3, #8]
 80108d2:	60da      	str	r2, [r3, #12]
        break;
 80108d4:	e04d      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&robot_buff, buf + i + 7, sizeof(robot_buff));
 80108d6:	7bfb      	ldrb	r3, [r7, #15]
 80108d8:	3307      	adds	r3, #7
 80108da:	687a      	ldr	r2, [r7, #4]
 80108dc:	4413      	add	r3, r2
 80108de:	781a      	ldrb	r2, [r3, #0]
 80108e0:	4b35      	ldr	r3, [pc, #212]	; (80109b8 <refree_buffer_handler+0x30c>)
 80108e2:	701a      	strb	r2, [r3, #0]
        break;
 80108e4:	e045      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&robot_energy, buf + i + 7, sizeof(robot_energy));
 80108e6:	7bfb      	ldrb	r3, [r7, #15]
 80108e8:	3307      	adds	r3, #7
 80108ea:	687a      	ldr	r2, [r7, #4]
 80108ec:	4413      	add	r3, r2
 80108ee:	781a      	ldrb	r2, [r3, #0]
 80108f0:	4b32      	ldr	r3, [pc, #200]	; (80109bc <refree_buffer_handler+0x310>)
 80108f2:	701a      	strb	r2, [r3, #0]
        break;
 80108f4:	e03d      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&robot_hurt, buf + i + 7, sizeof(robot_hurt));
 80108f6:	7bfb      	ldrb	r3, [r7, #15]
 80108f8:	3307      	adds	r3, #7
 80108fa:	687a      	ldr	r2, [r7, #4]
 80108fc:	4413      	add	r3, r2
 80108fe:	781a      	ldrb	r2, [r3, #0]
 8010900:	4b2f      	ldr	r3, [pc, #188]	; (80109c0 <refree_buffer_handler+0x314>)
 8010902:	701a      	strb	r2, [r3, #0]
						if(robot_hurt.hurt_type == 0){
 8010904:	4b2e      	ldr	r3, [pc, #184]	; (80109c0 <refree_buffer_handler+0x314>)
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	f023 030f 	bic.w	r3, r3, #15
 801090c:	b2db      	uxtb	r3, r3
 801090e:	2b00      	cmp	r3, #0
 8010910:	d12e      	bne.n	8010970 <refree_buffer_handler+0x2c4>
							hit_count++;
 8010912:	4b2c      	ldr	r3, [pc, #176]	; (80109c4 <refree_buffer_handler+0x318>)
 8010914:	881b      	ldrh	r3, [r3, #0]
 8010916:	3301      	adds	r3, #1
 8010918:	b29a      	uxth	r2, r3
 801091a:	4b2a      	ldr	r3, [pc, #168]	; (80109c4 <refree_buffer_handler+0x318>)
 801091c:	801a      	strh	r2, [r3, #0]
        break;
 801091e:	e027      	b.n	8010970 <refree_buffer_handler+0x2c4>
            memcpy(&shoot_data, buf + i + 7, sizeof(shoot_data));
 8010920:	7bfb      	ldrb	r3, [r7, #15]
 8010922:	3307      	adds	r3, #7
 8010924:	687a      	ldr	r2, [r7, #4]
 8010926:	441a      	add	r2, r3
 8010928:	4b27      	ldr	r3, [pc, #156]	; (80109c8 <refree_buffer_handler+0x31c>)
 801092a:	6811      	ldr	r1, [r2, #0]
 801092c:	6019      	str	r1, [r3, #0]
 801092e:	8891      	ldrh	r1, [r2, #4]
 8010930:	7992      	ldrb	r2, [r2, #6]
 8010932:	8099      	strh	r1, [r3, #4]
 8010934:	719a      	strb	r2, [r3, #6]
        break;
 8010936:	e01c      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&bullet_remaining, buf + i + 7, sizeof(bullet_remaining));
 8010938:	7bfb      	ldrb	r3, [r7, #15]
 801093a:	3307      	adds	r3, #7
 801093c:	687a      	ldr	r2, [r7, #4]
 801093e:	441a      	add	r2, r3
 8010940:	4b22      	ldr	r3, [pc, #136]	; (80109cc <refree_buffer_handler+0x320>)
 8010942:	6811      	ldr	r1, [r2, #0]
 8010944:	6019      	str	r1, [r3, #0]
 8010946:	8892      	ldrh	r2, [r2, #4]
 8010948:	809a      	strh	r2, [r3, #4]
        break;
 801094a:	e012      	b.n	8010972 <refree_buffer_handler+0x2c6>
            memcpy(&student_interactive_data, buf + i + 7, sizeof(student_interactive_data));
 801094c:	7bfb      	ldrb	r3, [r7, #15]
 801094e:	3307      	adds	r3, #7
 8010950:	687a      	ldr	r2, [r7, #4]
 8010952:	441a      	add	r2, r3
 8010954:	4b1e      	ldr	r3, [pc, #120]	; (80109d0 <refree_buffer_handler+0x324>)
 8010956:	6811      	ldr	r1, [r2, #0]
 8010958:	6019      	str	r1, [r3, #0]
 801095a:	8892      	ldrh	r2, [r2, #4]
 801095c:	809a      	strh	r2, [r3, #4]
        break;
 801095e:	e008      	b.n	8010972 <refree_buffer_handler+0x2c6>
				continue;
 8010960:	bf00      	nop
 8010962:	e006      	b.n	8010972 <refree_buffer_handler+0x2c6>
				continue;
 8010964:	bf00      	nop
 8010966:	e004      	b.n	8010972 <refree_buffer_handler+0x2c6>
				continue;
 8010968:	bf00      	nop
 801096a:	e002      	b.n	8010972 <refree_buffer_handler+0x2c6>
            break;
 801096c:	bf00      	nop
 801096e:	e000      	b.n	8010972 <refree_buffer_handler+0x2c6>
        break;
 8010970:	bf00      	nop
	for(uint8_t i = 0; i <= len - 5; ++i){
 8010972:	7bfb      	ldrb	r3, [r7, #15]
 8010974:	3301      	adds	r3, #1
 8010976:	73fb      	strb	r3, [r7, #15]
 8010978:	887b      	ldrh	r3, [r7, #2]
 801097a:	1f1a      	subs	r2, r3, #4
 801097c:	7bfb      	ldrb	r3, [r7, #15]
 801097e:	429a      	cmp	r2, r3
 8010980:	f73f ae9d 	bgt.w	80106be <refree_buffer_handler+0x12>
        }
			}
		}
	}
}
 8010984:	bf00      	nop
 8010986:	bf00      	nop
 8010988:	3710      	adds	r7, #16
 801098a:	46bd      	mov	sp, r7
 801098c:	bdb0      	pop	{r4, r5, r7, pc}
 801098e:	bf00      	nop
 8010990:	200056b0 	.word	0x200056b0
 8010994:	200057c0 	.word	0x200057c0
 8010998:	200057e8 	.word	0x200057e8
 801099c:	200056ac 	.word	0x200056ac
 80109a0:	2000569c 	.word	0x2000569c
 80109a4:	20005788 	.word	0x20005788
 80109a8:	200057bc 	.word	0x200057bc
 80109ac:	200057c4 	.word	0x200057c4
 80109b0:	2000568c 	.word	0x2000568c
 80109b4:	20005798 	.word	0x20005798
 80109b8:	20005794 	.word	0x20005794
 80109bc:	20005784 	.word	0x20005784
 80109c0:	200056a8 	.word	0x200056a8
 80109c4:	20004be8 	.word	0x20004be8
 80109c8:	200056a0 	.word	0x200056a0
 80109cc:	2000578c 	.word	0x2000578c
 80109d0:	200057e0 	.word	0x200057e0

080109d4 <uart_rx_idle_callback>:
  * @brief      clear idle it flag after uart receive a frame data
  * @param[in]  huart: uart IRQHandler id
  * @retval  
  */
static void uart_rx_idle_callback(UART_HandleTypeDef* huart)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b084      	sub	sp, #16
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]
	/* clear idle it flag avoid idle interrupt all the time */
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 80109dc:	2300      	movs	r3, #0
 80109de:	60fb      	str	r3, [r7, #12]
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	60fb      	str	r3, [r7, #12]
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	685b      	ldr	r3, [r3, #4]
 80109ee:	60fb      	str	r3, [r7, #12]
 80109f0:	68fb      	ldr	r3, [r7, #12]

	/* handle received data in idle interrupt */
	if (huart == &DBUS_HUART)
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	4a2b      	ldr	r2, [pc, #172]	; (8010aa4 <uart_rx_idle_callback+0xd0>)
 80109f6:	4293      	cmp	r3, r2
 80109f8:	d128      	bne.n	8010a4c <uart_rx_idle_callback+0x78>
	{
		/* clear DMA transfer complete flag */
		__HAL_DMA_DISABLE(huart->hdmarx);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	681a      	ldr	r2, [r3, #0]
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	f022 0201 	bic.w	r2, r2, #1
 8010a0c:	601a      	str	r2, [r3, #0]

		/* handle dbus data dbus_buf from DMA */
		if ((DBUS_MAX_LEN - dma_current_data_counter(huart->hdmarx->Instance)) == DBUS_BUFLEN)
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4618      	mov	r0, r3
 8010a16:	f7ff fd1e 	bl	8010456 <dma_current_data_counter>
 8010a1a:	4603      	mov	r3, r0
 8010a1c:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8010a20:	2b12      	cmp	r3, #18
 8010a22:	d103      	bne.n	8010a2c <uart_rx_idle_callback+0x58>
		{
			rc_callback_handler(&rc, dbus_buf);	
 8010a24:	4920      	ldr	r1, [pc, #128]	; (8010aa8 <uart_rx_idle_callback+0xd4>)
 8010a26:	4821      	ldr	r0, [pc, #132]	; (8010aac <uart_rx_idle_callback+0xd8>)
 8010a28:	f7ff fd22 	bl	8010470 <rc_callback_handler>
		}
		
		/* restart dma transmission */
		__HAL_DMA_SET_COUNTER(huart->hdmarx, DBUS_MAX_LEN);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	2232      	movs	r2, #50	; 0x32
 8010a34:	605a      	str	r2, [r3, #4]
		__HAL_DMA_ENABLE(huart->hdmarx);
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	681a      	ldr	r2, [r3, #0]
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	f042 0201 	orr.w	r2, r2, #1
 8010a48:	601a      	str	r2, [r3, #0]
		__HAL_DMA_SET_COUNTER(huart->hdmarx, REFREE_MAX_LEN);
		// __HAL_DMA_ENABLE(huart->hdmarx);
		
		HAL_UART_Receive_DMA(huart, refree_buf, REFREE_MAX_LEN);//Restart DMA
	}
}
 8010a4a:	e026      	b.n	8010a9a <uart_rx_idle_callback+0xc6>
	else if (huart == &huart6)
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	4a18      	ldr	r2, [pc, #96]	; (8010ab0 <uart_rx_idle_callback+0xdc>)
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d122      	bne.n	8010a9a <uart_rx_idle_callback+0xc6>
		temp = huart1.Instance->SR;
 8010a54:	4b13      	ldr	r3, [pc, #76]	; (8010aa4 <uart_rx_idle_callback+0xd0>)
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	60bb      	str	r3, [r7, #8]
		temp = huart1.Instance->DR;
 8010a5c:	4b11      	ldr	r3, [pc, #68]	; (8010aa4 <uart_rx_idle_callback+0xd0>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	685b      	ldr	r3, [r3, #4]
 8010a62:	60bb      	str	r3, [r7, #8]
		HAL_UART_DMAStop(huart);
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f7f5 fbf8 	bl	800625a <HAL_UART_DMAStop>
		refree_buffer_handler(refree_buf, REFREE_MAX_LEN - dma_current_data_counter(huart->hdmarx->Instance));	
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7ff fcf0 	bl	8010456 <dma_current_data_counter>
 8010a76:	4603      	mov	r3, r0
 8010a78:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8010a7c:	b29b      	uxth	r3, r3
 8010a7e:	4619      	mov	r1, r3
 8010a80:	480c      	ldr	r0, [pc, #48]	; (8010ab4 <uart_rx_idle_callback+0xe0>)
 8010a82:	f7ff fe13 	bl	80106ac <refree_buffer_handler>
		__HAL_DMA_SET_COUNTER(huart->hdmarx, REFREE_MAX_LEN);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	22c8      	movs	r2, #200	; 0xc8
 8010a8e:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, refree_buf, REFREE_MAX_LEN);//Restart DMA
 8010a90:	22c8      	movs	r2, #200	; 0xc8
 8010a92:	4908      	ldr	r1, [pc, #32]	; (8010ab4 <uart_rx_idle_callback+0xe0>)
 8010a94:	6878      	ldr	r0, [r7, #4]
 8010a96:	f7f5 fbb0 	bl	80061fa <HAL_UART_Receive_DMA>
}
 8010a9a:	bf00      	nop
 8010a9c:	3710      	adds	r7, #16
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bd80      	pop	{r7, pc}
 8010aa2:	bf00      	nop
 8010aa4:	20005c3c 	.word	0x20005c3c
 8010aa8:	200057a8 	.word	0x200057a8
 8010aac:	20005674 	.word	0x20005674
 8010ab0:	20005c80 	.word	0x20005c80
 8010ab4:	200056bc 	.word	0x200056bc

08010ab8 <uart_receive_handler>:
  * @brief      callback this function when uart interrupt 
  * @param[in]  huart: uart IRQHandler id
  * @retval  
  */
void uart_receive_handler(UART_HandleTypeDef *huart)
{  
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b082      	sub	sp, #8
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && 
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f003 0310 	and.w	r3, r3, #16
 8010aca:	2b10      	cmp	r3, #16
 8010acc:	d109      	bne.n	8010ae2 <uart_receive_handler+0x2a>
			__HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE))
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	68db      	ldr	r3, [r3, #12]
 8010ad4:	f003 0310 	and.w	r3, r3, #16
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && 
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d002      	beq.n	8010ae2 <uart_receive_handler+0x2a>
	{
		uart_rx_idle_callback(huart);
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7ff ff79 	bl	80109d4 <uart_rx_idle_callback>
	}
}
 8010ae2:	bf00      	nop
 8010ae4:	3708      	adds	r7, #8
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}
	...

08010aec <dbus_uart_init>:
  * @brief   initialize dbus uart device 
  * @param   
  * @retval  
  */
void dbus_uart_init(void)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b082      	sub	sp, #8
 8010af0:	af00      	add	r7, sp, #0
	/* open uart idle it */
	__HAL_UART_CLEAR_IDLEFLAG(&DBUS_HUART);
 8010af2:	2300      	movs	r3, #0
 8010af4:	607b      	str	r3, [r7, #4]
 8010af6:	4b0d      	ldr	r3, [pc, #52]	; (8010b2c <dbus_uart_init+0x40>)
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	607b      	str	r3, [r7, #4]
 8010afe:	4b0b      	ldr	r3, [pc, #44]	; (8010b2c <dbus_uart_init+0x40>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	685b      	ldr	r3, [r3, #4]
 8010b04:	607b      	str	r3, [r7, #4]
 8010b06:	687b      	ldr	r3, [r7, #4]
	__HAL_UART_ENABLE_IT(&DBUS_HUART, UART_IT_IDLE);
 8010b08:	4b08      	ldr	r3, [pc, #32]	; (8010b2c <dbus_uart_init+0x40>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	68da      	ldr	r2, [r3, #12]
 8010b0e:	4b07      	ldr	r3, [pc, #28]	; (8010b2c <dbus_uart_init+0x40>)
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	f042 0210 	orr.w	r2, r2, #16
 8010b16:	60da      	str	r2, [r3, #12]

	uart_receive_dma_no_it(&DBUS_HUART, dbus_buf, DBUS_MAX_LEN);
 8010b18:	2232      	movs	r2, #50	; 0x32
 8010b1a:	4905      	ldr	r1, [pc, #20]	; (8010b30 <dbus_uart_init+0x44>)
 8010b1c:	4803      	ldr	r0, [pc, #12]	; (8010b2c <dbus_uart_init+0x40>)
 8010b1e:	f7ff fc5f 	bl	80103e0 <uart_receive_dma_no_it>
}
 8010b22:	bf00      	nop
 8010b24:	3708      	adds	r7, #8
 8010b26:	46bd      	mov	sp, r7
 8010b28:	bd80      	pop	{r7, pc}
 8010b2a:	bf00      	nop
 8010b2c:	20005c3c 	.word	0x20005c3c
 8010b30:	200057a8 	.word	0x200057a8

08010b34 <refree_uart_init>:

void refree_uart_init(void){
 8010b34:	b580      	push	{r7, lr}
 8010b36:	af00      	add	r7, sp, #0
	/* open uart idle it 
	__HAL_UART_CLEAR_IDLEFLAG(&REFREE_HUART);
	__HAL_UART_ENABLE_IT(&REFREE_HUART, UART_IT_IDLE);
	*/
	__HAL_UART_ENABLE_IT(&REFREE_HUART, UART_IT_IDLE);//??idle??
 8010b38:	4b07      	ldr	r3, [pc, #28]	; (8010b58 <refree_uart_init+0x24>)
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	68da      	ldr	r2, [r3, #12]
 8010b3e:	4b06      	ldr	r3, [pc, #24]	; (8010b58 <refree_uart_init+0x24>)
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	f042 0210 	orr.w	r2, r2, #16
 8010b46:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&REFREE_HUART, refree_buf, REFREE_MAX_LEN);//??DMA??,????rx_buffer????
 8010b48:	22c8      	movs	r2, #200	; 0xc8
 8010b4a:	4904      	ldr	r1, [pc, #16]	; (8010b5c <refree_uart_init+0x28>)
 8010b4c:	4802      	ldr	r0, [pc, #8]	; (8010b58 <refree_uart_init+0x24>)
 8010b4e:	f7f5 fb54 	bl	80061fa <HAL_UART_Receive_DMA>
	
	//uart_receive_dma_no_it(&REFREE_HUART, refree_buf, REFREE_MAX_LEN);	
}
 8010b52:	bf00      	nop
 8010b54:	bd80      	pop	{r7, pc}
 8010b56:	bf00      	nop
 8010b58:	20005c80 	.word	0x20005c80
 8010b5c:	200056bc 	.word	0x200056bc

08010b60 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8010b64:	4b17      	ldr	r3, [pc, #92]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b66:	4a18      	ldr	r2, [pc, #96]	; (8010bc8 <MX_CAN1_Init+0x68>)
 8010b68:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8010b6a:	4b16      	ldr	r3, [pc, #88]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b6c:	2203      	movs	r2, #3
 8010b6e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8010b70:	4b14      	ldr	r3, [pc, #80]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b72:	2200      	movs	r2, #0
 8010b74:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8010b76:	4b13      	ldr	r3, [pc, #76]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b78:	2200      	movs	r2, #0
 8010b7a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8010b7c:	4b11      	ldr	r3, [pc, #68]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b7e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8010b82:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 8010b84:	4b0f      	ldr	r3, [pc, #60]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b86:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8010b8a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8010b8c:	4b0d      	ldr	r3, [pc, #52]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b8e:	2200      	movs	r2, #0
 8010b90:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8010b92:	4b0c      	ldr	r3, [pc, #48]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b94:	2200      	movs	r2, #0
 8010b96:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8010b98:	4b0a      	ldr	r3, [pc, #40]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8010b9e:	4b09      	ldr	r3, [pc, #36]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8010ba4:	4b07      	ldr	r3, [pc, #28]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8010baa:	4b06      	ldr	r3, [pc, #24]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010bac:	2200      	movs	r2, #0
 8010bae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8010bb0:	4804      	ldr	r0, [pc, #16]	; (8010bc4 <MX_CAN1_Init+0x64>)
 8010bb2:	f7f0 fa25 	bl	8001000 <HAL_CAN_Init>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d001      	beq.n	8010bc0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8010bbc:	f000 fae6 	bl	801118c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8010bc0:	bf00      	nop
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	20005808 	.word	0x20005808
 8010bc8:	40006400 	.word	0x40006400

08010bcc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b08a      	sub	sp, #40	; 0x28
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010bd4:	f107 0314 	add.w	r3, r7, #20
 8010bd8:	2200      	movs	r2, #0
 8010bda:	601a      	str	r2, [r3, #0]
 8010bdc:	605a      	str	r2, [r3, #4]
 8010bde:	609a      	str	r2, [r3, #8]
 8010be0:	60da      	str	r2, [r3, #12]
 8010be2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	4a1d      	ldr	r2, [pc, #116]	; (8010c60 <HAL_CAN_MspInit+0x94>)
 8010bea:	4293      	cmp	r3, r2
 8010bec:	d133      	bne.n	8010c56 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8010bee:	2300      	movs	r3, #0
 8010bf0:	613b      	str	r3, [r7, #16]
 8010bf2:	4b1c      	ldr	r3, [pc, #112]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bf6:	4a1b      	ldr	r2, [pc, #108]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010bf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8010bfe:	4b19      	ldr	r3, [pc, #100]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010c06:	613b      	str	r3, [r7, #16]
 8010c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	60fb      	str	r3, [r7, #12]
 8010c0e:	4b15      	ldr	r3, [pc, #84]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c12:	4a14      	ldr	r2, [pc, #80]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010c14:	f043 0308 	orr.w	r3, r3, #8
 8010c18:	6313      	str	r3, [r2, #48]	; 0x30
 8010c1a:	4b12      	ldr	r3, [pc, #72]	; (8010c64 <HAL_CAN_MspInit+0x98>)
 8010c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c1e:	f003 0308 	and.w	r3, r3, #8
 8010c22:	60fb      	str	r3, [r7, #12]
 8010c24:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8010c26:	2303      	movs	r3, #3
 8010c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c2a:	2302      	movs	r3, #2
 8010c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010c32:	2303      	movs	r3, #3
 8010c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8010c36:	2309      	movs	r3, #9
 8010c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010c3a:	f107 0314 	add.w	r3, r7, #20
 8010c3e:	4619      	mov	r1, r3
 8010c40:	4809      	ldr	r0, [pc, #36]	; (8010c68 <HAL_CAN_MspInit+0x9c>)
 8010c42:	f7f1 fd3d 	bl	80026c0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8010c46:	2200      	movs	r2, #0
 8010c48:	2102      	movs	r1, #2
 8010c4a:	2014      	movs	r0, #20
 8010c4c:	f7f1 f8f2 	bl	8001e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8010c50:	2014      	movs	r0, #20
 8010c52:	f7f1 f90b 	bl	8001e6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8010c56:	bf00      	nop
 8010c58:	3728      	adds	r7, #40	; 0x28
 8010c5a:	46bd      	mov	sp, r7
 8010c5c:	bd80      	pop	{r7, pc}
 8010c5e:	bf00      	nop
 8010c60:	40006400 	.word	0x40006400
 8010c64:	40023800 	.word	0x40023800
 8010c68:	40020c00 	.word	0x40020c00

08010c6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b082      	sub	sp, #8
 8010c70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8010c72:	2300      	movs	r3, #0
 8010c74:	607b      	str	r3, [r7, #4]
 8010c76:	4b18      	ldr	r3, [pc, #96]	; (8010cd8 <MX_DMA_Init+0x6c>)
 8010c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c7a:	4a17      	ldr	r2, [pc, #92]	; (8010cd8 <MX_DMA_Init+0x6c>)
 8010c7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8010c80:	6313      	str	r3, [r2, #48]	; 0x30
 8010c82:	4b15      	ldr	r3, [pc, #84]	; (8010cd8 <MX_DMA_Init+0x6c>)
 8010c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010c8a:	607b      	str	r3, [r7, #4]
 8010c8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 2, 0);
 8010c8e:	2200      	movs	r2, #0
 8010c90:	2102      	movs	r1, #2
 8010c92:	2039      	movs	r0, #57	; 0x39
 8010c94:	f7f1 f8ce 	bl	8001e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8010c98:	2039      	movs	r0, #57	; 0x39
 8010c9a:	f7f1 f8e7 	bl	8001e6c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 8010c9e:	2200      	movs	r2, #0
 8010ca0:	2102      	movs	r1, #2
 8010ca2:	203b      	movs	r0, #59	; 0x3b
 8010ca4:	f7f1 f8c6 	bl	8001e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8010ca8:	203b      	movs	r0, #59	; 0x3b
 8010caa:	f7f1 f8df 	bl	8001e6c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 3, 0);
 8010cae:	2200      	movs	r2, #0
 8010cb0:	2103      	movs	r1, #3
 8010cb2:	203c      	movs	r0, #60	; 0x3c
 8010cb4:	f7f1 f8be 	bl	8001e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8010cb8:	203c      	movs	r0, #60	; 0x3c
 8010cba:	f7f1 f8d7 	bl	8001e6c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 2, 0);
 8010cbe:	2200      	movs	r2, #0
 8010cc0:	2102      	movs	r1, #2
 8010cc2:	2044      	movs	r0, #68	; 0x44
 8010cc4:	f7f1 f8b6 	bl	8001e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8010cc8:	2044      	movs	r0, #68	; 0x44
 8010cca:	f7f1 f8cf 	bl	8001e6c <HAL_NVIC_EnableIRQ>

}
 8010cce:	bf00      	nop
 8010cd0:	3708      	adds	r7, #8
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	40023800 	.word	0x40023800

08010cdc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8010cdc:	b480      	push	{r7}
 8010cde:	af00      	add	r7, sp, #0

}
 8010ce0:	bf00      	nop
 8010ce2:	46bd      	mov	sp, r7
 8010ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce8:	4770      	bx	lr

08010cea <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8010cea:	b580      	push	{r7, lr}
 8010cec:	af00      	add	r7, sp, #0
return xTaskGetTickCount();//0;
 8010cee:	f7fa f8bf 	bl	800ae70 <xTaskGetTickCount>
 8010cf2:	4603      	mov	r3, r0
}
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	bd80      	pop	{r7, pc}

08010cf8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8010cfc:	4a14      	ldr	r2, [pc, #80]	; (8010d50 <MX_FREERTOS_Init+0x58>)
 8010cfe:	2100      	movs	r1, #0
 8010d00:	4814      	ldr	r0, [pc, #80]	; (8010d54 <MX_FREERTOS_Init+0x5c>)
 8010d02:	f7f8 fe63 	bl	80099cc <osThreadNew>
 8010d06:	4603      	mov	r3, r0
 8010d08:	4a13      	ldr	r2, [pc, #76]	; (8010d58 <MX_FREERTOS_Init+0x60>)
 8010d0a:	6013      	str	r3, [r2, #0]

  /* creation of LED_Blink_Task */
  LED_Blink_TaskHandle = osThreadNew(LED_Task, NULL, &LED_Blink_Task_attributes);
 8010d0c:	4a13      	ldr	r2, [pc, #76]	; (8010d5c <MX_FREERTOS_Init+0x64>)
 8010d0e:	2100      	movs	r1, #0
 8010d10:	4813      	ldr	r0, [pc, #76]	; (8010d60 <MX_FREERTOS_Init+0x68>)
 8010d12:	f7f8 fe5b 	bl	80099cc <osThreadNew>
 8010d16:	4603      	mov	r3, r0
 8010d18:	4a12      	ldr	r2, [pc, #72]	; (8010d64 <MX_FREERTOS_Init+0x6c>)
 8010d1a:	6013      	str	r3, [r2, #0]

  /* creation of INS_Update_Task */
  INS_Update_TaskHandle = osThreadNew(INS_Task, NULL, &INS_Update_Task_attributes);
 8010d1c:	4a12      	ldr	r2, [pc, #72]	; (8010d68 <MX_FREERTOS_Init+0x70>)
 8010d1e:	2100      	movs	r1, #0
 8010d20:	4812      	ldr	r0, [pc, #72]	; (8010d6c <MX_FREERTOS_Init+0x74>)
 8010d22:	f7f8 fe53 	bl	80099cc <osThreadNew>
 8010d26:	4603      	mov	r3, r0
 8010d28:	4a11      	ldr	r2, [pc, #68]	; (8010d70 <MX_FREERTOS_Init+0x78>)
 8010d2a:	6013      	str	r3, [r2, #0]

  /* creation of Gimbal_Control */
  Gimbal_ControlHandle = osThreadNew(Gimbal_Task, NULL, &Gimbal_Control_attributes);
 8010d2c:	4a11      	ldr	r2, [pc, #68]	; (8010d74 <MX_FREERTOS_Init+0x7c>)
 8010d2e:	2100      	movs	r1, #0
 8010d30:	4811      	ldr	r0, [pc, #68]	; (8010d78 <MX_FREERTOS_Init+0x80>)
 8010d32:	f7f8 fe4b 	bl	80099cc <osThreadNew>
 8010d36:	4603      	mov	r3, r0
 8010d38:	4a10      	ldr	r2, [pc, #64]	; (8010d7c <MX_FREERTOS_Init+0x84>)
 8010d3a:	6013      	str	r3, [r2, #0]

  /* creation of LCD_Refresh */
  LCD_RefreshHandle = osThreadNew(LCD_Task, NULL, &LCD_Refresh_attributes);
 8010d3c:	4a10      	ldr	r2, [pc, #64]	; (8010d80 <MX_FREERTOS_Init+0x88>)
 8010d3e:	2100      	movs	r1, #0
 8010d40:	4810      	ldr	r0, [pc, #64]	; (8010d84 <MX_FREERTOS_Init+0x8c>)
 8010d42:	f7f8 fe43 	bl	80099cc <osThreadNew>
 8010d46:	4603      	mov	r3, r0
 8010d48:	4a0f      	ldr	r2, [pc, #60]	; (8010d88 <MX_FREERTOS_Init+0x90>)
 8010d4a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8010d4c:	bf00      	nop
 8010d4e:	bd80      	pop	{r7, pc}
 8010d50:	0801577c 	.word	0x0801577c
 8010d54:	08010d8d 	.word	0x08010d8d
 8010d58:	20005834 	.word	0x20005834
 8010d5c:	080157a0 	.word	0x080157a0
 8010d60:	08011021 	.word	0x08011021
 8010d64:	20005830 	.word	0x20005830
 8010d68:	080157c4 	.word	0x080157c4
 8010d6c:	0800f3b9 	.word	0x0800f3b9
 8010d70:	20005838 	.word	0x20005838
 8010d74:	080157e8 	.word	0x080157e8
 8010d78:	0800ea89 	.word	0x0800ea89
 8010d7c:	2000583c 	.word	0x2000583c
 8010d80:	0801580c 	.word	0x0801580c
 8010d84:	0800f399 	.word	0x0800f399
 8010d88:	20005840 	.word	0x20005840

08010d8c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8010d8c:	b590      	push	{r4, r7, lr}
 8010d8e:	b083      	sub	sp, #12
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8010d94:	f000 fe68 	bl	8011a68 <MX_USB_DEVICE_Init>
//    }
	
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8010d98:	2064      	movs	r0, #100	; 0x64
 8010d9a:	f7f8 fea9 	bl	8009af0 <osDelay>
		//int_status = mpu_read_byte(0x3A);
		//int_en = mpu_read_byte(0x38);

		vTaskGetRunTimeStats(buf);
 8010d9e:	4809      	ldr	r0, [pc, #36]	; (8010dc4 <StartDefaultTask+0x38>)
 8010da0:	f7fa fddc 	bl	800b95c <vTaskGetRunTimeStats>
		sprintf(buf + strlen(buf), "xTaskGetTickCount()=%d\n", xTaskGetTickCount());
 8010da4:	4807      	ldr	r0, [pc, #28]	; (8010dc4 <StartDefaultTask+0x38>)
 8010da6:	f7ef fa23 	bl	80001f0 <strlen>
 8010daa:	4603      	mov	r3, r0
 8010dac:	4a05      	ldr	r2, [pc, #20]	; (8010dc4 <StartDefaultTask+0x38>)
 8010dae:	189c      	adds	r4, r3, r2
 8010db0:	f7fa f85e 	bl	800ae70 <xTaskGetTickCount>
 8010db4:	4603      	mov	r3, r0
 8010db6:	461a      	mov	r2, r3
 8010db8:	4903      	ldr	r1, [pc, #12]	; (8010dc8 <StartDefaultTask+0x3c>)
 8010dba:	4620      	mov	r0, r4
 8010dbc:	f001 fbb0 	bl	8012520 <siprintf>
    osDelay(100);
 8010dc0:	e7ea      	b.n	8010d98 <StartDefaultTask+0xc>
 8010dc2:	bf00      	nop
 8010dc4:	200058a8 	.word	0x200058a8
 8010dc8:	08015414 	.word	0x08015414

08010dcc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8010dcc:	b580      	push	{r7, lr}
 8010dce:	b08e      	sub	sp, #56	; 0x38
 8010dd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	601a      	str	r2, [r3, #0]
 8010dda:	605a      	str	r2, [r3, #4]
 8010ddc:	609a      	str	r2, [r3, #8]
 8010dde:	60da      	str	r2, [r3, #12]
 8010de0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8010de2:	2300      	movs	r3, #0
 8010de4:	623b      	str	r3, [r7, #32]
 8010de6:	4b6c      	ldr	r3, [pc, #432]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010dea:	4a6b      	ldr	r2, [pc, #428]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010dec:	f043 0302 	orr.w	r3, r3, #2
 8010df0:	6313      	str	r3, [r2, #48]	; 0x30
 8010df2:	4b69      	ldr	r3, [pc, #420]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010df6:	f003 0302 	and.w	r3, r3, #2
 8010dfa:	623b      	str	r3, [r7, #32]
 8010dfc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8010dfe:	2300      	movs	r3, #0
 8010e00:	61fb      	str	r3, [r7, #28]
 8010e02:	4b65      	ldr	r3, [pc, #404]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e06:	4a64      	ldr	r2, [pc, #400]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8010e0e:	4b62      	ldr	r3, [pc, #392]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e16:	61fb      	str	r3, [r7, #28]
 8010e18:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	61bb      	str	r3, [r7, #24]
 8010e1e:	4b5e      	ldr	r3, [pc, #376]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e22:	4a5d      	ldr	r2, [pc, #372]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e24:	f043 0301 	orr.w	r3, r3, #1
 8010e28:	6313      	str	r3, [r2, #48]	; 0x30
 8010e2a:	4b5b      	ldr	r3, [pc, #364]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e2e:	f003 0301 	and.w	r3, r3, #1
 8010e32:	61bb      	str	r3, [r7, #24]
 8010e34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8010e36:	2300      	movs	r3, #0
 8010e38:	617b      	str	r3, [r7, #20]
 8010e3a:	4b57      	ldr	r3, [pc, #348]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e3e:	4a56      	ldr	r2, [pc, #344]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e40:	f043 0308 	orr.w	r3, r3, #8
 8010e44:	6313      	str	r3, [r2, #48]	; 0x30
 8010e46:	4b54      	ldr	r3, [pc, #336]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e4a:	f003 0308 	and.w	r3, r3, #8
 8010e4e:	617b      	str	r3, [r7, #20]
 8010e50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8010e52:	2300      	movs	r3, #0
 8010e54:	613b      	str	r3, [r7, #16]
 8010e56:	4b50      	ldr	r3, [pc, #320]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e5a:	4a4f      	ldr	r2, [pc, #316]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010e60:	6313      	str	r3, [r2, #48]	; 0x30
 8010e62:	4b4d      	ldr	r3, [pc, #308]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e6a:	613b      	str	r3, [r7, #16]
 8010e6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8010e6e:	2300      	movs	r3, #0
 8010e70:	60fb      	str	r3, [r7, #12]
 8010e72:	4b49      	ldr	r3, [pc, #292]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e76:	4a48      	ldr	r2, [pc, #288]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8010e7e:	4b46      	ldr	r3, [pc, #280]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010e86:	60fb      	str	r3, [r7, #12]
 8010e88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8010e8a:	2300      	movs	r3, #0
 8010e8c:	60bb      	str	r3, [r7, #8]
 8010e8e:	4b42      	ldr	r3, [pc, #264]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e92:	4a41      	ldr	r2, [pc, #260]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e94:	f043 0320 	orr.w	r3, r3, #32
 8010e98:	6313      	str	r3, [r2, #48]	; 0x30
 8010e9a:	4b3f      	ldr	r3, [pc, #252]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e9e:	f003 0320 	and.w	r3, r3, #32
 8010ea2:	60bb      	str	r3, [r7, #8]
 8010ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	607b      	str	r3, [r7, #4]
 8010eaa:	4b3b      	ldr	r3, [pc, #236]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eae:	4a3a      	ldr	r2, [pc, #232]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010eb0:	f043 0310 	orr.w	r3, r3, #16
 8010eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8010eb6:	4b38      	ldr	r3, [pc, #224]	; (8010f98 <MX_GPIO_Init+0x1cc>)
 8010eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eba:	f003 0310 	and.w	r3, r3, #16
 8010ebe:	607b      	str	r3, [r7, #4]
 8010ec0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_SCLK_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8010ec2:	2200      	movs	r2, #0
 8010ec4:	f240 2109 	movw	r1, #521	; 0x209
 8010ec8:	4834      	ldr	r0, [pc, #208]	; (8010f9c <MX_GPIO_Init+0x1d0>)
 8010eca:	f7f1 fda5 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_GREEN_Pin, GPIO_PIN_RESET);
 8010ece:	2200      	movs	r2, #0
 8010ed0:	f244 0140 	movw	r1, #16448	; 0x4040
 8010ed4:	4832      	ldr	r0, [pc, #200]	; (8010fa0 <MX_GPIO_Init+0x1d4>)
 8010ed6:	f7f1 fd9f 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BLK_Pin|LCD_SDIN_Pin, GPIO_PIN_RESET);
 8010eda:	2200      	movs	r2, #0
 8010edc:	21c0      	movs	r1, #192	; 0xc0
 8010ede:	4831      	ldr	r0, [pc, #196]	; (8010fa4 <MX_GPIO_Init+0x1d8>)
 8010ee0:	f7f1 fd9a 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010eea:	482f      	ldr	r0, [pc, #188]	; (8010fa8 <MX_GPIO_Init+0x1dc>)
 8010eec:	f7f1 fd94 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU6500_INT_Pin;
 8010ef0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010ef4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8010ef6:	4b2d      	ldr	r3, [pc, #180]	; (8010fac <MX_GPIO_Init+0x1e0>)
 8010ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010efa:	2300      	movs	r3, #0
 8010efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MPU6500_INT_GPIO_Port, &GPIO_InitStruct);
 8010efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f02:	4619      	mov	r1, r3
 8010f04:	4825      	ldr	r0, [pc, #148]	; (8010f9c <MX_GPIO_Init+0x1d0>)
 8010f06:	f7f1 fbdb 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_SCLK_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8010f0a:	f240 2309 	movw	r3, #521	; 0x209
 8010f0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010f10:	2301      	movs	r3, #1
 8010f12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f14:	2300      	movs	r3, #0
 8010f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010f18:	2302      	movs	r3, #2
 8010f1a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010f1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f20:	4619      	mov	r1, r3
 8010f22:	481e      	ldr	r0, [pc, #120]	; (8010f9c <MX_GPIO_Init+0x1d0>)
 8010f24:	f7f1 fbcc 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PFPin */
  GPIO_InitStruct.Pin = GPIO_PIN_6|LED_GREEN_Pin;
 8010f28:	f244 0340 	movw	r3, #16448	; 0x4040
 8010f2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010f2e:	2301      	movs	r3, #1
 8010f30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f32:	2300      	movs	r3, #0
 8010f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010f36:	2300      	movs	r3, #0
 8010f38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8010f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f3e:	4619      	mov	r1, r3
 8010f40:	4817      	ldr	r0, [pc, #92]	; (8010fa0 <MX_GPIO_Init+0x1d4>)
 8010f42:	f7f1 fbbd 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_BLK_Pin|LCD_SDIN_Pin;
 8010f46:	23c0      	movs	r3, #192	; 0xc0
 8010f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010f4a:	2301      	movs	r3, #1
 8010f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010f52:	2302      	movs	r3, #2
 8010f54:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f5a:	4619      	mov	r1, r3
 8010f5c:	4811      	ldr	r0, [pc, #68]	; (8010fa4 <MX_GPIO_Init+0x1d8>)
 8010f5e:	f7f1 fbaf 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8010f62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010f66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010f68:	2301      	movs	r3, #1
 8010f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010f70:	2300      	movs	r3, #0
 8010f72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8010f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f78:	4619      	mov	r1, r3
 8010f7a:	480b      	ldr	r0, [pc, #44]	; (8010fa8 <MX_GPIO_Init+0x1dc>)
 8010f7c:	f7f1 fba0 	bl	80026c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8010f80:	2200      	movs	r2, #0
 8010f82:	2102      	movs	r1, #2
 8010f84:	2017      	movs	r0, #23
 8010f86:	f7f0 ff55 	bl	8001e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8010f8a:	2017      	movs	r0, #23
 8010f8c:	f7f0 ff6e 	bl	8001e6c <HAL_NVIC_EnableIRQ>

}
 8010f90:	bf00      	nop
 8010f92:	3738      	adds	r7, #56	; 0x38
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd80      	pop	{r7, pc}
 8010f98:	40023800 	.word	0x40023800
 8010f9c:	40020400 	.word	0x40020400
 8010fa0:	40021400 	.word	0x40021400
 8010fa4:	40020000 	.word	0x40020000
 8010fa8:	40021000 	.word	0x40021000
 8010fac:	10110000 	.word	0x10110000

08010fb0 <led_off>:

/* USER CODE BEGIN 2 */
void led_off(void)
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	af00      	add	r7, sp, #0
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_GREEN_Pin, GPIO_PIN_SET);
 8010fb4:	2201      	movs	r2, #1
 8010fb6:	f244 0140 	movw	r1, #16448	; 0x4040
 8010fba:	4805      	ldr	r0, [pc, #20]	; (8010fd0 <led_off+0x20>)
 8010fbc:	f7f1 fd2c 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8010fc0:	2201      	movs	r2, #1
 8010fc2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010fc6:	4803      	ldr	r0, [pc, #12]	; (8010fd4 <led_off+0x24>)
 8010fc8:	f7f1 fd26 	bl	8002a18 <HAL_GPIO_WritePin>
}
 8010fcc:	bf00      	nop
 8010fce:	bd80      	pop	{r7, pc}
 8010fd0:	40021400 	.word	0x40021400
 8010fd4:	40021000 	.word	0x40021000

08010fd8 <__NVIC_SetPriorityGrouping>:
{
 8010fd8:	b480      	push	{r7}
 8010fda:	b085      	sub	sp, #20
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	f003 0307 	and.w	r3, r3, #7
 8010fe6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010fe8:	4b0c      	ldr	r3, [pc, #48]	; (801101c <__NVIC_SetPriorityGrouping+0x44>)
 8010fea:	68db      	ldr	r3, [r3, #12]
 8010fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010fee:	68ba      	ldr	r2, [r7, #8]
 8010ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010ff4:	4013      	ands	r3, r2
 8010ff6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010ffc:	68bb      	ldr	r3, [r7, #8]
 8010ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8011000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8011004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801100a:	4a04      	ldr	r2, [pc, #16]	; (801101c <__NVIC_SetPriorityGrouping+0x44>)
 801100c:	68bb      	ldr	r3, [r7, #8]
 801100e:	60d3      	str	r3, [r2, #12]
}
 8011010:	bf00      	nop
 8011012:	3714      	adds	r7, #20
 8011014:	46bd      	mov	sp, r7
 8011016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801101a:	4770      	bx	lr
 801101c:	e000ed00 	.word	0xe000ed00

08011020 <LED_Task>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char lcd_str[100];

void LED_Task(void const * argument){
 8011020:	b580      	push	{r7, lr}
 8011022:	b082      	sub	sp, #8
 8011024:	af00      	add	r7, sp, #0
 8011026:	6078      	str	r0, [r7, #4]
	
	while(1){
		
		HAL_GPIO_TogglePin(GPIOF, LED_GREEN_Pin);
 8011028:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801102c:	4803      	ldr	r0, [pc, #12]	; (801103c <LED_Task+0x1c>)
 801102e:	f7f1 fd0c 	bl	8002a4a <HAL_GPIO_TogglePin>
		osDelay(500);
 8011032:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8011036:	f7f8 fd5b 	bl	8009af0 <osDelay>
		HAL_GPIO_TogglePin(GPIOF, LED_GREEN_Pin);
 801103a:	e7f5      	b.n	8011028 <LED_Task+0x8>
 801103c:	40021400 	.word	0x40021400

08011040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8011040:	b580      	push	{r7, lr}
 8011042:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8011044:	f7ef ff76 	bl	8000f34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8011048:	f000 f824 	bl	8011094 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 801104c:	f7ff febe 	bl	8010dcc <MX_GPIO_Init>
  MX_DMA_Init();
 8011050:	f7ff fe0c 	bl	8010c6c <MX_DMA_Init>
  MX_SPI5_Init();
 8011054:	f000 f89e 	bl	8011194 <MX_SPI5_Init>
  MX_USART6_UART_Init();
 8011058:	f000 fbe6 	bl	8011828 <MX_USART6_UART_Init>
  MX_USART1_UART_Init();
 801105c:	f000 fbb8 	bl	80117d0 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8011060:	f7ff fd7e 	bl	8010b60 <MX_CAN1_Init>
  MX_TIM5_Init();
 8011064:	f000 fab4 	bl	80115d0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	
	led_off();
 8011068:	f7ff ffa2 	bl	8010fb0 <led_off>
	mpu_device_init();
 801106c:	f7fe ffea 	bl	8010044 <mpu_device_init>
	dbus_uart_init();
 8011070:	f7ff fd3c 	bl	8010aec <dbus_uart_init>
	refree_uart_init();
 8011074:	f7ff fd5e 	bl	8010b34 <refree_uart_init>
	can_filter_init();
 8011078:	f7fe fcda 	bl	800fa30 <can_filter_init>
	trigger_pwm_start();
 801107c:	f7ff f988 	bl	8010390 <trigger_pwm_start>
	NVIC_SetPriorityGrouping(0);
 8011080:	2000      	movs	r0, #0
 8011082:	f7ff ffa9 	bl	8010fd8 <__NVIC_SetPriorityGrouping>
	//LCD_ShowString(1, 1, lcd_str);
		
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8011086:	f7f8 fc57 	bl	8009938 <osKernelInitialize>
  MX_FREERTOS_Init();
 801108a:	f7ff fe35 	bl	8010cf8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 801108e:	f7f8 fc77 	bl	8009980 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8011092:	e7fe      	b.n	8011092 <main+0x52>

08011094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b094      	sub	sp, #80	; 0x50
 8011098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801109a:	f107 0320 	add.w	r3, r7, #32
 801109e:	2230      	movs	r2, #48	; 0x30
 80110a0:	2100      	movs	r1, #0
 80110a2:	4618      	mov	r0, r3
 80110a4:	f001 fa34 	bl	8012510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80110a8:	f107 030c 	add.w	r3, r7, #12
 80110ac:	2200      	movs	r2, #0
 80110ae:	601a      	str	r2, [r3, #0]
 80110b0:	605a      	str	r2, [r3, #4]
 80110b2:	609a      	str	r2, [r3, #8]
 80110b4:	60da      	str	r2, [r3, #12]
 80110b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80110b8:	2300      	movs	r3, #0
 80110ba:	60bb      	str	r3, [r7, #8]
 80110bc:	4b28      	ldr	r3, [pc, #160]	; (8011160 <SystemClock_Config+0xcc>)
 80110be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110c0:	4a27      	ldr	r2, [pc, #156]	; (8011160 <SystemClock_Config+0xcc>)
 80110c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80110c6:	6413      	str	r3, [r2, #64]	; 0x40
 80110c8:	4b25      	ldr	r3, [pc, #148]	; (8011160 <SystemClock_Config+0xcc>)
 80110ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80110d0:	60bb      	str	r3, [r7, #8]
 80110d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80110d4:	2300      	movs	r3, #0
 80110d6:	607b      	str	r3, [r7, #4]
 80110d8:	4b22      	ldr	r3, [pc, #136]	; (8011164 <SystemClock_Config+0xd0>)
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	4a21      	ldr	r2, [pc, #132]	; (8011164 <SystemClock_Config+0xd0>)
 80110de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80110e2:	6013      	str	r3, [r2, #0]
 80110e4:	4b1f      	ldr	r3, [pc, #124]	; (8011164 <SystemClock_Config+0xd0>)
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80110ec:	607b      	str	r3, [r7, #4]
 80110ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80110f0:	2301      	movs	r3, #1
 80110f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80110f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80110f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80110fa:	2302      	movs	r3, #2
 80110fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80110fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011102:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8011104:	2306      	movs	r3, #6
 8011106:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8011108:	23a8      	movs	r3, #168	; 0xa8
 801110a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 801110c:	2302      	movs	r3, #2
 801110e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8011110:	2307      	movs	r3, #7
 8011112:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8011114:	f107 0320 	add.w	r3, r7, #32
 8011118:	4618      	mov	r0, r3
 801111a:	f7f2 fe4d 	bl	8003db8 <HAL_RCC_OscConfig>
 801111e:	4603      	mov	r3, r0
 8011120:	2b00      	cmp	r3, #0
 8011122:	d001      	beq.n	8011128 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8011124:	f000 f832 	bl	801118c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8011128:	230f      	movs	r3, #15
 801112a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801112c:	2302      	movs	r3, #2
 801112e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8011130:	2300      	movs	r3, #0
 8011132:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8011134:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8011138:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 801113a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801113e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8011140:	f107 030c 	add.w	r3, r7, #12
 8011144:	2105      	movs	r1, #5
 8011146:	4618      	mov	r0, r3
 8011148:	f7f3 f8ae 	bl	80042a8 <HAL_RCC_ClockConfig>
 801114c:	4603      	mov	r3, r0
 801114e:	2b00      	cmp	r3, #0
 8011150:	d001      	beq.n	8011156 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8011152:	f000 f81b 	bl	801118c <Error_Handler>
  }
}
 8011156:	bf00      	nop
 8011158:	3750      	adds	r7, #80	; 0x50
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
 801115e:	bf00      	nop
 8011160:	40023800 	.word	0x40023800
 8011164:	40007000 	.word	0x40007000

08011168 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b082      	sub	sp, #8
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	4a04      	ldr	r2, [pc, #16]	; (8011188 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8011176:	4293      	cmp	r3, r2
 8011178:	d101      	bne.n	801117e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 801117a:	f7ef fefd 	bl	8000f78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 801117e:	bf00      	nop
 8011180:	3708      	adds	r7, #8
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}
 8011186:	bf00      	nop
 8011188:	40001400 	.word	0x40001400

0801118c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 801118c:	b480      	push	{r7}
 801118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8011190:	e7fe      	b.n	8011190 <Error_Handler+0x4>
	...

08011194 <MX_SPI5_Init>:
DMA_HandleTypeDef hdma_spi5_rx;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8011198:	4b17      	ldr	r3, [pc, #92]	; (80111f8 <MX_SPI5_Init+0x64>)
 801119a:	4a18      	ldr	r2, [pc, #96]	; (80111fc <MX_SPI5_Init+0x68>)
 801119c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 801119e:	4b16      	ldr	r3, [pc, #88]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80111a4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80111a6:	4b14      	ldr	r3, [pc, #80]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111a8:	2200      	movs	r2, #0
 80111aa:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80111ac:	4b12      	ldr	r3, [pc, #72]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111ae:	2200      	movs	r2, #0
 80111b0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80111b2:	4b11      	ldr	r3, [pc, #68]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111b4:	2200      	movs	r2, #0
 80111b6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80111b8:	4b0f      	ldr	r3, [pc, #60]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111ba:	2200      	movs	r2, #0
 80111bc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80111be:	4b0e      	ldr	r3, [pc, #56]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80111c4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80111c6:	4b0c      	ldr	r3, [pc, #48]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111c8:	2230      	movs	r2, #48	; 0x30
 80111ca:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80111cc:	4b0a      	ldr	r3, [pc, #40]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111ce:	2200      	movs	r2, #0
 80111d0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80111d2:	4b09      	ldr	r3, [pc, #36]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111d4:	2200      	movs	r2, #0
 80111d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80111d8:	4b07      	ldr	r3, [pc, #28]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111da:	2200      	movs	r2, #0
 80111dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80111de:	4b06      	ldr	r3, [pc, #24]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111e0:	220a      	movs	r2, #10
 80111e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80111e4:	4804      	ldr	r0, [pc, #16]	; (80111f8 <MX_SPI5_Init+0x64>)
 80111e6:	f7f3 fa61 	bl	80046ac <HAL_SPI_Init>
 80111ea:	4603      	mov	r3, r0
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d001      	beq.n	80111f4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80111f0:	f7ff ffcc 	bl	801118c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80111f4:	bf00      	nop
 80111f6:	bd80      	pop	{r7, pc}
 80111f8:	200059d4 	.word	0x200059d4
 80111fc:	40015000 	.word	0x40015000

08011200 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b08a      	sub	sp, #40	; 0x28
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011208:	f107 0314 	add.w	r3, r7, #20
 801120c:	2200      	movs	r2, #0
 801120e:	601a      	str	r2, [r3, #0]
 8011210:	605a      	str	r2, [r3, #4]
 8011212:	609a      	str	r2, [r3, #8]
 8011214:	60da      	str	r2, [r3, #12]
 8011216:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	4a49      	ldr	r2, [pc, #292]	; (8011344 <HAL_SPI_MspInit+0x144>)
 801121e:	4293      	cmp	r3, r2
 8011220:	f040 808b 	bne.w	801133a <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8011224:	2300      	movs	r3, #0
 8011226:	613b      	str	r3, [r7, #16]
 8011228:	4b47      	ldr	r3, [pc, #284]	; (8011348 <HAL_SPI_MspInit+0x148>)
 801122a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801122c:	4a46      	ldr	r2, [pc, #280]	; (8011348 <HAL_SPI_MspInit+0x148>)
 801122e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011232:	6453      	str	r3, [r2, #68]	; 0x44
 8011234:	4b44      	ldr	r3, [pc, #272]	; (8011348 <HAL_SPI_MspInit+0x148>)
 8011236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801123c:	613b      	str	r3, [r7, #16]
 801123e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8011240:	2300      	movs	r3, #0
 8011242:	60fb      	str	r3, [r7, #12]
 8011244:	4b40      	ldr	r3, [pc, #256]	; (8011348 <HAL_SPI_MspInit+0x148>)
 8011246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011248:	4a3f      	ldr	r2, [pc, #252]	; (8011348 <HAL_SPI_MspInit+0x148>)
 801124a:	f043 0320 	orr.w	r3, r3, #32
 801124e:	6313      	str	r3, [r2, #48]	; 0x30
 8011250:	4b3d      	ldr	r3, [pc, #244]	; (8011348 <HAL_SPI_MspInit+0x148>)
 8011252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011254:	f003 0320 	and.w	r3, r3, #32
 8011258:	60fb      	str	r3, [r7, #12]
 801125a:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 801125c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8011260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011262:	2302      	movs	r3, #2
 8011264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011266:	2300      	movs	r3, #0
 8011268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801126a:	2303      	movs	r3, #3
 801126c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 801126e:	2305      	movs	r3, #5
 8011270:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8011272:	f107 0314 	add.w	r3, r7, #20
 8011276:	4619      	mov	r1, r3
 8011278:	4834      	ldr	r0, [pc, #208]	; (801134c <HAL_SPI_MspInit+0x14c>)
 801127a:	f7f1 fa21 	bl	80026c0 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_RX Init */
    hdma_spi5_rx.Instance = DMA2_Stream3;
 801127e:	4b34      	ldr	r3, [pc, #208]	; (8011350 <HAL_SPI_MspInit+0x150>)
 8011280:	4a34      	ldr	r2, [pc, #208]	; (8011354 <HAL_SPI_MspInit+0x154>)
 8011282:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8011284:	4b32      	ldr	r3, [pc, #200]	; (8011350 <HAL_SPI_MspInit+0x150>)
 8011286:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 801128a:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801128c:	4b30      	ldr	r3, [pc, #192]	; (8011350 <HAL_SPI_MspInit+0x150>)
 801128e:	2200      	movs	r2, #0
 8011290:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011292:	4b2f      	ldr	r3, [pc, #188]	; (8011350 <HAL_SPI_MspInit+0x150>)
 8011294:	2200      	movs	r2, #0
 8011296:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8011298:	4b2d      	ldr	r3, [pc, #180]	; (8011350 <HAL_SPI_MspInit+0x150>)
 801129a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801129e:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80112a0:	4b2b      	ldr	r3, [pc, #172]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112a2:	2200      	movs	r2, #0
 80112a4:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80112a6:	4b2a      	ldr	r3, [pc, #168]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112a8:	2200      	movs	r2, #0
 80112aa:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 80112ac:	4b28      	ldr	r3, [pc, #160]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112ae:	2200      	movs	r2, #0
 80112b0:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80112b2:	4b27      	ldr	r3, [pc, #156]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80112b8:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80112ba:	4b25      	ldr	r3, [pc, #148]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112bc:	2200      	movs	r2, #0
 80112be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 80112c0:	4823      	ldr	r0, [pc, #140]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112c2:	f7f0 fde1 	bl	8001e88 <HAL_DMA_Init>
 80112c6:	4603      	mov	r3, r0
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d001      	beq.n	80112d0 <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 80112cc:	f7ff ff5e 	bl	801118c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi5_rx);
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	4a1f      	ldr	r2, [pc, #124]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80112d6:	4a1e      	ldr	r2, [pc, #120]	; (8011350 <HAL_SPI_MspInit+0x150>)
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 80112dc:	4b1e      	ldr	r3, [pc, #120]	; (8011358 <HAL_SPI_MspInit+0x158>)
 80112de:	4a1f      	ldr	r2, [pc, #124]	; (801135c <HAL_SPI_MspInit+0x15c>)
 80112e0:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 80112e2:	4b1d      	ldr	r3, [pc, #116]	; (8011358 <HAL_SPI_MspInit+0x158>)
 80112e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80112e8:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80112ea:	4b1b      	ldr	r3, [pc, #108]	; (8011358 <HAL_SPI_MspInit+0x158>)
 80112ec:	2240      	movs	r2, #64	; 0x40
 80112ee:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80112f0:	4b19      	ldr	r3, [pc, #100]	; (8011358 <HAL_SPI_MspInit+0x158>)
 80112f2:	2200      	movs	r2, #0
 80112f4:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80112f6:	4b18      	ldr	r3, [pc, #96]	; (8011358 <HAL_SPI_MspInit+0x158>)
 80112f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80112fc:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80112fe:	4b16      	ldr	r3, [pc, #88]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011300:	2200      	movs	r2, #0
 8011302:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011304:	4b14      	ldr	r3, [pc, #80]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011306:	2200      	movs	r2, #0
 8011308:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 801130a:	4b13      	ldr	r3, [pc, #76]	; (8011358 <HAL_SPI_MspInit+0x158>)
 801130c:	2200      	movs	r2, #0
 801130e:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8011310:	4b11      	ldr	r3, [pc, #68]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011312:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8011316:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011318:	4b0f      	ldr	r3, [pc, #60]	; (8011358 <HAL_SPI_MspInit+0x158>)
 801131a:	2200      	movs	r2, #0
 801131c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 801131e:	480e      	ldr	r0, [pc, #56]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011320:	f7f0 fdb2 	bl	8001e88 <HAL_DMA_Init>
 8011324:	4603      	mov	r3, r0
 8011326:	2b00      	cmp	r3, #0
 8011328:	d001      	beq.n	801132e <HAL_SPI_MspInit+0x12e>
    {
      Error_Handler();
 801132a:	f7ff ff2f 	bl	801118c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	4a09      	ldr	r2, [pc, #36]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011332:	649a      	str	r2, [r3, #72]	; 0x48
 8011334:	4a08      	ldr	r2, [pc, #32]	; (8011358 <HAL_SPI_MspInit+0x158>)
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 801133a:	bf00      	nop
 801133c:	3728      	adds	r7, #40	; 0x28
 801133e:	46bd      	mov	sp, r7
 8011340:	bd80      	pop	{r7, pc}
 8011342:	bf00      	nop
 8011344:	40015000 	.word	0x40015000
 8011348:	40023800 	.word	0x40023800
 801134c:	40021400 	.word	0x40021400
 8011350:	20005a2c 	.word	0x20005a2c
 8011354:	40026458 	.word	0x40026458
 8011358:	20005a8c 	.word	0x20005a8c
 801135c:	40026470 	.word	0x40026470

08011360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b082      	sub	sp, #8
 8011364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011366:	2300      	movs	r3, #0
 8011368:	607b      	str	r3, [r7, #4]
 801136a:	4b12      	ldr	r3, [pc, #72]	; (80113b4 <HAL_MspInit+0x54>)
 801136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801136e:	4a11      	ldr	r2, [pc, #68]	; (80113b4 <HAL_MspInit+0x54>)
 8011370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011374:	6453      	str	r3, [r2, #68]	; 0x44
 8011376:	4b0f      	ldr	r3, [pc, #60]	; (80113b4 <HAL_MspInit+0x54>)
 8011378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801137a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801137e:	607b      	str	r3, [r7, #4]
 8011380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8011382:	2300      	movs	r3, #0
 8011384:	603b      	str	r3, [r7, #0]
 8011386:	4b0b      	ldr	r3, [pc, #44]	; (80113b4 <HAL_MspInit+0x54>)
 8011388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801138a:	4a0a      	ldr	r2, [pc, #40]	; (80113b4 <HAL_MspInit+0x54>)
 801138c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011390:	6413      	str	r3, [r2, #64]	; 0x40
 8011392:	4b08      	ldr	r3, [pc, #32]	; (80113b4 <HAL_MspInit+0x54>)
 8011394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801139a:	603b      	str	r3, [r7, #0]
 801139c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 801139e:	2200      	movs	r2, #0
 80113a0:	210f      	movs	r1, #15
 80113a2:	f06f 0001 	mvn.w	r0, #1
 80113a6:	f7f0 fd45 	bl	8001e34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80113aa:	bf00      	nop
 80113ac:	3708      	adds	r7, #8
 80113ae:	46bd      	mov	sp, r7
 80113b0:	bd80      	pop	{r7, pc}
 80113b2:	bf00      	nop
 80113b4:	40023800 	.word	0x40023800

080113b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b08c      	sub	sp, #48	; 0x30
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80113c0:	2300      	movs	r3, #0
 80113c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80113c4:	2300      	movs	r3, #0
 80113c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80113c8:	2200      	movs	r2, #0
 80113ca:	6879      	ldr	r1, [r7, #4]
 80113cc:	2037      	movs	r0, #55	; 0x37
 80113ce:	f7f0 fd31 	bl	8001e34 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80113d2:	2037      	movs	r0, #55	; 0x37
 80113d4:	f7f0 fd4a 	bl	8001e6c <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80113d8:	2300      	movs	r3, #0
 80113da:	60fb      	str	r3, [r7, #12]
 80113dc:	4b1f      	ldr	r3, [pc, #124]	; (801145c <HAL_InitTick+0xa4>)
 80113de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113e0:	4a1e      	ldr	r2, [pc, #120]	; (801145c <HAL_InitTick+0xa4>)
 80113e2:	f043 0320 	orr.w	r3, r3, #32
 80113e6:	6413      	str	r3, [r2, #64]	; 0x40
 80113e8:	4b1c      	ldr	r3, [pc, #112]	; (801145c <HAL_InitTick+0xa4>)
 80113ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113ec:	f003 0320 	and.w	r3, r3, #32
 80113f0:	60fb      	str	r3, [r7, #12]
 80113f2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80113f4:	f107 0210 	add.w	r2, r7, #16
 80113f8:	f107 0314 	add.w	r3, r7, #20
 80113fc:	4611      	mov	r1, r2
 80113fe:	4618      	mov	r0, r3
 8011400:	f7f3 f922 	bl	8004648 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8011404:	f7f3 f8f8 	bl	80045f8 <HAL_RCC_GetPCLK1Freq>
 8011408:	4603      	mov	r3, r0
 801140a:	005b      	lsls	r3, r3, #1
 801140c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 801140e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011410:	4a13      	ldr	r2, [pc, #76]	; (8011460 <HAL_InitTick+0xa8>)
 8011412:	fba2 2303 	umull	r2, r3, r2, r3
 8011416:	0c9b      	lsrs	r3, r3, #18
 8011418:	3b01      	subs	r3, #1
 801141a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 801141c:	4b11      	ldr	r3, [pc, #68]	; (8011464 <HAL_InitTick+0xac>)
 801141e:	4a12      	ldr	r2, [pc, #72]	; (8011468 <HAL_InitTick+0xb0>)
 8011420:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8011422:	4b10      	ldr	r3, [pc, #64]	; (8011464 <HAL_InitTick+0xac>)
 8011424:	f240 32e7 	movw	r2, #999	; 0x3e7
 8011428:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 801142a:	4a0e      	ldr	r2, [pc, #56]	; (8011464 <HAL_InitTick+0xac>)
 801142c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801142e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8011430:	4b0c      	ldr	r3, [pc, #48]	; (8011464 <HAL_InitTick+0xac>)
 8011432:	2200      	movs	r2, #0
 8011434:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011436:	4b0b      	ldr	r3, [pc, #44]	; (8011464 <HAL_InitTick+0xac>)
 8011438:	2200      	movs	r2, #0
 801143a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 801143c:	4809      	ldr	r0, [pc, #36]	; (8011464 <HAL_InitTick+0xac>)
 801143e:	f7f3 fea1 	bl	8005184 <HAL_TIM_Base_Init>
 8011442:	4603      	mov	r3, r0
 8011444:	2b00      	cmp	r3, #0
 8011446:	d104      	bne.n	8011452 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8011448:	4806      	ldr	r0, [pc, #24]	; (8011464 <HAL_InitTick+0xac>)
 801144a:	f7f3 ff5d 	bl	8005308 <HAL_TIM_Base_Start_IT>
 801144e:	4603      	mov	r3, r0
 8011450:	e000      	b.n	8011454 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8011452:	2301      	movs	r3, #1
}
 8011454:	4618      	mov	r0, r3
 8011456:	3730      	adds	r7, #48	; 0x30
 8011458:	46bd      	mov	sp, r7
 801145a:	bd80      	pop	{r7, pc}
 801145c:	40023800 	.word	0x40023800
 8011460:	431bde83 	.word	0x431bde83
 8011464:	20005aec 	.word	0x20005aec
 8011468:	40001400 	.word	0x40001400

0801146c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 801146c:	b480      	push	{r7}
 801146e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8011470:	bf00      	nop
 8011472:	46bd      	mov	sp, r7
 8011474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011478:	4770      	bx	lr

0801147a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801147a:	b480      	push	{r7}
 801147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801147e:	e7fe      	b.n	801147e <HardFault_Handler+0x4>

08011480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8011480:	b480      	push	{r7}
 8011482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011484:	e7fe      	b.n	8011484 <MemManage_Handler+0x4>

08011486 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8011486:	b480      	push	{r7}
 8011488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801148a:	e7fe      	b.n	801148a <BusFault_Handler+0x4>

0801148c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 801148c:	b480      	push	{r7}
 801148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011490:	e7fe      	b.n	8011490 <UsageFault_Handler+0x4>

08011492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011492:	b480      	push	{r7}
 8011494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011496:	bf00      	nop
 8011498:	46bd      	mov	sp, r7
 801149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149e:	4770      	bx	lr

080114a0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80114a4:	4802      	ldr	r0, [pc, #8]	; (80114b0 <CAN1_RX0_IRQHandler+0x10>)
 80114a6:	f7f0 f9de 	bl	8001866 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80114aa:	bf00      	nop
 80114ac:	bd80      	pop	{r7, pc}
 80114ae:	bf00      	nop
 80114b0:	20005808 	.word	0x20005808

080114b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80114b8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80114bc:	f7f1 fae0 	bl	8002a80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80114c0:	bf00      	nop
 80114c2:	bd80      	pop	{r7, pc}

080114c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uart_receive_handler(&huart1);
 80114c8:	4802      	ldr	r0, [pc, #8]	; (80114d4 <USART1_IRQHandler+0x10>)
 80114ca:	f7ff faf5 	bl	8010ab8 <uart_receive_handler>
	return;
 80114ce:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80114d0:	bd80      	pop	{r7, pc}
 80114d2:	bf00      	nop
 80114d4:	20005c3c 	.word	0x20005c3c

080114d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80114dc:	4802      	ldr	r0, [pc, #8]	; (80114e8 <TIM7_IRQHandler+0x10>)
 80114de:	f7f4 f8f3 	bl	80056c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80114e2:	bf00      	nop
 80114e4:	bd80      	pop	{r7, pc}
 80114e6:	bf00      	nop
 80114e8:	20005aec 	.word	0x20005aec

080114ec <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80114f0:	4802      	ldr	r0, [pc, #8]	; (80114fc <DMA2_Stream1_IRQHandler+0x10>)
 80114f2:	f7f0 fe7b 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80114f6:	bf00      	nop
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	20005b7c 	.word	0x20005b7c

08011500 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 8011504:	4802      	ldr	r0, [pc, #8]	; (8011510 <DMA2_Stream3_IRQHandler+0x10>)
 8011506:	f7f0 fe71 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 801150a:	bf00      	nop
 801150c:	bd80      	pop	{r7, pc}
 801150e:	bf00      	nop
 8011510:	20005a2c 	.word	0x20005a2c

08011514 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8011518:	4802      	ldr	r0, [pc, #8]	; (8011524 <DMA2_Stream4_IRQHandler+0x10>)
 801151a:	f7f0 fe67 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 801151e:	bf00      	nop
 8011520:	bd80      	pop	{r7, pc}
 8011522:	bf00      	nop
 8011524:	20005a8c 	.word	0x20005a8c

08011528 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 801152c:	4802      	ldr	r0, [pc, #8]	; (8011538 <OTG_FS_IRQHandler+0x10>)
 801152e:	f7f1 fc0f 	bl	8002d50 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8011532:	bf00      	nop
 8011534:	bd80      	pop	{r7, pc}
 8011536:	bf00      	nop
 8011538:	20006f94 	.word	0x20006f94

0801153c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8011540:	4802      	ldr	r0, [pc, #8]	; (801154c <DMA2_Stream5_IRQHandler+0x10>)
 8011542:	f7f0 fe53 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8011546:	bf00      	nop
 8011548:	bd80      	pop	{r7, pc}
 801154a:	bf00      	nop
 801154c:	20005bdc 	.word	0x20005bdc

08011550 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8011550:	b580      	push	{r7, lr}
 8011552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	uart_receive_handler(&huart6);
 8011554:	4802      	ldr	r0, [pc, #8]	; (8011560 <USART6_IRQHandler+0x10>)
 8011556:	f7ff faaf 	bl	8010ab8 <uart_receive_handler>
	return;
 801155a:	bf00      	nop
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 801155c:	bd80      	pop	{r7, pc}
 801155e:	bf00      	nop
 8011560:	20005c80 	.word	0x20005c80

08011564 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011564:	b480      	push	{r7}
 8011566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011568:	4b16      	ldr	r3, [pc, #88]	; (80115c4 <SystemInit+0x60>)
 801156a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801156e:	4a15      	ldr	r2, [pc, #84]	; (80115c4 <SystemInit+0x60>)
 8011570:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011574:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8011578:	4b13      	ldr	r3, [pc, #76]	; (80115c8 <SystemInit+0x64>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	4a12      	ldr	r2, [pc, #72]	; (80115c8 <SystemInit+0x64>)
 801157e:	f043 0301 	orr.w	r3, r3, #1
 8011582:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011584:	4b10      	ldr	r3, [pc, #64]	; (80115c8 <SystemInit+0x64>)
 8011586:	2200      	movs	r2, #0
 8011588:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801158a:	4b0f      	ldr	r3, [pc, #60]	; (80115c8 <SystemInit+0x64>)
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	4a0e      	ldr	r2, [pc, #56]	; (80115c8 <SystemInit+0x64>)
 8011590:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8011594:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011598:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 801159a:	4b0b      	ldr	r3, [pc, #44]	; (80115c8 <SystemInit+0x64>)
 801159c:	4a0b      	ldr	r2, [pc, #44]	; (80115cc <SystemInit+0x68>)
 801159e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80115a0:	4b09      	ldr	r3, [pc, #36]	; (80115c8 <SystemInit+0x64>)
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	4a08      	ldr	r2, [pc, #32]	; (80115c8 <SystemInit+0x64>)
 80115a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80115aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80115ac:	4b06      	ldr	r3, [pc, #24]	; (80115c8 <SystemInit+0x64>)
 80115ae:	2200      	movs	r2, #0
 80115b0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80115b2:	4b04      	ldr	r3, [pc, #16]	; (80115c4 <SystemInit+0x60>)
 80115b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80115b8:	609a      	str	r2, [r3, #8]
#endif
}
 80115ba:	bf00      	nop
 80115bc:	46bd      	mov	sp, r7
 80115be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c2:	4770      	bx	lr
 80115c4:	e000ed00 	.word	0xe000ed00
 80115c8:	40023800 	.word	0x40023800
 80115cc:	24003010 	.word	0x24003010

080115d0 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b08a      	sub	sp, #40	; 0x28
 80115d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80115d6:	f107 0320 	add.w	r3, r7, #32
 80115da:	2200      	movs	r2, #0
 80115dc:	601a      	str	r2, [r3, #0]
 80115de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80115e0:	1d3b      	adds	r3, r7, #4
 80115e2:	2200      	movs	r2, #0
 80115e4:	601a      	str	r2, [r3, #0]
 80115e6:	605a      	str	r2, [r3, #4]
 80115e8:	609a      	str	r2, [r3, #8]
 80115ea:	60da      	str	r2, [r3, #12]
 80115ec:	611a      	str	r2, [r3, #16]
 80115ee:	615a      	str	r2, [r3, #20]
 80115f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80115f2:	4b37      	ldr	r3, [pc, #220]	; (80116d0 <MX_TIM5_Init+0x100>)
 80115f4:	4a37      	ldr	r2, [pc, #220]	; (80116d4 <MX_TIM5_Init+0x104>)
 80115f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 80115f8:	4b35      	ldr	r3, [pc, #212]	; (80116d0 <MX_TIM5_Init+0x100>)
 80115fa:	2253      	movs	r2, #83	; 0x53
 80115fc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80115fe:	4b34      	ldr	r3, [pc, #208]	; (80116d0 <MX_TIM5_Init+0x100>)
 8011600:	2200      	movs	r2, #0
 8011602:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2500-1;
 8011604:	4b32      	ldr	r3, [pc, #200]	; (80116d0 <MX_TIM5_Init+0x100>)
 8011606:	f640 12c3 	movw	r2, #2499	; 0x9c3
 801160a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801160c:	4b30      	ldr	r3, [pc, #192]	; (80116d0 <MX_TIM5_Init+0x100>)
 801160e:	2200      	movs	r2, #0
 8011610:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011612:	4b2f      	ldr	r3, [pc, #188]	; (80116d0 <MX_TIM5_Init+0x100>)
 8011614:	2200      	movs	r2, #0
 8011616:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8011618:	482d      	ldr	r0, [pc, #180]	; (80116d0 <MX_TIM5_Init+0x100>)
 801161a:	f7f3 ff3e 	bl	800549a <HAL_TIM_PWM_Init>
 801161e:	4603      	mov	r3, r0
 8011620:	2b00      	cmp	r3, #0
 8011622:	d001      	beq.n	8011628 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8011624:	f7ff fdb2 	bl	801118c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8011628:	4829      	ldr	r0, [pc, #164]	; (80116d0 <MX_TIM5_Init+0x100>)
 801162a:	f7f3 fedd 	bl	80053e8 <HAL_TIM_OC_Init>
 801162e:	4603      	mov	r3, r0
 8011630:	2b00      	cmp	r3, #0
 8011632:	d001      	beq.n	8011638 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8011634:	f7ff fdaa 	bl	801118c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011638:	2300      	movs	r3, #0
 801163a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801163c:	2300      	movs	r3, #0
 801163e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8011640:	f107 0320 	add.w	r3, r7, #32
 8011644:	4619      	mov	r1, r3
 8011646:	4822      	ldr	r0, [pc, #136]	; (80116d0 <MX_TIM5_Init+0x100>)
 8011648:	f7f4 fcfa 	bl	8006040 <HAL_TIMEx_MasterConfigSynchronization>
 801164c:	4603      	mov	r3, r0
 801164e:	2b00      	cmp	r3, #0
 8011650:	d001      	beq.n	8011656 <MX_TIM5_Init+0x86>
  {
    Error_Handler();
 8011652:	f7ff fd9b 	bl	801118c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011656:	2360      	movs	r3, #96	; 0x60
 8011658:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 801165a:	2300      	movs	r3, #0
 801165c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801165e:	2300      	movs	r3, #0
 8011660:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011662:	2300      	movs	r3, #0
 8011664:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011666:	1d3b      	adds	r3, r7, #4
 8011668:	2200      	movs	r2, #0
 801166a:	4619      	mov	r1, r3
 801166c:	4818      	ldr	r0, [pc, #96]	; (80116d0 <MX_TIM5_Init+0x100>)
 801166e:	f7f4 f98b 	bl	8005988 <HAL_TIM_PWM_ConfigChannel>
 8011672:	4603      	mov	r3, r0
 8011674:	2b00      	cmp	r3, #0
 8011676:	d001      	beq.n	801167c <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8011678:	f7ff fd88 	bl	801118c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801167c:	1d3b      	adds	r3, r7, #4
 801167e:	2204      	movs	r2, #4
 8011680:	4619      	mov	r1, r3
 8011682:	4813      	ldr	r0, [pc, #76]	; (80116d0 <MX_TIM5_Init+0x100>)
 8011684:	f7f4 f980 	bl	8005988 <HAL_TIM_PWM_ConfigChannel>
 8011688:	4603      	mov	r3, r0
 801168a:	2b00      	cmp	r3, #0
 801168c:	d001      	beq.n	8011692 <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 801168e:	f7ff fd7d 	bl	801118c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8011692:	1d3b      	adds	r3, r7, #4
 8011694:	2208      	movs	r2, #8
 8011696:	4619      	mov	r1, r3
 8011698:	480d      	ldr	r0, [pc, #52]	; (80116d0 <MX_TIM5_Init+0x100>)
 801169a:	f7f4 f975 	bl	8005988 <HAL_TIM_PWM_ConfigChannel>
 801169e:	4603      	mov	r3, r0
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d001      	beq.n	80116a8 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80116a4:	f7ff fd72 	bl	801118c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80116a8:	2300      	movs	r3, #0
 80116aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80116ac:	1d3b      	adds	r3, r7, #4
 80116ae:	220c      	movs	r2, #12
 80116b0:	4619      	mov	r1, r3
 80116b2:	4807      	ldr	r0, [pc, #28]	; (80116d0 <MX_TIM5_Init+0x100>)
 80116b4:	f7f4 f910 	bl	80058d8 <HAL_TIM_OC_ConfigChannel>
 80116b8:	4603      	mov	r3, r0
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d001      	beq.n	80116c2 <MX_TIM5_Init+0xf2>
  {
    Error_Handler();
 80116be:	f7ff fd65 	bl	801118c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80116c2:	4803      	ldr	r0, [pc, #12]	; (80116d0 <MX_TIM5_Init+0x100>)
 80116c4:	f000 f82a 	bl	801171c <HAL_TIM_MspPostInit>

}
 80116c8:	bf00      	nop
 80116ca:	3728      	adds	r7, #40	; 0x28
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}
 80116d0:	20005b34 	.word	0x20005b34
 80116d4:	40000c00 	.word	0x40000c00

080116d8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80116d8:	b480      	push	{r7}
 80116da:	b085      	sub	sp, #20
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM5)
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	4a0b      	ldr	r2, [pc, #44]	; (8011714 <HAL_TIM_PWM_MspInit+0x3c>)
 80116e6:	4293      	cmp	r3, r2
 80116e8:	d10d      	bne.n	8011706 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80116ea:	2300      	movs	r3, #0
 80116ec:	60fb      	str	r3, [r7, #12]
 80116ee:	4b0a      	ldr	r3, [pc, #40]	; (8011718 <HAL_TIM_PWM_MspInit+0x40>)
 80116f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116f2:	4a09      	ldr	r2, [pc, #36]	; (8011718 <HAL_TIM_PWM_MspInit+0x40>)
 80116f4:	f043 0308 	orr.w	r3, r3, #8
 80116f8:	6413      	str	r3, [r2, #64]	; 0x40
 80116fa:	4b07      	ldr	r3, [pc, #28]	; (8011718 <HAL_TIM_PWM_MspInit+0x40>)
 80116fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116fe:	f003 0308 	and.w	r3, r3, #8
 8011702:	60fb      	str	r3, [r7, #12]
 8011704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8011706:	bf00      	nop
 8011708:	3714      	adds	r7, #20
 801170a:	46bd      	mov	sp, r7
 801170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011710:	4770      	bx	lr
 8011712:	bf00      	nop
 8011714:	40000c00 	.word	0x40000c00
 8011718:	40023800 	.word	0x40023800

0801171c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 801171c:	b580      	push	{r7, lr}
 801171e:	b08a      	sub	sp, #40	; 0x28
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011724:	f107 0314 	add.w	r3, r7, #20
 8011728:	2200      	movs	r2, #0
 801172a:	601a      	str	r2, [r3, #0]
 801172c:	605a      	str	r2, [r3, #4]
 801172e:	609a      	str	r2, [r3, #8]
 8011730:	60da      	str	r2, [r3, #12]
 8011732:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	4a21      	ldr	r2, [pc, #132]	; (80117c0 <HAL_TIM_MspPostInit+0xa4>)
 801173a:	4293      	cmp	r3, r2
 801173c:	d13c      	bne.n	80117b8 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 801173e:	2300      	movs	r3, #0
 8011740:	613b      	str	r3, [r7, #16]
 8011742:	4b20      	ldr	r3, [pc, #128]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 8011744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011746:	4a1f      	ldr	r2, [pc, #124]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 8011748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801174c:	6313      	str	r3, [r2, #48]	; 0x30
 801174e:	4b1d      	ldr	r3, [pc, #116]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 8011750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011756:	613b      	str	r3, [r7, #16]
 8011758:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 801175a:	2300      	movs	r3, #0
 801175c:	60fb      	str	r3, [r7, #12]
 801175e:	4b19      	ldr	r3, [pc, #100]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 8011760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011762:	4a18      	ldr	r2, [pc, #96]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 8011764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011768:	6313      	str	r3, [r2, #48]	; 0x30
 801176a:	4b16      	ldr	r3, [pc, #88]	; (80117c4 <HAL_TIM_MspPostInit+0xa8>)
 801176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801176e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011772:	60fb      	str	r3, [r7, #12]
 8011774:	68fb      	ldr	r3, [r7, #12]
    PI0     ------> TIM5_CH4
    PH12     ------> TIM5_CH3
    PH11     ------> TIM5_CH2
    PH10     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8011776:	2301      	movs	r3, #1
 8011778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801177a:	2302      	movs	r3, #2
 801177c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801177e:	2300      	movs	r3, #0
 8011780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011782:	2300      	movs	r3, #0
 8011784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8011786:	2302      	movs	r3, #2
 8011788:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801178a:	f107 0314 	add.w	r3, r7, #20
 801178e:	4619      	mov	r1, r3
 8011790:	480d      	ldr	r0, [pc, #52]	; (80117c8 <HAL_TIM_MspPostInit+0xac>)
 8011792:	f7f0 ff95 	bl	80026c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 8011796:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 801179a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801179c:	2302      	movs	r3, #2
 801179e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80117a0:	2300      	movs	r3, #0
 80117a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80117a4:	2300      	movs	r3, #0
 80117a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80117a8:	2302      	movs	r3, #2
 80117aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80117ac:	f107 0314 	add.w	r3, r7, #20
 80117b0:	4619      	mov	r1, r3
 80117b2:	4806      	ldr	r0, [pc, #24]	; (80117cc <HAL_TIM_MspPostInit+0xb0>)
 80117b4:	f7f0 ff84 	bl	80026c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80117b8:	bf00      	nop
 80117ba:	3728      	adds	r7, #40	; 0x28
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	40000c00 	.word	0x40000c00
 80117c4:	40023800 	.word	0x40023800
 80117c8:	40022000 	.word	0x40022000
 80117cc:	40021c00 	.word	0x40021c00

080117d0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80117d4:	4b11      	ldr	r3, [pc, #68]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117d6:	4a12      	ldr	r2, [pc, #72]	; (8011820 <MX_USART1_UART_Init+0x50>)
 80117d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 80117da:	4b10      	ldr	r3, [pc, #64]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117dc:	4a11      	ldr	r2, [pc, #68]	; (8011824 <MX_USART1_UART_Init+0x54>)
 80117de:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80117e0:	4b0e      	ldr	r3, [pc, #56]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117e2:	2200      	movs	r2, #0
 80117e4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80117e6:	4b0d      	ldr	r3, [pc, #52]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117e8:	2200      	movs	r2, #0
 80117ea:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80117ec:	4b0b      	ldr	r3, [pc, #44]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80117f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80117f4:	4b09      	ldr	r3, [pc, #36]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117f6:	220c      	movs	r2, #12
 80117f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80117fa:	4b08      	ldr	r3, [pc, #32]	; (801181c <MX_USART1_UART_Init+0x4c>)
 80117fc:	2200      	movs	r2, #0
 80117fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8011800:	4b06      	ldr	r3, [pc, #24]	; (801181c <MX_USART1_UART_Init+0x4c>)
 8011802:	2200      	movs	r2, #0
 8011804:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8011806:	4805      	ldr	r0, [pc, #20]	; (801181c <MX_USART1_UART_Init+0x4c>)
 8011808:	f7f4 fcaa 	bl	8006160 <HAL_UART_Init>
 801180c:	4603      	mov	r3, r0
 801180e:	2b00      	cmp	r3, #0
 8011810:	d001      	beq.n	8011816 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8011812:	f7ff fcbb 	bl	801118c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8011816:	bf00      	nop
 8011818:	bd80      	pop	{r7, pc}
 801181a:	bf00      	nop
 801181c:	20005c3c 	.word	0x20005c3c
 8011820:	40011000 	.word	0x40011000
 8011824:	000186a0 	.word	0x000186a0

08011828 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8011828:	b580      	push	{r7, lr}
 801182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 801182c:	4b11      	ldr	r3, [pc, #68]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 801182e:	4a12      	ldr	r2, [pc, #72]	; (8011878 <MX_USART6_UART_Init+0x50>)
 8011830:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8011832:	4b10      	ldr	r3, [pc, #64]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 8011834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8011838:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 801183a:	4b0e      	ldr	r3, [pc, #56]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 801183c:	2200      	movs	r2, #0
 801183e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8011840:	4b0c      	ldr	r3, [pc, #48]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 8011842:	2200      	movs	r2, #0
 8011844:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8011846:	4b0b      	ldr	r3, [pc, #44]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 8011848:	2200      	movs	r2, #0
 801184a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 801184c:	4b09      	ldr	r3, [pc, #36]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 801184e:	220c      	movs	r2, #12
 8011850:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011852:	4b08      	ldr	r3, [pc, #32]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 8011854:	2200      	movs	r2, #0
 8011856:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8011858:	4b06      	ldr	r3, [pc, #24]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 801185a:	2200      	movs	r2, #0
 801185c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 801185e:	4805      	ldr	r0, [pc, #20]	; (8011874 <MX_USART6_UART_Init+0x4c>)
 8011860:	f7f4 fc7e 	bl	8006160 <HAL_UART_Init>
 8011864:	4603      	mov	r3, r0
 8011866:	2b00      	cmp	r3, #0
 8011868:	d001      	beq.n	801186e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 801186a:	f7ff fc8f 	bl	801118c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 801186e:	bf00      	nop
 8011870:	bd80      	pop	{r7, pc}
 8011872:	bf00      	nop
 8011874:	20005c80 	.word	0x20005c80
 8011878:	40011400 	.word	0x40011400

0801187c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b08c      	sub	sp, #48	; 0x30
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011884:	f107 031c 	add.w	r3, r7, #28
 8011888:	2200      	movs	r2, #0
 801188a:	601a      	str	r2, [r3, #0]
 801188c:	605a      	str	r2, [r3, #4]
 801188e:	609a      	str	r2, [r3, #8]
 8011890:	60da      	str	r2, [r3, #12]
 8011892:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	4a6a      	ldr	r2, [pc, #424]	; (8011a44 <HAL_UART_MspInit+0x1c8>)
 801189a:	4293      	cmp	r3, r2
 801189c:	d164      	bne.n	8011968 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 801189e:	2300      	movs	r3, #0
 80118a0:	61bb      	str	r3, [r7, #24]
 80118a2:	4b69      	ldr	r3, [pc, #420]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80118a6:	4a68      	ldr	r2, [pc, #416]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118a8:	f043 0310 	orr.w	r3, r3, #16
 80118ac:	6453      	str	r3, [r2, #68]	; 0x44
 80118ae:	4b66      	ldr	r3, [pc, #408]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80118b2:	f003 0310 	and.w	r3, r3, #16
 80118b6:	61bb      	str	r3, [r7, #24]
 80118b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80118ba:	2300      	movs	r3, #0
 80118bc:	617b      	str	r3, [r7, #20]
 80118be:	4b62      	ldr	r3, [pc, #392]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118c2:	4a61      	ldr	r2, [pc, #388]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118c4:	f043 0302 	orr.w	r3, r3, #2
 80118c8:	6313      	str	r3, [r2, #48]	; 0x30
 80118ca:	4b5f      	ldr	r3, [pc, #380]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80118cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118ce:	f003 0302 	and.w	r3, r3, #2
 80118d2:	617b      	str	r3, [r7, #20]
 80118d4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80118d6:	23c0      	movs	r3, #192	; 0xc0
 80118d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80118da:	2302      	movs	r3, #2
 80118dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80118de:	2300      	movs	r3, #0
 80118e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80118e2:	2303      	movs	r3, #3
 80118e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80118e6:	2307      	movs	r3, #7
 80118e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80118ea:	f107 031c 	add.w	r3, r7, #28
 80118ee:	4619      	mov	r1, r3
 80118f0:	4856      	ldr	r0, [pc, #344]	; (8011a4c <HAL_UART_MspInit+0x1d0>)
 80118f2:	f7f0 fee5 	bl	80026c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80118f6:	4b56      	ldr	r3, [pc, #344]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 80118f8:	4a56      	ldr	r2, [pc, #344]	; (8011a54 <HAL_UART_MspInit+0x1d8>)
 80118fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80118fc:	4b54      	ldr	r3, [pc, #336]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 80118fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011902:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011904:	4b52      	ldr	r3, [pc, #328]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011906:	2200      	movs	r2, #0
 8011908:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801190a:	4b51      	ldr	r3, [pc, #324]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 801190c:	2200      	movs	r2, #0
 801190e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8011910:	4b4f      	ldr	r3, [pc, #316]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011912:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011916:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011918:	4b4d      	ldr	r3, [pc, #308]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 801191a:	2200      	movs	r2, #0
 801191c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801191e:	4b4c      	ldr	r3, [pc, #304]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011920:	2200      	movs	r2, #0
 8011922:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8011924:	4b4a      	ldr	r3, [pc, #296]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011926:	f44f 7280 	mov.w	r2, #256	; 0x100
 801192a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 801192c:	4b48      	ldr	r3, [pc, #288]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 801192e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011932:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011934:	4b46      	ldr	r3, [pc, #280]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011936:	2200      	movs	r2, #0
 8011938:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 801193a:	4845      	ldr	r0, [pc, #276]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 801193c:	f7f0 faa4 	bl	8001e88 <HAL_DMA_Init>
 8011940:	4603      	mov	r3, r0
 8011942:	2b00      	cmp	r3, #0
 8011944:	d001      	beq.n	801194a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8011946:	f7ff fc21 	bl	801118c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	4a40      	ldr	r2, [pc, #256]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 801194e:	639a      	str	r2, [r3, #56]	; 0x38
 8011950:	4a3f      	ldr	r2, [pc, #252]	; (8011a50 <HAL_UART_MspInit+0x1d4>)
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8011956:	2200      	movs	r2, #0
 8011958:	2103      	movs	r1, #3
 801195a:	2025      	movs	r0, #37	; 0x25
 801195c:	f7f0 fa6a 	bl	8001e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8011960:	2025      	movs	r0, #37	; 0x25
 8011962:	f7f0 fa83 	bl	8001e6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8011966:	e069      	b.n	8011a3c <HAL_UART_MspInit+0x1c0>
  else if(uartHandle->Instance==USART6)
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	4a3a      	ldr	r2, [pc, #232]	; (8011a58 <HAL_UART_MspInit+0x1dc>)
 801196e:	4293      	cmp	r3, r2
 8011970:	d164      	bne.n	8011a3c <HAL_UART_MspInit+0x1c0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8011972:	2300      	movs	r3, #0
 8011974:	613b      	str	r3, [r7, #16]
 8011976:	4b34      	ldr	r3, [pc, #208]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 8011978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801197a:	4a33      	ldr	r2, [pc, #204]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 801197c:	f043 0320 	orr.w	r3, r3, #32
 8011980:	6453      	str	r3, [r2, #68]	; 0x44
 8011982:	4b31      	ldr	r3, [pc, #196]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 8011984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011986:	f003 0320 	and.w	r3, r3, #32
 801198a:	613b      	str	r3, [r7, #16]
 801198c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801198e:	2300      	movs	r3, #0
 8011990:	60fb      	str	r3, [r7, #12]
 8011992:	4b2d      	ldr	r3, [pc, #180]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 8011994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011996:	4a2c      	ldr	r2, [pc, #176]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 8011998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801199c:	6313      	str	r3, [r2, #48]	; 0x30
 801199e:	4b2a      	ldr	r3, [pc, #168]	; (8011a48 <HAL_UART_MspInit+0x1cc>)
 80119a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80119a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119a6:	60fb      	str	r3, [r7, #12]
 80119a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80119aa:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80119ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80119b0:	2302      	movs	r3, #2
 80119b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80119b4:	2300      	movs	r3, #0
 80119b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80119b8:	2303      	movs	r3, #3
 80119ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80119bc:	2308      	movs	r3, #8
 80119be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80119c0:	f107 031c 	add.w	r3, r7, #28
 80119c4:	4619      	mov	r1, r3
 80119c6:	4825      	ldr	r0, [pc, #148]	; (8011a5c <HAL_UART_MspInit+0x1e0>)
 80119c8:	f7f0 fe7a 	bl	80026c0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80119cc:	4b24      	ldr	r3, [pc, #144]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119ce:	4a25      	ldr	r2, [pc, #148]	; (8011a64 <HAL_UART_MspInit+0x1e8>)
 80119d0:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80119d2:	4b23      	ldr	r3, [pc, #140]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119d4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80119d8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80119da:	4b21      	ldr	r3, [pc, #132]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119dc:	2200      	movs	r2, #0
 80119de:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80119e0:	4b1f      	ldr	r3, [pc, #124]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119e2:	2200      	movs	r2, #0
 80119e4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80119e6:	4b1e      	ldr	r3, [pc, #120]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80119ec:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80119ee:	4b1c      	ldr	r3, [pc, #112]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119f0:	2200      	movs	r2, #0
 80119f2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80119f4:	4b1a      	ldr	r3, [pc, #104]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119f6:	2200      	movs	r2, #0
 80119f8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80119fa:	4b19      	ldr	r3, [pc, #100]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 80119fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011a00:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8011a02:	4b17      	ldr	r3, [pc, #92]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 8011a04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011a08:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011a0a:	4b15      	ldr	r3, [pc, #84]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8011a10:	4813      	ldr	r0, [pc, #76]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 8011a12:	f7f0 fa39 	bl	8001e88 <HAL_DMA_Init>
 8011a16:	4603      	mov	r3, r0
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d001      	beq.n	8011a20 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8011a1c:	f7ff fbb6 	bl	801118c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	4a0f      	ldr	r2, [pc, #60]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 8011a24:	639a      	str	r2, [r3, #56]	; 0x38
 8011a26:	4a0e      	ldr	r2, [pc, #56]	; (8011a60 <HAL_UART_MspInit+0x1e4>)
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 2, 0);
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	2102      	movs	r1, #2
 8011a30:	2047      	movs	r0, #71	; 0x47
 8011a32:	f7f0 f9ff 	bl	8001e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8011a36:	2047      	movs	r0, #71	; 0x47
 8011a38:	f7f0 fa18 	bl	8001e6c <HAL_NVIC_EnableIRQ>
}
 8011a3c:	bf00      	nop
 8011a3e:	3730      	adds	r7, #48	; 0x30
 8011a40:	46bd      	mov	sp, r7
 8011a42:	bd80      	pop	{r7, pc}
 8011a44:	40011000 	.word	0x40011000
 8011a48:	40023800 	.word	0x40023800
 8011a4c:	40020400 	.word	0x40020400
 8011a50:	20005bdc 	.word	0x20005bdc
 8011a54:	40026488 	.word	0x40026488
 8011a58:	40011400 	.word	0x40011400
 8011a5c:	40021800 	.word	0x40021800
 8011a60:	20005b7c 	.word	0x20005b7c
 8011a64:	40026428 	.word	0x40026428

08011a68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	4912      	ldr	r1, [pc, #72]	; (8011ab8 <MX_USB_DEVICE_Init+0x50>)
 8011a70:	4812      	ldr	r0, [pc, #72]	; (8011abc <MX_USB_DEVICE_Init+0x54>)
 8011a72:	f7f6 fdb3 	bl	80085dc <USBD_Init>
 8011a76:	4603      	mov	r3, r0
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d001      	beq.n	8011a80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011a7c:	f7ff fb86 	bl	801118c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011a80:	490f      	ldr	r1, [pc, #60]	; (8011ac0 <MX_USB_DEVICE_Init+0x58>)
 8011a82:	480e      	ldr	r0, [pc, #56]	; (8011abc <MX_USB_DEVICE_Init+0x54>)
 8011a84:	f7f6 fdda 	bl	800863c <USBD_RegisterClass>
 8011a88:	4603      	mov	r3, r0
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d001      	beq.n	8011a92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011a8e:	f7ff fb7d 	bl	801118c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011a92:	490c      	ldr	r1, [pc, #48]	; (8011ac4 <MX_USB_DEVICE_Init+0x5c>)
 8011a94:	4809      	ldr	r0, [pc, #36]	; (8011abc <MX_USB_DEVICE_Init+0x54>)
 8011a96:	f7f6 fd2b 	bl	80084f0 <USBD_CDC_RegisterInterface>
 8011a9a:	4603      	mov	r3, r0
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d001      	beq.n	8011aa4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011aa0:	f7ff fb74 	bl	801118c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011aa4:	4805      	ldr	r0, [pc, #20]	; (8011abc <MX_USB_DEVICE_Init+0x54>)
 8011aa6:	f7f6 fdf0 	bl	800868a <USBD_Start>
 8011aaa:	4603      	mov	r3, r0
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d001      	beq.n	8011ab4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011ab0:	f7ff fb6c 	bl	801118c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011ab4:	bf00      	nop
 8011ab6:	bd80      	pop	{r7, pc}
 8011ab8:	20000158 	.word	0x20000158
 8011abc:	20005cc4 	.word	0x20005cc4
 8011ac0:	20000014 	.word	0x20000014
 8011ac4:	20000144 	.word	0x20000144

08011ac8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011acc:	2200      	movs	r2, #0
 8011ace:	4905      	ldr	r1, [pc, #20]	; (8011ae4 <CDC_Init_FS+0x1c>)
 8011ad0:	4805      	ldr	r0, [pc, #20]	; (8011ae8 <CDC_Init_FS+0x20>)
 8011ad2:	f7f6 fd22 	bl	800851a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011ad6:	4905      	ldr	r1, [pc, #20]	; (8011aec <CDC_Init_FS+0x24>)
 8011ad8:	4803      	ldr	r0, [pc, #12]	; (8011ae8 <CDC_Init_FS+0x20>)
 8011ada:	f7f6 fd3c 	bl	8008556 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011ade:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	bd80      	pop	{r7, pc}
 8011ae4:	20006794 	.word	0x20006794
 8011ae8:	20005cc4 	.word	0x20005cc4
 8011aec:	20005f94 	.word	0x20005f94

08011af0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011af0:	b480      	push	{r7}
 8011af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011af4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	46bd      	mov	sp, r7
 8011afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afe:	4770      	bx	lr

08011b00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b083      	sub	sp, #12
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	4603      	mov	r3, r0
 8011b08:	6039      	str	r1, [r7, #0]
 8011b0a:	71fb      	strb	r3, [r7, #7]
 8011b0c:	4613      	mov	r3, r2
 8011b0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011b10:	79fb      	ldrb	r3, [r7, #7]
 8011b12:	2b23      	cmp	r3, #35	; 0x23
 8011b14:	d84a      	bhi.n	8011bac <CDC_Control_FS+0xac>
 8011b16:	a201      	add	r2, pc, #4	; (adr r2, 8011b1c <CDC_Control_FS+0x1c>)
 8011b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b1c:	08011bad 	.word	0x08011bad
 8011b20:	08011bad 	.word	0x08011bad
 8011b24:	08011bad 	.word	0x08011bad
 8011b28:	08011bad 	.word	0x08011bad
 8011b2c:	08011bad 	.word	0x08011bad
 8011b30:	08011bad 	.word	0x08011bad
 8011b34:	08011bad 	.word	0x08011bad
 8011b38:	08011bad 	.word	0x08011bad
 8011b3c:	08011bad 	.word	0x08011bad
 8011b40:	08011bad 	.word	0x08011bad
 8011b44:	08011bad 	.word	0x08011bad
 8011b48:	08011bad 	.word	0x08011bad
 8011b4c:	08011bad 	.word	0x08011bad
 8011b50:	08011bad 	.word	0x08011bad
 8011b54:	08011bad 	.word	0x08011bad
 8011b58:	08011bad 	.word	0x08011bad
 8011b5c:	08011bad 	.word	0x08011bad
 8011b60:	08011bad 	.word	0x08011bad
 8011b64:	08011bad 	.word	0x08011bad
 8011b68:	08011bad 	.word	0x08011bad
 8011b6c:	08011bad 	.word	0x08011bad
 8011b70:	08011bad 	.word	0x08011bad
 8011b74:	08011bad 	.word	0x08011bad
 8011b78:	08011bad 	.word	0x08011bad
 8011b7c:	08011bad 	.word	0x08011bad
 8011b80:	08011bad 	.word	0x08011bad
 8011b84:	08011bad 	.word	0x08011bad
 8011b88:	08011bad 	.word	0x08011bad
 8011b8c:	08011bad 	.word	0x08011bad
 8011b90:	08011bad 	.word	0x08011bad
 8011b94:	08011bad 	.word	0x08011bad
 8011b98:	08011bad 	.word	0x08011bad
 8011b9c:	08011bad 	.word	0x08011bad
 8011ba0:	08011bad 	.word	0x08011bad
 8011ba4:	08011bad 	.word	0x08011bad
 8011ba8:	08011bad 	.word	0x08011bad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011bac:	bf00      	nop
  }

  return (USBD_OK);
 8011bae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	370c      	adds	r7, #12
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bba:	4770      	bx	lr

08011bbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b082      	sub	sp, #8
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
 8011bc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	
	usb_cdc_unpackage(Buf, Len);
 8011bc6:	6839      	ldr	r1, [r7, #0]
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f7fd fbc1 	bl	800f350 <usb_cdc_unpackage>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011bce:	6879      	ldr	r1, [r7, #4]
 8011bd0:	4805      	ldr	r0, [pc, #20]	; (8011be8 <CDC_Receive_FS+0x2c>)
 8011bd2:	f7f6 fcc0 	bl	8008556 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011bd6:	4804      	ldr	r0, [pc, #16]	; (8011be8 <CDC_Receive_FS+0x2c>)
 8011bd8:	f7f6 fcd6 	bl	8008588 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011bdc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011bde:	4618      	mov	r0, r3
 8011be0:	3708      	adds	r7, #8
 8011be2:	46bd      	mov	sp, r7
 8011be4:	bd80      	pop	{r7, pc}
 8011be6:	bf00      	nop
 8011be8:	20005cc4 	.word	0x20005cc4

08011bec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011bec:	b480      	push	{r7}
 8011bee:	b087      	sub	sp, #28
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	4613      	mov	r3, r2
 8011bf8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011bfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c02:	4618      	mov	r0, r3
 8011c04:	371c      	adds	r7, #28
 8011c06:	46bd      	mov	sp, r7
 8011c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0c:	4770      	bx	lr
	...

08011c10 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b08a      	sub	sp, #40	; 0x28
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011c18:	f107 0314 	add.w	r3, r7, #20
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	601a      	str	r2, [r3, #0]
 8011c20:	605a      	str	r2, [r3, #4]
 8011c22:	609a      	str	r2, [r3, #8]
 8011c24:	60da      	str	r2, [r3, #12]
 8011c26:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011c30:	d13a      	bne.n	8011ca8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011c32:	2300      	movs	r3, #0
 8011c34:	613b      	str	r3, [r7, #16]
 8011c36:	4b1e      	ldr	r3, [pc, #120]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c3a:	4a1d      	ldr	r2, [pc, #116]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c3c:	f043 0301 	orr.w	r3, r3, #1
 8011c40:	6313      	str	r3, [r2, #48]	; 0x30
 8011c42:	4b1b      	ldr	r3, [pc, #108]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c46:	f003 0301 	and.w	r3, r3, #1
 8011c4a:	613b      	str	r3, [r7, #16]
 8011c4c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8011c4e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c54:	2302      	movs	r3, #2
 8011c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c58:	2300      	movs	r3, #0
 8011c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011c5c:	2303      	movs	r3, #3
 8011c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011c60:	230a      	movs	r3, #10
 8011c62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c64:	f107 0314 	add.w	r3, r7, #20
 8011c68:	4619      	mov	r1, r3
 8011c6a:	4812      	ldr	r0, [pc, #72]	; (8011cb4 <HAL_PCD_MspInit+0xa4>)
 8011c6c:	f7f0 fd28 	bl	80026c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011c70:	4b0f      	ldr	r3, [pc, #60]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c74:	4a0e      	ldr	r2, [pc, #56]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c7a:	6353      	str	r3, [r2, #52]	; 0x34
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	60fb      	str	r3, [r7, #12]
 8011c80:	4b0b      	ldr	r3, [pc, #44]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011c84:	4a0a      	ldr	r2, [pc, #40]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011c8a:	6453      	str	r3, [r2, #68]	; 0x44
 8011c8c:	4b08      	ldr	r3, [pc, #32]	; (8011cb0 <HAL_PCD_MspInit+0xa0>)
 8011c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011c94:	60fb      	str	r3, [r7, #12]
 8011c96:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8011c98:	2200      	movs	r2, #0
 8011c9a:	2101      	movs	r1, #1
 8011c9c:	2043      	movs	r0, #67	; 0x43
 8011c9e:	f7f0 f8c9 	bl	8001e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011ca2:	2043      	movs	r0, #67	; 0x43
 8011ca4:	f7f0 f8e2 	bl	8001e6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011ca8:	bf00      	nop
 8011caa:	3728      	adds	r7, #40	; 0x28
 8011cac:	46bd      	mov	sp, r7
 8011cae:	bd80      	pop	{r7, pc}
 8011cb0:	40023800 	.word	0x40023800
 8011cb4:	40020000 	.word	0x40020000

08011cb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	b082      	sub	sp, #8
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011ccc:	4619      	mov	r1, r3
 8011cce:	4610      	mov	r0, r2
 8011cd0:	f7f6 fd26 	bl	8008720 <USBD_LL_SetupStage>
}
 8011cd4:	bf00      	nop
 8011cd6:	3708      	adds	r7, #8
 8011cd8:	46bd      	mov	sp, r7
 8011cda:	bd80      	pop	{r7, pc}

08011cdc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b082      	sub	sp, #8
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
 8011ce4:	460b      	mov	r3, r1
 8011ce6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011cee:	78fa      	ldrb	r2, [r7, #3]
 8011cf0:	6879      	ldr	r1, [r7, #4]
 8011cf2:	4613      	mov	r3, r2
 8011cf4:	00db      	lsls	r3, r3, #3
 8011cf6:	1a9b      	subs	r3, r3, r2
 8011cf8:	009b      	lsls	r3, r3, #2
 8011cfa:	440b      	add	r3, r1
 8011cfc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011d00:	681a      	ldr	r2, [r3, #0]
 8011d02:	78fb      	ldrb	r3, [r7, #3]
 8011d04:	4619      	mov	r1, r3
 8011d06:	f7f6 fd60 	bl	80087ca <USBD_LL_DataOutStage>
}
 8011d0a:	bf00      	nop
 8011d0c:	3708      	adds	r7, #8
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}

08011d12 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d12:	b580      	push	{r7, lr}
 8011d14:	b082      	sub	sp, #8
 8011d16:	af00      	add	r7, sp, #0
 8011d18:	6078      	str	r0, [r7, #4]
 8011d1a:	460b      	mov	r3, r1
 8011d1c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011d24:	78fa      	ldrb	r2, [r7, #3]
 8011d26:	6879      	ldr	r1, [r7, #4]
 8011d28:	4613      	mov	r3, r2
 8011d2a:	00db      	lsls	r3, r3, #3
 8011d2c:	1a9b      	subs	r3, r3, r2
 8011d2e:	009b      	lsls	r3, r3, #2
 8011d30:	440b      	add	r3, r1
 8011d32:	3348      	adds	r3, #72	; 0x48
 8011d34:	681a      	ldr	r2, [r3, #0]
 8011d36:	78fb      	ldrb	r3, [r7, #3]
 8011d38:	4619      	mov	r1, r3
 8011d3a:	f7f6 fda9 	bl	8008890 <USBD_LL_DataInStage>
}
 8011d3e:	bf00      	nop
 8011d40:	3708      	adds	r7, #8
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bd80      	pop	{r7, pc}

08011d46 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d46:	b580      	push	{r7, lr}
 8011d48:	b082      	sub	sp, #8
 8011d4a:	af00      	add	r7, sp, #0
 8011d4c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d54:	4618      	mov	r0, r3
 8011d56:	f7f6 febd 	bl	8008ad4 <USBD_LL_SOF>
}
 8011d5a:	bf00      	nop
 8011d5c:	3708      	adds	r7, #8
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}

08011d62 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d62:	b580      	push	{r7, lr}
 8011d64:	b084      	sub	sp, #16
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011d6a:	2301      	movs	r3, #1
 8011d6c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	68db      	ldr	r3, [r3, #12]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d102      	bne.n	8011d7c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011d76:	2300      	movs	r3, #0
 8011d78:	73fb      	strb	r3, [r7, #15]
 8011d7a:	e008      	b.n	8011d8e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	68db      	ldr	r3, [r3, #12]
 8011d80:	2b02      	cmp	r3, #2
 8011d82:	d102      	bne.n	8011d8a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011d84:	2301      	movs	r3, #1
 8011d86:	73fb      	strb	r3, [r7, #15]
 8011d88:	e001      	b.n	8011d8e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011d8a:	f7ff f9ff 	bl	801118c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d94:	7bfa      	ldrb	r2, [r7, #15]
 8011d96:	4611      	mov	r1, r2
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7f6 fe5d 	bl	8008a58 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011da4:	4618      	mov	r0, r3
 8011da6:	f7f6 fe09 	bl	80089bc <USBD_LL_Reset>
}
 8011daa:	bf00      	nop
 8011dac:	3710      	adds	r7, #16
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}
	...

08011db4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b082      	sub	sp, #8
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f7f6 fe58 	bl	8008a78 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	687a      	ldr	r2, [r7, #4]
 8011dd4:	6812      	ldr	r2, [r2, #0]
 8011dd6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011dda:	f043 0301 	orr.w	r3, r3, #1
 8011dde:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	6a1b      	ldr	r3, [r3, #32]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d005      	beq.n	8011df4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011de8:	4b04      	ldr	r3, [pc, #16]	; (8011dfc <HAL_PCD_SuspendCallback+0x48>)
 8011dea:	691b      	ldr	r3, [r3, #16]
 8011dec:	4a03      	ldr	r2, [pc, #12]	; (8011dfc <HAL_PCD_SuspendCallback+0x48>)
 8011dee:	f043 0306 	orr.w	r3, r3, #6
 8011df2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011df4:	bf00      	nop
 8011df6:	3708      	adds	r7, #8
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}
 8011dfc:	e000ed00 	.word	0xe000ed00

08011e00 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b082      	sub	sp, #8
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f7f6 fe48 	bl	8008aa4 <USBD_LL_Resume>
}
 8011e14:	bf00      	nop
 8011e16:	3708      	adds	r7, #8
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}

08011e1c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b082      	sub	sp, #8
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	6078      	str	r0, [r7, #4]
 8011e24:	460b      	mov	r3, r1
 8011e26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e2e:	78fa      	ldrb	r2, [r7, #3]
 8011e30:	4611      	mov	r1, r2
 8011e32:	4618      	mov	r0, r3
 8011e34:	f7f6 fe96 	bl	8008b64 <USBD_LL_IsoOUTIncomplete>
}
 8011e38:	bf00      	nop
 8011e3a:	3708      	adds	r7, #8
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}

08011e40 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
 8011e48:	460b      	mov	r3, r1
 8011e4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e52:	78fa      	ldrb	r2, [r7, #3]
 8011e54:	4611      	mov	r1, r2
 8011e56:	4618      	mov	r0, r3
 8011e58:	f7f6 fe5e 	bl	8008b18 <USBD_LL_IsoINIncomplete>
}
 8011e5c:	bf00      	nop
 8011e5e:	3708      	adds	r7, #8
 8011e60:	46bd      	mov	sp, r7
 8011e62:	bd80      	pop	{r7, pc}

08011e64 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e64:	b580      	push	{r7, lr}
 8011e66:	b082      	sub	sp, #8
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e72:	4618      	mov	r0, r3
 8011e74:	f7f6 fe9c 	bl	8008bb0 <USBD_LL_DevConnected>
}
 8011e78:	bf00      	nop
 8011e7a:	3708      	adds	r7, #8
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}

08011e80 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b082      	sub	sp, #8
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f7f6 fe99 	bl	8008bc6 <USBD_LL_DevDisconnected>
}
 8011e94:	bf00      	nop
 8011e96:	3708      	adds	r7, #8
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}

08011e9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011e9c:	b580      	push	{r7, lr}
 8011e9e:	b082      	sub	sp, #8
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	781b      	ldrb	r3, [r3, #0]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d13c      	bne.n	8011f26 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011eac:	4a20      	ldr	r2, [pc, #128]	; (8011f30 <USBD_LL_Init+0x94>)
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	4a1e      	ldr	r2, [pc, #120]	; (8011f30 <USBD_LL_Init+0x94>)
 8011eb8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011ebc:	4b1c      	ldr	r3, [pc, #112]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ebe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011ec2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011ec4:	4b1a      	ldr	r3, [pc, #104]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ec6:	2204      	movs	r2, #4
 8011ec8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011eca:	4b19      	ldr	r3, [pc, #100]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ecc:	2202      	movs	r2, #2
 8011ece:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011ed0:	4b17      	ldr	r3, [pc, #92]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011ed6:	4b16      	ldr	r3, [pc, #88]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ed8:	2202      	movs	r2, #2
 8011eda:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011edc:	4b14      	ldr	r3, [pc, #80]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ede:	2200      	movs	r2, #0
 8011ee0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011ee2:	4b13      	ldr	r3, [pc, #76]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ee4:	2200      	movs	r2, #0
 8011ee6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011ee8:	4b11      	ldr	r3, [pc, #68]	; (8011f30 <USBD_LL_Init+0x94>)
 8011eea:	2200      	movs	r2, #0
 8011eec:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011eee:	4b10      	ldr	r3, [pc, #64]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ef0:	2200      	movs	r2, #0
 8011ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011ef4:	4b0e      	ldr	r3, [pc, #56]	; (8011f30 <USBD_LL_Init+0x94>)
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011efa:	480d      	ldr	r0, [pc, #52]	; (8011f30 <USBD_LL_Init+0x94>)
 8011efc:	f7f0 fdd8 	bl	8002ab0 <HAL_PCD_Init>
 8011f00:	4603      	mov	r3, r0
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d001      	beq.n	8011f0a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011f06:	f7ff f941 	bl	801118c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011f0a:	2180      	movs	r1, #128	; 0x80
 8011f0c:	4808      	ldr	r0, [pc, #32]	; (8011f30 <USBD_LL_Init+0x94>)
 8011f0e:	f7f1 ff36 	bl	8003d7e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011f12:	2240      	movs	r2, #64	; 0x40
 8011f14:	2100      	movs	r1, #0
 8011f16:	4806      	ldr	r0, [pc, #24]	; (8011f30 <USBD_LL_Init+0x94>)
 8011f18:	f7f1 feea 	bl	8003cf0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011f1c:	2280      	movs	r2, #128	; 0x80
 8011f1e:	2101      	movs	r1, #1
 8011f20:	4803      	ldr	r0, [pc, #12]	; (8011f30 <USBD_LL_Init+0x94>)
 8011f22:	f7f1 fee5 	bl	8003cf0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011f26:	2300      	movs	r3, #0
}
 8011f28:	4618      	mov	r0, r3
 8011f2a:	3708      	adds	r7, #8
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}
 8011f30:	20006f94 	.word	0x20006f94

08011f34 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b084      	sub	sp, #16
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f40:	2300      	movs	r3, #0
 8011f42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	f7f0 fecd 	bl	8002cea <HAL_PCD_Start>
 8011f50:	4603      	mov	r3, r0
 8011f52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f54:	7bfb      	ldrb	r3, [r7, #15]
 8011f56:	4618      	mov	r0, r3
 8011f58:	f000 f942 	bl	80121e0 <USBD_Get_USB_Status>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f60:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	3710      	adds	r7, #16
 8011f66:	46bd      	mov	sp, r7
 8011f68:	bd80      	pop	{r7, pc}

08011f6a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011f6a:	b580      	push	{r7, lr}
 8011f6c:	b084      	sub	sp, #16
 8011f6e:	af00      	add	r7, sp, #0
 8011f70:	6078      	str	r0, [r7, #4]
 8011f72:	4608      	mov	r0, r1
 8011f74:	4611      	mov	r1, r2
 8011f76:	461a      	mov	r2, r3
 8011f78:	4603      	mov	r3, r0
 8011f7a:	70fb      	strb	r3, [r7, #3]
 8011f7c:	460b      	mov	r3, r1
 8011f7e:	70bb      	strb	r3, [r7, #2]
 8011f80:	4613      	mov	r3, r2
 8011f82:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f84:	2300      	movs	r3, #0
 8011f86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f88:	2300      	movs	r3, #0
 8011f8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011f92:	78bb      	ldrb	r3, [r7, #2]
 8011f94:	883a      	ldrh	r2, [r7, #0]
 8011f96:	78f9      	ldrb	r1, [r7, #3]
 8011f98:	f7f1 fab1 	bl	80034fe <HAL_PCD_EP_Open>
 8011f9c:	4603      	mov	r3, r0
 8011f9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fa0:	7bfb      	ldrb	r3, [r7, #15]
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f000 f91c 	bl	80121e0 <USBD_Get_USB_Status>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fac:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fae:	4618      	mov	r0, r3
 8011fb0:	3710      	adds	r7, #16
 8011fb2:	46bd      	mov	sp, r7
 8011fb4:	bd80      	pop	{r7, pc}

08011fb6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011fb6:	b580      	push	{r7, lr}
 8011fb8:	b084      	sub	sp, #16
 8011fba:	af00      	add	r7, sp, #0
 8011fbc:	6078      	str	r0, [r7, #4]
 8011fbe:	460b      	mov	r3, r1
 8011fc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011fd0:	78fa      	ldrb	r2, [r7, #3]
 8011fd2:	4611      	mov	r1, r2
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f7f1 fafa 	bl	80035ce <HAL_PCD_EP_Close>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fde:	7bfb      	ldrb	r3, [r7, #15]
 8011fe0:	4618      	mov	r0, r3
 8011fe2:	f000 f8fd 	bl	80121e0 <USBD_Get_USB_Status>
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fea:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	3710      	adds	r7, #16
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	bd80      	pop	{r7, pc}

08011ff4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b084      	sub	sp, #16
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
 8011ffc:	460b      	mov	r3, r1
 8011ffe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012000:	2300      	movs	r3, #0
 8012002:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012004:	2300      	movs	r3, #0
 8012006:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801200e:	78fa      	ldrb	r2, [r7, #3]
 8012010:	4611      	mov	r1, r2
 8012012:	4618      	mov	r0, r3
 8012014:	f7f1 fbd2 	bl	80037bc <HAL_PCD_EP_SetStall>
 8012018:	4603      	mov	r3, r0
 801201a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801201c:	7bfb      	ldrb	r3, [r7, #15]
 801201e:	4618      	mov	r0, r3
 8012020:	f000 f8de 	bl	80121e0 <USBD_Get_USB_Status>
 8012024:	4603      	mov	r3, r0
 8012026:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012028:	7bbb      	ldrb	r3, [r7, #14]
}
 801202a:	4618      	mov	r0, r3
 801202c:	3710      	adds	r7, #16
 801202e:	46bd      	mov	sp, r7
 8012030:	bd80      	pop	{r7, pc}

08012032 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012032:	b580      	push	{r7, lr}
 8012034:	b084      	sub	sp, #16
 8012036:	af00      	add	r7, sp, #0
 8012038:	6078      	str	r0, [r7, #4]
 801203a:	460b      	mov	r3, r1
 801203c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801203e:	2300      	movs	r3, #0
 8012040:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012042:	2300      	movs	r3, #0
 8012044:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801204c:	78fa      	ldrb	r2, [r7, #3]
 801204e:	4611      	mov	r1, r2
 8012050:	4618      	mov	r0, r3
 8012052:	f7f1 fc17 	bl	8003884 <HAL_PCD_EP_ClrStall>
 8012056:	4603      	mov	r3, r0
 8012058:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801205a:	7bfb      	ldrb	r3, [r7, #15]
 801205c:	4618      	mov	r0, r3
 801205e:	f000 f8bf 	bl	80121e0 <USBD_Get_USB_Status>
 8012062:	4603      	mov	r3, r0
 8012064:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012066:	7bbb      	ldrb	r3, [r7, #14]
}
 8012068:	4618      	mov	r0, r3
 801206a:	3710      	adds	r7, #16
 801206c:	46bd      	mov	sp, r7
 801206e:	bd80      	pop	{r7, pc}

08012070 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012070:	b480      	push	{r7}
 8012072:	b085      	sub	sp, #20
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
 8012078:	460b      	mov	r3, r1
 801207a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012082:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012088:	2b00      	cmp	r3, #0
 801208a:	da0b      	bge.n	80120a4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801208c:	78fb      	ldrb	r3, [r7, #3]
 801208e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012092:	68f9      	ldr	r1, [r7, #12]
 8012094:	4613      	mov	r3, r2
 8012096:	00db      	lsls	r3, r3, #3
 8012098:	1a9b      	subs	r3, r3, r2
 801209a:	009b      	lsls	r3, r3, #2
 801209c:	440b      	add	r3, r1
 801209e:	333e      	adds	r3, #62	; 0x3e
 80120a0:	781b      	ldrb	r3, [r3, #0]
 80120a2:	e00b      	b.n	80120bc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80120a4:	78fb      	ldrb	r3, [r7, #3]
 80120a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80120aa:	68f9      	ldr	r1, [r7, #12]
 80120ac:	4613      	mov	r3, r2
 80120ae:	00db      	lsls	r3, r3, #3
 80120b0:	1a9b      	subs	r3, r3, r2
 80120b2:	009b      	lsls	r3, r3, #2
 80120b4:	440b      	add	r3, r1
 80120b6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80120ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 80120bc:	4618      	mov	r0, r3
 80120be:	3714      	adds	r7, #20
 80120c0:	46bd      	mov	sp, r7
 80120c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c6:	4770      	bx	lr

080120c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b084      	sub	sp, #16
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	460b      	mov	r3, r1
 80120d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80120d4:	2300      	movs	r3, #0
 80120d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120d8:	2300      	movs	r3, #0
 80120da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80120e2:	78fa      	ldrb	r2, [r7, #3]
 80120e4:	4611      	mov	r1, r2
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7f1 f9e4 	bl	80034b4 <HAL_PCD_SetAddress>
 80120ec:	4603      	mov	r3, r0
 80120ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120f0:	7bfb      	ldrb	r3, [r7, #15]
 80120f2:	4618      	mov	r0, r3
 80120f4:	f000 f874 	bl	80121e0 <USBD_Get_USB_Status>
 80120f8:	4603      	mov	r3, r0
 80120fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80120fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3710      	adds	r7, #16
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}

08012106 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012106:	b580      	push	{r7, lr}
 8012108:	b086      	sub	sp, #24
 801210a:	af00      	add	r7, sp, #0
 801210c:	60f8      	str	r0, [r7, #12]
 801210e:	607a      	str	r2, [r7, #4]
 8012110:	603b      	str	r3, [r7, #0]
 8012112:	460b      	mov	r3, r1
 8012114:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012116:	2300      	movs	r3, #0
 8012118:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801211a:	2300      	movs	r3, #0
 801211c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012124:	7af9      	ldrb	r1, [r7, #11]
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	687a      	ldr	r2, [r7, #4]
 801212a:	f7f1 fafd 	bl	8003728 <HAL_PCD_EP_Transmit>
 801212e:	4603      	mov	r3, r0
 8012130:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012132:	7dfb      	ldrb	r3, [r7, #23]
 8012134:	4618      	mov	r0, r3
 8012136:	f000 f853 	bl	80121e0 <USBD_Get_USB_Status>
 801213a:	4603      	mov	r3, r0
 801213c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801213e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012140:	4618      	mov	r0, r3
 8012142:	3718      	adds	r7, #24
 8012144:	46bd      	mov	sp, r7
 8012146:	bd80      	pop	{r7, pc}

08012148 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b086      	sub	sp, #24
 801214c:	af00      	add	r7, sp, #0
 801214e:	60f8      	str	r0, [r7, #12]
 8012150:	607a      	str	r2, [r7, #4]
 8012152:	603b      	str	r3, [r7, #0]
 8012154:	460b      	mov	r3, r1
 8012156:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012158:	2300      	movs	r3, #0
 801215a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801215c:	2300      	movs	r3, #0
 801215e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012166:	7af9      	ldrb	r1, [r7, #11]
 8012168:	683b      	ldr	r3, [r7, #0]
 801216a:	687a      	ldr	r2, [r7, #4]
 801216c:	f7f1 fa79 	bl	8003662 <HAL_PCD_EP_Receive>
 8012170:	4603      	mov	r3, r0
 8012172:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012174:	7dfb      	ldrb	r3, [r7, #23]
 8012176:	4618      	mov	r0, r3
 8012178:	f000 f832 	bl	80121e0 <USBD_Get_USB_Status>
 801217c:	4603      	mov	r3, r0
 801217e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012180:	7dbb      	ldrb	r3, [r7, #22]
}
 8012182:	4618      	mov	r0, r3
 8012184:	3718      	adds	r7, #24
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}

0801218a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801218a:	b580      	push	{r7, lr}
 801218c:	b082      	sub	sp, #8
 801218e:	af00      	add	r7, sp, #0
 8012190:	6078      	str	r0, [r7, #4]
 8012192:	460b      	mov	r3, r1
 8012194:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801219c:	78fa      	ldrb	r2, [r7, #3]
 801219e:	4611      	mov	r1, r2
 80121a0:	4618      	mov	r0, r3
 80121a2:	f7f1 faa9 	bl	80036f8 <HAL_PCD_EP_GetRxCount>
 80121a6:	4603      	mov	r3, r0
}
 80121a8:	4618      	mov	r0, r3
 80121aa:	3708      	adds	r7, #8
 80121ac:	46bd      	mov	sp, r7
 80121ae:	bd80      	pop	{r7, pc}

080121b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80121b0:	b480      	push	{r7}
 80121b2:	b083      	sub	sp, #12
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80121b8:	4b03      	ldr	r3, [pc, #12]	; (80121c8 <USBD_static_malloc+0x18>)
}
 80121ba:	4618      	mov	r0, r3
 80121bc:	370c      	adds	r7, #12
 80121be:	46bd      	mov	sp, r7
 80121c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c4:	4770      	bx	lr
 80121c6:	bf00      	nop
 80121c8:	20004bec 	.word	0x20004bec

080121cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80121cc:	b480      	push	{r7}
 80121ce:	b083      	sub	sp, #12
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	6078      	str	r0, [r7, #4]

}
 80121d4:	bf00      	nop
 80121d6:	370c      	adds	r7, #12
 80121d8:	46bd      	mov	sp, r7
 80121da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121de:	4770      	bx	lr

080121e0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80121e0:	b480      	push	{r7}
 80121e2:	b085      	sub	sp, #20
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	4603      	mov	r3, r0
 80121e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80121ea:	2300      	movs	r3, #0
 80121ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80121ee:	79fb      	ldrb	r3, [r7, #7]
 80121f0:	2b03      	cmp	r3, #3
 80121f2:	d817      	bhi.n	8012224 <USBD_Get_USB_Status+0x44>
 80121f4:	a201      	add	r2, pc, #4	; (adr r2, 80121fc <USBD_Get_USB_Status+0x1c>)
 80121f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fa:	bf00      	nop
 80121fc:	0801220d 	.word	0x0801220d
 8012200:	08012213 	.word	0x08012213
 8012204:	08012219 	.word	0x08012219
 8012208:	0801221f 	.word	0x0801221f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801220c:	2300      	movs	r3, #0
 801220e:	73fb      	strb	r3, [r7, #15]
    break;
 8012210:	e00b      	b.n	801222a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012212:	2303      	movs	r3, #3
 8012214:	73fb      	strb	r3, [r7, #15]
    break;
 8012216:	e008      	b.n	801222a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012218:	2301      	movs	r3, #1
 801221a:	73fb      	strb	r3, [r7, #15]
    break;
 801221c:	e005      	b.n	801222a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801221e:	2303      	movs	r3, #3
 8012220:	73fb      	strb	r3, [r7, #15]
    break;
 8012222:	e002      	b.n	801222a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012224:	2303      	movs	r3, #3
 8012226:	73fb      	strb	r3, [r7, #15]
    break;
 8012228:	bf00      	nop
  }
  return usb_status;
 801222a:	7bfb      	ldrb	r3, [r7, #15]
}
 801222c:	4618      	mov	r0, r3
 801222e:	3714      	adds	r7, #20
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr

08012238 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012238:	b480      	push	{r7}
 801223a:	b083      	sub	sp, #12
 801223c:	af00      	add	r7, sp, #0
 801223e:	4603      	mov	r3, r0
 8012240:	6039      	str	r1, [r7, #0]
 8012242:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012244:	683b      	ldr	r3, [r7, #0]
 8012246:	2212      	movs	r2, #18
 8012248:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801224a:	4b03      	ldr	r3, [pc, #12]	; (8012258 <USBD_FS_DeviceDescriptor+0x20>)
}
 801224c:	4618      	mov	r0, r3
 801224e:	370c      	adds	r7, #12
 8012250:	46bd      	mov	sp, r7
 8012252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012256:	4770      	bx	lr
 8012258:	20000174 	.word	0x20000174

0801225c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801225c:	b480      	push	{r7}
 801225e:	b083      	sub	sp, #12
 8012260:	af00      	add	r7, sp, #0
 8012262:	4603      	mov	r3, r0
 8012264:	6039      	str	r1, [r7, #0]
 8012266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012268:	683b      	ldr	r3, [r7, #0]
 801226a:	2204      	movs	r2, #4
 801226c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801226e:	4b03      	ldr	r3, [pc, #12]	; (801227c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012270:	4618      	mov	r0, r3
 8012272:	370c      	adds	r7, #12
 8012274:	46bd      	mov	sp, r7
 8012276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227a:	4770      	bx	lr
 801227c:	20000188 	.word	0x20000188

08012280 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012280:	b580      	push	{r7, lr}
 8012282:	b082      	sub	sp, #8
 8012284:	af00      	add	r7, sp, #0
 8012286:	4603      	mov	r3, r0
 8012288:	6039      	str	r1, [r7, #0]
 801228a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801228c:	79fb      	ldrb	r3, [r7, #7]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d105      	bne.n	801229e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012292:	683a      	ldr	r2, [r7, #0]
 8012294:	4907      	ldr	r1, [pc, #28]	; (80122b4 <USBD_FS_ProductStrDescriptor+0x34>)
 8012296:	4808      	ldr	r0, [pc, #32]	; (80122b8 <USBD_FS_ProductStrDescriptor+0x38>)
 8012298:	f7f7 fa29 	bl	80096ee <USBD_GetString>
 801229c:	e004      	b.n	80122a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801229e:	683a      	ldr	r2, [r7, #0]
 80122a0:	4904      	ldr	r1, [pc, #16]	; (80122b4 <USBD_FS_ProductStrDescriptor+0x34>)
 80122a2:	4805      	ldr	r0, [pc, #20]	; (80122b8 <USBD_FS_ProductStrDescriptor+0x38>)
 80122a4:	f7f7 fa23 	bl	80096ee <USBD_GetString>
  }
  return USBD_StrDesc;
 80122a8:	4b02      	ldr	r3, [pc, #8]	; (80122b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3708      	adds	r7, #8
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	2000739c 	.word	0x2000739c
 80122b8:	0801542c 	.word	0x0801542c

080122bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80122bc:	b580      	push	{r7, lr}
 80122be:	b082      	sub	sp, #8
 80122c0:	af00      	add	r7, sp, #0
 80122c2:	4603      	mov	r3, r0
 80122c4:	6039      	str	r1, [r7, #0]
 80122c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80122c8:	683a      	ldr	r2, [r7, #0]
 80122ca:	4904      	ldr	r1, [pc, #16]	; (80122dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80122cc:	4804      	ldr	r0, [pc, #16]	; (80122e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80122ce:	f7f7 fa0e 	bl	80096ee <USBD_GetString>
  return USBD_StrDesc;
 80122d2:	4b02      	ldr	r3, [pc, #8]	; (80122dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80122d4:	4618      	mov	r0, r3
 80122d6:	3708      	adds	r7, #8
 80122d8:	46bd      	mov	sp, r7
 80122da:	bd80      	pop	{r7, pc}
 80122dc:	2000739c 	.word	0x2000739c
 80122e0:	08015444 	.word	0x08015444

080122e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80122e4:	b580      	push	{r7, lr}
 80122e6:	b082      	sub	sp, #8
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	4603      	mov	r3, r0
 80122ec:	6039      	str	r1, [r7, #0]
 80122ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80122f0:	683b      	ldr	r3, [r7, #0]
 80122f2:	221a      	movs	r2, #26
 80122f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80122f6:	f000 f843 	bl	8012380 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80122fa:	4b02      	ldr	r3, [pc, #8]	; (8012304 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80122fc:	4618      	mov	r0, r3
 80122fe:	3708      	adds	r7, #8
 8012300:	46bd      	mov	sp, r7
 8012302:	bd80      	pop	{r7, pc}
 8012304:	2000018c 	.word	0x2000018c

08012308 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b082      	sub	sp, #8
 801230c:	af00      	add	r7, sp, #0
 801230e:	4603      	mov	r3, r0
 8012310:	6039      	str	r1, [r7, #0]
 8012312:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012314:	79fb      	ldrb	r3, [r7, #7]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d105      	bne.n	8012326 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801231a:	683a      	ldr	r2, [r7, #0]
 801231c:	4907      	ldr	r1, [pc, #28]	; (801233c <USBD_FS_ConfigStrDescriptor+0x34>)
 801231e:	4808      	ldr	r0, [pc, #32]	; (8012340 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012320:	f7f7 f9e5 	bl	80096ee <USBD_GetString>
 8012324:	e004      	b.n	8012330 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012326:	683a      	ldr	r2, [r7, #0]
 8012328:	4904      	ldr	r1, [pc, #16]	; (801233c <USBD_FS_ConfigStrDescriptor+0x34>)
 801232a:	4805      	ldr	r0, [pc, #20]	; (8012340 <USBD_FS_ConfigStrDescriptor+0x38>)
 801232c:	f7f7 f9df 	bl	80096ee <USBD_GetString>
  }
  return USBD_StrDesc;
 8012330:	4b02      	ldr	r3, [pc, #8]	; (801233c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012332:	4618      	mov	r0, r3
 8012334:	3708      	adds	r7, #8
 8012336:	46bd      	mov	sp, r7
 8012338:	bd80      	pop	{r7, pc}
 801233a:	bf00      	nop
 801233c:	2000739c 	.word	0x2000739c
 8012340:	08015458 	.word	0x08015458

08012344 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012344:	b580      	push	{r7, lr}
 8012346:	b082      	sub	sp, #8
 8012348:	af00      	add	r7, sp, #0
 801234a:	4603      	mov	r3, r0
 801234c:	6039      	str	r1, [r7, #0]
 801234e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012350:	79fb      	ldrb	r3, [r7, #7]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d105      	bne.n	8012362 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012356:	683a      	ldr	r2, [r7, #0]
 8012358:	4907      	ldr	r1, [pc, #28]	; (8012378 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801235a:	4808      	ldr	r0, [pc, #32]	; (801237c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801235c:	f7f7 f9c7 	bl	80096ee <USBD_GetString>
 8012360:	e004      	b.n	801236c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012362:	683a      	ldr	r2, [r7, #0]
 8012364:	4904      	ldr	r1, [pc, #16]	; (8012378 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012366:	4805      	ldr	r0, [pc, #20]	; (801237c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012368:	f7f7 f9c1 	bl	80096ee <USBD_GetString>
  }
  return USBD_StrDesc;
 801236c:	4b02      	ldr	r3, [pc, #8]	; (8012378 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801236e:	4618      	mov	r0, r3
 8012370:	3708      	adds	r7, #8
 8012372:	46bd      	mov	sp, r7
 8012374:	bd80      	pop	{r7, pc}
 8012376:	bf00      	nop
 8012378:	2000739c 	.word	0x2000739c
 801237c:	08015464 	.word	0x08015464

08012380 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b084      	sub	sp, #16
 8012384:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012386:	4b0f      	ldr	r3, [pc, #60]	; (80123c4 <Get_SerialNum+0x44>)
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801238c:	4b0e      	ldr	r3, [pc, #56]	; (80123c8 <Get_SerialNum+0x48>)
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012392:	4b0e      	ldr	r3, [pc, #56]	; (80123cc <Get_SerialNum+0x4c>)
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012398:	68fa      	ldr	r2, [r7, #12]
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	4413      	add	r3, r2
 801239e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d009      	beq.n	80123ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80123a6:	2208      	movs	r2, #8
 80123a8:	4909      	ldr	r1, [pc, #36]	; (80123d0 <Get_SerialNum+0x50>)
 80123aa:	68f8      	ldr	r0, [r7, #12]
 80123ac:	f000 f814 	bl	80123d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80123b0:	2204      	movs	r2, #4
 80123b2:	4908      	ldr	r1, [pc, #32]	; (80123d4 <Get_SerialNum+0x54>)
 80123b4:	68b8      	ldr	r0, [r7, #8]
 80123b6:	f000 f80f 	bl	80123d8 <IntToUnicode>
  }
}
 80123ba:	bf00      	nop
 80123bc:	3710      	adds	r7, #16
 80123be:	46bd      	mov	sp, r7
 80123c0:	bd80      	pop	{r7, pc}
 80123c2:	bf00      	nop
 80123c4:	1fff7a10 	.word	0x1fff7a10
 80123c8:	1fff7a14 	.word	0x1fff7a14
 80123cc:	1fff7a18 	.word	0x1fff7a18
 80123d0:	2000018e 	.word	0x2000018e
 80123d4:	2000019e 	.word	0x2000019e

080123d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80123d8:	b480      	push	{r7}
 80123da:	b087      	sub	sp, #28
 80123dc:	af00      	add	r7, sp, #0
 80123de:	60f8      	str	r0, [r7, #12]
 80123e0:	60b9      	str	r1, [r7, #8]
 80123e2:	4613      	mov	r3, r2
 80123e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80123e6:	2300      	movs	r3, #0
 80123e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80123ea:	2300      	movs	r3, #0
 80123ec:	75fb      	strb	r3, [r7, #23]
 80123ee:	e027      	b.n	8012440 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	0f1b      	lsrs	r3, r3, #28
 80123f4:	2b09      	cmp	r3, #9
 80123f6:	d80b      	bhi.n	8012410 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	0f1b      	lsrs	r3, r3, #28
 80123fc:	b2da      	uxtb	r2, r3
 80123fe:	7dfb      	ldrb	r3, [r7, #23]
 8012400:	005b      	lsls	r3, r3, #1
 8012402:	4619      	mov	r1, r3
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	440b      	add	r3, r1
 8012408:	3230      	adds	r2, #48	; 0x30
 801240a:	b2d2      	uxtb	r2, r2
 801240c:	701a      	strb	r2, [r3, #0]
 801240e:	e00a      	b.n	8012426 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	0f1b      	lsrs	r3, r3, #28
 8012414:	b2da      	uxtb	r2, r3
 8012416:	7dfb      	ldrb	r3, [r7, #23]
 8012418:	005b      	lsls	r3, r3, #1
 801241a:	4619      	mov	r1, r3
 801241c:	68bb      	ldr	r3, [r7, #8]
 801241e:	440b      	add	r3, r1
 8012420:	3237      	adds	r2, #55	; 0x37
 8012422:	b2d2      	uxtb	r2, r2
 8012424:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012426:	68fb      	ldr	r3, [r7, #12]
 8012428:	011b      	lsls	r3, r3, #4
 801242a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801242c:	7dfb      	ldrb	r3, [r7, #23]
 801242e:	005b      	lsls	r3, r3, #1
 8012430:	3301      	adds	r3, #1
 8012432:	68ba      	ldr	r2, [r7, #8]
 8012434:	4413      	add	r3, r2
 8012436:	2200      	movs	r2, #0
 8012438:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801243a:	7dfb      	ldrb	r3, [r7, #23]
 801243c:	3301      	adds	r3, #1
 801243e:	75fb      	strb	r3, [r7, #23]
 8012440:	7dfa      	ldrb	r2, [r7, #23]
 8012442:	79fb      	ldrb	r3, [r7, #7]
 8012444:	429a      	cmp	r2, r3
 8012446:	d3d3      	bcc.n	80123f0 <IntToUnicode+0x18>
  }
}
 8012448:	bf00      	nop
 801244a:	bf00      	nop
 801244c:	371c      	adds	r7, #28
 801244e:	46bd      	mov	sp, r7
 8012450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012454:	4770      	bx	lr
	...

08012458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8012458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8012490 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 801245c:	480d      	ldr	r0, [pc, #52]	; (8012494 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 801245e:	490e      	ldr	r1, [pc, #56]	; (8012498 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8012460:	4a0e      	ldr	r2, [pc, #56]	; (801249c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8012462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8012464:	e002      	b.n	801246c <LoopCopyDataInit>

08012466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8012466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8012468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801246a:	3304      	adds	r3, #4

0801246c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801246c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801246e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8012470:	d3f9      	bcc.n	8012466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8012472:	4a0b      	ldr	r2, [pc, #44]	; (80124a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8012474:	4c0b      	ldr	r4, [pc, #44]	; (80124a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8012476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8012478:	e001      	b.n	801247e <LoopFillZerobss>

0801247a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801247a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801247c:	3204      	adds	r2, #4

0801247e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801247e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8012480:	d3fb      	bcc.n	801247a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8012482:	f7ff f86f 	bl	8011564 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8012486:	f000 f811 	bl	80124ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801248a:	f7fe fdd9 	bl	8011040 <main>
  bx  lr    
 801248e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8012490:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8012494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8012498:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 801249c:	08015ea0 	.word	0x08015ea0
  ldr r2, =_sbss
 80124a0:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80124a4:	200075ac 	.word	0x200075ac

080124a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80124a8:	e7fe      	b.n	80124a8 <ADC_IRQHandler>
	...

080124ac <__libc_init_array>:
 80124ac:	b570      	push	{r4, r5, r6, lr}
 80124ae:	4d0d      	ldr	r5, [pc, #52]	; (80124e4 <__libc_init_array+0x38>)
 80124b0:	4c0d      	ldr	r4, [pc, #52]	; (80124e8 <__libc_init_array+0x3c>)
 80124b2:	1b64      	subs	r4, r4, r5
 80124b4:	10a4      	asrs	r4, r4, #2
 80124b6:	2600      	movs	r6, #0
 80124b8:	42a6      	cmp	r6, r4
 80124ba:	d109      	bne.n	80124d0 <__libc_init_array+0x24>
 80124bc:	4d0b      	ldr	r5, [pc, #44]	; (80124ec <__libc_init_array+0x40>)
 80124be:	4c0c      	ldr	r4, [pc, #48]	; (80124f0 <__libc_init_array+0x44>)
 80124c0:	f002 ff2e 	bl	8015320 <_init>
 80124c4:	1b64      	subs	r4, r4, r5
 80124c6:	10a4      	asrs	r4, r4, #2
 80124c8:	2600      	movs	r6, #0
 80124ca:	42a6      	cmp	r6, r4
 80124cc:	d105      	bne.n	80124da <__libc_init_array+0x2e>
 80124ce:	bd70      	pop	{r4, r5, r6, pc}
 80124d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80124d4:	4798      	blx	r3
 80124d6:	3601      	adds	r6, #1
 80124d8:	e7ee      	b.n	80124b8 <__libc_init_array+0xc>
 80124da:	f855 3b04 	ldr.w	r3, [r5], #4
 80124de:	4798      	blx	r3
 80124e0:	3601      	adds	r6, #1
 80124e2:	e7f2      	b.n	80124ca <__libc_init_array+0x1e>
 80124e4:	08015e98 	.word	0x08015e98
 80124e8:	08015e98 	.word	0x08015e98
 80124ec:	08015e98 	.word	0x08015e98
 80124f0:	08015e9c 	.word	0x08015e9c

080124f4 <memcpy>:
 80124f4:	440a      	add	r2, r1
 80124f6:	4291      	cmp	r1, r2
 80124f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80124fc:	d100      	bne.n	8012500 <memcpy+0xc>
 80124fe:	4770      	bx	lr
 8012500:	b510      	push	{r4, lr}
 8012502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012506:	f803 4f01 	strb.w	r4, [r3, #1]!
 801250a:	4291      	cmp	r1, r2
 801250c:	d1f9      	bne.n	8012502 <memcpy+0xe>
 801250e:	bd10      	pop	{r4, pc}

08012510 <memset>:
 8012510:	4402      	add	r2, r0
 8012512:	4603      	mov	r3, r0
 8012514:	4293      	cmp	r3, r2
 8012516:	d100      	bne.n	801251a <memset+0xa>
 8012518:	4770      	bx	lr
 801251a:	f803 1b01 	strb.w	r1, [r3], #1
 801251e:	e7f9      	b.n	8012514 <memset+0x4>

08012520 <siprintf>:
 8012520:	b40e      	push	{r1, r2, r3}
 8012522:	b500      	push	{lr}
 8012524:	b09c      	sub	sp, #112	; 0x70
 8012526:	ab1d      	add	r3, sp, #116	; 0x74
 8012528:	9002      	str	r0, [sp, #8]
 801252a:	9006      	str	r0, [sp, #24]
 801252c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012530:	4809      	ldr	r0, [pc, #36]	; (8012558 <siprintf+0x38>)
 8012532:	9107      	str	r1, [sp, #28]
 8012534:	9104      	str	r1, [sp, #16]
 8012536:	4909      	ldr	r1, [pc, #36]	; (801255c <siprintf+0x3c>)
 8012538:	f853 2b04 	ldr.w	r2, [r3], #4
 801253c:	9105      	str	r1, [sp, #20]
 801253e:	6800      	ldr	r0, [r0, #0]
 8012540:	9301      	str	r3, [sp, #4]
 8012542:	a902      	add	r1, sp, #8
 8012544:	f000 f870 	bl	8012628 <_svfiprintf_r>
 8012548:	9b02      	ldr	r3, [sp, #8]
 801254a:	2200      	movs	r2, #0
 801254c:	701a      	strb	r2, [r3, #0]
 801254e:	b01c      	add	sp, #112	; 0x70
 8012550:	f85d eb04 	ldr.w	lr, [sp], #4
 8012554:	b003      	add	sp, #12
 8012556:	4770      	bx	lr
 8012558:	200001a8 	.word	0x200001a8
 801255c:	ffff0208 	.word	0xffff0208

08012560 <strcpy>:
 8012560:	4603      	mov	r3, r0
 8012562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012566:	f803 2b01 	strb.w	r2, [r3], #1
 801256a:	2a00      	cmp	r2, #0
 801256c:	d1f9      	bne.n	8012562 <strcpy+0x2>
 801256e:	4770      	bx	lr

08012570 <__ssputs_r>:
 8012570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012574:	688e      	ldr	r6, [r1, #8]
 8012576:	429e      	cmp	r6, r3
 8012578:	4682      	mov	sl, r0
 801257a:	460c      	mov	r4, r1
 801257c:	4690      	mov	r8, r2
 801257e:	461f      	mov	r7, r3
 8012580:	d838      	bhi.n	80125f4 <__ssputs_r+0x84>
 8012582:	898a      	ldrh	r2, [r1, #12]
 8012584:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012588:	d032      	beq.n	80125f0 <__ssputs_r+0x80>
 801258a:	6825      	ldr	r5, [r4, #0]
 801258c:	6909      	ldr	r1, [r1, #16]
 801258e:	eba5 0901 	sub.w	r9, r5, r1
 8012592:	6965      	ldr	r5, [r4, #20]
 8012594:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012598:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801259c:	3301      	adds	r3, #1
 801259e:	444b      	add	r3, r9
 80125a0:	106d      	asrs	r5, r5, #1
 80125a2:	429d      	cmp	r5, r3
 80125a4:	bf38      	it	cc
 80125a6:	461d      	movcc	r5, r3
 80125a8:	0553      	lsls	r3, r2, #21
 80125aa:	d531      	bpl.n	8012610 <__ssputs_r+0xa0>
 80125ac:	4629      	mov	r1, r5
 80125ae:	f000 fb39 	bl	8012c24 <_malloc_r>
 80125b2:	4606      	mov	r6, r0
 80125b4:	b950      	cbnz	r0, 80125cc <__ssputs_r+0x5c>
 80125b6:	230c      	movs	r3, #12
 80125b8:	f8ca 3000 	str.w	r3, [sl]
 80125bc:	89a3      	ldrh	r3, [r4, #12]
 80125be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80125c2:	81a3      	strh	r3, [r4, #12]
 80125c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80125c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125cc:	6921      	ldr	r1, [r4, #16]
 80125ce:	464a      	mov	r2, r9
 80125d0:	f7ff ff90 	bl	80124f4 <memcpy>
 80125d4:	89a3      	ldrh	r3, [r4, #12]
 80125d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80125da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125de:	81a3      	strh	r3, [r4, #12]
 80125e0:	6126      	str	r6, [r4, #16]
 80125e2:	6165      	str	r5, [r4, #20]
 80125e4:	444e      	add	r6, r9
 80125e6:	eba5 0509 	sub.w	r5, r5, r9
 80125ea:	6026      	str	r6, [r4, #0]
 80125ec:	60a5      	str	r5, [r4, #8]
 80125ee:	463e      	mov	r6, r7
 80125f0:	42be      	cmp	r6, r7
 80125f2:	d900      	bls.n	80125f6 <__ssputs_r+0x86>
 80125f4:	463e      	mov	r6, r7
 80125f6:	4632      	mov	r2, r6
 80125f8:	6820      	ldr	r0, [r4, #0]
 80125fa:	4641      	mov	r1, r8
 80125fc:	f000 faa8 	bl	8012b50 <memmove>
 8012600:	68a3      	ldr	r3, [r4, #8]
 8012602:	6822      	ldr	r2, [r4, #0]
 8012604:	1b9b      	subs	r3, r3, r6
 8012606:	4432      	add	r2, r6
 8012608:	60a3      	str	r3, [r4, #8]
 801260a:	6022      	str	r2, [r4, #0]
 801260c:	2000      	movs	r0, #0
 801260e:	e7db      	b.n	80125c8 <__ssputs_r+0x58>
 8012610:	462a      	mov	r2, r5
 8012612:	f000 fb61 	bl	8012cd8 <_realloc_r>
 8012616:	4606      	mov	r6, r0
 8012618:	2800      	cmp	r0, #0
 801261a:	d1e1      	bne.n	80125e0 <__ssputs_r+0x70>
 801261c:	6921      	ldr	r1, [r4, #16]
 801261e:	4650      	mov	r0, sl
 8012620:	f000 fab0 	bl	8012b84 <_free_r>
 8012624:	e7c7      	b.n	80125b6 <__ssputs_r+0x46>
	...

08012628 <_svfiprintf_r>:
 8012628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801262c:	4698      	mov	r8, r3
 801262e:	898b      	ldrh	r3, [r1, #12]
 8012630:	061b      	lsls	r3, r3, #24
 8012632:	b09d      	sub	sp, #116	; 0x74
 8012634:	4607      	mov	r7, r0
 8012636:	460d      	mov	r5, r1
 8012638:	4614      	mov	r4, r2
 801263a:	d50e      	bpl.n	801265a <_svfiprintf_r+0x32>
 801263c:	690b      	ldr	r3, [r1, #16]
 801263e:	b963      	cbnz	r3, 801265a <_svfiprintf_r+0x32>
 8012640:	2140      	movs	r1, #64	; 0x40
 8012642:	f000 faef 	bl	8012c24 <_malloc_r>
 8012646:	6028      	str	r0, [r5, #0]
 8012648:	6128      	str	r0, [r5, #16]
 801264a:	b920      	cbnz	r0, 8012656 <_svfiprintf_r+0x2e>
 801264c:	230c      	movs	r3, #12
 801264e:	603b      	str	r3, [r7, #0]
 8012650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012654:	e0d1      	b.n	80127fa <_svfiprintf_r+0x1d2>
 8012656:	2340      	movs	r3, #64	; 0x40
 8012658:	616b      	str	r3, [r5, #20]
 801265a:	2300      	movs	r3, #0
 801265c:	9309      	str	r3, [sp, #36]	; 0x24
 801265e:	2320      	movs	r3, #32
 8012660:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012664:	f8cd 800c 	str.w	r8, [sp, #12]
 8012668:	2330      	movs	r3, #48	; 0x30
 801266a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012814 <_svfiprintf_r+0x1ec>
 801266e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012672:	f04f 0901 	mov.w	r9, #1
 8012676:	4623      	mov	r3, r4
 8012678:	469a      	mov	sl, r3
 801267a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801267e:	b10a      	cbz	r2, 8012684 <_svfiprintf_r+0x5c>
 8012680:	2a25      	cmp	r2, #37	; 0x25
 8012682:	d1f9      	bne.n	8012678 <_svfiprintf_r+0x50>
 8012684:	ebba 0b04 	subs.w	fp, sl, r4
 8012688:	d00b      	beq.n	80126a2 <_svfiprintf_r+0x7a>
 801268a:	465b      	mov	r3, fp
 801268c:	4622      	mov	r2, r4
 801268e:	4629      	mov	r1, r5
 8012690:	4638      	mov	r0, r7
 8012692:	f7ff ff6d 	bl	8012570 <__ssputs_r>
 8012696:	3001      	adds	r0, #1
 8012698:	f000 80aa 	beq.w	80127f0 <_svfiprintf_r+0x1c8>
 801269c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801269e:	445a      	add	r2, fp
 80126a0:	9209      	str	r2, [sp, #36]	; 0x24
 80126a2:	f89a 3000 	ldrb.w	r3, [sl]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	f000 80a2 	beq.w	80127f0 <_svfiprintf_r+0x1c8>
 80126ac:	2300      	movs	r3, #0
 80126ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80126b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126b6:	f10a 0a01 	add.w	sl, sl, #1
 80126ba:	9304      	str	r3, [sp, #16]
 80126bc:	9307      	str	r3, [sp, #28]
 80126be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80126c2:	931a      	str	r3, [sp, #104]	; 0x68
 80126c4:	4654      	mov	r4, sl
 80126c6:	2205      	movs	r2, #5
 80126c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126cc:	4851      	ldr	r0, [pc, #324]	; (8012814 <_svfiprintf_r+0x1ec>)
 80126ce:	f7ed fd97 	bl	8000200 <memchr>
 80126d2:	9a04      	ldr	r2, [sp, #16]
 80126d4:	b9d8      	cbnz	r0, 801270e <_svfiprintf_r+0xe6>
 80126d6:	06d0      	lsls	r0, r2, #27
 80126d8:	bf44      	itt	mi
 80126da:	2320      	movmi	r3, #32
 80126dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80126e0:	0711      	lsls	r1, r2, #28
 80126e2:	bf44      	itt	mi
 80126e4:	232b      	movmi	r3, #43	; 0x2b
 80126e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80126ea:	f89a 3000 	ldrb.w	r3, [sl]
 80126ee:	2b2a      	cmp	r3, #42	; 0x2a
 80126f0:	d015      	beq.n	801271e <_svfiprintf_r+0xf6>
 80126f2:	9a07      	ldr	r2, [sp, #28]
 80126f4:	4654      	mov	r4, sl
 80126f6:	2000      	movs	r0, #0
 80126f8:	f04f 0c0a 	mov.w	ip, #10
 80126fc:	4621      	mov	r1, r4
 80126fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012702:	3b30      	subs	r3, #48	; 0x30
 8012704:	2b09      	cmp	r3, #9
 8012706:	d94e      	bls.n	80127a6 <_svfiprintf_r+0x17e>
 8012708:	b1b0      	cbz	r0, 8012738 <_svfiprintf_r+0x110>
 801270a:	9207      	str	r2, [sp, #28]
 801270c:	e014      	b.n	8012738 <_svfiprintf_r+0x110>
 801270e:	eba0 0308 	sub.w	r3, r0, r8
 8012712:	fa09 f303 	lsl.w	r3, r9, r3
 8012716:	4313      	orrs	r3, r2
 8012718:	9304      	str	r3, [sp, #16]
 801271a:	46a2      	mov	sl, r4
 801271c:	e7d2      	b.n	80126c4 <_svfiprintf_r+0x9c>
 801271e:	9b03      	ldr	r3, [sp, #12]
 8012720:	1d19      	adds	r1, r3, #4
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	9103      	str	r1, [sp, #12]
 8012726:	2b00      	cmp	r3, #0
 8012728:	bfbb      	ittet	lt
 801272a:	425b      	neglt	r3, r3
 801272c:	f042 0202 	orrlt.w	r2, r2, #2
 8012730:	9307      	strge	r3, [sp, #28]
 8012732:	9307      	strlt	r3, [sp, #28]
 8012734:	bfb8      	it	lt
 8012736:	9204      	strlt	r2, [sp, #16]
 8012738:	7823      	ldrb	r3, [r4, #0]
 801273a:	2b2e      	cmp	r3, #46	; 0x2e
 801273c:	d10c      	bne.n	8012758 <_svfiprintf_r+0x130>
 801273e:	7863      	ldrb	r3, [r4, #1]
 8012740:	2b2a      	cmp	r3, #42	; 0x2a
 8012742:	d135      	bne.n	80127b0 <_svfiprintf_r+0x188>
 8012744:	9b03      	ldr	r3, [sp, #12]
 8012746:	1d1a      	adds	r2, r3, #4
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	9203      	str	r2, [sp, #12]
 801274c:	2b00      	cmp	r3, #0
 801274e:	bfb8      	it	lt
 8012750:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8012754:	3402      	adds	r4, #2
 8012756:	9305      	str	r3, [sp, #20]
 8012758:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012824 <_svfiprintf_r+0x1fc>
 801275c:	7821      	ldrb	r1, [r4, #0]
 801275e:	2203      	movs	r2, #3
 8012760:	4650      	mov	r0, sl
 8012762:	f7ed fd4d 	bl	8000200 <memchr>
 8012766:	b140      	cbz	r0, 801277a <_svfiprintf_r+0x152>
 8012768:	2340      	movs	r3, #64	; 0x40
 801276a:	eba0 000a 	sub.w	r0, r0, sl
 801276e:	fa03 f000 	lsl.w	r0, r3, r0
 8012772:	9b04      	ldr	r3, [sp, #16]
 8012774:	4303      	orrs	r3, r0
 8012776:	3401      	adds	r4, #1
 8012778:	9304      	str	r3, [sp, #16]
 801277a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801277e:	4826      	ldr	r0, [pc, #152]	; (8012818 <_svfiprintf_r+0x1f0>)
 8012780:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012784:	2206      	movs	r2, #6
 8012786:	f7ed fd3b 	bl	8000200 <memchr>
 801278a:	2800      	cmp	r0, #0
 801278c:	d038      	beq.n	8012800 <_svfiprintf_r+0x1d8>
 801278e:	4b23      	ldr	r3, [pc, #140]	; (801281c <_svfiprintf_r+0x1f4>)
 8012790:	bb1b      	cbnz	r3, 80127da <_svfiprintf_r+0x1b2>
 8012792:	9b03      	ldr	r3, [sp, #12]
 8012794:	3307      	adds	r3, #7
 8012796:	f023 0307 	bic.w	r3, r3, #7
 801279a:	3308      	adds	r3, #8
 801279c:	9303      	str	r3, [sp, #12]
 801279e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127a0:	4433      	add	r3, r6
 80127a2:	9309      	str	r3, [sp, #36]	; 0x24
 80127a4:	e767      	b.n	8012676 <_svfiprintf_r+0x4e>
 80127a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80127aa:	460c      	mov	r4, r1
 80127ac:	2001      	movs	r0, #1
 80127ae:	e7a5      	b.n	80126fc <_svfiprintf_r+0xd4>
 80127b0:	2300      	movs	r3, #0
 80127b2:	3401      	adds	r4, #1
 80127b4:	9305      	str	r3, [sp, #20]
 80127b6:	4619      	mov	r1, r3
 80127b8:	f04f 0c0a 	mov.w	ip, #10
 80127bc:	4620      	mov	r0, r4
 80127be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127c2:	3a30      	subs	r2, #48	; 0x30
 80127c4:	2a09      	cmp	r2, #9
 80127c6:	d903      	bls.n	80127d0 <_svfiprintf_r+0x1a8>
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d0c5      	beq.n	8012758 <_svfiprintf_r+0x130>
 80127cc:	9105      	str	r1, [sp, #20]
 80127ce:	e7c3      	b.n	8012758 <_svfiprintf_r+0x130>
 80127d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80127d4:	4604      	mov	r4, r0
 80127d6:	2301      	movs	r3, #1
 80127d8:	e7f0      	b.n	80127bc <_svfiprintf_r+0x194>
 80127da:	ab03      	add	r3, sp, #12
 80127dc:	9300      	str	r3, [sp, #0]
 80127de:	462a      	mov	r2, r5
 80127e0:	4b0f      	ldr	r3, [pc, #60]	; (8012820 <_svfiprintf_r+0x1f8>)
 80127e2:	a904      	add	r1, sp, #16
 80127e4:	4638      	mov	r0, r7
 80127e6:	f3af 8000 	nop.w
 80127ea:	1c42      	adds	r2, r0, #1
 80127ec:	4606      	mov	r6, r0
 80127ee:	d1d6      	bne.n	801279e <_svfiprintf_r+0x176>
 80127f0:	89ab      	ldrh	r3, [r5, #12]
 80127f2:	065b      	lsls	r3, r3, #25
 80127f4:	f53f af2c 	bmi.w	8012650 <_svfiprintf_r+0x28>
 80127f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80127fa:	b01d      	add	sp, #116	; 0x74
 80127fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012800:	ab03      	add	r3, sp, #12
 8012802:	9300      	str	r3, [sp, #0]
 8012804:	462a      	mov	r2, r5
 8012806:	4b06      	ldr	r3, [pc, #24]	; (8012820 <_svfiprintf_r+0x1f8>)
 8012808:	a904      	add	r1, sp, #16
 801280a:	4638      	mov	r0, r7
 801280c:	f000 f87a 	bl	8012904 <_printf_i>
 8012810:	e7eb      	b.n	80127ea <_svfiprintf_r+0x1c2>
 8012812:	bf00      	nop
 8012814:	08015848 	.word	0x08015848
 8012818:	08015852 	.word	0x08015852
 801281c:	00000000 	.word	0x00000000
 8012820:	08012571 	.word	0x08012571
 8012824:	0801584e 	.word	0x0801584e

08012828 <_printf_common>:
 8012828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801282c:	4616      	mov	r6, r2
 801282e:	4699      	mov	r9, r3
 8012830:	688a      	ldr	r2, [r1, #8]
 8012832:	690b      	ldr	r3, [r1, #16]
 8012834:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012838:	4293      	cmp	r3, r2
 801283a:	bfb8      	it	lt
 801283c:	4613      	movlt	r3, r2
 801283e:	6033      	str	r3, [r6, #0]
 8012840:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012844:	4607      	mov	r7, r0
 8012846:	460c      	mov	r4, r1
 8012848:	b10a      	cbz	r2, 801284e <_printf_common+0x26>
 801284a:	3301      	adds	r3, #1
 801284c:	6033      	str	r3, [r6, #0]
 801284e:	6823      	ldr	r3, [r4, #0]
 8012850:	0699      	lsls	r1, r3, #26
 8012852:	bf42      	ittt	mi
 8012854:	6833      	ldrmi	r3, [r6, #0]
 8012856:	3302      	addmi	r3, #2
 8012858:	6033      	strmi	r3, [r6, #0]
 801285a:	6825      	ldr	r5, [r4, #0]
 801285c:	f015 0506 	ands.w	r5, r5, #6
 8012860:	d106      	bne.n	8012870 <_printf_common+0x48>
 8012862:	f104 0a19 	add.w	sl, r4, #25
 8012866:	68e3      	ldr	r3, [r4, #12]
 8012868:	6832      	ldr	r2, [r6, #0]
 801286a:	1a9b      	subs	r3, r3, r2
 801286c:	42ab      	cmp	r3, r5
 801286e:	dc26      	bgt.n	80128be <_printf_common+0x96>
 8012870:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012874:	1e13      	subs	r3, r2, #0
 8012876:	6822      	ldr	r2, [r4, #0]
 8012878:	bf18      	it	ne
 801287a:	2301      	movne	r3, #1
 801287c:	0692      	lsls	r2, r2, #26
 801287e:	d42b      	bmi.n	80128d8 <_printf_common+0xb0>
 8012880:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012884:	4649      	mov	r1, r9
 8012886:	4638      	mov	r0, r7
 8012888:	47c0      	blx	r8
 801288a:	3001      	adds	r0, #1
 801288c:	d01e      	beq.n	80128cc <_printf_common+0xa4>
 801288e:	6823      	ldr	r3, [r4, #0]
 8012890:	68e5      	ldr	r5, [r4, #12]
 8012892:	6832      	ldr	r2, [r6, #0]
 8012894:	f003 0306 	and.w	r3, r3, #6
 8012898:	2b04      	cmp	r3, #4
 801289a:	bf08      	it	eq
 801289c:	1aad      	subeq	r5, r5, r2
 801289e:	68a3      	ldr	r3, [r4, #8]
 80128a0:	6922      	ldr	r2, [r4, #16]
 80128a2:	bf0c      	ite	eq
 80128a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80128a8:	2500      	movne	r5, #0
 80128aa:	4293      	cmp	r3, r2
 80128ac:	bfc4      	itt	gt
 80128ae:	1a9b      	subgt	r3, r3, r2
 80128b0:	18ed      	addgt	r5, r5, r3
 80128b2:	2600      	movs	r6, #0
 80128b4:	341a      	adds	r4, #26
 80128b6:	42b5      	cmp	r5, r6
 80128b8:	d11a      	bne.n	80128f0 <_printf_common+0xc8>
 80128ba:	2000      	movs	r0, #0
 80128bc:	e008      	b.n	80128d0 <_printf_common+0xa8>
 80128be:	2301      	movs	r3, #1
 80128c0:	4652      	mov	r2, sl
 80128c2:	4649      	mov	r1, r9
 80128c4:	4638      	mov	r0, r7
 80128c6:	47c0      	blx	r8
 80128c8:	3001      	adds	r0, #1
 80128ca:	d103      	bne.n	80128d4 <_printf_common+0xac>
 80128cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80128d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128d4:	3501      	adds	r5, #1
 80128d6:	e7c6      	b.n	8012866 <_printf_common+0x3e>
 80128d8:	18e1      	adds	r1, r4, r3
 80128da:	1c5a      	adds	r2, r3, #1
 80128dc:	2030      	movs	r0, #48	; 0x30
 80128de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80128e2:	4422      	add	r2, r4
 80128e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80128e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80128ec:	3302      	adds	r3, #2
 80128ee:	e7c7      	b.n	8012880 <_printf_common+0x58>
 80128f0:	2301      	movs	r3, #1
 80128f2:	4622      	mov	r2, r4
 80128f4:	4649      	mov	r1, r9
 80128f6:	4638      	mov	r0, r7
 80128f8:	47c0      	blx	r8
 80128fa:	3001      	adds	r0, #1
 80128fc:	d0e6      	beq.n	80128cc <_printf_common+0xa4>
 80128fe:	3601      	adds	r6, #1
 8012900:	e7d9      	b.n	80128b6 <_printf_common+0x8e>
	...

08012904 <_printf_i>:
 8012904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012908:	460c      	mov	r4, r1
 801290a:	4691      	mov	r9, r2
 801290c:	7e27      	ldrb	r7, [r4, #24]
 801290e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012910:	2f78      	cmp	r7, #120	; 0x78
 8012912:	4680      	mov	r8, r0
 8012914:	469a      	mov	sl, r3
 8012916:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801291a:	d807      	bhi.n	801292c <_printf_i+0x28>
 801291c:	2f62      	cmp	r7, #98	; 0x62
 801291e:	d80a      	bhi.n	8012936 <_printf_i+0x32>
 8012920:	2f00      	cmp	r7, #0
 8012922:	f000 80d8 	beq.w	8012ad6 <_printf_i+0x1d2>
 8012926:	2f58      	cmp	r7, #88	; 0x58
 8012928:	f000 80a3 	beq.w	8012a72 <_printf_i+0x16e>
 801292c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012930:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012934:	e03a      	b.n	80129ac <_printf_i+0xa8>
 8012936:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801293a:	2b15      	cmp	r3, #21
 801293c:	d8f6      	bhi.n	801292c <_printf_i+0x28>
 801293e:	a001      	add	r0, pc, #4	; (adr r0, 8012944 <_printf_i+0x40>)
 8012940:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012944:	0801299d 	.word	0x0801299d
 8012948:	080129b1 	.word	0x080129b1
 801294c:	0801292d 	.word	0x0801292d
 8012950:	0801292d 	.word	0x0801292d
 8012954:	0801292d 	.word	0x0801292d
 8012958:	0801292d 	.word	0x0801292d
 801295c:	080129b1 	.word	0x080129b1
 8012960:	0801292d 	.word	0x0801292d
 8012964:	0801292d 	.word	0x0801292d
 8012968:	0801292d 	.word	0x0801292d
 801296c:	0801292d 	.word	0x0801292d
 8012970:	08012abd 	.word	0x08012abd
 8012974:	080129e1 	.word	0x080129e1
 8012978:	08012a9f 	.word	0x08012a9f
 801297c:	0801292d 	.word	0x0801292d
 8012980:	0801292d 	.word	0x0801292d
 8012984:	08012adf 	.word	0x08012adf
 8012988:	0801292d 	.word	0x0801292d
 801298c:	080129e1 	.word	0x080129e1
 8012990:	0801292d 	.word	0x0801292d
 8012994:	0801292d 	.word	0x0801292d
 8012998:	08012aa7 	.word	0x08012aa7
 801299c:	680b      	ldr	r3, [r1, #0]
 801299e:	1d1a      	adds	r2, r3, #4
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	600a      	str	r2, [r1, #0]
 80129a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80129a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80129ac:	2301      	movs	r3, #1
 80129ae:	e0a3      	b.n	8012af8 <_printf_i+0x1f4>
 80129b0:	6825      	ldr	r5, [r4, #0]
 80129b2:	6808      	ldr	r0, [r1, #0]
 80129b4:	062e      	lsls	r6, r5, #24
 80129b6:	f100 0304 	add.w	r3, r0, #4
 80129ba:	d50a      	bpl.n	80129d2 <_printf_i+0xce>
 80129bc:	6805      	ldr	r5, [r0, #0]
 80129be:	600b      	str	r3, [r1, #0]
 80129c0:	2d00      	cmp	r5, #0
 80129c2:	da03      	bge.n	80129cc <_printf_i+0xc8>
 80129c4:	232d      	movs	r3, #45	; 0x2d
 80129c6:	426d      	negs	r5, r5
 80129c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80129cc:	485e      	ldr	r0, [pc, #376]	; (8012b48 <_printf_i+0x244>)
 80129ce:	230a      	movs	r3, #10
 80129d0:	e019      	b.n	8012a06 <_printf_i+0x102>
 80129d2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80129d6:	6805      	ldr	r5, [r0, #0]
 80129d8:	600b      	str	r3, [r1, #0]
 80129da:	bf18      	it	ne
 80129dc:	b22d      	sxthne	r5, r5
 80129de:	e7ef      	b.n	80129c0 <_printf_i+0xbc>
 80129e0:	680b      	ldr	r3, [r1, #0]
 80129e2:	6825      	ldr	r5, [r4, #0]
 80129e4:	1d18      	adds	r0, r3, #4
 80129e6:	6008      	str	r0, [r1, #0]
 80129e8:	0628      	lsls	r0, r5, #24
 80129ea:	d501      	bpl.n	80129f0 <_printf_i+0xec>
 80129ec:	681d      	ldr	r5, [r3, #0]
 80129ee:	e002      	b.n	80129f6 <_printf_i+0xf2>
 80129f0:	0669      	lsls	r1, r5, #25
 80129f2:	d5fb      	bpl.n	80129ec <_printf_i+0xe8>
 80129f4:	881d      	ldrh	r5, [r3, #0]
 80129f6:	4854      	ldr	r0, [pc, #336]	; (8012b48 <_printf_i+0x244>)
 80129f8:	2f6f      	cmp	r7, #111	; 0x6f
 80129fa:	bf0c      	ite	eq
 80129fc:	2308      	moveq	r3, #8
 80129fe:	230a      	movne	r3, #10
 8012a00:	2100      	movs	r1, #0
 8012a02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012a06:	6866      	ldr	r6, [r4, #4]
 8012a08:	60a6      	str	r6, [r4, #8]
 8012a0a:	2e00      	cmp	r6, #0
 8012a0c:	bfa2      	ittt	ge
 8012a0e:	6821      	ldrge	r1, [r4, #0]
 8012a10:	f021 0104 	bicge.w	r1, r1, #4
 8012a14:	6021      	strge	r1, [r4, #0]
 8012a16:	b90d      	cbnz	r5, 8012a1c <_printf_i+0x118>
 8012a18:	2e00      	cmp	r6, #0
 8012a1a:	d04d      	beq.n	8012ab8 <_printf_i+0x1b4>
 8012a1c:	4616      	mov	r6, r2
 8012a1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8012a22:	fb03 5711 	mls	r7, r3, r1, r5
 8012a26:	5dc7      	ldrb	r7, [r0, r7]
 8012a28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012a2c:	462f      	mov	r7, r5
 8012a2e:	42bb      	cmp	r3, r7
 8012a30:	460d      	mov	r5, r1
 8012a32:	d9f4      	bls.n	8012a1e <_printf_i+0x11a>
 8012a34:	2b08      	cmp	r3, #8
 8012a36:	d10b      	bne.n	8012a50 <_printf_i+0x14c>
 8012a38:	6823      	ldr	r3, [r4, #0]
 8012a3a:	07df      	lsls	r7, r3, #31
 8012a3c:	d508      	bpl.n	8012a50 <_printf_i+0x14c>
 8012a3e:	6923      	ldr	r3, [r4, #16]
 8012a40:	6861      	ldr	r1, [r4, #4]
 8012a42:	4299      	cmp	r1, r3
 8012a44:	bfde      	ittt	le
 8012a46:	2330      	movle	r3, #48	; 0x30
 8012a48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012a4c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8012a50:	1b92      	subs	r2, r2, r6
 8012a52:	6122      	str	r2, [r4, #16]
 8012a54:	f8cd a000 	str.w	sl, [sp]
 8012a58:	464b      	mov	r3, r9
 8012a5a:	aa03      	add	r2, sp, #12
 8012a5c:	4621      	mov	r1, r4
 8012a5e:	4640      	mov	r0, r8
 8012a60:	f7ff fee2 	bl	8012828 <_printf_common>
 8012a64:	3001      	adds	r0, #1
 8012a66:	d14c      	bne.n	8012b02 <_printf_i+0x1fe>
 8012a68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a6c:	b004      	add	sp, #16
 8012a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a72:	4835      	ldr	r0, [pc, #212]	; (8012b48 <_printf_i+0x244>)
 8012a74:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012a78:	6823      	ldr	r3, [r4, #0]
 8012a7a:	680e      	ldr	r6, [r1, #0]
 8012a7c:	061f      	lsls	r7, r3, #24
 8012a7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8012a82:	600e      	str	r6, [r1, #0]
 8012a84:	d514      	bpl.n	8012ab0 <_printf_i+0x1ac>
 8012a86:	07d9      	lsls	r1, r3, #31
 8012a88:	bf44      	itt	mi
 8012a8a:	f043 0320 	orrmi.w	r3, r3, #32
 8012a8e:	6023      	strmi	r3, [r4, #0]
 8012a90:	b91d      	cbnz	r5, 8012a9a <_printf_i+0x196>
 8012a92:	6823      	ldr	r3, [r4, #0]
 8012a94:	f023 0320 	bic.w	r3, r3, #32
 8012a98:	6023      	str	r3, [r4, #0]
 8012a9a:	2310      	movs	r3, #16
 8012a9c:	e7b0      	b.n	8012a00 <_printf_i+0xfc>
 8012a9e:	6823      	ldr	r3, [r4, #0]
 8012aa0:	f043 0320 	orr.w	r3, r3, #32
 8012aa4:	6023      	str	r3, [r4, #0]
 8012aa6:	2378      	movs	r3, #120	; 0x78
 8012aa8:	4828      	ldr	r0, [pc, #160]	; (8012b4c <_printf_i+0x248>)
 8012aaa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012aae:	e7e3      	b.n	8012a78 <_printf_i+0x174>
 8012ab0:	065e      	lsls	r6, r3, #25
 8012ab2:	bf48      	it	mi
 8012ab4:	b2ad      	uxthmi	r5, r5
 8012ab6:	e7e6      	b.n	8012a86 <_printf_i+0x182>
 8012ab8:	4616      	mov	r6, r2
 8012aba:	e7bb      	b.n	8012a34 <_printf_i+0x130>
 8012abc:	680b      	ldr	r3, [r1, #0]
 8012abe:	6826      	ldr	r6, [r4, #0]
 8012ac0:	6960      	ldr	r0, [r4, #20]
 8012ac2:	1d1d      	adds	r5, r3, #4
 8012ac4:	600d      	str	r5, [r1, #0]
 8012ac6:	0635      	lsls	r5, r6, #24
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	d501      	bpl.n	8012ad0 <_printf_i+0x1cc>
 8012acc:	6018      	str	r0, [r3, #0]
 8012ace:	e002      	b.n	8012ad6 <_printf_i+0x1d2>
 8012ad0:	0671      	lsls	r1, r6, #25
 8012ad2:	d5fb      	bpl.n	8012acc <_printf_i+0x1c8>
 8012ad4:	8018      	strh	r0, [r3, #0]
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	6123      	str	r3, [r4, #16]
 8012ada:	4616      	mov	r6, r2
 8012adc:	e7ba      	b.n	8012a54 <_printf_i+0x150>
 8012ade:	680b      	ldr	r3, [r1, #0]
 8012ae0:	1d1a      	adds	r2, r3, #4
 8012ae2:	600a      	str	r2, [r1, #0]
 8012ae4:	681e      	ldr	r6, [r3, #0]
 8012ae6:	6862      	ldr	r2, [r4, #4]
 8012ae8:	2100      	movs	r1, #0
 8012aea:	4630      	mov	r0, r6
 8012aec:	f7ed fb88 	bl	8000200 <memchr>
 8012af0:	b108      	cbz	r0, 8012af6 <_printf_i+0x1f2>
 8012af2:	1b80      	subs	r0, r0, r6
 8012af4:	6060      	str	r0, [r4, #4]
 8012af6:	6863      	ldr	r3, [r4, #4]
 8012af8:	6123      	str	r3, [r4, #16]
 8012afa:	2300      	movs	r3, #0
 8012afc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b00:	e7a8      	b.n	8012a54 <_printf_i+0x150>
 8012b02:	6923      	ldr	r3, [r4, #16]
 8012b04:	4632      	mov	r2, r6
 8012b06:	4649      	mov	r1, r9
 8012b08:	4640      	mov	r0, r8
 8012b0a:	47d0      	blx	sl
 8012b0c:	3001      	adds	r0, #1
 8012b0e:	d0ab      	beq.n	8012a68 <_printf_i+0x164>
 8012b10:	6823      	ldr	r3, [r4, #0]
 8012b12:	079b      	lsls	r3, r3, #30
 8012b14:	d413      	bmi.n	8012b3e <_printf_i+0x23a>
 8012b16:	68e0      	ldr	r0, [r4, #12]
 8012b18:	9b03      	ldr	r3, [sp, #12]
 8012b1a:	4298      	cmp	r0, r3
 8012b1c:	bfb8      	it	lt
 8012b1e:	4618      	movlt	r0, r3
 8012b20:	e7a4      	b.n	8012a6c <_printf_i+0x168>
 8012b22:	2301      	movs	r3, #1
 8012b24:	4632      	mov	r2, r6
 8012b26:	4649      	mov	r1, r9
 8012b28:	4640      	mov	r0, r8
 8012b2a:	47d0      	blx	sl
 8012b2c:	3001      	adds	r0, #1
 8012b2e:	d09b      	beq.n	8012a68 <_printf_i+0x164>
 8012b30:	3501      	adds	r5, #1
 8012b32:	68e3      	ldr	r3, [r4, #12]
 8012b34:	9903      	ldr	r1, [sp, #12]
 8012b36:	1a5b      	subs	r3, r3, r1
 8012b38:	42ab      	cmp	r3, r5
 8012b3a:	dcf2      	bgt.n	8012b22 <_printf_i+0x21e>
 8012b3c:	e7eb      	b.n	8012b16 <_printf_i+0x212>
 8012b3e:	2500      	movs	r5, #0
 8012b40:	f104 0619 	add.w	r6, r4, #25
 8012b44:	e7f5      	b.n	8012b32 <_printf_i+0x22e>
 8012b46:	bf00      	nop
 8012b48:	08015859 	.word	0x08015859
 8012b4c:	0801586a 	.word	0x0801586a

08012b50 <memmove>:
 8012b50:	4288      	cmp	r0, r1
 8012b52:	b510      	push	{r4, lr}
 8012b54:	eb01 0402 	add.w	r4, r1, r2
 8012b58:	d902      	bls.n	8012b60 <memmove+0x10>
 8012b5a:	4284      	cmp	r4, r0
 8012b5c:	4623      	mov	r3, r4
 8012b5e:	d807      	bhi.n	8012b70 <memmove+0x20>
 8012b60:	1e43      	subs	r3, r0, #1
 8012b62:	42a1      	cmp	r1, r4
 8012b64:	d008      	beq.n	8012b78 <memmove+0x28>
 8012b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012b6e:	e7f8      	b.n	8012b62 <memmove+0x12>
 8012b70:	4402      	add	r2, r0
 8012b72:	4601      	mov	r1, r0
 8012b74:	428a      	cmp	r2, r1
 8012b76:	d100      	bne.n	8012b7a <memmove+0x2a>
 8012b78:	bd10      	pop	{r4, pc}
 8012b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012b82:	e7f7      	b.n	8012b74 <memmove+0x24>

08012b84 <_free_r>:
 8012b84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012b86:	2900      	cmp	r1, #0
 8012b88:	d048      	beq.n	8012c1c <_free_r+0x98>
 8012b8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b8e:	9001      	str	r0, [sp, #4]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	f1a1 0404 	sub.w	r4, r1, #4
 8012b96:	bfb8      	it	lt
 8012b98:	18e4      	addlt	r4, r4, r3
 8012b9a:	f000 f8d3 	bl	8012d44 <__malloc_lock>
 8012b9e:	4a20      	ldr	r2, [pc, #128]	; (8012c20 <_free_r+0x9c>)
 8012ba0:	9801      	ldr	r0, [sp, #4]
 8012ba2:	6813      	ldr	r3, [r2, #0]
 8012ba4:	4615      	mov	r5, r2
 8012ba6:	b933      	cbnz	r3, 8012bb6 <_free_r+0x32>
 8012ba8:	6063      	str	r3, [r4, #4]
 8012baa:	6014      	str	r4, [r2, #0]
 8012bac:	b003      	add	sp, #12
 8012bae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012bb2:	f000 b8cd 	b.w	8012d50 <__malloc_unlock>
 8012bb6:	42a3      	cmp	r3, r4
 8012bb8:	d90b      	bls.n	8012bd2 <_free_r+0x4e>
 8012bba:	6821      	ldr	r1, [r4, #0]
 8012bbc:	1862      	adds	r2, r4, r1
 8012bbe:	4293      	cmp	r3, r2
 8012bc0:	bf04      	itt	eq
 8012bc2:	681a      	ldreq	r2, [r3, #0]
 8012bc4:	685b      	ldreq	r3, [r3, #4]
 8012bc6:	6063      	str	r3, [r4, #4]
 8012bc8:	bf04      	itt	eq
 8012bca:	1852      	addeq	r2, r2, r1
 8012bcc:	6022      	streq	r2, [r4, #0]
 8012bce:	602c      	str	r4, [r5, #0]
 8012bd0:	e7ec      	b.n	8012bac <_free_r+0x28>
 8012bd2:	461a      	mov	r2, r3
 8012bd4:	685b      	ldr	r3, [r3, #4]
 8012bd6:	b10b      	cbz	r3, 8012bdc <_free_r+0x58>
 8012bd8:	42a3      	cmp	r3, r4
 8012bda:	d9fa      	bls.n	8012bd2 <_free_r+0x4e>
 8012bdc:	6811      	ldr	r1, [r2, #0]
 8012bde:	1855      	adds	r5, r2, r1
 8012be0:	42a5      	cmp	r5, r4
 8012be2:	d10b      	bne.n	8012bfc <_free_r+0x78>
 8012be4:	6824      	ldr	r4, [r4, #0]
 8012be6:	4421      	add	r1, r4
 8012be8:	1854      	adds	r4, r2, r1
 8012bea:	42a3      	cmp	r3, r4
 8012bec:	6011      	str	r1, [r2, #0]
 8012bee:	d1dd      	bne.n	8012bac <_free_r+0x28>
 8012bf0:	681c      	ldr	r4, [r3, #0]
 8012bf2:	685b      	ldr	r3, [r3, #4]
 8012bf4:	6053      	str	r3, [r2, #4]
 8012bf6:	4421      	add	r1, r4
 8012bf8:	6011      	str	r1, [r2, #0]
 8012bfa:	e7d7      	b.n	8012bac <_free_r+0x28>
 8012bfc:	d902      	bls.n	8012c04 <_free_r+0x80>
 8012bfe:	230c      	movs	r3, #12
 8012c00:	6003      	str	r3, [r0, #0]
 8012c02:	e7d3      	b.n	8012bac <_free_r+0x28>
 8012c04:	6825      	ldr	r5, [r4, #0]
 8012c06:	1961      	adds	r1, r4, r5
 8012c08:	428b      	cmp	r3, r1
 8012c0a:	bf04      	itt	eq
 8012c0c:	6819      	ldreq	r1, [r3, #0]
 8012c0e:	685b      	ldreq	r3, [r3, #4]
 8012c10:	6063      	str	r3, [r4, #4]
 8012c12:	bf04      	itt	eq
 8012c14:	1949      	addeq	r1, r1, r5
 8012c16:	6021      	streq	r1, [r4, #0]
 8012c18:	6054      	str	r4, [r2, #4]
 8012c1a:	e7c7      	b.n	8012bac <_free_r+0x28>
 8012c1c:	b003      	add	sp, #12
 8012c1e:	bd30      	pop	{r4, r5, pc}
 8012c20:	20004e0c 	.word	0x20004e0c

08012c24 <_malloc_r>:
 8012c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c26:	1ccd      	adds	r5, r1, #3
 8012c28:	f025 0503 	bic.w	r5, r5, #3
 8012c2c:	3508      	adds	r5, #8
 8012c2e:	2d0c      	cmp	r5, #12
 8012c30:	bf38      	it	cc
 8012c32:	250c      	movcc	r5, #12
 8012c34:	2d00      	cmp	r5, #0
 8012c36:	4606      	mov	r6, r0
 8012c38:	db01      	blt.n	8012c3e <_malloc_r+0x1a>
 8012c3a:	42a9      	cmp	r1, r5
 8012c3c:	d903      	bls.n	8012c46 <_malloc_r+0x22>
 8012c3e:	230c      	movs	r3, #12
 8012c40:	6033      	str	r3, [r6, #0]
 8012c42:	2000      	movs	r0, #0
 8012c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c46:	f000 f87d 	bl	8012d44 <__malloc_lock>
 8012c4a:	4921      	ldr	r1, [pc, #132]	; (8012cd0 <_malloc_r+0xac>)
 8012c4c:	680a      	ldr	r2, [r1, #0]
 8012c4e:	4614      	mov	r4, r2
 8012c50:	b99c      	cbnz	r4, 8012c7a <_malloc_r+0x56>
 8012c52:	4f20      	ldr	r7, [pc, #128]	; (8012cd4 <_malloc_r+0xb0>)
 8012c54:	683b      	ldr	r3, [r7, #0]
 8012c56:	b923      	cbnz	r3, 8012c62 <_malloc_r+0x3e>
 8012c58:	4621      	mov	r1, r4
 8012c5a:	4630      	mov	r0, r6
 8012c5c:	f000 f862 	bl	8012d24 <_sbrk_r>
 8012c60:	6038      	str	r0, [r7, #0]
 8012c62:	4629      	mov	r1, r5
 8012c64:	4630      	mov	r0, r6
 8012c66:	f000 f85d 	bl	8012d24 <_sbrk_r>
 8012c6a:	1c43      	adds	r3, r0, #1
 8012c6c:	d123      	bne.n	8012cb6 <_malloc_r+0x92>
 8012c6e:	230c      	movs	r3, #12
 8012c70:	6033      	str	r3, [r6, #0]
 8012c72:	4630      	mov	r0, r6
 8012c74:	f000 f86c 	bl	8012d50 <__malloc_unlock>
 8012c78:	e7e3      	b.n	8012c42 <_malloc_r+0x1e>
 8012c7a:	6823      	ldr	r3, [r4, #0]
 8012c7c:	1b5b      	subs	r3, r3, r5
 8012c7e:	d417      	bmi.n	8012cb0 <_malloc_r+0x8c>
 8012c80:	2b0b      	cmp	r3, #11
 8012c82:	d903      	bls.n	8012c8c <_malloc_r+0x68>
 8012c84:	6023      	str	r3, [r4, #0]
 8012c86:	441c      	add	r4, r3
 8012c88:	6025      	str	r5, [r4, #0]
 8012c8a:	e004      	b.n	8012c96 <_malloc_r+0x72>
 8012c8c:	6863      	ldr	r3, [r4, #4]
 8012c8e:	42a2      	cmp	r2, r4
 8012c90:	bf0c      	ite	eq
 8012c92:	600b      	streq	r3, [r1, #0]
 8012c94:	6053      	strne	r3, [r2, #4]
 8012c96:	4630      	mov	r0, r6
 8012c98:	f000 f85a 	bl	8012d50 <__malloc_unlock>
 8012c9c:	f104 000b 	add.w	r0, r4, #11
 8012ca0:	1d23      	adds	r3, r4, #4
 8012ca2:	f020 0007 	bic.w	r0, r0, #7
 8012ca6:	1ac2      	subs	r2, r0, r3
 8012ca8:	d0cc      	beq.n	8012c44 <_malloc_r+0x20>
 8012caa:	1a1b      	subs	r3, r3, r0
 8012cac:	50a3      	str	r3, [r4, r2]
 8012cae:	e7c9      	b.n	8012c44 <_malloc_r+0x20>
 8012cb0:	4622      	mov	r2, r4
 8012cb2:	6864      	ldr	r4, [r4, #4]
 8012cb4:	e7cc      	b.n	8012c50 <_malloc_r+0x2c>
 8012cb6:	1cc4      	adds	r4, r0, #3
 8012cb8:	f024 0403 	bic.w	r4, r4, #3
 8012cbc:	42a0      	cmp	r0, r4
 8012cbe:	d0e3      	beq.n	8012c88 <_malloc_r+0x64>
 8012cc0:	1a21      	subs	r1, r4, r0
 8012cc2:	4630      	mov	r0, r6
 8012cc4:	f000 f82e 	bl	8012d24 <_sbrk_r>
 8012cc8:	3001      	adds	r0, #1
 8012cca:	d1dd      	bne.n	8012c88 <_malloc_r+0x64>
 8012ccc:	e7cf      	b.n	8012c6e <_malloc_r+0x4a>
 8012cce:	bf00      	nop
 8012cd0:	20004e0c 	.word	0x20004e0c
 8012cd4:	20004e10 	.word	0x20004e10

08012cd8 <_realloc_r>:
 8012cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cda:	4607      	mov	r7, r0
 8012cdc:	4614      	mov	r4, r2
 8012cde:	460e      	mov	r6, r1
 8012ce0:	b921      	cbnz	r1, 8012cec <_realloc_r+0x14>
 8012ce2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012ce6:	4611      	mov	r1, r2
 8012ce8:	f7ff bf9c 	b.w	8012c24 <_malloc_r>
 8012cec:	b922      	cbnz	r2, 8012cf8 <_realloc_r+0x20>
 8012cee:	f7ff ff49 	bl	8012b84 <_free_r>
 8012cf2:	4625      	mov	r5, r4
 8012cf4:	4628      	mov	r0, r5
 8012cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cf8:	f000 f830 	bl	8012d5c <_malloc_usable_size_r>
 8012cfc:	42a0      	cmp	r0, r4
 8012cfe:	d20f      	bcs.n	8012d20 <_realloc_r+0x48>
 8012d00:	4621      	mov	r1, r4
 8012d02:	4638      	mov	r0, r7
 8012d04:	f7ff ff8e 	bl	8012c24 <_malloc_r>
 8012d08:	4605      	mov	r5, r0
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d0f2      	beq.n	8012cf4 <_realloc_r+0x1c>
 8012d0e:	4631      	mov	r1, r6
 8012d10:	4622      	mov	r2, r4
 8012d12:	f7ff fbef 	bl	80124f4 <memcpy>
 8012d16:	4631      	mov	r1, r6
 8012d18:	4638      	mov	r0, r7
 8012d1a:	f7ff ff33 	bl	8012b84 <_free_r>
 8012d1e:	e7e9      	b.n	8012cf4 <_realloc_r+0x1c>
 8012d20:	4635      	mov	r5, r6
 8012d22:	e7e7      	b.n	8012cf4 <_realloc_r+0x1c>

08012d24 <_sbrk_r>:
 8012d24:	b538      	push	{r3, r4, r5, lr}
 8012d26:	4d06      	ldr	r5, [pc, #24]	; (8012d40 <_sbrk_r+0x1c>)
 8012d28:	2300      	movs	r3, #0
 8012d2a:	4604      	mov	r4, r0
 8012d2c:	4608      	mov	r0, r1
 8012d2e:	602b      	str	r3, [r5, #0]
 8012d30:	f002 fae8 	bl	8015304 <_sbrk>
 8012d34:	1c43      	adds	r3, r0, #1
 8012d36:	d102      	bne.n	8012d3e <_sbrk_r+0x1a>
 8012d38:	682b      	ldr	r3, [r5, #0]
 8012d3a:	b103      	cbz	r3, 8012d3e <_sbrk_r+0x1a>
 8012d3c:	6023      	str	r3, [r4, #0]
 8012d3e:	bd38      	pop	{r3, r4, r5, pc}
 8012d40:	2000759c 	.word	0x2000759c

08012d44 <__malloc_lock>:
 8012d44:	4801      	ldr	r0, [pc, #4]	; (8012d4c <__malloc_lock+0x8>)
 8012d46:	f000 b811 	b.w	8012d6c <__retarget_lock_acquire_recursive>
 8012d4a:	bf00      	nop
 8012d4c:	200075a4 	.word	0x200075a4

08012d50 <__malloc_unlock>:
 8012d50:	4801      	ldr	r0, [pc, #4]	; (8012d58 <__malloc_unlock+0x8>)
 8012d52:	f000 b80c 	b.w	8012d6e <__retarget_lock_release_recursive>
 8012d56:	bf00      	nop
 8012d58:	200075a4 	.word	0x200075a4

08012d5c <_malloc_usable_size_r>:
 8012d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d60:	1f18      	subs	r0, r3, #4
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	bfbc      	itt	lt
 8012d66:	580b      	ldrlt	r3, [r1, r0]
 8012d68:	18c0      	addlt	r0, r0, r3
 8012d6a:	4770      	bx	lr

08012d6c <__retarget_lock_acquire_recursive>:
 8012d6c:	4770      	bx	lr

08012d6e <__retarget_lock_release_recursive>:
 8012d6e:	4770      	bx	lr

08012d70 <cos>:
 8012d70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012d72:	ec53 2b10 	vmov	r2, r3, d0
 8012d76:	4824      	ldr	r0, [pc, #144]	; (8012e08 <cos+0x98>)
 8012d78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012d7c:	4281      	cmp	r1, r0
 8012d7e:	dc06      	bgt.n	8012d8e <cos+0x1e>
 8012d80:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8012e00 <cos+0x90>
 8012d84:	f001 f810 	bl	8013da8 <__kernel_cos>
 8012d88:	ec51 0b10 	vmov	r0, r1, d0
 8012d8c:	e007      	b.n	8012d9e <cos+0x2e>
 8012d8e:	481f      	ldr	r0, [pc, #124]	; (8012e0c <cos+0x9c>)
 8012d90:	4281      	cmp	r1, r0
 8012d92:	dd09      	ble.n	8012da8 <cos+0x38>
 8012d94:	ee10 0a10 	vmov	r0, s0
 8012d98:	4619      	mov	r1, r3
 8012d9a:	f7ed fa85 	bl	80002a8 <__aeabi_dsub>
 8012d9e:	ec41 0b10 	vmov	d0, r0, r1
 8012da2:	b005      	add	sp, #20
 8012da4:	f85d fb04 	ldr.w	pc, [sp], #4
 8012da8:	4668      	mov	r0, sp
 8012daa:	f000 fb2d 	bl	8013408 <__ieee754_rem_pio2>
 8012dae:	f000 0003 	and.w	r0, r0, #3
 8012db2:	2801      	cmp	r0, #1
 8012db4:	d007      	beq.n	8012dc6 <cos+0x56>
 8012db6:	2802      	cmp	r0, #2
 8012db8:	d012      	beq.n	8012de0 <cos+0x70>
 8012dba:	b9c0      	cbnz	r0, 8012dee <cos+0x7e>
 8012dbc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012dc0:	ed9d 0b00 	vldr	d0, [sp]
 8012dc4:	e7de      	b.n	8012d84 <cos+0x14>
 8012dc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012dca:	ed9d 0b00 	vldr	d0, [sp]
 8012dce:	f001 fbf3 	bl	80145b8 <__kernel_sin>
 8012dd2:	ec53 2b10 	vmov	r2, r3, d0
 8012dd6:	ee10 0a10 	vmov	r0, s0
 8012dda:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012dde:	e7de      	b.n	8012d9e <cos+0x2e>
 8012de0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012de4:	ed9d 0b00 	vldr	d0, [sp]
 8012de8:	f000 ffde 	bl	8013da8 <__kernel_cos>
 8012dec:	e7f1      	b.n	8012dd2 <cos+0x62>
 8012dee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012df2:	ed9d 0b00 	vldr	d0, [sp]
 8012df6:	2001      	movs	r0, #1
 8012df8:	f001 fbde 	bl	80145b8 <__kernel_sin>
 8012dfc:	e7c4      	b.n	8012d88 <cos+0x18>
 8012dfe:	bf00      	nop
	...
 8012e08:	3fe921fb 	.word	0x3fe921fb
 8012e0c:	7fefffff 	.word	0x7fefffff

08012e10 <sin>:
 8012e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012e12:	ec53 2b10 	vmov	r2, r3, d0
 8012e16:	4826      	ldr	r0, [pc, #152]	; (8012eb0 <sin+0xa0>)
 8012e18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012e1c:	4281      	cmp	r1, r0
 8012e1e:	dc07      	bgt.n	8012e30 <sin+0x20>
 8012e20:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8012ea8 <sin+0x98>
 8012e24:	2000      	movs	r0, #0
 8012e26:	f001 fbc7 	bl	80145b8 <__kernel_sin>
 8012e2a:	ec51 0b10 	vmov	r0, r1, d0
 8012e2e:	e007      	b.n	8012e40 <sin+0x30>
 8012e30:	4820      	ldr	r0, [pc, #128]	; (8012eb4 <sin+0xa4>)
 8012e32:	4281      	cmp	r1, r0
 8012e34:	dd09      	ble.n	8012e4a <sin+0x3a>
 8012e36:	ee10 0a10 	vmov	r0, s0
 8012e3a:	4619      	mov	r1, r3
 8012e3c:	f7ed fa34 	bl	80002a8 <__aeabi_dsub>
 8012e40:	ec41 0b10 	vmov	d0, r0, r1
 8012e44:	b005      	add	sp, #20
 8012e46:	f85d fb04 	ldr.w	pc, [sp], #4
 8012e4a:	4668      	mov	r0, sp
 8012e4c:	f000 fadc 	bl	8013408 <__ieee754_rem_pio2>
 8012e50:	f000 0003 	and.w	r0, r0, #3
 8012e54:	2801      	cmp	r0, #1
 8012e56:	d008      	beq.n	8012e6a <sin+0x5a>
 8012e58:	2802      	cmp	r0, #2
 8012e5a:	d00d      	beq.n	8012e78 <sin+0x68>
 8012e5c:	b9d0      	cbnz	r0, 8012e94 <sin+0x84>
 8012e5e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012e62:	ed9d 0b00 	vldr	d0, [sp]
 8012e66:	2001      	movs	r0, #1
 8012e68:	e7dd      	b.n	8012e26 <sin+0x16>
 8012e6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012e6e:	ed9d 0b00 	vldr	d0, [sp]
 8012e72:	f000 ff99 	bl	8013da8 <__kernel_cos>
 8012e76:	e7d8      	b.n	8012e2a <sin+0x1a>
 8012e78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012e7c:	ed9d 0b00 	vldr	d0, [sp]
 8012e80:	2001      	movs	r0, #1
 8012e82:	f001 fb99 	bl	80145b8 <__kernel_sin>
 8012e86:	ec53 2b10 	vmov	r2, r3, d0
 8012e8a:	ee10 0a10 	vmov	r0, s0
 8012e8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012e92:	e7d5      	b.n	8012e40 <sin+0x30>
 8012e94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012e98:	ed9d 0b00 	vldr	d0, [sp]
 8012e9c:	f000 ff84 	bl	8013da8 <__kernel_cos>
 8012ea0:	e7f1      	b.n	8012e86 <sin+0x76>
 8012ea2:	bf00      	nop
 8012ea4:	f3af 8000 	nop.w
	...
 8012eb0:	3fe921fb 	.word	0x3fe921fb
 8012eb4:	7fefffff 	.word	0x7fefffff

08012eb8 <cosf>:
 8012eb8:	ee10 3a10 	vmov	r3, s0
 8012ebc:	b507      	push	{r0, r1, r2, lr}
 8012ebe:	4a1c      	ldr	r2, [pc, #112]	; (8012f30 <cosf+0x78>)
 8012ec0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012ec4:	4293      	cmp	r3, r2
 8012ec6:	dc04      	bgt.n	8012ed2 <cosf+0x1a>
 8012ec8:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8012f34 <cosf+0x7c>
 8012ecc:	f001 fc32 	bl	8014734 <__kernel_cosf>
 8012ed0:	e004      	b.n	8012edc <cosf+0x24>
 8012ed2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012ed6:	db04      	blt.n	8012ee2 <cosf+0x2a>
 8012ed8:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012edc:	b003      	add	sp, #12
 8012ede:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ee2:	4668      	mov	r0, sp
 8012ee4:	f000 fe20 	bl	8013b28 <__ieee754_rem_pio2f>
 8012ee8:	f000 0003 	and.w	r0, r0, #3
 8012eec:	2801      	cmp	r0, #1
 8012eee:	d007      	beq.n	8012f00 <cosf+0x48>
 8012ef0:	2802      	cmp	r0, #2
 8012ef2:	d00e      	beq.n	8012f12 <cosf+0x5a>
 8012ef4:	b9a0      	cbnz	r0, 8012f20 <cosf+0x68>
 8012ef6:	eddd 0a01 	vldr	s1, [sp, #4]
 8012efa:	ed9d 0a00 	vldr	s0, [sp]
 8012efe:	e7e5      	b.n	8012ecc <cosf+0x14>
 8012f00:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f04:	ed9d 0a00 	vldr	s0, [sp]
 8012f08:	f001 fefe 	bl	8014d08 <__kernel_sinf>
 8012f0c:	eeb1 0a40 	vneg.f32	s0, s0
 8012f10:	e7e4      	b.n	8012edc <cosf+0x24>
 8012f12:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f16:	ed9d 0a00 	vldr	s0, [sp]
 8012f1a:	f001 fc0b 	bl	8014734 <__kernel_cosf>
 8012f1e:	e7f5      	b.n	8012f0c <cosf+0x54>
 8012f20:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f24:	ed9d 0a00 	vldr	s0, [sp]
 8012f28:	2001      	movs	r0, #1
 8012f2a:	f001 feed 	bl	8014d08 <__kernel_sinf>
 8012f2e:	e7d5      	b.n	8012edc <cosf+0x24>
 8012f30:	3f490fd8 	.word	0x3f490fd8
 8012f34:	00000000 	.word	0x00000000

08012f38 <sinf>:
 8012f38:	ee10 3a10 	vmov	r3, s0
 8012f3c:	b507      	push	{r0, r1, r2, lr}
 8012f3e:	4a1d      	ldr	r2, [pc, #116]	; (8012fb4 <sinf+0x7c>)
 8012f40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f44:	4293      	cmp	r3, r2
 8012f46:	dc05      	bgt.n	8012f54 <sinf+0x1c>
 8012f48:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8012fb8 <sinf+0x80>
 8012f4c:	2000      	movs	r0, #0
 8012f4e:	f001 fedb 	bl	8014d08 <__kernel_sinf>
 8012f52:	e004      	b.n	8012f5e <sinf+0x26>
 8012f54:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012f58:	db04      	blt.n	8012f64 <sinf+0x2c>
 8012f5a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012f5e:	b003      	add	sp, #12
 8012f60:	f85d fb04 	ldr.w	pc, [sp], #4
 8012f64:	4668      	mov	r0, sp
 8012f66:	f000 fddf 	bl	8013b28 <__ieee754_rem_pio2f>
 8012f6a:	f000 0003 	and.w	r0, r0, #3
 8012f6e:	2801      	cmp	r0, #1
 8012f70:	d008      	beq.n	8012f84 <sinf+0x4c>
 8012f72:	2802      	cmp	r0, #2
 8012f74:	d00d      	beq.n	8012f92 <sinf+0x5a>
 8012f76:	b9b0      	cbnz	r0, 8012fa6 <sinf+0x6e>
 8012f78:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f7c:	ed9d 0a00 	vldr	s0, [sp]
 8012f80:	2001      	movs	r0, #1
 8012f82:	e7e4      	b.n	8012f4e <sinf+0x16>
 8012f84:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f88:	ed9d 0a00 	vldr	s0, [sp]
 8012f8c:	f001 fbd2 	bl	8014734 <__kernel_cosf>
 8012f90:	e7e5      	b.n	8012f5e <sinf+0x26>
 8012f92:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f96:	ed9d 0a00 	vldr	s0, [sp]
 8012f9a:	2001      	movs	r0, #1
 8012f9c:	f001 feb4 	bl	8014d08 <__kernel_sinf>
 8012fa0:	eeb1 0a40 	vneg.f32	s0, s0
 8012fa4:	e7db      	b.n	8012f5e <sinf+0x26>
 8012fa6:	eddd 0a01 	vldr	s1, [sp, #4]
 8012faa:	ed9d 0a00 	vldr	s0, [sp]
 8012fae:	f001 fbc1 	bl	8014734 <__kernel_cosf>
 8012fb2:	e7f5      	b.n	8012fa0 <sinf+0x68>
 8012fb4:	3f490fd8 	.word	0x3f490fd8
	...

08012fc0 <exp>:
 8012fc0:	b538      	push	{r3, r4, r5, lr}
 8012fc2:	ed2d 8b02 	vpush	{d8}
 8012fc6:	ec55 4b10 	vmov	r4, r5, d0
 8012fca:	f000 f8a1 	bl	8013110 <__ieee754_exp>
 8012fce:	4b22      	ldr	r3, [pc, #136]	; (8013058 <exp+0x98>)
 8012fd0:	eeb0 8a40 	vmov.f32	s16, s0
 8012fd4:	eef0 8a60 	vmov.f32	s17, s1
 8012fd8:	f993 3000 	ldrsb.w	r3, [r3]
 8012fdc:	3301      	adds	r3, #1
 8012fde:	d012      	beq.n	8013006 <exp+0x46>
 8012fe0:	ec45 4b10 	vmov	d0, r4, r5
 8012fe4:	f001 fee1 	bl	8014daa <finite>
 8012fe8:	b168      	cbz	r0, 8013006 <exp+0x46>
 8012fea:	a313      	add	r3, pc, #76	; (adr r3, 8013038 <exp+0x78>)
 8012fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff0:	4620      	mov	r0, r4
 8012ff2:	4629      	mov	r1, r5
 8012ff4:	f7ed fda0 	bl	8000b38 <__aeabi_dcmpgt>
 8012ff8:	b160      	cbz	r0, 8013014 <exp+0x54>
 8012ffa:	f002 f97d 	bl	80152f8 <__errno>
 8012ffe:	ed9f 8b10 	vldr	d8, [pc, #64]	; 8013040 <exp+0x80>
 8013002:	2322      	movs	r3, #34	; 0x22
 8013004:	6003      	str	r3, [r0, #0]
 8013006:	eeb0 0a48 	vmov.f32	s0, s16
 801300a:	eef0 0a68 	vmov.f32	s1, s17
 801300e:	ecbd 8b02 	vpop	{d8}
 8013012:	bd38      	pop	{r3, r4, r5, pc}
 8013014:	a30c      	add	r3, pc, #48	; (adr r3, 8013048 <exp+0x88>)
 8013016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301a:	4620      	mov	r0, r4
 801301c:	4629      	mov	r1, r5
 801301e:	f7ed fd6d 	bl	8000afc <__aeabi_dcmplt>
 8013022:	2800      	cmp	r0, #0
 8013024:	d0ef      	beq.n	8013006 <exp+0x46>
 8013026:	f002 f967 	bl	80152f8 <__errno>
 801302a:	2322      	movs	r3, #34	; 0x22
 801302c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8013050 <exp+0x90>
 8013030:	6003      	str	r3, [r0, #0]
 8013032:	e7e8      	b.n	8013006 <exp+0x46>
 8013034:	f3af 8000 	nop.w
 8013038:	fefa39ef 	.word	0xfefa39ef
 801303c:	40862e42 	.word	0x40862e42
 8013040:	00000000 	.word	0x00000000
 8013044:	7ff00000 	.word	0x7ff00000
 8013048:	d52d3051 	.word	0xd52d3051
 801304c:	c0874910 	.word	0xc0874910
	...
 8013058:	2000020c 	.word	0x2000020c

0801305c <asinf>:
 801305c:	b508      	push	{r3, lr}
 801305e:	ed2d 8b02 	vpush	{d8}
 8013062:	eeb0 8a40 	vmov.f32	s16, s0
 8013066:	f000 fbd9 	bl	801381c <__ieee754_asinf>
 801306a:	4b13      	ldr	r3, [pc, #76]	; (80130b8 <asinf+0x5c>)
 801306c:	f993 3000 	ldrsb.w	r3, [r3]
 8013070:	3301      	adds	r3, #1
 8013072:	eef0 8a40 	vmov.f32	s17, s0
 8013076:	d01a      	beq.n	80130ae <asinf+0x52>
 8013078:	eeb4 8a48 	vcmp.f32	s16, s16
 801307c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013080:	d615      	bvs.n	80130ae <asinf+0x52>
 8013082:	eeb0 0a48 	vmov.f32	s0, s16
 8013086:	f002 f875 	bl	8015174 <fabsf>
 801308a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801308e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013096:	dd0a      	ble.n	80130ae <asinf+0x52>
 8013098:	f002 f92e 	bl	80152f8 <__errno>
 801309c:	ecbd 8b02 	vpop	{d8}
 80130a0:	2321      	movs	r3, #33	; 0x21
 80130a2:	6003      	str	r3, [r0, #0]
 80130a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80130a8:	4804      	ldr	r0, [pc, #16]	; (80130bc <asinf+0x60>)
 80130aa:	f002 b8ad 	b.w	8015208 <nanf>
 80130ae:	eeb0 0a68 	vmov.f32	s0, s17
 80130b2:	ecbd 8b02 	vpop	{d8}
 80130b6:	bd08      	pop	{r3, pc}
 80130b8:	2000020c 	.word	0x2000020c
 80130bc:	0801584d 	.word	0x0801584d

080130c0 <atan2f>:
 80130c0:	f000 bc92 	b.w	80139e8 <__ieee754_atan2f>

080130c4 <sqrtf>:
 80130c4:	b508      	push	{r3, lr}
 80130c6:	ed2d 8b02 	vpush	{d8}
 80130ca:	eeb0 8a40 	vmov.f32	s16, s0
 80130ce:	f000 fe67 	bl	8013da0 <__ieee754_sqrtf>
 80130d2:	4b0d      	ldr	r3, [pc, #52]	; (8013108 <sqrtf+0x44>)
 80130d4:	f993 3000 	ldrsb.w	r3, [r3]
 80130d8:	3301      	adds	r3, #1
 80130da:	d011      	beq.n	8013100 <sqrtf+0x3c>
 80130dc:	eeb4 8a48 	vcmp.f32	s16, s16
 80130e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130e4:	d60c      	bvs.n	8013100 <sqrtf+0x3c>
 80130e6:	eddf 8a09 	vldr	s17, [pc, #36]	; 801310c <sqrtf+0x48>
 80130ea:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80130ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f2:	d505      	bpl.n	8013100 <sqrtf+0x3c>
 80130f4:	f002 f900 	bl	80152f8 <__errno>
 80130f8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80130fc:	2321      	movs	r3, #33	; 0x21
 80130fe:	6003      	str	r3, [r0, #0]
 8013100:	ecbd 8b02 	vpop	{d8}
 8013104:	bd08      	pop	{r3, pc}
 8013106:	bf00      	nop
 8013108:	2000020c 	.word	0x2000020c
 801310c:	00000000 	.word	0x00000000

08013110 <__ieee754_exp>:
 8013110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013114:	ec55 4b10 	vmov	r4, r5, d0
 8013118:	49b1      	ldr	r1, [pc, #708]	; (80133e0 <__ieee754_exp+0x2d0>)
 801311a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801311e:	428b      	cmp	r3, r1
 8013120:	ed2d 8b04 	vpush	{d8-d9}
 8013124:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8013128:	d937      	bls.n	801319a <__ieee754_exp+0x8a>
 801312a:	49ae      	ldr	r1, [pc, #696]	; (80133e4 <__ieee754_exp+0x2d4>)
 801312c:	428b      	cmp	r3, r1
 801312e:	d916      	bls.n	801315e <__ieee754_exp+0x4e>
 8013130:	ee10 3a10 	vmov	r3, s0
 8013134:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8013138:	4313      	orrs	r3, r2
 801313a:	d009      	beq.n	8013150 <__ieee754_exp+0x40>
 801313c:	ee10 2a10 	vmov	r2, s0
 8013140:	462b      	mov	r3, r5
 8013142:	4620      	mov	r0, r4
 8013144:	4629      	mov	r1, r5
 8013146:	f7ed f8b1 	bl	80002ac <__adddf3>
 801314a:	4604      	mov	r4, r0
 801314c:	460d      	mov	r5, r1
 801314e:	e000      	b.n	8013152 <__ieee754_exp+0x42>
 8013150:	bb06      	cbnz	r6, 8013194 <__ieee754_exp+0x84>
 8013152:	ecbd 8b04 	vpop	{d8-d9}
 8013156:	ec45 4b10 	vmov	d0, r4, r5
 801315a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801315e:	a38a      	add	r3, pc, #552	; (adr r3, 8013388 <__ieee754_exp+0x278>)
 8013160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013164:	ee10 0a10 	vmov	r0, s0
 8013168:	4629      	mov	r1, r5
 801316a:	f7ed fce5 	bl	8000b38 <__aeabi_dcmpgt>
 801316e:	b138      	cbz	r0, 8013180 <__ieee754_exp+0x70>
 8013170:	a387      	add	r3, pc, #540	; (adr r3, 8013390 <__ieee754_exp+0x280>)
 8013172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013176:	4610      	mov	r0, r2
 8013178:	4619      	mov	r1, r3
 801317a:	f7ed fa4d 	bl	8000618 <__aeabi_dmul>
 801317e:	e7e4      	b.n	801314a <__ieee754_exp+0x3a>
 8013180:	a385      	add	r3, pc, #532	; (adr r3, 8013398 <__ieee754_exp+0x288>)
 8013182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013186:	4620      	mov	r0, r4
 8013188:	4629      	mov	r1, r5
 801318a:	f7ed fcb7 	bl	8000afc <__aeabi_dcmplt>
 801318e:	2800      	cmp	r0, #0
 8013190:	f000 8087 	beq.w	80132a2 <__ieee754_exp+0x192>
 8013194:	2400      	movs	r4, #0
 8013196:	2500      	movs	r5, #0
 8013198:	e7db      	b.n	8013152 <__ieee754_exp+0x42>
 801319a:	4a93      	ldr	r2, [pc, #588]	; (80133e8 <__ieee754_exp+0x2d8>)
 801319c:	4293      	cmp	r3, r2
 801319e:	f240 80ac 	bls.w	80132fa <__ieee754_exp+0x1ea>
 80131a2:	4a92      	ldr	r2, [pc, #584]	; (80133ec <__ieee754_exp+0x2dc>)
 80131a4:	4293      	cmp	r3, r2
 80131a6:	d87c      	bhi.n	80132a2 <__ieee754_exp+0x192>
 80131a8:	4b91      	ldr	r3, [pc, #580]	; (80133f0 <__ieee754_exp+0x2e0>)
 80131aa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80131ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131b2:	ee10 0a10 	vmov	r0, s0
 80131b6:	4629      	mov	r1, r5
 80131b8:	f7ed f876 	bl	80002a8 <__aeabi_dsub>
 80131bc:	4b8d      	ldr	r3, [pc, #564]	; (80133f4 <__ieee754_exp+0x2e4>)
 80131be:	00f7      	lsls	r7, r6, #3
 80131c0:	443b      	add	r3, r7
 80131c2:	ed93 7b00 	vldr	d7, [r3]
 80131c6:	f1c6 0a01 	rsb	sl, r6, #1
 80131ca:	4680      	mov	r8, r0
 80131cc:	4689      	mov	r9, r1
 80131ce:	ebaa 0a06 	sub.w	sl, sl, r6
 80131d2:	eeb0 8a47 	vmov.f32	s16, s14
 80131d6:	eef0 8a67 	vmov.f32	s17, s15
 80131da:	ec53 2b18 	vmov	r2, r3, d8
 80131de:	4640      	mov	r0, r8
 80131e0:	4649      	mov	r1, r9
 80131e2:	f7ed f861 	bl	80002a8 <__aeabi_dsub>
 80131e6:	4604      	mov	r4, r0
 80131e8:	460d      	mov	r5, r1
 80131ea:	4622      	mov	r2, r4
 80131ec:	462b      	mov	r3, r5
 80131ee:	4620      	mov	r0, r4
 80131f0:	4629      	mov	r1, r5
 80131f2:	f7ed fa11 	bl	8000618 <__aeabi_dmul>
 80131f6:	a36a      	add	r3, pc, #424	; (adr r3, 80133a0 <__ieee754_exp+0x290>)
 80131f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131fc:	4606      	mov	r6, r0
 80131fe:	460f      	mov	r7, r1
 8013200:	f7ed fa0a 	bl	8000618 <__aeabi_dmul>
 8013204:	a368      	add	r3, pc, #416	; (adr r3, 80133a8 <__ieee754_exp+0x298>)
 8013206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801320a:	f7ed f84d 	bl	80002a8 <__aeabi_dsub>
 801320e:	4632      	mov	r2, r6
 8013210:	463b      	mov	r3, r7
 8013212:	f7ed fa01 	bl	8000618 <__aeabi_dmul>
 8013216:	a366      	add	r3, pc, #408	; (adr r3, 80133b0 <__ieee754_exp+0x2a0>)
 8013218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801321c:	f7ed f846 	bl	80002ac <__adddf3>
 8013220:	4632      	mov	r2, r6
 8013222:	463b      	mov	r3, r7
 8013224:	f7ed f9f8 	bl	8000618 <__aeabi_dmul>
 8013228:	a363      	add	r3, pc, #396	; (adr r3, 80133b8 <__ieee754_exp+0x2a8>)
 801322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801322e:	f7ed f83b 	bl	80002a8 <__aeabi_dsub>
 8013232:	4632      	mov	r2, r6
 8013234:	463b      	mov	r3, r7
 8013236:	f7ed f9ef 	bl	8000618 <__aeabi_dmul>
 801323a:	a361      	add	r3, pc, #388	; (adr r3, 80133c0 <__ieee754_exp+0x2b0>)
 801323c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013240:	f7ed f834 	bl	80002ac <__adddf3>
 8013244:	4632      	mov	r2, r6
 8013246:	463b      	mov	r3, r7
 8013248:	f7ed f9e6 	bl	8000618 <__aeabi_dmul>
 801324c:	4602      	mov	r2, r0
 801324e:	460b      	mov	r3, r1
 8013250:	4620      	mov	r0, r4
 8013252:	4629      	mov	r1, r5
 8013254:	f7ed f828 	bl	80002a8 <__aeabi_dsub>
 8013258:	4602      	mov	r2, r0
 801325a:	460b      	mov	r3, r1
 801325c:	4606      	mov	r6, r0
 801325e:	460f      	mov	r7, r1
 8013260:	4620      	mov	r0, r4
 8013262:	4629      	mov	r1, r5
 8013264:	f7ed f9d8 	bl	8000618 <__aeabi_dmul>
 8013268:	ec41 0b19 	vmov	d9, r0, r1
 801326c:	f1ba 0f00 	cmp.w	sl, #0
 8013270:	d15d      	bne.n	801332e <__ieee754_exp+0x21e>
 8013272:	2200      	movs	r2, #0
 8013274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013278:	4630      	mov	r0, r6
 801327a:	4639      	mov	r1, r7
 801327c:	f7ed f814 	bl	80002a8 <__aeabi_dsub>
 8013280:	4602      	mov	r2, r0
 8013282:	460b      	mov	r3, r1
 8013284:	ec51 0b19 	vmov	r0, r1, d9
 8013288:	f7ed faf0 	bl	800086c <__aeabi_ddiv>
 801328c:	4622      	mov	r2, r4
 801328e:	462b      	mov	r3, r5
 8013290:	f7ed f80a 	bl	80002a8 <__aeabi_dsub>
 8013294:	4602      	mov	r2, r0
 8013296:	460b      	mov	r3, r1
 8013298:	2000      	movs	r0, #0
 801329a:	4957      	ldr	r1, [pc, #348]	; (80133f8 <__ieee754_exp+0x2e8>)
 801329c:	f7ed f804 	bl	80002a8 <__aeabi_dsub>
 80132a0:	e753      	b.n	801314a <__ieee754_exp+0x3a>
 80132a2:	4856      	ldr	r0, [pc, #344]	; (80133fc <__ieee754_exp+0x2ec>)
 80132a4:	a348      	add	r3, pc, #288	; (adr r3, 80133c8 <__ieee754_exp+0x2b8>)
 80132a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132aa:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 80132ae:	4629      	mov	r1, r5
 80132b0:	4620      	mov	r0, r4
 80132b2:	f7ed f9b1 	bl	8000618 <__aeabi_dmul>
 80132b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80132ba:	f7ec fff7 	bl	80002ac <__adddf3>
 80132be:	f7ed fc45 	bl	8000b4c <__aeabi_d2iz>
 80132c2:	4682      	mov	sl, r0
 80132c4:	f7ed f93e 	bl	8000544 <__aeabi_i2d>
 80132c8:	a341      	add	r3, pc, #260	; (adr r3, 80133d0 <__ieee754_exp+0x2c0>)
 80132ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132ce:	4606      	mov	r6, r0
 80132d0:	460f      	mov	r7, r1
 80132d2:	f7ed f9a1 	bl	8000618 <__aeabi_dmul>
 80132d6:	4602      	mov	r2, r0
 80132d8:	460b      	mov	r3, r1
 80132da:	4620      	mov	r0, r4
 80132dc:	4629      	mov	r1, r5
 80132de:	f7ec ffe3 	bl	80002a8 <__aeabi_dsub>
 80132e2:	a33d      	add	r3, pc, #244	; (adr r3, 80133d8 <__ieee754_exp+0x2c8>)
 80132e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132e8:	4680      	mov	r8, r0
 80132ea:	4689      	mov	r9, r1
 80132ec:	4630      	mov	r0, r6
 80132ee:	4639      	mov	r1, r7
 80132f0:	f7ed f992 	bl	8000618 <__aeabi_dmul>
 80132f4:	ec41 0b18 	vmov	d8, r0, r1
 80132f8:	e76f      	b.n	80131da <__ieee754_exp+0xca>
 80132fa:	4a41      	ldr	r2, [pc, #260]	; (8013400 <__ieee754_exp+0x2f0>)
 80132fc:	4293      	cmp	r3, r2
 80132fe:	d811      	bhi.n	8013324 <__ieee754_exp+0x214>
 8013300:	a323      	add	r3, pc, #140	; (adr r3, 8013390 <__ieee754_exp+0x280>)
 8013302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013306:	ee10 0a10 	vmov	r0, s0
 801330a:	4629      	mov	r1, r5
 801330c:	f7ec ffce 	bl	80002ac <__adddf3>
 8013310:	4b39      	ldr	r3, [pc, #228]	; (80133f8 <__ieee754_exp+0x2e8>)
 8013312:	2200      	movs	r2, #0
 8013314:	f7ed fc10 	bl	8000b38 <__aeabi_dcmpgt>
 8013318:	b138      	cbz	r0, 801332a <__ieee754_exp+0x21a>
 801331a:	4b37      	ldr	r3, [pc, #220]	; (80133f8 <__ieee754_exp+0x2e8>)
 801331c:	2200      	movs	r2, #0
 801331e:	4620      	mov	r0, r4
 8013320:	4629      	mov	r1, r5
 8013322:	e710      	b.n	8013146 <__ieee754_exp+0x36>
 8013324:	f04f 0a00 	mov.w	sl, #0
 8013328:	e75f      	b.n	80131ea <__ieee754_exp+0xda>
 801332a:	4682      	mov	sl, r0
 801332c:	e75d      	b.n	80131ea <__ieee754_exp+0xda>
 801332e:	4632      	mov	r2, r6
 8013330:	463b      	mov	r3, r7
 8013332:	2000      	movs	r0, #0
 8013334:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8013338:	f7ec ffb6 	bl	80002a8 <__aeabi_dsub>
 801333c:	4602      	mov	r2, r0
 801333e:	460b      	mov	r3, r1
 8013340:	ec51 0b19 	vmov	r0, r1, d9
 8013344:	f7ed fa92 	bl	800086c <__aeabi_ddiv>
 8013348:	4602      	mov	r2, r0
 801334a:	460b      	mov	r3, r1
 801334c:	ec51 0b18 	vmov	r0, r1, d8
 8013350:	f7ec ffaa 	bl	80002a8 <__aeabi_dsub>
 8013354:	4642      	mov	r2, r8
 8013356:	464b      	mov	r3, r9
 8013358:	f7ec ffa6 	bl	80002a8 <__aeabi_dsub>
 801335c:	4602      	mov	r2, r0
 801335e:	460b      	mov	r3, r1
 8013360:	2000      	movs	r0, #0
 8013362:	4925      	ldr	r1, [pc, #148]	; (80133f8 <__ieee754_exp+0x2e8>)
 8013364:	f7ec ffa0 	bl	80002a8 <__aeabi_dsub>
 8013368:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 801336c:	4592      	cmp	sl, r2
 801336e:	db02      	blt.n	8013376 <__ieee754_exp+0x266>
 8013370:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8013374:	e6e9      	b.n	801314a <__ieee754_exp+0x3a>
 8013376:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801337a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801337e:	2200      	movs	r2, #0
 8013380:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8013384:	e6f9      	b.n	801317a <__ieee754_exp+0x6a>
 8013386:	bf00      	nop
 8013388:	fefa39ef 	.word	0xfefa39ef
 801338c:	40862e42 	.word	0x40862e42
 8013390:	8800759c 	.word	0x8800759c
 8013394:	7e37e43c 	.word	0x7e37e43c
 8013398:	d52d3051 	.word	0xd52d3051
 801339c:	c0874910 	.word	0xc0874910
 80133a0:	72bea4d0 	.word	0x72bea4d0
 80133a4:	3e663769 	.word	0x3e663769
 80133a8:	c5d26bf1 	.word	0xc5d26bf1
 80133ac:	3ebbbd41 	.word	0x3ebbbd41
 80133b0:	af25de2c 	.word	0xaf25de2c
 80133b4:	3f11566a 	.word	0x3f11566a
 80133b8:	16bebd93 	.word	0x16bebd93
 80133bc:	3f66c16c 	.word	0x3f66c16c
 80133c0:	5555553e 	.word	0x5555553e
 80133c4:	3fc55555 	.word	0x3fc55555
 80133c8:	652b82fe 	.word	0x652b82fe
 80133cc:	3ff71547 	.word	0x3ff71547
 80133d0:	fee00000 	.word	0xfee00000
 80133d4:	3fe62e42 	.word	0x3fe62e42
 80133d8:	35793c76 	.word	0x35793c76
 80133dc:	3dea39ef 	.word	0x3dea39ef
 80133e0:	40862e41 	.word	0x40862e41
 80133e4:	7fefffff 	.word	0x7fefffff
 80133e8:	3fd62e42 	.word	0x3fd62e42
 80133ec:	3ff0a2b1 	.word	0x3ff0a2b1
 80133f0:	08015890 	.word	0x08015890
 80133f4:	080158a0 	.word	0x080158a0
 80133f8:	3ff00000 	.word	0x3ff00000
 80133fc:	08015880 	.word	0x08015880
 8013400:	3e2fffff 	.word	0x3e2fffff
 8013404:	00000000 	.word	0x00000000

08013408 <__ieee754_rem_pio2>:
 8013408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801340c:	ed2d 8b02 	vpush	{d8}
 8013410:	ec55 4b10 	vmov	r4, r5, d0
 8013414:	4bca      	ldr	r3, [pc, #808]	; (8013740 <__ieee754_rem_pio2+0x338>)
 8013416:	b08b      	sub	sp, #44	; 0x2c
 8013418:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801341c:	4598      	cmp	r8, r3
 801341e:	4682      	mov	sl, r0
 8013420:	9502      	str	r5, [sp, #8]
 8013422:	dc08      	bgt.n	8013436 <__ieee754_rem_pio2+0x2e>
 8013424:	2200      	movs	r2, #0
 8013426:	2300      	movs	r3, #0
 8013428:	ed80 0b00 	vstr	d0, [r0]
 801342c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8013430:	f04f 0b00 	mov.w	fp, #0
 8013434:	e028      	b.n	8013488 <__ieee754_rem_pio2+0x80>
 8013436:	4bc3      	ldr	r3, [pc, #780]	; (8013744 <__ieee754_rem_pio2+0x33c>)
 8013438:	4598      	cmp	r8, r3
 801343a:	dc78      	bgt.n	801352e <__ieee754_rem_pio2+0x126>
 801343c:	9b02      	ldr	r3, [sp, #8]
 801343e:	4ec2      	ldr	r6, [pc, #776]	; (8013748 <__ieee754_rem_pio2+0x340>)
 8013440:	2b00      	cmp	r3, #0
 8013442:	ee10 0a10 	vmov	r0, s0
 8013446:	a3b0      	add	r3, pc, #704	; (adr r3, 8013708 <__ieee754_rem_pio2+0x300>)
 8013448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801344c:	4629      	mov	r1, r5
 801344e:	dd39      	ble.n	80134c4 <__ieee754_rem_pio2+0xbc>
 8013450:	f7ec ff2a 	bl	80002a8 <__aeabi_dsub>
 8013454:	45b0      	cmp	r8, r6
 8013456:	4604      	mov	r4, r0
 8013458:	460d      	mov	r5, r1
 801345a:	d01b      	beq.n	8013494 <__ieee754_rem_pio2+0x8c>
 801345c:	a3ac      	add	r3, pc, #688	; (adr r3, 8013710 <__ieee754_rem_pio2+0x308>)
 801345e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013462:	f7ec ff21 	bl	80002a8 <__aeabi_dsub>
 8013466:	4602      	mov	r2, r0
 8013468:	460b      	mov	r3, r1
 801346a:	e9ca 2300 	strd	r2, r3, [sl]
 801346e:	4620      	mov	r0, r4
 8013470:	4629      	mov	r1, r5
 8013472:	f7ec ff19 	bl	80002a8 <__aeabi_dsub>
 8013476:	a3a6      	add	r3, pc, #664	; (adr r3, 8013710 <__ieee754_rem_pio2+0x308>)
 8013478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801347c:	f7ec ff14 	bl	80002a8 <__aeabi_dsub>
 8013480:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013484:	f04f 0b01 	mov.w	fp, #1
 8013488:	4658      	mov	r0, fp
 801348a:	b00b      	add	sp, #44	; 0x2c
 801348c:	ecbd 8b02 	vpop	{d8}
 8013490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013494:	a3a0      	add	r3, pc, #640	; (adr r3, 8013718 <__ieee754_rem_pio2+0x310>)
 8013496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801349a:	f7ec ff05 	bl	80002a8 <__aeabi_dsub>
 801349e:	a3a0      	add	r3, pc, #640	; (adr r3, 8013720 <__ieee754_rem_pio2+0x318>)
 80134a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134a4:	4604      	mov	r4, r0
 80134a6:	460d      	mov	r5, r1
 80134a8:	f7ec fefe 	bl	80002a8 <__aeabi_dsub>
 80134ac:	4602      	mov	r2, r0
 80134ae:	460b      	mov	r3, r1
 80134b0:	e9ca 2300 	strd	r2, r3, [sl]
 80134b4:	4620      	mov	r0, r4
 80134b6:	4629      	mov	r1, r5
 80134b8:	f7ec fef6 	bl	80002a8 <__aeabi_dsub>
 80134bc:	a398      	add	r3, pc, #608	; (adr r3, 8013720 <__ieee754_rem_pio2+0x318>)
 80134be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c2:	e7db      	b.n	801347c <__ieee754_rem_pio2+0x74>
 80134c4:	f7ec fef2 	bl	80002ac <__adddf3>
 80134c8:	45b0      	cmp	r8, r6
 80134ca:	4604      	mov	r4, r0
 80134cc:	460d      	mov	r5, r1
 80134ce:	d016      	beq.n	80134fe <__ieee754_rem_pio2+0xf6>
 80134d0:	a38f      	add	r3, pc, #572	; (adr r3, 8013710 <__ieee754_rem_pio2+0x308>)
 80134d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134d6:	f7ec fee9 	bl	80002ac <__adddf3>
 80134da:	4602      	mov	r2, r0
 80134dc:	460b      	mov	r3, r1
 80134de:	e9ca 2300 	strd	r2, r3, [sl]
 80134e2:	4620      	mov	r0, r4
 80134e4:	4629      	mov	r1, r5
 80134e6:	f7ec fedf 	bl	80002a8 <__aeabi_dsub>
 80134ea:	a389      	add	r3, pc, #548	; (adr r3, 8013710 <__ieee754_rem_pio2+0x308>)
 80134ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134f0:	f7ec fedc 	bl	80002ac <__adddf3>
 80134f4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80134f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80134fc:	e7c4      	b.n	8013488 <__ieee754_rem_pio2+0x80>
 80134fe:	a386      	add	r3, pc, #536	; (adr r3, 8013718 <__ieee754_rem_pio2+0x310>)
 8013500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013504:	f7ec fed2 	bl	80002ac <__adddf3>
 8013508:	a385      	add	r3, pc, #532	; (adr r3, 8013720 <__ieee754_rem_pio2+0x318>)
 801350a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801350e:	4604      	mov	r4, r0
 8013510:	460d      	mov	r5, r1
 8013512:	f7ec fecb 	bl	80002ac <__adddf3>
 8013516:	4602      	mov	r2, r0
 8013518:	460b      	mov	r3, r1
 801351a:	e9ca 2300 	strd	r2, r3, [sl]
 801351e:	4620      	mov	r0, r4
 8013520:	4629      	mov	r1, r5
 8013522:	f7ec fec1 	bl	80002a8 <__aeabi_dsub>
 8013526:	a37e      	add	r3, pc, #504	; (adr r3, 8013720 <__ieee754_rem_pio2+0x318>)
 8013528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352c:	e7e0      	b.n	80134f0 <__ieee754_rem_pio2+0xe8>
 801352e:	4b87      	ldr	r3, [pc, #540]	; (801374c <__ieee754_rem_pio2+0x344>)
 8013530:	4598      	cmp	r8, r3
 8013532:	f300 80d9 	bgt.w	80136e8 <__ieee754_rem_pio2+0x2e0>
 8013536:	f001 fc2f 	bl	8014d98 <fabs>
 801353a:	ec55 4b10 	vmov	r4, r5, d0
 801353e:	ee10 0a10 	vmov	r0, s0
 8013542:	a379      	add	r3, pc, #484	; (adr r3, 8013728 <__ieee754_rem_pio2+0x320>)
 8013544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013548:	4629      	mov	r1, r5
 801354a:	f7ed f865 	bl	8000618 <__aeabi_dmul>
 801354e:	4b80      	ldr	r3, [pc, #512]	; (8013750 <__ieee754_rem_pio2+0x348>)
 8013550:	2200      	movs	r2, #0
 8013552:	f7ec feab 	bl	80002ac <__adddf3>
 8013556:	f7ed faf9 	bl	8000b4c <__aeabi_d2iz>
 801355a:	4683      	mov	fp, r0
 801355c:	f7ec fff2 	bl	8000544 <__aeabi_i2d>
 8013560:	4602      	mov	r2, r0
 8013562:	460b      	mov	r3, r1
 8013564:	ec43 2b18 	vmov	d8, r2, r3
 8013568:	a367      	add	r3, pc, #412	; (adr r3, 8013708 <__ieee754_rem_pio2+0x300>)
 801356a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801356e:	f7ed f853 	bl	8000618 <__aeabi_dmul>
 8013572:	4602      	mov	r2, r0
 8013574:	460b      	mov	r3, r1
 8013576:	4620      	mov	r0, r4
 8013578:	4629      	mov	r1, r5
 801357a:	f7ec fe95 	bl	80002a8 <__aeabi_dsub>
 801357e:	a364      	add	r3, pc, #400	; (adr r3, 8013710 <__ieee754_rem_pio2+0x308>)
 8013580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013584:	4606      	mov	r6, r0
 8013586:	460f      	mov	r7, r1
 8013588:	ec51 0b18 	vmov	r0, r1, d8
 801358c:	f7ed f844 	bl	8000618 <__aeabi_dmul>
 8013590:	f1bb 0f1f 	cmp.w	fp, #31
 8013594:	4604      	mov	r4, r0
 8013596:	460d      	mov	r5, r1
 8013598:	dc0d      	bgt.n	80135b6 <__ieee754_rem_pio2+0x1ae>
 801359a:	4b6e      	ldr	r3, [pc, #440]	; (8013754 <__ieee754_rem_pio2+0x34c>)
 801359c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 80135a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135a4:	4543      	cmp	r3, r8
 80135a6:	d006      	beq.n	80135b6 <__ieee754_rem_pio2+0x1ae>
 80135a8:	4622      	mov	r2, r4
 80135aa:	462b      	mov	r3, r5
 80135ac:	4630      	mov	r0, r6
 80135ae:	4639      	mov	r1, r7
 80135b0:	f7ec fe7a 	bl	80002a8 <__aeabi_dsub>
 80135b4:	e00f      	b.n	80135d6 <__ieee754_rem_pio2+0x1ce>
 80135b6:	462b      	mov	r3, r5
 80135b8:	4622      	mov	r2, r4
 80135ba:	4630      	mov	r0, r6
 80135bc:	4639      	mov	r1, r7
 80135be:	f7ec fe73 	bl	80002a8 <__aeabi_dsub>
 80135c2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80135c6:	9303      	str	r3, [sp, #12]
 80135c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80135cc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80135d0:	f1b8 0f10 	cmp.w	r8, #16
 80135d4:	dc02      	bgt.n	80135dc <__ieee754_rem_pio2+0x1d4>
 80135d6:	e9ca 0100 	strd	r0, r1, [sl]
 80135da:	e039      	b.n	8013650 <__ieee754_rem_pio2+0x248>
 80135dc:	a34e      	add	r3, pc, #312	; (adr r3, 8013718 <__ieee754_rem_pio2+0x310>)
 80135de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135e2:	ec51 0b18 	vmov	r0, r1, d8
 80135e6:	f7ed f817 	bl	8000618 <__aeabi_dmul>
 80135ea:	4604      	mov	r4, r0
 80135ec:	460d      	mov	r5, r1
 80135ee:	4602      	mov	r2, r0
 80135f0:	460b      	mov	r3, r1
 80135f2:	4630      	mov	r0, r6
 80135f4:	4639      	mov	r1, r7
 80135f6:	f7ec fe57 	bl	80002a8 <__aeabi_dsub>
 80135fa:	4602      	mov	r2, r0
 80135fc:	460b      	mov	r3, r1
 80135fe:	4680      	mov	r8, r0
 8013600:	4689      	mov	r9, r1
 8013602:	4630      	mov	r0, r6
 8013604:	4639      	mov	r1, r7
 8013606:	f7ec fe4f 	bl	80002a8 <__aeabi_dsub>
 801360a:	4622      	mov	r2, r4
 801360c:	462b      	mov	r3, r5
 801360e:	f7ec fe4b 	bl	80002a8 <__aeabi_dsub>
 8013612:	a343      	add	r3, pc, #268	; (adr r3, 8013720 <__ieee754_rem_pio2+0x318>)
 8013614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013618:	4604      	mov	r4, r0
 801361a:	460d      	mov	r5, r1
 801361c:	ec51 0b18 	vmov	r0, r1, d8
 8013620:	f7ec fffa 	bl	8000618 <__aeabi_dmul>
 8013624:	4622      	mov	r2, r4
 8013626:	462b      	mov	r3, r5
 8013628:	f7ec fe3e 	bl	80002a8 <__aeabi_dsub>
 801362c:	4602      	mov	r2, r0
 801362e:	460b      	mov	r3, r1
 8013630:	4604      	mov	r4, r0
 8013632:	460d      	mov	r5, r1
 8013634:	4640      	mov	r0, r8
 8013636:	4649      	mov	r1, r9
 8013638:	f7ec fe36 	bl	80002a8 <__aeabi_dsub>
 801363c:	9a03      	ldr	r2, [sp, #12]
 801363e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013642:	1ad3      	subs	r3, r2, r3
 8013644:	2b31      	cmp	r3, #49	; 0x31
 8013646:	dc24      	bgt.n	8013692 <__ieee754_rem_pio2+0x28a>
 8013648:	e9ca 0100 	strd	r0, r1, [sl]
 801364c:	4646      	mov	r6, r8
 801364e:	464f      	mov	r7, r9
 8013650:	e9da 8900 	ldrd	r8, r9, [sl]
 8013654:	4630      	mov	r0, r6
 8013656:	4642      	mov	r2, r8
 8013658:	464b      	mov	r3, r9
 801365a:	4639      	mov	r1, r7
 801365c:	f7ec fe24 	bl	80002a8 <__aeabi_dsub>
 8013660:	462b      	mov	r3, r5
 8013662:	4622      	mov	r2, r4
 8013664:	f7ec fe20 	bl	80002a8 <__aeabi_dsub>
 8013668:	9b02      	ldr	r3, [sp, #8]
 801366a:	2b00      	cmp	r3, #0
 801366c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013670:	f6bf af0a 	bge.w	8013488 <__ieee754_rem_pio2+0x80>
 8013674:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013678:	f8ca 3004 	str.w	r3, [sl, #4]
 801367c:	f8ca 8000 	str.w	r8, [sl]
 8013680:	f8ca 0008 	str.w	r0, [sl, #8]
 8013684:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013688:	f8ca 300c 	str.w	r3, [sl, #12]
 801368c:	f1cb 0b00 	rsb	fp, fp, #0
 8013690:	e6fa      	b.n	8013488 <__ieee754_rem_pio2+0x80>
 8013692:	a327      	add	r3, pc, #156	; (adr r3, 8013730 <__ieee754_rem_pio2+0x328>)
 8013694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013698:	ec51 0b18 	vmov	r0, r1, d8
 801369c:	f7ec ffbc 	bl	8000618 <__aeabi_dmul>
 80136a0:	4604      	mov	r4, r0
 80136a2:	460d      	mov	r5, r1
 80136a4:	4602      	mov	r2, r0
 80136a6:	460b      	mov	r3, r1
 80136a8:	4640      	mov	r0, r8
 80136aa:	4649      	mov	r1, r9
 80136ac:	f7ec fdfc 	bl	80002a8 <__aeabi_dsub>
 80136b0:	4602      	mov	r2, r0
 80136b2:	460b      	mov	r3, r1
 80136b4:	4606      	mov	r6, r0
 80136b6:	460f      	mov	r7, r1
 80136b8:	4640      	mov	r0, r8
 80136ba:	4649      	mov	r1, r9
 80136bc:	f7ec fdf4 	bl	80002a8 <__aeabi_dsub>
 80136c0:	4622      	mov	r2, r4
 80136c2:	462b      	mov	r3, r5
 80136c4:	f7ec fdf0 	bl	80002a8 <__aeabi_dsub>
 80136c8:	a31b      	add	r3, pc, #108	; (adr r3, 8013738 <__ieee754_rem_pio2+0x330>)
 80136ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ce:	4604      	mov	r4, r0
 80136d0:	460d      	mov	r5, r1
 80136d2:	ec51 0b18 	vmov	r0, r1, d8
 80136d6:	f7ec ff9f 	bl	8000618 <__aeabi_dmul>
 80136da:	4622      	mov	r2, r4
 80136dc:	462b      	mov	r3, r5
 80136de:	f7ec fde3 	bl	80002a8 <__aeabi_dsub>
 80136e2:	4604      	mov	r4, r0
 80136e4:	460d      	mov	r5, r1
 80136e6:	e75f      	b.n	80135a8 <__ieee754_rem_pio2+0x1a0>
 80136e8:	4b1b      	ldr	r3, [pc, #108]	; (8013758 <__ieee754_rem_pio2+0x350>)
 80136ea:	4598      	cmp	r8, r3
 80136ec:	dd36      	ble.n	801375c <__ieee754_rem_pio2+0x354>
 80136ee:	ee10 2a10 	vmov	r2, s0
 80136f2:	462b      	mov	r3, r5
 80136f4:	4620      	mov	r0, r4
 80136f6:	4629      	mov	r1, r5
 80136f8:	f7ec fdd6 	bl	80002a8 <__aeabi_dsub>
 80136fc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013700:	e9ca 0100 	strd	r0, r1, [sl]
 8013704:	e694      	b.n	8013430 <__ieee754_rem_pio2+0x28>
 8013706:	bf00      	nop
 8013708:	54400000 	.word	0x54400000
 801370c:	3ff921fb 	.word	0x3ff921fb
 8013710:	1a626331 	.word	0x1a626331
 8013714:	3dd0b461 	.word	0x3dd0b461
 8013718:	1a600000 	.word	0x1a600000
 801371c:	3dd0b461 	.word	0x3dd0b461
 8013720:	2e037073 	.word	0x2e037073
 8013724:	3ba3198a 	.word	0x3ba3198a
 8013728:	6dc9c883 	.word	0x6dc9c883
 801372c:	3fe45f30 	.word	0x3fe45f30
 8013730:	2e000000 	.word	0x2e000000
 8013734:	3ba3198a 	.word	0x3ba3198a
 8013738:	252049c1 	.word	0x252049c1
 801373c:	397b839a 	.word	0x397b839a
 8013740:	3fe921fb 	.word	0x3fe921fb
 8013744:	4002d97b 	.word	0x4002d97b
 8013748:	3ff921fb 	.word	0x3ff921fb
 801374c:	413921fb 	.word	0x413921fb
 8013750:	3fe00000 	.word	0x3fe00000
 8013754:	080158b0 	.word	0x080158b0
 8013758:	7fefffff 	.word	0x7fefffff
 801375c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8013760:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8013764:	ee10 0a10 	vmov	r0, s0
 8013768:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801376c:	ee10 6a10 	vmov	r6, s0
 8013770:	460f      	mov	r7, r1
 8013772:	f7ed f9eb 	bl	8000b4c <__aeabi_d2iz>
 8013776:	f7ec fee5 	bl	8000544 <__aeabi_i2d>
 801377a:	4602      	mov	r2, r0
 801377c:	460b      	mov	r3, r1
 801377e:	4630      	mov	r0, r6
 8013780:	4639      	mov	r1, r7
 8013782:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013786:	f7ec fd8f 	bl	80002a8 <__aeabi_dsub>
 801378a:	4b22      	ldr	r3, [pc, #136]	; (8013814 <__ieee754_rem_pio2+0x40c>)
 801378c:	2200      	movs	r2, #0
 801378e:	f7ec ff43 	bl	8000618 <__aeabi_dmul>
 8013792:	460f      	mov	r7, r1
 8013794:	4606      	mov	r6, r0
 8013796:	f7ed f9d9 	bl	8000b4c <__aeabi_d2iz>
 801379a:	f7ec fed3 	bl	8000544 <__aeabi_i2d>
 801379e:	4602      	mov	r2, r0
 80137a0:	460b      	mov	r3, r1
 80137a2:	4630      	mov	r0, r6
 80137a4:	4639      	mov	r1, r7
 80137a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80137aa:	f7ec fd7d 	bl	80002a8 <__aeabi_dsub>
 80137ae:	4b19      	ldr	r3, [pc, #100]	; (8013814 <__ieee754_rem_pio2+0x40c>)
 80137b0:	2200      	movs	r2, #0
 80137b2:	f7ec ff31 	bl	8000618 <__aeabi_dmul>
 80137b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80137ba:	ad04      	add	r5, sp, #16
 80137bc:	f04f 0803 	mov.w	r8, #3
 80137c0:	46a9      	mov	r9, r5
 80137c2:	2600      	movs	r6, #0
 80137c4:	2700      	movs	r7, #0
 80137c6:	4632      	mov	r2, r6
 80137c8:	463b      	mov	r3, r7
 80137ca:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80137ce:	46c3      	mov	fp, r8
 80137d0:	3d08      	subs	r5, #8
 80137d2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80137d6:	f7ed f987 	bl	8000ae8 <__aeabi_dcmpeq>
 80137da:	2800      	cmp	r0, #0
 80137dc:	d1f3      	bne.n	80137c6 <__ieee754_rem_pio2+0x3be>
 80137de:	4b0e      	ldr	r3, [pc, #56]	; (8013818 <__ieee754_rem_pio2+0x410>)
 80137e0:	9301      	str	r3, [sp, #4]
 80137e2:	2302      	movs	r3, #2
 80137e4:	9300      	str	r3, [sp, #0]
 80137e6:	4622      	mov	r2, r4
 80137e8:	465b      	mov	r3, fp
 80137ea:	4651      	mov	r1, sl
 80137ec:	4648      	mov	r0, r9
 80137ee:	f000 fba3 	bl	8013f38 <__kernel_rem_pio2>
 80137f2:	9b02      	ldr	r3, [sp, #8]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	4683      	mov	fp, r0
 80137f8:	f6bf ae46 	bge.w	8013488 <__ieee754_rem_pio2+0x80>
 80137fc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013800:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013804:	f8ca 3004 	str.w	r3, [sl, #4]
 8013808:	f8da 300c 	ldr.w	r3, [sl, #12]
 801380c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013810:	e73a      	b.n	8013688 <__ieee754_rem_pio2+0x280>
 8013812:	bf00      	nop
 8013814:	41700000 	.word	0x41700000
 8013818:	08015930 	.word	0x08015930

0801381c <__ieee754_asinf>:
 801381c:	b538      	push	{r3, r4, r5, lr}
 801381e:	ee10 5a10 	vmov	r5, s0
 8013822:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013826:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801382a:	ed2d 8b04 	vpush	{d8-d9}
 801382e:	d10c      	bne.n	801384a <__ieee754_asinf+0x2e>
 8013830:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80139a8 <__ieee754_asinf+0x18c>
 8013834:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80139ac <__ieee754_asinf+0x190>
 8013838:	ee60 7a27 	vmul.f32	s15, s0, s15
 801383c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013840:	eeb0 0a67 	vmov.f32	s0, s15
 8013844:	ecbd 8b04 	vpop	{d8-d9}
 8013848:	bd38      	pop	{r3, r4, r5, pc}
 801384a:	dd04      	ble.n	8013856 <__ieee754_asinf+0x3a>
 801384c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013850:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013854:	e7f6      	b.n	8013844 <__ieee754_asinf+0x28>
 8013856:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 801385a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801385e:	da0b      	bge.n	8013878 <__ieee754_asinf+0x5c>
 8013860:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8013864:	da52      	bge.n	801390c <__ieee754_asinf+0xf0>
 8013866:	eddf 7a52 	vldr	s15, [pc, #328]	; 80139b0 <__ieee754_asinf+0x194>
 801386a:	ee70 7a27 	vadd.f32	s15, s0, s15
 801386e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013876:	dce5      	bgt.n	8013844 <__ieee754_asinf+0x28>
 8013878:	f001 fc7c 	bl	8015174 <fabsf>
 801387c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8013880:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8013884:	ee20 8a08 	vmul.f32	s16, s0, s16
 8013888:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80139b4 <__ieee754_asinf+0x198>
 801388c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80139b8 <__ieee754_asinf+0x19c>
 8013890:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80139bc <__ieee754_asinf+0x1a0>
 8013894:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013898:	eddf 7a49 	vldr	s15, [pc, #292]	; 80139c0 <__ieee754_asinf+0x1a4>
 801389c:	eee7 7a08 	vfma.f32	s15, s14, s16
 80138a0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80139c4 <__ieee754_asinf+0x1a8>
 80138a4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80138a8:	eddf 7a47 	vldr	s15, [pc, #284]	; 80139c8 <__ieee754_asinf+0x1ac>
 80138ac:	eee7 7a08 	vfma.f32	s15, s14, s16
 80138b0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80139cc <__ieee754_asinf+0x1b0>
 80138b4:	eea7 9a88 	vfma.f32	s18, s15, s16
 80138b8:	eddf 7a45 	vldr	s15, [pc, #276]	; 80139d0 <__ieee754_asinf+0x1b4>
 80138bc:	eee8 7a07 	vfma.f32	s15, s16, s14
 80138c0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80139d4 <__ieee754_asinf+0x1b8>
 80138c4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80138c8:	eddf 7a43 	vldr	s15, [pc, #268]	; 80139d8 <__ieee754_asinf+0x1bc>
 80138cc:	eee7 7a08 	vfma.f32	s15, s14, s16
 80138d0:	eeb0 0a48 	vmov.f32	s0, s16
 80138d4:	eee7 8a88 	vfma.f32	s17, s15, s16
 80138d8:	f000 fa62 	bl	8013da0 <__ieee754_sqrtf>
 80138dc:	4b3f      	ldr	r3, [pc, #252]	; (80139dc <__ieee754_asinf+0x1c0>)
 80138de:	ee29 9a08 	vmul.f32	s18, s18, s16
 80138e2:	429c      	cmp	r4, r3
 80138e4:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80138e8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80138ec:	dd3d      	ble.n	801396a <__ieee754_asinf+0x14e>
 80138ee:	eea0 0a06 	vfma.f32	s0, s0, s12
 80138f2:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80139e0 <__ieee754_asinf+0x1c4>
 80138f6:	eee0 7a26 	vfma.f32	s15, s0, s13
 80138fa:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80139ac <__ieee754_asinf+0x190>
 80138fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013902:	2d00      	cmp	r5, #0
 8013904:	bfd8      	it	le
 8013906:	eeb1 0a40 	vnegle.f32	s0, s0
 801390a:	e79b      	b.n	8013844 <__ieee754_asinf+0x28>
 801390c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013910:	eddf 6a28 	vldr	s13, [pc, #160]	; 80139b4 <__ieee754_asinf+0x198>
 8013914:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80139b8 <__ieee754_asinf+0x19c>
 8013918:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80139cc <__ieee754_asinf+0x1b0>
 801391c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013920:	eddf 6a27 	vldr	s13, [pc, #156]	; 80139c0 <__ieee754_asinf+0x1a4>
 8013924:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013928:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80139c4 <__ieee754_asinf+0x1a8>
 801392c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013930:	eddf 6a25 	vldr	s13, [pc, #148]	; 80139c8 <__ieee754_asinf+0x1ac>
 8013934:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013938:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80139bc <__ieee754_asinf+0x1a0>
 801393c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013940:	eddf 6a23 	vldr	s13, [pc, #140]	; 80139d0 <__ieee754_asinf+0x1b4>
 8013944:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013948:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80139d4 <__ieee754_asinf+0x1b8>
 801394c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013950:	eddf 6a21 	vldr	s13, [pc, #132]	; 80139d8 <__ieee754_asinf+0x1bc>
 8013954:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013958:	ee27 7a27 	vmul.f32	s14, s14, s15
 801395c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013960:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013964:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013968:	e76c      	b.n	8013844 <__ieee754_asinf+0x28>
 801396a:	ee10 3a10 	vmov	r3, s0
 801396e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013972:	f023 030f 	bic.w	r3, r3, #15
 8013976:	ee07 3a10 	vmov	s14, r3
 801397a:	eea7 8a47 	vfms.f32	s16, s14, s14
 801397e:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013982:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013986:	eec8 5a27 	vdiv.f32	s11, s16, s15
 801398a:	eddf 7a07 	vldr	s15, [pc, #28]	; 80139a8 <__ieee754_asinf+0x18c>
 801398e:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8013992:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8013996:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80139e4 <__ieee754_asinf+0x1c8>
 801399a:	eeb0 6a40 	vmov.f32	s12, s0
 801399e:	eea7 6a66 	vfms.f32	s12, s14, s13
 80139a2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80139a6:	e7aa      	b.n	80138fe <__ieee754_asinf+0xe2>
 80139a8:	b33bbd2e 	.word	0xb33bbd2e
 80139ac:	3fc90fdb 	.word	0x3fc90fdb
 80139b0:	7149f2ca 	.word	0x7149f2ca
 80139b4:	3811ef08 	.word	0x3811ef08
 80139b8:	3a4f7f04 	.word	0x3a4f7f04
 80139bc:	3e2aaaab 	.word	0x3e2aaaab
 80139c0:	bd241146 	.word	0xbd241146
 80139c4:	3e4e0aa8 	.word	0x3e4e0aa8
 80139c8:	bea6b090 	.word	0xbea6b090
 80139cc:	3d9dc62e 	.word	0x3d9dc62e
 80139d0:	bf303361 	.word	0xbf303361
 80139d4:	4001572d 	.word	0x4001572d
 80139d8:	c019d139 	.word	0xc019d139
 80139dc:	3f799999 	.word	0x3f799999
 80139e0:	333bbd2e 	.word	0x333bbd2e
 80139e4:	3f490fdb 	.word	0x3f490fdb

080139e8 <__ieee754_atan2f>:
 80139e8:	ee10 2a90 	vmov	r2, s1
 80139ec:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80139f0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80139f4:	b510      	push	{r4, lr}
 80139f6:	eef0 7a40 	vmov.f32	s15, s0
 80139fa:	dc06      	bgt.n	8013a0a <__ieee754_atan2f+0x22>
 80139fc:	ee10 0a10 	vmov	r0, s0
 8013a00:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8013a04:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013a08:	dd04      	ble.n	8013a14 <__ieee754_atan2f+0x2c>
 8013a0a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8013a12:	bd10      	pop	{r4, pc}
 8013a14:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013a18:	d103      	bne.n	8013a22 <__ieee754_atan2f+0x3a>
 8013a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a1e:	f001 bad5 	b.w	8014fcc <atanf>
 8013a22:	1794      	asrs	r4, r2, #30
 8013a24:	f004 0402 	and.w	r4, r4, #2
 8013a28:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013a2c:	b943      	cbnz	r3, 8013a40 <__ieee754_atan2f+0x58>
 8013a2e:	2c02      	cmp	r4, #2
 8013a30:	d05e      	beq.n	8013af0 <__ieee754_atan2f+0x108>
 8013a32:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013b04 <__ieee754_atan2f+0x11c>
 8013a36:	2c03      	cmp	r4, #3
 8013a38:	bf08      	it	eq
 8013a3a:	eef0 7a47 	vmoveq.f32	s15, s14
 8013a3e:	e7e6      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013a40:	b941      	cbnz	r1, 8013a54 <__ieee754_atan2f+0x6c>
 8013a42:	eddf 7a31 	vldr	s15, [pc, #196]	; 8013b08 <__ieee754_atan2f+0x120>
 8013a46:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8013b0c <__ieee754_atan2f+0x124>
 8013a4a:	2800      	cmp	r0, #0
 8013a4c:	bfb8      	it	lt
 8013a4e:	eef0 7a40 	vmovlt.f32	s15, s0
 8013a52:	e7dc      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013a54:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013a58:	d110      	bne.n	8013a7c <__ieee754_atan2f+0x94>
 8013a5a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013a5e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8013a62:	d107      	bne.n	8013a74 <__ieee754_atan2f+0x8c>
 8013a64:	2c02      	cmp	r4, #2
 8013a66:	d846      	bhi.n	8013af6 <__ieee754_atan2f+0x10e>
 8013a68:	4b29      	ldr	r3, [pc, #164]	; (8013b10 <__ieee754_atan2f+0x128>)
 8013a6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013a6e:	edd4 7a00 	vldr	s15, [r4]
 8013a72:	e7cc      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013a74:	2c02      	cmp	r4, #2
 8013a76:	d841      	bhi.n	8013afc <__ieee754_atan2f+0x114>
 8013a78:	4b26      	ldr	r3, [pc, #152]	; (8013b14 <__ieee754_atan2f+0x12c>)
 8013a7a:	e7f6      	b.n	8013a6a <__ieee754_atan2f+0x82>
 8013a7c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013a80:	d0df      	beq.n	8013a42 <__ieee754_atan2f+0x5a>
 8013a82:	1a5b      	subs	r3, r3, r1
 8013a84:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8013a88:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013a8c:	da1a      	bge.n	8013ac4 <__ieee754_atan2f+0xdc>
 8013a8e:	2a00      	cmp	r2, #0
 8013a90:	da01      	bge.n	8013a96 <__ieee754_atan2f+0xae>
 8013a92:	313c      	adds	r1, #60	; 0x3c
 8013a94:	db19      	blt.n	8013aca <__ieee754_atan2f+0xe2>
 8013a96:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013a9a:	f001 fb6b 	bl	8015174 <fabsf>
 8013a9e:	f001 fa95 	bl	8014fcc <atanf>
 8013aa2:	eef0 7a40 	vmov.f32	s15, s0
 8013aa6:	2c01      	cmp	r4, #1
 8013aa8:	d012      	beq.n	8013ad0 <__ieee754_atan2f+0xe8>
 8013aaa:	2c02      	cmp	r4, #2
 8013aac:	d017      	beq.n	8013ade <__ieee754_atan2f+0xf6>
 8013aae:	2c00      	cmp	r4, #0
 8013ab0:	d0ad      	beq.n	8013a0e <__ieee754_atan2f+0x26>
 8013ab2:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8013b18 <__ieee754_atan2f+0x130>
 8013ab6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013aba:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8013b1c <__ieee754_atan2f+0x134>
 8013abe:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013ac2:	e7a4      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013ac4:	eddf 7a10 	vldr	s15, [pc, #64]	; 8013b08 <__ieee754_atan2f+0x120>
 8013ac8:	e7ed      	b.n	8013aa6 <__ieee754_atan2f+0xbe>
 8013aca:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013b20 <__ieee754_atan2f+0x138>
 8013ace:	e7ea      	b.n	8013aa6 <__ieee754_atan2f+0xbe>
 8013ad0:	ee17 3a90 	vmov	r3, s15
 8013ad4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013ad8:	ee07 3a90 	vmov	s15, r3
 8013adc:	e797      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013ade:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8013b18 <__ieee754_atan2f+0x130>
 8013ae2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013ae6:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8013b1c <__ieee754_atan2f+0x134>
 8013aea:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013aee:	e78e      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013af0:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8013b1c <__ieee754_atan2f+0x134>
 8013af4:	e78b      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013af6:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8013b24 <__ieee754_atan2f+0x13c>
 8013afa:	e788      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013afc:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013b20 <__ieee754_atan2f+0x138>
 8013b00:	e785      	b.n	8013a0e <__ieee754_atan2f+0x26>
 8013b02:	bf00      	nop
 8013b04:	c0490fdb 	.word	0xc0490fdb
 8013b08:	3fc90fdb 	.word	0x3fc90fdb
 8013b0c:	bfc90fdb 	.word	0xbfc90fdb
 8013b10:	08015a38 	.word	0x08015a38
 8013b14:	08015a44 	.word	0x08015a44
 8013b18:	33bbbd2e 	.word	0x33bbbd2e
 8013b1c:	40490fdb 	.word	0x40490fdb
 8013b20:	00000000 	.word	0x00000000
 8013b24:	3f490fdb 	.word	0x3f490fdb

08013b28 <__ieee754_rem_pio2f>:
 8013b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013b2a:	ee10 6a10 	vmov	r6, s0
 8013b2e:	4b8e      	ldr	r3, [pc, #568]	; (8013d68 <__ieee754_rem_pio2f+0x240>)
 8013b30:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8013b34:	429d      	cmp	r5, r3
 8013b36:	b087      	sub	sp, #28
 8013b38:	eef0 7a40 	vmov.f32	s15, s0
 8013b3c:	4604      	mov	r4, r0
 8013b3e:	dc05      	bgt.n	8013b4c <__ieee754_rem_pio2f+0x24>
 8013b40:	2300      	movs	r3, #0
 8013b42:	ed80 0a00 	vstr	s0, [r0]
 8013b46:	6043      	str	r3, [r0, #4]
 8013b48:	2000      	movs	r0, #0
 8013b4a:	e01a      	b.n	8013b82 <__ieee754_rem_pio2f+0x5a>
 8013b4c:	4b87      	ldr	r3, [pc, #540]	; (8013d6c <__ieee754_rem_pio2f+0x244>)
 8013b4e:	429d      	cmp	r5, r3
 8013b50:	dc46      	bgt.n	8013be0 <__ieee754_rem_pio2f+0xb8>
 8013b52:	2e00      	cmp	r6, #0
 8013b54:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8013d70 <__ieee754_rem_pio2f+0x248>
 8013b58:	4b86      	ldr	r3, [pc, #536]	; (8013d74 <__ieee754_rem_pio2f+0x24c>)
 8013b5a:	f025 050f 	bic.w	r5, r5, #15
 8013b5e:	dd1f      	ble.n	8013ba0 <__ieee754_rem_pio2f+0x78>
 8013b60:	429d      	cmp	r5, r3
 8013b62:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013b66:	d00e      	beq.n	8013b86 <__ieee754_rem_pio2f+0x5e>
 8013b68:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8013d78 <__ieee754_rem_pio2f+0x250>
 8013b6c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8013b70:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013b74:	ed80 0a00 	vstr	s0, [r0]
 8013b78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013b7c:	2001      	movs	r0, #1
 8013b7e:	edc4 7a01 	vstr	s15, [r4, #4]
 8013b82:	b007      	add	sp, #28
 8013b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013b86:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8013d7c <__ieee754_rem_pio2f+0x254>
 8013b8a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8013d80 <__ieee754_rem_pio2f+0x258>
 8013b8e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013b92:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8013b96:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013b9a:	edc0 6a00 	vstr	s13, [r0]
 8013b9e:	e7eb      	b.n	8013b78 <__ieee754_rem_pio2f+0x50>
 8013ba0:	429d      	cmp	r5, r3
 8013ba2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013ba6:	d00e      	beq.n	8013bc6 <__ieee754_rem_pio2f+0x9e>
 8013ba8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8013d78 <__ieee754_rem_pio2f+0x250>
 8013bac:	ee37 0a87 	vadd.f32	s0, s15, s14
 8013bb0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013bb4:	ed80 0a00 	vstr	s0, [r0]
 8013bb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013bbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013bc0:	edc4 7a01 	vstr	s15, [r4, #4]
 8013bc4:	e7dd      	b.n	8013b82 <__ieee754_rem_pio2f+0x5a>
 8013bc6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8013d7c <__ieee754_rem_pio2f+0x254>
 8013bca:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8013d80 <__ieee754_rem_pio2f+0x258>
 8013bce:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013bd2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013bd6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013bda:	edc0 6a00 	vstr	s13, [r0]
 8013bde:	e7eb      	b.n	8013bb8 <__ieee754_rem_pio2f+0x90>
 8013be0:	4b68      	ldr	r3, [pc, #416]	; (8013d84 <__ieee754_rem_pio2f+0x25c>)
 8013be2:	429d      	cmp	r5, r3
 8013be4:	dc72      	bgt.n	8013ccc <__ieee754_rem_pio2f+0x1a4>
 8013be6:	f001 fac5 	bl	8015174 <fabsf>
 8013bea:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8013d88 <__ieee754_rem_pio2f+0x260>
 8013bee:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013bf2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013bf6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013bfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013bfe:	ee17 0a90 	vmov	r0, s15
 8013c02:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8013d70 <__ieee754_rem_pio2f+0x248>
 8013c06:	eea7 0a67 	vfms.f32	s0, s14, s15
 8013c0a:	281f      	cmp	r0, #31
 8013c0c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8013d78 <__ieee754_rem_pio2f+0x250>
 8013c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013c14:	eeb1 6a47 	vneg.f32	s12, s14
 8013c18:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013c1c:	ee16 2a90 	vmov	r2, s13
 8013c20:	dc1c      	bgt.n	8013c5c <__ieee754_rem_pio2f+0x134>
 8013c22:	495a      	ldr	r1, [pc, #360]	; (8013d8c <__ieee754_rem_pio2f+0x264>)
 8013c24:	1e47      	subs	r7, r0, #1
 8013c26:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8013c2a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8013c2e:	428b      	cmp	r3, r1
 8013c30:	d014      	beq.n	8013c5c <__ieee754_rem_pio2f+0x134>
 8013c32:	6022      	str	r2, [r4, #0]
 8013c34:	ed94 7a00 	vldr	s14, [r4]
 8013c38:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013c3c:	2e00      	cmp	r6, #0
 8013c3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013c42:	ed84 0a01 	vstr	s0, [r4, #4]
 8013c46:	da9c      	bge.n	8013b82 <__ieee754_rem_pio2f+0x5a>
 8013c48:	eeb1 7a47 	vneg.f32	s14, s14
 8013c4c:	eeb1 0a40 	vneg.f32	s0, s0
 8013c50:	ed84 7a00 	vstr	s14, [r4]
 8013c54:	ed84 0a01 	vstr	s0, [r4, #4]
 8013c58:	4240      	negs	r0, r0
 8013c5a:	e792      	b.n	8013b82 <__ieee754_rem_pio2f+0x5a>
 8013c5c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013c60:	15eb      	asrs	r3, r5, #23
 8013c62:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8013c66:	2d08      	cmp	r5, #8
 8013c68:	dde3      	ble.n	8013c32 <__ieee754_rem_pio2f+0x10a>
 8013c6a:	eddf 7a44 	vldr	s15, [pc, #272]	; 8013d7c <__ieee754_rem_pio2f+0x254>
 8013c6e:	eef0 6a40 	vmov.f32	s13, s0
 8013c72:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013c76:	ee30 0a66 	vsub.f32	s0, s0, s13
 8013c7a:	eea6 0a27 	vfma.f32	s0, s12, s15
 8013c7e:	eddf 7a40 	vldr	s15, [pc, #256]	; 8013d80 <__ieee754_rem_pio2f+0x258>
 8013c82:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8013c86:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8013c8a:	eef0 7a40 	vmov.f32	s15, s0
 8013c8e:	ee15 2a90 	vmov	r2, s11
 8013c92:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013c96:	1a5b      	subs	r3, r3, r1
 8013c98:	2b19      	cmp	r3, #25
 8013c9a:	dc04      	bgt.n	8013ca6 <__ieee754_rem_pio2f+0x17e>
 8013c9c:	edc4 5a00 	vstr	s11, [r4]
 8013ca0:	eeb0 0a66 	vmov.f32	s0, s13
 8013ca4:	e7c6      	b.n	8013c34 <__ieee754_rem_pio2f+0x10c>
 8013ca6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8013d90 <__ieee754_rem_pio2f+0x268>
 8013caa:	eeb0 0a66 	vmov.f32	s0, s13
 8013cae:	eea6 0a25 	vfma.f32	s0, s12, s11
 8013cb2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013cb6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8013d94 <__ieee754_rem_pio2f+0x26c>
 8013cba:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013cbe:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8013cc2:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013cc6:	ed84 7a00 	vstr	s14, [r4]
 8013cca:	e7b3      	b.n	8013c34 <__ieee754_rem_pio2f+0x10c>
 8013ccc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8013cd0:	db06      	blt.n	8013ce0 <__ieee754_rem_pio2f+0x1b8>
 8013cd2:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013cd6:	edc0 7a01 	vstr	s15, [r0, #4]
 8013cda:	edc0 7a00 	vstr	s15, [r0]
 8013cde:	e733      	b.n	8013b48 <__ieee754_rem_pio2f+0x20>
 8013ce0:	15ea      	asrs	r2, r5, #23
 8013ce2:	3a86      	subs	r2, #134	; 0x86
 8013ce4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013ce8:	ee07 3a90 	vmov	s15, r3
 8013cec:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013cf0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8013d98 <__ieee754_rem_pio2f+0x270>
 8013cf4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013cf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013cfc:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013d00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013d04:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013d08:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013d0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013d10:	ed8d 7a04 	vstr	s14, [sp, #16]
 8013d14:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013d18:	eef5 7a40 	vcmp.f32	s15, #0.0
 8013d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d20:	edcd 7a05 	vstr	s15, [sp, #20]
 8013d24:	d11e      	bne.n	8013d64 <__ieee754_rem_pio2f+0x23c>
 8013d26:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8013d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d2e:	bf14      	ite	ne
 8013d30:	2302      	movne	r3, #2
 8013d32:	2301      	moveq	r3, #1
 8013d34:	4919      	ldr	r1, [pc, #100]	; (8013d9c <__ieee754_rem_pio2f+0x274>)
 8013d36:	9101      	str	r1, [sp, #4]
 8013d38:	2102      	movs	r1, #2
 8013d3a:	9100      	str	r1, [sp, #0]
 8013d3c:	a803      	add	r0, sp, #12
 8013d3e:	4621      	mov	r1, r4
 8013d40:	f000 fd58 	bl	80147f4 <__kernel_rem_pio2f>
 8013d44:	2e00      	cmp	r6, #0
 8013d46:	f6bf af1c 	bge.w	8013b82 <__ieee754_rem_pio2f+0x5a>
 8013d4a:	edd4 7a00 	vldr	s15, [r4]
 8013d4e:	eef1 7a67 	vneg.f32	s15, s15
 8013d52:	edc4 7a00 	vstr	s15, [r4]
 8013d56:	edd4 7a01 	vldr	s15, [r4, #4]
 8013d5a:	eef1 7a67 	vneg.f32	s15, s15
 8013d5e:	edc4 7a01 	vstr	s15, [r4, #4]
 8013d62:	e779      	b.n	8013c58 <__ieee754_rem_pio2f+0x130>
 8013d64:	2303      	movs	r3, #3
 8013d66:	e7e5      	b.n	8013d34 <__ieee754_rem_pio2f+0x20c>
 8013d68:	3f490fd8 	.word	0x3f490fd8
 8013d6c:	4016cbe3 	.word	0x4016cbe3
 8013d70:	3fc90f80 	.word	0x3fc90f80
 8013d74:	3fc90fd0 	.word	0x3fc90fd0
 8013d78:	37354443 	.word	0x37354443
 8013d7c:	37354400 	.word	0x37354400
 8013d80:	2e85a308 	.word	0x2e85a308
 8013d84:	43490f80 	.word	0x43490f80
 8013d88:	3f22f984 	.word	0x3f22f984
 8013d8c:	08015a50 	.word	0x08015a50
 8013d90:	2e85a300 	.word	0x2e85a300
 8013d94:	248d3132 	.word	0x248d3132
 8013d98:	43800000 	.word	0x43800000
 8013d9c:	08015ad0 	.word	0x08015ad0

08013da0 <__ieee754_sqrtf>:
 8013da0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013da4:	4770      	bx	lr
	...

08013da8 <__kernel_cos>:
 8013da8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dac:	ec57 6b10 	vmov	r6, r7, d0
 8013db0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8013db4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8013db8:	ed8d 1b00 	vstr	d1, [sp]
 8013dbc:	da07      	bge.n	8013dce <__kernel_cos+0x26>
 8013dbe:	ee10 0a10 	vmov	r0, s0
 8013dc2:	4639      	mov	r1, r7
 8013dc4:	f7ec fec2 	bl	8000b4c <__aeabi_d2iz>
 8013dc8:	2800      	cmp	r0, #0
 8013dca:	f000 8088 	beq.w	8013ede <__kernel_cos+0x136>
 8013dce:	4632      	mov	r2, r6
 8013dd0:	463b      	mov	r3, r7
 8013dd2:	4630      	mov	r0, r6
 8013dd4:	4639      	mov	r1, r7
 8013dd6:	f7ec fc1f 	bl	8000618 <__aeabi_dmul>
 8013dda:	4b51      	ldr	r3, [pc, #324]	; (8013f20 <__kernel_cos+0x178>)
 8013ddc:	2200      	movs	r2, #0
 8013dde:	4604      	mov	r4, r0
 8013de0:	460d      	mov	r5, r1
 8013de2:	f7ec fc19 	bl	8000618 <__aeabi_dmul>
 8013de6:	a340      	add	r3, pc, #256	; (adr r3, 8013ee8 <__kernel_cos+0x140>)
 8013de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dec:	4682      	mov	sl, r0
 8013dee:	468b      	mov	fp, r1
 8013df0:	4620      	mov	r0, r4
 8013df2:	4629      	mov	r1, r5
 8013df4:	f7ec fc10 	bl	8000618 <__aeabi_dmul>
 8013df8:	a33d      	add	r3, pc, #244	; (adr r3, 8013ef0 <__kernel_cos+0x148>)
 8013dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dfe:	f7ec fa55 	bl	80002ac <__adddf3>
 8013e02:	4622      	mov	r2, r4
 8013e04:	462b      	mov	r3, r5
 8013e06:	f7ec fc07 	bl	8000618 <__aeabi_dmul>
 8013e0a:	a33b      	add	r3, pc, #236	; (adr r3, 8013ef8 <__kernel_cos+0x150>)
 8013e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e10:	f7ec fa4a 	bl	80002a8 <__aeabi_dsub>
 8013e14:	4622      	mov	r2, r4
 8013e16:	462b      	mov	r3, r5
 8013e18:	f7ec fbfe 	bl	8000618 <__aeabi_dmul>
 8013e1c:	a338      	add	r3, pc, #224	; (adr r3, 8013f00 <__kernel_cos+0x158>)
 8013e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e22:	f7ec fa43 	bl	80002ac <__adddf3>
 8013e26:	4622      	mov	r2, r4
 8013e28:	462b      	mov	r3, r5
 8013e2a:	f7ec fbf5 	bl	8000618 <__aeabi_dmul>
 8013e2e:	a336      	add	r3, pc, #216	; (adr r3, 8013f08 <__kernel_cos+0x160>)
 8013e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e34:	f7ec fa38 	bl	80002a8 <__aeabi_dsub>
 8013e38:	4622      	mov	r2, r4
 8013e3a:	462b      	mov	r3, r5
 8013e3c:	f7ec fbec 	bl	8000618 <__aeabi_dmul>
 8013e40:	a333      	add	r3, pc, #204	; (adr r3, 8013f10 <__kernel_cos+0x168>)
 8013e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e46:	f7ec fa31 	bl	80002ac <__adddf3>
 8013e4a:	4622      	mov	r2, r4
 8013e4c:	462b      	mov	r3, r5
 8013e4e:	f7ec fbe3 	bl	8000618 <__aeabi_dmul>
 8013e52:	4622      	mov	r2, r4
 8013e54:	462b      	mov	r3, r5
 8013e56:	f7ec fbdf 	bl	8000618 <__aeabi_dmul>
 8013e5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013e5e:	4604      	mov	r4, r0
 8013e60:	460d      	mov	r5, r1
 8013e62:	4630      	mov	r0, r6
 8013e64:	4639      	mov	r1, r7
 8013e66:	f7ec fbd7 	bl	8000618 <__aeabi_dmul>
 8013e6a:	460b      	mov	r3, r1
 8013e6c:	4602      	mov	r2, r0
 8013e6e:	4629      	mov	r1, r5
 8013e70:	4620      	mov	r0, r4
 8013e72:	f7ec fa19 	bl	80002a8 <__aeabi_dsub>
 8013e76:	4b2b      	ldr	r3, [pc, #172]	; (8013f24 <__kernel_cos+0x17c>)
 8013e78:	4598      	cmp	r8, r3
 8013e7a:	4606      	mov	r6, r0
 8013e7c:	460f      	mov	r7, r1
 8013e7e:	dc10      	bgt.n	8013ea2 <__kernel_cos+0xfa>
 8013e80:	4602      	mov	r2, r0
 8013e82:	460b      	mov	r3, r1
 8013e84:	4650      	mov	r0, sl
 8013e86:	4659      	mov	r1, fp
 8013e88:	f7ec fa0e 	bl	80002a8 <__aeabi_dsub>
 8013e8c:	460b      	mov	r3, r1
 8013e8e:	4926      	ldr	r1, [pc, #152]	; (8013f28 <__kernel_cos+0x180>)
 8013e90:	4602      	mov	r2, r0
 8013e92:	2000      	movs	r0, #0
 8013e94:	f7ec fa08 	bl	80002a8 <__aeabi_dsub>
 8013e98:	ec41 0b10 	vmov	d0, r0, r1
 8013e9c:	b003      	add	sp, #12
 8013e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ea2:	4b22      	ldr	r3, [pc, #136]	; (8013f2c <__kernel_cos+0x184>)
 8013ea4:	4920      	ldr	r1, [pc, #128]	; (8013f28 <__kernel_cos+0x180>)
 8013ea6:	4598      	cmp	r8, r3
 8013ea8:	bfcc      	ite	gt
 8013eaa:	4d21      	ldrgt	r5, [pc, #132]	; (8013f30 <__kernel_cos+0x188>)
 8013eac:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8013eb0:	2400      	movs	r4, #0
 8013eb2:	4622      	mov	r2, r4
 8013eb4:	462b      	mov	r3, r5
 8013eb6:	2000      	movs	r0, #0
 8013eb8:	f7ec f9f6 	bl	80002a8 <__aeabi_dsub>
 8013ebc:	4622      	mov	r2, r4
 8013ebe:	4680      	mov	r8, r0
 8013ec0:	4689      	mov	r9, r1
 8013ec2:	462b      	mov	r3, r5
 8013ec4:	4650      	mov	r0, sl
 8013ec6:	4659      	mov	r1, fp
 8013ec8:	f7ec f9ee 	bl	80002a8 <__aeabi_dsub>
 8013ecc:	4632      	mov	r2, r6
 8013ece:	463b      	mov	r3, r7
 8013ed0:	f7ec f9ea 	bl	80002a8 <__aeabi_dsub>
 8013ed4:	4602      	mov	r2, r0
 8013ed6:	460b      	mov	r3, r1
 8013ed8:	4640      	mov	r0, r8
 8013eda:	4649      	mov	r1, r9
 8013edc:	e7da      	b.n	8013e94 <__kernel_cos+0xec>
 8013ede:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8013f18 <__kernel_cos+0x170>
 8013ee2:	e7db      	b.n	8013e9c <__kernel_cos+0xf4>
 8013ee4:	f3af 8000 	nop.w
 8013ee8:	be8838d4 	.word	0xbe8838d4
 8013eec:	bda8fae9 	.word	0xbda8fae9
 8013ef0:	bdb4b1c4 	.word	0xbdb4b1c4
 8013ef4:	3e21ee9e 	.word	0x3e21ee9e
 8013ef8:	809c52ad 	.word	0x809c52ad
 8013efc:	3e927e4f 	.word	0x3e927e4f
 8013f00:	19cb1590 	.word	0x19cb1590
 8013f04:	3efa01a0 	.word	0x3efa01a0
 8013f08:	16c15177 	.word	0x16c15177
 8013f0c:	3f56c16c 	.word	0x3f56c16c
 8013f10:	5555554c 	.word	0x5555554c
 8013f14:	3fa55555 	.word	0x3fa55555
 8013f18:	00000000 	.word	0x00000000
 8013f1c:	3ff00000 	.word	0x3ff00000
 8013f20:	3fe00000 	.word	0x3fe00000
 8013f24:	3fd33332 	.word	0x3fd33332
 8013f28:	3ff00000 	.word	0x3ff00000
 8013f2c:	3fe90000 	.word	0x3fe90000
 8013f30:	3fd20000 	.word	0x3fd20000
 8013f34:	00000000 	.word	0x00000000

08013f38 <__kernel_rem_pio2>:
 8013f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f3c:	ed2d 8b02 	vpush	{d8}
 8013f40:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8013f44:	f112 0f14 	cmn.w	r2, #20
 8013f48:	9308      	str	r3, [sp, #32]
 8013f4a:	9101      	str	r1, [sp, #4]
 8013f4c:	4bc6      	ldr	r3, [pc, #792]	; (8014268 <__kernel_rem_pio2+0x330>)
 8013f4e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8013f50:	9009      	str	r0, [sp, #36]	; 0x24
 8013f52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013f56:	9304      	str	r3, [sp, #16]
 8013f58:	9b08      	ldr	r3, [sp, #32]
 8013f5a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8013f5e:	bfa8      	it	ge
 8013f60:	1ed4      	subge	r4, r2, #3
 8013f62:	9306      	str	r3, [sp, #24]
 8013f64:	bfb2      	itee	lt
 8013f66:	2400      	movlt	r4, #0
 8013f68:	2318      	movge	r3, #24
 8013f6a:	fb94 f4f3 	sdivge	r4, r4, r3
 8013f6e:	f06f 0317 	mvn.w	r3, #23
 8013f72:	fb04 3303 	mla	r3, r4, r3, r3
 8013f76:	eb03 0a02 	add.w	sl, r3, r2
 8013f7a:	9b04      	ldr	r3, [sp, #16]
 8013f7c:	9a06      	ldr	r2, [sp, #24]
 8013f7e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8014258 <__kernel_rem_pio2+0x320>
 8013f82:	eb03 0802 	add.w	r8, r3, r2
 8013f86:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8013f88:	1aa7      	subs	r7, r4, r2
 8013f8a:	ae20      	add	r6, sp, #128	; 0x80
 8013f8c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013f90:	2500      	movs	r5, #0
 8013f92:	4545      	cmp	r5, r8
 8013f94:	dd18      	ble.n	8013fc8 <__kernel_rem_pio2+0x90>
 8013f96:	9b08      	ldr	r3, [sp, #32]
 8013f98:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013f9c:	aa20      	add	r2, sp, #128	; 0x80
 8013f9e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8014258 <__kernel_rem_pio2+0x320>
 8013fa2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8013fa6:	f1c3 0301 	rsb	r3, r3, #1
 8013faa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8013fae:	9307      	str	r3, [sp, #28]
 8013fb0:	9b07      	ldr	r3, [sp, #28]
 8013fb2:	9a04      	ldr	r2, [sp, #16]
 8013fb4:	4443      	add	r3, r8
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	db2f      	blt.n	801401a <__kernel_rem_pio2+0xe2>
 8013fba:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013fbe:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013fc2:	462f      	mov	r7, r5
 8013fc4:	2600      	movs	r6, #0
 8013fc6:	e01b      	b.n	8014000 <__kernel_rem_pio2+0xc8>
 8013fc8:	42ef      	cmn	r7, r5
 8013fca:	d407      	bmi.n	8013fdc <__kernel_rem_pio2+0xa4>
 8013fcc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013fd0:	f7ec fab8 	bl	8000544 <__aeabi_i2d>
 8013fd4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013fd8:	3501      	adds	r5, #1
 8013fda:	e7da      	b.n	8013f92 <__kernel_rem_pio2+0x5a>
 8013fdc:	ec51 0b18 	vmov	r0, r1, d8
 8013fe0:	e7f8      	b.n	8013fd4 <__kernel_rem_pio2+0x9c>
 8013fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013fe6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013fea:	f7ec fb15 	bl	8000618 <__aeabi_dmul>
 8013fee:	4602      	mov	r2, r0
 8013ff0:	460b      	mov	r3, r1
 8013ff2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013ff6:	f7ec f959 	bl	80002ac <__adddf3>
 8013ffa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ffe:	3601      	adds	r6, #1
 8014000:	9b06      	ldr	r3, [sp, #24]
 8014002:	429e      	cmp	r6, r3
 8014004:	f1a7 0708 	sub.w	r7, r7, #8
 8014008:	ddeb      	ble.n	8013fe2 <__kernel_rem_pio2+0xaa>
 801400a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801400e:	3508      	adds	r5, #8
 8014010:	ecab 7b02 	vstmia	fp!, {d7}
 8014014:	f108 0801 	add.w	r8, r8, #1
 8014018:	e7ca      	b.n	8013fb0 <__kernel_rem_pio2+0x78>
 801401a:	9b04      	ldr	r3, [sp, #16]
 801401c:	aa0c      	add	r2, sp, #48	; 0x30
 801401e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014022:	930b      	str	r3, [sp, #44]	; 0x2c
 8014024:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8014026:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801402a:	9c04      	ldr	r4, [sp, #16]
 801402c:	930a      	str	r3, [sp, #40]	; 0x28
 801402e:	ab98      	add	r3, sp, #608	; 0x260
 8014030:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014034:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8014038:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 801403c:	f8cd b008 	str.w	fp, [sp, #8]
 8014040:	4625      	mov	r5, r4
 8014042:	2d00      	cmp	r5, #0
 8014044:	dc78      	bgt.n	8014138 <__kernel_rem_pio2+0x200>
 8014046:	ec47 6b10 	vmov	d0, r6, r7
 801404a:	4650      	mov	r0, sl
 801404c:	f000 ff38 	bl	8014ec0 <scalbn>
 8014050:	ec57 6b10 	vmov	r6, r7, d0
 8014054:	2200      	movs	r2, #0
 8014056:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801405a:	ee10 0a10 	vmov	r0, s0
 801405e:	4639      	mov	r1, r7
 8014060:	f7ec fada 	bl	8000618 <__aeabi_dmul>
 8014064:	ec41 0b10 	vmov	d0, r0, r1
 8014068:	f000 feaa 	bl	8014dc0 <floor>
 801406c:	4b7f      	ldr	r3, [pc, #508]	; (801426c <__kernel_rem_pio2+0x334>)
 801406e:	ec51 0b10 	vmov	r0, r1, d0
 8014072:	2200      	movs	r2, #0
 8014074:	f7ec fad0 	bl	8000618 <__aeabi_dmul>
 8014078:	4602      	mov	r2, r0
 801407a:	460b      	mov	r3, r1
 801407c:	4630      	mov	r0, r6
 801407e:	4639      	mov	r1, r7
 8014080:	f7ec f912 	bl	80002a8 <__aeabi_dsub>
 8014084:	460f      	mov	r7, r1
 8014086:	4606      	mov	r6, r0
 8014088:	f7ec fd60 	bl	8000b4c <__aeabi_d2iz>
 801408c:	9007      	str	r0, [sp, #28]
 801408e:	f7ec fa59 	bl	8000544 <__aeabi_i2d>
 8014092:	4602      	mov	r2, r0
 8014094:	460b      	mov	r3, r1
 8014096:	4630      	mov	r0, r6
 8014098:	4639      	mov	r1, r7
 801409a:	f7ec f905 	bl	80002a8 <__aeabi_dsub>
 801409e:	f1ba 0f00 	cmp.w	sl, #0
 80140a2:	4606      	mov	r6, r0
 80140a4:	460f      	mov	r7, r1
 80140a6:	dd70      	ble.n	801418a <__kernel_rem_pio2+0x252>
 80140a8:	1e62      	subs	r2, r4, #1
 80140aa:	ab0c      	add	r3, sp, #48	; 0x30
 80140ac:	9d07      	ldr	r5, [sp, #28]
 80140ae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80140b2:	f1ca 0118 	rsb	r1, sl, #24
 80140b6:	fa40 f301 	asr.w	r3, r0, r1
 80140ba:	441d      	add	r5, r3
 80140bc:	408b      	lsls	r3, r1
 80140be:	1ac0      	subs	r0, r0, r3
 80140c0:	ab0c      	add	r3, sp, #48	; 0x30
 80140c2:	9507      	str	r5, [sp, #28]
 80140c4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80140c8:	f1ca 0317 	rsb	r3, sl, #23
 80140cc:	fa40 f303 	asr.w	r3, r0, r3
 80140d0:	9302      	str	r3, [sp, #8]
 80140d2:	9b02      	ldr	r3, [sp, #8]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	dd66      	ble.n	80141a6 <__kernel_rem_pio2+0x26e>
 80140d8:	9b07      	ldr	r3, [sp, #28]
 80140da:	2200      	movs	r2, #0
 80140dc:	3301      	adds	r3, #1
 80140de:	9307      	str	r3, [sp, #28]
 80140e0:	4615      	mov	r5, r2
 80140e2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80140e6:	4294      	cmp	r4, r2
 80140e8:	f300 8099 	bgt.w	801421e <__kernel_rem_pio2+0x2e6>
 80140ec:	f1ba 0f00 	cmp.w	sl, #0
 80140f0:	dd07      	ble.n	8014102 <__kernel_rem_pio2+0x1ca>
 80140f2:	f1ba 0f01 	cmp.w	sl, #1
 80140f6:	f000 80a5 	beq.w	8014244 <__kernel_rem_pio2+0x30c>
 80140fa:	f1ba 0f02 	cmp.w	sl, #2
 80140fe:	f000 80c1 	beq.w	8014284 <__kernel_rem_pio2+0x34c>
 8014102:	9b02      	ldr	r3, [sp, #8]
 8014104:	2b02      	cmp	r3, #2
 8014106:	d14e      	bne.n	80141a6 <__kernel_rem_pio2+0x26e>
 8014108:	4632      	mov	r2, r6
 801410a:	463b      	mov	r3, r7
 801410c:	4958      	ldr	r1, [pc, #352]	; (8014270 <__kernel_rem_pio2+0x338>)
 801410e:	2000      	movs	r0, #0
 8014110:	f7ec f8ca 	bl	80002a8 <__aeabi_dsub>
 8014114:	4606      	mov	r6, r0
 8014116:	460f      	mov	r7, r1
 8014118:	2d00      	cmp	r5, #0
 801411a:	d044      	beq.n	80141a6 <__kernel_rem_pio2+0x26e>
 801411c:	4650      	mov	r0, sl
 801411e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8014260 <__kernel_rem_pio2+0x328>
 8014122:	f000 fecd 	bl	8014ec0 <scalbn>
 8014126:	4630      	mov	r0, r6
 8014128:	4639      	mov	r1, r7
 801412a:	ec53 2b10 	vmov	r2, r3, d0
 801412e:	f7ec f8bb 	bl	80002a8 <__aeabi_dsub>
 8014132:	4606      	mov	r6, r0
 8014134:	460f      	mov	r7, r1
 8014136:	e036      	b.n	80141a6 <__kernel_rem_pio2+0x26e>
 8014138:	4b4e      	ldr	r3, [pc, #312]	; (8014274 <__kernel_rem_pio2+0x33c>)
 801413a:	2200      	movs	r2, #0
 801413c:	4630      	mov	r0, r6
 801413e:	4639      	mov	r1, r7
 8014140:	f7ec fa6a 	bl	8000618 <__aeabi_dmul>
 8014144:	f7ec fd02 	bl	8000b4c <__aeabi_d2iz>
 8014148:	f7ec f9fc 	bl	8000544 <__aeabi_i2d>
 801414c:	4b4a      	ldr	r3, [pc, #296]	; (8014278 <__kernel_rem_pio2+0x340>)
 801414e:	2200      	movs	r2, #0
 8014150:	4680      	mov	r8, r0
 8014152:	4689      	mov	r9, r1
 8014154:	f7ec fa60 	bl	8000618 <__aeabi_dmul>
 8014158:	4602      	mov	r2, r0
 801415a:	460b      	mov	r3, r1
 801415c:	4630      	mov	r0, r6
 801415e:	4639      	mov	r1, r7
 8014160:	f7ec f8a2 	bl	80002a8 <__aeabi_dsub>
 8014164:	f7ec fcf2 	bl	8000b4c <__aeabi_d2iz>
 8014168:	9b02      	ldr	r3, [sp, #8]
 801416a:	f843 0b04 	str.w	r0, [r3], #4
 801416e:	3d01      	subs	r5, #1
 8014170:	9302      	str	r3, [sp, #8]
 8014172:	ab70      	add	r3, sp, #448	; 0x1c0
 8014174:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801417c:	4640      	mov	r0, r8
 801417e:	4649      	mov	r1, r9
 8014180:	f7ec f894 	bl	80002ac <__adddf3>
 8014184:	4606      	mov	r6, r0
 8014186:	460f      	mov	r7, r1
 8014188:	e75b      	b.n	8014042 <__kernel_rem_pio2+0x10a>
 801418a:	d105      	bne.n	8014198 <__kernel_rem_pio2+0x260>
 801418c:	1e63      	subs	r3, r4, #1
 801418e:	aa0c      	add	r2, sp, #48	; 0x30
 8014190:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8014194:	15c3      	asrs	r3, r0, #23
 8014196:	e79b      	b.n	80140d0 <__kernel_rem_pio2+0x198>
 8014198:	4b38      	ldr	r3, [pc, #224]	; (801427c <__kernel_rem_pio2+0x344>)
 801419a:	2200      	movs	r2, #0
 801419c:	f7ec fcc2 	bl	8000b24 <__aeabi_dcmpge>
 80141a0:	2800      	cmp	r0, #0
 80141a2:	d139      	bne.n	8014218 <__kernel_rem_pio2+0x2e0>
 80141a4:	9002      	str	r0, [sp, #8]
 80141a6:	2200      	movs	r2, #0
 80141a8:	2300      	movs	r3, #0
 80141aa:	4630      	mov	r0, r6
 80141ac:	4639      	mov	r1, r7
 80141ae:	f7ec fc9b 	bl	8000ae8 <__aeabi_dcmpeq>
 80141b2:	2800      	cmp	r0, #0
 80141b4:	f000 80b4 	beq.w	8014320 <__kernel_rem_pio2+0x3e8>
 80141b8:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 80141bc:	465b      	mov	r3, fp
 80141be:	2200      	movs	r2, #0
 80141c0:	9904      	ldr	r1, [sp, #16]
 80141c2:	428b      	cmp	r3, r1
 80141c4:	da65      	bge.n	8014292 <__kernel_rem_pio2+0x35a>
 80141c6:	2a00      	cmp	r2, #0
 80141c8:	d07b      	beq.n	80142c2 <__kernel_rem_pio2+0x38a>
 80141ca:	ab0c      	add	r3, sp, #48	; 0x30
 80141cc:	f1aa 0a18 	sub.w	sl, sl, #24
 80141d0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	f000 80a0 	beq.w	801431a <__kernel_rem_pio2+0x3e2>
 80141da:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8014260 <__kernel_rem_pio2+0x328>
 80141de:	4650      	mov	r0, sl
 80141e0:	f000 fe6e 	bl	8014ec0 <scalbn>
 80141e4:	4f23      	ldr	r7, [pc, #140]	; (8014274 <__kernel_rem_pio2+0x33c>)
 80141e6:	ec55 4b10 	vmov	r4, r5, d0
 80141ea:	46d8      	mov	r8, fp
 80141ec:	2600      	movs	r6, #0
 80141ee:	f1b8 0f00 	cmp.w	r8, #0
 80141f2:	f280 80cf 	bge.w	8014394 <__kernel_rem_pio2+0x45c>
 80141f6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8014258 <__kernel_rem_pio2+0x320>
 80141fa:	465f      	mov	r7, fp
 80141fc:	f04f 0800 	mov.w	r8, #0
 8014200:	2f00      	cmp	r7, #0
 8014202:	f2c0 80fd 	blt.w	8014400 <__kernel_rem_pio2+0x4c8>
 8014206:	ab70      	add	r3, sp, #448	; 0x1c0
 8014208:	f8df a074 	ldr.w	sl, [pc, #116]	; 8014280 <__kernel_rem_pio2+0x348>
 801420c:	ec55 4b18 	vmov	r4, r5, d8
 8014210:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8014214:	2600      	movs	r6, #0
 8014216:	e0e5      	b.n	80143e4 <__kernel_rem_pio2+0x4ac>
 8014218:	2302      	movs	r3, #2
 801421a:	9302      	str	r3, [sp, #8]
 801421c:	e75c      	b.n	80140d8 <__kernel_rem_pio2+0x1a0>
 801421e:	f8db 3000 	ldr.w	r3, [fp]
 8014222:	b955      	cbnz	r5, 801423a <__kernel_rem_pio2+0x302>
 8014224:	b123      	cbz	r3, 8014230 <__kernel_rem_pio2+0x2f8>
 8014226:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801422a:	f8cb 3000 	str.w	r3, [fp]
 801422e:	2301      	movs	r3, #1
 8014230:	3201      	adds	r2, #1
 8014232:	f10b 0b04 	add.w	fp, fp, #4
 8014236:	461d      	mov	r5, r3
 8014238:	e755      	b.n	80140e6 <__kernel_rem_pio2+0x1ae>
 801423a:	1acb      	subs	r3, r1, r3
 801423c:	f8cb 3000 	str.w	r3, [fp]
 8014240:	462b      	mov	r3, r5
 8014242:	e7f5      	b.n	8014230 <__kernel_rem_pio2+0x2f8>
 8014244:	1e62      	subs	r2, r4, #1
 8014246:	ab0c      	add	r3, sp, #48	; 0x30
 8014248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801424c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014250:	a90c      	add	r1, sp, #48	; 0x30
 8014252:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014256:	e754      	b.n	8014102 <__kernel_rem_pio2+0x1ca>
	...
 8014264:	3ff00000 	.word	0x3ff00000
 8014268:	08015e28 	.word	0x08015e28
 801426c:	40200000 	.word	0x40200000
 8014270:	3ff00000 	.word	0x3ff00000
 8014274:	3e700000 	.word	0x3e700000
 8014278:	41700000 	.word	0x41700000
 801427c:	3fe00000 	.word	0x3fe00000
 8014280:	08015de8 	.word	0x08015de8
 8014284:	1e62      	subs	r2, r4, #1
 8014286:	ab0c      	add	r3, sp, #48	; 0x30
 8014288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801428c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014290:	e7de      	b.n	8014250 <__kernel_rem_pio2+0x318>
 8014292:	a90c      	add	r1, sp, #48	; 0x30
 8014294:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014298:	3b01      	subs	r3, #1
 801429a:	430a      	orrs	r2, r1
 801429c:	e790      	b.n	80141c0 <__kernel_rem_pio2+0x288>
 801429e:	3301      	adds	r3, #1
 80142a0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80142a4:	2900      	cmp	r1, #0
 80142a6:	d0fa      	beq.n	801429e <__kernel_rem_pio2+0x366>
 80142a8:	9a08      	ldr	r2, [sp, #32]
 80142aa:	18e3      	adds	r3, r4, r3
 80142ac:	18a6      	adds	r6, r4, r2
 80142ae:	aa20      	add	r2, sp, #128	; 0x80
 80142b0:	1c65      	adds	r5, r4, #1
 80142b2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80142b6:	9302      	str	r3, [sp, #8]
 80142b8:	9b02      	ldr	r3, [sp, #8]
 80142ba:	42ab      	cmp	r3, r5
 80142bc:	da04      	bge.n	80142c8 <__kernel_rem_pio2+0x390>
 80142be:	461c      	mov	r4, r3
 80142c0:	e6b5      	b.n	801402e <__kernel_rem_pio2+0xf6>
 80142c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80142c4:	2301      	movs	r3, #1
 80142c6:	e7eb      	b.n	80142a0 <__kernel_rem_pio2+0x368>
 80142c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80142ce:	f7ec f939 	bl	8000544 <__aeabi_i2d>
 80142d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80142d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80142d8:	46b3      	mov	fp, r6
 80142da:	461c      	mov	r4, r3
 80142dc:	2700      	movs	r7, #0
 80142de:	f04f 0800 	mov.w	r8, #0
 80142e2:	f04f 0900 	mov.w	r9, #0
 80142e6:	9b06      	ldr	r3, [sp, #24]
 80142e8:	429f      	cmp	r7, r3
 80142ea:	dd06      	ble.n	80142fa <__kernel_rem_pio2+0x3c2>
 80142ec:	ab70      	add	r3, sp, #448	; 0x1c0
 80142ee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80142f2:	e9c3 8900 	strd	r8, r9, [r3]
 80142f6:	3501      	adds	r5, #1
 80142f8:	e7de      	b.n	80142b8 <__kernel_rem_pio2+0x380>
 80142fa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80142fe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8014302:	f7ec f989 	bl	8000618 <__aeabi_dmul>
 8014306:	4602      	mov	r2, r0
 8014308:	460b      	mov	r3, r1
 801430a:	4640      	mov	r0, r8
 801430c:	4649      	mov	r1, r9
 801430e:	f7eb ffcd 	bl	80002ac <__adddf3>
 8014312:	3701      	adds	r7, #1
 8014314:	4680      	mov	r8, r0
 8014316:	4689      	mov	r9, r1
 8014318:	e7e5      	b.n	80142e6 <__kernel_rem_pio2+0x3ae>
 801431a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801431e:	e754      	b.n	80141ca <__kernel_rem_pio2+0x292>
 8014320:	ec47 6b10 	vmov	d0, r6, r7
 8014324:	f1ca 0000 	rsb	r0, sl, #0
 8014328:	f000 fdca 	bl	8014ec0 <scalbn>
 801432c:	ec57 6b10 	vmov	r6, r7, d0
 8014330:	4b9f      	ldr	r3, [pc, #636]	; (80145b0 <__kernel_rem_pio2+0x678>)
 8014332:	ee10 0a10 	vmov	r0, s0
 8014336:	2200      	movs	r2, #0
 8014338:	4639      	mov	r1, r7
 801433a:	f7ec fbf3 	bl	8000b24 <__aeabi_dcmpge>
 801433e:	b300      	cbz	r0, 8014382 <__kernel_rem_pio2+0x44a>
 8014340:	4b9c      	ldr	r3, [pc, #624]	; (80145b4 <__kernel_rem_pio2+0x67c>)
 8014342:	2200      	movs	r2, #0
 8014344:	4630      	mov	r0, r6
 8014346:	4639      	mov	r1, r7
 8014348:	f7ec f966 	bl	8000618 <__aeabi_dmul>
 801434c:	f7ec fbfe 	bl	8000b4c <__aeabi_d2iz>
 8014350:	4605      	mov	r5, r0
 8014352:	f7ec f8f7 	bl	8000544 <__aeabi_i2d>
 8014356:	4b96      	ldr	r3, [pc, #600]	; (80145b0 <__kernel_rem_pio2+0x678>)
 8014358:	2200      	movs	r2, #0
 801435a:	f7ec f95d 	bl	8000618 <__aeabi_dmul>
 801435e:	460b      	mov	r3, r1
 8014360:	4602      	mov	r2, r0
 8014362:	4639      	mov	r1, r7
 8014364:	4630      	mov	r0, r6
 8014366:	f7eb ff9f 	bl	80002a8 <__aeabi_dsub>
 801436a:	f7ec fbef 	bl	8000b4c <__aeabi_d2iz>
 801436e:	f104 0b01 	add.w	fp, r4, #1
 8014372:	ab0c      	add	r3, sp, #48	; 0x30
 8014374:	f10a 0a18 	add.w	sl, sl, #24
 8014378:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801437c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8014380:	e72b      	b.n	80141da <__kernel_rem_pio2+0x2a2>
 8014382:	4630      	mov	r0, r6
 8014384:	4639      	mov	r1, r7
 8014386:	f7ec fbe1 	bl	8000b4c <__aeabi_d2iz>
 801438a:	ab0c      	add	r3, sp, #48	; 0x30
 801438c:	46a3      	mov	fp, r4
 801438e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8014392:	e722      	b.n	80141da <__kernel_rem_pio2+0x2a2>
 8014394:	ab70      	add	r3, sp, #448	; 0x1c0
 8014396:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 801439a:	ab0c      	add	r3, sp, #48	; 0x30
 801439c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80143a0:	f7ec f8d0 	bl	8000544 <__aeabi_i2d>
 80143a4:	4622      	mov	r2, r4
 80143a6:	462b      	mov	r3, r5
 80143a8:	f7ec f936 	bl	8000618 <__aeabi_dmul>
 80143ac:	4632      	mov	r2, r6
 80143ae:	e9c9 0100 	strd	r0, r1, [r9]
 80143b2:	463b      	mov	r3, r7
 80143b4:	4620      	mov	r0, r4
 80143b6:	4629      	mov	r1, r5
 80143b8:	f7ec f92e 	bl	8000618 <__aeabi_dmul>
 80143bc:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80143c0:	4604      	mov	r4, r0
 80143c2:	460d      	mov	r5, r1
 80143c4:	e713      	b.n	80141ee <__kernel_rem_pio2+0x2b6>
 80143c6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80143ca:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80143ce:	f7ec f923 	bl	8000618 <__aeabi_dmul>
 80143d2:	4602      	mov	r2, r0
 80143d4:	460b      	mov	r3, r1
 80143d6:	4620      	mov	r0, r4
 80143d8:	4629      	mov	r1, r5
 80143da:	f7eb ff67 	bl	80002ac <__adddf3>
 80143de:	3601      	adds	r6, #1
 80143e0:	4604      	mov	r4, r0
 80143e2:	460d      	mov	r5, r1
 80143e4:	9b04      	ldr	r3, [sp, #16]
 80143e6:	429e      	cmp	r6, r3
 80143e8:	dc01      	bgt.n	80143ee <__kernel_rem_pio2+0x4b6>
 80143ea:	45b0      	cmp	r8, r6
 80143ec:	daeb      	bge.n	80143c6 <__kernel_rem_pio2+0x48e>
 80143ee:	ab48      	add	r3, sp, #288	; 0x120
 80143f0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80143f4:	e9c3 4500 	strd	r4, r5, [r3]
 80143f8:	3f01      	subs	r7, #1
 80143fa:	f108 0801 	add.w	r8, r8, #1
 80143fe:	e6ff      	b.n	8014200 <__kernel_rem_pio2+0x2c8>
 8014400:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8014402:	2b02      	cmp	r3, #2
 8014404:	dc0b      	bgt.n	801441e <__kernel_rem_pio2+0x4e6>
 8014406:	2b00      	cmp	r3, #0
 8014408:	dc6e      	bgt.n	80144e8 <__kernel_rem_pio2+0x5b0>
 801440a:	d045      	beq.n	8014498 <__kernel_rem_pio2+0x560>
 801440c:	9b07      	ldr	r3, [sp, #28]
 801440e:	f003 0007 	and.w	r0, r3, #7
 8014412:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8014416:	ecbd 8b02 	vpop	{d8}
 801441a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801441e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8014420:	2b03      	cmp	r3, #3
 8014422:	d1f3      	bne.n	801440c <__kernel_rem_pio2+0x4d4>
 8014424:	ab48      	add	r3, sp, #288	; 0x120
 8014426:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 801442a:	46d0      	mov	r8, sl
 801442c:	46d9      	mov	r9, fp
 801442e:	f1b9 0f00 	cmp.w	r9, #0
 8014432:	f1a8 0808 	sub.w	r8, r8, #8
 8014436:	dc64      	bgt.n	8014502 <__kernel_rem_pio2+0x5ca>
 8014438:	465c      	mov	r4, fp
 801443a:	2c01      	cmp	r4, #1
 801443c:	f1aa 0a08 	sub.w	sl, sl, #8
 8014440:	dc7e      	bgt.n	8014540 <__kernel_rem_pio2+0x608>
 8014442:	2000      	movs	r0, #0
 8014444:	2100      	movs	r1, #0
 8014446:	f1bb 0f01 	cmp.w	fp, #1
 801444a:	f300 8097 	bgt.w	801457c <__kernel_rem_pio2+0x644>
 801444e:	9b02      	ldr	r3, [sp, #8]
 8014450:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8014454:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8014458:	2b00      	cmp	r3, #0
 801445a:	f040 8099 	bne.w	8014590 <__kernel_rem_pio2+0x658>
 801445e:	9b01      	ldr	r3, [sp, #4]
 8014460:	e9c3 5600 	strd	r5, r6, [r3]
 8014464:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8014468:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801446c:	e7ce      	b.n	801440c <__kernel_rem_pio2+0x4d4>
 801446e:	ab48      	add	r3, sp, #288	; 0x120
 8014470:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014478:	f7eb ff18 	bl	80002ac <__adddf3>
 801447c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8014480:	f1bb 0f00 	cmp.w	fp, #0
 8014484:	daf3      	bge.n	801446e <__kernel_rem_pio2+0x536>
 8014486:	9b02      	ldr	r3, [sp, #8]
 8014488:	b113      	cbz	r3, 8014490 <__kernel_rem_pio2+0x558>
 801448a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801448e:	4619      	mov	r1, r3
 8014490:	9b01      	ldr	r3, [sp, #4]
 8014492:	e9c3 0100 	strd	r0, r1, [r3]
 8014496:	e7b9      	b.n	801440c <__kernel_rem_pio2+0x4d4>
 8014498:	2000      	movs	r0, #0
 801449a:	2100      	movs	r1, #0
 801449c:	e7f0      	b.n	8014480 <__kernel_rem_pio2+0x548>
 801449e:	ab48      	add	r3, sp, #288	; 0x120
 80144a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80144a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a8:	f7eb ff00 	bl	80002ac <__adddf3>
 80144ac:	3c01      	subs	r4, #1
 80144ae:	2c00      	cmp	r4, #0
 80144b0:	daf5      	bge.n	801449e <__kernel_rem_pio2+0x566>
 80144b2:	9b02      	ldr	r3, [sp, #8]
 80144b4:	b1e3      	cbz	r3, 80144f0 <__kernel_rem_pio2+0x5b8>
 80144b6:	4602      	mov	r2, r0
 80144b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80144bc:	9c01      	ldr	r4, [sp, #4]
 80144be:	e9c4 2300 	strd	r2, r3, [r4]
 80144c2:	4602      	mov	r2, r0
 80144c4:	460b      	mov	r3, r1
 80144c6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80144ca:	f7eb feed 	bl	80002a8 <__aeabi_dsub>
 80144ce:	ad4a      	add	r5, sp, #296	; 0x128
 80144d0:	2401      	movs	r4, #1
 80144d2:	45a3      	cmp	fp, r4
 80144d4:	da0f      	bge.n	80144f6 <__kernel_rem_pio2+0x5be>
 80144d6:	9b02      	ldr	r3, [sp, #8]
 80144d8:	b113      	cbz	r3, 80144e0 <__kernel_rem_pio2+0x5a8>
 80144da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80144de:	4619      	mov	r1, r3
 80144e0:	9b01      	ldr	r3, [sp, #4]
 80144e2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80144e6:	e791      	b.n	801440c <__kernel_rem_pio2+0x4d4>
 80144e8:	465c      	mov	r4, fp
 80144ea:	2000      	movs	r0, #0
 80144ec:	2100      	movs	r1, #0
 80144ee:	e7de      	b.n	80144ae <__kernel_rem_pio2+0x576>
 80144f0:	4602      	mov	r2, r0
 80144f2:	460b      	mov	r3, r1
 80144f4:	e7e2      	b.n	80144bc <__kernel_rem_pio2+0x584>
 80144f6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80144fa:	f7eb fed7 	bl	80002ac <__adddf3>
 80144fe:	3401      	adds	r4, #1
 8014500:	e7e7      	b.n	80144d2 <__kernel_rem_pio2+0x59a>
 8014502:	e9d8 4500 	ldrd	r4, r5, [r8]
 8014506:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801450a:	4620      	mov	r0, r4
 801450c:	4632      	mov	r2, r6
 801450e:	463b      	mov	r3, r7
 8014510:	4629      	mov	r1, r5
 8014512:	f7eb fecb 	bl	80002ac <__adddf3>
 8014516:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801451a:	4602      	mov	r2, r0
 801451c:	460b      	mov	r3, r1
 801451e:	4620      	mov	r0, r4
 8014520:	4629      	mov	r1, r5
 8014522:	f7eb fec1 	bl	80002a8 <__aeabi_dsub>
 8014526:	4632      	mov	r2, r6
 8014528:	463b      	mov	r3, r7
 801452a:	f7eb febf 	bl	80002ac <__adddf3>
 801452e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014532:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8014536:	ed88 7b00 	vstr	d7, [r8]
 801453a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 801453e:	e776      	b.n	801442e <__kernel_rem_pio2+0x4f6>
 8014540:	e9da 8900 	ldrd	r8, r9, [sl]
 8014544:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8014548:	4640      	mov	r0, r8
 801454a:	4632      	mov	r2, r6
 801454c:	463b      	mov	r3, r7
 801454e:	4649      	mov	r1, r9
 8014550:	f7eb feac 	bl	80002ac <__adddf3>
 8014554:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014558:	4602      	mov	r2, r0
 801455a:	460b      	mov	r3, r1
 801455c:	4640      	mov	r0, r8
 801455e:	4649      	mov	r1, r9
 8014560:	f7eb fea2 	bl	80002a8 <__aeabi_dsub>
 8014564:	4632      	mov	r2, r6
 8014566:	463b      	mov	r3, r7
 8014568:	f7eb fea0 	bl	80002ac <__adddf3>
 801456c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014570:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014574:	ed8a 7b00 	vstr	d7, [sl]
 8014578:	3c01      	subs	r4, #1
 801457a:	e75e      	b.n	801443a <__kernel_rem_pio2+0x502>
 801457c:	ab48      	add	r3, sp, #288	; 0x120
 801457e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014586:	f7eb fe91 	bl	80002ac <__adddf3>
 801458a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801458e:	e75a      	b.n	8014446 <__kernel_rem_pio2+0x50e>
 8014590:	9b01      	ldr	r3, [sp, #4]
 8014592:	9a01      	ldr	r2, [sp, #4]
 8014594:	601d      	str	r5, [r3, #0]
 8014596:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801459a:	605c      	str	r4, [r3, #4]
 801459c:	609f      	str	r7, [r3, #8]
 801459e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80145a2:	60d3      	str	r3, [r2, #12]
 80145a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80145a8:	6110      	str	r0, [r2, #16]
 80145aa:	6153      	str	r3, [r2, #20]
 80145ac:	e72e      	b.n	801440c <__kernel_rem_pio2+0x4d4>
 80145ae:	bf00      	nop
 80145b0:	41700000 	.word	0x41700000
 80145b4:	3e700000 	.word	0x3e700000

080145b8 <__kernel_sin>:
 80145b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145bc:	ed2d 8b04 	vpush	{d8-d9}
 80145c0:	eeb0 8a41 	vmov.f32	s16, s2
 80145c4:	eef0 8a61 	vmov.f32	s17, s3
 80145c8:	ec55 4b10 	vmov	r4, r5, d0
 80145cc:	b083      	sub	sp, #12
 80145ce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80145d2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80145d6:	9001      	str	r0, [sp, #4]
 80145d8:	da06      	bge.n	80145e8 <__kernel_sin+0x30>
 80145da:	ee10 0a10 	vmov	r0, s0
 80145de:	4629      	mov	r1, r5
 80145e0:	f7ec fab4 	bl	8000b4c <__aeabi_d2iz>
 80145e4:	2800      	cmp	r0, #0
 80145e6:	d051      	beq.n	801468c <__kernel_sin+0xd4>
 80145e8:	4622      	mov	r2, r4
 80145ea:	462b      	mov	r3, r5
 80145ec:	4620      	mov	r0, r4
 80145ee:	4629      	mov	r1, r5
 80145f0:	f7ec f812 	bl	8000618 <__aeabi_dmul>
 80145f4:	4682      	mov	sl, r0
 80145f6:	468b      	mov	fp, r1
 80145f8:	4602      	mov	r2, r0
 80145fa:	460b      	mov	r3, r1
 80145fc:	4620      	mov	r0, r4
 80145fe:	4629      	mov	r1, r5
 8014600:	f7ec f80a 	bl	8000618 <__aeabi_dmul>
 8014604:	a341      	add	r3, pc, #260	; (adr r3, 801470c <__kernel_sin+0x154>)
 8014606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801460a:	4680      	mov	r8, r0
 801460c:	4689      	mov	r9, r1
 801460e:	4650      	mov	r0, sl
 8014610:	4659      	mov	r1, fp
 8014612:	f7ec f801 	bl	8000618 <__aeabi_dmul>
 8014616:	a33f      	add	r3, pc, #252	; (adr r3, 8014714 <__kernel_sin+0x15c>)
 8014618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801461c:	f7eb fe44 	bl	80002a8 <__aeabi_dsub>
 8014620:	4652      	mov	r2, sl
 8014622:	465b      	mov	r3, fp
 8014624:	f7eb fff8 	bl	8000618 <__aeabi_dmul>
 8014628:	a33c      	add	r3, pc, #240	; (adr r3, 801471c <__kernel_sin+0x164>)
 801462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801462e:	f7eb fe3d 	bl	80002ac <__adddf3>
 8014632:	4652      	mov	r2, sl
 8014634:	465b      	mov	r3, fp
 8014636:	f7eb ffef 	bl	8000618 <__aeabi_dmul>
 801463a:	a33a      	add	r3, pc, #232	; (adr r3, 8014724 <__kernel_sin+0x16c>)
 801463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014640:	f7eb fe32 	bl	80002a8 <__aeabi_dsub>
 8014644:	4652      	mov	r2, sl
 8014646:	465b      	mov	r3, fp
 8014648:	f7eb ffe6 	bl	8000618 <__aeabi_dmul>
 801464c:	a337      	add	r3, pc, #220	; (adr r3, 801472c <__kernel_sin+0x174>)
 801464e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014652:	f7eb fe2b 	bl	80002ac <__adddf3>
 8014656:	9b01      	ldr	r3, [sp, #4]
 8014658:	4606      	mov	r6, r0
 801465a:	460f      	mov	r7, r1
 801465c:	b9eb      	cbnz	r3, 801469a <__kernel_sin+0xe2>
 801465e:	4602      	mov	r2, r0
 8014660:	460b      	mov	r3, r1
 8014662:	4650      	mov	r0, sl
 8014664:	4659      	mov	r1, fp
 8014666:	f7eb ffd7 	bl	8000618 <__aeabi_dmul>
 801466a:	a325      	add	r3, pc, #148	; (adr r3, 8014700 <__kernel_sin+0x148>)
 801466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014670:	f7eb fe1a 	bl	80002a8 <__aeabi_dsub>
 8014674:	4642      	mov	r2, r8
 8014676:	464b      	mov	r3, r9
 8014678:	f7eb ffce 	bl	8000618 <__aeabi_dmul>
 801467c:	4602      	mov	r2, r0
 801467e:	460b      	mov	r3, r1
 8014680:	4620      	mov	r0, r4
 8014682:	4629      	mov	r1, r5
 8014684:	f7eb fe12 	bl	80002ac <__adddf3>
 8014688:	4604      	mov	r4, r0
 801468a:	460d      	mov	r5, r1
 801468c:	ec45 4b10 	vmov	d0, r4, r5
 8014690:	b003      	add	sp, #12
 8014692:	ecbd 8b04 	vpop	{d8-d9}
 8014696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801469a:	4b1b      	ldr	r3, [pc, #108]	; (8014708 <__kernel_sin+0x150>)
 801469c:	ec51 0b18 	vmov	r0, r1, d8
 80146a0:	2200      	movs	r2, #0
 80146a2:	f7eb ffb9 	bl	8000618 <__aeabi_dmul>
 80146a6:	4632      	mov	r2, r6
 80146a8:	ec41 0b19 	vmov	d9, r0, r1
 80146ac:	463b      	mov	r3, r7
 80146ae:	4640      	mov	r0, r8
 80146b0:	4649      	mov	r1, r9
 80146b2:	f7eb ffb1 	bl	8000618 <__aeabi_dmul>
 80146b6:	4602      	mov	r2, r0
 80146b8:	460b      	mov	r3, r1
 80146ba:	ec51 0b19 	vmov	r0, r1, d9
 80146be:	f7eb fdf3 	bl	80002a8 <__aeabi_dsub>
 80146c2:	4652      	mov	r2, sl
 80146c4:	465b      	mov	r3, fp
 80146c6:	f7eb ffa7 	bl	8000618 <__aeabi_dmul>
 80146ca:	ec53 2b18 	vmov	r2, r3, d8
 80146ce:	f7eb fdeb 	bl	80002a8 <__aeabi_dsub>
 80146d2:	a30b      	add	r3, pc, #44	; (adr r3, 8014700 <__kernel_sin+0x148>)
 80146d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146d8:	4606      	mov	r6, r0
 80146da:	460f      	mov	r7, r1
 80146dc:	4640      	mov	r0, r8
 80146de:	4649      	mov	r1, r9
 80146e0:	f7eb ff9a 	bl	8000618 <__aeabi_dmul>
 80146e4:	4602      	mov	r2, r0
 80146e6:	460b      	mov	r3, r1
 80146e8:	4630      	mov	r0, r6
 80146ea:	4639      	mov	r1, r7
 80146ec:	f7eb fdde 	bl	80002ac <__adddf3>
 80146f0:	4602      	mov	r2, r0
 80146f2:	460b      	mov	r3, r1
 80146f4:	4620      	mov	r0, r4
 80146f6:	4629      	mov	r1, r5
 80146f8:	f7eb fdd6 	bl	80002a8 <__aeabi_dsub>
 80146fc:	e7c4      	b.n	8014688 <__kernel_sin+0xd0>
 80146fe:	bf00      	nop
 8014700:	55555549 	.word	0x55555549
 8014704:	3fc55555 	.word	0x3fc55555
 8014708:	3fe00000 	.word	0x3fe00000
 801470c:	5acfd57c 	.word	0x5acfd57c
 8014710:	3de5d93a 	.word	0x3de5d93a
 8014714:	8a2b9ceb 	.word	0x8a2b9ceb
 8014718:	3e5ae5e6 	.word	0x3e5ae5e6
 801471c:	57b1fe7d 	.word	0x57b1fe7d
 8014720:	3ec71de3 	.word	0x3ec71de3
 8014724:	19c161d5 	.word	0x19c161d5
 8014728:	3f2a01a0 	.word	0x3f2a01a0
 801472c:	1110f8a6 	.word	0x1110f8a6
 8014730:	3f811111 	.word	0x3f811111

08014734 <__kernel_cosf>:
 8014734:	ee10 3a10 	vmov	r3, s0
 8014738:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801473c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014740:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8014744:	da05      	bge.n	8014752 <__kernel_cosf+0x1e>
 8014746:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801474a:	ee17 2a90 	vmov	r2, s15
 801474e:	2a00      	cmp	r2, #0
 8014750:	d03d      	beq.n	80147ce <__kernel_cosf+0x9a>
 8014752:	ee60 5a00 	vmul.f32	s11, s0, s0
 8014756:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80147d4 <__kernel_cosf+0xa0>
 801475a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80147d8 <__kernel_cosf+0xa4>
 801475e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80147dc <__kernel_cosf+0xa8>
 8014762:	4a1f      	ldr	r2, [pc, #124]	; (80147e0 <__kernel_cosf+0xac>)
 8014764:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014768:	4293      	cmp	r3, r2
 801476a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80147e4 <__kernel_cosf+0xb0>
 801476e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014772:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80147e8 <__kernel_cosf+0xb4>
 8014776:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801477a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80147ec <__kernel_cosf+0xb8>
 801477e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014782:	eeb0 7a66 	vmov.f32	s14, s13
 8014786:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801478a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801478e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8014792:	ee67 6a25 	vmul.f32	s13, s14, s11
 8014796:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801479a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801479e:	dc04      	bgt.n	80147aa <__kernel_cosf+0x76>
 80147a0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80147a4:	ee36 0a47 	vsub.f32	s0, s12, s14
 80147a8:	4770      	bx	lr
 80147aa:	4a11      	ldr	r2, [pc, #68]	; (80147f0 <__kernel_cosf+0xbc>)
 80147ac:	4293      	cmp	r3, r2
 80147ae:	bfda      	itte	le
 80147b0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80147b4:	ee06 3a90 	vmovle	s13, r3
 80147b8:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80147bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80147c0:	ee36 0a66 	vsub.f32	s0, s12, s13
 80147c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80147cc:	4770      	bx	lr
 80147ce:	eeb0 0a46 	vmov.f32	s0, s12
 80147d2:	4770      	bx	lr
 80147d4:	ad47d74e 	.word	0xad47d74e
 80147d8:	310f74f6 	.word	0x310f74f6
 80147dc:	3d2aaaab 	.word	0x3d2aaaab
 80147e0:	3e999999 	.word	0x3e999999
 80147e4:	b493f27c 	.word	0xb493f27c
 80147e8:	37d00d01 	.word	0x37d00d01
 80147ec:	bab60b61 	.word	0xbab60b61
 80147f0:	3f480000 	.word	0x3f480000

080147f4 <__kernel_rem_pio2f>:
 80147f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147f8:	ed2d 8b04 	vpush	{d8-d9}
 80147fc:	b0d7      	sub	sp, #348	; 0x15c
 80147fe:	4616      	mov	r6, r2
 8014800:	4698      	mov	r8, r3
 8014802:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8014804:	4bbb      	ldr	r3, [pc, #748]	; (8014af4 <__kernel_rem_pio2f+0x300>)
 8014806:	9001      	str	r0, [sp, #4]
 8014808:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 801480c:	1d33      	adds	r3, r6, #4
 801480e:	460d      	mov	r5, r1
 8014810:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8014814:	db29      	blt.n	801486a <__kernel_rem_pio2f+0x76>
 8014816:	1ef1      	subs	r1, r6, #3
 8014818:	bf48      	it	mi
 801481a:	1d31      	addmi	r1, r6, #4
 801481c:	10c9      	asrs	r1, r1, #3
 801481e:	1c4c      	adds	r4, r1, #1
 8014820:	00e3      	lsls	r3, r4, #3
 8014822:	9302      	str	r3, [sp, #8]
 8014824:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8014826:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8014b04 <__kernel_rem_pio2f+0x310>
 801482a:	eba1 0009 	sub.w	r0, r1, r9
 801482e:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 8014832:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8014836:	eb07 0c09 	add.w	ip, r7, r9
 801483a:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 801483e:	2300      	movs	r3, #0
 8014840:	4563      	cmp	r3, ip
 8014842:	dd14      	ble.n	801486e <__kernel_rem_pio2f+0x7a>
 8014844:	ab1a      	add	r3, sp, #104	; 0x68
 8014846:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801484a:	46cc      	mov	ip, r9
 801484c:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8014850:	f1c8 0b01 	rsb	fp, r8, #1
 8014854:	eb0b 020c 	add.w	r2, fp, ip
 8014858:	4297      	cmp	r7, r2
 801485a:	db27      	blt.n	80148ac <__kernel_rem_pio2f+0xb8>
 801485c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014860:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014864:	4618      	mov	r0, r3
 8014866:	2200      	movs	r2, #0
 8014868:	e016      	b.n	8014898 <__kernel_rem_pio2f+0xa4>
 801486a:	2100      	movs	r1, #0
 801486c:	e7d7      	b.n	801481e <__kernel_rem_pio2f+0x2a>
 801486e:	42d8      	cmn	r0, r3
 8014870:	bf5d      	ittte	pl
 8014872:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8014876:	ee07 2a90 	vmovpl	s15, r2
 801487a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801487e:	eef0 7a47 	vmovmi.f32	s15, s14
 8014882:	ecea 7a01 	vstmia	sl!, {s15}
 8014886:	3301      	adds	r3, #1
 8014888:	e7da      	b.n	8014840 <__kernel_rem_pio2f+0x4c>
 801488a:	ecfe 6a01 	vldmia	lr!, {s13}
 801488e:	ed90 7a00 	vldr	s14, [r0]
 8014892:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014896:	3201      	adds	r2, #1
 8014898:	454a      	cmp	r2, r9
 801489a:	f1a0 0004 	sub.w	r0, r0, #4
 801489e:	ddf4      	ble.n	801488a <__kernel_rem_pio2f+0x96>
 80148a0:	ecea 7a01 	vstmia	sl!, {s15}
 80148a4:	3304      	adds	r3, #4
 80148a6:	f10c 0c01 	add.w	ip, ip, #1
 80148aa:	e7d3      	b.n	8014854 <__kernel_rem_pio2f+0x60>
 80148ac:	ab06      	add	r3, sp, #24
 80148ae:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80148b2:	9304      	str	r3, [sp, #16]
 80148b4:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80148b6:	eddf 8a92 	vldr	s17, [pc, #584]	; 8014b00 <__kernel_rem_pio2f+0x30c>
 80148ba:	ed9f 9a90 	vldr	s18, [pc, #576]	; 8014afc <__kernel_rem_pio2f+0x308>
 80148be:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80148c2:	9303      	str	r3, [sp, #12]
 80148c4:	46ba      	mov	sl, r7
 80148c6:	ab56      	add	r3, sp, #344	; 0x158
 80148c8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80148cc:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80148d0:	ab06      	add	r3, sp, #24
 80148d2:	4618      	mov	r0, r3
 80148d4:	4652      	mov	r2, sl
 80148d6:	2a00      	cmp	r2, #0
 80148d8:	dc51      	bgt.n	801497e <__kernel_rem_pio2f+0x18a>
 80148da:	4620      	mov	r0, r4
 80148dc:	9305      	str	r3, [sp, #20]
 80148de:	f000 fc99 	bl	8015214 <scalbnf>
 80148e2:	eeb0 8a40 	vmov.f32	s16, s0
 80148e6:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80148ea:	ee28 0a00 	vmul.f32	s0, s16, s0
 80148ee:	f000 fc49 	bl	8015184 <floorf>
 80148f2:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80148f6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80148fa:	2c00      	cmp	r4, #0
 80148fc:	9b05      	ldr	r3, [sp, #20]
 80148fe:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014902:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8014906:	edcd 7a00 	vstr	s15, [sp]
 801490a:	ee38 8a40 	vsub.f32	s16, s16, s0
 801490e:	dd4b      	ble.n	80149a8 <__kernel_rem_pio2f+0x1b4>
 8014910:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8014914:	aa06      	add	r2, sp, #24
 8014916:	f1c4 0e08 	rsb	lr, r4, #8
 801491a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801491e:	ee17 1a90 	vmov	r1, s15
 8014922:	fa42 f00e 	asr.w	r0, r2, lr
 8014926:	4401      	add	r1, r0
 8014928:	9100      	str	r1, [sp, #0]
 801492a:	fa00 f00e 	lsl.w	r0, r0, lr
 801492e:	a906      	add	r1, sp, #24
 8014930:	1a12      	subs	r2, r2, r0
 8014932:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014936:	f1c4 0007 	rsb	r0, r4, #7
 801493a:	fa42 fb00 	asr.w	fp, r2, r0
 801493e:	f1bb 0f00 	cmp.w	fp, #0
 8014942:	dd43      	ble.n	80149cc <__kernel_rem_pio2f+0x1d8>
 8014944:	9a00      	ldr	r2, [sp, #0]
 8014946:	f04f 0e00 	mov.w	lr, #0
 801494a:	3201      	adds	r2, #1
 801494c:	9200      	str	r2, [sp, #0]
 801494e:	4670      	mov	r0, lr
 8014950:	45f2      	cmp	sl, lr
 8014952:	dc6c      	bgt.n	8014a2e <__kernel_rem_pio2f+0x23a>
 8014954:	2c00      	cmp	r4, #0
 8014956:	dd04      	ble.n	8014962 <__kernel_rem_pio2f+0x16e>
 8014958:	2c01      	cmp	r4, #1
 801495a:	d079      	beq.n	8014a50 <__kernel_rem_pio2f+0x25c>
 801495c:	2c02      	cmp	r4, #2
 801495e:	f000 8082 	beq.w	8014a66 <__kernel_rem_pio2f+0x272>
 8014962:	f1bb 0f02 	cmp.w	fp, #2
 8014966:	d131      	bne.n	80149cc <__kernel_rem_pio2f+0x1d8>
 8014968:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801496c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014970:	b360      	cbz	r0, 80149cc <__kernel_rem_pio2f+0x1d8>
 8014972:	4620      	mov	r0, r4
 8014974:	f000 fc4e 	bl	8015214 <scalbnf>
 8014978:	ee38 8a40 	vsub.f32	s16, s16, s0
 801497c:	e026      	b.n	80149cc <__kernel_rem_pio2f+0x1d8>
 801497e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014982:	3a01      	subs	r2, #1
 8014984:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014988:	a942      	add	r1, sp, #264	; 0x108
 801498a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801498e:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8014992:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014996:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801499a:	eca0 0a01 	vstmia	r0!, {s0}
 801499e:	ed9c 0a00 	vldr	s0, [ip]
 80149a2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80149a6:	e796      	b.n	80148d6 <__kernel_rem_pio2f+0xe2>
 80149a8:	d107      	bne.n	80149ba <__kernel_rem_pio2f+0x1c6>
 80149aa:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 80149ae:	a906      	add	r1, sp, #24
 80149b0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80149b4:	ea4f 2b22 	mov.w	fp, r2, asr #8
 80149b8:	e7c1      	b.n	801493e <__kernel_rem_pio2f+0x14a>
 80149ba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80149be:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80149c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149c6:	da2f      	bge.n	8014a28 <__kernel_rem_pio2f+0x234>
 80149c8:	f04f 0b00 	mov.w	fp, #0
 80149cc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80149d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149d4:	f040 8098 	bne.w	8014b08 <__kernel_rem_pio2f+0x314>
 80149d8:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80149dc:	469c      	mov	ip, r3
 80149de:	2200      	movs	r2, #0
 80149e0:	45bc      	cmp	ip, r7
 80149e2:	da48      	bge.n	8014a76 <__kernel_rem_pio2f+0x282>
 80149e4:	2a00      	cmp	r2, #0
 80149e6:	d05f      	beq.n	8014aa8 <__kernel_rem_pio2f+0x2b4>
 80149e8:	aa06      	add	r2, sp, #24
 80149ea:	3c08      	subs	r4, #8
 80149ec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80149f0:	2900      	cmp	r1, #0
 80149f2:	d07d      	beq.n	8014af0 <__kernel_rem_pio2f+0x2fc>
 80149f4:	4620      	mov	r0, r4
 80149f6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80149fa:	9301      	str	r3, [sp, #4]
 80149fc:	f000 fc0a 	bl	8015214 <scalbnf>
 8014a00:	9b01      	ldr	r3, [sp, #4]
 8014a02:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8014b00 <__kernel_rem_pio2f+0x30c>
 8014a06:	4619      	mov	r1, r3
 8014a08:	2900      	cmp	r1, #0
 8014a0a:	f280 80af 	bge.w	8014b6c <__kernel_rem_pio2f+0x378>
 8014a0e:	4618      	mov	r0, r3
 8014a10:	2400      	movs	r4, #0
 8014a12:	2800      	cmp	r0, #0
 8014a14:	f2c0 80d0 	blt.w	8014bb8 <__kernel_rem_pio2f+0x3c4>
 8014a18:	a942      	add	r1, sp, #264	; 0x108
 8014a1a:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8014a1e:	4a36      	ldr	r2, [pc, #216]	; (8014af8 <__kernel_rem_pio2f+0x304>)
 8014a20:	eddf 7a38 	vldr	s15, [pc, #224]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014a24:	2100      	movs	r1, #0
 8014a26:	e0bb      	b.n	8014ba0 <__kernel_rem_pio2f+0x3ac>
 8014a28:	f04f 0b02 	mov.w	fp, #2
 8014a2c:	e78a      	b.n	8014944 <__kernel_rem_pio2f+0x150>
 8014a2e:	681a      	ldr	r2, [r3, #0]
 8014a30:	b948      	cbnz	r0, 8014a46 <__kernel_rem_pio2f+0x252>
 8014a32:	b11a      	cbz	r2, 8014a3c <__kernel_rem_pio2f+0x248>
 8014a34:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8014a38:	601a      	str	r2, [r3, #0]
 8014a3a:	2201      	movs	r2, #1
 8014a3c:	f10e 0e01 	add.w	lr, lr, #1
 8014a40:	3304      	adds	r3, #4
 8014a42:	4610      	mov	r0, r2
 8014a44:	e784      	b.n	8014950 <__kernel_rem_pio2f+0x15c>
 8014a46:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8014a4a:	601a      	str	r2, [r3, #0]
 8014a4c:	4602      	mov	r2, r0
 8014a4e:	e7f5      	b.n	8014a3c <__kernel_rem_pio2f+0x248>
 8014a50:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8014a54:	ab06      	add	r3, sp, #24
 8014a56:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014a5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014a5e:	aa06      	add	r2, sp, #24
 8014a60:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 8014a64:	e77d      	b.n	8014962 <__kernel_rem_pio2f+0x16e>
 8014a66:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8014a6a:	ab06      	add	r3, sp, #24
 8014a6c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014a70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014a74:	e7f3      	b.n	8014a5e <__kernel_rem_pio2f+0x26a>
 8014a76:	a906      	add	r1, sp, #24
 8014a78:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8014a7c:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8014a80:	4302      	orrs	r2, r0
 8014a82:	e7ad      	b.n	80149e0 <__kernel_rem_pio2f+0x1ec>
 8014a84:	3001      	adds	r0, #1
 8014a86:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8014a8a:	2a00      	cmp	r2, #0
 8014a8c:	d0fa      	beq.n	8014a84 <__kernel_rem_pio2f+0x290>
 8014a8e:	a91a      	add	r1, sp, #104	; 0x68
 8014a90:	eb0a 0208 	add.w	r2, sl, r8
 8014a94:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014a98:	f10a 0301 	add.w	r3, sl, #1
 8014a9c:	eb0a 0100 	add.w	r1, sl, r0
 8014aa0:	4299      	cmp	r1, r3
 8014aa2:	da04      	bge.n	8014aae <__kernel_rem_pio2f+0x2ba>
 8014aa4:	468a      	mov	sl, r1
 8014aa6:	e70e      	b.n	80148c6 <__kernel_rem_pio2f+0xd2>
 8014aa8:	9b04      	ldr	r3, [sp, #16]
 8014aaa:	2001      	movs	r0, #1
 8014aac:	e7eb      	b.n	8014a86 <__kernel_rem_pio2f+0x292>
 8014aae:	9803      	ldr	r0, [sp, #12]
 8014ab0:	f8dd c004 	ldr.w	ip, [sp, #4]
 8014ab4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014ab8:	9000      	str	r0, [sp, #0]
 8014aba:	ee07 0a90 	vmov	s15, r0
 8014abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ac2:	2000      	movs	r0, #0
 8014ac4:	ece2 7a01 	vstmia	r2!, {s15}
 8014ac8:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014acc:	4696      	mov	lr, r2
 8014ace:	4548      	cmp	r0, r9
 8014ad0:	dd06      	ble.n	8014ae0 <__kernel_rem_pio2f+0x2ec>
 8014ad2:	a842      	add	r0, sp, #264	; 0x108
 8014ad4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8014ad8:	edc0 7a00 	vstr	s15, [r0]
 8014adc:	3301      	adds	r3, #1
 8014ade:	e7df      	b.n	8014aa0 <__kernel_rem_pio2f+0x2ac>
 8014ae0:	ecfc 6a01 	vldmia	ip!, {s13}
 8014ae4:	ed3e 7a01 	vldmdb	lr!, {s14}
 8014ae8:	3001      	adds	r0, #1
 8014aea:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014aee:	e7ee      	b.n	8014ace <__kernel_rem_pio2f+0x2da>
 8014af0:	3b01      	subs	r3, #1
 8014af2:	e779      	b.n	80149e8 <__kernel_rem_pio2f+0x1f4>
 8014af4:	08015e64 	.word	0x08015e64
 8014af8:	08015e38 	.word	0x08015e38
 8014afc:	43800000 	.word	0x43800000
 8014b00:	3b800000 	.word	0x3b800000
 8014b04:	00000000 	.word	0x00000000
 8014b08:	9b02      	ldr	r3, [sp, #8]
 8014b0a:	eeb0 0a48 	vmov.f32	s0, s16
 8014b0e:	1b98      	subs	r0, r3, r6
 8014b10:	f000 fb80 	bl	8015214 <scalbnf>
 8014b14:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8014afc <__kernel_rem_pio2f+0x308>
 8014b18:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b20:	db1b      	blt.n	8014b5a <__kernel_rem_pio2f+0x366>
 8014b22:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8014b00 <__kernel_rem_pio2f+0x30c>
 8014b26:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014b2a:	aa06      	add	r2, sp, #24
 8014b2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b30:	a906      	add	r1, sp, #24
 8014b32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b36:	3408      	adds	r4, #8
 8014b38:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014b44:	ee10 3a10 	vmov	r3, s0
 8014b48:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8014b4c:	ee17 2a90 	vmov	r2, s15
 8014b50:	f10a 0301 	add.w	r3, sl, #1
 8014b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014b58:	e74c      	b.n	80149f4 <__kernel_rem_pio2f+0x200>
 8014b5a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014b5e:	aa06      	add	r2, sp, #24
 8014b60:	ee10 3a10 	vmov	r3, s0
 8014b64:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8014b68:	4653      	mov	r3, sl
 8014b6a:	e743      	b.n	80149f4 <__kernel_rem_pio2f+0x200>
 8014b6c:	aa42      	add	r2, sp, #264	; 0x108
 8014b6e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8014b72:	aa06      	add	r2, sp, #24
 8014b74:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8014b78:	9201      	str	r2, [sp, #4]
 8014b7a:	ee07 2a90 	vmov	s15, r2
 8014b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b82:	3901      	subs	r1, #1
 8014b84:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014b88:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014b8c:	edc0 7a00 	vstr	s15, [r0]
 8014b90:	e73a      	b.n	8014a08 <__kernel_rem_pio2f+0x214>
 8014b92:	ecf2 6a01 	vldmia	r2!, {s13}
 8014b96:	ecb6 7a01 	vldmia	r6!, {s14}
 8014b9a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014b9e:	3101      	adds	r1, #1
 8014ba0:	42b9      	cmp	r1, r7
 8014ba2:	dc01      	bgt.n	8014ba8 <__kernel_rem_pio2f+0x3b4>
 8014ba4:	428c      	cmp	r4, r1
 8014ba6:	daf4      	bge.n	8014b92 <__kernel_rem_pio2f+0x39e>
 8014ba8:	aa56      	add	r2, sp, #344	; 0x158
 8014baa:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8014bae:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8014bb2:	3801      	subs	r0, #1
 8014bb4:	3401      	adds	r4, #1
 8014bb6:	e72c      	b.n	8014a12 <__kernel_rem_pio2f+0x21e>
 8014bb8:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8014bba:	2a02      	cmp	r2, #2
 8014bbc:	dc0a      	bgt.n	8014bd4 <__kernel_rem_pio2f+0x3e0>
 8014bbe:	2a00      	cmp	r2, #0
 8014bc0:	dc61      	bgt.n	8014c86 <__kernel_rem_pio2f+0x492>
 8014bc2:	d03c      	beq.n	8014c3e <__kernel_rem_pio2f+0x44a>
 8014bc4:	9b00      	ldr	r3, [sp, #0]
 8014bc6:	f003 0007 	and.w	r0, r3, #7
 8014bca:	b057      	add	sp, #348	; 0x15c
 8014bcc:	ecbd 8b04 	vpop	{d8-d9}
 8014bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bd4:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8014bd6:	2a03      	cmp	r2, #3
 8014bd8:	d1f4      	bne.n	8014bc4 <__kernel_rem_pio2f+0x3d0>
 8014bda:	aa2e      	add	r2, sp, #184	; 0xb8
 8014bdc:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8014be0:	4608      	mov	r0, r1
 8014be2:	461c      	mov	r4, r3
 8014be4:	2c00      	cmp	r4, #0
 8014be6:	f1a0 0004 	sub.w	r0, r0, #4
 8014bea:	dc59      	bgt.n	8014ca0 <__kernel_rem_pio2f+0x4ac>
 8014bec:	4618      	mov	r0, r3
 8014bee:	2801      	cmp	r0, #1
 8014bf0:	f1a1 0104 	sub.w	r1, r1, #4
 8014bf4:	dc64      	bgt.n	8014cc0 <__kernel_rem_pio2f+0x4cc>
 8014bf6:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014bfa:	2b01      	cmp	r3, #1
 8014bfc:	dc70      	bgt.n	8014ce0 <__kernel_rem_pio2f+0x4ec>
 8014bfe:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8014c02:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8014c06:	f1bb 0f00 	cmp.w	fp, #0
 8014c0a:	d172      	bne.n	8014cf2 <__kernel_rem_pio2f+0x4fe>
 8014c0c:	edc5 6a00 	vstr	s13, [r5]
 8014c10:	ed85 7a01 	vstr	s14, [r5, #4]
 8014c14:	edc5 7a02 	vstr	s15, [r5, #8]
 8014c18:	e7d4      	b.n	8014bc4 <__kernel_rem_pio2f+0x3d0>
 8014c1a:	aa2e      	add	r2, sp, #184	; 0xb8
 8014c1c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8014c20:	ed91 7a00 	vldr	s14, [r1]
 8014c24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014c28:	3b01      	subs	r3, #1
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	daf5      	bge.n	8014c1a <__kernel_rem_pio2f+0x426>
 8014c2e:	f1bb 0f00 	cmp.w	fp, #0
 8014c32:	d001      	beq.n	8014c38 <__kernel_rem_pio2f+0x444>
 8014c34:	eef1 7a67 	vneg.f32	s15, s15
 8014c38:	edc5 7a00 	vstr	s15, [r5]
 8014c3c:	e7c2      	b.n	8014bc4 <__kernel_rem_pio2f+0x3d0>
 8014c3e:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014c42:	e7f2      	b.n	8014c2a <__kernel_rem_pio2f+0x436>
 8014c44:	aa2e      	add	r2, sp, #184	; 0xb8
 8014c46:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8014c4a:	edd0 7a00 	vldr	s15, [r0]
 8014c4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014c52:	3901      	subs	r1, #1
 8014c54:	2900      	cmp	r1, #0
 8014c56:	daf5      	bge.n	8014c44 <__kernel_rem_pio2f+0x450>
 8014c58:	f1bb 0f00 	cmp.w	fp, #0
 8014c5c:	d017      	beq.n	8014c8e <__kernel_rem_pio2f+0x49a>
 8014c5e:	eef1 7a47 	vneg.f32	s15, s14
 8014c62:	edc5 7a00 	vstr	s15, [r5]
 8014c66:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8014c6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014c6e:	a82f      	add	r0, sp, #188	; 0xbc
 8014c70:	2101      	movs	r1, #1
 8014c72:	428b      	cmp	r3, r1
 8014c74:	da0e      	bge.n	8014c94 <__kernel_rem_pio2f+0x4a0>
 8014c76:	f1bb 0f00 	cmp.w	fp, #0
 8014c7a:	d001      	beq.n	8014c80 <__kernel_rem_pio2f+0x48c>
 8014c7c:	eef1 7a67 	vneg.f32	s15, s15
 8014c80:	edc5 7a01 	vstr	s15, [r5, #4]
 8014c84:	e79e      	b.n	8014bc4 <__kernel_rem_pio2f+0x3d0>
 8014c86:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 8014b04 <__kernel_rem_pio2f+0x310>
 8014c8a:	4619      	mov	r1, r3
 8014c8c:	e7e2      	b.n	8014c54 <__kernel_rem_pio2f+0x460>
 8014c8e:	eef0 7a47 	vmov.f32	s15, s14
 8014c92:	e7e6      	b.n	8014c62 <__kernel_rem_pio2f+0x46e>
 8014c94:	ecb0 7a01 	vldmia	r0!, {s14}
 8014c98:	3101      	adds	r1, #1
 8014c9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014c9e:	e7e8      	b.n	8014c72 <__kernel_rem_pio2f+0x47e>
 8014ca0:	edd0 7a00 	vldr	s15, [r0]
 8014ca4:	edd0 6a01 	vldr	s13, [r0, #4]
 8014ca8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014cac:	3c01      	subs	r4, #1
 8014cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014cb2:	ed80 7a00 	vstr	s14, [r0]
 8014cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014cba:	edc0 7a01 	vstr	s15, [r0, #4]
 8014cbe:	e791      	b.n	8014be4 <__kernel_rem_pio2f+0x3f0>
 8014cc0:	edd1 7a00 	vldr	s15, [r1]
 8014cc4:	edd1 6a01 	vldr	s13, [r1, #4]
 8014cc8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014ccc:	3801      	subs	r0, #1
 8014cce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014cd2:	ed81 7a00 	vstr	s14, [r1]
 8014cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014cda:	edc1 7a01 	vstr	s15, [r1, #4]
 8014cde:	e786      	b.n	8014bee <__kernel_rem_pio2f+0x3fa>
 8014ce0:	aa2e      	add	r2, sp, #184	; 0xb8
 8014ce2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8014ce6:	ed91 7a00 	vldr	s14, [r1]
 8014cea:	3b01      	subs	r3, #1
 8014cec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014cf0:	e783      	b.n	8014bfa <__kernel_rem_pio2f+0x406>
 8014cf2:	eef1 6a66 	vneg.f32	s13, s13
 8014cf6:	eeb1 7a47 	vneg.f32	s14, s14
 8014cfa:	edc5 6a00 	vstr	s13, [r5]
 8014cfe:	ed85 7a01 	vstr	s14, [r5, #4]
 8014d02:	eef1 7a67 	vneg.f32	s15, s15
 8014d06:	e785      	b.n	8014c14 <__kernel_rem_pio2f+0x420>

08014d08 <__kernel_sinf>:
 8014d08:	ee10 3a10 	vmov	r3, s0
 8014d0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d10:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014d14:	da04      	bge.n	8014d20 <__kernel_sinf+0x18>
 8014d16:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014d1a:	ee17 3a90 	vmov	r3, s15
 8014d1e:	b35b      	cbz	r3, 8014d78 <__kernel_sinf+0x70>
 8014d20:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014d24:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014d7c <__kernel_sinf+0x74>
 8014d28:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8014d80 <__kernel_sinf+0x78>
 8014d2c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014d30:	eddf 7a14 	vldr	s15, [pc, #80]	; 8014d84 <__kernel_sinf+0x7c>
 8014d34:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014d38:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8014d88 <__kernel_sinf+0x80>
 8014d3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014d40:	eddf 7a12 	vldr	s15, [pc, #72]	; 8014d8c <__kernel_sinf+0x84>
 8014d44:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014d48:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014d4c:	b930      	cbnz	r0, 8014d5c <__kernel_sinf+0x54>
 8014d4e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8014d90 <__kernel_sinf+0x88>
 8014d52:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014d56:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014d5a:	4770      	bx	lr
 8014d5c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014d60:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8014d64:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014d68:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014d6c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8014d94 <__kernel_sinf+0x8c>
 8014d70:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8014d74:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014d78:	4770      	bx	lr
 8014d7a:	bf00      	nop
 8014d7c:	2f2ec9d3 	.word	0x2f2ec9d3
 8014d80:	b2d72f34 	.word	0xb2d72f34
 8014d84:	3638ef1b 	.word	0x3638ef1b
 8014d88:	b9500d01 	.word	0xb9500d01
 8014d8c:	3c088889 	.word	0x3c088889
 8014d90:	be2aaaab 	.word	0xbe2aaaab
 8014d94:	3e2aaaab 	.word	0x3e2aaaab

08014d98 <fabs>:
 8014d98:	ec51 0b10 	vmov	r0, r1, d0
 8014d9c:	ee10 2a10 	vmov	r2, s0
 8014da0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014da4:	ec43 2b10 	vmov	d0, r2, r3
 8014da8:	4770      	bx	lr

08014daa <finite>:
 8014daa:	b082      	sub	sp, #8
 8014dac:	ed8d 0b00 	vstr	d0, [sp]
 8014db0:	9801      	ldr	r0, [sp, #4]
 8014db2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014db6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014dba:	0fc0      	lsrs	r0, r0, #31
 8014dbc:	b002      	add	sp, #8
 8014dbe:	4770      	bx	lr

08014dc0 <floor>:
 8014dc0:	ec51 0b10 	vmov	r0, r1, d0
 8014dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014dc8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8014dcc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8014dd0:	2e13      	cmp	r6, #19
 8014dd2:	ee10 5a10 	vmov	r5, s0
 8014dd6:	ee10 8a10 	vmov	r8, s0
 8014dda:	460c      	mov	r4, r1
 8014ddc:	dc32      	bgt.n	8014e44 <floor+0x84>
 8014dde:	2e00      	cmp	r6, #0
 8014de0:	da14      	bge.n	8014e0c <floor+0x4c>
 8014de2:	a333      	add	r3, pc, #204	; (adr r3, 8014eb0 <floor+0xf0>)
 8014de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014de8:	f7eb fa60 	bl	80002ac <__adddf3>
 8014dec:	2200      	movs	r2, #0
 8014dee:	2300      	movs	r3, #0
 8014df0:	f7eb fea2 	bl	8000b38 <__aeabi_dcmpgt>
 8014df4:	b138      	cbz	r0, 8014e06 <floor+0x46>
 8014df6:	2c00      	cmp	r4, #0
 8014df8:	da57      	bge.n	8014eaa <floor+0xea>
 8014dfa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014dfe:	431d      	orrs	r5, r3
 8014e00:	d001      	beq.n	8014e06 <floor+0x46>
 8014e02:	4c2d      	ldr	r4, [pc, #180]	; (8014eb8 <floor+0xf8>)
 8014e04:	2500      	movs	r5, #0
 8014e06:	4621      	mov	r1, r4
 8014e08:	4628      	mov	r0, r5
 8014e0a:	e025      	b.n	8014e58 <floor+0x98>
 8014e0c:	4f2b      	ldr	r7, [pc, #172]	; (8014ebc <floor+0xfc>)
 8014e0e:	4137      	asrs	r7, r6
 8014e10:	ea01 0307 	and.w	r3, r1, r7
 8014e14:	4303      	orrs	r3, r0
 8014e16:	d01f      	beq.n	8014e58 <floor+0x98>
 8014e18:	a325      	add	r3, pc, #148	; (adr r3, 8014eb0 <floor+0xf0>)
 8014e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e1e:	f7eb fa45 	bl	80002ac <__adddf3>
 8014e22:	2200      	movs	r2, #0
 8014e24:	2300      	movs	r3, #0
 8014e26:	f7eb fe87 	bl	8000b38 <__aeabi_dcmpgt>
 8014e2a:	2800      	cmp	r0, #0
 8014e2c:	d0eb      	beq.n	8014e06 <floor+0x46>
 8014e2e:	2c00      	cmp	r4, #0
 8014e30:	bfbe      	ittt	lt
 8014e32:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8014e36:	fa43 f606 	asrlt.w	r6, r3, r6
 8014e3a:	19a4      	addlt	r4, r4, r6
 8014e3c:	ea24 0407 	bic.w	r4, r4, r7
 8014e40:	2500      	movs	r5, #0
 8014e42:	e7e0      	b.n	8014e06 <floor+0x46>
 8014e44:	2e33      	cmp	r6, #51	; 0x33
 8014e46:	dd0b      	ble.n	8014e60 <floor+0xa0>
 8014e48:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014e4c:	d104      	bne.n	8014e58 <floor+0x98>
 8014e4e:	ee10 2a10 	vmov	r2, s0
 8014e52:	460b      	mov	r3, r1
 8014e54:	f7eb fa2a 	bl	80002ac <__adddf3>
 8014e58:	ec41 0b10 	vmov	d0, r0, r1
 8014e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e60:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8014e64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014e68:	fa23 f707 	lsr.w	r7, r3, r7
 8014e6c:	4207      	tst	r7, r0
 8014e6e:	d0f3      	beq.n	8014e58 <floor+0x98>
 8014e70:	a30f      	add	r3, pc, #60	; (adr r3, 8014eb0 <floor+0xf0>)
 8014e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e76:	f7eb fa19 	bl	80002ac <__adddf3>
 8014e7a:	2200      	movs	r2, #0
 8014e7c:	2300      	movs	r3, #0
 8014e7e:	f7eb fe5b 	bl	8000b38 <__aeabi_dcmpgt>
 8014e82:	2800      	cmp	r0, #0
 8014e84:	d0bf      	beq.n	8014e06 <floor+0x46>
 8014e86:	2c00      	cmp	r4, #0
 8014e88:	da02      	bge.n	8014e90 <floor+0xd0>
 8014e8a:	2e14      	cmp	r6, #20
 8014e8c:	d103      	bne.n	8014e96 <floor+0xd6>
 8014e8e:	3401      	adds	r4, #1
 8014e90:	ea25 0507 	bic.w	r5, r5, r7
 8014e94:	e7b7      	b.n	8014e06 <floor+0x46>
 8014e96:	2301      	movs	r3, #1
 8014e98:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8014e9c:	fa03 f606 	lsl.w	r6, r3, r6
 8014ea0:	4435      	add	r5, r6
 8014ea2:	4545      	cmp	r5, r8
 8014ea4:	bf38      	it	cc
 8014ea6:	18e4      	addcc	r4, r4, r3
 8014ea8:	e7f2      	b.n	8014e90 <floor+0xd0>
 8014eaa:	2500      	movs	r5, #0
 8014eac:	462c      	mov	r4, r5
 8014eae:	e7aa      	b.n	8014e06 <floor+0x46>
 8014eb0:	8800759c 	.word	0x8800759c
 8014eb4:	7e37e43c 	.word	0x7e37e43c
 8014eb8:	bff00000 	.word	0xbff00000
 8014ebc:	000fffff 	.word	0x000fffff

08014ec0 <scalbn>:
 8014ec0:	b570      	push	{r4, r5, r6, lr}
 8014ec2:	ec55 4b10 	vmov	r4, r5, d0
 8014ec6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014eca:	4606      	mov	r6, r0
 8014ecc:	462b      	mov	r3, r5
 8014ece:	b99a      	cbnz	r2, 8014ef8 <scalbn+0x38>
 8014ed0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014ed4:	4323      	orrs	r3, r4
 8014ed6:	d036      	beq.n	8014f46 <scalbn+0x86>
 8014ed8:	4b39      	ldr	r3, [pc, #228]	; (8014fc0 <scalbn+0x100>)
 8014eda:	4629      	mov	r1, r5
 8014edc:	ee10 0a10 	vmov	r0, s0
 8014ee0:	2200      	movs	r2, #0
 8014ee2:	f7eb fb99 	bl	8000618 <__aeabi_dmul>
 8014ee6:	4b37      	ldr	r3, [pc, #220]	; (8014fc4 <scalbn+0x104>)
 8014ee8:	429e      	cmp	r6, r3
 8014eea:	4604      	mov	r4, r0
 8014eec:	460d      	mov	r5, r1
 8014eee:	da10      	bge.n	8014f12 <scalbn+0x52>
 8014ef0:	a32b      	add	r3, pc, #172	; (adr r3, 8014fa0 <scalbn+0xe0>)
 8014ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ef6:	e03a      	b.n	8014f6e <scalbn+0xae>
 8014ef8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014efc:	428a      	cmp	r2, r1
 8014efe:	d10c      	bne.n	8014f1a <scalbn+0x5a>
 8014f00:	ee10 2a10 	vmov	r2, s0
 8014f04:	4620      	mov	r0, r4
 8014f06:	4629      	mov	r1, r5
 8014f08:	f7eb f9d0 	bl	80002ac <__adddf3>
 8014f0c:	4604      	mov	r4, r0
 8014f0e:	460d      	mov	r5, r1
 8014f10:	e019      	b.n	8014f46 <scalbn+0x86>
 8014f12:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014f16:	460b      	mov	r3, r1
 8014f18:	3a36      	subs	r2, #54	; 0x36
 8014f1a:	4432      	add	r2, r6
 8014f1c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014f20:	428a      	cmp	r2, r1
 8014f22:	dd08      	ble.n	8014f36 <scalbn+0x76>
 8014f24:	2d00      	cmp	r5, #0
 8014f26:	a120      	add	r1, pc, #128	; (adr r1, 8014fa8 <scalbn+0xe8>)
 8014f28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f2c:	da1c      	bge.n	8014f68 <scalbn+0xa8>
 8014f2e:	a120      	add	r1, pc, #128	; (adr r1, 8014fb0 <scalbn+0xf0>)
 8014f30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f34:	e018      	b.n	8014f68 <scalbn+0xa8>
 8014f36:	2a00      	cmp	r2, #0
 8014f38:	dd08      	ble.n	8014f4c <scalbn+0x8c>
 8014f3a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014f3e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014f42:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014f46:	ec45 4b10 	vmov	d0, r4, r5
 8014f4a:	bd70      	pop	{r4, r5, r6, pc}
 8014f4c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014f50:	da19      	bge.n	8014f86 <scalbn+0xc6>
 8014f52:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014f56:	429e      	cmp	r6, r3
 8014f58:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014f5c:	dd0a      	ble.n	8014f74 <scalbn+0xb4>
 8014f5e:	a112      	add	r1, pc, #72	; (adr r1, 8014fa8 <scalbn+0xe8>)
 8014f60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d1e2      	bne.n	8014f2e <scalbn+0x6e>
 8014f68:	a30f      	add	r3, pc, #60	; (adr r3, 8014fa8 <scalbn+0xe8>)
 8014f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f6e:	f7eb fb53 	bl	8000618 <__aeabi_dmul>
 8014f72:	e7cb      	b.n	8014f0c <scalbn+0x4c>
 8014f74:	a10a      	add	r1, pc, #40	; (adr r1, 8014fa0 <scalbn+0xe0>)
 8014f76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d0b8      	beq.n	8014ef0 <scalbn+0x30>
 8014f7e:	a10e      	add	r1, pc, #56	; (adr r1, 8014fb8 <scalbn+0xf8>)
 8014f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f84:	e7b4      	b.n	8014ef0 <scalbn+0x30>
 8014f86:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014f8a:	3236      	adds	r2, #54	; 0x36
 8014f8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014f90:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014f94:	4620      	mov	r0, r4
 8014f96:	4b0c      	ldr	r3, [pc, #48]	; (8014fc8 <scalbn+0x108>)
 8014f98:	2200      	movs	r2, #0
 8014f9a:	e7e8      	b.n	8014f6e <scalbn+0xae>
 8014f9c:	f3af 8000 	nop.w
 8014fa0:	c2f8f359 	.word	0xc2f8f359
 8014fa4:	01a56e1f 	.word	0x01a56e1f
 8014fa8:	8800759c 	.word	0x8800759c
 8014fac:	7e37e43c 	.word	0x7e37e43c
 8014fb0:	8800759c 	.word	0x8800759c
 8014fb4:	fe37e43c 	.word	0xfe37e43c
 8014fb8:	c2f8f359 	.word	0xc2f8f359
 8014fbc:	81a56e1f 	.word	0x81a56e1f
 8014fc0:	43500000 	.word	0x43500000
 8014fc4:	ffff3cb0 	.word	0xffff3cb0
 8014fc8:	3c900000 	.word	0x3c900000

08014fcc <atanf>:
 8014fcc:	b538      	push	{r3, r4, r5, lr}
 8014fce:	ee10 5a10 	vmov	r5, s0
 8014fd2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014fd6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014fda:	eef0 7a40 	vmov.f32	s15, s0
 8014fde:	db10      	blt.n	8015002 <atanf+0x36>
 8014fe0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8014fe4:	dd04      	ble.n	8014ff0 <atanf+0x24>
 8014fe6:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014fea:	eeb0 0a67 	vmov.f32	s0, s15
 8014fee:	bd38      	pop	{r3, r4, r5, pc}
 8014ff0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8015128 <atanf+0x15c>
 8014ff4:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 801512c <atanf+0x160>
 8014ff8:	2d00      	cmp	r5, #0
 8014ffa:	bfd8      	it	le
 8014ffc:	eef0 7a40 	vmovle.f32	s15, s0
 8015000:	e7f3      	b.n	8014fea <atanf+0x1e>
 8015002:	4b4b      	ldr	r3, [pc, #300]	; (8015130 <atanf+0x164>)
 8015004:	429c      	cmp	r4, r3
 8015006:	dc10      	bgt.n	801502a <atanf+0x5e>
 8015008:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 801500c:	da0a      	bge.n	8015024 <atanf+0x58>
 801500e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8015134 <atanf+0x168>
 8015012:	ee30 7a07 	vadd.f32	s14, s0, s14
 8015016:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801501a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801501e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015022:	dce2      	bgt.n	8014fea <atanf+0x1e>
 8015024:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015028:	e013      	b.n	8015052 <atanf+0x86>
 801502a:	f000 f8a3 	bl	8015174 <fabsf>
 801502e:	4b42      	ldr	r3, [pc, #264]	; (8015138 <atanf+0x16c>)
 8015030:	429c      	cmp	r4, r3
 8015032:	dc4f      	bgt.n	80150d4 <atanf+0x108>
 8015034:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8015038:	429c      	cmp	r4, r3
 801503a:	dc41      	bgt.n	80150c0 <atanf+0xf4>
 801503c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8015040:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8015044:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015048:	2300      	movs	r3, #0
 801504a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801504e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015052:	1c5a      	adds	r2, r3, #1
 8015054:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8015058:	eddf 5a38 	vldr	s11, [pc, #224]	; 801513c <atanf+0x170>
 801505c:	ed9f 6a38 	vldr	s12, [pc, #224]	; 8015140 <atanf+0x174>
 8015060:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8015144 <atanf+0x178>
 8015064:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8015148 <atanf+0x17c>
 8015068:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801506c:	eea7 6a25 	vfma.f32	s12, s14, s11
 8015070:	eddf 5a36 	vldr	s11, [pc, #216]	; 801514c <atanf+0x180>
 8015074:	eee6 5a07 	vfma.f32	s11, s12, s14
 8015078:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8015150 <atanf+0x184>
 801507c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015080:	eddf 5a34 	vldr	s11, [pc, #208]	; 8015154 <atanf+0x188>
 8015084:	eee6 5a07 	vfma.f32	s11, s12, s14
 8015088:	ed9f 6a33 	vldr	s12, [pc, #204]	; 8015158 <atanf+0x18c>
 801508c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015090:	eddf 5a32 	vldr	s11, [pc, #200]	; 801515c <atanf+0x190>
 8015094:	eee7 5a05 	vfma.f32	s11, s14, s10
 8015098:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8015160 <atanf+0x194>
 801509c:	eea5 5a87 	vfma.f32	s10, s11, s14
 80150a0:	eddf 5a30 	vldr	s11, [pc, #192]	; 8015164 <atanf+0x198>
 80150a4:	eee5 5a07 	vfma.f32	s11, s10, s14
 80150a8:	eea5 0a87 	vfma.f32	s0, s11, s14
 80150ac:	ee20 0a07 	vmul.f32	s0, s0, s14
 80150b0:	eea6 0a26 	vfma.f32	s0, s12, s13
 80150b4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80150b8:	d121      	bne.n	80150fe <atanf+0x132>
 80150ba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80150be:	e794      	b.n	8014fea <atanf+0x1e>
 80150c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80150c4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80150c8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80150cc:	2301      	movs	r3, #1
 80150ce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80150d2:	e7be      	b.n	8015052 <atanf+0x86>
 80150d4:	4b24      	ldr	r3, [pc, #144]	; (8015168 <atanf+0x19c>)
 80150d6:	429c      	cmp	r4, r3
 80150d8:	dc0b      	bgt.n	80150f2 <atanf+0x126>
 80150da:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80150de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80150e2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80150e6:	2302      	movs	r3, #2
 80150e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80150ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80150f0:	e7af      	b.n	8015052 <atanf+0x86>
 80150f2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80150f6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80150fa:	2303      	movs	r3, #3
 80150fc:	e7a9      	b.n	8015052 <atanf+0x86>
 80150fe:	4a1b      	ldr	r2, [pc, #108]	; (801516c <atanf+0x1a0>)
 8015100:	491b      	ldr	r1, [pc, #108]	; (8015170 <atanf+0x1a4>)
 8015102:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015106:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801510a:	ed93 7a00 	vldr	s14, [r3]
 801510e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8015112:	2d00      	cmp	r5, #0
 8015114:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015118:	ed92 0a00 	vldr	s0, [r2]
 801511c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015120:	bfb8      	it	lt
 8015122:	eef1 7a67 	vneglt.f32	s15, s15
 8015126:	e760      	b.n	8014fea <atanf+0x1e>
 8015128:	3fc90fdb 	.word	0x3fc90fdb
 801512c:	bfc90fdb 	.word	0xbfc90fdb
 8015130:	3edfffff 	.word	0x3edfffff
 8015134:	7149f2ca 	.word	0x7149f2ca
 8015138:	3f97ffff 	.word	0x3f97ffff
 801513c:	3c8569d7 	.word	0x3c8569d7
 8015140:	3d4bda59 	.word	0x3d4bda59
 8015144:	bd15a221 	.word	0xbd15a221
 8015148:	be4ccccd 	.word	0xbe4ccccd
 801514c:	3d886b35 	.word	0x3d886b35
 8015150:	3dba2e6e 	.word	0x3dba2e6e
 8015154:	3e124925 	.word	0x3e124925
 8015158:	3eaaaaab 	.word	0x3eaaaaab
 801515c:	bd6ef16b 	.word	0xbd6ef16b
 8015160:	bd9d8795 	.word	0xbd9d8795
 8015164:	bde38e38 	.word	0xbde38e38
 8015168:	401bffff 	.word	0x401bffff
 801516c:	08015e70 	.word	0x08015e70
 8015170:	08015e80 	.word	0x08015e80

08015174 <fabsf>:
 8015174:	ee10 3a10 	vmov	r3, s0
 8015178:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801517c:	ee00 3a10 	vmov	s0, r3
 8015180:	4770      	bx	lr
	...

08015184 <floorf>:
 8015184:	ee10 3a10 	vmov	r3, s0
 8015188:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801518c:	3a7f      	subs	r2, #127	; 0x7f
 801518e:	2a16      	cmp	r2, #22
 8015190:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8015194:	dc2a      	bgt.n	80151ec <floorf+0x68>
 8015196:	2a00      	cmp	r2, #0
 8015198:	da11      	bge.n	80151be <floorf+0x3a>
 801519a:	eddf 7a18 	vldr	s15, [pc, #96]	; 80151fc <floorf+0x78>
 801519e:	ee30 0a27 	vadd.f32	s0, s0, s15
 80151a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80151a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151aa:	dd05      	ble.n	80151b8 <floorf+0x34>
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	da23      	bge.n	80151f8 <floorf+0x74>
 80151b0:	4a13      	ldr	r2, [pc, #76]	; (8015200 <floorf+0x7c>)
 80151b2:	2900      	cmp	r1, #0
 80151b4:	bf18      	it	ne
 80151b6:	4613      	movne	r3, r2
 80151b8:	ee00 3a10 	vmov	s0, r3
 80151bc:	4770      	bx	lr
 80151be:	4911      	ldr	r1, [pc, #68]	; (8015204 <floorf+0x80>)
 80151c0:	4111      	asrs	r1, r2
 80151c2:	420b      	tst	r3, r1
 80151c4:	d0fa      	beq.n	80151bc <floorf+0x38>
 80151c6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80151fc <floorf+0x78>
 80151ca:	ee30 0a27 	vadd.f32	s0, s0, s15
 80151ce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80151d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151d6:	ddef      	ble.n	80151b8 <floorf+0x34>
 80151d8:	2b00      	cmp	r3, #0
 80151da:	bfbe      	ittt	lt
 80151dc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80151e0:	fa40 f202 	asrlt.w	r2, r0, r2
 80151e4:	189b      	addlt	r3, r3, r2
 80151e6:	ea23 0301 	bic.w	r3, r3, r1
 80151ea:	e7e5      	b.n	80151b8 <floorf+0x34>
 80151ec:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80151f0:	d3e4      	bcc.n	80151bc <floorf+0x38>
 80151f2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80151f6:	4770      	bx	lr
 80151f8:	2300      	movs	r3, #0
 80151fa:	e7dd      	b.n	80151b8 <floorf+0x34>
 80151fc:	7149f2ca 	.word	0x7149f2ca
 8015200:	bf800000 	.word	0xbf800000
 8015204:	007fffff 	.word	0x007fffff

08015208 <nanf>:
 8015208:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015210 <nanf+0x8>
 801520c:	4770      	bx	lr
 801520e:	bf00      	nop
 8015210:	7fc00000 	.word	0x7fc00000

08015214 <scalbnf>:
 8015214:	ee10 3a10 	vmov	r3, s0
 8015218:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801521c:	d025      	beq.n	801526a <scalbnf+0x56>
 801521e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8015222:	d302      	bcc.n	801522a <scalbnf+0x16>
 8015224:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015228:	4770      	bx	lr
 801522a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801522e:	d122      	bne.n	8015276 <scalbnf+0x62>
 8015230:	4b2a      	ldr	r3, [pc, #168]	; (80152dc <scalbnf+0xc8>)
 8015232:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80152e0 <scalbnf+0xcc>
 8015236:	4298      	cmp	r0, r3
 8015238:	ee20 0a27 	vmul.f32	s0, s0, s15
 801523c:	db16      	blt.n	801526c <scalbnf+0x58>
 801523e:	ee10 3a10 	vmov	r3, s0
 8015242:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015246:	3a19      	subs	r2, #25
 8015248:	4402      	add	r2, r0
 801524a:	2afe      	cmp	r2, #254	; 0xfe
 801524c:	dd15      	ble.n	801527a <scalbnf+0x66>
 801524e:	ee10 3a10 	vmov	r3, s0
 8015252:	eddf 7a24 	vldr	s15, [pc, #144]	; 80152e4 <scalbnf+0xd0>
 8015256:	eddf 6a24 	vldr	s13, [pc, #144]	; 80152e8 <scalbnf+0xd4>
 801525a:	2b00      	cmp	r3, #0
 801525c:	eeb0 7a67 	vmov.f32	s14, s15
 8015260:	bfb8      	it	lt
 8015262:	eef0 7a66 	vmovlt.f32	s15, s13
 8015266:	ee27 0a27 	vmul.f32	s0, s14, s15
 801526a:	4770      	bx	lr
 801526c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80152ec <scalbnf+0xd8>
 8015270:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015274:	4770      	bx	lr
 8015276:	0dd2      	lsrs	r2, r2, #23
 8015278:	e7e6      	b.n	8015248 <scalbnf+0x34>
 801527a:	2a00      	cmp	r2, #0
 801527c:	dd06      	ble.n	801528c <scalbnf+0x78>
 801527e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015282:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8015286:	ee00 3a10 	vmov	s0, r3
 801528a:	4770      	bx	lr
 801528c:	f112 0f16 	cmn.w	r2, #22
 8015290:	da1a      	bge.n	80152c8 <scalbnf+0xb4>
 8015292:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015296:	4298      	cmp	r0, r3
 8015298:	ee10 3a10 	vmov	r3, s0
 801529c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80152a0:	dd0a      	ble.n	80152b8 <scalbnf+0xa4>
 80152a2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80152e4 <scalbnf+0xd0>
 80152a6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80152e8 <scalbnf+0xd4>
 80152aa:	eef0 7a40 	vmov.f32	s15, s0
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	bf18      	it	ne
 80152b2:	eeb0 0a47 	vmovne.f32	s0, s14
 80152b6:	e7db      	b.n	8015270 <scalbnf+0x5c>
 80152b8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80152ec <scalbnf+0xd8>
 80152bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80152f0 <scalbnf+0xdc>
 80152c0:	eef0 7a40 	vmov.f32	s15, s0
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	e7f3      	b.n	80152b0 <scalbnf+0x9c>
 80152c8:	3219      	adds	r2, #25
 80152ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80152ce:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80152d2:	eddf 7a08 	vldr	s15, [pc, #32]	; 80152f4 <scalbnf+0xe0>
 80152d6:	ee07 3a10 	vmov	s14, r3
 80152da:	e7c4      	b.n	8015266 <scalbnf+0x52>
 80152dc:	ffff3cb0 	.word	0xffff3cb0
 80152e0:	4c000000 	.word	0x4c000000
 80152e4:	7149f2ca 	.word	0x7149f2ca
 80152e8:	f149f2ca 	.word	0xf149f2ca
 80152ec:	0da24260 	.word	0x0da24260
 80152f0:	8da24260 	.word	0x8da24260
 80152f4:	33000000 	.word	0x33000000

080152f8 <__errno>:
 80152f8:	4b01      	ldr	r3, [pc, #4]	; (8015300 <__errno+0x8>)
 80152fa:	6818      	ldr	r0, [r3, #0]
 80152fc:	4770      	bx	lr
 80152fe:	bf00      	nop
 8015300:	200001a8 	.word	0x200001a8

08015304 <_sbrk>:
 8015304:	4b04      	ldr	r3, [pc, #16]	; (8015318 <_sbrk+0x14>)
 8015306:	6819      	ldr	r1, [r3, #0]
 8015308:	4602      	mov	r2, r0
 801530a:	b909      	cbnz	r1, 8015310 <_sbrk+0xc>
 801530c:	4903      	ldr	r1, [pc, #12]	; (801531c <_sbrk+0x18>)
 801530e:	6019      	str	r1, [r3, #0]
 8015310:	6818      	ldr	r0, [r3, #0]
 8015312:	4402      	add	r2, r0
 8015314:	601a      	str	r2, [r3, #0]
 8015316:	4770      	bx	lr
 8015318:	20004e14 	.word	0x20004e14
 801531c:	200075b0 	.word	0x200075b0

08015320 <_init>:
 8015320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015322:	bf00      	nop
 8015324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015326:	bc08      	pop	{r3}
 8015328:	469e      	mov	lr, r3
 801532a:	4770      	bx	lr

0801532c <_fini>:
 801532c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801532e:	bf00      	nop
 8015330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015332:	bc08      	pop	{r3}
 8015334:	469e      	mov	lr, r3
 8015336:	4770      	bx	lr
