{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 18:32:03 2017 " "Info: Processing started: Mon Nov 20 18:32:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlador_can -c controlador_can --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlador_can -c controlador_can --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "largo_data\[6\] " "Warning: Node \"largo_data\[6\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "largo_data\[5\] " "Warning: Node \"largo_data\[5\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "largo_data\[3\] " "Warning: Node \"largo_data\[3\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "largo_data\[4\] " "Warning: Node \"largo_data\[4\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[3\] " "Info: Detected ripple clock \"contador_de_control\[3\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[4\] " "Info: Detected ripple clock \"contador_de_control\[4\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[0\] " "Info: Detected ripple clock \"contador_de_control\[0\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[6\] " "Info: Detected ripple clock \"contador_de_control\[6\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[2\] " "Info: Detected ripple clock \"contador_de_control\[2\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.lee_control " "Info: Detected ripple clock \"state.lee_control\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.lee_control" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[5\] " "Info: Detected ripple clock \"contador_de_control\[5\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_control\[1\] " "Info: Detected ripple clock \"contador_de_control\[1\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_control\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "estados~9 " "Info: Detected gated clock \"estados~9\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "estados~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector4~0 " "Info: Detected gated clock \"Selector4~0\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[5\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[5\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[6\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[6\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[1\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[1\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[3\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[3\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[0\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[0\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[3\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[3\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[1\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[1\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[5\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[5\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[6\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[6\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[4\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[4\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_ceros_para_stuffing\[2\] " "Info: Detected ripple clock \"contador_de_ceros_para_stuffing\[2\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_ceros_para_stuffing\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flg_stuff~1 " "Info: Detected gated clock \"flg_stuff~1\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flg_stuff~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[0\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[0\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flg_stuff~0 " "Info: Detected gated clock \"flg_stuff~0\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flg_stuff~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[2\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[2\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador_de_unos_para_stuffing\[4\] " "Info: Detected ripple clock \"contador_de_unos_para_stuffing\[4\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_de_unos_para_stuffing\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flg_stuff " "Info: Detected gated clock \"flg_stuff\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flg_stuff" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register largo_data\[6\] register state.lee_crc 99.05 MHz 10.096 ns Internal " "Info: Clock \"clk\" has Internal fmax of 99.05 MHz between source register \"largo_data\[6\]\" and destination register \"state.lee_crc\" (period= 10.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.198 ns + Longest register register " "Info: + Longest register to register delay is 1.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns largo_data\[6\] 1 REG LCCOMB_X5_Y11_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 2; REG Node = 'largo_data\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { largo_data[6] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 0.527 ns estados~8 2 COMB LCCOMB_X5_Y11_N10 2 " "Info: 2: + IC(0.255 ns) + CELL(0.272 ns) = 0.527 ns; Loc. = LCCOMB_X5_Y11_N10; Fanout = 2; COMB Node = 'estados~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { largo_data[6] estados~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 1.043 ns Selector5~0 3 COMB LCCOMB_X5_Y11_N0 1 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 1.043 ns; Loc. = LCCOMB_X5_Y11_N0; Fanout = 1; COMB Node = 'Selector5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { estados~8 Selector5~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.198 ns state.lee_crc 4 REG LCFF_X5_Y11_N1 12 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.198 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 12; REG Node = 'state.lee_crc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector5~0 state.lee_crc } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 58.35 % ) " "Info: Total cell delay = 0.699 ns ( 58.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.499 ns ( 41.65 % ) " "Info: Total interconnect delay = 0.499 ns ( 41.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { largo_data[6] estados~8 Selector5~0 state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.198 ns" { largo_data[6] {} estados~8 {} Selector5~0 {} state.lee_crc {} } { 0.000ns 0.255ns 0.244ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.760 ns - Smallest " "Info: - Smallest clock skew is -3.760 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 220 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 220; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns state.lee_crc 3 REG LCFF_X5_Y11_N1 12 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 12; REG Node = 'state.lee_crc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl state.lee_crc } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.242 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.712 ns) 2.315 ns contador_de_ceros_para_stuffing\[4\] 2 REG LCFF_X2_Y10_N25 3 " "Info: 2: + IC(0.749 ns) + CELL(0.712 ns) = 2.315 ns; Loc. = LCFF_X2_Y10_N25; Fanout = 3; REG Node = 'contador_de_ceros_para_stuffing\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { clk contador_de_ceros_para_stuffing[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.378 ns) 3.048 ns flg_stuff~0 3 COMB LCCOMB_X2_Y10_N12 1 " "Info: 3: + IC(0.355 ns) + CELL(0.378 ns) = 3.048 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 1; COMB Node = 'flg_stuff~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { contador_de_ceros_para_stuffing[4] flg_stuff~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 3.561 ns flg_stuff 4 COMB LCCOMB_X2_Y10_N4 35 " "Info: 4: + IC(0.241 ns) + CELL(0.272 ns) = 3.561 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 35; COMB Node = 'flg_stuff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { flg_stuff~0 flg_stuff } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 4.178 ns Selector4~0 5 COMB LCCOMB_X3_Y10_N0 2 " "Info: 5: + IC(0.345 ns) + CELL(0.272 ns) = 4.178 ns; Loc. = LCCOMB_X3_Y10_N0; Fanout = 2; COMB Node = 'Selector4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { flg_stuff Selector4~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.000 ns) 5.263 ns Selector4~0clkctrl 6 COMB CLKCTRL_G2 4 " "Info: 6: + IC(1.085 ns) + CELL(0.000 ns) = 5.263 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Selector4~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { Selector4~0 Selector4~0clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 6.242 ns largo_data\[6\] 7 REG LCCOMB_X5_Y11_N4 2 " "Info: 7: + IC(0.926 ns) + CELL(0.053 ns) = 6.242 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 2; REG Node = 'largo_data\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Selector4~0clkctrl largo_data[6] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 40.71 % ) " "Info: Total cell delay = 2.541 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.701 ns ( 59.29 % ) " "Info: Total interconnect delay = 3.701 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[6] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[6] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 54 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { largo_data[6] estados~8 Selector5~0 state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.198 ns" { largo_data[6] {} estados~8 {} Selector5~0 {} state.lee_crc {} } { 0.000ns 0.255ns 0.244ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[6] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.926ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registro_control\[2\] largo_data\[5\] clk 3.334 ns " "Info: Found hold time violation between source  pin or register \"registro_control\[2\]\" and destination pin or register \"largo_data\[5\]\" for clock \"clk\" (Hold time is 3.334 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.761 ns + Largest " "Info: + Largest clock skew is 3.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.243 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.712 ns) 2.315 ns contador_de_ceros_para_stuffing\[4\] 2 REG LCFF_X2_Y10_N25 3 " "Info: 2: + IC(0.749 ns) + CELL(0.712 ns) = 2.315 ns; Loc. = LCFF_X2_Y10_N25; Fanout = 3; REG Node = 'contador_de_ceros_para_stuffing\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { clk contador_de_ceros_para_stuffing[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.378 ns) 3.048 ns flg_stuff~0 3 COMB LCCOMB_X2_Y10_N12 1 " "Info: 3: + IC(0.355 ns) + CELL(0.378 ns) = 3.048 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 1; COMB Node = 'flg_stuff~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { contador_de_ceros_para_stuffing[4] flg_stuff~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 3.561 ns flg_stuff 4 COMB LCCOMB_X2_Y10_N4 35 " "Info: 4: + IC(0.241 ns) + CELL(0.272 ns) = 3.561 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 35; COMB Node = 'flg_stuff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { flg_stuff~0 flg_stuff } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 4.178 ns Selector4~0 5 COMB LCCOMB_X3_Y10_N0 2 " "Info: 5: + IC(0.345 ns) + CELL(0.272 ns) = 4.178 ns; Loc. = LCCOMB_X3_Y10_N0; Fanout = 2; COMB Node = 'Selector4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { flg_stuff Selector4~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.000 ns) 5.263 ns Selector4~0clkctrl 6 COMB CLKCTRL_G2 4 " "Info: 6: + IC(1.085 ns) + CELL(0.000 ns) = 5.263 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Selector4~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { Selector4~0 Selector4~0clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 6.243 ns largo_data\[5\] 7 REG LCCOMB_X5_Y11_N12 2 " "Info: 7: + IC(0.927 ns) + CELL(0.053 ns) = 6.243 ns; Loc. = LCCOMB_X5_Y11_N12; Fanout = 2; REG Node = 'largo_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Selector4~0clkctrl largo_data[5] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 40.70 % ) " "Info: Total cell delay = 2.541 ns ( 40.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.702 ns ( 59.30 % ) " "Info: Total interconnect delay = 3.702 ns ( 59.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[5] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 220 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 220; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns registro_control\[2\] 3 REG LCFF_X5_Y11_N13 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X5_Y11_N13; Fanout = 3; REG Node = 'registro_control\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl registro_control[2] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl registro_control[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} registro_control[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[5] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl registro_control[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} registro_control[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.333 ns - Shortest register register " "Info: - Shortest register to register delay is 0.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registro_control\[2\] 1 REG LCFF_X5_Y11_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N13; Fanout = 3; REG Node = 'registro_control\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { registro_control[2] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns largo_data\[5\] 2 REG LCCOMB_X5_Y11_N12 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X5_Y11_N12; Fanout = 2; REG Node = 'largo_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { registro_control[2] largo_data[5] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.333 ns ( 100.00 % ) " "Info: Total cell delay = 0.333 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { registro_control[2] largo_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { registro_control[2] {} largo_data[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 65 -1 0 } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 82 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { clk contador_de_ceros_para_stuffing[4] flg_stuff~0 flg_stuff Selector4~0 Selector4~0clkctrl largo_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { clk {} clk~combout {} contador_de_ceros_para_stuffing[4] {} flg_stuff~0 {} flg_stuff {} Selector4~0 {} Selector4~0clkctrl {} largo_data[5] {} } { 0.000ns 0.000ns 0.749ns 0.355ns 0.241ns 0.345ns 1.085ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl registro_control[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} registro_control[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { registro_control[2] largo_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { registro_control[2] {} largo_data[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registro_data\[27\] reset clk 5.692 ns register " "Info: tsu for register \"registro_data\[27\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.061 ns + Longest pin register " "Info: + Longest pin to register delay is 8.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 16; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.229 ns) + CELL(0.228 ns) 5.321 ns registro_arbitraje\[1\]~12 2 COMB LCCOMB_X2_Y10_N30 30 " "Info: 2: + IC(4.229 ns) + CELL(0.228 ns) = 5.321 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 30; COMB Node = 'registro_arbitraje\[1\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { reset registro_arbitraje[1]~12 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.593 ns registro_data\[0\]~64 3 COMB LCCOMB_X2_Y10_N0 64 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 5.593 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 64; COMB Node = 'registro_data\[0\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { registro_arbitraje[1]~12 registro_data[0]~64 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.746 ns) 8.061 ns registro_data\[27\] 4 REG LCFF_X13_Y21_N17 2 " "Info: 4: + IC(1.722 ns) + CELL(0.746 ns) = 8.061 ns; Loc. = LCFF_X13_Y21_N17; Fanout = 2; REG Node = 'registro_data\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { registro_data[0]~64 registro_data[27] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 23.46 % ) " "Info: Total cell delay = 1.891 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.170 ns ( 76.54 % ) " "Info: Total interconnect delay = 6.170 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.061 ns" { reset registro_arbitraje[1]~12 registro_data[0]~64 registro_data[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.061 ns" { reset {} reset~combout {} registro_arbitraje[1]~12 {} registro_data[0]~64 {} registro_data[27] {} } { 0.000ns 0.000ns 4.229ns 0.219ns 1.722ns } { 0.000ns 0.864ns 0.228ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 220 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 220; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns registro_data\[27\] 3 REG LCFF_X13_Y21_N17 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y21_N17; Fanout = 2; REG Node = 'registro_data\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl registro_data[27] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl registro_data[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} registro_data[27] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.061 ns" { reset registro_arbitraje[1]~12 registro_data[0]~64 registro_data[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.061 ns" { reset {} reset~combout {} registro_arbitraje[1]~12 {} registro_data[0]~64 {} registro_data[27] {} } { 0.000ns 0.000ns 4.229ns 0.219ns 1.722ns } { 0.000ns 0.864ns 0.228ns 0.053ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl registro_data[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} registro_data[27] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fifo_data\[48\] fifo_data\[48\]~reg0 7.275 ns register " "Info: tco from clock \"clk\" to destination pin \"fifo_data\[48\]\" through register \"fifo_data\[48\]~reg0\" is 7.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 220 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 220; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns fifo_data\[48\]~reg0 3 REG LCFF_X7_Y11_N21 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 1; REG Node = 'fifo_data\[48\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl fifo_data[48]~reg0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl fifo_data[48]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} fifo_data[48]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.695 ns + Longest register pin " "Info: + Longest register to pin delay is 4.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo_data\[48\]~reg0 1 REG LCFF_X7_Y11_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 1; REG Node = 'fifo_data\[48\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data[48]~reg0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(2.144 ns) 4.695 ns fifo_data\[48\] 2 PIN PIN_K2 0 " "Info: 2: + IC(2.551 ns) + CELL(2.144 ns) = 4.695 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'fifo_data\[48\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.695 ns" { fifo_data[48]~reg0 fifo_data[48] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 45.67 % ) " "Info: Total cell delay = 2.144 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.551 ns ( 54.33 % ) " "Info: Total interconnect delay = 2.551 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.695 ns" { fifo_data[48]~reg0 fifo_data[48] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.695 ns" { fifo_data[48]~reg0 {} fifo_data[48] {} } { 0.000ns 2.551ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl fifo_data[48]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} fifo_data[48]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.695 ns" { fifo_data[48]~reg0 fifo_data[48] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.695 ns" { fifo_data[48]~reg0 {} fifo_data[48] {} } { 0.000ns 2.551ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador_de_end_of_frame\[6\] reset clk -0.209 ns register " "Info: th for register \"contador_de_end_of_frame\[6\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 220 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 220; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns contador_de_end_of_frame\[6\] 3 REG LCFF_X1_Y11_N13 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 3; REG Node = 'contador_de_end_of_frame\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl contador_de_end_of_frame[6] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl contador_de_end_of_frame[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} contador_de_end_of_frame[6] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.831 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 16; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.746 ns) 2.831 ns contador_de_end_of_frame\[6\] 2 REG LCFF_X1_Y11_N13 3 " "Info: 2: + IC(1.221 ns) + CELL(0.746 ns) = 2.831 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 3; REG Node = 'contador_de_end_of_frame\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { reset contador_de_end_of_frame[6] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 56.87 % ) " "Info: Total cell delay = 1.610 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.13 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { reset contador_de_end_of_frame[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { reset {} reset~combout {} contador_de_end_of_frame[6] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl contador_de_end_of_frame[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} contador_de_end_of_frame[6] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { reset contador_de_end_of_frame[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { reset {} reset~combout {} contador_de_end_of_frame[6] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 18:32:04 2017 " "Info: Processing ended: Mon Nov 20 18:32:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
