// Seed: 618870056
module module_0 ();
  reg id_1;
  assign module_2.type_0 = 0;
  wire id_2;
  always @(1'h0) if (1) id_1 <= (1);
endmodule
module module_1;
  wire id_2 = id_2;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    assume #1  (1)
    else $display(1, 1);
    deassign id_1.id_2;
  end
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2
);
  assign id_4 = id_1;
  module_0 modCall_1 ();
  wor id_5;
  always @(id_0)
    for (id_4 = id_1; id_5; id_5++) begin : LABEL_0
      if (1) begin : LABEL_0
        force id_5 = 1'h0;
      end
    end
endmodule
