@ARTICLE{standard:verilog, 
journal={IEEE Std 1364-2001}, 
title={IEEE Standard Verilog Hardware Description Language}, 
year={2001}, 
pages={1-856}, 
@Comment doi={10.1109/IEEESTD.2001.93352}
,}
@ARTICLE{standard:vhdl, 
journal={IEEE Std 1076.6-2004 (Revision of IEEE Std 1076.6-1999)}, 
title={IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis}, 
year={2004}, 
pages={1-112}, 
@Comment doi={10.1109/IEEESTD.2004.94802}
,}
