# systemverilog-mips-pipelined-cpu
A 32-bit, MIPS-like 5-stage pipelined CPU in SystemVerilog featuring hazard forwarding, stall control, and a CAM-based instruction cache.
