# vivado-fpga
Implementing Verilog Experiments on FPGA board(Xilinx Basys3), using Xilinx Vivado Simulator
## RTL analysis, synthesis, implementation, reports on timing, power and utilisation in outputs pdf file or link: https://docs.google.com/document/d/14a6rDKtNxivtiyd6J7mq2K-O8mK8c7_LX5myxNuupHU/edit 
Jan 2022 

