# Universal Asynchronous Reciever and  Transimeter (UART) Using Verilog

# UART TX 
### RTL VIEWER (QUARTUS)
![Capture](https://github.com/user-attachments/assets/52b82faf-8042-4021-87c5-dcc4a764db90)
![Capture01](https://github.com/user-attachments/assets/db4610b1-946b-4c15-bded-5a236ca2ec24)
![Capture02](https://github.com/user-attachments/assets/4f2dd526-b504-4209-a627-572f660e9a21)
![Capture03](https://github.com/user-attachments/assets/b73578b7-52aa-45e7-bdc6-9496eb8d4ccb)
![Capture04](https://github.com/user-attachments/assets/b0ec94d0-5dab-4d2f-b0c5-9caf218f8108)
![Capture05](https://github.com/user-attachments/assets/c4599c15-c9c1-47b1-9e6e-ac2e9796cd0f)
![Capture06](https://github.com/user-attachments/assets/2c3a618a-9f71-42b7-9a90-90b01adcdd42)

# UART RX
### RTL VIEWER (QUARTUS)
![Capture2](https://github.com/user-attachments/assets/20b86d42-d758-4b34-bcf0-02ed07f9b0ef)
![Capture11](https://github.com/user-attachments/assets/67c61a56-4195-4801-8e09-c2610684dbea)
![Capture12](https://github.com/user-attachments/assets/b863149d-580a-4e8d-b6ea-01dc9db2c2e3)
![Capture13](https://github.com/user-attachments/assets/695a0629-b6ad-4e65-b358-83cab373d256)
![Capture14](https://github.com/user-attachments/assets/51bccbcf-b124-4645-85c4-8fcb9a992e5a)
![Capture15](https://github.com/user-attachments/assets/c3c4296a-8dae-4d3f-a4a7-972a5363804f)
![Capture16](https://github.com/user-attachments/assets/0933196f-dd64-4ccb-b8c8-737e10b26c7b)
![Capture17](https://github.com/user-attachments/assets/5515fcee-b7a1-4d9a-a2b4-424dd1f058fc)
![Capture18](https://github.com/user-attachments/assets/53a68f89-0ad9-4bc5-83fe-eae009745f2c)
![Capture19](https://github.com/user-attachments/assets/57079fe2-6460-4cff-a05e-cf949ef93205)
