{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696626810795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696626810796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 18:13:30 2023 " "Processing started: Fri Oct  6 18:13:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696626810796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696626810796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_fit --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696626810796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696626810841 ""}
{ "Info" "0" "" "Project  = RISCV" {  } {  } 0 0 "Project  = RISCV" 0 0 "Fitter" 0 0 1696626810842 ""}
{ "Info" "0" "" "Revision = RISCV" {  } {  } 0 0 "Revision = RISCV" 0 0 "Fitter" 0 0 1696626810842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696626811095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696626811095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RISCV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696626811110 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1696626811175 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1696626811176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696626811829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696626811860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696626811946 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "163 163 " "No exact pin location assignment(s) for 163 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696626812239 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696626823056 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1024 global CLKCTRL_G10 " "clk~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696626823847 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696626823847 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626823847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696626823868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696626823874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696626823886 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696626823906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696626823907 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696626823918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV.sdc " "Synopsys Design Constraints File file not found: 'RISCV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696626825044 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696626825045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696626825073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696626825073 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696626825074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696626825138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696626825144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696626825144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626825277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696626836352 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696626837031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626861167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696626888693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696626901264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626901264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696626903165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696626915625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696626915625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696626931308 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696626931308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626931311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.62 " "Total time spent on timing analysis during the Fitter is 2.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696626936152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696626936230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696626939359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696626939361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696626943160 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696626950040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1653 " "Peak virtual memory: 1653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696626951861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 18:15:51 2023 " "Processing ended: Fri Oct  6 18:15:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696626951861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696626951861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696626951861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696626951861 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696626952789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696626953836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696626953836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 18:15:53 2023 " "Processing started: Fri Oct  6 18:15:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696626953836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1696626953836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc RISCV -c RISCV " "Command: quartus_drc RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1696626953837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1696626954730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV.sdc " "Synopsys Design Constraints File file not found: 'RISCV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1696626954993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1696626954993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1696626955028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1696626955029 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 85 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 85 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2948 " "Node  \"regfile:regs\|rf~2948\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " reg_write~0 " "Node  \"reg_write~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 168 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " comb~25 " "Node  \"comb~25\"" {  } { { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " imm~0 " "Node  \"imm~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2967 " "Node  \"regfile:regs\|rf~2967\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " comb~24 " "Node  \"comb~24\"" {  } { { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2979 " "Node  \"regfile:regs\|rf~2979\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2977 " "Node  \"regfile:regs\|rf~2977\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " RS2\[1\]~2 " "Node  \"RS2\[1\]~2\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " RS2\[2\]~3 " "Node  \"RS2\[2\]~3\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2980 " "Node  \"regfile:regs\|rf~2980\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2978 " "Node  \"regfile:regs\|rf~2978\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " RS2\[0\]~1 " "Node  \"RS2\[0\]~1\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2966 " "Node  \"regfile:regs\|rf~2966\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2968 " "Node  \"regfile:regs\|rf~2968\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2965 " "Node  \"regfile:regs\|rf~2965\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2959 " "Node  \"regfile:regs\|rf~2959\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2958 " "Node  \"regfile:regs\|rf~2958\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2971 " "Node  \"regfile:regs\|rf~2971\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2970 " "Node  \"regfile:regs\|rf~2970\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2972 " "Node  \"regfile:regs\|rf~2972\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2969 " "Node  \"regfile:regs\|rf~2969\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2960 " "Node  \"regfile:regs\|rf~2960\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2956 " "Node  \"regfile:regs\|rf~2956\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2951 " "Node  \"regfile:regs\|rf~2951\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2952 " "Node  \"regfile:regs\|rf~2952\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2950 " "Node  \"regfile:regs\|rf~2950\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2954 " "Node  \"regfile:regs\|rf~2954\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2946 " "Node  \"regfile:regs\|rf~2946\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955307 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1696626955307 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1696626955307 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS2\[1\]~2 " "Node  \"RS2\[1\]~2\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS1\[1\]~4 " "Node  \"RS1\[1\]~4\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS1\[2\]~2 " "Node  \"RS1\[2\]~2\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS2\[2\]~3 " "Node  \"RS2\[2\]~3\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS2\[0\]~1 " "Node  \"RS2\[0\]~1\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS1\[0\]~3 " "Node  \"RS1\[0\]~3\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|Equal0~0 " "Node  \"regfile:regs\|Equal0~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 191 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|Equal1~0 " "Node  \"regfile:regs\|Equal1~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " imm\[30\]~11 " "Node  \"imm\[30\]~11\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " result~1 " "Node  \"result~1\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 137 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " imm\[1\]~7 " "Node  \"imm\[1\]~7\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " imm\[0\]~4 " "Node  \"imm\[0\]~4\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS2\[4\]~0 " "Node  \"RS2\[4\]~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS2\[3\]~4 " "Node  \"RS2\[3\]~4\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 2600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS1\[4\]~0 " "Node  \"RS1\[4\]~0\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " is_jalr~1 " "Node  \"is_jalr~1\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 3182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " RS1\[3\]~1 " "Node  \"RS1\[3\]~1\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 1451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2969 " "Node  \"regfile:regs\|rf~2969\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2980 " "Node  \"regfile:regs\|rf~2980\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2954 " "Node  \"regfile:regs\|rf~2954\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2960 " "Node  \"regfile:regs\|rf~2960\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2977 " "Node  \"regfile:regs\|rf~2977\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2973 " "Node  \"regfile:regs\|rf~2973\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2971 " "Node  \"regfile:regs\|rf~2971\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2979 " "Node  \"regfile:regs\|rf~2979\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2956 " "Node  \"regfile:regs\|rf~2956\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2967 " "Node  \"regfile:regs\|rf~2967\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2975 " "Node  \"regfile:regs\|rf~2975\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_NODES_INFO" " regfile:regs\|rf~2950 " "Node  \"regfile:regs\|rf~2950\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 185 -1 0 } } { "temporary_test_loc" "" { Generic "/home/martins/Documents/BUILD-RISC-V/RISC-V/" { { 0 { 0 ""} 0 4371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1696626955309 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1696626955309 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1696626955309 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "135 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 135 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1696626955310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696626955355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 18:15:55 2023 " "Processing ended: Fri Oct  6 18:15:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696626955355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696626955355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696626955355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1696626955355 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1696626955988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696626974806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696626974806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 18:16:14 2023 " "Processing started: Fri Oct  6 18:16:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696626974806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696626974806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISCV -c RISCV --netlist_type=sgate " "Command: quartus_npp RISCV -c RISCV --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696626974806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1696626974877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696626974925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 18:16:14 2023 " "Processing ended: Fri Oct  6 18:16:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696626974925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696626974925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696626974925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696626974925 ""}
