Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 19:41:46 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DDU_control_sets_placed.rpt
| Design       : DDU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      7 |            1 |
|      8 |            1 |
|     14 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           36 |
| No           | No                    | Yes                    |             101 |           30 |
| No           | Yes                   | No                     |              52 |           17 |
| Yes          | No                    | No                     |              21 |           15 |
| Yes          | No                    | Yes                    |              72 |           46 |
| Yes          | Yes                   | No                     |              27 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|      Clock Signal      |                                      Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  top/U1/IO_reg_i_2_n_0 |                                                                                         |                  |                1 |              1 |
|  clk1k_BUFG            |                                                                                         | an[4]_i_1_n_0    |                1 |              4 |
|  clk1k_BUFG            | top/U1/E[1]                                                                             | rst_IBUF         |                3 |              4 |
|  clk1k_BUFG            | seg[6]_i_1_n_0                                                                          |                  |                6 |              7 |
|  clk1k_BUFG            | addr[7]_i_1_n_0                                                                         | rst_IBUF         |                3 |              8 |
|  DUT1/inst/clk_out1    |                                                                                         |                  |                5 |             14 |
|  DUT1/inst/clk_out1    | CounterXmaxed                                                                           |                  |                9 |             14 |
|  DUT1/inst/clk_out1    |                                                                                         | frequency/cnt    |                6 |             23 |
|  DUT1/inst/clk_out1    |                                                                                         | CounterXmaxed    |               10 |             25 |
|  DUT1/inst/clk_out1    | CounterXmaxed                                                                           | CounterY         |               10 |             27 |
|  clk1k_BUFG            | top/U1/E[0]                                                                             | rst_IBUF         |               23 |             28 |
|  clk1k_BUFG            | top/U1/state_reg[0]_0[0]                                                                | rst_IBUF         |               17 |             32 |
|  clk1k_BUFG            |                                                                                         |                  |               30 |             39 |
|  clk1k_BUFG            |                                                                                         | rst_IBUF         |               30 |            101 |
|  clk1k_BUFG            | top/U8/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk1k_BUFG            | top/U8/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk1k_BUFG            | top/U1/RegWrite                                                                         |                  |               60 |            480 |
+------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+


