# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Display-Test.gen/sources_1/ip/clk_50hz/clk_50hz_sim_netlist.vhdl" \
"../../../../../../i2c_master.vhd" \
"../../../../../../display.vhd" \
"../../../../../../dispay_tb.vhd" \

# Do not sort compile order
nosort
