Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Created a new design.
'BA_NAME' set to 'zjh_74HC161_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '0'
'SDC_IMPORT_MERGE' set to '0'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\D3120005043_zjh\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'C:/D3120005043_zjh/designer/impl1'
'BA_DIR' set to 'C:/D3120005043_zjh/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'zjh_74HC161.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\D3120005043_zjh\synthesis\zjh_74HC161.edn

The Import command succeeded ( 00:00:00 )
Design saved to file zjh_74HC161.adb.

The Execute Script command succeeded ( 00:00:02 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P060
Package     : 100 VQFP
Source      : C:\D3120005043_zjh\synthesis\zjh_74HC161.edn
Format      : EDIF
Topcell     : zjh_74HC161
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : No

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        1

    Total macros optimized  1

Warning: CMP503: Remapped 4 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:     20  Total:   1536   (1.30%)
    IO (W/ clocks)             Used:     14  Total:     71   (19.72%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      4   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 16           | 16
    SEQ     | 4            | 4

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 9             | 0            | 0
    Output I/O                            | 5             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 9     | 5      | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  14 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    4       SET/RESET_NET Net   : MR_c
                          Driver: MR_pad

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    4       CLK_NET       Net   : Clk_c
                          Driver: Clk_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    8       INT_NET       Net   : PE_c
                          Driver: PE_pad
    6       INT_NET       Net   : Q_c[0]
                          Driver: Q[0]/U1
    5       INT_NET       Net   : Q_c[1]
                          Driver: Q[1]/U1
    4       SET/RESET_NET Net   : MR_c
                          Driver: MR_pad
    4       INT_NET       Net   : Q_c[2]
                          Driver: Q[2]/U1
    4       INT_NET       Net   : Q_c[3]
                          Driver: Q[3]/U1
    4       INT_NET       Net   : Qe
                          Driver: Qlde
    2       INT_NET       Net   : Cet_c
                          Driver: Cet_pad
    2       INT_NET       Net   : TC_3
                          Driver: Cet_pad_RNIUPP31
    1       INT_NET       Net   : Cep_c
                          Driver: Cep_pad

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    8       INT_NET       Net   : PE_c
                          Driver: PE_pad
    6       INT_NET       Net   : Q_c[0]
                          Driver: Q[0]/U1
    5       INT_NET       Net   : Q_c[1]
                          Driver: Q[1]/U1
    4       SET/RESET_NET Net   : MR_c
                          Driver: MR_pad
    4       INT_NET       Net   : Q_c[2]
                          Driver: Q[2]/U1
    4       INT_NET       Net   : Q_c[3]
                          Driver: Q[3]/U1
    4       INT_NET       Net   : Qe
                          Driver: Qlde
    2       INT_NET       Net   : Cet_c
                          Driver: Cet_pad
    2       INT_NET       Net   : TC_3
                          Driver: Cet_pad_RNIUPP31
    1       INT_NET       Net   : Cep_c
                          Driver: Cep_pad

The Compile command succeeded ( 00:00:01 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Dec 20 10:51:07 2021

Placer Finished: Mon Dec 20 10:51:08 2021
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o


Timing-driven Router 
Design: zjh_74HC161                     Started: Mon Dec 20 10:51:09 2021

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: zjh_74HC161                     
Finished: Mon Dec 20 10:51:13 2021
Total CPU Time:     00:00:03            Total Elapsed Time: 00:00:04
Total Memory Usage: 107.9 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:08 )
Back-annotated to the file(s):
   C:\D3120005043_zjh\designer\impl1\zjh_74HC161_ba.sdf
   C:\D3120005043_zjh\designer\impl1\zjh_74HC161_ba.v

The Back-Annotate command succeeded ( 00:00:00 )

The Export-map command succeeded ( 00:00:07 )
Wrote to the file: C:\D3120005043_zjh\designer\impl1\zjh_74HC161.pdb
CHECKSUM: F4FC

The Generate programming file command succeeded ( 00:00:07 )
Design saved to file C:\D3120005043_zjh\designer\impl1\zjh_74HC161.adb.
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_74HC161_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_74HC161_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

