Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
<<<<<<< HEAD
| Date             : Tue Oct  7 03:13:43 2025
| Host             : DESKTOP-2GF0LO4 running 64-bit major release  (build 9200)
=======
| Date             : Tue Oct  7 01:06:19 2025
| Host             : Ekko running 64-bit major release  (build 9200)
>>>>>>> fd621fe8c9ff5d80ae2144b110a39005ee77b47a
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
<<<<<<< HEAD
| Total On-Chip Power (W)  | 0.108        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.036        |
=======
| Total On-Chip Power (W)  | 0.104        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.032        |
>>>>>>> fd621fe8c9ff5d80ae2144b110a39005ee77b47a
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
<<<<<<< HEAD
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.013 |     3724 |       --- |             --- |
|   LUT as Logic |     0.012 |     2084 |     20800 |           10.02 |
|   CARRY4       |     0.001 |      339 |      8150 |            4.16 |
|   Register     |    <0.001 |      800 |     41600 |            1.92 |
|   BUFG         |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |    <0.001 |        2 |     32600 |           <0.01 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |     0.012 |     2967 |       --- |             --- |
| DSPs           |     0.005 |        6 |        90 |            6.67 |
| I/O            |     0.002 |       32 |       106 |           30.19 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.108 |          |           |                 |
=======
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.012 |     3062 |       --- |             --- |
|   LUT as Logic |     0.011 |     1767 |     20800 |            8.50 |
|   CARRY4       |     0.001 |      293 |      8150 |            3.60 |
|   Register     |    <0.001 |      583 |     41600 |            1.40 |
|   BUFG         |    <0.001 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |    <0.001 |        3 |     32600 |           <0.01 |
|   Others       |     0.000 |       23 |       --- |             --- |
| Signals        |     0.011 |     2476 |       --- |             --- |
| DSPs           |     0.005 |        6 |        90 |            6.67 |
| I/O            |     0.002 |       31 |       106 |           29.25 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.104 |          |           |                 |
>>>>>>> fd621fe8c9ff5d80ae2144b110a39005ee77b47a
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
<<<<<<< HEAD
| Vccint    |       1.000 |     0.044 |       0.034 |      0.010 |
=======
| Vccint    |       1.000 |     0.041 |       0.031 |      0.010 |
>>>>>>> fd621fe8c9ff5d80ae2144b110a39005ee77b47a
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
<<<<<<< HEAD
| Top_Student                |     0.036 |
|   ss                       |    <0.001 |
|   taskP                    |     0.012 |
|     oled_inst              |     0.003 |
|   taskQ                    |     0.003 |
|     bC                     |    <0.001 |
|     bL                     |    <0.001 |
|     bR                     |    <0.001 |
|     oled                   |     0.002 |
|     scr                    |    <0.001 |
=======
| Top_Student                |     0.032 |
|   ss                       |    <0.001 |
|   taskP                    |     0.012 |
|     oled_inst              |     0.003 |
>>>>>>> fd621fe8c9ff5d80ae2144b110a39005ee77b47a
|   taskR                    |     0.005 |
|     disp                   |     0.003 |
|   taskS                    |     0.013 |
|     clk6p25m_inst          |    <0.001 |
|     oled_display_inst      |     0.002 |
|     task_s_inst            |     0.011 |
|       check_collision_inst |     0.007 |
|       circle_test          |     0.003 |
+----------------------------+-----------+


