.DS_Store
.idea
*spice
*raw
.vscode
*.vcd
runs
tt_submission
verilog/test/sim_build
verilog/test/__pycache__/
verilog/test/results.xml
verilog/test/gate_level_netlist.v
