-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sort is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_value_V_ce0 : OUT STD_LOGIC;
    in_value_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    in_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_frequency_V_ce0 : OUT STD_LOGIC;
    in_frequency_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    extLd9_loc_channel : IN STD_LOGIC_VECTOR (8 downto 0);
    out_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_value_V_ce0 : OUT STD_LOGIC;
    out_value_V_we0 : OUT STD_LOGIC;
    out_value_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    out_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_frequency_V_ce0 : OUT STD_LOGIC;
    out_frequency_V_we0 : OUT STD_LOGIC;
    out_frequency_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sort is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal j_0_i_i_reg_295 : STD_LOGIC_VECTOR (8 downto 0);
    signal j5_0_i_i_reg_1757 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_3_reg_1768 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_3_reg_1779 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_3_reg_1790 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_3_reg_1801 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_3_reg_1812 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_3_reg_1823 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_3_reg_1834 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_3_reg_1845 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_3_reg_1856 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_3_reg_1867 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_3_reg_1878 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_3_reg_1889 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_3_reg_1900 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_3_reg_1911 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_3_reg_1922 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_4_reg_1933 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_reg_1944 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_091_0_i_i_reg_1956 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_histogram_15_4_reg_1968 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_4_reg_2023 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_4_reg_2078 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_4_reg_2133 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_4_reg_2188 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_4_reg_2243 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_4_reg_2298 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_4_reg_2353 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_4_reg_2408 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_4_reg_2463 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_4_reg_2518 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_4_reg_2573 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_4_reg_2628 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_4_reg_2683 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_4_reg_2738 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_5_reg_2793 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_2_reg_3728 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_1_reg_3739 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_1_reg_3750 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_1_reg_3761 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_1_reg_3772 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_1_reg_3783 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_1_reg_3794 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_1_reg_3805 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_1_reg_3816 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_1_reg_3827 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_1_reg_3838 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_1_reg_3849 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_1_reg_3860 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_1_reg_3871 : STD_LOGIC_VECTOR (8 downto 0);
    signal i6_0_i_i_reg_3882 : STD_LOGIC_VECTOR (4 downto 0);
    signal re_sort_location_las_reg_3893 : STD_LOGIC_VECTOR (8 downto 0);
    signal j7_0_i_i_reg_4720 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_15_V_2_reg_4731 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_4_reg_4742 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_3_reg_4753 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_3_reg_4764 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_3_reg_4775 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_3_reg_4786 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_3_reg_4797 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_3_reg_4808 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_3_reg_4819 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_3_reg_4830 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_3_reg_4841 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_3_reg_4852 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_3_reg_4863 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_3_reg_4874 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_3_reg_4885 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_s_reg_4896 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_reg_4907 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_0149_0_i_i_reg_4918 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_location_15_V_3_reg_4930 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_5_reg_4985 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_4_reg_5040 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_4_reg_5095 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_4_reg_5150 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_4_reg_5205 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_4_reg_5260 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_4_reg_5315 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_4_reg_5370 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_4_reg_5425 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_4_reg_5480 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_4_reg_5535 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_4_reg_5590 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_4_reg_5645 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_4_reg_5700 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_1_reg_5755 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln23_fu_6635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_6924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln23_reg_6924_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_6640_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln25_fu_6646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_reg_6933 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_reg_6933_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal in_value_V_load_reg_6949 : STD_LOGIC_VECTOR (8 downto 0);
    signal in_frequency_V_load_reg_6954 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_6652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln29_fu_6660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln29_reg_6963 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_6670_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln40_fu_6680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_6979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state9_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln40_reg_6979_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_6979_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_6979_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_6979_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_6685_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal zext_ln43_fu_6691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6988 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6988_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6988_pp2_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6988_pp2_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal sorting_frequency_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_frequency_V_2_reg_7005 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal sorting_value_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sorting_value_V_load_reg_7011 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_V_fu_6701_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_reg_7016 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal digit_V_reg_7016_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_fu_6705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_7024 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_6710_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_reg_7029 : STD_LOGIC_VECTOR (8 downto 0);
    signal compute_histogram_hi_fu_6753_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal icmp_ln58_fu_6759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_7039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state16_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal trunc_ln60_fu_6765_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln60_reg_7043 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_ln215_1_i_fu_6769_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_ln215_1_i_reg_7047 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_3_fu_6807_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_ln67_fu_6833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_7057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state19_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state22_pp4_stage0_iter3 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln67_reg_7057_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_7057_pp4_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_6838_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal zext_ln69_fu_6844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_reg_7066 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_digit_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_1_reg_7077 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal digit_V_1_reg_7077_pp4_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_2_fu_6849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_7094 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_6854_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_i_reg_7099 : STD_LOGIC_VECTOR (8 downto 0);
    signal previous_sorting_val_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal previous_sorting_val_3_reg_7104 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal previous_sorting_fre_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal previous_sorting_fre_3_reg_7110 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sort_location_las_1_fu_6905_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp4_iter3 : STD_LOGIC := '0';
    signal shift_fu_6911_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_condition_pp2_exit_iter4_state13 : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter2_state21 : STD_LOGIC;
    signal previous_sorting_val_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_val_ce0 : STD_LOGIC;
    signal previous_sorting_val_we0 : STD_LOGIC;
    signal previous_sorting_fre_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_fre_ce0 : STD_LOGIC;
    signal previous_sorting_fre_we0 : STD_LOGIC;
    signal sorting_value_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_value_V_ce0 : STD_LOGIC;
    signal sorting_value_V_we0 : STD_LOGIC;
    signal sorting_value_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sorting_frequency_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_frequency_V_ce0 : STD_LOGIC;
    signal sorting_frequency_V_we0 : STD_LOGIC;
    signal sorting_frequency_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_digit_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal current_digit_V_ce0 : STD_LOGIC;
    signal current_digit_V_we0 : STD_LOGIC;
    signal ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_15_V_reg_306 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_reg_318 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_reg_330 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_reg_342 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_reg_354 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_reg_366 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_s_reg_378 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_s_reg_390 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_s_reg_402 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_s_reg_414 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_s_reg_426 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_s_reg_438 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_s_reg_450 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_s_reg_462 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_s_reg_474 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_5_reg_2848 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_s_reg_486 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_5_reg_2903 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_s_reg_498 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_5_reg_2958 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_s_reg_510 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_5_reg_3013 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_s_reg_522 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_5_reg_3068 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_s_reg_534 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_5_reg_3123 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_s_reg_546 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_5_reg_3178 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_reg_558 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_5_reg_3233 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_reg_570 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_5_reg_3288 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_reg_582 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_5_reg_3343 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_reg_594 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_5_reg_3398 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_reg_606 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_5_reg_3453 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_reg_618 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_5_reg_3508 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_reg_630 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_5_reg_3563 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_reg_642 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_5_reg_3618 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_reg_654 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_6_reg_3673 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_1_reg_666 : STD_LOGIC_VECTOR (8 downto 0);
    signal op2_assign_i_reg_678 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal digit_histogram_15_1_reg_690 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln31_fu_6664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal digit_histogram_14_1_reg_701 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_1_reg_712 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_1_reg_723 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_1_reg_734 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_1_reg_745 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_1_reg_756 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_1_reg_767 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_1_reg_778 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_1_reg_789 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_1_reg_800 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_1_reg_811 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_1_reg_822 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_1_reg_833 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_1_reg_844 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_2_reg_855 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_0_i_i_reg_866 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln321_fu_6676_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1968 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2023 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2078 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2133 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2188 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2243 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2298 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2353 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2408 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2463 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2518 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2573 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2628 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2683 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2738 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2793 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_14_V_2_phi_fu_3731_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_digit_location_13_V_1_phi_fu_3742_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_1_phi_fu_3753_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_1_phi_fu_3764_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_1_phi_fu_3775_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_1_phi_fu_3786_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_1_phi_fu_3797_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_1_phi_fu_3808_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_1_phi_fu_3819_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_1_phi_fu_3830_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_1_phi_fu_3841_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_1_phi_fu_3852_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_1_phi_fu_3863_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_1_phi_fu_3874_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter0_phi_ln215_reg_3904 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_fu_6813_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3955 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4006 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4057 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4108 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4159 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4210 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4261 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4312 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4363 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4414 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4465 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4516 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4567 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4618 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4669 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_0_V_phi_fu_4910_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4930 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4985 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5040 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5095 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5150 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5205 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5260 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5315 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5370 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5425 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5480 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5535 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5590 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5645 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5700 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5755 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln544_fu_6897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_6697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal histogram_curr_V_fu_6747_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_ln215_1_i_fu_6769_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal location_curr_V_fu_6891_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1623 : BOOLEAN;
    signal ap_condition_428 : BOOLEAN;

    component huffman_encoding_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component huffman_encoding_hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        din5 : IN STD_LOGIC_VECTOR (8 downto 0);
        din6 : IN STD_LOGIC_VECTOR (8 downto 0);
        din7 : IN STD_LOGIC_VECTOR (8 downto 0);
        din8 : IN STD_LOGIC_VECTOR (8 downto 0);
        din9 : IN STD_LOGIC_VECTOR (8 downto 0);
        din10 : IN STD_LOGIC_VECTOR (8 downto 0);
        din11 : IN STD_LOGIC_VECTOR (8 downto 0);
        din12 : IN STD_LOGIC_VECTOR (8 downto 0);
        din13 : IN STD_LOGIC_VECTOR (8 downto 0);
        din14 : IN STD_LOGIC_VECTOR (8 downto 0);
        din15 : IN STD_LOGIC_VECTOR (8 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component sort_previous_sorbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component sort_previous_sorcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_current_digifYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    previous_sorting_val_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_val_address0,
        ce0 => previous_sorting_val_ce0,
        we0 => previous_sorting_val_we0,
        d0 => sorting_value_V_load_reg_7011,
        q0 => previous_sorting_val_q0);

    previous_sorting_fre_U : component sort_previous_sorcud
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_fre_address0,
        ce0 => previous_sorting_fre_ce0,
        we0 => previous_sorting_fre_we0,
        d0 => sorting_frequency_V_2_reg_7005,
        q0 => previous_sorting_fre_q0);

    sorting_value_V_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_value_V_address0,
        ce0 => sorting_value_V_ce0,
        we0 => sorting_value_V_we0,
        d0 => sorting_value_V_d0,
        q0 => sorting_value_V_q0);

    sorting_frequency_V_U : component sort_previous_sorcud
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_frequency_V_address0,
        ce0 => sorting_frequency_V_ce0,
        we0 => sorting_frequency_V_we0,
        d0 => sorting_frequency_V_d0,
        q0 => sorting_frequency_V_q0);

    current_digit_V_U : component sort_current_digifYi
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_digit_V_address0,
        ce0 => current_digit_V_ce0,
        we0 => current_digit_V_we0,
        d0 => digit_V_reg_7016,
        q0 => current_digit_V_q0);

    huffman_encoding_g8j_U8 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        OP => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sorting_frequency_V_2_reg_7005,
        din1 => zext_ln29_reg_6963,
        ce => ap_const_logic_1,
        dout => grp_fu_6697_p2);

    huffman_encoding_hbi_U9 : component huffman_encoding_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4,
        din1 => ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4,
        din2 => ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4,
        din3 => ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4,
        din4 => ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4,
        din5 => ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4,
        din6 => ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4,
        din7 => ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4,
        din8 => ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4,
        din9 => ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4,
        din10 => ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4,
        din11 => ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4,
        din12 => ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4,
        din13 => ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4,
        din14 => ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4,
        din15 => ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4,
        din16 => digit_V_reg_7016,
        dout => tmp_i_fu_6710_p18);

    huffman_encoding_hbi_U10 : component huffman_encoding_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => digit_histogram_14_5_reg_2903,
        din1 => digit_histogram_0_V_6_reg_3673,
        din2 => digit_histogram_1_V_5_reg_3618,
        din3 => digit_histogram_2_V_5_reg_3563,
        din4 => digit_histogram_3_V_5_reg_3508,
        din5 => digit_histogram_4_V_5_reg_3453,
        din6 => digit_histogram_5_V_5_reg_3398,
        din7 => digit_histogram_6_V_5_reg_3343,
        din8 => digit_histogram_7_V_5_reg_3288,
        din9 => digit_histogram_8_V_5_reg_3233,
        din10 => digit_histogram_9_V_5_reg_3178,
        din11 => digit_histogram_10_5_reg_3123,
        din12 => digit_histogram_11_5_reg_3068,
        din13 => digit_histogram_12_5_reg_3013,
        din14 => digit_histogram_13_5_reg_2958,
        din15 => digit_histogram_14_5_reg_2903,
        din16 => phi_ln215_1_i_fu_6769_p17,
        dout => phi_ln215_1_i_fu_6769_p18);

    huffman_encoding_hbi_U11 : component huffman_encoding_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4,
        din1 => ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4,
        din2 => ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4,
        din3 => ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4,
        din4 => ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4,
        din5 => ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4,
        din6 => ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4,
        din7 => ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4,
        din8 => ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4,
        din9 => ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4,
        din10 => ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4,
        din11 => ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4,
        din12 => ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4,
        din13 => ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4,
        din14 => ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4,
        din15 => ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4,
        din16 => digit_V_1_reg_7077,
        dout => tmp_1_i_fu_6854_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_fu_6652_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln40_fu_6680_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter4_state13)))) then 
                    ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter4_state13))) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter3;
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln67_fu_6833_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter2_state21)))) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter2_state21))) then 
                    ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter1;
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp4_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_428)) then
                if (((trunc_ln60_fu_6765_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_const_lv9_0;
                elsif ((ap_const_boolean_1 = ap_condition_1623)) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_14_V_2_phi_fu_3731_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_13_V_1_phi_fu_3742_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_12_V_1_phi_fu_3753_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_11_V_1_phi_fu_3764_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_10_V_1_phi_fu_3775_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_9_V_1_phi_fu_3786_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_8_V_1_phi_fu_3797_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_7_V_1_phi_fu_3808_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_6_V_1_phi_fu_3819_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_5_V_1_phi_fu_3830_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_4_V_1_phi_fu_3841_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_3_V_1_phi_fu_3852_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_2_V_1_phi_fu_3863_p4;
                elsif (((trunc_ln60_fu_6765_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_mux_digit_location_1_V_1_phi_fu_3874_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter1_phi_ln215_reg_3904 <= ap_phi_reg_pp3_iter0_phi_ln215_reg_3904;
                end if;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_2_reg_855_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_0_V_2_reg_855 <= ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_0_V_2_reg_855 <= digit_histogram_0_V_1_reg_666;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_4_reg_1933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_0_V_4_reg_1933 <= digit_histogram_0_V_2_reg_855;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_0_V_4_reg_1933 <= digit_histogram_0_V_5_reg_2793;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_5_reg_2793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_0_V_5_reg_2793 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_0_V_5_reg_2793 <= ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_0_V_5_reg_2793 <= ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2793;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_6_reg_3673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_0_V_6_reg_3673 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_0_V_6_reg_3673 <= digit_histogram_0_V_4_reg_1933;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_reg_1944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_0_V_reg_1944 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_0_V_reg_1944 <= compute_histogram_hi_fu_6753_p2;
            end if; 
        end if;
    end process;

    digit_histogram_10_1_reg_745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_10_1_reg_745 <= ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_10_1_reg_745 <= digit_histogram_10_s_reg_546;
            end if; 
        end if;
    end process;

    digit_histogram_10_3_reg_1823_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_10_3_reg_1823 <= digit_histogram_10_1_reg_745;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_10_3_reg_1823 <= digit_histogram_10_4_reg_2243;
            end if; 
        end if;
    end process;

    digit_histogram_10_4_reg_2243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_10_4_reg_2243 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_10_4_reg_2243 <= ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_10_4_reg_2243 <= ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2243;
            end if; 
        end if;
    end process;

    digit_histogram_10_5_reg_3123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_10_5_reg_3123 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_10_5_reg_3123 <= digit_histogram_10_3_reg_1823;
            end if; 
        end if;
    end process;

    digit_histogram_11_1_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_11_1_reg_734 <= ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_11_1_reg_734 <= digit_histogram_11_s_reg_534;
            end if; 
        end if;
    end process;

    digit_histogram_11_3_reg_1812_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_11_3_reg_1812 <= digit_histogram_11_1_reg_734;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_11_3_reg_1812 <= digit_histogram_11_4_reg_2188;
            end if; 
        end if;
    end process;

    digit_histogram_11_4_reg_2188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_11_4_reg_2188 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_11_4_reg_2188 <= ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_11_4_reg_2188 <= ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2188;
            end if; 
        end if;
    end process;

    digit_histogram_11_5_reg_3068_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_11_5_reg_3068 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_11_5_reg_3068 <= digit_histogram_11_3_reg_1812;
            end if; 
        end if;
    end process;

    digit_histogram_12_1_reg_723_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_12_1_reg_723 <= ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_12_1_reg_723 <= digit_histogram_12_s_reg_522;
            end if; 
        end if;
    end process;

    digit_histogram_12_3_reg_1801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_12_3_reg_1801 <= digit_histogram_12_1_reg_723;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_12_3_reg_1801 <= digit_histogram_12_4_reg_2133;
            end if; 
        end if;
    end process;

    digit_histogram_12_4_reg_2133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_12_4_reg_2133 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_12_4_reg_2133 <= ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_12_4_reg_2133 <= ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2133;
            end if; 
        end if;
    end process;

    digit_histogram_12_5_reg_3013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_12_5_reg_3013 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_12_5_reg_3013 <= digit_histogram_12_3_reg_1801;
            end if; 
        end if;
    end process;

    digit_histogram_13_1_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_13_1_reg_712 <= ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_13_1_reg_712 <= digit_histogram_13_s_reg_510;
            end if; 
        end if;
    end process;

    digit_histogram_13_3_reg_1790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_13_3_reg_1790 <= digit_histogram_13_1_reg_712;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_13_3_reg_1790 <= digit_histogram_13_4_reg_2078;
            end if; 
        end if;
    end process;

    digit_histogram_13_4_reg_2078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_13_4_reg_2078 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_13_4_reg_2078 <= ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_13_4_reg_2078 <= ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2078;
            end if; 
        end if;
    end process;

    digit_histogram_13_5_reg_2958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_13_5_reg_2958 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_13_5_reg_2958 <= digit_histogram_13_3_reg_1790;
            end if; 
        end if;
    end process;

    digit_histogram_14_1_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_14_1_reg_701 <= ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_14_1_reg_701 <= digit_histogram_14_s_reg_498;
            end if; 
        end if;
    end process;

    digit_histogram_14_3_reg_1779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_14_3_reg_1779 <= digit_histogram_14_1_reg_701;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_14_3_reg_1779 <= digit_histogram_14_4_reg_2023;
            end if; 
        end if;
    end process;

    digit_histogram_14_4_reg_2023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_14_4_reg_2023 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_14_4_reg_2023 <= ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_14_4_reg_2023 <= ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2023;
            end if; 
        end if;
    end process;

    digit_histogram_14_5_reg_2903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_14_5_reg_2903 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_14_5_reg_2903 <= digit_histogram_14_3_reg_1779;
            end if; 
        end if;
    end process;

    digit_histogram_15_1_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_15_1_reg_690 <= ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_15_1_reg_690 <= digit_histogram_15_s_reg_486;
            end if; 
        end if;
    end process;

    digit_histogram_15_3_reg_1768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_15_3_reg_1768 <= digit_histogram_15_1_reg_690;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_15_3_reg_1768 <= digit_histogram_15_4_reg_1968;
            end if; 
        end if;
    end process;

    digit_histogram_15_4_reg_1968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_15_4_reg_1968 <= ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4;
            elsif (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_15_4_reg_1968 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_15_4_reg_1968 <= ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1968;
            end if; 
        end if;
    end process;

    digit_histogram_15_5_reg_2848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_15_5_reg_2848 <= digit_histogram_15_3_reg_1768;
            elsif (((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_15_5_reg_2848 <= digit_histogram_0_V_reg_1944;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_1_reg_844_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_1_V_1_reg_844 <= ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_1_V_1_reg_844 <= digit_histogram_1_V_reg_654;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_3_reg_1922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_1_V_3_reg_1922 <= digit_histogram_1_V_1_reg_844;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_1_V_3_reg_1922 <= digit_histogram_1_V_4_reg_2738;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_4_reg_2738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_1_V_4_reg_2738 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_1_V_4_reg_2738 <= ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_1_V_4_reg_2738 <= ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2738;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_5_reg_3618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_1_V_5_reg_3618 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_1_V_5_reg_3618 <= digit_histogram_1_V_3_reg_1922;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_1_reg_833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_2_V_1_reg_833 <= ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_2_V_1_reg_833 <= digit_histogram_2_V_reg_642;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_3_reg_1911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_2_V_3_reg_1911 <= digit_histogram_2_V_1_reg_833;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_2_V_3_reg_1911 <= digit_histogram_2_V_4_reg_2683;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_4_reg_2683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_2_V_4_reg_2683 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_2_V_4_reg_2683 <= ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_2_V_4_reg_2683 <= ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2683;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_5_reg_3563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_2_V_5_reg_3563 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_2_V_5_reg_3563 <= digit_histogram_2_V_3_reg_1911;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_1_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_3_V_1_reg_822 <= ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_3_V_1_reg_822 <= digit_histogram_3_V_reg_630;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_3_reg_1900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_3_V_3_reg_1900 <= digit_histogram_3_V_1_reg_822;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_3_V_3_reg_1900 <= digit_histogram_3_V_4_reg_2628;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_4_reg_2628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_3_V_4_reg_2628 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_3_V_4_reg_2628 <= ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_3_V_4_reg_2628 <= ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2628;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_5_reg_3508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_3_V_5_reg_3508 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_3_V_5_reg_3508 <= digit_histogram_3_V_3_reg_1900;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_1_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_4_V_1_reg_811 <= ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_4_V_1_reg_811 <= digit_histogram_4_V_reg_618;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_3_reg_1889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_4_V_3_reg_1889 <= digit_histogram_4_V_1_reg_811;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_4_V_3_reg_1889 <= digit_histogram_4_V_4_reg_2573;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_4_reg_2573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_4_V_4_reg_2573 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_4_V_4_reg_2573 <= ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_4_V_4_reg_2573 <= ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2573;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_5_reg_3453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_4_V_5_reg_3453 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_4_V_5_reg_3453 <= digit_histogram_4_V_3_reg_1889;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_1_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_5_V_1_reg_800 <= ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_5_V_1_reg_800 <= digit_histogram_5_V_reg_606;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_3_reg_1878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_5_V_3_reg_1878 <= digit_histogram_5_V_1_reg_800;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_5_V_3_reg_1878 <= digit_histogram_5_V_4_reg_2518;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_4_reg_2518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_5_V_4_reg_2518 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_5_V_4_reg_2518 <= ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_5_V_4_reg_2518 <= ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2518;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_5_reg_3398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_5_V_5_reg_3398 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_5_V_5_reg_3398 <= digit_histogram_5_V_3_reg_1878;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_1_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_6_V_1_reg_789 <= ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_6_V_1_reg_789 <= digit_histogram_6_V_reg_594;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_3_reg_1867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_6_V_3_reg_1867 <= digit_histogram_6_V_1_reg_789;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_6_V_3_reg_1867 <= digit_histogram_6_V_4_reg_2463;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_4_reg_2463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_6_V_4_reg_2463 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_6_V_4_reg_2463 <= ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_6_V_4_reg_2463 <= ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2463;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_5_reg_3343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_6_V_5_reg_3343 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_6_V_5_reg_3343 <= digit_histogram_6_V_3_reg_1867;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_1_reg_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_7_V_1_reg_778 <= ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_7_V_1_reg_778 <= digit_histogram_7_V_reg_582;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_3_reg_1856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_7_V_3_reg_1856 <= digit_histogram_7_V_1_reg_778;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_7_V_3_reg_1856 <= digit_histogram_7_V_4_reg_2408;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_4_reg_2408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_7_V_4_reg_2408 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_7_V_4_reg_2408 <= ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_7_V_4_reg_2408 <= ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2408;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_5_reg_3288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_7_V_5_reg_3288 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_7_V_5_reg_3288 <= digit_histogram_7_V_3_reg_1856;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_1_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_8_V_1_reg_767 <= ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_8_V_1_reg_767 <= digit_histogram_8_V_reg_570;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_3_reg_1845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_8_V_3_reg_1845 <= digit_histogram_8_V_1_reg_767;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_8_V_3_reg_1845 <= digit_histogram_8_V_4_reg_2353;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_4_reg_2353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_8_V_4_reg_2353 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_8_V_4_reg_2353 <= ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_8_V_4_reg_2353 <= ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2353;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_5_reg_3233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_8_V_5_reg_3233 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_8_V_5_reg_3233 <= digit_histogram_8_V_3_reg_1845;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_1_reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                digit_histogram_9_V_1_reg_756 <= ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_9_V_1_reg_756 <= digit_histogram_9_V_reg_558;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_3_reg_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                digit_histogram_9_V_3_reg_1834 <= digit_histogram_9_V_1_reg_756;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                digit_histogram_9_V_3_reg_1834 <= digit_histogram_9_V_4_reg_2298;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_4_reg_2298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_9_V_4_reg_2298 <= ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4;
            elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
                digit_histogram_9_V_4_reg_2298 <= ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
                digit_histogram_9_V_4_reg_2298 <= ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2298;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_5_reg_3178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1956 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                digit_histogram_9_V_5_reg_3178 <= digit_histogram_0_V_reg_1944;
            elsif ((((p_091_0_i_i_reg_1956 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((p_091_0_i_i_reg_1956 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                digit_histogram_9_V_5_reg_3178 <= digit_histogram_9_V_3_reg_1834;
            end if; 
        end if;
    end process;

    digit_location_0_V_1_reg_5755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_0_V_1_reg_5755 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_0_V_1_reg_5755 <= ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_0_V_1_reg_5755 <= ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5755;
            end if; 
        end if;
    end process;

    digit_location_0_V_reg_4907_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_0_V_reg_4907 <= re_sort_location_las_reg_3893;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_0_V_reg_4907 <= re_sort_location_las_1_fu_6905_p2;
            end if; 
        end if;
    end process;

    digit_location_0_V_s_reg_4896_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_0_V_s_reg_4896 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_0_V_s_reg_4896 <= digit_location_0_V_1_reg_5755;
            end if; 
        end if;
    end process;

    digit_location_10_V_1_reg_3772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_10_V_1_reg_3772 <= ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_10_V_1_reg_3772 <= digit_location_10_V_reg_366;
            end if; 
        end if;
    end process;

    digit_location_10_V_3_reg_4786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_10_V_3_reg_4786 <= digit_location_10_V_1_reg_3772;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_10_V_3_reg_4786 <= digit_location_10_V_4_reg_5205;
            end if; 
        end if;
    end process;

    digit_location_10_V_4_reg_5205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_10_V_4_reg_5205 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_10_V_4_reg_5205 <= ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_10_V_4_reg_5205 <= ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5205;
            end if; 
        end if;
    end process;

    digit_location_11_V_1_reg_3761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_11_V_1_reg_3761 <= ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_11_V_1_reg_3761 <= digit_location_11_V_reg_354;
            end if; 
        end if;
    end process;

    digit_location_11_V_3_reg_4775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_11_V_3_reg_4775 <= digit_location_11_V_1_reg_3761;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_11_V_3_reg_4775 <= digit_location_11_V_4_reg_5150;
            end if; 
        end if;
    end process;

    digit_location_11_V_4_reg_5150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_11_V_4_reg_5150 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_11_V_4_reg_5150 <= ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_11_V_4_reg_5150 <= ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5150;
            end if; 
        end if;
    end process;

    digit_location_12_V_1_reg_3750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_12_V_1_reg_3750 <= ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_12_V_1_reg_3750 <= digit_location_12_V_reg_342;
            end if; 
        end if;
    end process;

    digit_location_12_V_3_reg_4764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_12_V_3_reg_4764 <= digit_location_12_V_1_reg_3750;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_12_V_3_reg_4764 <= digit_location_12_V_4_reg_5095;
            end if; 
        end if;
    end process;

    digit_location_12_V_4_reg_5095_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_12_V_4_reg_5095 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_12_V_4_reg_5095 <= ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_12_V_4_reg_5095 <= ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5095;
            end if; 
        end if;
    end process;

    digit_location_13_V_1_reg_3739_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_13_V_1_reg_3739 <= ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_13_V_1_reg_3739 <= digit_location_13_V_reg_330;
            end if; 
        end if;
    end process;

    digit_location_13_V_3_reg_4753_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_13_V_3_reg_4753 <= digit_location_13_V_1_reg_3739;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_13_V_3_reg_4753 <= digit_location_13_V_4_reg_5040;
            end if; 
        end if;
    end process;

    digit_location_13_V_4_reg_5040_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_13_V_4_reg_5040 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_13_V_4_reg_5040 <= ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_13_V_4_reg_5040 <= ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5040;
            end if; 
        end if;
    end process;

    digit_location_14_V_2_reg_3728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_14_V_2_reg_3728 <= ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_14_V_2_reg_3728 <= digit_location_14_V_reg_318;
            end if; 
        end if;
    end process;

    digit_location_14_V_4_reg_4742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_14_V_4_reg_4742 <= digit_location_14_V_2_reg_3728;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_14_V_4_reg_4742 <= digit_location_14_V_5_reg_4985;
            end if; 
        end if;
    end process;

    digit_location_14_V_5_reg_4985_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_14_V_5_reg_4985 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_14_V_5_reg_4985 <= ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_14_V_5_reg_4985 <= ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4985;
            end if; 
        end if;
    end process;

    digit_location_15_V_2_reg_4731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_15_V_2_reg_4731 <= re_sort_location_las_reg_3893;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_15_V_2_reg_4731 <= digit_location_15_V_3_reg_4930;
            end if; 
        end if;
    end process;

    digit_location_15_V_3_reg_4930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_15_V_3_reg_4930 <= ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4;
            elsif (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_15_V_3_reg_4930 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_15_V_3_reg_4930 <= ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4930;
            end if; 
        end if;
    end process;

    digit_location_1_V_1_reg_3871_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_1_V_1_reg_3871 <= ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_1_V_1_reg_3871 <= digit_location_1_V_s_reg_474;
            end if; 
        end if;
    end process;

    digit_location_1_V_3_reg_4885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_1_V_3_reg_4885 <= digit_location_1_V_1_reg_3871;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_1_V_3_reg_4885 <= digit_location_1_V_4_reg_5700;
            end if; 
        end if;
    end process;

    digit_location_1_V_4_reg_5700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_1_V_4_reg_5700 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_1_V_4_reg_5700 <= ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_1_V_4_reg_5700 <= ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5700;
            end if; 
        end if;
    end process;

    digit_location_2_V_1_reg_3860_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_2_V_1_reg_3860 <= ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_2_V_1_reg_3860 <= digit_location_2_V_s_reg_462;
            end if; 
        end if;
    end process;

    digit_location_2_V_3_reg_4874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_2_V_3_reg_4874 <= digit_location_2_V_1_reg_3860;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_2_V_3_reg_4874 <= digit_location_2_V_4_reg_5645;
            end if; 
        end if;
    end process;

    digit_location_2_V_4_reg_5645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_2_V_4_reg_5645 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_2_V_4_reg_5645 <= ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_2_V_4_reg_5645 <= ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5645;
            end if; 
        end if;
    end process;

    digit_location_3_V_1_reg_3849_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_3_V_1_reg_3849 <= ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_3_V_1_reg_3849 <= digit_location_3_V_s_reg_450;
            end if; 
        end if;
    end process;

    digit_location_3_V_3_reg_4863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_3_V_3_reg_4863 <= digit_location_3_V_1_reg_3849;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_3_V_3_reg_4863 <= digit_location_3_V_4_reg_5590;
            end if; 
        end if;
    end process;

    digit_location_3_V_4_reg_5590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_3_V_4_reg_5590 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_3_V_4_reg_5590 <= ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_3_V_4_reg_5590 <= ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5590;
            end if; 
        end if;
    end process;

    digit_location_4_V_1_reg_3838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_4_V_1_reg_3838 <= ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_4_V_1_reg_3838 <= digit_location_4_V_s_reg_438;
            end if; 
        end if;
    end process;

    digit_location_4_V_3_reg_4852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_4_V_3_reg_4852 <= digit_location_4_V_1_reg_3838;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_4_V_3_reg_4852 <= digit_location_4_V_4_reg_5535;
            end if; 
        end if;
    end process;

    digit_location_4_V_4_reg_5535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_4_V_4_reg_5535 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_4_V_4_reg_5535 <= ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_4_V_4_reg_5535 <= ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5535;
            end if; 
        end if;
    end process;

    digit_location_5_V_1_reg_3827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_5_V_1_reg_3827 <= ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_5_V_1_reg_3827 <= digit_location_5_V_s_reg_426;
            end if; 
        end if;
    end process;

    digit_location_5_V_3_reg_4841_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_5_V_3_reg_4841 <= digit_location_5_V_1_reg_3827;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_5_V_3_reg_4841 <= digit_location_5_V_4_reg_5480;
            end if; 
        end if;
    end process;

    digit_location_5_V_4_reg_5480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_5_V_4_reg_5480 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_5_V_4_reg_5480 <= ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_5_V_4_reg_5480 <= ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5480;
            end if; 
        end if;
    end process;

    digit_location_6_V_1_reg_3816_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_6_V_1_reg_3816 <= ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_6_V_1_reg_3816 <= digit_location_6_V_s_reg_414;
            end if; 
        end if;
    end process;

    digit_location_6_V_3_reg_4830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_6_V_3_reg_4830 <= digit_location_6_V_1_reg_3816;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_6_V_3_reg_4830 <= digit_location_6_V_4_reg_5425;
            end if; 
        end if;
    end process;

    digit_location_6_V_4_reg_5425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_6_V_4_reg_5425 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_6_V_4_reg_5425 <= ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_6_V_4_reg_5425 <= ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5425;
            end if; 
        end if;
    end process;

    digit_location_7_V_1_reg_3805_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_7_V_1_reg_3805 <= ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_7_V_1_reg_3805 <= digit_location_7_V_s_reg_402;
            end if; 
        end if;
    end process;

    digit_location_7_V_3_reg_4819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_7_V_3_reg_4819 <= digit_location_7_V_1_reg_3805;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_7_V_3_reg_4819 <= digit_location_7_V_4_reg_5370;
            end if; 
        end if;
    end process;

    digit_location_7_V_4_reg_5370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_7_V_4_reg_5370 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_7_V_4_reg_5370 <= ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_7_V_4_reg_5370 <= ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5370;
            end if; 
        end if;
    end process;

    digit_location_8_V_1_reg_3794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_8_V_1_reg_3794 <= ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_8_V_1_reg_3794 <= digit_location_8_V_s_reg_390;
            end if; 
        end if;
    end process;

    digit_location_8_V_3_reg_4808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_8_V_3_reg_4808 <= digit_location_8_V_1_reg_3794;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_8_V_3_reg_4808 <= digit_location_8_V_4_reg_5315;
            end if; 
        end if;
    end process;

    digit_location_8_V_4_reg_5315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_8_V_4_reg_5315 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_8_V_4_reg_5315 <= ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_8_V_4_reg_5315 <= ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5315;
            end if; 
        end if;
    end process;

    digit_location_9_V_1_reg_3783_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                digit_location_9_V_1_reg_3783 <= ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                digit_location_9_V_1_reg_3783 <= digit_location_9_V_s_reg_378;
            end if; 
        end if;
    end process;

    digit_location_9_V_3_reg_4797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                digit_location_9_V_3_reg_4797 <= digit_location_9_V_1_reg_3783;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                digit_location_9_V_3_reg_4797 <= digit_location_9_V_4_reg_5260;
            end if; 
        end if;
    end process;

    digit_location_9_V_4_reg_5260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_9_V_4_reg_5260 <= ap_phi_mux_digit_location_0_V_phi_fu_4910_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then 
                digit_location_9_V_4_reg_5260 <= ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_9_V_4_reg_5260 <= ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5260;
            end if; 
        end if;
    end process;

    i6_0_i_i_reg_3882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i6_0_i_i_reg_3882 <= i_3_fu_6807_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i6_0_i_i_reg_3882 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;

    i_0_i_i_reg_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_0_i_i_reg_866 <= i_fu_6670_p2;
            elsif (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_i_i_reg_866 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j5_0_i_i_reg_1757_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j5_0_i_i_reg_1757 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_fu_6680_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j5_0_i_i_reg_1757 <= j_1_fu_6685_p2;
            end if; 
        end if;
    end process;

    j7_0_i_i_reg_4720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                j7_0_i_i_reg_4720 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_fu_6833_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                j7_0_i_i_reg_4720 <= j_2_fu_6838_p2;
            end if; 
        end if;
    end process;

    j_0_i_i_reg_295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_i_i_reg_295 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_6635_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_i_i_reg_295 <= j_fu_6640_p2;
            end if; 
        end if;
    end process;

    op2_assign_i_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                op2_assign_i_reg_678 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                op2_assign_i_reg_678 <= shift_fu_6911_p2;
            end if; 
        end if;
    end process;

    p_0149_0_i_i_reg_4918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_0149_0_i_i_reg_4918 <= ap_const_lv4_F;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
                p_0149_0_i_i_reg_4918 <= digit_V_1_reg_7077_pp4_iter2_reg;
            end if; 
        end if;
    end process;

    p_091_0_i_i_reg_1956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                p_091_0_i_i_reg_1956 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
                p_091_0_i_i_reg_1956 <= digit_V_reg_7016_pp2_iter4_reg;
            end if; 
        end if;
    end process;

    re_sort_location_las_reg_3893_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                re_sort_location_las_reg_3893 <= ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                re_sort_location_las_reg_3893 <= digit_location_15_V_reg_306;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                digit_V_1_reg_7077 <= current_digit_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp4_stage0_11001)) then
                digit_V_1_reg_7077_pp4_iter2_reg <= digit_V_1_reg_7077;
                icmp_ln67_reg_7057_pp4_iter2_reg <= icmp_ln67_reg_7057_pp4_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then
                digit_V_reg_7016 <= digit_V_fu_6701_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                digit_V_reg_7016_pp2_iter4_reg <= digit_V_reg_7016;
                icmp_ln40_reg_6979_pp2_iter2_reg <= icmp_ln40_reg_6979_pp2_iter1_reg;
                icmp_ln40_reg_6979_pp2_iter3_reg <= icmp_ln40_reg_6979_pp2_iter2_reg;
                icmp_ln40_reg_6979_pp2_iter4_reg <= icmp_ln40_reg_6979_pp2_iter3_reg;
                    zext_ln43_reg_6988_pp2_iter2_reg(8 downto 0) <= zext_ln43_reg_6988_pp2_iter1_reg(8 downto 0);
                    zext_ln43_reg_6988_pp2_iter3_reg(8 downto 0) <= zext_ln43_reg_6988_pp2_iter2_reg(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                digit_histogram_0_V_1_reg_666 <= digit_histogram_0_V_6_reg_3673;
                digit_histogram_10_s_reg_546 <= digit_histogram_10_5_reg_3123;
                digit_histogram_11_s_reg_534 <= digit_histogram_11_5_reg_3068;
                digit_histogram_12_s_reg_522 <= digit_histogram_12_5_reg_3013;
                digit_histogram_13_s_reg_510 <= digit_histogram_13_5_reg_2958;
                digit_histogram_14_s_reg_498 <= digit_histogram_14_5_reg_2903;
                digit_histogram_15_s_reg_486 <= digit_histogram_15_5_reg_2848;
                digit_histogram_1_V_reg_654 <= digit_histogram_1_V_5_reg_3618;
                digit_histogram_2_V_reg_642 <= digit_histogram_2_V_5_reg_3563;
                digit_histogram_3_V_reg_630 <= digit_histogram_3_V_5_reg_3508;
                digit_histogram_4_V_reg_618 <= digit_histogram_4_V_5_reg_3453;
                digit_histogram_5_V_reg_606 <= digit_histogram_5_V_5_reg_3398;
                digit_histogram_6_V_reg_594 <= digit_histogram_6_V_5_reg_3343;
                digit_histogram_7_V_reg_582 <= digit_histogram_7_V_5_reg_3288;
                digit_histogram_8_V_reg_570 <= digit_histogram_8_V_5_reg_3233;
                digit_histogram_9_V_reg_558 <= digit_histogram_9_V_5_reg_3178;
                digit_location_10_V_reg_366 <= ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32;
                digit_location_11_V_reg_354 <= ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32;
                digit_location_12_V_reg_342 <= ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32;
                digit_location_13_V_reg_330 <= ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32;
                digit_location_14_V_reg_318 <= ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32;
                digit_location_15_V_reg_306 <= ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32;
                digit_location_1_V_s_reg_474 <= ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32;
                digit_location_2_V_s_reg_462 <= ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32;
                digit_location_3_V_s_reg_450 <= ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32;
                digit_location_4_V_s_reg_438 <= ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32;
                digit_location_5_V_s_reg_426 <= ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32;
                digit_location_6_V_s_reg_414 <= ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32;
                digit_location_7_V_s_reg_402 <= ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32;
                digit_location_8_V_s_reg_390 <= ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32;
                digit_location_9_V_s_reg_378 <= ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln23_reg_6924 <= icmp_ln23_fu_6635_p2;
                icmp_ln23_reg_6924_pp0_iter1_reg <= icmp_ln23_reg_6924;
                    zext_ln25_reg_6933_pp0_iter1_reg(8 downto 0) <= zext_ln25_reg_6933(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln40_reg_6979 <= icmp_ln40_fu_6680_p2;
                icmp_ln40_reg_6979_pp2_iter1_reg <= icmp_ln40_reg_6979;
                    zext_ln43_reg_6988_pp2_iter1_reg(8 downto 0) <= zext_ln43_reg_6988(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln58_reg_7039 <= icmp_ln58_fu_6759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln67_reg_7057 <= icmp_ln67_fu_6833_p2;
                icmp_ln67_reg_7057_pp4_iter1_reg <= icmp_ln67_reg_7057;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0))) then
                icmp_ln879_2_reg_7094 <= icmp_ln879_2_fu_6849_p2;
                tmp_1_i_reg_7099 <= tmp_1_i_fu_6854_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0))) then
                icmp_ln879_reg_7024 <= icmp_ln879_fu_6705_p2;
                tmp_i_reg_7029 <= tmp_i_fu_6710_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_reg_6924 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in_frequency_V_load_reg_6954 <= in_frequency_V_q0;
                in_value_V_load_reg_6949 <= in_value_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                phi_ln215_1_i_reg_7047 <= phi_ln215_1_i_fu_6769_p18;
                trunc_ln60_reg_7043 <= trunc_ln60_fu_6765_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then
                previous_sorting_fre_3_reg_7110 <= previous_sorting_fre_q0;
                previous_sorting_val_3_reg_7104 <= previous_sorting_val_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                sorting_frequency_V_2_reg_7005 <= sorting_frequency_V_q0;
                sorting_value_V_load_reg_7011 <= sorting_value_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_6635_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln25_reg_6933(8 downto 0) <= zext_ln25_fu_6646_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_6652_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    zext_ln29_reg_6963(5 downto 0) <= zext_ln29_fu_6660_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_fu_6680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    zext_ln43_reg_6988(8 downto 0) <= zext_ln43_fu_6691_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_fu_6833_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    zext_ln69_reg_7066(8 downto 0) <= zext_ln69_fu_6844_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln25_reg_6933(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln25_reg_6933_pp0_iter1_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln29_reg_6963(31 downto 6) <= "00000000000000000000000000";
    zext_ln43_reg_6988(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln43_reg_6988_pp2_iter1_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln43_reg_6988_pp2_iter2_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln43_reg_6988_pp2_iter3_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln69_reg_7066(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln23_fu_6635_p2, ap_enable_reg_pp0_iter0, tmp_fu_6652_p3, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter4, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter1, ap_block_pp4_stage0_subdone, icmp_ln31_fu_6664_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln23_fu_6635_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln23_fu_6635_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((tmp_fu_6652_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(7);
    ap_CS_fsm_state18 <= ap_CS_fsm(9);
    ap_CS_fsm_state23 <= ap_CS_fsm(11);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp4_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1623_assign_proc : process(icmp_ln58_fu_6759_p2, trunc_ln60_fu_6765_p1)
    begin
                ap_condition_1623 <= (((trunc_ln60_fu_6765_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6765_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6759_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_428_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0)
    begin
                ap_condition_428 <= ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln23_fu_6635_p2)
    begin
        if ((icmp_ln23_fu_6635_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter4_state13_assign_proc : process(ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0))) then 
            ap_condition_pp2_exit_iter4_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter4_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter2_state21_assign_proc : process(ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0))) then 
            ap_condition_pp4_exit_iter2_state21 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter2_state21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_fu_6652_p3, ap_CS_fsm_state6)
    begin
        if (((tmp_fu_6652_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_0_V_2_reg_855, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32 <= digit_histogram_0_V_2_reg_855;
        else 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1706_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4_assign_proc : process(digit_histogram_0_V_4_reg_1933, digit_histogram_0_V_5_reg_2793, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4 <= digit_histogram_0_V_5_reg_2793;
        else 
            ap_phi_mux_digit_histogram_0_V_4_phi_fu_1936_p4 <= digit_histogram_0_V_4_reg_1933;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4_assign_proc : process(digit_histogram_0_V_reg_1944, icmp_ln40_reg_6979_pp2_iter4_reg, compute_histogram_hi_fu_6753_p2, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4 <= compute_histogram_hi_fu_6753_p2;
        else 
            ap_phi_mux_digit_histogram_0_V_phi_fu_1948_p4 <= digit_histogram_0_V_reg_1944;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_10_1_reg_745, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32 <= digit_histogram_10_1_reg_745;
        else 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1156_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4_assign_proc : process(digit_histogram_10_3_reg_1823, digit_histogram_10_4_reg_2243, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4 <= digit_histogram_10_4_reg_2243;
        else 
            ap_phi_mux_digit_histogram_10_3_phi_fu_1826_p4 <= digit_histogram_10_3_reg_1823;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_11_1_reg_734, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32 <= digit_histogram_11_1_reg_734;
        else 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1101_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4_assign_proc : process(digit_histogram_11_3_reg_1812, digit_histogram_11_4_reg_2188, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4 <= digit_histogram_11_4_reg_2188;
        else 
            ap_phi_mux_digit_histogram_11_3_phi_fu_1815_p4 <= digit_histogram_11_3_reg_1812;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_12_1_reg_723, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32 <= digit_histogram_12_1_reg_723;
        else 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1046_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4_assign_proc : process(digit_histogram_12_3_reg_1801, digit_histogram_12_4_reg_2133, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4 <= digit_histogram_12_4_reg_2133;
        else 
            ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4 <= digit_histogram_12_3_reg_1801;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_13_1_reg_712, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32 <= digit_histogram_13_1_reg_712;
        else 
            ap_phi_mux_digit_histogram_13_2_phi_fu_991_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4_assign_proc : process(digit_histogram_13_3_reg_1790, digit_histogram_13_4_reg_2078, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4 <= digit_histogram_13_4_reg_2078;
        else 
            ap_phi_mux_digit_histogram_13_3_phi_fu_1793_p4 <= digit_histogram_13_3_reg_1790;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_14_1_reg_701, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32 <= digit_histogram_14_1_reg_701;
        else 
            ap_phi_mux_digit_histogram_14_2_phi_fu_936_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4_assign_proc : process(digit_histogram_14_3_reg_1779, digit_histogram_14_4_reg_2023, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4 <= digit_histogram_14_4_reg_2023;
        else 
            ap_phi_mux_digit_histogram_14_3_phi_fu_1782_p4 <= digit_histogram_14_3_reg_1779;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32_assign_proc : process(ap_CS_fsm_state7, digit_histogram_15_1_reg_690, icmp_ln31_fu_6664_p2, trunc_ln321_fu_6676_p1)
    begin
        if ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32 <= digit_histogram_15_1_reg_690;
        elsif (((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32 <= ap_const_lv9_0;
        else 
            ap_phi_mux_digit_histogram_15_2_phi_fu_881_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4_assign_proc : process(digit_histogram_15_3_reg_1768, digit_histogram_15_4_reg_1968, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4 <= digit_histogram_15_4_reg_1968;
        else 
            ap_phi_mux_digit_histogram_15_3_phi_fu_1771_p4 <= digit_histogram_15_3_reg_1768;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_1_V_1_reg_844, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32 <= digit_histogram_1_V_1_reg_844;
        else 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1651_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4_assign_proc : process(digit_histogram_1_V_3_reg_1922, digit_histogram_1_V_4_reg_2738, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4 <= digit_histogram_1_V_4_reg_2738;
        else 
            ap_phi_mux_digit_histogram_1_V_3_phi_fu_1925_p4 <= digit_histogram_1_V_3_reg_1922;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_2_V_1_reg_833, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32 <= digit_histogram_2_V_1_reg_833;
        else 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1596_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4_assign_proc : process(digit_histogram_2_V_3_reg_1911, digit_histogram_2_V_4_reg_2683, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4 <= digit_histogram_2_V_4_reg_2683;
        else 
            ap_phi_mux_digit_histogram_2_V_3_phi_fu_1914_p4 <= digit_histogram_2_V_3_reg_1911;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_3_V_1_reg_822, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32 <= digit_histogram_3_V_1_reg_822;
        else 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1541_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4_assign_proc : process(digit_histogram_3_V_3_reg_1900, digit_histogram_3_V_4_reg_2628, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4 <= digit_histogram_3_V_4_reg_2628;
        else 
            ap_phi_mux_digit_histogram_3_V_3_phi_fu_1903_p4 <= digit_histogram_3_V_3_reg_1900;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_4_V_1_reg_811, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32 <= digit_histogram_4_V_1_reg_811;
        else 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1486_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4_assign_proc : process(digit_histogram_4_V_3_reg_1889, digit_histogram_4_V_4_reg_2573, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4 <= digit_histogram_4_V_4_reg_2573;
        else 
            ap_phi_mux_digit_histogram_4_V_3_phi_fu_1892_p4 <= digit_histogram_4_V_3_reg_1889;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_5_V_1_reg_800, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32 <= digit_histogram_5_V_1_reg_800;
        else 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1431_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4_assign_proc : process(digit_histogram_5_V_3_reg_1878, digit_histogram_5_V_4_reg_2518, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4 <= digit_histogram_5_V_4_reg_2518;
        else 
            ap_phi_mux_digit_histogram_5_V_3_phi_fu_1881_p4 <= digit_histogram_5_V_3_reg_1878;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_6_V_1_reg_789, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32 <= digit_histogram_6_V_1_reg_789;
        else 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1376_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4_assign_proc : process(digit_histogram_6_V_3_reg_1867, digit_histogram_6_V_4_reg_2463, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4 <= digit_histogram_6_V_4_reg_2463;
        else 
            ap_phi_mux_digit_histogram_6_V_3_phi_fu_1870_p4 <= digit_histogram_6_V_3_reg_1867;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_7_V_1_reg_778, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32 <= digit_histogram_7_V_1_reg_778;
        else 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1321_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4_assign_proc : process(digit_histogram_7_V_3_reg_1856, digit_histogram_7_V_4_reg_2408, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4 <= digit_histogram_7_V_4_reg_2408;
        else 
            ap_phi_mux_digit_histogram_7_V_3_phi_fu_1859_p4 <= digit_histogram_7_V_3_reg_1856;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_8_V_1_reg_767, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32 <= digit_histogram_8_V_1_reg_767;
        else 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1266_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4_assign_proc : process(digit_histogram_8_V_3_reg_1845, digit_histogram_8_V_4_reg_2353, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4 <= digit_histogram_8_V_4_reg_2353;
        else 
            ap_phi_mux_digit_histogram_8_V_3_phi_fu_1848_p4 <= digit_histogram_8_V_3_reg_1845;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32_assign_proc : process(ap_CS_fsm_state7, icmp_ln31_fu_6664_p2, digit_histogram_9_V_1_reg_756, trunc_ln321_fu_6676_p1)
    begin
        if (((trunc_ln321_fu_6676_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6676_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln321_fu_6676_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32 <= digit_histogram_9_V_1_reg_756;
        else 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1211_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4_assign_proc : process(digit_histogram_9_V_3_reg_1834, digit_histogram_9_V_4_reg_2298, icmp_ln40_reg_6979_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4 <= digit_histogram_9_V_4_reg_2298;
        else 
            ap_phi_mux_digit_histogram_9_V_3_phi_fu_1837_p4 <= digit_histogram_9_V_3_reg_1834;
        end if; 
    end process;


    ap_phi_mux_digit_location_0_V_phi_fu_4910_p4_assign_proc : process(digit_location_0_V_reg_4907, icmp_ln67_reg_7057_pp4_iter2_reg, re_sort_location_las_1_fu_6905_p2, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_0_V_phi_fu_4910_p4 <= re_sort_location_las_1_fu_6905_p2;
        else 
            ap_phi_mux_digit_location_0_V_phi_fu_4910_p4 <= digit_location_0_V_reg_4907;
        end if; 
    end process;


    ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4_assign_proc : process(digit_location_0_V_s_reg_4896, digit_location_0_V_1_reg_5755, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4 <= digit_location_0_V_1_reg_5755;
        else 
            ap_phi_mux_digit_location_0_V_s_phi_fu_4900_p4 <= digit_location_0_V_s_reg_4896;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_1_phi_fu_3775_p4_assign_proc : process(digit_location_10_V_1_reg_3772, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_10_V_1_phi_fu_3775_p4 <= ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30;
        else 
            ap_phi_mux_digit_location_10_V_1_phi_fu_3775_p4 <= digit_location_10_V_1_reg_3772;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30_assign_proc : process(digit_location_10_V_1_reg_3772, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4210)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30 <= digit_location_10_V_1_reg_3772;
        else 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4214_p30 <= ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4210;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4_assign_proc : process(digit_location_10_V_3_reg_4786, digit_location_10_V_4_reg_5205, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4 <= digit_location_10_V_4_reg_5205;
        else 
            ap_phi_mux_digit_location_10_V_3_phi_fu_4789_p4 <= digit_location_10_V_3_reg_4786;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32_assign_proc : process(digit_location_10_V_3_reg_4786, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32 <= digit_location_10_V_3_reg_4786;
        else 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6089_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_1_phi_fu_3764_p4_assign_proc : process(digit_location_11_V_1_reg_3761, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_11_V_1_phi_fu_3764_p4 <= ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30;
        else 
            ap_phi_mux_digit_location_11_V_1_phi_fu_3764_p4 <= digit_location_11_V_1_reg_3761;
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30_assign_proc : process(digit_location_11_V_1_reg_3761, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4159)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30 <= digit_location_11_V_1_reg_3761;
        else 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4163_p30 <= ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4159;
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4_assign_proc : process(digit_location_11_V_3_reg_4775, digit_location_11_V_4_reg_5150, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4 <= digit_location_11_V_4_reg_5150;
        else 
            ap_phi_mux_digit_location_11_V_3_phi_fu_4778_p4 <= digit_location_11_V_3_reg_4775;
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32_assign_proc : process(digit_location_11_V_3_reg_4775, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32 <= digit_location_11_V_3_reg_4775;
        else 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6034_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_1_phi_fu_3753_p4_assign_proc : process(digit_location_12_V_1_reg_3750, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_12_V_1_phi_fu_3753_p4 <= ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30;
        else 
            ap_phi_mux_digit_location_12_V_1_phi_fu_3753_p4 <= digit_location_12_V_1_reg_3750;
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30_assign_proc : process(digit_location_12_V_1_reg_3750, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4108)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30 <= digit_location_12_V_1_reg_3750;
        else 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4112_p30 <= ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4108;
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4_assign_proc : process(digit_location_12_V_3_reg_4764, digit_location_12_V_4_reg_5095, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4 <= digit_location_12_V_4_reg_5095;
        else 
            ap_phi_mux_digit_location_12_V_3_phi_fu_4767_p4 <= digit_location_12_V_3_reg_4764;
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32_assign_proc : process(digit_location_12_V_3_reg_4764, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32 <= digit_location_12_V_3_reg_4764;
        else 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5979_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_1_phi_fu_3742_p4_assign_proc : process(digit_location_13_V_1_reg_3739, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_13_V_1_phi_fu_3742_p4 <= ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30;
        else 
            ap_phi_mux_digit_location_13_V_1_phi_fu_3742_p4 <= digit_location_13_V_1_reg_3739;
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30_assign_proc : process(digit_location_13_V_1_reg_3739, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4057)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30 <= digit_location_13_V_1_reg_3739;
        else 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4061_p30 <= ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4057;
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4_assign_proc : process(digit_location_13_V_3_reg_4753, digit_location_13_V_4_reg_5040, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4 <= digit_location_13_V_4_reg_5040;
        else 
            ap_phi_mux_digit_location_13_V_3_phi_fu_4756_p4 <= digit_location_13_V_3_reg_4753;
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32_assign_proc : process(digit_location_13_V_3_reg_4753, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32 <= digit_location_13_V_3_reg_4753;
        else 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5924_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_2_phi_fu_3731_p4_assign_proc : process(digit_location_14_V_2_reg_3728, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30, ap_block_pp3_stage0)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_14_V_2_phi_fu_3731_p4 <= ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30;
        else 
            ap_phi_mux_digit_location_14_V_2_phi_fu_3731_p4 <= digit_location_14_V_2_reg_3728;
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30_assign_proc : process(digit_location_14_V_2_reg_3728, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4006)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30 <= digit_location_14_V_2_reg_3728;
        else 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4010_p30 <= ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4006;
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4_assign_proc : process(digit_location_14_V_4_reg_4742, digit_location_14_V_5_reg_4985, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4 <= digit_location_14_V_5_reg_4985;
        else 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4745_p4 <= digit_location_14_V_4_reg_4742;
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32_assign_proc : process(digit_location_14_V_4_reg_4742, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32 <= digit_location_14_V_4_reg_4742;
        else 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5869_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30_assign_proc : process(re_sort_location_las_reg_3893, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3955)
    begin
        if ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30 <= re_sort_location_las_reg_3893;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30 <= digit_location_1_V_fu_6813_p2;
        else 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3959_p30 <= ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3955;
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4_assign_proc : process(digit_location_15_V_2_reg_4731, digit_location_15_V_3_reg_4930, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4 <= digit_location_15_V_3_reg_4930;
        else 
            ap_phi_mux_digit_location_15_V_2_phi_fu_4734_p4 <= digit_location_15_V_2_reg_4731;
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32_assign_proc : process(digit_location_15_V_2_reg_4731, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32 <= digit_location_15_V_2_reg_4731;
        elsif (((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32 <= digit_location_0_V_reg_4907;
        else 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5814_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_1_phi_fu_3874_p4_assign_proc : process(digit_location_1_V_1_reg_3871, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_1_V_1_phi_fu_3874_p4 <= ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30;
        else 
            ap_phi_mux_digit_location_1_V_1_phi_fu_3874_p4 <= digit_location_1_V_1_reg_3871;
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30_assign_proc : process(digit_location_1_V_1_reg_3871, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4669)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30 <= digit_location_1_V_1_reg_3871;
        else 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4673_p30 <= ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4669;
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4_assign_proc : process(digit_location_1_V_3_reg_4885, digit_location_1_V_4_reg_5700, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4 <= digit_location_1_V_4_reg_5700;
        else 
            ap_phi_mux_digit_location_1_V_3_phi_fu_4888_p4 <= digit_location_1_V_3_reg_4885;
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32_assign_proc : process(digit_location_1_V_3_reg_4885, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32 <= digit_location_1_V_3_reg_4885;
        else 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6584_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_1_phi_fu_3863_p4_assign_proc : process(digit_location_2_V_1_reg_3860, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_2_V_1_phi_fu_3863_p4 <= ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30;
        else 
            ap_phi_mux_digit_location_2_V_1_phi_fu_3863_p4 <= digit_location_2_V_1_reg_3860;
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30_assign_proc : process(digit_location_2_V_1_reg_3860, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4618)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30 <= digit_location_2_V_1_reg_3860;
        else 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4622_p30 <= ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4618;
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4_assign_proc : process(digit_location_2_V_3_reg_4874, digit_location_2_V_4_reg_5645, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4 <= digit_location_2_V_4_reg_5645;
        else 
            ap_phi_mux_digit_location_2_V_3_phi_fu_4877_p4 <= digit_location_2_V_3_reg_4874;
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32_assign_proc : process(digit_location_2_V_3_reg_4874, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32 <= digit_location_2_V_3_reg_4874;
        else 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6529_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_1_phi_fu_3852_p4_assign_proc : process(digit_location_3_V_1_reg_3849, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_3_V_1_phi_fu_3852_p4 <= ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30;
        else 
            ap_phi_mux_digit_location_3_V_1_phi_fu_3852_p4 <= digit_location_3_V_1_reg_3849;
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30_assign_proc : process(digit_location_3_V_1_reg_3849, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4567)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30 <= digit_location_3_V_1_reg_3849;
        else 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4571_p30 <= ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4567;
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4_assign_proc : process(digit_location_3_V_3_reg_4863, digit_location_3_V_4_reg_5590, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4 <= digit_location_3_V_4_reg_5590;
        else 
            ap_phi_mux_digit_location_3_V_3_phi_fu_4866_p4 <= digit_location_3_V_3_reg_4863;
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32_assign_proc : process(digit_location_3_V_3_reg_4863, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32 <= digit_location_3_V_3_reg_4863;
        else 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6474_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_1_phi_fu_3841_p4_assign_proc : process(digit_location_4_V_1_reg_3838, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_4_V_1_phi_fu_3841_p4 <= ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30;
        else 
            ap_phi_mux_digit_location_4_V_1_phi_fu_3841_p4 <= digit_location_4_V_1_reg_3838;
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30_assign_proc : process(digit_location_4_V_1_reg_3838, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4516)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30 <= digit_location_4_V_1_reg_3838;
        else 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4520_p30 <= ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4516;
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4_assign_proc : process(digit_location_4_V_3_reg_4852, digit_location_4_V_4_reg_5535, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4 <= digit_location_4_V_4_reg_5535;
        else 
            ap_phi_mux_digit_location_4_V_3_phi_fu_4855_p4 <= digit_location_4_V_3_reg_4852;
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32_assign_proc : process(digit_location_4_V_3_reg_4852, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32 <= digit_location_4_V_3_reg_4852;
        else 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6419_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_1_phi_fu_3830_p4_assign_proc : process(digit_location_5_V_1_reg_3827, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_5_V_1_phi_fu_3830_p4 <= ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30;
        else 
            ap_phi_mux_digit_location_5_V_1_phi_fu_3830_p4 <= digit_location_5_V_1_reg_3827;
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30_assign_proc : process(digit_location_5_V_1_reg_3827, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4465)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30 <= digit_location_5_V_1_reg_3827;
        else 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4469_p30 <= ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4465;
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4_assign_proc : process(digit_location_5_V_3_reg_4841, digit_location_5_V_4_reg_5480, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4 <= digit_location_5_V_4_reg_5480;
        else 
            ap_phi_mux_digit_location_5_V_3_phi_fu_4844_p4 <= digit_location_5_V_3_reg_4841;
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32_assign_proc : process(digit_location_5_V_3_reg_4841, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32 <= digit_location_5_V_3_reg_4841;
        else 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6364_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_1_phi_fu_3819_p4_assign_proc : process(digit_location_6_V_1_reg_3816, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_6_V_1_phi_fu_3819_p4 <= ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30;
        else 
            ap_phi_mux_digit_location_6_V_1_phi_fu_3819_p4 <= digit_location_6_V_1_reg_3816;
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30_assign_proc : process(digit_location_6_V_1_reg_3816, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4414)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30 <= digit_location_6_V_1_reg_3816;
        else 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4418_p30 <= ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4414;
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4_assign_proc : process(digit_location_6_V_3_reg_4830, digit_location_6_V_4_reg_5425, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4 <= digit_location_6_V_4_reg_5425;
        else 
            ap_phi_mux_digit_location_6_V_3_phi_fu_4833_p4 <= digit_location_6_V_3_reg_4830;
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32_assign_proc : process(digit_location_6_V_3_reg_4830, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32 <= digit_location_6_V_3_reg_4830;
        else 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6309_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_1_phi_fu_3808_p4_assign_proc : process(digit_location_7_V_1_reg_3805, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_7_V_1_phi_fu_3808_p4 <= ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30;
        else 
            ap_phi_mux_digit_location_7_V_1_phi_fu_3808_p4 <= digit_location_7_V_1_reg_3805;
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30_assign_proc : process(digit_location_7_V_1_reg_3805, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4363)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30 <= digit_location_7_V_1_reg_3805;
        else 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4367_p30 <= ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4363;
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4_assign_proc : process(digit_location_7_V_3_reg_4819, digit_location_7_V_4_reg_5370, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4 <= digit_location_7_V_4_reg_5370;
        else 
            ap_phi_mux_digit_location_7_V_3_phi_fu_4822_p4 <= digit_location_7_V_3_reg_4819;
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32_assign_proc : process(digit_location_7_V_3_reg_4819, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32 <= digit_location_7_V_3_reg_4819;
        else 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6254_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_1_phi_fu_3797_p4_assign_proc : process(digit_location_8_V_1_reg_3794, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_8_V_1_phi_fu_3797_p4 <= ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30;
        else 
            ap_phi_mux_digit_location_8_V_1_phi_fu_3797_p4 <= digit_location_8_V_1_reg_3794;
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30_assign_proc : process(digit_location_8_V_1_reg_3794, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4312)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30 <= digit_location_8_V_1_reg_3794;
        else 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4316_p30 <= ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4312;
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4_assign_proc : process(digit_location_8_V_3_reg_4808, digit_location_8_V_4_reg_5315, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4 <= digit_location_8_V_4_reg_5315;
        else 
            ap_phi_mux_digit_location_8_V_3_phi_fu_4811_p4 <= digit_location_8_V_3_reg_4808;
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32_assign_proc : process(digit_location_8_V_3_reg_4808, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32 <= digit_location_8_V_3_reg_4808;
        else 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6199_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_1_phi_fu_3786_p4_assign_proc : process(digit_location_9_V_1_reg_3783, icmp_ln58_reg_7039, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30)
    begin
        if (((icmp_ln58_reg_7039 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_digit_location_9_V_1_phi_fu_3786_p4 <= ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30;
        else 
            ap_phi_mux_digit_location_9_V_1_phi_fu_3786_p4 <= digit_location_9_V_1_reg_3783;
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30_assign_proc : process(digit_location_9_V_1_reg_3783, icmp_ln58_reg_7039, trunc_ln60_reg_7043, digit_location_1_V_fu_6813_p2, ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4261)
    begin
        if (((trunc_ln60_reg_7043 = ap_const_lv4_9) and (icmp_ln58_reg_7039 = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30 <= digit_location_1_V_fu_6813_p2;
        elsif ((((trunc_ln60_reg_7043 = ap_const_lv4_1) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_2) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_3) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_4) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_5) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_6) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_7) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_8) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_A) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_B) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_C) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_D) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_E) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_0) and (icmp_ln58_reg_7039 = ap_const_lv1_0)) or ((trunc_ln60_reg_7043 = ap_const_lv4_F) and (icmp_ln58_reg_7039 = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30 <= digit_location_9_V_1_reg_3783;
        else 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4265_p30 <= ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4261;
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4_assign_proc : process(digit_location_9_V_3_reg_4797, digit_location_9_V_4_reg_5260, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4 <= digit_location_9_V_4_reg_5260;
        else 
            ap_phi_mux_digit_location_9_V_3_phi_fu_4800_p4 <= digit_location_9_V_3_reg_4797;
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32_assign_proc : process(digit_location_9_V_3_reg_4797, digit_location_0_V_reg_4907, p_0149_0_i_i_reg_4918, ap_CS_fsm_state23)
    begin
        if (((p_0149_0_i_i_reg_4918 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32 <= digit_location_0_V_reg_4907;
        elsif ((((p_0149_0_i_i_reg_4918 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((p_0149_0_i_i_reg_4918 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32 <= digit_location_9_V_3_reg_4797;
        else 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6144_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4_assign_proc : process(p_0149_0_i_i_reg_4918, icmp_ln67_reg_7057_pp4_iter2_reg, digit_V_1_reg_7077_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 <= digit_V_1_reg_7077_pp4_iter2_reg;
        else 
            ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 <= p_0149_0_i_i_reg_4918;
        end if; 
    end process;


    ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4_assign_proc : process(p_091_0_i_i_reg_1956, icmp_ln40_reg_6979_pp2_iter4_reg, digit_V_reg_7016_pp2_iter4_reg, ap_enable_reg_pp2_iter5, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln40_reg_6979_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 <= digit_V_reg_7016_pp2_iter4_reg;
        else 
            ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4 <= p_091_0_i_i_reg_1956;
        end if; 
    end process;

    ap_phi_reg_pp2_iter4_digit_histogram_0_V_5_reg_2793 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_10_4_reg_2243 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_11_4_reg_2188 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_12_4_reg_2133 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_13_4_reg_2078 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_14_4_reg_2023 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_15_4_reg_1968 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_1_V_4_reg_2738 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_2_V_4_reg_2683 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_3_V_4_reg_2628 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_4_V_4_reg_2573 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_5_V_4_reg_2518 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_6_V_4_reg_2463 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_7_V_4_reg_2408 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_8_V_4_reg_2353 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter4_digit_histogram_9_V_4_reg_2298 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter0_phi_ln215_reg_3904 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_4210 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_4159 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_4108 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_4057 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_4006 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_15_V_1_reg_3955 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_4669 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_4618 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_4567 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_4516 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_4465 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_4414 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_4363 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_4312 <= "XXXXXXXXX";
    ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_4261 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_5755 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_5205 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_5150 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_5095 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_5040 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_14_V_5_reg_4985 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_15_V_3_reg_4930 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_5700 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_5645 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_5590 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_5535 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_5480 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_5425 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_5370 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_5315 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_5260 <= "XXXXXXXXX";

    ap_ready_assign_proc : process(tmp_fu_6652_p3, ap_CS_fsm_state6)
    begin
        if (((tmp_fu_6652_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    compute_histogram_hi_fu_6753_p2 <= std_logic_vector(unsigned(histogram_curr_V_fu_6747_p3) + unsigned(ap_const_lv9_1));

    current_digit_V_address0_assign_proc : process(zext_ln43_reg_6988_pp2_iter3_reg, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, zext_ln69_fu_6844_p1, ap_enable_reg_pp2_iter4, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            current_digit_V_address0 <= zext_ln69_fu_6844_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
            current_digit_V_address0 <= zext_ln43_reg_6988_pp2_iter3_reg(8 - 1 downto 0);
        else 
            current_digit_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    current_digit_V_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_enable_reg_pp2_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1)))) then 
            current_digit_V_ce0 <= ap_const_logic_1;
        else 
            current_digit_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln40_reg_6979_pp2_iter3_reg, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1))) then 
            current_digit_V_we0 <= ap_const_logic_1;
        else 
            current_digit_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    digit_V_fu_6701_p1 <= grp_fu_6697_p2(4 - 1 downto 0);
    digit_location_1_V_fu_6813_p2 <= std_logic_vector(unsigned(phi_ln215_1_i_reg_7047) + unsigned(ap_phi_reg_pp3_iter1_phi_ln215_reg_3904));
    histogram_curr_V_fu_6747_p3 <= 
        digit_histogram_0_V_reg_1944 when (icmp_ln879_reg_7024(0) = '1') else 
        tmp_i_reg_7029;
    i_3_fu_6807_p2 <= std_logic_vector(unsigned(i6_0_i_i_reg_3882) + unsigned(ap_const_lv5_1));
    i_fu_6670_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_866) + unsigned(ap_const_lv5_1));
    icmp_ln23_fu_6635_p2 <= "1" when (j_0_i_i_reg_295 = extLd9_loc_channel) else "0";
    icmp_ln31_fu_6664_p2 <= "1" when (i_0_i_i_reg_866 = ap_const_lv5_10) else "0";
    icmp_ln40_fu_6680_p2 <= "1" when (j5_0_i_i_reg_1757 = extLd9_loc_channel) else "0";
    icmp_ln58_fu_6759_p2 <= "1" when (i6_0_i_i_reg_3882 = ap_const_lv5_10) else "0";
    icmp_ln67_fu_6833_p2 <= "1" when (j7_0_i_i_reg_4720 = extLd9_loc_channel) else "0";
    icmp_ln879_2_fu_6849_p2 <= "1" when (ap_phi_mux_p_0149_0_i_i_phi_fu_4922_p4 = digit_V_1_reg_7077) else "0";
    icmp_ln879_fu_6705_p2 <= "1" when (digit_V_reg_7016 = ap_phi_mux_p_091_0_i_i_phi_fu_1960_p4) else "0";
    in_frequency_V_address0 <= zext_ln25_fu_6646_p1(8 - 1 downto 0);

    in_frequency_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_frequency_V_ce0 <= ap_const_logic_1;
        else 
            in_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_value_V_address0 <= zext_ln25_fu_6646_p1(8 - 1 downto 0);

    in_value_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_value_V_ce0 <= ap_const_logic_1;
        else 
            in_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_6685_p2 <= std_logic_vector(unsigned(j5_0_i_i_reg_1757) + unsigned(ap_const_lv9_1));
    j_2_fu_6838_p2 <= std_logic_vector(unsigned(j7_0_i_i_reg_4720) + unsigned(ap_const_lv9_1));
    j_fu_6640_p2 <= std_logic_vector(unsigned(j_0_i_i_reg_295) + unsigned(ap_const_lv9_1));
    location_curr_V_fu_6891_p3 <= 
        digit_location_0_V_reg_4907 when (icmp_ln879_2_reg_7094(0) = '1') else 
        tmp_1_i_reg_7099;
    out_frequency_V_address0 <= zext_ln544_fu_6897_p1(8 - 1 downto 0);

    out_frequency_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
            out_frequency_V_ce0 <= ap_const_logic_1;
        else 
            out_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_frequency_V_d0 <= previous_sorting_fre_3_reg_7110;

    out_frequency_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
            out_frequency_V_we0 <= ap_const_logic_1;
        else 
            out_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_address0 <= zext_ln544_fu_6897_p1(8 - 1 downto 0);

    out_value_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
            out_value_V_ce0 <= ap_const_logic_1;
        else 
            out_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_d0 <= previous_sorting_val_3_reg_7104;

    out_value_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1))) then 
            out_value_V_we0 <= ap_const_logic_1;
        else 
            out_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln215_1_i_fu_6769_p17 <= i6_0_i_i_reg_3882(4 - 1 downto 0);

    previous_sorting_fre_address0_assign_proc : process(zext_ln43_reg_6988_pp2_iter1_reg, ap_CS_fsm_pp4_stage0, zext_ln69_reg_7066, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_fre_address0 <= zext_ln69_reg_7066(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            previous_sorting_fre_address0 <= zext_ln43_reg_6988_pp2_iter1_reg(8 - 1 downto 0);
        else 
            previous_sorting_fre_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_fre_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then 
            previous_sorting_fre_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_fre_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln40_reg_6979_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            previous_sorting_fre_we0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_we0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_address0_assign_proc : process(zext_ln43_reg_6988_pp2_iter1_reg, ap_CS_fsm_pp4_stage0, zext_ln69_reg_7066, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_val_address0 <= zext_ln69_reg_7066(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            previous_sorting_val_address0 <= zext_ln43_reg_6988_pp2_iter1_reg(8 - 1 downto 0);
        else 
            previous_sorting_val_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_val_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then 
            previous_sorting_val_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln40_reg_6979_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6979_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            previous_sorting_val_we0 <= ap_const_logic_1;
        else 
            previous_sorting_val_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sort_location_las_1_fu_6905_p2 <= std_logic_vector(unsigned(location_curr_V_fu_6891_p3) + unsigned(ap_const_lv9_1));
    shift_fu_6911_p2 <= std_logic_vector(unsigned(op2_assign_i_reg_678) + unsigned(ap_const_lv6_4));

    sorting_frequency_V_address0_assign_proc : process(zext_ln25_reg_6933_pp0_iter1_reg, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln43_fu_6691_p1, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2, ap_block_pp2_stage0, ap_block_pp4_stage0, ap_block_pp0_stage0, zext_ln544_fu_6897_p1)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln544_fu_6897_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln43_fu_6691_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sorting_frequency_V_address0 <= zext_ln25_reg_6933_pp0_iter1_reg(8 - 1 downto 0);
        else 
            sorting_frequency_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            sorting_frequency_V_ce0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_frequency_V_d0_assign_proc : process(in_frequency_V_load_reg_6954, previous_sorting_fre_3_reg_7110, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2, ap_block_pp4_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_d0 <= previous_sorting_fre_3_reg_7110;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sorting_frequency_V_d0 <= in_frequency_V_load_reg_6954;
        else 
            sorting_frequency_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln23_reg_6924_pp0_iter1_reg, ap_block_pp4_stage0_11001, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1)) or ((icmp_ln23_reg_6924_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            sorting_frequency_V_we0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_address0_assign_proc : process(zext_ln25_reg_6933_pp0_iter1_reg, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln43_fu_6691_p1, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2, ap_block_pp2_stage0, ap_block_pp4_stage0, ap_block_pp0_stage0, zext_ln544_fu_6897_p1)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_address0 <= zext_ln544_fu_6897_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            sorting_value_V_address0 <= zext_ln43_fu_6691_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sorting_value_V_address0 <= zext_ln25_reg_6933_pp0_iter1_reg(8 - 1 downto 0);
        else 
            sorting_value_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_value_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            sorting_value_V_ce0 <= ap_const_logic_1;
        else 
            sorting_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_d0_assign_proc : process(in_value_V_load_reg_6949, previous_sorting_val_3_reg_7104, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2, ap_block_pp4_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_d0 <= previous_sorting_val_3_reg_7104;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sorting_value_V_d0 <= in_value_V_load_reg_6949;
        else 
            sorting_value_V_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    sorting_value_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln23_reg_6924_pp0_iter1_reg, ap_block_pp4_stage0_11001, icmp_ln67_reg_7057_pp4_iter2_reg, ap_enable_reg_pp4_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7057_pp4_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1)) or ((icmp_ln23_reg_6924_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            sorting_value_V_we0 <= ap_const_logic_1;
        else 
            sorting_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_6652_p3 <= op2_assign_i_reg_678(5 downto 5);
    trunc_ln321_fu_6676_p1 <= i_0_i_i_reg_866(4 - 1 downto 0);
    trunc_ln60_fu_6765_p1 <= i6_0_i_i_reg_3882(4 - 1 downto 0);
    zext_ln25_fu_6646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_i_reg_295),64));
    zext_ln29_fu_6660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_assign_i_reg_678),32));
    zext_ln43_fu_6691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j5_0_i_i_reg_1757),64));
    zext_ln544_fu_6897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(location_curr_V_fu_6891_p3),64));
    zext_ln69_fu_6844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_0_i_i_reg_4720),64));
end behav;
