Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/calvin_megha_lab3/Lab3/test_timer_isim_beh.exe -prj C:/Users/152/Desktop/calvin_megha_lab3/Lab3/test_timer_beh.prj work.test_timer work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/calvin_megha_lab3/Lab3/display.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/calvin_megha_lab3/Lab3/counter.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/calvin_megha_lab3/Lab3/clk_module.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/calvin_megha_lab3/Lab3/Timer.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/calvin_megha_lab3/Lab3/test_timer.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_module
Compiling module counter
Compiling module display
Compiling module Timer
Compiling module test_timer
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/152/Desktop/calvin_megha_lab3/Lab3/test_timer_isim_beh.exe
Fuse Memory Usage: 27236 KB
Fuse CPU Usage: 561 ms
