
TP1/EscaleraMecanica/out/EscaleraMecanica.elf:     file format elf32-littlearm
TP1/EscaleraMecanica/out/EscaleraMecanica.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001355

Program Header:
0x70000001 off    0x000119c0 vaddr 0x1a0019c0 paddr 0x1a0019c0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010038 vaddr 0x10000038 paddr 0x10000038 align 2**16
         filesz 0x00000000 memsz 0x00000024 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000019c8 memsz 0x000019c8 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0019c8 align 2**16
         filesz 0x00000038 memsz 0x00000038 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019c0  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  10000000  1a0019c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020038  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020038  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020038  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
  6 .bss          00000024  10000038  10000038  00010038  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020038  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020038  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020038  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0019c0  1a0019c0  000119c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020038  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020038  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020038  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020038  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020038  2**2
                  CONTENTS
 17 .noinit       00000000  1000005c  1000005c  00020038  2**2
                  CONTENTS
 18 .debug_info   00010c84  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002bcd  00000000  00000000  00030cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    0000648a  00000000  00000000  00033889  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000888  00000000  00000000  00039d13  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000008b0  00000000  00000000  0003a59b  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000855b  00000000  00000000  0003ae4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000aad2  00000000  00000000  000433a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001e208  00000000  00000000  0004de78  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  0006c080  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000034  00000000  00000000  0006c0e8  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001568  00000000  00000000  0006c11c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000038 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0019c0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
1000005c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 EscaleraMecanica.c
1a000300 l     F .text	0000000c clearInEvents
1a00030c l     F .text	0000000a enseq_main_region_FINALIZ__BAJADA_default
1a000316 l     F .text	0000000a enseq_main_region_FINALIZ__SUBIDA_default
1a000320 l     F .text	00000008 exseq_main_region_STOP
1a000328 l     F .text	00000008 exseq_main_region_SUBIR
1a000330 l     F .text	00000008 exseq_main_region_BAJAR
1a000338 l     F .text	00000008 exseq_main_region_FINALIZ__BAJADA
1a000340 l     F .text	00000008 exseq_main_region_FINALIZ__SUBIDA
1a000348 l     F .text	0000000a exseq_Luz_ROJA___FRENADO
1a000352 l     F .text	0000000a exseq_Luz_VERDE___FUNCIONANDO
1a00035c l     F .text	00000004 react
1a000360 l     F .text	0000002c main_region_SUBIR_react
1a00038c l     F .text	0000002c main_region_BAJAR_react
1a0003b8 l     F .text	00000012 enact_main_region_STOP
1a0003ca l     F .text	00000012 enseq_main_region_STOP_default
1a0003dc l     F .text	00000008 react_main_region__entry_Default
1a0003e4 l     F .text	00000008 enseq_main_region_default
1a0003ec l     F .text	0000000c enact_Luz_ROJA___FRENADO
1a0003f8 l     F .text	00000012 enseq_Luz_ROJA___FRENADO_default
1a00040a l     F .text	00000008 react_Luz__entry_Default
1a000412 l     F .text	00000008 enseq_Luz_default
1a00041a l     F .text	0000001e Luz_VERDE___FUNCIONANDO_react
1a000438 l     F .text	0000000c enact_main_region_BAJAR
1a000444 l     F .text	00000012 enseq_main_region_BAJAR_default
1a000456 l     F .text	00000034 main_region_FINALIZ__BAJADA_react
1a00048a l     F .text	0000000c enact_main_region_SUBIR
1a000496 l     F .text	00000012 enseq_main_region_SUBIR_default
1a0004a8 l     F .text	00000040 main_region_STOP_react
1a0004e8 l     F .text	00000034 main_region_FINALIZ__SUBIDA_react
1a00051c l     F .text	0000000c enact_Luz_VERDE___FUNCIONANDO
1a000528 l     F .text	00000012 enseq_Luz_VERDE___FUNCIONANDO_default
1a00053a l     F .text	0000001e Luz_ROJA___FRENADO_react
00000000 l    df *ABS*	00000000 board.c
1a000624 l     F .text	00000044 Board_LED_Init
1a000668 l     F .text	00000040 Board_TEC_Init
1a0006a8 l     F .text	00000040 Board_GPIO_Init
1a0006e8 l     F .text	00000030 Board_ADC_Init
1a000718 l     F .text	00000038 Board_SPI_Init
1a000750 l     F .text	00000024 Board_I2C_Init
1a00184c l     O .text	00000008 GpioButtons
1a001854 l     O .text	0000000c GpioLeds
1a001860 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001878 l     O .text	00000004 InitClkStates
1a00187c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0008c8 l     F .text	0000002c Chip_UART_GetIndex
1a0018f0 l     O .text	00000008 UART_BClock
1a0018f8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000a24 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000a38 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000aec l     F .text	000000a0 pll_calc_divs
1a000b8c l     F .text	0000010c pll_get_frac
1a000c98 l     F .text	0000004c Chip_Clock_FindBaseClock
1a000f0c l     F .text	00000022 Chip_Clock_GetDivRate
10000038 l     O .bss	00000008 audio_usb_pll_freq
1a00190c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001978 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001264 l     F .text	00000014 Chip_SSP_GetClockIndex
1a001278 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 EscaleraMecanicaRequired.c
00000000 l    df *ABS*	00000000 main.c
10000044 l     O .bss	00000014 statechart
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a0019c0 l       .bss_RAM5	00000000 __init_array_end
1a0019c0 l       .bss_RAM5	00000000 __preinit_array_end
1a0019c0 l       .bss_RAM5	00000000 __init_array_start
1a0019c0 l       .bss_RAM5	00000000 __preinit_array_start
1a000d30 g     F .text	0000001c Chip_Clock_GetDividerSource
10000040 g     O .bss	00000001 SysTick_Time_Flag
1a000178  w    F .text	00000002 TIMER2_IRQHandler
1a000618 g     F .text	00000006 escaleraMecanicaIface_raise_evPresionS1
1a000186  w    F .text	00000002 DebugMon_Handler
1a000178  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000178  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000178  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000178  w    F .text	00000002 I2C0_IRQHandler
1a00017c  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000ade g     F .text	0000000c Chip_ADC_SetResolution
1a001438 g     F .text	0000000c SysTick_Handler
1a001350  w    F .text	00000002 initialise_monitor_handles
1a000178  w    F .text	00000002 SDIO_IRQHandler
1a000178  w    F .text	00000002 ATIMER_IRQHandler
1a000188  w    F .text	00000002 PendSV_Handler
1a00017a  w    F .text	00000002 NMI_Handler
1a0019c8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000178  w    F .text	00000002 I2C1_IRQHandler
1a000178  w    F .text	00000002 UART1_IRQHandler
1a000178  w    F .text	00000002 GPIO5_IRQHandler
1a000178  w    F .text	00000002 CAN1_IRQHandler
53ff6530 g       *ABS*	00000000 __valid_user_code_checksum
1a0019c8 g       .ARM.exidx	00000000 _etext
1a000178  w    F .text	00000002 USB1_IRQHandler
1a000178  w    F .text	00000002 I2S0_IRQHandler
1a001418 g     F .text	0000001c escaleraMecanicaIface_opStop
1a000178  w    F .text	00000002 TIMER3_IRQHandler
1a000fae g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a000178  w    F .text	00000002 SGPIO_IRQHandler
1a0014ec g     F .text	00000000 .hidden __aeabi_uldivmod
1000005c g       .noinit	00000000 _noinit
10000058 g     O .bss	00000004 SystemCoreClock
1a0008f4 g     F .text	00000054 Chip_UART_Init
1a000178  w    F .text	00000002 ADC0_IRQHandler
1a000182  w    F .text	00000002 UsageFault_Handler
1a00102c g     F .text	0000004c Chip_Clock_GetRate
1a000178  w    F .text	00000002 GPIO6_IRQHandler
1a000850 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001434 g     F .text	00000002 escaleraMecanicaIface_opLuzRoja
1a0013e0 g     F .text	0000001c escaleraMecanicaIface_opSubir
1a00151c g     F .text	000002d0 .hidden __udivmoddi4
1a001848 g     O .text	00000004 ExtRateIn
1a000178  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000178  w    F .text	00000002 GPIO1_IRQHandler
1a000178  w    F .text	00000002 SSP0_IRQHandler
1a0019c0 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0017f0 g     F .text	00000048 __libc_init_array
1a000178  w    F .text	00000002 ADC1_IRQHandler
1a0007bc g     F .text	00000030 Board_Init
1a0013de  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000178  w    F .text	00000002 RTC_IRQHandler
1000005c g       .bss	00000000 _ebss
1a000178  w    F .text	00000002 TIMER0_IRQHandler
1a001354 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000178  w    F .text	00000002 SPI_IRQHandler
1a00122c g     F .text	00000038 Chip_I2C_SetClockRate
1a000178  w    F .text	00000002 LCD_IRQHandler
1a000ce4 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a000178  w    F .text	00000002 TIMER1_IRQHandler
1a001208 g     F .text	00000024 Chip_I2C_Init
1a000178  w    F .text	00000002 UART2_IRQHandler
1a000ea0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001290 g     F .text	00000012 Chip_SSP_SetClockRate
1a000178  w    F .text	00000002 GPIO2_IRQHandler
1a000f88 g     F .text	00000026 Chip_Clock_GetBaseClock
10000038 g       .bss	00000000 _bss
1a000aac g     F .text	00000032 Chip_ADC_SetSampleRate
1a000178  w    F .text	00000002 I2S1_IRQHandler
1a0012a2 g     F .text	0000003e Chip_SSP_SetBitRate
1a0011e4 g     F .text	00000002 Chip_GPIO_Init
1a001874 g     O .text	00000004 OscRateIn
1000005c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000178  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00061e g     F .text	00000006 escaleraMecanicaIface_raise_evPresionS2
1a0017ec  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001436 g     F .text	00000002 escaleraMecanicaIface_opLuzVerde
1a000178  w    F .text	00000002 USB0_IRQHandler
1a000178  w    F .text	00000002 GPIO3_IRQHandler
1a000178  w    F .text	00000002 SCT_IRQHandler
1a000d4c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001838 g     F .text	00000010 memset
1a00017e  w    F .text	00000002 MemManage_Handler
1a00146c g     F .text	00000080 main
1a000178  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000184  w    F .text	00000002 SVC_Handler
1a000178  w    F .text	00000002 GPIO7_IRQHandler
1a000fbc g     F .text	0000003c Chip_Clock_EnableOpts
1a00058c g     F .text	0000008c escaleraMecanica_runCycle
1a000d68 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000e20 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001318 g     F .text	00000038 SystemInit
1a000178  w    F .text	00000002 SPIFI_IRQHandler
1a000178  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0013dc  w    F .text	00000002 _fini
1a000a6c g     F .text	00000040 Chip_ADC_Init
1a000818 g     F .text	00000038 Board_SetupMuxing
1a001444 g     F .text	00000026 Buttons_GetStatus_
1a000948 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000178  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000178  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a0012e0 g     F .text	00000038 Chip_SSP_Init
1a000178  w    F .text	00000002 GINT0_IRQHandler
1a000178  w    F .text	00000002 DAC_IRQHandler
1a000774 g     F .text	00000024 Board_Debug_Init
10000038 g       .data	00000000 _edata
1a0013fc g     F .text	0000001c escaleraMecanicaIface_opBajar
1a0011e8 g     F .text	00000020 Chip_I2C_EventHandler
1a000178  w    F .text	00000002 M0SUB_IRQHandler
1a00108c g     F .text	00000158 Chip_SetupCoreClock
1a000178  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a001078 g     F .text	00000014 SystemCoreClockUpdate
1a000178  w    F .text	00000002 DMA_IRQHandler
1a000178  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0007ec g     F .text	0000002c Board_TEC_GetStatus
1a0017ec  w    F .text	00000002 .hidden __aeabi_idiv0
1a000180  w    F .text	00000002 BusFault_Handler
1a000558 g     F .text	00000022 escaleraMecanica_init
1a000ff8 g     F .text	00000034 Chip_Clock_Enable
1a000178  w    F .text	00000002 UART3_IRQHandler
1a000178  w    F .text	00000002 MCPWM_IRQHandler
1a000798 g     F .text	00000024 Board_LED_Set
1a000178  w    F .text	00000002 M0APP_IRQHandler
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a000178  w    F .text	00000002 GINT1_IRQHandler
1a00057a g     F .text	00000010 escaleraMecanica_enter
1a000f30 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000178  w    F .text	00000002 GPIO4_IRQHandler
1a0008bc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 55 13 00 1a 7b 01 00 1a 7d 01 00 1a     ....U...{...}...
1a000010:	7f 01 00 1a 81 01 00 1a 83 01 00 1a 30 65 ff 53     ............0e.S
	...
1a00002c:	85 01 00 1a 87 01 00 1a 00 00 00 00 89 01 00 1a     ................
1a00003c:	39 14 00 1a                                         9...

1a000040 <g_pfnVendorVectors>:
1a000040:	79 01 00 1a 79 01 00 1a 79 01 00 1a 00 00 00 00     y...y...y.......
1a000050:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000060:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000070:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000080:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000090:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000a0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000b0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000c0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000d0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000e0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000f0:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000100:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000110:	79 01 00 1a                                         y...

1a000114 <__data_section_table>:
1a000114:	1a0019c8 	.word	0x1a0019c8
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000038 	.word	0x00000038
1a000120:	1a0019c8 	.word	0x1a0019c8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0019c8 	.word	0x1a0019c8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0019c8 	.word	0x1a0019c8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0019c8 	.word	0x1a0019c8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000038 	.word	0x10000038
1a000154:	00000024 	.word	0x00000024
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <ADC0_IRQHandler>

1a00017a <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <NMI_Handler>

1a00017c <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>

1a00017e <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <MemManage_Handler>

1a000180 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <BusFault_Handler>

1a000182 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler>

1a000184 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <SVC_Handler>

1a000186 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler>

1a000188 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a00018a:	e7fe      	b.n	1a00018a <PendSV_Handler+0x2>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
        *pulDest++ = 0;
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
}
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <clearInEvents>:
	return result;
}

static void clearInEvents(EscaleraMecanica* handle)
{
	handle->iface.evPresionS1_raised = bool_false;
1a000300:	2300      	movs	r3, #0
1a000302:	7203      	strb	r3, [r0, #8]
	handle->iface.evPresionS2_raised = bool_false;
1a000304:	7243      	strb	r3, [r0, #9]
	handle->internal.siRojo_raised = bool_false;
1a000306:	7403      	strb	r3, [r0, #16]
	handle->internal.siVerde_raised = bool_false;
1a000308:	7443      	strb	r3, [r0, #17]
}
1a00030a:	4770      	bx	lr

1a00030c <enseq_main_region_FINALIZ__BAJADA_default>:

/* 'default' enter sequence for state FINALIZÓ BAJADA */
static void enseq_main_region_FINALIZ__BAJADA_default(EscaleraMecanica* handle)
{
	/* 'default' enter sequence for state FINALIZÓ BAJADA */
	handle->stateConfVector[0] = EscaleraMecanica_main_region_FINALIZ__BAJADA;
1a00030c:	2304      	movs	r3, #4
1a00030e:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a000310:	2300      	movs	r3, #0
1a000312:	6043      	str	r3, [r0, #4]
}
1a000314:	4770      	bx	lr

1a000316 <enseq_main_region_FINALIZ__SUBIDA_default>:

/* 'default' enter sequence for state FINALIZÓ SUBIDA */
static void enseq_main_region_FINALIZ__SUBIDA_default(EscaleraMecanica* handle)
{
	/* 'default' enter sequence for state FINALIZÓ SUBIDA */
	handle->stateConfVector[0] = EscaleraMecanica_main_region_FINALIZ__SUBIDA;
1a000316:	2305      	movs	r3, #5
1a000318:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a00031a:	2300      	movs	r3, #0
1a00031c:	6043      	str	r3, [r0, #4]
}
1a00031e:	4770      	bx	lr

1a000320 <exseq_main_region_STOP>:

/* Default exit sequence for state STOP */
static void exseq_main_region_STOP(EscaleraMecanica* handle)
{
	/* Default exit sequence for state STOP */
	handle->stateConfVector[0] = EscaleraMecanica_last_state;
1a000320:	2300      	movs	r3, #0
1a000322:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a000324:	6043      	str	r3, [r0, #4]
}
1a000326:	4770      	bx	lr

1a000328 <exseq_main_region_SUBIR>:

/* Default exit sequence for state SUBIR */
static void exseq_main_region_SUBIR(EscaleraMecanica* handle)
{
	/* Default exit sequence for state SUBIR */
	handle->stateConfVector[0] = EscaleraMecanica_last_state;
1a000328:	2300      	movs	r3, #0
1a00032a:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a00032c:	6043      	str	r3, [r0, #4]
}
1a00032e:	4770      	bx	lr

1a000330 <exseq_main_region_BAJAR>:

/* Default exit sequence for state BAJAR */
static void exseq_main_region_BAJAR(EscaleraMecanica* handle)
{
	/* Default exit sequence for state BAJAR */
	handle->stateConfVector[0] = EscaleraMecanica_last_state;
1a000330:	2300      	movs	r3, #0
1a000332:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a000334:	6043      	str	r3, [r0, #4]
}
1a000336:	4770      	bx	lr

1a000338 <exseq_main_region_FINALIZ__BAJADA>:

/* Default exit sequence for state FINALIZÓ BAJADA */
static void exseq_main_region_FINALIZ__BAJADA(EscaleraMecanica* handle)
{
	/* Default exit sequence for state FINALIZÓ BAJADA */
	handle->stateConfVector[0] = EscaleraMecanica_last_state;
1a000338:	2300      	movs	r3, #0
1a00033a:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a00033c:	6043      	str	r3, [r0, #4]
}
1a00033e:	4770      	bx	lr

1a000340 <exseq_main_region_FINALIZ__SUBIDA>:

/* Default exit sequence for state FINALIZÓ SUBIDA */
static void exseq_main_region_FINALIZ__SUBIDA(EscaleraMecanica* handle)
{
	/* Default exit sequence for state FINALIZÓ SUBIDA */
	handle->stateConfVector[0] = EscaleraMecanica_last_state;
1a000340:	2300      	movs	r3, #0
1a000342:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a000344:	6043      	str	r3, [r0, #4]
}
1a000346:	4770      	bx	lr

1a000348 <exseq_Luz_ROJA___FRENADO>:

/* Default exit sequence for state ROJA - FRENADO */
static void exseq_Luz_ROJA___FRENADO(EscaleraMecanica* handle)
{
	/* Default exit sequence for state ROJA - FRENADO */
	handle->stateConfVector[1] = EscaleraMecanica_last_state;
1a000348:	2300      	movs	r3, #0
1a00034a:	7043      	strb	r3, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a00034c:	2301      	movs	r3, #1
1a00034e:	6043      	str	r3, [r0, #4]
}
1a000350:	4770      	bx	lr

1a000352 <exseq_Luz_VERDE___FUNCIONANDO>:

/* Default exit sequence for state VERDE - FUNCIONANDO */
static void exseq_Luz_VERDE___FUNCIONANDO(EscaleraMecanica* handle)
{
	/* Default exit sequence for state VERDE - FUNCIONANDO */
	handle->stateConfVector[1] = EscaleraMecanica_last_state;
1a000352:	2300      	movs	r3, #0
1a000354:	7043      	strb	r3, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000356:	2301      	movs	r3, #1
1a000358:	6043      	str	r3, [r0, #4]
}
1a00035a:	4770      	bx	lr

1a00035c <react>:

static sc_boolean react(EscaleraMecanica* handle) {
	/* State machine reactions. */
	SC_UNUSED(handle);
	return bool_false;
}
1a00035c:	2000      	movs	r0, #0
1a00035e:	4770      	bx	lr

1a000360 <main_region_SUBIR_react>:
			}
		} 
	} return did_transition;
}

static sc_boolean main_region_SUBIR_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a000360:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state SUBIR. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a000362:	460c      	mov	r4, r1
1a000364:	b131      	cbz	r1, 1a000374 <main_region_SUBIR_react+0x14>
1a000366:	4605      	mov	r5, r0
	{ 
		if ((react(handle)) == (bool_false))
1a000368:	f7ff fff8 	bl	1a00035c <react>
1a00036c:	b910      	cbnz	r0, 1a000374 <main_region_SUBIR_react+0x14>
		{ 
			if (handle->iface.evPresionS1_raised == bool_true)
1a00036e:	7a2b      	ldrb	r3, [r5, #8]
1a000370:	b913      	cbnz	r3, 1a000378 <main_region_SUBIR_react+0x18>
				exseq_main_region_SUBIR(handle);
				handle->iface.personas--;
				enseq_main_region_FINALIZ__SUBIDA_default(handle);
			}  else
			{
				did_transition = bool_false;
1a000372:	2400      	movs	r4, #0
			}
		} 
	} return did_transition;
}
1a000374:	4620      	mov	r0, r4
1a000376:	bd38      	pop	{r3, r4, r5, pc}
				exseq_main_region_SUBIR(handle);
1a000378:	4628      	mov	r0, r5
1a00037a:	f7ff ffd5 	bl	1a000328 <exseq_main_region_SUBIR>
				handle->iface.personas--;
1a00037e:	68eb      	ldr	r3, [r5, #12]
1a000380:	3b01      	subs	r3, #1
1a000382:	60eb      	str	r3, [r5, #12]
				enseq_main_region_FINALIZ__SUBIDA_default(handle);
1a000384:	4628      	mov	r0, r5
1a000386:	f7ff ffc6 	bl	1a000316 <enseq_main_region_FINALIZ__SUBIDA_default>
1a00038a:	e7f3      	b.n	1a000374 <main_region_SUBIR_react+0x14>

1a00038c <main_region_BAJAR_react>:

static sc_boolean main_region_BAJAR_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a00038c:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state BAJAR. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a00038e:	460c      	mov	r4, r1
1a000390:	b131      	cbz	r1, 1a0003a0 <main_region_BAJAR_react+0x14>
1a000392:	4605      	mov	r5, r0
	{ 
		if ((react(handle)) == (bool_false))
1a000394:	f7ff ffe2 	bl	1a00035c <react>
1a000398:	b910      	cbnz	r0, 1a0003a0 <main_region_BAJAR_react+0x14>
		{ 
			if (handle->iface.evPresionS2_raised == bool_true)
1a00039a:	7a6b      	ldrb	r3, [r5, #9]
1a00039c:	b913      	cbnz	r3, 1a0003a4 <main_region_BAJAR_react+0x18>
				exseq_main_region_BAJAR(handle);
				handle->iface.personas--;
				enseq_main_region_FINALIZ__BAJADA_default(handle);
			}  else
			{
				did_transition = bool_false;
1a00039e:	2400      	movs	r4, #0
			}
		} 
	} return did_transition;
}
1a0003a0:	4620      	mov	r0, r4
1a0003a2:	bd38      	pop	{r3, r4, r5, pc}
				exseq_main_region_BAJAR(handle);
1a0003a4:	4628      	mov	r0, r5
1a0003a6:	f7ff ffc3 	bl	1a000330 <exseq_main_region_BAJAR>
				handle->iface.personas--;
1a0003aa:	68eb      	ldr	r3, [r5, #12]
1a0003ac:	3b01      	subs	r3, #1
1a0003ae:	60eb      	str	r3, [r5, #12]
				enseq_main_region_FINALIZ__BAJADA_default(handle);
1a0003b0:	4628      	mov	r0, r5
1a0003b2:	f7ff ffab 	bl	1a00030c <enseq_main_region_FINALIZ__BAJADA_default>
1a0003b6:	e7f3      	b.n	1a0003a0 <main_region_BAJAR_react+0x14>

1a0003b8 <enact_main_region_STOP>:
{
1a0003b8:	b510      	push	{r4, lr}
1a0003ba:	4604      	mov	r4, r0
	escaleraMecanicaIface_opStop(handle, ESCALERAMECANICA_ESCALERAMECANICAIFACE_STOP, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ON);
1a0003bc:	2201      	movs	r2, #1
1a0003be:	4611      	mov	r1, r2
1a0003c0:	f001 f82a 	bl	1a001418 <escaleraMecanicaIface_opStop>
	handle->iface.personas = 1;
1a0003c4:	2301      	movs	r3, #1
1a0003c6:	60e3      	str	r3, [r4, #12]
}
1a0003c8:	bd10      	pop	{r4, pc}

1a0003ca <enseq_main_region_STOP_default>:
{
1a0003ca:	b510      	push	{r4, lr}
1a0003cc:	4604      	mov	r4, r0
	enact_main_region_STOP(handle);
1a0003ce:	f7ff fff3 	bl	1a0003b8 <enact_main_region_STOP>
	handle->stateConfVector[0] = EscaleraMecanica_main_region_STOP;
1a0003d2:	2301      	movs	r3, #1
1a0003d4:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a0003d6:	2300      	movs	r3, #0
1a0003d8:	6063      	str	r3, [r4, #4]
}
1a0003da:	bd10      	pop	{r4, pc}

1a0003dc <react_main_region__entry_Default>:
{
1a0003dc:	b508      	push	{r3, lr}
	enseq_main_region_STOP_default(handle);
1a0003de:	f7ff fff4 	bl	1a0003ca <enseq_main_region_STOP_default>
}
1a0003e2:	bd08      	pop	{r3, pc}

1a0003e4 <enseq_main_region_default>:
{
1a0003e4:	b508      	push	{r3, lr}
	react_main_region__entry_Default(handle);
1a0003e6:	f7ff fff9 	bl	1a0003dc <react_main_region__entry_Default>
}
1a0003ea:	bd08      	pop	{r3, pc}

1a0003ec <enact_Luz_ROJA___FRENADO>:
{
1a0003ec:	b508      	push	{r3, lr}
	escaleraMecanicaIface_opLuzRoja(handle, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ONOFF, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ON);
1a0003ee:	2201      	movs	r2, #1
1a0003f0:	4611      	mov	r1, r2
1a0003f2:	f001 f81f 	bl	1a001434 <escaleraMecanicaIface_opLuzRoja>
}
1a0003f6:	bd08      	pop	{r3, pc}

1a0003f8 <enseq_Luz_ROJA___FRENADO_default>:
{
1a0003f8:	b510      	push	{r4, lr}
1a0003fa:	4604      	mov	r4, r0
	enact_Luz_ROJA___FRENADO(handle);
1a0003fc:	f7ff fff6 	bl	1a0003ec <enact_Luz_ROJA___FRENADO>
	handle->stateConfVector[1] = EscaleraMecanica_Luz_ROJA___FRENADO;
1a000400:	2306      	movs	r3, #6
1a000402:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000404:	2301      	movs	r3, #1
1a000406:	6063      	str	r3, [r4, #4]
}
1a000408:	bd10      	pop	{r4, pc}

1a00040a <react_Luz__entry_Default>:
{
1a00040a:	b508      	push	{r3, lr}
	enseq_Luz_ROJA___FRENADO_default(handle);
1a00040c:	f7ff fff4 	bl	1a0003f8 <enseq_Luz_ROJA___FRENADO_default>
}
1a000410:	bd08      	pop	{r3, pc}

1a000412 <enseq_Luz_default>:
{
1a000412:	b508      	push	{r3, lr}
	react_Luz__entry_Default(handle);
1a000414:	f7ff fff9 	bl	1a00040a <react_Luz__entry_Default>
}
1a000418:	bd08      	pop	{r3, pc}

1a00041a <Luz_VERDE___FUNCIONANDO_react>:
			did_transition = bool_false;
		}
	} return did_transition;
}

static sc_boolean Luz_VERDE___FUNCIONANDO_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a00041a:	b538      	push	{r3, r4, r5, lr}
	/* The reactions of state VERDE - FUNCIONANDO. */
	sc_boolean did_transition = try_transition;
	if (try_transition == bool_true)
1a00041c:	460c      	mov	r4, r1
1a00041e:	b119      	cbz	r1, 1a000428 <Luz_VERDE___FUNCIONANDO_react+0xe>
1a000420:	4605      	mov	r5, r0
	{ 
		if (handle->internal.siRojo_raised == bool_true)
1a000422:	7c03      	ldrb	r3, [r0, #16]
1a000424:	b913      	cbnz	r3, 1a00042c <Luz_VERDE___FUNCIONANDO_react+0x12>
		{ 
			exseq_Luz_VERDE___FUNCIONANDO(handle);
			enseq_Luz_ROJA___FRENADO_default(handle);
		}  else
		{
			did_transition = bool_false;
1a000426:	2400      	movs	r4, #0
		}
	} return did_transition;
}
1a000428:	4620      	mov	r0, r4
1a00042a:	bd38      	pop	{r3, r4, r5, pc}
			exseq_Luz_VERDE___FUNCIONANDO(handle);
1a00042c:	f7ff ff91 	bl	1a000352 <exseq_Luz_VERDE___FUNCIONANDO>
			enseq_Luz_ROJA___FRENADO_default(handle);
1a000430:	4628      	mov	r0, r5
1a000432:	f7ff ffe1 	bl	1a0003f8 <enseq_Luz_ROJA___FRENADO_default>
1a000436:	e7f7      	b.n	1a000428 <Luz_VERDE___FUNCIONANDO_react+0xe>

1a000438 <enact_main_region_BAJAR>:
{
1a000438:	b508      	push	{r3, lr}
	escaleraMecanicaIface_opBajar(handle, ESCALERAMECANICA_ESCALERAMECANICAIFACE_BAJAR, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ON);
1a00043a:	2201      	movs	r2, #1
1a00043c:	2100      	movs	r1, #0
1a00043e:	f000 ffdd 	bl	1a0013fc <escaleraMecanicaIface_opBajar>
}
1a000442:	bd08      	pop	{r3, pc}

1a000444 <enseq_main_region_BAJAR_default>:
{
1a000444:	b510      	push	{r4, lr}
1a000446:	4604      	mov	r4, r0
	enact_main_region_BAJAR(handle);
1a000448:	f7ff fff6 	bl	1a000438 <enact_main_region_BAJAR>
	handle->stateConfVector[0] = EscaleraMecanica_main_region_BAJAR;
1a00044c:	2303      	movs	r3, #3
1a00044e:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a000450:	2300      	movs	r3, #0
1a000452:	6063      	str	r3, [r4, #4]
}
1a000454:	bd10      	pop	{r4, pc}

1a000456 <main_region_FINALIZ__BAJADA_react>:
static sc_boolean main_region_FINALIZ__BAJADA_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a000456:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a000458:	460d      	mov	r5, r1
1a00045a:	b169      	cbz	r1, 1a000478 <main_region_FINALIZ__BAJADA_react+0x22>
1a00045c:	4604      	mov	r4, r0
		if ((react(handle)) == (bool_false))
1a00045e:	f7ff ff7d 	bl	1a00035c <react>
1a000462:	b948      	cbnz	r0, 1a000478 <main_region_FINALIZ__BAJADA_react+0x22>
			if ((handle->iface.personas) == (0))
1a000464:	68e3      	ldr	r3, [r4, #12]
1a000466:	b94b      	cbnz	r3, 1a00047c <main_region_FINALIZ__BAJADA_react+0x26>
				exseq_main_region_FINALIZ__BAJADA(handle);
1a000468:	4620      	mov	r0, r4
1a00046a:	f7ff ff65 	bl	1a000338 <exseq_main_region_FINALIZ__BAJADA>
				handle->internal.siRojo_raised = bool_true;
1a00046e:	2301      	movs	r3, #1
1a000470:	7423      	strb	r3, [r4, #16]
				enseq_main_region_STOP_default(handle);
1a000472:	4620      	mov	r0, r4
1a000474:	f7ff ffa9 	bl	1a0003ca <enseq_main_region_STOP_default>
}
1a000478:	4628      	mov	r0, r5
1a00047a:	bd38      	pop	{r3, r4, r5, pc}
					exseq_main_region_FINALIZ__BAJADA(handle);
1a00047c:	4620      	mov	r0, r4
1a00047e:	f7ff ff5b 	bl	1a000338 <exseq_main_region_FINALIZ__BAJADA>
					enseq_main_region_BAJAR_default(handle);
1a000482:	4620      	mov	r0, r4
1a000484:	f7ff ffde 	bl	1a000444 <enseq_main_region_BAJAR_default>
1a000488:	e7f6      	b.n	1a000478 <main_region_FINALIZ__BAJADA_react+0x22>

1a00048a <enact_main_region_SUBIR>:
{
1a00048a:	b508      	push	{r3, lr}
	escaleraMecanicaIface_opSubir(handle, ESCALERAMECANICA_ESCALERAMECANICAIFACE_SUBIR, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ON);
1a00048c:	2201      	movs	r2, #1
1a00048e:	4611      	mov	r1, r2
1a000490:	f000 ffa6 	bl	1a0013e0 <escaleraMecanicaIface_opSubir>
}
1a000494:	bd08      	pop	{r3, pc}

1a000496 <enseq_main_region_SUBIR_default>:
{
1a000496:	b510      	push	{r4, lr}
1a000498:	4604      	mov	r4, r0
	enact_main_region_SUBIR(handle);
1a00049a:	f7ff fff6 	bl	1a00048a <enact_main_region_SUBIR>
	handle->stateConfVector[0] = EscaleraMecanica_main_region_SUBIR;
1a00049e:	2302      	movs	r3, #2
1a0004a0:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a0004a2:	2300      	movs	r3, #0
1a0004a4:	6063      	str	r3, [r4, #4]
}
1a0004a6:	bd10      	pop	{r4, pc}

1a0004a8 <main_region_STOP_react>:
static sc_boolean main_region_STOP_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a0004a8:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a0004aa:	460d      	mov	r5, r1
1a0004ac:	b141      	cbz	r1, 1a0004c0 <main_region_STOP_react+0x18>
1a0004ae:	4604      	mov	r4, r0
		if ((react(handle)) == (bool_false))
1a0004b0:	f7ff ff54 	bl	1a00035c <react>
1a0004b4:	b920      	cbnz	r0, 1a0004c0 <main_region_STOP_react+0x18>
			if (handle->iface.evPresionS1_raised == bool_true)
1a0004b6:	7a23      	ldrb	r3, [r4, #8]
1a0004b8:	b923      	cbnz	r3, 1a0004c4 <main_region_STOP_react+0x1c>
				if (handle->iface.evPresionS2_raised == bool_true)
1a0004ba:	7a63      	ldrb	r3, [r4, #9]
1a0004bc:	b95b      	cbnz	r3, 1a0004d6 <main_region_STOP_react+0x2e>
					did_transition = bool_false;
1a0004be:	2500      	movs	r5, #0
}
1a0004c0:	4628      	mov	r0, r5
1a0004c2:	bd38      	pop	{r3, r4, r5, pc}
				exseq_main_region_STOP(handle);
1a0004c4:	4620      	mov	r0, r4
1a0004c6:	f7ff ff2b 	bl	1a000320 <exseq_main_region_STOP>
				handle->internal.siVerde_raised = bool_true;
1a0004ca:	2301      	movs	r3, #1
1a0004cc:	7463      	strb	r3, [r4, #17]
				enseq_main_region_BAJAR_default(handle);
1a0004ce:	4620      	mov	r0, r4
1a0004d0:	f7ff ffb8 	bl	1a000444 <enseq_main_region_BAJAR_default>
1a0004d4:	e7f4      	b.n	1a0004c0 <main_region_STOP_react+0x18>
					exseq_main_region_STOP(handle);
1a0004d6:	4620      	mov	r0, r4
1a0004d8:	f7ff ff22 	bl	1a000320 <exseq_main_region_STOP>
					handle->internal.siVerde_raised = bool_true;
1a0004dc:	2301      	movs	r3, #1
1a0004de:	7463      	strb	r3, [r4, #17]
					enseq_main_region_SUBIR_default(handle);
1a0004e0:	4620      	mov	r0, r4
1a0004e2:	f7ff ffd8 	bl	1a000496 <enseq_main_region_SUBIR_default>
1a0004e6:	e7eb      	b.n	1a0004c0 <main_region_STOP_react+0x18>

1a0004e8 <main_region_FINALIZ__SUBIDA_react>:
static sc_boolean main_region_FINALIZ__SUBIDA_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a0004e8:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a0004ea:	460d      	mov	r5, r1
1a0004ec:	b169      	cbz	r1, 1a00050a <main_region_FINALIZ__SUBIDA_react+0x22>
1a0004ee:	4604      	mov	r4, r0
		if ((react(handle)) == (bool_false))
1a0004f0:	f7ff ff34 	bl	1a00035c <react>
1a0004f4:	b948      	cbnz	r0, 1a00050a <main_region_FINALIZ__SUBIDA_react+0x22>
			if ((handle->iface.personas) == (0))
1a0004f6:	68e3      	ldr	r3, [r4, #12]
1a0004f8:	b94b      	cbnz	r3, 1a00050e <main_region_FINALIZ__SUBIDA_react+0x26>
				exseq_main_region_FINALIZ__SUBIDA(handle);
1a0004fa:	4620      	mov	r0, r4
1a0004fc:	f7ff ff20 	bl	1a000340 <exseq_main_region_FINALIZ__SUBIDA>
				handle->internal.siRojo_raised = bool_true;
1a000500:	2301      	movs	r3, #1
1a000502:	7423      	strb	r3, [r4, #16]
				enseq_main_region_STOP_default(handle);
1a000504:	4620      	mov	r0, r4
1a000506:	f7ff ff60 	bl	1a0003ca <enseq_main_region_STOP_default>
}
1a00050a:	4628      	mov	r0, r5
1a00050c:	bd38      	pop	{r3, r4, r5, pc}
					exseq_main_region_FINALIZ__SUBIDA(handle);
1a00050e:	4620      	mov	r0, r4
1a000510:	f7ff ff16 	bl	1a000340 <exseq_main_region_FINALIZ__SUBIDA>
					enseq_main_region_SUBIR_default(handle);
1a000514:	4620      	mov	r0, r4
1a000516:	f7ff ffbe 	bl	1a000496 <enseq_main_region_SUBIR_default>
1a00051a:	e7f6      	b.n	1a00050a <main_region_FINALIZ__SUBIDA_react+0x22>

1a00051c <enact_Luz_VERDE___FUNCIONANDO>:
{
1a00051c:	b508      	push	{r3, lr}
	escaleraMecanicaIface_opLuzVerde(handle, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ONOFF, ESCALERAMECANICA_ESCALERAMECANICAIFACE_ON);
1a00051e:	2201      	movs	r2, #1
1a000520:	4611      	mov	r1, r2
1a000522:	f000 ff88 	bl	1a001436 <escaleraMecanicaIface_opLuzVerde>
}
1a000526:	bd08      	pop	{r3, pc}

1a000528 <enseq_Luz_VERDE___FUNCIONANDO_default>:
{
1a000528:	b510      	push	{r4, lr}
1a00052a:	4604      	mov	r4, r0
	enact_Luz_VERDE___FUNCIONANDO(handle);
1a00052c:	f7ff fff6 	bl	1a00051c <enact_Luz_VERDE___FUNCIONANDO>
	handle->stateConfVector[1] = EscaleraMecanica_Luz_VERDE___FUNCIONANDO;
1a000530:	2307      	movs	r3, #7
1a000532:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000534:	2301      	movs	r3, #1
1a000536:	6063      	str	r3, [r4, #4]
}
1a000538:	bd10      	pop	{r4, pc}

1a00053a <Luz_ROJA___FRENADO_react>:
static sc_boolean Luz_ROJA___FRENADO_react(EscaleraMecanica* handle, const sc_boolean try_transition) {
1a00053a:	b538      	push	{r3, r4, r5, lr}
	if (try_transition == bool_true)
1a00053c:	460c      	mov	r4, r1
1a00053e:	b119      	cbz	r1, 1a000548 <Luz_ROJA___FRENADO_react+0xe>
1a000540:	4605      	mov	r5, r0
		if (handle->internal.siVerde_raised == bool_true)
1a000542:	7c43      	ldrb	r3, [r0, #17]
1a000544:	b913      	cbnz	r3, 1a00054c <Luz_ROJA___FRENADO_react+0x12>
			did_transition = bool_false;
1a000546:	2400      	movs	r4, #0
}
1a000548:	4620      	mov	r0, r4
1a00054a:	bd38      	pop	{r3, r4, r5, pc}
			exseq_Luz_ROJA___FRENADO(handle);
1a00054c:	f7ff fefc 	bl	1a000348 <exseq_Luz_ROJA___FRENADO>
			enseq_Luz_VERDE___FUNCIONANDO_default(handle);
1a000550:	4628      	mov	r0, r5
1a000552:	f7ff ffe9 	bl	1a000528 <enseq_Luz_VERDE___FUNCIONANDO_default>
1a000556:	e7f7      	b.n	1a000548 <Luz_ROJA___FRENADO_react+0xe>

1a000558 <escaleraMecanica_init>:
{
1a000558:	b510      	push	{r4, lr}
1a00055a:	4604      	mov	r4, r0
	for (i = 0; i < ESCALERAMECANICA_MAX_ORTHOGONAL_STATES; ++i)
1a00055c:	2300      	movs	r3, #0
1a00055e:	e002      	b.n	1a000566 <escaleraMecanica_init+0xe>
		handle->stateConfVector[i] = EscaleraMecanica_last_state;
1a000560:	2200      	movs	r2, #0
1a000562:	54e2      	strb	r2, [r4, r3]
	for (i = 0; i < ESCALERAMECANICA_MAX_ORTHOGONAL_STATES; ++i)
1a000564:	3301      	adds	r3, #1
1a000566:	2b01      	cmp	r3, #1
1a000568:	ddfa      	ble.n	1a000560 <escaleraMecanica_init+0x8>
	handle->stateConfVectorPosition = 0;
1a00056a:	2300      	movs	r3, #0
1a00056c:	6063      	str	r3, [r4, #4]
	clearInEvents(handle);
1a00056e:	4620      	mov	r0, r4
1a000570:	f7ff fec6 	bl	1a000300 <clearInEvents>
	handle->iface.personas = 1;
1a000574:	2301      	movs	r3, #1
1a000576:	60e3      	str	r3, [r4, #12]
}
1a000578:	bd10      	pop	{r4, pc}

1a00057a <escaleraMecanica_enter>:
{
1a00057a:	b510      	push	{r4, lr}
1a00057c:	4604      	mov	r4, r0
	enseq_main_region_default(handle);
1a00057e:	f7ff ff31 	bl	1a0003e4 <enseq_main_region_default>
	enseq_Luz_default(handle);
1a000582:	4620      	mov	r0, r4
1a000584:	f7ff ff45 	bl	1a000412 <enseq_Luz_default>
}
1a000588:	bd10      	pop	{r4, pc}
1a00058a:	Address 0x000000001a00058a is out of bounds.


1a00058c <escaleraMecanica_runCycle>:
{
1a00058c:	b510      	push	{r4, lr}
1a00058e:	4604      	mov	r4, r0
	for (handle->stateConfVectorPosition = 0;
1a000590:	2300      	movs	r3, #0
1a000592:	6043      	str	r3, [r0, #4]
1a000594:	e006      	b.n	1a0005a4 <escaleraMecanica_runCycle+0x18>
			main_region_STOP_react(handle, bool_true);
1a000596:	2101      	movs	r1, #1
1a000598:	4620      	mov	r0, r4
1a00059a:	f7ff ff85 	bl	1a0004a8 <main_region_STOP_react>
		handle->stateConfVectorPosition++)
1a00059e:	6863      	ldr	r3, [r4, #4]
1a0005a0:	3301      	adds	r3, #1
1a0005a2:	6063      	str	r3, [r4, #4]
		handle->stateConfVectorPosition < ESCALERAMECANICA_MAX_ORTHOGONAL_STATES;
1a0005a4:	6863      	ldr	r3, [r4, #4]
	for (handle->stateConfVectorPosition = 0;
1a0005a6:	2b01      	cmp	r3, #1
1a0005a8:	d832      	bhi.n	1a000610 <escaleraMecanica_runCycle+0x84>
		switch (handle->stateConfVector[handle->stateConfVectorPosition])
1a0005aa:	5ce3      	ldrb	r3, [r4, r3]
1a0005ac:	3b01      	subs	r3, #1
1a0005ae:	2b06      	cmp	r3, #6
1a0005b0:	d8f5      	bhi.n	1a00059e <escaleraMecanica_runCycle+0x12>
1a0005b2:	a201      	add	r2, pc, #4	; (adr r2, 1a0005b8 <escaleraMecanica_runCycle+0x2c>)
1a0005b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a0005b8:	1a000597 	.word	0x1a000597
1a0005bc:	1a0005d5 	.word	0x1a0005d5
1a0005c0:	1a0005df 	.word	0x1a0005df
1a0005c4:	1a0005e9 	.word	0x1a0005e9
1a0005c8:	1a0005f3 	.word	0x1a0005f3
1a0005cc:	1a0005fd 	.word	0x1a0005fd
1a0005d0:	1a000607 	.word	0x1a000607
			main_region_SUBIR_react(handle, bool_true);
1a0005d4:	2101      	movs	r1, #1
1a0005d6:	4620      	mov	r0, r4
1a0005d8:	f7ff fec2 	bl	1a000360 <main_region_SUBIR_react>
			break;
1a0005dc:	e7df      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
			main_region_BAJAR_react(handle, bool_true);
1a0005de:	2101      	movs	r1, #1
1a0005e0:	4620      	mov	r0, r4
1a0005e2:	f7ff fed3 	bl	1a00038c <main_region_BAJAR_react>
			break;
1a0005e6:	e7da      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
			main_region_FINALIZ__BAJADA_react(handle, bool_true);
1a0005e8:	2101      	movs	r1, #1
1a0005ea:	4620      	mov	r0, r4
1a0005ec:	f7ff ff33 	bl	1a000456 <main_region_FINALIZ__BAJADA_react>
			break;
1a0005f0:	e7d5      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
			main_region_FINALIZ__SUBIDA_react(handle, bool_true);
1a0005f2:	2101      	movs	r1, #1
1a0005f4:	4620      	mov	r0, r4
1a0005f6:	f7ff ff77 	bl	1a0004e8 <main_region_FINALIZ__SUBIDA_react>
			break;
1a0005fa:	e7d0      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
			Luz_ROJA___FRENADO_react(handle, bool_true);
1a0005fc:	2101      	movs	r1, #1
1a0005fe:	4620      	mov	r0, r4
1a000600:	f7ff ff9b 	bl	1a00053a <Luz_ROJA___FRENADO_react>
			break;
1a000604:	e7cb      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
			Luz_VERDE___FUNCIONANDO_react(handle, bool_true);
1a000606:	2101      	movs	r1, #1
1a000608:	4620      	mov	r0, r4
1a00060a:	f7ff ff06 	bl	1a00041a <Luz_VERDE___FUNCIONANDO_react>
			break;
1a00060e:	e7c6      	b.n	1a00059e <escaleraMecanica_runCycle+0x12>
	clearInEvents(handle);
1a000610:	4620      	mov	r0, r4
1a000612:	f7ff fe75 	bl	1a000300 <clearInEvents>
}
1a000616:	bd10      	pop	{r4, pc}

1a000618 <escaleraMecanicaIface_raise_evPresionS1>:
	handle->iface.evPresionS1_raised = bool_true;
1a000618:	2301      	movs	r3, #1
1a00061a:	7203      	strb	r3, [r0, #8]
}
1a00061c:	4770      	bx	lr

1a00061e <escaleraMecanicaIface_raise_evPresionS2>:
	handle->iface.evPresionS2_raised = bool_true;
1a00061e:	2301      	movs	r3, #1
1a000620:	7243      	strb	r3, [r0, #9]
}
1a000622:	4770      	bx	lr

1a000624 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000624:	2200      	movs	r2, #0
1a000626:	2a05      	cmp	r2, #5
1a000628:	d819      	bhi.n	1a00065e <Board_LED_Init+0x3a>
{
1a00062a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00062c:	490c      	ldr	r1, [pc, #48]	; (1a000660 <Board_LED_Init+0x3c>)
1a00062e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000632:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000636:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000638:	4b0a      	ldr	r3, [pc, #40]	; (1a000664 <Board_LED_Init+0x40>)
1a00063a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00063e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000642:	2001      	movs	r0, #1
1a000644:	40a0      	lsls	r0, r4
1a000646:	4301      	orrs	r1, r0
1a000648:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a00064c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000650:	2100      	movs	r1, #0
1a000652:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000654:	3201      	adds	r2, #1
1a000656:	2a05      	cmp	r2, #5
1a000658:	d9e8      	bls.n	1a00062c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00065a:	bc70      	pop	{r4, r5, r6}
1a00065c:	4770      	bx	lr
1a00065e:	4770      	bx	lr
1a000660:	1a001854 	.word	0x1a001854
1a000664:	400f4000 	.word	0x400f4000

1a000668 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000668:	2300      	movs	r3, #0
1a00066a:	2b03      	cmp	r3, #3
1a00066c:	d816      	bhi.n	1a00069c <Board_TEC_Init+0x34>
{
1a00066e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000670:	490b      	ldr	r1, [pc, #44]	; (1a0006a0 <Board_TEC_Init+0x38>)
1a000672:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000676:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00067a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00067c:	4c09      	ldr	r4, [pc, #36]	; (1a0006a4 <Board_TEC_Init+0x3c>)
1a00067e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000682:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000686:	2001      	movs	r0, #1
1a000688:	40a8      	lsls	r0, r5
1a00068a:	ea21 0100 	bic.w	r1, r1, r0
1a00068e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000692:	3301      	adds	r3, #1
1a000694:	2b03      	cmp	r3, #3
1a000696:	d9eb      	bls.n	1a000670 <Board_TEC_Init+0x8>
   }
}
1a000698:	bc30      	pop	{r4, r5}
1a00069a:	4770      	bx	lr
1a00069c:	4770      	bx	lr
1a00069e:	bf00      	nop
1a0006a0:	1a00184c 	.word	0x1a00184c
1a0006a4:	400f4000 	.word	0x400f4000

1a0006a8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0006a8:	2300      	movs	r3, #0
1a0006aa:	2b08      	cmp	r3, #8
1a0006ac:	d816      	bhi.n	1a0006dc <Board_GPIO_Init+0x34>
{
1a0006ae:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0006b0:	490b      	ldr	r1, [pc, #44]	; (1a0006e0 <Board_GPIO_Init+0x38>)
1a0006b2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0006b6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0006ba:	784d      	ldrb	r5, [r1, #1]
1a0006bc:	4c09      	ldr	r4, [pc, #36]	; (1a0006e4 <Board_GPIO_Init+0x3c>)
1a0006be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0006c2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0006c6:	2001      	movs	r0, #1
1a0006c8:	40a8      	lsls	r0, r5
1a0006ca:	ea21 0100 	bic.w	r1, r1, r0
1a0006ce:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0006d2:	3301      	adds	r3, #1
1a0006d4:	2b08      	cmp	r3, #8
1a0006d6:	d9eb      	bls.n	1a0006b0 <Board_GPIO_Init+0x8>
   }
}
1a0006d8:	bc30      	pop	{r4, r5}
1a0006da:	4770      	bx	lr
1a0006dc:	4770      	bx	lr
1a0006de:	bf00      	nop
1a0006e0:	1a001860 	.word	0x1a001860
1a0006e4:	400f4000 	.word	0x400f4000

1a0006e8 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0006e8:	b510      	push	{r4, lr}
1a0006ea:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a0006ec:	4c08      	ldr	r4, [pc, #32]	; (1a000710 <Board_ADC_Init+0x28>)
1a0006ee:	4669      	mov	r1, sp
1a0006f0:	4620      	mov	r0, r4
1a0006f2:	f000 f9bb 	bl	1a000a6c <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0006f6:	4a07      	ldr	r2, [pc, #28]	; (1a000714 <Board_ADC_Init+0x2c>)
1a0006f8:	4669      	mov	r1, sp
1a0006fa:	4620      	mov	r0, r4
1a0006fc:	f000 f9d6 	bl	1a000aac <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000700:	2200      	movs	r2, #0
1a000702:	4669      	mov	r1, sp
1a000704:	4620      	mov	r0, r4
1a000706:	f000 f9ea 	bl	1a000ade <Chip_ADC_SetResolution>
}
1a00070a:	b002      	add	sp, #8
1a00070c:	bd10      	pop	{r4, pc}
1a00070e:	bf00      	nop
1a000710:	400e3000 	.word	0x400e3000
1a000714:	00061a80 	.word	0x00061a80

1a000718 <Board_SPI_Init>:
{
1a000718:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00071a:	4c0b      	ldr	r4, [pc, #44]	; (1a000748 <Board_SPI_Init+0x30>)
1a00071c:	4620      	mov	r0, r4
1a00071e:	f000 fddf 	bl	1a0012e0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000722:	6863      	ldr	r3, [r4, #4]
1a000724:	f023 0304 	bic.w	r3, r3, #4
1a000728:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00072a:	6823      	ldr	r3, [r4, #0]
1a00072c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000730:	f043 0307 	orr.w	r3, r3, #7
1a000734:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000736:	4905      	ldr	r1, [pc, #20]	; (1a00074c <Board_SPI_Init+0x34>)
1a000738:	4620      	mov	r0, r4
1a00073a:	f000 fdb2 	bl	1a0012a2 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00073e:	6863      	ldr	r3, [r4, #4]
1a000740:	f043 0302 	orr.w	r3, r3, #2
1a000744:	6063      	str	r3, [r4, #4]
}
1a000746:	bd10      	pop	{r4, pc}
1a000748:	400c5000 	.word	0x400c5000
1a00074c:	000186a0 	.word	0x000186a0

1a000750 <Board_I2C_Init>:
{
1a000750:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a000752:	2000      	movs	r0, #0
1a000754:	f000 fd58 	bl	1a001208 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000758:	4b04      	ldr	r3, [pc, #16]	; (1a00076c <Board_I2C_Init+0x1c>)
1a00075a:	f640 0208 	movw	r2, #2056	; 0x808
1a00075e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000762:	4903      	ldr	r1, [pc, #12]	; (1a000770 <Board_I2C_Init+0x20>)
1a000764:	2000      	movs	r0, #0
1a000766:	f000 fd61 	bl	1a00122c <Chip_I2C_SetClockRate>
}
1a00076a:	bd08      	pop	{r3, pc}
1a00076c:	40086000 	.word	0x40086000
1a000770:	000f4240 	.word	0x000f4240

1a000774 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000774:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a000776:	4c07      	ldr	r4, [pc, #28]	; (1a000794 <Board_Debug_Init+0x20>)
1a000778:	4620      	mov	r0, r4
1a00077a:	f000 f8bb 	bl	1a0008f4 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00077e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000782:	4620      	mov	r0, r4
1a000784:	f000 f8e0 	bl	1a000948 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000788:	2303      	movs	r3, #3
1a00078a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00078c:	2301      	movs	r3, #1
1a00078e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a000790:	bd10      	pop	{r4, pc}
1a000792:	bf00      	nop
1a000794:	400c1000 	.word	0x400c1000

1a000798 <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a000798:	2805      	cmp	r0, #5
1a00079a:	d80b      	bhi.n	1a0007b4 <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a00079c:	4a06      	ldr	r2, [pc, #24]	; (1a0007b8 <Board_LED_Set+0x20>)
1a00079e:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0007a2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0007a6:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a0007a8:	015b      	lsls	r3, r3, #5
1a0007aa:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0007ae:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0007b2:	5499      	strb	r1, [r3, r2]
}
1a0007b4:	4770      	bx	lr
1a0007b6:	bf00      	nop
1a0007b8:	1a001854 	.word	0x1a001854

1a0007bc <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0007bc:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0007be:	f7ff ffd9 	bl	1a000774 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0007c2:	4809      	ldr	r0, [pc, #36]	; (1a0007e8 <Board_Init+0x2c>)
1a0007c4:	f000 fd0e 	bl	1a0011e4 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0007c8:	f7ff ff6e 	bl	1a0006a8 <Board_GPIO_Init>
   Board_ADC_Init();
1a0007cc:	f7ff ff8c 	bl	1a0006e8 <Board_ADC_Init>
   Board_SPI_Init();
1a0007d0:	f7ff ffa2 	bl	1a000718 <Board_SPI_Init>
   Board_I2C_Init();
1a0007d4:	f7ff ffbc 	bl	1a000750 <Board_I2C_Init>

   Board_LED_Init();
1a0007d8:	f7ff ff24 	bl	1a000624 <Board_LED_Init>
   Board_TEC_Init();
1a0007dc:	f7ff ff44 	bl	1a000668 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0007e0:	f000 fc4a 	bl	1a001078 <SystemCoreClockUpdate>
}
1a0007e4:	bd08      	pop	{r3, pc}
1a0007e6:	bf00      	nop
1a0007e8:	400f4000 	.word	0x400f4000

1a0007ec <Board_TEC_GetStatus>:


bool Board_TEC_GetStatus(uint8_t button)
{
   if (button >= GPIO_BUTTONS_SIZE) {
1a0007ec:	2803      	cmp	r0, #3
1a0007ee:	d80f      	bhi.n	1a000810 <Board_TEC_GetStatus+0x24>
      return false;
   }

   return Chip_GPIO_GetPinState(LPC_GPIO_PORT, GpioButtons[button].port,
1a0007f0:	4a08      	ldr	r2, [pc, #32]	; (1a000814 <Board_TEC_GetStatus+0x28>)
1a0007f2:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0007f6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0007fa:	7842      	ldrb	r2, [r0, #1]
	return (bool) pGPIO->B[port][pin];
1a0007fc:	015b      	lsls	r3, r3, #5
1a0007fe:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000802:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000806:	5c98      	ldrb	r0, [r3, r2]
1a000808:	3000      	adds	r0, #0
1a00080a:	bf18      	it	ne
1a00080c:	2001      	movne	r0, #1
1a00080e:	4770      	bx	lr
      return false;
1a000810:	2000      	movs	r0, #0
                                GpioButtons[button].pin);
}
1a000812:	4770      	bx	lr
1a000814:	1a00184c 	.word	0x1a00184c

1a000818 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000818:	2300      	movs	r3, #0
1a00081a:	2b1c      	cmp	r3, #28
1a00081c:	d812      	bhi.n	1a000844 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00081e:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000820:	4a09      	ldr	r2, [pc, #36]	; (1a000848 <Board_SetupMuxing+0x30>)
1a000822:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000826:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00082a:	784a      	ldrb	r2, [r1, #1]
1a00082c:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00082e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000832:	4906      	ldr	r1, [pc, #24]	; (1a00084c <Board_SetupMuxing+0x34>)
1a000834:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000838:	3301      	adds	r3, #1
1a00083a:	2b1c      	cmp	r3, #28
1a00083c:	d9f0      	bls.n	1a000820 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00083e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000842:	4770      	bx	lr
1a000844:	4770      	bx	lr
1a000846:	bf00      	nop
1a000848:	1a00187c 	.word	0x1a00187c
1a00084c:	40086000 	.word	0x40086000

1a000850 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000850:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000852:	4a17      	ldr	r2, [pc, #92]	; (1a0008b0 <Board_SetupClocking+0x60>)
1a000854:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000858:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00085c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000860:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000864:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000868:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00086c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000870:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000874:	2201      	movs	r2, #1
1a000876:	490f      	ldr	r1, [pc, #60]	; (1a0008b4 <Board_SetupClocking+0x64>)
1a000878:	2006      	movs	r0, #6
1a00087a:	f000 fc07 	bl	1a00108c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00087e:	2400      	movs	r4, #0
1a000880:	b14c      	cbz	r4, 1a000896 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000882:	4b0b      	ldr	r3, [pc, #44]	; (1a0008b0 <Board_SetupClocking+0x60>)
1a000884:	685a      	ldr	r2, [r3, #4]
1a000886:	f022 020c 	bic.w	r2, r2, #12
1a00088a:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00088c:	685a      	ldr	r2, [r3, #4]
1a00088e:	f042 0203 	orr.w	r2, r2, #3
1a000892:	605a      	str	r2, [r3, #4]
}
1a000894:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000896:	4808      	ldr	r0, [pc, #32]	; (1a0008b8 <Board_SetupClocking+0x68>)
1a000898:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00089c:	2301      	movs	r3, #1
1a00089e:	788a      	ldrb	r2, [r1, #2]
1a0008a0:	7849      	ldrb	r1, [r1, #1]
1a0008a2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0008a6:	f000 fb43 	bl	1a000f30 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0008aa:	3401      	adds	r4, #1
1a0008ac:	e7e8      	b.n	1a000880 <Board_SetupClocking+0x30>
1a0008ae:	bf00      	nop
1a0008b0:	40043000 	.word	0x40043000
1a0008b4:	0c28cb00 	.word	0x0c28cb00
1a0008b8:	1a001878 	.word	0x1a001878

1a0008bc <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0008bc:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0008be:	f7ff ffab 	bl	1a000818 <Board_SetupMuxing>
    Board_SetupClocking();
1a0008c2:	f7ff ffc5 	bl	1a000850 <Board_SetupClocking>
}
1a0008c6:	bd08      	pop	{r3, pc}

1a0008c8 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0008c8:	4b09      	ldr	r3, [pc, #36]	; (1a0008f0 <Chip_UART_GetIndex+0x28>)
1a0008ca:	4298      	cmp	r0, r3
1a0008cc:	d009      	beq.n	1a0008e2 <Chip_UART_GetIndex+0x1a>
1a0008ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0008d2:	4298      	cmp	r0, r3
1a0008d4:	d007      	beq.n	1a0008e6 <Chip_UART_GetIndex+0x1e>
1a0008d6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0008da:	4298      	cmp	r0, r3
1a0008dc:	d005      	beq.n	1a0008ea <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0008de:	2000      	movs	r0, #0
1a0008e0:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0008e2:	2002      	movs	r0, #2
1a0008e4:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0008e6:	2003      	movs	r0, #3
1a0008e8:	4770      	bx	lr
			return 1;
1a0008ea:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0008ec:	4770      	bx	lr
1a0008ee:	bf00      	nop
1a0008f0:	400c1000 	.word	0x400c1000

1a0008f4 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0008f4:	b530      	push	{r4, r5, lr}
1a0008f6:	b083      	sub	sp, #12
1a0008f8:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0008fa:	f7ff ffe5 	bl	1a0008c8 <Chip_UART_GetIndex>
1a0008fe:	2301      	movs	r3, #1
1a000900:	461a      	mov	r2, r3
1a000902:	4619      	mov	r1, r3
1a000904:	4d0e      	ldr	r5, [pc, #56]	; (1a000940 <Chip_UART_Init+0x4c>)
1a000906:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00090a:	f000 fb57 	bl	1a000fbc <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00090e:	2307      	movs	r3, #7
1a000910:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a000912:	2300      	movs	r3, #0
1a000914:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a000916:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a000918:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a00091a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a00091c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00091e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a000920:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a000922:	4b08      	ldr	r3, [pc, #32]	; (1a000944 <Chip_UART_Init+0x50>)
1a000924:	429c      	cmp	r4, r3
1a000926:	d006      	beq.n	1a000936 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a000928:	2303      	movs	r3, #3
1a00092a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a00092c:	2310      	movs	r3, #16
1a00092e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a000930:	9b01      	ldr	r3, [sp, #4]
}
1a000932:	b003      	add	sp, #12
1a000934:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a000936:	2300      	movs	r3, #0
1a000938:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a00093a:	69a3      	ldr	r3, [r4, #24]
1a00093c:	9301      	str	r3, [sp, #4]
1a00093e:	e7f3      	b.n	1a000928 <Chip_UART_Init+0x34>
1a000940:	1a0018f8 	.word	0x1a0018f8
1a000944:	40082000 	.word	0x40082000

1a000948 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a000948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00094c:	b083      	sub	sp, #12
1a00094e:	9001      	str	r0, [sp, #4]
1a000950:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000952:	f7ff ffb9 	bl	1a0008c8 <Chip_UART_GetIndex>
1a000956:	4b32      	ldr	r3, [pc, #200]	; (1a000a20 <Chip_UART_SetBaudFDR+0xd8>)
1a000958:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00095c:	f000 fb66 	bl	1a00102c <Chip_Clock_GetRate>
1a000960:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a000962:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000966:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a000968:	f04f 0b00 	mov.w	fp, #0
1a00096c:	46a2      	mov	sl, r4
1a00096e:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a000970:	e02a      	b.n	1a0009c8 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000972:	4242      	negs	r2, r0
				div ++;
1a000974:	1c4b      	adds	r3, r1, #1
1a000976:	e017      	b.n	1a0009a8 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000978:	b30a      	cbz	r2, 1a0009be <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00097a:	4617      	mov	r7, r2
			sd = d;
1a00097c:	46ab      	mov	fp, r5
			sm = m;
1a00097e:	46a2      	mov	sl, r4
			sdiv = div;
1a000980:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a000982:	3501      	adds	r5, #1
1a000984:	42ac      	cmp	r4, r5
1a000986:	d91e      	bls.n	1a0009c6 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000988:	0933      	lsrs	r3, r6, #4
1a00098a:	0730      	lsls	r0, r6, #28
1a00098c:	fba4 0100 	umull	r0, r1, r4, r0
1a000990:	fb04 1103 	mla	r1, r4, r3, r1
1a000994:	1962      	adds	r2, r4, r5
1a000996:	fb08 f202 	mul.w	r2, r8, r2
1a00099a:	2300      	movs	r3, #0
1a00099c:	f000 fda6 	bl	1a0014ec <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0009a0:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0009a2:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0009a4:	2800      	cmp	r0, #0
1a0009a6:	dbe4      	blt.n	1a000972 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0009a8:	4297      	cmp	r7, r2
1a0009aa:	d3ea      	bcc.n	1a000982 <Chip_UART_SetBaudFDR+0x3a>
1a0009ac:	2b00      	cmp	r3, #0
1a0009ae:	d0e8      	beq.n	1a000982 <Chip_UART_SetBaudFDR+0x3a>
1a0009b0:	0c19      	lsrs	r1, r3, #16
1a0009b2:	d1e6      	bne.n	1a000982 <Chip_UART_SetBaudFDR+0x3a>
1a0009b4:	2b02      	cmp	r3, #2
1a0009b6:	d8df      	bhi.n	1a000978 <Chip_UART_SetBaudFDR+0x30>
1a0009b8:	2d00      	cmp	r5, #0
1a0009ba:	d0dd      	beq.n	1a000978 <Chip_UART_SetBaudFDR+0x30>
1a0009bc:	e7e1      	b.n	1a000982 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0009be:	4617      	mov	r7, r2
			sd = d;
1a0009c0:	46ab      	mov	fp, r5
			sm = m;
1a0009c2:	46a2      	mov	sl, r4
			sdiv = div;
1a0009c4:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0009c6:	3401      	adds	r4, #1
1a0009c8:	b11f      	cbz	r7, 1a0009d2 <Chip_UART_SetBaudFDR+0x8a>
1a0009ca:	2c0f      	cmp	r4, #15
1a0009cc:	d801      	bhi.n	1a0009d2 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0009ce:	2500      	movs	r5, #0
1a0009d0:	e7d8      	b.n	1a000984 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0009d2:	f1b9 0f00 	cmp.w	r9, #0
1a0009d6:	d01e      	beq.n	1a000a16 <Chip_UART_SetBaudFDR+0xce>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0009d8:	9a01      	ldr	r2, [sp, #4]
1a0009da:	4611      	mov	r1, r2
1a0009dc:	68d3      	ldr	r3, [r2, #12]
1a0009de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0009e2:	60d3      	str	r3, [r2, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0009e4:	fa5f f389 	uxtb.w	r3, r9
1a0009e8:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0009ea:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0009ee:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0009f0:	68d3      	ldr	r3, [r2, #12]
1a0009f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0009f6:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0009f8:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0009fc:	b2db      	uxtb	r3, r3
1a0009fe:	f00b 020f 	and.w	r2, fp, #15
1a000a02:	4313      	orrs	r3, r2
1a000a04:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a000a06:	0933      	lsrs	r3, r6, #4
1a000a08:	fb0a f303 	mul.w	r3, sl, r3
1a000a0c:	44da      	add	sl, fp
1a000a0e:	fb09 f90a 	mul.w	r9, r9, sl
1a000a12:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a000a16:	4648      	mov	r0, r9
1a000a18:	b003      	add	sp, #12
1a000a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000a1e:	bf00      	nop
1a000a20:	1a0018f0 	.word	0x1a0018f0

1a000a24 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000a24:	4b03      	ldr	r3, [pc, #12]	; (1a000a34 <Chip_ADC_GetClockIndex+0x10>)
1a000a26:	4298      	cmp	r0, r3
1a000a28:	d001      	beq.n	1a000a2e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000a2a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000a2c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000a2e:	2004      	movs	r0, #4
1a000a30:	4770      	bx	lr
1a000a32:	bf00      	nop
1a000a34:	400e4000 	.word	0x400e4000

1a000a38 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000a38:	b570      	push	{r4, r5, r6, lr}
1a000a3a:	460d      	mov	r5, r1
1a000a3c:	4614      	mov	r4, r2
1a000a3e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000a40:	f7ff fff0 	bl	1a000a24 <Chip_ADC_GetClockIndex>
1a000a44:	f000 faf2 	bl	1a00102c <Chip_Clock_GetRate>
	if (burstMode) {
1a000a48:	b155      	cbz	r5, 1a000a60 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000a4a:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000a4e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000a52:	0064      	lsls	r4, r4, #1
1a000a54:	fbb0 f0f4 	udiv	r0, r0, r4
1a000a58:	b2c0      	uxtb	r0, r0
1a000a5a:	3801      	subs	r0, #1
	return div;
}
1a000a5c:	b2c0      	uxtb	r0, r0
1a000a5e:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000a60:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000a64:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000a68:	e7f1      	b.n	1a000a4e <getClkDiv+0x16>
1a000a6a:	Address 0x000000001a000a6a is out of bounds.


1a000a6c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000a6c:	b538      	push	{r3, r4, r5, lr}
1a000a6e:	4605      	mov	r5, r0
1a000a70:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000a72:	f7ff ffd7 	bl	1a000a24 <Chip_ADC_GetClockIndex>
1a000a76:	2301      	movs	r3, #1
1a000a78:	461a      	mov	r2, r3
1a000a7a:	4619      	mov	r1, r3
1a000a7c:	f000 fa9e 	bl	1a000fbc <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000a80:	2100      	movs	r1, #0
1a000a82:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000a84:	4a08      	ldr	r2, [pc, #32]	; (1a000aa8 <Chip_ADC_Init+0x3c>)
1a000a86:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000a88:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000a8a:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000a8c:	230b      	movs	r3, #11
1a000a8e:	4628      	mov	r0, r5
1a000a90:	f7ff ffd2 	bl	1a000a38 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000a94:	0200      	lsls	r0, r0, #8
1a000a96:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000a9a:	7920      	ldrb	r0, [r4, #4]
1a000a9c:	0440      	lsls	r0, r0, #17
1a000a9e:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000aa2:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000aa4:	6028      	str	r0, [r5, #0]
}
1a000aa6:	bd38      	pop	{r3, r4, r5, pc}
1a000aa8:	00061a80 	.word	0x00061a80

1a000aac <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000aac:	b570      	push	{r4, r5, r6, lr}
1a000aae:	4605      	mov	r5, r0
1a000ab0:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000ab2:	6804      	ldr	r4, [r0, #0]
1a000ab4:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000ab8:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000abc:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000abe:	790b      	ldrb	r3, [r1, #4]
1a000ac0:	f1c3 030b 	rsb	r3, r3, #11
1a000ac4:	b2db      	uxtb	r3, r3
1a000ac6:	7949      	ldrb	r1, [r1, #5]
1a000ac8:	f7ff ffb6 	bl	1a000a38 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000acc:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000ad0:	7933      	ldrb	r3, [r6, #4]
1a000ad2:	045b      	lsls	r3, r3, #17
1a000ad4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000ad8:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000ada:	602b      	str	r3, [r5, #0]
}
1a000adc:	bd70      	pop	{r4, r5, r6, pc}

1a000ade <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000ade:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000ae0:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000ae2:	680a      	ldr	r2, [r1, #0]
1a000ae4:	f7ff ffe2 	bl	1a000aac <Chip_ADC_SetSampleRate>
}
1a000ae8:	bd08      	pop	{r3, pc}
1a000aea:	Address 0x000000001a000aea is out of bounds.


1a000aec <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000aec:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000aee:	680b      	ldr	r3, [r1, #0]
1a000af0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000af4:	d002      	beq.n	1a000afc <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000af6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000afa:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000afc:	4607      	mov	r7, r0
1a000afe:	2501      	movs	r5, #1
1a000b00:	e03a      	b.n	1a000b78 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000b02:	694b      	ldr	r3, [r1, #20]
1a000b04:	fb03 f302 	mul.w	r3, r3, r2
1a000b08:	fbb3 f3f5 	udiv	r3, r3, r5
1a000b0c:	e01c      	b.n	1a000b48 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000b0e:	461c      	mov	r4, r3
	if (val < 0)
1a000b10:	ebb0 0c04 	subs.w	ip, r0, r4
1a000b14:	d427      	bmi.n	1a000b66 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000b16:	4567      	cmp	r7, ip
1a000b18:	d906      	bls.n	1a000b28 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000b1a:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000b1c:	1c77      	adds	r7, r6, #1
1a000b1e:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000b20:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000b22:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000b24:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000b26:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000b28:	3201      	adds	r2, #1
1a000b2a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000b2e:	dc1d      	bgt.n	1a000b6c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000b30:	680c      	ldr	r4, [r1, #0]
1a000b32:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000b36:	d0e4      	beq.n	1a000b02 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000b38:	1c73      	adds	r3, r6, #1
1a000b3a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000b3e:	694b      	ldr	r3, [r1, #20]
1a000b40:	fb03 f30c 	mul.w	r3, r3, ip
1a000b44:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000b48:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000b84 <pll_calc_divs+0x98>
1a000b4c:	4563      	cmp	r3, ip
1a000b4e:	d9eb      	bls.n	1a000b28 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000b50:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000b88 <pll_calc_divs+0x9c>
1a000b54:	4563      	cmp	r3, ip
1a000b56:	d809      	bhi.n	1a000b6c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000b58:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000b5c:	d1d7      	bne.n	1a000b0e <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000b5e:	1c74      	adds	r4, r6, #1
1a000b60:	fa23 f404 	lsr.w	r4, r3, r4
1a000b64:	e7d4      	b.n	1a000b10 <pll_calc_divs+0x24>
		return -val;
1a000b66:	f1cc 0c00 	rsb	ip, ip, #0
1a000b6a:	e7d4      	b.n	1a000b16 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000b6c:	3601      	adds	r6, #1
1a000b6e:	2e03      	cmp	r6, #3
1a000b70:	dc01      	bgt.n	1a000b76 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000b72:	2201      	movs	r2, #1
1a000b74:	e7d9      	b.n	1a000b2a <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000b76:	3501      	adds	r5, #1
1a000b78:	2d04      	cmp	r5, #4
1a000b7a:	dc01      	bgt.n	1a000b80 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000b7c:	2600      	movs	r6, #0
1a000b7e:	e7f6      	b.n	1a000b6e <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000b80:	bcf0      	pop	{r4, r5, r6, r7}
1a000b82:	4770      	bx	lr
1a000b84:	094c5eff 	.word	0x094c5eff
1a000b88:	1312d000 	.word	0x1312d000

1a000b8c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000b8e:	b099      	sub	sp, #100	; 0x64
1a000b90:	4605      	mov	r5, r0
1a000b92:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000b94:	225c      	movs	r2, #92	; 0x5c
1a000b96:	2100      	movs	r1, #0
1a000b98:	a801      	add	r0, sp, #4
1a000b9a:	f000 fe4d 	bl	1a001838 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000b9e:	2380      	movs	r3, #128	; 0x80
1a000ba0:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000ba2:	6963      	ldr	r3, [r4, #20]
1a000ba4:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000ba6:	7923      	ldrb	r3, [r4, #4]
1a000ba8:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000bac:	4669      	mov	r1, sp
1a000bae:	4628      	mov	r0, r5
1a000bb0:	f7ff ff9c 	bl	1a000aec <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000bb4:	9b06      	ldr	r3, [sp, #24]
1a000bb6:	42ab      	cmp	r3, r5
1a000bb8:	d027      	beq.n	1a000c0a <pll_get_frac+0x7e>
	if (val < 0)
1a000bba:	1aeb      	subs	r3, r5, r3
1a000bbc:	d42e      	bmi.n	1a000c1c <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000bbe:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000bc6:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000bc8:	6963      	ldr	r3, [r4, #20]
1a000bca:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000bcc:	7923      	ldrb	r3, [r4, #4]
1a000bce:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000bd2:	a910      	add	r1, sp, #64	; 0x40
1a000bd4:	4628      	mov	r0, r5
1a000bd6:	f7ff ff89 	bl	1a000aec <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000bda:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000bdc:	42ab      	cmp	r3, r5
1a000bde:	d01f      	beq.n	1a000c20 <pll_get_frac+0x94>
	if (val < 0)
1a000be0:	1aeb      	subs	r3, r5, r3
1a000be2:	d425      	bmi.n	1a000c30 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000be4:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000be6:	4b2b      	ldr	r3, [pc, #172]	; (1a000c94 <pll_get_frac+0x108>)
1a000be8:	429d      	cmp	r5, r3
1a000bea:	d923      	bls.n	1a000c34 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000bee:	1aed      	subs	r5, r5, r3
1a000bf0:	d433      	bmi.n	1a000c5a <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000bf2:	42ae      	cmp	r6, r5
1a000bf4:	dc3b      	bgt.n	1a000c6e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000bf6:	42be      	cmp	r6, r7
1a000bf8:	dc31      	bgt.n	1a000c5e <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000bfa:	466d      	mov	r5, sp
1a000bfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000bfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c00:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000c08:	e006      	b.n	1a000c18 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000c0a:	466d      	mov	r5, sp
1a000c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c10:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000c18:	b019      	add	sp, #100	; 0x64
1a000c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000c1c:	425b      	negs	r3, r3
1a000c1e:	e7ce      	b.n	1a000bbe <pll_get_frac+0x32>
		*ppll = pll[2];
1a000c20:	ad10      	add	r5, sp, #64	; 0x40
1a000c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c26:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000c2e:	e7f3      	b.n	1a000c18 <pll_get_frac+0x8c>
		return -val;
1a000c30:	425b      	negs	r3, r3
1a000c32:	e7d7      	b.n	1a000be4 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000c34:	2340      	movs	r3, #64	; 0x40
1a000c36:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000c38:	6963      	ldr	r3, [r4, #20]
1a000c3a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000c3c:	a908      	add	r1, sp, #32
1a000c3e:	4628      	mov	r0, r5
1a000c40:	f7ff ff54 	bl	1a000aec <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000c44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000c46:	42ab      	cmp	r3, r5
1a000c48:	d1d0      	bne.n	1a000bec <pll_get_frac+0x60>
			*ppll = pll[1];
1a000c4a:	ad08      	add	r5, sp, #32
1a000c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c50:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000c58:	e7de      	b.n	1a000c18 <pll_get_frac+0x8c>
		return -val;
1a000c5a:	426d      	negs	r5, r5
1a000c5c:	e7c9      	b.n	1a000bf2 <pll_get_frac+0x66>
			*ppll = pll[2];
1a000c5e:	ad10      	add	r5, sp, #64	; 0x40
1a000c60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c64:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000c6c:	e7d4      	b.n	1a000c18 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000c6e:	42af      	cmp	r7, r5
1a000c70:	db07      	blt.n	1a000c82 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000c72:	ad08      	add	r5, sp, #32
1a000c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000c80:	e7ca      	b.n	1a000c18 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000c82:	ad10      	add	r5, sp, #64	; 0x40
1a000c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000c86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000c88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000c8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000c90:	e7c2      	b.n	1a000c18 <pll_get_frac+0x8c>
1a000c92:	bf00      	nop
1a000c94:	068e7780 	.word	0x068e7780

1a000c98 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000c98:	b430      	push	{r4, r5}
1a000c9a:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000c9c:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000c9e:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000ca0:	e000      	b.n	1a000ca4 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000ca2:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000ca4:	281c      	cmp	r0, #28
1a000ca6:	d118      	bne.n	1a000cda <Chip_Clock_FindBaseClock+0x42>
1a000ca8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000cac:	0051      	lsls	r1, r2, #1
1a000cae:	4a0c      	ldr	r2, [pc, #48]	; (1a000ce0 <Chip_Clock_FindBaseClock+0x48>)
1a000cb0:	440a      	add	r2, r1
1a000cb2:	7914      	ldrb	r4, [r2, #4]
1a000cb4:	4284      	cmp	r4, r0
1a000cb6:	d010      	beq.n	1a000cda <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000cb8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000cbc:	004a      	lsls	r2, r1, #1
1a000cbe:	4908      	ldr	r1, [pc, #32]	; (1a000ce0 <Chip_Clock_FindBaseClock+0x48>)
1a000cc0:	5a8a      	ldrh	r2, [r1, r2]
1a000cc2:	42aa      	cmp	r2, r5
1a000cc4:	d8ed      	bhi.n	1a000ca2 <Chip_Clock_FindBaseClock+0xa>
1a000cc6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000cca:	0051      	lsls	r1, r2, #1
1a000ccc:	4a04      	ldr	r2, [pc, #16]	; (1a000ce0 <Chip_Clock_FindBaseClock+0x48>)
1a000cce:	440a      	add	r2, r1
1a000cd0:	8852      	ldrh	r2, [r2, #2]
1a000cd2:	42aa      	cmp	r2, r5
1a000cd4:	d3e5      	bcc.n	1a000ca2 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000cd6:	4620      	mov	r0, r4
1a000cd8:	e7e4      	b.n	1a000ca4 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000cda:	bc30      	pop	{r4, r5}
1a000cdc:	4770      	bx	lr
1a000cde:	bf00      	nop
1a000ce0:	1a00190c 	.word	0x1a00190c

1a000ce4 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000ce4:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000cea:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000cec:	4a0d      	ldr	r2, [pc, #52]	; (1a000d24 <Chip_Clock_EnableCrystal+0x40>)
1a000cee:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000cf0:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000cf4:	6992      	ldr	r2, [r2, #24]
1a000cf6:	428a      	cmp	r2, r1
1a000cf8:	d001      	beq.n	1a000cfe <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000cfa:	4a0a      	ldr	r2, [pc, #40]	; (1a000d24 <Chip_Clock_EnableCrystal+0x40>)
1a000cfc:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000cfe:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000d02:	4a09      	ldr	r2, [pc, #36]	; (1a000d28 <Chip_Clock_EnableCrystal+0x44>)
1a000d04:	6811      	ldr	r1, [r2, #0]
1a000d06:	4a09      	ldr	r2, [pc, #36]	; (1a000d2c <Chip_Clock_EnableCrystal+0x48>)
1a000d08:	4291      	cmp	r1, r2
1a000d0a:	d901      	bls.n	1a000d10 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000d0c:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000d10:	4a04      	ldr	r2, [pc, #16]	; (1a000d24 <Chip_Clock_EnableCrystal+0x40>)
1a000d12:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000d14:	9b01      	ldr	r3, [sp, #4]
1a000d16:	1e5a      	subs	r2, r3, #1
1a000d18:	9201      	str	r2, [sp, #4]
1a000d1a:	2b00      	cmp	r3, #0
1a000d1c:	d1fa      	bne.n	1a000d14 <Chip_Clock_EnableCrystal+0x30>
}
1a000d1e:	b002      	add	sp, #8
1a000d20:	4770      	bx	lr
1a000d22:	bf00      	nop
1a000d24:	40050000 	.word	0x40050000
1a000d28:	1a001874 	.word	0x1a001874
1a000d2c:	01312cff 	.word	0x01312cff

1a000d30 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000d30:	3012      	adds	r0, #18
1a000d32:	4b05      	ldr	r3, [pc, #20]	; (1a000d48 <Chip_Clock_GetDividerSource+0x18>)
1a000d34:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000d38:	f010 0f01 	tst.w	r0, #1
1a000d3c:	d102      	bne.n	1a000d44 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000d3e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000d42:	4770      	bx	lr
		return CLKINPUT_PD;
1a000d44:	2011      	movs	r0, #17
}
1a000d46:	4770      	bx	lr
1a000d48:	40050000 	.word	0x40050000

1a000d4c <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000d4c:	f100 0212 	add.w	r2, r0, #18
1a000d50:	4b03      	ldr	r3, [pc, #12]	; (1a000d60 <Chip_Clock_GetDividerDivisor+0x14>)
1a000d52:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000d56:	4b03      	ldr	r3, [pc, #12]	; (1a000d64 <Chip_Clock_GetDividerDivisor+0x18>)
1a000d58:	5c18      	ldrb	r0, [r3, r0]
}
1a000d5a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000d5e:	4770      	bx	lr
1a000d60:	40050000 	.word	0x40050000
1a000d64:	1a001904 	.word	0x1a001904

1a000d68 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000d68:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000d6a:	2810      	cmp	r0, #16
1a000d6c:	d80a      	bhi.n	1a000d84 <Chip_Clock_GetClockInputHz+0x1c>
1a000d6e:	e8df f000 	tbb	[pc, r0]
1a000d72:	0b44      	.short	0x0b44
1a000d74:	0921180d 	.word	0x0921180d
1a000d78:	2d2a2724 	.word	0x2d2a2724
1a000d7c:	34300909 	.word	0x34300909
1a000d80:	3c38      	.short	0x3c38
1a000d82:	40          	.byte	0x40
1a000d83:	00          	.byte	0x00
	uint32_t rate = 0;
1a000d84:	2000      	movs	r0, #0
1a000d86:	e03a      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000d88:	481e      	ldr	r0, [pc, #120]	; (1a000e04 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000d8a:	e038      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000d8c:	4b1e      	ldr	r3, [pc, #120]	; (1a000e08 <Chip_Clock_GetClockInputHz+0xa0>)
1a000d8e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000d92:	f003 0307 	and.w	r3, r3, #7
1a000d96:	2b04      	cmp	r3, #4
1a000d98:	d001      	beq.n	1a000d9e <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a000d9a:	481c      	ldr	r0, [pc, #112]	; (1a000e0c <Chip_Clock_GetClockInputHz+0xa4>)
1a000d9c:	e02f      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a000d9e:	2000      	movs	r0, #0
1a000da0:	e02d      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000da2:	4b19      	ldr	r3, [pc, #100]	; (1a000e08 <Chip_Clock_GetClockInputHz+0xa0>)
1a000da4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000da8:	f003 0307 	and.w	r3, r3, #7
1a000dac:	2b04      	cmp	r3, #4
1a000dae:	d027      	beq.n	1a000e00 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000db0:	4816      	ldr	r0, [pc, #88]	; (1a000e0c <Chip_Clock_GetClockInputHz+0xa4>)
1a000db2:	e024      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000db4:	4b16      	ldr	r3, [pc, #88]	; (1a000e10 <Chip_Clock_GetClockInputHz+0xa8>)
1a000db6:	6818      	ldr	r0, [r3, #0]
		break;
1a000db8:	e021      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000dba:	4b16      	ldr	r3, [pc, #88]	; (1a000e14 <Chip_Clock_GetClockInputHz+0xac>)
1a000dbc:	6818      	ldr	r0, [r3, #0]
		break;
1a000dbe:	e01e      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000dc0:	4b15      	ldr	r3, [pc, #84]	; (1a000e18 <Chip_Clock_GetClockInputHz+0xb0>)
1a000dc2:	6818      	ldr	r0, [r3, #0]
		break;
1a000dc4:	e01b      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000dc6:	4b14      	ldr	r3, [pc, #80]	; (1a000e18 <Chip_Clock_GetClockInputHz+0xb0>)
1a000dc8:	6858      	ldr	r0, [r3, #4]
		break;
1a000dca:	e018      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000dcc:	f000 f868 	bl	1a000ea0 <Chip_Clock_GetMainPLLHz>
		break;
1a000dd0:	e015      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000dd2:	2100      	movs	r1, #0
1a000dd4:	f000 f89a 	bl	1a000f0c <Chip_Clock_GetDivRate>
		break;
1a000dd8:	e011      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000dda:	2101      	movs	r1, #1
1a000ddc:	f000 f896 	bl	1a000f0c <Chip_Clock_GetDivRate>
		break;
1a000de0:	e00d      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000de2:	2102      	movs	r1, #2
1a000de4:	f000 f892 	bl	1a000f0c <Chip_Clock_GetDivRate>
		break;
1a000de8:	e009      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000dea:	2103      	movs	r1, #3
1a000dec:	f000 f88e 	bl	1a000f0c <Chip_Clock_GetDivRate>
		break;
1a000df0:	e005      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000df2:	2104      	movs	r1, #4
1a000df4:	f000 f88a 	bl	1a000f0c <Chip_Clock_GetDivRate>
		break;
1a000df8:	e001      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a000dfa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000dfe:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a000e00:	4806      	ldr	r0, [pc, #24]	; (1a000e1c <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000e02:	e7fc      	b.n	1a000dfe <Chip_Clock_GetClockInputHz+0x96>
1a000e04:	00b71b00 	.word	0x00b71b00
1a000e08:	40043000 	.word	0x40043000
1a000e0c:	017d7840 	.word	0x017d7840
1a000e10:	1a001848 	.word	0x1a001848
1a000e14:	1a001874 	.word	0x1a001874
1a000e18:	10000038 	.word	0x10000038
1a000e1c:	02faf080 	.word	0x02faf080

1a000e20 <Chip_Clock_CalcMainPLLValue>:
{
1a000e20:	b538      	push	{r3, r4, r5, lr}
1a000e22:	4605      	mov	r5, r0
1a000e24:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000e26:	7908      	ldrb	r0, [r1, #4]
1a000e28:	f7ff ff9e 	bl	1a000d68 <Chip_Clock_GetClockInputHz>
1a000e2c:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000e2e:	4b19      	ldr	r3, [pc, #100]	; (1a000e94 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000e30:	442b      	add	r3, r5
1a000e32:	4a19      	ldr	r2, [pc, #100]	; (1a000e98 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000e34:	4293      	cmp	r3, r2
1a000e36:	d821      	bhi.n	1a000e7c <Chip_Clock_CalcMainPLLValue+0x5c>
1a000e38:	b318      	cbz	r0, 1a000e82 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000e3a:	2380      	movs	r3, #128	; 0x80
1a000e3c:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000e3e:	2300      	movs	r3, #0
1a000e40:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000e42:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000e44:	fbb5 f3f0 	udiv	r3, r5, r0
1a000e48:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000e4a:	4a14      	ldr	r2, [pc, #80]	; (1a000e9c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000e4c:	4295      	cmp	r5, r2
1a000e4e:	d903      	bls.n	1a000e58 <Chip_Clock_CalcMainPLLValue+0x38>
1a000e50:	fb03 f000 	mul.w	r0, r3, r0
1a000e54:	42a8      	cmp	r0, r5
1a000e56:	d007      	beq.n	1a000e68 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000e58:	4621      	mov	r1, r4
1a000e5a:	4628      	mov	r0, r5
1a000e5c:	f7ff fe96 	bl	1a000b8c <pll_get_frac>
		if (!ppll->nsel) {
1a000e60:	68a3      	ldr	r3, [r4, #8]
1a000e62:	b18b      	cbz	r3, 1a000e88 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000e64:	3b01      	subs	r3, #1
1a000e66:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000e68:	6923      	ldr	r3, [r4, #16]
1a000e6a:	b183      	cbz	r3, 1a000e8e <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000e6c:	68e2      	ldr	r2, [r4, #12]
1a000e6e:	b10a      	cbz	r2, 1a000e74 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000e70:	3a01      	subs	r2, #1
1a000e72:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000e74:	3b01      	subs	r3, #1
1a000e76:	6123      	str	r3, [r4, #16]
	return 0;
1a000e78:	2000      	movs	r0, #0
}
1a000e7a:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000e7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000e80:	e7fb      	b.n	1a000e7a <Chip_Clock_CalcMainPLLValue+0x5a>
1a000e82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000e86:	e7f8      	b.n	1a000e7a <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000e8c:	e7f5      	b.n	1a000e7a <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000e8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000e92:	e7f2      	b.n	1a000e7a <Chip_Clock_CalcMainPLLValue+0x5a>
1a000e94:	ff6b3a10 	.word	0xff6b3a10
1a000e98:	0b940510 	.word	0x0b940510
1a000e9c:	094c5eff 	.word	0x094c5eff

1a000ea0 <Chip_Clock_GetMainPLLHz>:
{
1a000ea0:	b530      	push	{r4, r5, lr}
1a000ea2:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000ea4:	4d17      	ldr	r5, [pc, #92]	; (1a000f04 <Chip_Clock_GetMainPLLHz+0x64>)
1a000ea6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000ea8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000eac:	f7ff ff5c 	bl	1a000d68 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000eb0:	4b15      	ldr	r3, [pc, #84]	; (1a000f08 <Chip_Clock_GetMainPLLHz+0x68>)
1a000eb2:	681b      	ldr	r3, [r3, #0]
1a000eb4:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000eb6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000eb8:	f013 0f01 	tst.w	r3, #1
1a000ebc:	d020      	beq.n	1a000f00 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a000ebe:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000ec2:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000ec6:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000eca:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a000ece:	3301      	adds	r3, #1
	n = nsel + 1;
1a000ed0:	3201      	adds	r2, #1
	p = ptab[psel];
1a000ed2:	f10d 0c08 	add.w	ip, sp, #8
1a000ed6:	4461      	add	r1, ip
1a000ed8:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a000edc:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ee0:	d108      	bne.n	1a000ef4 <Chip_Clock_GetMainPLLHz+0x54>
1a000ee2:	b93d      	cbnz	r5, 1a000ef4 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a000ee4:	0049      	lsls	r1, r1, #1
1a000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
1a000eea:	fbb0 f0f2 	udiv	r0, r0, r2
1a000eee:	fb00 f003 	mul.w	r0, r0, r3
1a000ef2:	e003      	b.n	1a000efc <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a000ef4:	fbb0 f0f2 	udiv	r0, r0, r2
1a000ef8:	fb03 f000 	mul.w	r0, r3, r0
}
1a000efc:	b003      	add	sp, #12
1a000efe:	bd30      	pop	{r4, r5, pc}
		return 0;
1a000f00:	2000      	movs	r0, #0
1a000f02:	e7fb      	b.n	1a000efc <Chip_Clock_GetMainPLLHz+0x5c>
1a000f04:	40050000 	.word	0x40050000
1a000f08:	1a001900 	.word	0x1a001900

1a000f0c <Chip_Clock_GetDivRate>:
{
1a000f0c:	b538      	push	{r3, r4, r5, lr}
1a000f0e:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a000f10:	4608      	mov	r0, r1
1a000f12:	f7ff ff0d 	bl	1a000d30 <Chip_Clock_GetDividerSource>
1a000f16:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000f18:	4620      	mov	r0, r4
1a000f1a:	f7ff ff17 	bl	1a000d4c <Chip_Clock_GetDividerDivisor>
1a000f1e:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000f20:	4628      	mov	r0, r5
1a000f22:	f7ff ff21 	bl	1a000d68 <Chip_Clock_GetClockInputHz>
1a000f26:	3401      	adds	r4, #1
}
1a000f28:	fbb0 f0f4 	udiv	r0, r0, r4
1a000f2c:	bd38      	pop	{r3, r4, r5, pc}
1a000f2e:	Address 0x000000001a000f2e is out of bounds.


1a000f30 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000f30:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000f32:	f100 0416 	add.w	r4, r0, #22
1a000f36:	00a4      	lsls	r4, r4, #2
1a000f38:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000f3c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000f40:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000f42:	281b      	cmp	r0, #27
1a000f44:	d813      	bhi.n	1a000f6e <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000f46:	2911      	cmp	r1, #17
1a000f48:	d01a      	beq.n	1a000f80 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000f4a:	4d0e      	ldr	r5, [pc, #56]	; (1a000f84 <Chip_Clock_SetBaseClock+0x54>)
1a000f4c:	4025      	ands	r5, r4

			if (autoblocken) {
1a000f4e:	b10a      	cbz	r2, 1a000f54 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000f50:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000f54:	b10b      	cbz	r3, 1a000f5a <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000f56:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000f5a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000f5e:	3016      	adds	r0, #22
1a000f60:	0080      	lsls	r0, r0, #2
1a000f62:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000f66:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000f6a:	6045      	str	r5, [r0, #4]
1a000f6c:	e008      	b.n	1a000f80 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000f6e:	f044 0401 	orr.w	r4, r4, #1
1a000f72:	3016      	adds	r0, #22
1a000f74:	0080      	lsls	r0, r0, #2
1a000f76:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000f7a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000f7e:	6044      	str	r4, [r0, #4]
	}
}
1a000f80:	bc30      	pop	{r4, r5}
1a000f82:	4770      	bx	lr
1a000f84:	e0fff7fe 	.word	0xe0fff7fe

1a000f88 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000f88:	281b      	cmp	r0, #27
1a000f8a:	d80c      	bhi.n	1a000fa6 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000f8c:	3016      	adds	r0, #22
1a000f8e:	0080      	lsls	r0, r0, #2
1a000f90:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000f94:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000f98:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000f9a:	f010 0f01 	tst.w	r0, #1
1a000f9e:	d104      	bne.n	1a000faa <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000fa0:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000fa4:	4770      	bx	lr
		return CLKINPUT_PD;
1a000fa6:	2011      	movs	r0, #17
1a000fa8:	4770      	bx	lr
		return CLKINPUT_PD;
1a000faa:	2011      	movs	r0, #17
}
1a000fac:	4770      	bx	lr

1a000fae <Chip_Clock_GetBaseClocktHz>:
{
1a000fae:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000fb0:	f7ff ffea 	bl	1a000f88 <Chip_Clock_GetBaseClock>
1a000fb4:	f7ff fed8 	bl	1a000d68 <Chip_Clock_GetClockInputHz>
}
1a000fb8:	bd08      	pop	{r3, pc}
1a000fba:	Address 0x000000001a000fba is out of bounds.


1a000fbc <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000fbc:	b971      	cbnz	r1, 1a000fdc <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a000fbe:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000fc0:	b10a      	cbz	r2, 1a000fc6 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000fc2:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000fc6:	2b02      	cmp	r3, #2
1a000fc8:	d00a      	beq.n	1a000fe0 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000fca:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000fce:	d30a      	bcc.n	1a000fe6 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000fd0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000fd4:	4b06      	ldr	r3, [pc, #24]	; (1a000ff0 <Chip_Clock_EnableOpts+0x34>)
1a000fd6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000fda:	4770      	bx	lr
		reg |= (1 << 1);
1a000fdc:	2103      	movs	r1, #3
1a000fde:	e7ef      	b.n	1a000fc0 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a000fe0:	f041 0120 	orr.w	r1, r1, #32
1a000fe4:	e7f1      	b.n	1a000fca <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000fe6:	3020      	adds	r0, #32
1a000fe8:	4b02      	ldr	r3, [pc, #8]	; (1a000ff4 <Chip_Clock_EnableOpts+0x38>)
1a000fea:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000fee:	4770      	bx	lr
1a000ff0:	40052000 	.word	0x40052000
1a000ff4:	40051000 	.word	0x40051000

1a000ff8 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000ff8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ffc:	d309      	bcc.n	1a001012 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000ffe:	4a09      	ldr	r2, [pc, #36]	; (1a001024 <Chip_Clock_Enable+0x2c>)
1a001000:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001004:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001008:	f043 0301 	orr.w	r3, r3, #1
1a00100c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001010:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001012:	4a05      	ldr	r2, [pc, #20]	; (1a001028 <Chip_Clock_Enable+0x30>)
1a001014:	3020      	adds	r0, #32
1a001016:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00101a:	f043 0301 	orr.w	r3, r3, #1
1a00101e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001022:	4770      	bx	lr
1a001024:	40052000 	.word	0x40052000
1a001028:	40051000 	.word	0x40051000

1a00102c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a00102c:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00102e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001032:	d309      	bcc.n	1a001048 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001034:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001038:	4a0d      	ldr	r2, [pc, #52]	; (1a001070 <Chip_Clock_GetRate+0x44>)
1a00103a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00103e:	f014 0f01 	tst.w	r4, #1
1a001042:	d107      	bne.n	1a001054 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001044:	2000      	movs	r0, #0
	}

	return rate;
}
1a001046:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001048:	f100 0320 	add.w	r3, r0, #32
1a00104c:	4a09      	ldr	r2, [pc, #36]	; (1a001074 <Chip_Clock_GetRate+0x48>)
1a00104e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001052:	e7f4      	b.n	1a00103e <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001054:	f7ff fe20 	bl	1a000c98 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001058:	f7ff ffa9 	bl	1a000fae <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a00105c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001060:	d103      	bne.n	1a00106a <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001062:	2301      	movs	r3, #1
		rate = rate / div;
1a001064:	fbb0 f0f3 	udiv	r0, r0, r3
1a001068:	e7ed      	b.n	1a001046 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00106a:	2302      	movs	r3, #2
1a00106c:	e7fa      	b.n	1a001064 <Chip_Clock_GetRate+0x38>
1a00106e:	bf00      	nop
1a001070:	40052000 	.word	0x40052000
1a001074:	40051000 	.word	0x40051000

1a001078 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001078:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00107a:	2069      	movs	r0, #105	; 0x69
1a00107c:	f7ff ffd6 	bl	1a00102c <Chip_Clock_GetRate>
1a001080:	4b01      	ldr	r3, [pc, #4]	; (1a001088 <SystemCoreClockUpdate+0x10>)
1a001082:	6018      	str	r0, [r3, #0]
}
1a001084:	bd08      	pop	{r3, pc}
1a001086:	bf00      	nop
1a001088:	10000058 	.word	0x10000058

1a00108c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a00108c:	b570      	push	{r4, r5, r6, lr}
1a00108e:	b08a      	sub	sp, #40	; 0x28
1a001090:	4605      	mov	r5, r0
1a001092:	460e      	mov	r6, r1
1a001094:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001096:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00109a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00109c:	2806      	cmp	r0, #6
1a00109e:	d018      	beq.n	1a0010d2 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0010a0:	2300      	movs	r3, #0
1a0010a2:	2201      	movs	r2, #1
1a0010a4:	4629      	mov	r1, r5
1a0010a6:	2004      	movs	r0, #4
1a0010a8:	f7ff ff42 	bl	1a000f30 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0010ac:	4a4a      	ldr	r2, [pc, #296]	; (1a0011d8 <Chip_SetupCoreClock+0x14c>)
1a0010ae:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0010b0:	f043 0301 	orr.w	r3, r3, #1
1a0010b4:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0010b6:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0010ba:	a901      	add	r1, sp, #4
1a0010bc:	4630      	mov	r0, r6
1a0010be:	f7ff feaf 	bl	1a000e20 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0010c2:	4b46      	ldr	r3, [pc, #280]	; (1a0011dc <Chip_SetupCoreClock+0x150>)
1a0010c4:	429e      	cmp	r6, r3
1a0010c6:	d916      	bls.n	1a0010f6 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0010c8:	9b01      	ldr	r3, [sp, #4]
1a0010ca:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0010ce:	d003      	beq.n	1a0010d8 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0010d0:	e7fe      	b.n	1a0010d0 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0010d2:	f7ff fe07 	bl	1a000ce4 <Chip_Clock_EnableCrystal>
1a0010d6:	e7e3      	b.n	1a0010a0 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0010d8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0010dc:	d005      	beq.n	1a0010ea <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0010de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0010e2:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0010e4:	2500      	movs	r5, #0
			direct = 1;
1a0010e6:	2601      	movs	r6, #1
1a0010e8:	e007      	b.n	1a0010fa <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0010ea:	9b04      	ldr	r3, [sp, #16]
1a0010ec:	3301      	adds	r3, #1
1a0010ee:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0010f0:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0010f2:	2600      	movs	r6, #0
1a0010f4:	e001      	b.n	1a0010fa <Chip_SetupCoreClock+0x6e>
1a0010f6:	2500      	movs	r5, #0
1a0010f8:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0010fa:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0010fe:	9b01      	ldr	r3, [sp, #4]
1a001100:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001104:	9a05      	ldr	r2, [sp, #20]
1a001106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00110a:	9a03      	ldr	r2, [sp, #12]
1a00110c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001110:	9a04      	ldr	r2, [sp, #16]
1a001112:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001116:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00111a:	4a2f      	ldr	r2, [pc, #188]	; (1a0011d8 <Chip_SetupCoreClock+0x14c>)
1a00111c:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a00111e:	4b2e      	ldr	r3, [pc, #184]	; (1a0011d8 <Chip_SetupCoreClock+0x14c>)
1a001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001122:	f013 0f01 	tst.w	r3, #1
1a001126:	d0fa      	beq.n	1a00111e <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001128:	2300      	movs	r3, #0
1a00112a:	2201      	movs	r2, #1
1a00112c:	2109      	movs	r1, #9
1a00112e:	2004      	movs	r0, #4
1a001130:	f7ff fefe 	bl	1a000f30 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001134:	b306      	cbz	r6, 1a001178 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001136:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00113a:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a00113c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00113e:	1e5a      	subs	r2, r3, #1
1a001140:	9209      	str	r2, [sp, #36]	; 0x24
1a001142:	2b00      	cmp	r3, #0
1a001144:	d1fa      	bne.n	1a00113c <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a001146:	9b01      	ldr	r3, [sp, #4]
1a001148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00114c:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00114e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001152:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001156:	9a05      	ldr	r2, [sp, #20]
1a001158:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00115c:	9a03      	ldr	r2, [sp, #12]
1a00115e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001162:	9a04      	ldr	r2, [sp, #16]
1a001164:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001168:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00116c:	4a1a      	ldr	r2, [pc, #104]	; (1a0011d8 <Chip_SetupCoreClock+0x14c>)
1a00116e:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001170:	2c00      	cmp	r4, #0
1a001172:	d12e      	bne.n	1a0011d2 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001174:	b00a      	add	sp, #40	; 0x28
1a001176:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a001178:	2d00      	cmp	r5, #0
1a00117a:	d0f9      	beq.n	1a001170 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00117c:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001180:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001182:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001184:	1e5a      	subs	r2, r3, #1
1a001186:	9209      	str	r2, [sp, #36]	; 0x24
1a001188:	2b00      	cmp	r3, #0
1a00118a:	d1fa      	bne.n	1a001182 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a00118c:	9b04      	ldr	r3, [sp, #16]
1a00118e:	1e5a      	subs	r2, r3, #1
1a001190:	9204      	str	r2, [sp, #16]
1a001192:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001196:	9b01      	ldr	r3, [sp, #4]
1a001198:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00119c:	9905      	ldr	r1, [sp, #20]
1a00119e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0011a2:	9903      	ldr	r1, [sp, #12]
1a0011a4:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0011a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0011ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0011b0:	4a09      	ldr	r2, [pc, #36]	; (1a0011d8 <Chip_SetupCoreClock+0x14c>)
1a0011b2:	6453      	str	r3, [r2, #68]	; 0x44
1a0011b4:	e7dc      	b.n	1a001170 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0011b6:	480a      	ldr	r0, [pc, #40]	; (1a0011e0 <Chip_SetupCoreClock+0x154>)
1a0011b8:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0011bc:	78cb      	ldrb	r3, [r1, #3]
1a0011be:	788a      	ldrb	r2, [r1, #2]
1a0011c0:	7849      	ldrb	r1, [r1, #1]
1a0011c2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0011c6:	f7ff feb3 	bl	1a000f30 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0011ca:	3401      	adds	r4, #1
1a0011cc:	2c11      	cmp	r4, #17
1a0011ce:	d9f2      	bls.n	1a0011b6 <Chip_SetupCoreClock+0x12a>
1a0011d0:	e7d0      	b.n	1a001174 <Chip_SetupCoreClock+0xe8>
1a0011d2:	2400      	movs	r4, #0
1a0011d4:	e7fa      	b.n	1a0011cc <Chip_SetupCoreClock+0x140>
1a0011d6:	bf00      	nop
1a0011d8:	40050000 	.word	0x40050000
1a0011dc:	068e7780 	.word	0x068e7780
1a0011e0:	1a001978 	.word	0x1a001978

1a0011e4 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0011e4:	4770      	bx	lr
1a0011e6:	Address 0x000000001a0011e6 is out of bounds.


1a0011e8 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0011e8:	2901      	cmp	r1, #1
1a0011ea:	d109      	bne.n	1a001200 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0011ec:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0011f0:	0082      	lsls	r2, r0, #2
1a0011f2:	4b04      	ldr	r3, [pc, #16]	; (1a001204 <Chip_I2C_EventHandler+0x1c>)
1a0011f4:	4413      	add	r3, r2
1a0011f6:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0011f8:	7d13      	ldrb	r3, [r2, #20]
1a0011fa:	b2db      	uxtb	r3, r3
1a0011fc:	2b04      	cmp	r3, #4
1a0011fe:	d0fb      	beq.n	1a0011f8 <Chip_I2C_EventHandler+0x10>
}
1a001200:	4770      	bx	lr
1a001202:	bf00      	nop
1a001204:	10000000 	.word	0x10000000

1a001208 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001208:	b570      	push	{r4, r5, r6, lr}
1a00120a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a00120c:	4e06      	ldr	r6, [pc, #24]	; (1a001228 <Chip_I2C_Init+0x20>)
1a00120e:	00c4      	lsls	r4, r0, #3
1a001210:	1a22      	subs	r2, r4, r0
1a001212:	0093      	lsls	r3, r2, #2
1a001214:	4433      	add	r3, r6
1a001216:	8898      	ldrh	r0, [r3, #4]
1a001218:	f7ff feee 	bl	1a000ff8 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00121c:	1b64      	subs	r4, r4, r5
1a00121e:	00a3      	lsls	r3, r4, #2
1a001220:	58f3      	ldr	r3, [r6, r3]
1a001222:	226c      	movs	r2, #108	; 0x6c
1a001224:	619a      	str	r2, [r3, #24]
}
1a001226:	bd70      	pop	{r4, r5, r6, pc}
1a001228:	10000000 	.word	0x10000000

1a00122c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00122c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001230:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001232:	4e0b      	ldr	r6, [pc, #44]	; (1a001260 <Chip_I2C_SetClockRate+0x34>)
1a001234:	00c5      	lsls	r5, r0, #3
1a001236:	1a2b      	subs	r3, r5, r0
1a001238:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a00123c:	eb06 0308 	add.w	r3, r6, r8
1a001240:	8898      	ldrh	r0, [r3, #4]
1a001242:	f7ff fef3 	bl	1a00102c <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001246:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00124a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00124e:	0842      	lsrs	r2, r0, #1
1a001250:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001252:	f856 3008 	ldr.w	r3, [r6, r8]
1a001256:	691a      	ldr	r2, [r3, #16]
1a001258:	1a80      	subs	r0, r0, r2
1a00125a:	6158      	str	r0, [r3, #20]
}
1a00125c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001260:	10000000 	.word	0x10000000

1a001264 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001264:	4b03      	ldr	r3, [pc, #12]	; (1a001274 <Chip_SSP_GetClockIndex+0x10>)
1a001266:	4298      	cmp	r0, r3
1a001268:	d001      	beq.n	1a00126e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00126a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a00126c:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a00126e:	20a5      	movs	r0, #165	; 0xa5
1a001270:	4770      	bx	lr
1a001272:	bf00      	nop
1a001274:	400c5000 	.word	0x400c5000

1a001278 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001278:	4b04      	ldr	r3, [pc, #16]	; (1a00128c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00127a:	4298      	cmp	r0, r3
1a00127c:	d002      	beq.n	1a001284 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00127e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001282:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a001284:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001288:	4770      	bx	lr
1a00128a:	bf00      	nop
1a00128c:	400c5000 	.word	0x400c5000

1a001290 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001290:	6803      	ldr	r3, [r0, #0]
1a001292:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a001296:	0209      	lsls	r1, r1, #8
1a001298:	b289      	uxth	r1, r1
1a00129a:	4319      	orrs	r1, r3
1a00129c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a00129e:	6102      	str	r2, [r0, #16]
}
1a0012a0:	4770      	bx	lr

1a0012a2 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0012a2:	b570      	push	{r4, r5, r6, lr}
1a0012a4:	4606      	mov	r6, r0
1a0012a6:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0012a8:	f7ff ffe6 	bl	1a001278 <Chip_SSP_GetPeriphClockIndex>
1a0012ac:	f7ff febe 	bl	1a00102c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0012b0:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0012b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a0012b6:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0012b8:	e000      	b.n	1a0012bc <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0012ba:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0012bc:	42ab      	cmp	r3, r5
1a0012be:	d90b      	bls.n	1a0012d8 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0012c0:	1c4c      	adds	r4, r1, #1
1a0012c2:	fb02 f304 	mul.w	r3, r2, r4
1a0012c6:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0012ca:	429d      	cmp	r5, r3
1a0012cc:	d2f6      	bcs.n	1a0012bc <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0012ce:	2cff      	cmp	r4, #255	; 0xff
1a0012d0:	d9f3      	bls.n	1a0012ba <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0012d2:	3202      	adds	r2, #2
				cr0_div = 0;
1a0012d4:	2100      	movs	r1, #0
1a0012d6:	e7f1      	b.n	1a0012bc <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0012d8:	4630      	mov	r0, r6
1a0012da:	f7ff ffd9 	bl	1a001290 <Chip_SSP_SetClockRate>
}
1a0012de:	bd70      	pop	{r4, r5, r6, pc}

1a0012e0 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0012e0:	b510      	push	{r4, lr}
1a0012e2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0012e4:	f7ff ffbe 	bl	1a001264 <Chip_SSP_GetClockIndex>
1a0012e8:	f7ff fe86 	bl	1a000ff8 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0012ec:	4620      	mov	r0, r4
1a0012ee:	f7ff ffc3 	bl	1a001278 <Chip_SSP_GetPeriphClockIndex>
1a0012f2:	f7ff fe81 	bl	1a000ff8 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0012f6:	6863      	ldr	r3, [r4, #4]
1a0012f8:	f023 0304 	bic.w	r3, r3, #4
1a0012fc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0012fe:	6823      	ldr	r3, [r4, #0]
1a001300:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001304:	f043 0307 	orr.w	r3, r3, #7
1a001308:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00130a:	4902      	ldr	r1, [pc, #8]	; (1a001314 <Chip_SSP_Init+0x34>)
1a00130c:	4620      	mov	r0, r4
1a00130e:	f7ff ffc8 	bl	1a0012a2 <Chip_SSP_SetBitRate>
}
1a001312:	bd10      	pop	{r4, pc}
1a001314:	000186a0 	.word	0x000186a0

1a001318 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001318:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00131a:	4a0b      	ldr	r2, [pc, #44]	; (1a001348 <SystemInit+0x30>)
1a00131c:	4b0b      	ldr	r3, [pc, #44]	; (1a00134c <SystemInit+0x34>)
1a00131e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001320:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001324:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a001326:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00132a:	2b20      	cmp	r3, #32
1a00132c:	d004      	beq.n	1a001338 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00132e:	f7ff fac5 	bl	1a0008bc <Board_SystemInit>
   Board_Init();
1a001332:	f7ff fa43 	bl	1a0007bc <Board_Init>
}
1a001336:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001338:	4a04      	ldr	r2, [pc, #16]	; (1a00134c <SystemInit+0x34>)
1a00133a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00133e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001346:	e7f2      	b.n	1a00132e <SystemInit+0x16>
1a001348:	1a000000 	.word	0x1a000000
1a00134c:	e000ed00 	.word	0xe000ed00

1a001350 <initialise_monitor_handles>:
}
1a001350:	4770      	bx	lr
1a001352:	Address 0x000000001a001352 is out of bounds.


1a001354 <Reset_Handler>:
void Reset_Handler(void) {
1a001354:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a001356:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001358:	4b19      	ldr	r3, [pc, #100]	; (1a0013c0 <Reset_Handler+0x6c>)
1a00135a:	4a1a      	ldr	r2, [pc, #104]	; (1a0013c4 <Reset_Handler+0x70>)
1a00135c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00135e:	3304      	adds	r3, #4
1a001360:	4a19      	ldr	r2, [pc, #100]	; (1a0013c8 <Reset_Handler+0x74>)
1a001362:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001364:	2300      	movs	r3, #0
1a001366:	e005      	b.n	1a001374 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001368:	4a18      	ldr	r2, [pc, #96]	; (1a0013cc <Reset_Handler+0x78>)
1a00136a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00136e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001372:	3301      	adds	r3, #1
1a001374:	2b07      	cmp	r3, #7
1a001376:	d9f7      	bls.n	1a001368 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a001378:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00137a:	4b15      	ldr	r3, [pc, #84]	; (1a0013d0 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a00137c:	e007      	b.n	1a00138e <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a00137e:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001382:	689a      	ldr	r2, [r3, #8]
1a001384:	6859      	ldr	r1, [r3, #4]
1a001386:	6818      	ldr	r0, [r3, #0]
1a001388:	f7fe ff00 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a00138c:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00138e:	4a11      	ldr	r2, [pc, #68]	; (1a0013d4 <Reset_Handler+0x80>)
1a001390:	4293      	cmp	r3, r2
1a001392:	d3f4      	bcc.n	1a00137e <Reset_Handler+0x2a>
1a001394:	e006      	b.n	1a0013a4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a001396:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001398:	6859      	ldr	r1, [r3, #4]
1a00139a:	f854 0b08 	ldr.w	r0, [r4], #8
1a00139e:	f7fe ff04 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a0013a2:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0013a4:	4a0c      	ldr	r2, [pc, #48]	; (1a0013d8 <Reset_Handler+0x84>)
1a0013a6:	4293      	cmp	r3, r2
1a0013a8:	d3f5      	bcc.n	1a001396 <Reset_Handler+0x42>
    SystemInit();
1a0013aa:	f7ff ffb5 	bl	1a001318 <SystemInit>
    __libc_init_array();
1a0013ae:	f000 fa1f 	bl	1a0017f0 <__libc_init_array>
    initialise_monitor_handles();
1a0013b2:	f7ff ffcd 	bl	1a001350 <initialise_monitor_handles>
    main();
1a0013b6:	f000 f859 	bl	1a00146c <main>
        __asm__ volatile("wfi");
1a0013ba:	bf30      	wfi
1a0013bc:	e7fd      	b.n	1a0013ba <Reset_Handler+0x66>
1a0013be:	bf00      	nop
1a0013c0:	40053100 	.word	0x40053100
1a0013c4:	10df1000 	.word	0x10df1000
1a0013c8:	01dff7ff 	.word	0x01dff7ff
1a0013cc:	e000e280 	.word	0xe000e280
1a0013d0:	1a000114 	.word	0x1a000114
1a0013d4:	1a000150 	.word	0x1a000150
1a0013d8:	1a000178 	.word	0x1a000178

1a0013dc <_fini>:
void _fini(void) {}
1a0013dc:	4770      	bx	lr

1a0013de <_init>:
void _init(void) {}
1a0013de:	4770      	bx	lr

1a0013e0 <escaleraMecanicaIface_opSubir>:

#define LED1      3
#define LED2      4
#define LED3      5

void escaleraMecanicaIface_opSubir(const EscaleraMecanica* handle, const sc_boolean Action, const sc_boolean Status){
1a0013e0:	b508      	push	{r3, lr}
	Board_LED_Set(LED1, false);
1a0013e2:	2100      	movs	r1, #0
1a0013e4:	2003      	movs	r0, #3
1a0013e6:	f7ff f9d7 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED2, true);
1a0013ea:	2101      	movs	r1, #1
1a0013ec:	2004      	movs	r0, #4
1a0013ee:	f7ff f9d3 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED3, false);
1a0013f2:	2100      	movs	r1, #0
1a0013f4:	2005      	movs	r0, #5
1a0013f6:	f7ff f9cf 	bl	1a000798 <Board_LED_Set>
}
1a0013fa:	bd08      	pop	{r3, pc}

1a0013fc <escaleraMecanicaIface_opBajar>:

void escaleraMecanicaIface_opBajar(const EscaleraMecanica* handle, const sc_boolean Action, const sc_boolean Status){
1a0013fc:	b508      	push	{r3, lr}
	Board_LED_Set(LED1, true);
1a0013fe:	2101      	movs	r1, #1
1a001400:	2003      	movs	r0, #3
1a001402:	f7ff f9c9 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED2, false);
1a001406:	2100      	movs	r1, #0
1a001408:	2004      	movs	r0, #4
1a00140a:	f7ff f9c5 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED3, false);
1a00140e:	2100      	movs	r1, #0
1a001410:	2005      	movs	r0, #5
1a001412:	f7ff f9c1 	bl	1a000798 <Board_LED_Set>
}
1a001416:	bd08      	pop	{r3, pc}

1a001418 <escaleraMecanicaIface_opStop>:

void escaleraMecanicaIface_opStop(const EscaleraMecanica* handle, const sc_boolean Action, const sc_boolean Status){
1a001418:	b508      	push	{r3, lr}
	Board_LED_Set(LED1, true);
1a00141a:	2101      	movs	r1, #1
1a00141c:	2003      	movs	r0, #3
1a00141e:	f7ff f9bb 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED2, true);
1a001422:	2101      	movs	r1, #1
1a001424:	2004      	movs	r0, #4
1a001426:	f7ff f9b7 	bl	1a000798 <Board_LED_Set>
	Board_LED_Set(LED3, true);
1a00142a:	2101      	movs	r1, #1
1a00142c:	2005      	movs	r0, #5
1a00142e:	f7ff f9b3 	bl	1a000798 <Board_LED_Set>
}
1a001432:	bd08      	pop	{r3, pc}

1a001434 <escaleraMecanicaIface_opLuzRoja>:

void escaleraMecanicaIface_opLuzRoja(const EscaleraMecanica* handle, const sc_boolean Action, const sc_boolean State){

}
1a001434:	4770      	bx	lr

1a001436 <escaleraMecanicaIface_opLuzVerde>:

void escaleraMecanicaIface_opLuzVerde(const EscaleraMecanica* handle, const sc_boolean Action, const sc_boolean State){

}
1a001436:	4770      	bx	lr

1a001438 <SysTick_Handler>:
/**
 * @brief	Hook on Handle interrupt from SysTick timer
 * @return	Nothing
 */
void SysTick_Handler(void){
	SysTick_Time_Flag = true;
1a001438:	4b01      	ldr	r3, [pc, #4]	; (1a001440 <SysTick_Handler+0x8>)
1a00143a:	2201      	movs	r2, #1
1a00143c:	701a      	strb	r2, [r3, #0]
}
1a00143e:	4770      	bx	lr
1a001440:	10000040 	.word	0x10000040

1a001444 <Buttons_GetStatus_>:

/*! This function scan all EDU-CIAA-NXP buttons (TEC1, TEC2, TEC3 and TEC4),
 *  and return ID of pressed button (TEC1 or TEC2 or TEC3 or TEC4)
 *  or false if no button was pressed.
 */
uint32_t Buttons_GetStatus_(void) {
1a001444:	b538      	push	{r3, r4, r5, lr}
	uint8_t ret = false;
	uint32_t idx;

	for (idx = 0; idx < 4; ++idx) {
1a001446:	2400      	movs	r4, #0
	uint8_t ret = false;
1a001448:	4625      	mov	r5, r4
	for (idx = 0; idx < 4; ++idx) {
1a00144a:	e000      	b.n	1a00144e <Buttons_GetStatus_+0xa>
1a00144c:	3401      	adds	r4, #1
1a00144e:	2c03      	cmp	r4, #3
1a001450:	d809      	bhi.n	1a001466 <Buttons_GetStatus_+0x22>
		if (Board_TEC_GetStatus( idx ) == 0)
1a001452:	b2e0      	uxtb	r0, r4
1a001454:	f7ff f9ca 	bl	1a0007ec <Board_TEC_GetStatus>
1a001458:	2800      	cmp	r0, #0
1a00145a:	d1f7      	bne.n	1a00144c <Buttons_GetStatus_+0x8>
			ret |= 1 << idx;
1a00145c:	2301      	movs	r3, #1
1a00145e:	40a3      	lsls	r3, r4
1a001460:	431d      	orrs	r5, r3
1a001462:	b2ed      	uxtb	r5, r5
1a001464:	e7f2      	b.n	1a00144c <Buttons_GetStatus_+0x8>
	}
	return ret;
}
1a001466:	4628      	mov	r0, r5
1a001468:	bd38      	pop	{r3, r4, r5, pc}
1a00146a:	Address 0x000000001a00146a is out of bounds.


1a00146c <main>:
/**
 * @brief	main routine for statechart example: EDU-CIAA-NXP - EscaleraMecanica LED3
 * @return	Function should not exit.
 */
int main(void)
{
1a00146c:	b510      	push	{r4, lr}
	uint32_t i;

	uint32_t BUTTON_Status;

	/* Generic Initialization */
	Board_Init();
1a00146e:	f7ff f9a5 	bl	1a0007bc <Board_Init>

	/* Init Ticks counter => TICKRATE_MS */
	SysTick_Config(SystemCoreClock / TICKRATE_MS);
1a001472:	4b19      	ldr	r3, [pc, #100]	; (1a0014d8 <main+0x6c>)
1a001474:	681b      	ldr	r3, [r3, #0]
1a001476:	4a19      	ldr	r2, [pc, #100]	; (1a0014dc <main+0x70>)
1a001478:	fba2 2303 	umull	r2, r3, r2, r3
1a00147c:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a00147e:	3b01      	subs	r3, #1
1a001480:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a001484:	d209      	bcs.n	1a00149a <main+0x2e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001486:	4a16      	ldr	r2, [pc, #88]	; (1a0014e0 <main+0x74>)
1a001488:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00148a:	4b16      	ldr	r3, [pc, #88]	; (1a0014e4 <main+0x78>)
1a00148c:	21e0      	movs	r1, #224	; 0xe0
1a00148e:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001492:	2300      	movs	r3, #0
1a001494:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001496:	2307      	movs	r3, #7
1a001498:	6013      	str	r3, [r2, #0]

	/* Init Timer Ticks */
	//InitTimerTicks( ticks, NOF_TIMERS );

	/* Statechart Initialization */
	escaleraMecanica_init( &statechart );
1a00149a:	4c13      	ldr	r4, [pc, #76]	; (1a0014e8 <main+0x7c>)
1a00149c:	4620      	mov	r0, r4
1a00149e:	f7ff f85b 	bl	1a000558 <escaleraMecanica_init>
	escaleraMecanica_enter( &statechart );
1a0014a2:	4620      	mov	r0, r4
1a0014a4:	f7ff f869 	bl	1a00057a <escaleraMecanica_enter>
1a0014a8:	e005      	b.n	1a0014b6 <main+0x4a>

			/* Then if there are a pressed button */
			if (BUTTON_Status != 0){
				if(BUTTON_Status & 1){
					escaleraMecanicaIface_raise_evPresionS1(&statechart);
				} else if( BUTTON_Status & 2){
1a0014aa:	f010 0f02 	tst.w	r0, #2
1a0014ae:	d10e      	bne.n	1a0014ce <main+0x62>

			}


			/* Then Run an Cycle of Statechart */
			escaleraMecanica_runCycle(&statechart);		// Run Cycle of Statechart
1a0014b0:	480d      	ldr	r0, [pc, #52]	; (1a0014e8 <main+0x7c>)
1a0014b2:	f7ff f86b 	bl	1a00058c <escaleraMecanica_runCycle>
		__WFI();
1a0014b6:	bf30      	wfi
			BUTTON_Status = Buttons_GetStatus_();
1a0014b8:	f7ff ffc4 	bl	1a001444 <Buttons_GetStatus_>
			if (BUTTON_Status != 0){
1a0014bc:	2800      	cmp	r0, #0
1a0014be:	d0f7      	beq.n	1a0014b0 <main+0x44>
				if(BUTTON_Status & 1){
1a0014c0:	f010 0f01 	tst.w	r0, #1
1a0014c4:	d0f1      	beq.n	1a0014aa <main+0x3e>
					escaleraMecanicaIface_raise_evPresionS1(&statechart);
1a0014c6:	4808      	ldr	r0, [pc, #32]	; (1a0014e8 <main+0x7c>)
1a0014c8:	f7ff f8a6 	bl	1a000618 <escaleraMecanicaIface_raise_evPresionS1>
1a0014cc:	e7f0      	b.n	1a0014b0 <main+0x44>
					escaleraMecanicaIface_raise_evPresionS2(&statechart);
1a0014ce:	4806      	ldr	r0, [pc, #24]	; (1a0014e8 <main+0x7c>)
1a0014d0:	f7ff f8a5 	bl	1a00061e <escaleraMecanicaIface_raise_evPresionS2>
1a0014d4:	e7ec      	b.n	1a0014b0 <main+0x44>
1a0014d6:	bf00      	nop
1a0014d8:	10000058 	.word	0x10000058
1a0014dc:	10624dd3 	.word	0x10624dd3
1a0014e0:	e000e010 	.word	0xe000e010
1a0014e4:	e000ed00 	.word	0xe000ed00
1a0014e8:	10000044 	.word	0x10000044

1a0014ec <__aeabi_uldivmod>:
1a0014ec:	b953      	cbnz	r3, 1a001504 <__aeabi_uldivmod+0x18>
1a0014ee:	b94a      	cbnz	r2, 1a001504 <__aeabi_uldivmod+0x18>
1a0014f0:	2900      	cmp	r1, #0
1a0014f2:	bf08      	it	eq
1a0014f4:	2800      	cmpeq	r0, #0
1a0014f6:	bf1c      	itt	ne
1a0014f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0014fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a001500:	f000 b974 	b.w	1a0017ec <__aeabi_idiv0>
1a001504:	f1ad 0c08 	sub.w	ip, sp, #8
1a001508:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00150c:	f000 f806 	bl	1a00151c <__udivmoddi4>
1a001510:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001514:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001518:	b004      	add	sp, #16
1a00151a:	4770      	bx	lr

1a00151c <__udivmoddi4>:
1a00151c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001520:	9e08      	ldr	r6, [sp, #32]
1a001522:	4604      	mov	r4, r0
1a001524:	4688      	mov	r8, r1
1a001526:	2b00      	cmp	r3, #0
1a001528:	f040 8085 	bne.w	1a001636 <__udivmoddi4+0x11a>
1a00152c:	428a      	cmp	r2, r1
1a00152e:	4615      	mov	r5, r2
1a001530:	d948      	bls.n	1a0015c4 <__udivmoddi4+0xa8>
1a001532:	fab2 f282 	clz	r2, r2
1a001536:	b14a      	cbz	r2, 1a00154c <__udivmoddi4+0x30>
1a001538:	f1c2 0720 	rsb	r7, r2, #32
1a00153c:	fa01 f302 	lsl.w	r3, r1, r2
1a001540:	fa20 f707 	lsr.w	r7, r0, r7
1a001544:	4095      	lsls	r5, r2
1a001546:	ea47 0803 	orr.w	r8, r7, r3
1a00154a:	4094      	lsls	r4, r2
1a00154c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001550:	0c23      	lsrs	r3, r4, #16
1a001552:	fbb8 f7fe 	udiv	r7, r8, lr
1a001556:	fa1f fc85 	uxth.w	ip, r5
1a00155a:	fb0e 8817 	mls	r8, lr, r7, r8
1a00155e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001562:	fb07 f10c 	mul.w	r1, r7, ip
1a001566:	4299      	cmp	r1, r3
1a001568:	d909      	bls.n	1a00157e <__udivmoddi4+0x62>
1a00156a:	18eb      	adds	r3, r5, r3
1a00156c:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a001570:	f080 80e3 	bcs.w	1a00173a <__udivmoddi4+0x21e>
1a001574:	4299      	cmp	r1, r3
1a001576:	f240 80e0 	bls.w	1a00173a <__udivmoddi4+0x21e>
1a00157a:	3f02      	subs	r7, #2
1a00157c:	442b      	add	r3, r5
1a00157e:	1a5b      	subs	r3, r3, r1
1a001580:	b2a4      	uxth	r4, r4
1a001582:	fbb3 f0fe 	udiv	r0, r3, lr
1a001586:	fb0e 3310 	mls	r3, lr, r0, r3
1a00158a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00158e:	fb00 fc0c 	mul.w	ip, r0, ip
1a001592:	45a4      	cmp	ip, r4
1a001594:	d909      	bls.n	1a0015aa <__udivmoddi4+0x8e>
1a001596:	192c      	adds	r4, r5, r4
1a001598:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00159c:	f080 80cb 	bcs.w	1a001736 <__udivmoddi4+0x21a>
1a0015a0:	45a4      	cmp	ip, r4
1a0015a2:	f240 80c8 	bls.w	1a001736 <__udivmoddi4+0x21a>
1a0015a6:	3802      	subs	r0, #2
1a0015a8:	442c      	add	r4, r5
1a0015aa:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0015ae:	eba4 040c 	sub.w	r4, r4, ip
1a0015b2:	2700      	movs	r7, #0
1a0015b4:	b11e      	cbz	r6, 1a0015be <__udivmoddi4+0xa2>
1a0015b6:	40d4      	lsrs	r4, r2
1a0015b8:	2300      	movs	r3, #0
1a0015ba:	e9c6 4300 	strd	r4, r3, [r6]
1a0015be:	4639      	mov	r1, r7
1a0015c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0015c4:	2a00      	cmp	r2, #0
1a0015c6:	d053      	beq.n	1a001670 <__udivmoddi4+0x154>
1a0015c8:	fab2 f282 	clz	r2, r2
1a0015cc:	2a00      	cmp	r2, #0
1a0015ce:	f040 80b6 	bne.w	1a00173e <__udivmoddi4+0x222>
1a0015d2:	1b49      	subs	r1, r1, r5
1a0015d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0015d8:	fa1f f885 	uxth.w	r8, r5
1a0015dc:	2701      	movs	r7, #1
1a0015de:	fbb1 fcfe 	udiv	ip, r1, lr
1a0015e2:	0c23      	lsrs	r3, r4, #16
1a0015e4:	fb0e 111c 	mls	r1, lr, ip, r1
1a0015e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0015ec:	fb08 f10c 	mul.w	r1, r8, ip
1a0015f0:	4299      	cmp	r1, r3
1a0015f2:	d907      	bls.n	1a001604 <__udivmoddi4+0xe8>
1a0015f4:	18eb      	adds	r3, r5, r3
1a0015f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0015fa:	d202      	bcs.n	1a001602 <__udivmoddi4+0xe6>
1a0015fc:	4299      	cmp	r1, r3
1a0015fe:	f200 80ec 	bhi.w	1a0017da <__udivmoddi4+0x2be>
1a001602:	4684      	mov	ip, r0
1a001604:	1a59      	subs	r1, r3, r1
1a001606:	b2a3      	uxth	r3, r4
1a001608:	fbb1 f0fe 	udiv	r0, r1, lr
1a00160c:	fb0e 1410 	mls	r4, lr, r0, r1
1a001610:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001614:	fb08 f800 	mul.w	r8, r8, r0
1a001618:	45a0      	cmp	r8, r4
1a00161a:	d907      	bls.n	1a00162c <__udivmoddi4+0x110>
1a00161c:	192c      	adds	r4, r5, r4
1a00161e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001622:	d202      	bcs.n	1a00162a <__udivmoddi4+0x10e>
1a001624:	45a0      	cmp	r8, r4
1a001626:	f200 80dc 	bhi.w	1a0017e2 <__udivmoddi4+0x2c6>
1a00162a:	4618      	mov	r0, r3
1a00162c:	eba4 0408 	sub.w	r4, r4, r8
1a001630:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001634:	e7be      	b.n	1a0015b4 <__udivmoddi4+0x98>
1a001636:	428b      	cmp	r3, r1
1a001638:	d908      	bls.n	1a00164c <__udivmoddi4+0x130>
1a00163a:	2e00      	cmp	r6, #0
1a00163c:	d078      	beq.n	1a001730 <__udivmoddi4+0x214>
1a00163e:	2700      	movs	r7, #0
1a001640:	e9c6 0100 	strd	r0, r1, [r6]
1a001644:	4638      	mov	r0, r7
1a001646:	4639      	mov	r1, r7
1a001648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00164c:	fab3 f783 	clz	r7, r3
1a001650:	b97f      	cbnz	r7, 1a001672 <__udivmoddi4+0x156>
1a001652:	428b      	cmp	r3, r1
1a001654:	d302      	bcc.n	1a00165c <__udivmoddi4+0x140>
1a001656:	4282      	cmp	r2, r0
1a001658:	f200 80bd 	bhi.w	1a0017d6 <__udivmoddi4+0x2ba>
1a00165c:	1a84      	subs	r4, r0, r2
1a00165e:	eb61 0303 	sbc.w	r3, r1, r3
1a001662:	2001      	movs	r0, #1
1a001664:	4698      	mov	r8, r3
1a001666:	2e00      	cmp	r6, #0
1a001668:	d0a9      	beq.n	1a0015be <__udivmoddi4+0xa2>
1a00166a:	e9c6 4800 	strd	r4, r8, [r6]
1a00166e:	e7a6      	b.n	1a0015be <__udivmoddi4+0xa2>
1a001670:	deff      	udf	#255	; 0xff
1a001672:	f1c7 0520 	rsb	r5, r7, #32
1a001676:	40bb      	lsls	r3, r7
1a001678:	fa22 fc05 	lsr.w	ip, r2, r5
1a00167c:	ea4c 0c03 	orr.w	ip, ip, r3
1a001680:	fa01 f407 	lsl.w	r4, r1, r7
1a001684:	fa20 f805 	lsr.w	r8, r0, r5
1a001688:	fa21 f305 	lsr.w	r3, r1, r5
1a00168c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001690:	ea48 0404 	orr.w	r4, r8, r4
1a001694:	fbb3 f9fe 	udiv	r9, r3, lr
1a001698:	0c21      	lsrs	r1, r4, #16
1a00169a:	fb0e 3319 	mls	r3, lr, r9, r3
1a00169e:	fa1f f88c 	uxth.w	r8, ip
1a0016a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0016a6:	fb09 fa08 	mul.w	sl, r9, r8
1a0016aa:	459a      	cmp	sl, r3
1a0016ac:	fa02 f207 	lsl.w	r2, r2, r7
1a0016b0:	fa00 f107 	lsl.w	r1, r0, r7
1a0016b4:	d90b      	bls.n	1a0016ce <__udivmoddi4+0x1b2>
1a0016b6:	eb1c 0303 	adds.w	r3, ip, r3
1a0016ba:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a0016be:	f080 8088 	bcs.w	1a0017d2 <__udivmoddi4+0x2b6>
1a0016c2:	459a      	cmp	sl, r3
1a0016c4:	f240 8085 	bls.w	1a0017d2 <__udivmoddi4+0x2b6>
1a0016c8:	f1a9 0902 	sub.w	r9, r9, #2
1a0016cc:	4463      	add	r3, ip
1a0016ce:	eba3 030a 	sub.w	r3, r3, sl
1a0016d2:	b2a4      	uxth	r4, r4
1a0016d4:	fbb3 f0fe 	udiv	r0, r3, lr
1a0016d8:	fb0e 3310 	mls	r3, lr, r0, r3
1a0016dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0016e0:	fb00 f808 	mul.w	r8, r0, r8
1a0016e4:	45a0      	cmp	r8, r4
1a0016e6:	d908      	bls.n	1a0016fa <__udivmoddi4+0x1de>
1a0016e8:	eb1c 0404 	adds.w	r4, ip, r4
1a0016ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0016f0:	d26b      	bcs.n	1a0017ca <__udivmoddi4+0x2ae>
1a0016f2:	45a0      	cmp	r8, r4
1a0016f4:	d969      	bls.n	1a0017ca <__udivmoddi4+0x2ae>
1a0016f6:	3802      	subs	r0, #2
1a0016f8:	4464      	add	r4, ip
1a0016fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0016fe:	eba4 0408 	sub.w	r4, r4, r8
1a001702:	fba0 8902 	umull	r8, r9, r0, r2
1a001706:	454c      	cmp	r4, r9
1a001708:	46c6      	mov	lr, r8
1a00170a:	464b      	mov	r3, r9
1a00170c:	d354      	bcc.n	1a0017b8 <__udivmoddi4+0x29c>
1a00170e:	d051      	beq.n	1a0017b4 <__udivmoddi4+0x298>
1a001710:	2e00      	cmp	r6, #0
1a001712:	d069      	beq.n	1a0017e8 <__udivmoddi4+0x2cc>
1a001714:	ebb1 020e 	subs.w	r2, r1, lr
1a001718:	eb64 0403 	sbc.w	r4, r4, r3
1a00171c:	fa04 f505 	lsl.w	r5, r4, r5
1a001720:	fa22 f307 	lsr.w	r3, r2, r7
1a001724:	40fc      	lsrs	r4, r7
1a001726:	431d      	orrs	r5, r3
1a001728:	e9c6 5400 	strd	r5, r4, [r6]
1a00172c:	2700      	movs	r7, #0
1a00172e:	e746      	b.n	1a0015be <__udivmoddi4+0xa2>
1a001730:	4637      	mov	r7, r6
1a001732:	4630      	mov	r0, r6
1a001734:	e743      	b.n	1a0015be <__udivmoddi4+0xa2>
1a001736:	4618      	mov	r0, r3
1a001738:	e737      	b.n	1a0015aa <__udivmoddi4+0x8e>
1a00173a:	4607      	mov	r7, r0
1a00173c:	e71f      	b.n	1a00157e <__udivmoddi4+0x62>
1a00173e:	f1c2 0320 	rsb	r3, r2, #32
1a001742:	fa20 f703 	lsr.w	r7, r0, r3
1a001746:	4095      	lsls	r5, r2
1a001748:	fa01 f002 	lsl.w	r0, r1, r2
1a00174c:	fa21 f303 	lsr.w	r3, r1, r3
1a001750:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001754:	4338      	orrs	r0, r7
1a001756:	0c01      	lsrs	r1, r0, #16
1a001758:	fbb3 f7fe 	udiv	r7, r3, lr
1a00175c:	fa1f f885 	uxth.w	r8, r5
1a001760:	fb0e 3317 	mls	r3, lr, r7, r3
1a001764:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001768:	fb07 f308 	mul.w	r3, r7, r8
1a00176c:	428b      	cmp	r3, r1
1a00176e:	fa04 f402 	lsl.w	r4, r4, r2
1a001772:	d907      	bls.n	1a001784 <__udivmoddi4+0x268>
1a001774:	1869      	adds	r1, r5, r1
1a001776:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a00177a:	d228      	bcs.n	1a0017ce <__udivmoddi4+0x2b2>
1a00177c:	428b      	cmp	r3, r1
1a00177e:	d926      	bls.n	1a0017ce <__udivmoddi4+0x2b2>
1a001780:	3f02      	subs	r7, #2
1a001782:	4429      	add	r1, r5
1a001784:	1acb      	subs	r3, r1, r3
1a001786:	b281      	uxth	r1, r0
1a001788:	fbb3 f0fe 	udiv	r0, r3, lr
1a00178c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001790:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001794:	fb00 f308 	mul.w	r3, r0, r8
1a001798:	428b      	cmp	r3, r1
1a00179a:	d907      	bls.n	1a0017ac <__udivmoddi4+0x290>
1a00179c:	1869      	adds	r1, r5, r1
1a00179e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a0017a2:	d210      	bcs.n	1a0017c6 <__udivmoddi4+0x2aa>
1a0017a4:	428b      	cmp	r3, r1
1a0017a6:	d90e      	bls.n	1a0017c6 <__udivmoddi4+0x2aa>
1a0017a8:	3802      	subs	r0, #2
1a0017aa:	4429      	add	r1, r5
1a0017ac:	1ac9      	subs	r1, r1, r3
1a0017ae:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0017b2:	e714      	b.n	1a0015de <__udivmoddi4+0xc2>
1a0017b4:	4541      	cmp	r1, r8
1a0017b6:	d2ab      	bcs.n	1a001710 <__udivmoddi4+0x1f4>
1a0017b8:	ebb8 0e02 	subs.w	lr, r8, r2
1a0017bc:	eb69 020c 	sbc.w	r2, r9, ip
1a0017c0:	3801      	subs	r0, #1
1a0017c2:	4613      	mov	r3, r2
1a0017c4:	e7a4      	b.n	1a001710 <__udivmoddi4+0x1f4>
1a0017c6:	4660      	mov	r0, ip
1a0017c8:	e7f0      	b.n	1a0017ac <__udivmoddi4+0x290>
1a0017ca:	4618      	mov	r0, r3
1a0017cc:	e795      	b.n	1a0016fa <__udivmoddi4+0x1de>
1a0017ce:	4667      	mov	r7, ip
1a0017d0:	e7d8      	b.n	1a001784 <__udivmoddi4+0x268>
1a0017d2:	4681      	mov	r9, r0
1a0017d4:	e77b      	b.n	1a0016ce <__udivmoddi4+0x1b2>
1a0017d6:	4638      	mov	r0, r7
1a0017d8:	e745      	b.n	1a001666 <__udivmoddi4+0x14a>
1a0017da:	f1ac 0c02 	sub.w	ip, ip, #2
1a0017de:	442b      	add	r3, r5
1a0017e0:	e710      	b.n	1a001604 <__udivmoddi4+0xe8>
1a0017e2:	3802      	subs	r0, #2
1a0017e4:	442c      	add	r4, r5
1a0017e6:	e721      	b.n	1a00162c <__udivmoddi4+0x110>
1a0017e8:	4637      	mov	r7, r6
1a0017ea:	e6e8      	b.n	1a0015be <__udivmoddi4+0xa2>

1a0017ec <__aeabi_idiv0>:
1a0017ec:	4770      	bx	lr
1a0017ee:	bf00      	nop

1a0017f0 <__libc_init_array>:
1a0017f0:	b570      	push	{r4, r5, r6, lr}
1a0017f2:	4d0d      	ldr	r5, [pc, #52]	; (1a001828 <__libc_init_array+0x38>)
1a0017f4:	4c0d      	ldr	r4, [pc, #52]	; (1a00182c <__libc_init_array+0x3c>)
1a0017f6:	1b64      	subs	r4, r4, r5
1a0017f8:	10a4      	asrs	r4, r4, #2
1a0017fa:	2600      	movs	r6, #0
1a0017fc:	42a6      	cmp	r6, r4
1a0017fe:	d109      	bne.n	1a001814 <__libc_init_array+0x24>
1a001800:	4d0b      	ldr	r5, [pc, #44]	; (1a001830 <__libc_init_array+0x40>)
1a001802:	4c0c      	ldr	r4, [pc, #48]	; (1a001834 <__libc_init_array+0x44>)
1a001804:	f7ff fdeb 	bl	1a0013de <_init>
1a001808:	1b64      	subs	r4, r4, r5
1a00180a:	10a4      	asrs	r4, r4, #2
1a00180c:	2600      	movs	r6, #0
1a00180e:	42a6      	cmp	r6, r4
1a001810:	d105      	bne.n	1a00181e <__libc_init_array+0x2e>
1a001812:	bd70      	pop	{r4, r5, r6, pc}
1a001814:	f855 3b04 	ldr.w	r3, [r5], #4
1a001818:	4798      	blx	r3
1a00181a:	3601      	adds	r6, #1
1a00181c:	e7ee      	b.n	1a0017fc <__libc_init_array+0xc>
1a00181e:	f855 3b04 	ldr.w	r3, [r5], #4
1a001822:	4798      	blx	r3
1a001824:	3601      	adds	r6, #1
1a001826:	e7f2      	b.n	1a00180e <__libc_init_array+0x1e>
1a001828:	1a0019c0 	.word	0x1a0019c0
1a00182c:	1a0019c0 	.word	0x1a0019c0
1a001830:	1a0019c0 	.word	0x1a0019c0
1a001834:	1a0019c0 	.word	0x1a0019c0

1a001838 <memset>:
1a001838:	4402      	add	r2, r0
1a00183a:	4603      	mov	r3, r0
1a00183c:	4293      	cmp	r3, r2
1a00183e:	d100      	bne.n	1a001842 <memset+0xa>
1a001840:	4770      	bx	lr
1a001842:	f803 1b01 	strb.w	r1, [r3], #1
1a001846:	e7f9      	b.n	1a00183c <memset+0x4>

1a001848 <ExtRateIn>:
1a001848:	0000 0000                                   ....

1a00184c <GpioButtons>:
1a00184c:	0400 0800 0900 0901                         ........

1a001854 <GpioLeds>:
1a001854:	0005 0105 0205 0e00 0b01 0c01               ............

1a001860 <GpioPorts>:
1a001860:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a001870:	0802 ffff                                   ....

1a001874 <OscRateIn>:
1a001874:	1b00 00b7                                   ....

1a001878 <InitClkStates>:
1a001878:	0f01 0101                                   ....

1a00187c <pinmuxing>:
1a00187c:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a00188c:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a00189c:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a0018ac:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a0018bc:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a0018cc:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a0018dc:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a0018ec:	0206 0057                                   ..W.

1a0018f0 <UART_BClock>:
1a0018f0:	01c2 01a2 0182 0162                         ......b.

1a0018f8 <UART_PClock>:
1a0018f8:	0081 0082 00a1 00a2 0201 0804 0f03 0f0f     ................
1a001908:	00ff 0000                                   ....

1a00190c <periph_to_base>:
1a00190c:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a00191c:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a00192c:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a00193c:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a00194c:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a00195c:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a00196c:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a001978 <InitClkStates>:
1a001978:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001988:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001998:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a0019a8:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a0019b8:	111a 0001 111b 0001                         ........
