// Seed: 2373396373
module module_0;
  logic \id_1 ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
  always_ff @(1) $unsigned(57);
  ;
  module_0 modCall_1 ();
  logic id_5;
  ;
  assign id_1 = -1;
  assign id_5 = id_3 & -1'b0 - id_3;
endmodule
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    output supply1 id_3,
    output wor id_4,
    output tri id_5,
    input supply0 id_6,
    input wor id_7,
    input tri module_2,
    input uwire id_9,
    output wor id_10
);
  supply1 id_12;
  module_0 modCall_1 ();
  logic [7:0][-1 : 1] id_13;
  assign id_1  = -1 ? id_13[1'b0] : 1;
  assign id_12 = -1 ? 1'd0 : 1 ? -1 : 1;
endmodule
