# TCL File Generated by Component Editor 18.0
# Tue Oct 08 13:25:16 MDT 2019
# DO NOT MODIFY


# 
# Speaker_Array_Encoder "Speaker_Array_Encoder" v1.0
#  2019.10.08.13:25:16
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Speaker_Array_Encoder
# 
set_module_property DESCRIPTION ""
set_module_property NAME Speaker_Array_Encoder
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Speaker_Array_Encoder
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Speaker_Array_Encoder.vhd VHDL PATH ../../component_library/Speaker_Array/Source_Files/Speaker_Array_Encoder.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point data_input
# 
add_interface data_input avalon_streaming end
set_interface_property data_input associatedClock sys_clk
set_interface_property data_input associatedReset sys_reset
set_interface_property data_input dataBitsPerSymbol 8
set_interface_property data_input errorDescriptor ""
set_interface_property data_input firstSymbolInHighOrderBits true
set_interface_property data_input maxChannel 0
set_interface_property data_input readyLatency 0
set_interface_property data_input ENABLED true
set_interface_property data_input EXPORT_OF ""
set_interface_property data_input PORT_NAME_MAP ""
set_interface_property data_input CMSIS_SVD_VARIABLES ""
set_interface_property data_input SVD_ADDRESS_GROUP ""

add_interface_port data_input data_input_channel channel Input 4
add_interface_port data_input data_input_data data Input 32
add_interface_port data_input data_input_error error Input 2
add_interface_port data_input data_input_valid valid Input 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1


# 
# connection point sys_reset
# 
add_interface sys_reset reset end
set_interface_property sys_reset associatedClock sys_clk
set_interface_property sys_reset synchronousEdges DEASSERT
set_interface_property sys_reset ENABLED true
set_interface_property sys_reset EXPORT_OF ""
set_interface_property sys_reset PORT_NAME_MAP ""
set_interface_property sys_reset CMSIS_SVD_VARIABLES ""
set_interface_property sys_reset SVD_ADDRESS_GROUP ""

add_interface_port sys_reset reset_n reset_n Input 1


# 
# connection point serial_data
# 
add_interface serial_data conduit end
set_interface_property serial_data associatedClock ""
set_interface_property serial_data associatedReset ""
set_interface_property serial_data ENABLED true
set_interface_property serial_data EXPORT_OF ""
set_interface_property serial_data PORT_NAME_MAP ""
set_interface_property serial_data CMSIS_SVD_VARIABLES ""
set_interface_property serial_data SVD_ADDRESS_GROUP ""

add_interface_port serial_data serial_data_out serial_data_out Output 1


# 
# connection point serial_control
# 
add_interface serial_control conduit end
set_interface_property serial_control associatedClock ""
set_interface_property serial_control associatedReset ""
set_interface_property serial_control ENABLED true
set_interface_property serial_control EXPORT_OF ""
set_interface_property serial_control PORT_NAME_MAP ""
set_interface_property serial_control CMSIS_SVD_VARIABLES ""
set_interface_property serial_control SVD_ADDRESS_GROUP ""

add_interface_port serial_control serial_control serial_control Output 1


# 
# connection point packet_clk
# 
add_interface packet_clk conduit end
set_interface_property packet_clk associatedClock ""
set_interface_property packet_clk associatedReset ""
set_interface_property packet_clk ENABLED true
set_interface_property packet_clk EXPORT_OF ""
set_interface_property packet_clk PORT_NAME_MAP ""
set_interface_property packet_clk CMSIS_SVD_VARIABLES ""
set_interface_property packet_clk SVD_ADDRESS_GROUP ""

add_interface_port packet_clk clk_out clk_out Output 1

