;/****************************************************************************
;/
;/    Copyright 1995. All Rights Reserved by:
;/    
;/        CIRRUS LOGIC Inc
;/        3100 West Warren Ave
;/        Fremont, CA. 94538
;/        (510) 623-8300
;/
;/
;/    This document contains material confidential to CIRRUS LOGIC its 
;/    contents must not be revealed, used or disclosed to anyone or 
;/    company with out written permission by CIRRUS LOGIC.  
;/    The information contained herein is solely for the use of CIRRUS LOGIC.
;/
;/    File:  driver_h.s
;/
;/    Module Version: ACU 1.00
;/
;/    Function:  This file contains the 16550 register def. for UART0 the
;/    DET interface.
;/
;/    Product:  ACU 
;/
;/    History:
;/
;/         Created:  06/20/95
;/
;/         ---------------------------------------------------------
;/         -              Modifications            -
;/         ---------------------------------------------------------
;/
;/         Author & Date: CIRRUS LOGIC
;/         Description:
;/         Reason:
;/
;/****************************************************************************

;pointer to dte_interrupt_rx Vector

SerialUartVecIrq            DCD        ParallelSerialIrqInt
SerialUartVecFiq            DCD        ParallelSerialFiqInt
EEupdatetimervec            DCD        EEupdatetimer
SerialTxVecIrq                DCD        ParallelTxSerialIrqInt
TimerVecIrq                 DCD        TimerIrq




;-----------------------------------
; MUSKET Serial Port Registers
;-----------------------------------
;Serial Comm UART register set defines
; offsets from the SerialPortBase 

SRHR             EQU     &0      ; Receive Buffer Reg.                   W/O
STHR             EQU     &4      ; Transmitter Holding Reg.              R/O
SIER             EQU     &8      ; Interrupt Enable Reg.                 R/W
SIIR             EQU     &C      ; Interrupt Identificatio Reg.          R/W
SLCR             EQU     &10     ; Line Control Reg.                     R/W
SLSR             EQU     &14     ; Line Status Reg.                      R/O
SECR             EQU     &18     ; Serial Extended Control Reg.          R/W
SMSR             EQU     &1C     ; Modem Status Reg.                     R/W
SBRR             EQU     &20     ; Serial Bit Rate Reg.                  R/W
SPDR             EQU     &24     ; Serial Pre_Divisor Reg.               R/W
STC                  EQU         &28
SRC                  EQU         &2C

;----------------------------------------
; Serial Interrupt Enable Register (SIER)
;----------------------------------------

;RX == RXD 
;TX == TXD 

SerEnRxRegEmptyInt         EQU       &2 ; 1=enables Rx Holding Reg Empty Int 
SerEnTxDataAvailInt        EQU       &1 ; 1=enables Tx Holding Reg Full  Int


; value for SIER :
; - enable INT for Tx data available
; - enable INT for Rx Holding Reg Empty  

SIERvalue                EQU     SerEnTxDataAvailInt + SerEnRxRegEmptyInt

;-----------------------------------------------
; Serial Interrupt Identification Register (SIIR)
;-----------------------------------------------

SerTxLineError          EQU     &1        ;Overrun, Parity, Framing,break
                                          ;errors 
                                          ;Cleared by reading SLSR reg.
SerTxDataAvail          EQU     &2        ;Tx Data Available
                                          ;Cleared by reading STHR reg.
SerRxHoldingRegEmpty    EQU     &4        ;Rx Holding Reg Empty
                                          ;Cleared by reading SIIR reg.
;------------------------------------
; Serial Line Control Register (SLCR)
;------------------------------------

StopBitShaveLength      EQU     &80     ; 0=87.5% & 1= 75% (of one full stop bit)
                                        ; Only if bit 2 is Set then bit 7 can 
                                        ; be utilized.
SendBreak               EQU     &40     ; 0=Send break disable, 1= Send break enable
ForceParity             EQU     &20     ; 0=disable, 1=enable
ParitySelect            EQU     &10     ; 0=odd, 1=even
ParityEnable            EQU     &8      ; 0=disable, 1=enable
StopBitShavingEna       EQU     &4      ; 0=Dis stop bit sha, 1=Ena stop bits sha.
WordLength              EQU     &3      ; 3=8 bits, 2=7 bits, 1=6 bits, 0=5 bits

; value for SLCR :
; - word length        -> 8 bits
; - StopBitShaving     -> disabled
; - ParityEnable       -> disabled
; - ParitySelect       -> odd
; - Force parity       -> disabled
; - SendBreak          -> disabled
; - StopBitShaveLength -> 87.5%

LCRvalue                EQU     WordLength


;---------------------------
; Serial Line Status Register (SLSR)
;---------------------------

ReceiverEmpty           EQU     &40         ; 1 = HRHR and receive shift reg.
                                            ; are empty
ReceiveHoldRegEmpty     EQU     &20         ; 1 = HRHR is empty
TxBreakDetectError      EQU     &10         ; 1 = Break cond. has been det.on
                                            ; TXD 

TxFramingError          EQU     &8          ; 0 = No Framing error 
                                            ; 1 = HTHR was detected with bad
                                            ; stop bit

TxParityError           EQU     &4          ; 0 = No Parity error 
                                            ; 1 = HTHR was detected with 
                                            ; parity error

TxOverrunError          EQU     &2          ; 1 = Cont. failed to read HTHR  
                                            ; reg before the next char arrival
                                            
TxDataReady             EQU     &1          ; 1 = Char. received on HTHR from
                                            ; host or terminal.

;---------------------------------------
; Serial Extended Control Register (SECR)
;---------------------------------------

StopBits                EQU     &40     ; 0 = 1 Stop bit
                                        ; 1 = 2 Stop Bits
RequestToSendStatus     EQU     &20     ; 0 = active, 1 = inactive
DataTerminalReadyStatus EQU     &10     ; 0 = active, 1 = inactive
AutoBaudEnable          EQU     &2      ; 1 = autobaud enable
TXDtoRXDEcho            EQU     &1      ; 1 = echo enable 0 = echo disable 

SECRvalue               EQU     &0 

;-----------------------------
; Serial Modem Status Register
;-----------------------------

DataCarrierDetectMask   EQU     &80    ; 1 = enable to update CDC
RingIndicatorMask       EQU     &40    ; 1 = enable to update RI
DataSetReadyMask        EQU     &20    ; 1 = enable to update DSR
ClearToSendMask         EQU     &10    ; 1 = enable to update CTS
DataCarrierDetect       EQU     &8     ; 1 = active DCD
RingIndicator           EQU     &4     ; 1 = active RI
DataSetReady            EQU     &2     ; 1 = active DSR
ClearToSend             EQU     &1     ; 1 = active CTS
                
SMSRValue               EQU     DataCarrierDetectMask + RingIndicatorMask + DataSetReadyMask + ClearToSendMask          
                



;-------------------------------
; Serial Bit Rate Register (SBRR)
;-------------------------------

BR115200                EQU     08      ; 115200 baud
BR57600                 EQU     16      ; 57600  baud    
BR38400                 EQU     24      ; 38400  baud
BR19200                 EQU     48      ; 19200  baud
BR14400                 EQU     64      ; 14400  baud
BR9600                  EQU     96      ; 9600   baud
BR7200                  EQU     128     ; 7200   baud
BR4800                  EQU     192     ; 4800   baud
BR2400                  EQU     384     ; 2400   baud
BR1200                  EQU     768     ; 1200   baud
BR600                   EQU     1536    ; 600    baud
BR300                   EQU     3072    ; 300    baud



; - default is 57600 baud
SBRRvalue               EQU     08      ;without autobaud we set value


;-----------------------------------
; Serial Pre_Divisor Register (SPDR)
;-----------------------------------
;Frequency of 921.6 KHz for the divisor

SPDRvalue               EQU     25      ;MCLK / 25  = 921.6 KHz 



                END
