Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  4 18:23:58 2019
| Host         : F211-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: M1/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.235     -129.361                     56                 7180        0.044        0.000                      0                 7180        3.750        0.000                       0                  1287  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.235     -129.361                     56                 7180        0.044        0.000                      0                 7180        3.750        0.000                       0                  1287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           56  Failing Endpoints,  Worst Slack       -5.235ns,  Total Violation     -129.361ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.235ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.201ns  (logic 6.110ns (40.195%)  route 9.091ns (59.805%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.537    19.462    digital4[0]_i_2_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.699    20.285    digital5[0]_i_5_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124    20.409 r  digital4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.409    digital4[0]_i_1_n_0
    SLICE_X15Y130        FDRE                                         r  digital4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X15Y130        FDRE                                         r  digital4_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y130        FDRE (Setup_fdre_C_D)        0.031    15.174    digital4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -20.409    
  -------------------------------------------------------------------
                         slack                                 -5.235    

Slack (VIOLATED) :        -5.197ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.161ns  (logic 6.110ns (40.301%)  route 9.051ns (59.699%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.537    19.462    digital4[0]_i_2_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.659    20.245    digital5[0]_i_5_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I0_O)        0.124    20.369 r  digital3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.369    digital3[1]_i_1_n_0
    SLICE_X13Y130        FDRE                                         r  digital3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X13Y130        FDRE                                         r  digital3_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y130        FDRE (Setup_fdre_C_D)        0.029    15.172    digital3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -5.197    

Slack (VIOLATED) :        -5.176ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.190ns  (logic 6.110ns (40.224%)  route 9.080ns (59.776%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.537    19.462    digital4[0]_i_2_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.688    20.274    digital5[0]_i_5_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I4_O)        0.124    20.398 r  digital3[2]_i_1/O
                         net (fo=1, routed)           0.000    20.398    digital3[2]_i_1_n_0
    SLICE_X14Y129        FDRE                                         r  digital3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X14Y129        FDRE                                         r  digital3_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y129        FDRE (Setup_fdre_C_D)        0.079    15.222    digital3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 -5.176    

Slack (VIOLATED) :        -5.174ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.137ns  (logic 6.110ns (40.365%)  route 9.027ns (59.635%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.478    19.403    digital4[0]_i_2_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124    19.527 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.694    20.221    digital4[0]_i_5_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I0_O)        0.124    20.345 r  digital2[1]_i_1/O
                         net (fo=1, routed)           0.000    20.345    digital2[1]_i_1_n_0
    SLICE_X15Y126        FDRE                                         r  digital2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.493    14.915    CLK_IBUF_BUFG
    SLICE_X15Y126        FDRE                                         r  digital2_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)        0.032    15.171    digital2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -20.345    
  -------------------------------------------------------------------
                         slack                                 -5.174    

Slack (VIOLATED) :        -5.169ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.133ns  (logic 6.110ns (40.376%)  route 9.023ns (59.624%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.478    19.403    digital4[0]_i_2_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124    19.527 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.690    20.217    digital4[0]_i_5_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I4_O)        0.124    20.341 r  digital3[0]_i_1/O
                         net (fo=1, routed)           0.000    20.341    digital3[0]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  digital3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.494    14.916    CLK_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  digital3_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)        0.032    15.172    digital3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -20.341    
  -------------------------------------------------------------------
                         slack                                 -5.169    

Slack (VIOLATED) :        -5.169ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.131ns  (logic 6.110ns (40.379%)  route 9.021ns (59.621%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.478    19.403    digital4[0]_i_2_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124    19.527 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.689    20.216    digital4[0]_i_5_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    20.340 r  digital2[3]_i_1/O
                         net (fo=1, routed)           0.000    20.340    digital2[3]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  digital2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.494    14.916    CLK_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  digital2_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.031    15.171    digital2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -20.340    
  -------------------------------------------------------------------
                         slack                                 -5.169    

Slack (VIOLATED) :        -5.089ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.055ns  (logic 6.110ns (40.585%)  route 8.945ns (59.415%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.537    19.462    digital4[0]_i_2_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.553    20.139    digital5[0]_i_5_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.263 r  digital4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.263    digital4[1]_i_1_n_0
    SLICE_X15Y129        FDRE                                         r  digital4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X15Y129        FDRE                                         r  digital4_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y129        FDRE (Setup_fdre_C_D)        0.031    15.174    digital4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -20.263    
  -------------------------------------------------------------------
                         slack                                 -5.089    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 6.110ns (40.916%)  route 8.823ns (59.084%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.537    19.462    digital4[0]_i_2_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.431    20.017    digital5[0]_i_5_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I4_O)        0.124    20.141 r  digital4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.141    digital4[3]_i_1_n_0
    SLICE_X13Y130        FDRE                                         r  digital4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X13Y130        FDRE                                         r  digital4_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y130        FDRE (Setup_fdre_C_D)        0.031    15.174    digital4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.964ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.926ns  (logic 6.110ns (40.936%)  route 8.816ns (59.064%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.213    16.851    digital6[1]_i_22_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.975 r  digital4[0]_i_10/O
                         net (fo=1, routed)           0.810    17.786    digital4[0]_i_10_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.124    17.910 r  digital4[0]_i_3/O
                         net (fo=10, routed)          0.892    18.801    digital4[0]_i_3_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.925 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.478    19.403    digital4[0]_i_2_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124    19.527 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.483    20.010    digital4[0]_i_5_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I4_O)        0.124    20.134 r  digital2[2]_i_1/O
                         net (fo=1, routed)           0.000    20.134    digital2[2]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  digital2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.493    14.915    CLK_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  digital2_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)        0.031    15.170    digital2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -20.134    
  -------------------------------------------------------------------
                         slack                                 -4.964    

Slack (VIOLATED) :        -4.958ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.970ns  (logic 6.110ns (40.816%)  route 8.860ns (59.184%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.092     7.514    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    11.170 r  digital02/P[28]
                         net (fo=9, routed)           1.077    12.247    digital02_n_77
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.371 r  digital6[1]_i_34/O
                         net (fo=10, routed)          0.654    13.026    digital6[1]_i_34_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    13.150 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.716    13.866    digital6[1]_i_38_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124    13.990 r  digital6[1]_i_28/O
                         net (fo=11, routed)          0.704    14.694    digital6[1]_i_28_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    14.818 r  digital6[1]_i_29/O
                         net (fo=7, routed)           0.696    15.514    digital6[1]_i_29_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    15.638 r  digital6[1]_i_22/O
                         net (fo=11, routed)          1.162    16.800    digital6[1]_i_22_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.924 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.795    17.719    digital5[0]_i_7_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    17.843 r  digital5[0]_i_9/O
                         net (fo=1, routed)           0.797    18.640    digital5[0]_i_9_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.764 r  digital5[0]_i_2/O
                         net (fo=10, routed)          0.309    19.073    digital5[0]_i_2_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I5_O)        0.124    19.197 r  digital6[0]_i_2/O
                         net (fo=8, routed)           0.857    20.054    digital6[0]_i_2_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I4_O)        0.124    20.178 r  digital4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.178    digital4[2]_i_1_n_0
    SLICE_X14Y129        FDRE                                         r  digital4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        1.497    14.919    CLK_IBUF_BUFG
    SLICE_X14Y129        FDRE                                         r  digital4_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y129        FDRE (Setup_fdre_C_D)        0.077    15.220    digital4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -4.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 address_a_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram_a/memory_array_reg_0_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.193%)  route 0.494ns (77.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.556     1.475    CLK_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  address_a_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  address_a_reg[11]_rep/Q
                         net (fo=10, routed)          0.494     2.111    vram_a/ADDRARDADDR[11]
    RAMB36_X0Y30         RAMB36E1                                     r  vram_a/memory_array_reg_0_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.969     2.134    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y30         RAMB36E1                                     r  vram_a/memory_array_reg_0_4/CLKARDCLK
                         clock pessimism             -0.250     1.883    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.066    vram_a/memory_array_reg_0_4
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[0]/Q
                         net (fo=192, routed)         0.242     1.865    spritebuf/memory_array_reg_1536_1791_0_0/A0
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1536_1791_0_0/WCLK
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.504     1.495    
    SLICE_X70Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[0]/Q
                         net (fo=192, routed)         0.242     1.865    spritebuf/memory_array_reg_1536_1791_0_0/A0
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1536_1791_0_0/WCLK
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.504     1.495    
    SLICE_X70Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[0]/Q
                         net (fo=192, routed)         0.242     1.865    spritebuf/memory_array_reg_1536_1791_0_0/A0
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1536_1791_0_0/WCLK
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.504     1.495    
    SLICE_X70Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[0]/Q
                         net (fo=192, routed)         0.242     1.865    spritebuf/memory_array_reg_1536_1791_0_0/A0
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1536_1791_0_0/WCLK
    SLICE_X70Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.504     1.495    
    SLICE_X70Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    spritebuf/memory_array_reg_1536_1791_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 address_a_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram_a/memory_array_reg_0_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.164ns (24.973%)  route 0.493ns (75.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.556     1.475    CLK_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  address_a_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  address_a_reg[14]_rep/Q
                         net (fo=10, routed)          0.493     2.132    vram_a/ADDRARDADDR[14]
    RAMB36_X0Y30         RAMB36E1                                     r  vram_a/memory_array_reg_0_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.969     2.134    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y30         RAMB36E1                                     r  vram_a/memory_array_reg_0_4/CLKARDCLK
                         clock pessimism             -0.250     1.883    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.066    vram_a/memory_array_reg_0_4
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 datain_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram_a/memory_array_reg_4_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.988%)  route 0.300ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.562     1.481    CLK_IBUF_BUFG
    SLICE_X63Y103        FDRE                                         r  datain_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  datain_a_reg[1]/Q
                         net (fo=8, routed)           0.300     1.922    vram_a/memory_array_reg_0_7_0[1]
    RAMB36_X1Y22         RAMB36E1                                     r  vram_a/memory_array_reg_4_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.870     2.035    vram_a/CLK_IBUF_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  vram_a/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism             -0.500     1.535    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.831    vram_a/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 address_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.586%)  route 0.255ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[2]/Q
                         net (fo=192, routed)         0.255     1.879    spritebuf/memory_array_reg_1024_1279_0_0/A2
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1024_1279_0_0/WCLK
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.520    
    SLICE_X66Y101        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.774    spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 address_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.586%)  route 0.255ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[2]/Q
                         net (fo=192, routed)         0.255     1.879    spritebuf/memory_array_reg_1024_1279_0_0/A2
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1024_1279_0_0/WCLK
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.520    
    SLICE_X66Y101        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.774    spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 address_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.586%)  route 0.255ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.563     1.482    CLK_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  address_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  address_s_reg[2]/Q
                         net (fo=192, routed)         0.255     1.879    spritebuf/memory_array_reg_1024_1279_0_0/A2
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1289, routed)        0.835     2.000    spritebuf/memory_array_reg_1024_1279_0_0/WCLK
    SLICE_X66Y101        RAMS64E                                      r  spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.520    
    SLICE_X66Y101        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.774    spritebuf/memory_array_reg_1024_1279_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y35   vram_a/memory_array_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   vram_a/memory_array_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y28   vram_a/memory_array_reg_6_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y12   vram_b/memory_array_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11   vram_b/memory_array_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1    vram_b/memory_array_reg_5_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y31   vram_a/memory_array_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24   vram_a/memory_array_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y24   vram_a/memory_array_reg_6_5/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y99   spritebuf/memory_array_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y99   spritebuf/memory_array_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y99   spritebuf/memory_array_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y99   spritebuf/memory_array_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y109  spritebuf/memory_array_reg_1024_1279_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y109  spritebuf/memory_array_reg_1024_1279_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y109  spritebuf/memory_array_reg_1024_1279_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y109  spritebuf/memory_array_reg_1024_1279_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y96   spritebuf/memory_array_reg_1024_1279_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y96   spritebuf/memory_array_reg_1024_1279_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y100  spritebuf/memory_array_reg_1280_1535_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y100  spritebuf/memory_array_reg_1280_1535_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y100  spritebuf/memory_array_reg_1280_1535_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y100  spritebuf/memory_array_reg_1280_1535_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y99   spritebuf/memory_array_reg_1536_1791_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y99   spritebuf/memory_array_reg_1536_1791_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y99   spritebuf/memory_array_reg_1536_1791_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y99   spritebuf/memory_array_reg_1536_1791_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y97   spritebuf/memory_array_reg_1792_2047_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y97   spritebuf/memory_array_reg_1792_2047_4_4/RAMS64E_B/CLK



