design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/alu,alu,22_09_08_16_24,flow completed,0h1m54s0ms,0h1m27s0ms,-3.846153846153846,0.025082426624999998,-1,27.17,681.7,-1,0,0,0,0,0,0,0,0,0,-1,-1,27277,6055,0.0,-0.18,0.0,0.0,-1,0.0,-0.18,0.0,0.0,-1,21650997.0,0.0,37.59,35.42,8.24,2.55,-1,993,1061,7,75,0,0,0,1006,46,0,11,73,350,63,36,149,37,20,18,104,270,0,374,20039.219199999996,9.9e-05,0.000134,2.85e-06,0.000121,0.000171,6.63e-09,0.000133,0.000201,8.51e-09,10.31,11.0,90.9090909090909,10,AREA 0,10,26,1,35.419999999999995,35.36,0.30,0.3,sky130_fd_sc_hd,4,4
