# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Minized_Espulsore_v_1.srcs/sources_1/new/sig_gen_2.vhd" \
"../../../../Minized_Espulsore_v_1.srcs/sim_1/new/sig_gen_2_tb.vhd" \

# Do not sort compile order
nosort
