INFO: [VRFC 10-163] Analyzing VHDL file "D:/Mis documentos/Trabajos/Estudios/5 NTNU Trondheim/1 Semester/Design of Digital Systems 1/Assignments/A4 Common VHDL pitfalls and misconceptions/P_Assig4/P_Assig4.srcs/sim_1/new/tb_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_design
