library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Overflow is
    Port ( x : in STD_LOGIC;
           y : in STD_LOGIC;
           over : out STD_LOGIC);
end Overflow;

architecture Behavioral of Overflow is

begin

over <= x xor y;

end Behavioral;
