ISim log file
Running: C:\vhdl_stuff\loopback2\loopback_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/vhdl_stuff/loopback2/loopback_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# source final_test1.log
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 750015 ps(5): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/loopback/memory/U0/native_mem_module/mem_module/).
# source final_test1.log
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 750015 ps(5): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/loopback/memory/U0/native_mem_module/mem_module/).
# restart
# isim force add /loopback/rxf_l 1 -radix bin
# isim force add /loopback/reset_l 0 -radix bin
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# source final_test1.log
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /loopback/rxf_l 0 -radix bin
# run 17ns
# run 17ns
# run 17ns
# run 17ns
# run 17ns
# isim force add /loopback/data 1 -radix bin
# run 17ns
# run 17ns
# isim force add /loopback/data 11 -radix bin
# run 17ns
# isim force add /loopback/data 111 -radix bin
# run 17ns
at 200004 ps(4), Instance /loopback/memory/U0/native_mem_module/mem_module/ : Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0000000000000000, B read address: 0000000000000000

at 200004 ps(5): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/loopback/memory/U0/native_mem_module/mem_module/).
# isim force add /loopback/data 1111 -radix bin
# run 17ns
# isim force add /loopback/data 11111 -radix bin
# run 17ns
# isim force add /loopback/data 11111 -radix bin
# run 17ns
# run 1 ms
# run 1 ms
