{"vcs1":{"timestamp_begin":1681478660.939964317, "rt":0.65, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681478661.629313088, "rt":1.02, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681478662.669650277, "rt":0.83, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478660.644830649}
{"VCS_COMP_START_TIME": 1681478660.644830649}
{"VCS_COMP_END_TIME": 1681478664.255330867}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
