---
layout: Layout
---

### Contents

<!-- FIXME: 
* Bild mit ./ wird nicht angezeigt
* Bild unter /assets/... wird bei base="/hub-public/" nicht angezeigt
 -->
![8 Bit Adder block element](/assets/img/courses/vhdl-adder.png)
<!-- ![8 Bit Adder block element](./img/vhdl-adder.png) -->

* VHDL Basics
* Combinational Logic
* Synchronous Logic
* Finite State Machines
* Verification and Designflow

### Outcomes

After passing this course successfully students are able to

* describe the basic components of digital logic designs
* implement the basic components of digital logic designs via VHDL and interpret VHDL code
* design a verification environment in VHDL for a given design specification
* verify a VHDL design by simulation in Modelsim

### Methods

| Type        | Effort \[h\] |
| :---------- | :----------- |
| Independent |  30         |
| Lecture     | 4           |

<!-- more -->