{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632089270625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632089270632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 16:07:50 2021 " "Processing started: Sun Sep 19 16:07:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632089270632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089270632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RIPTIDE-III_SDRAM -c R3_PVP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RIPTIDE-III_SDRAM -c R3_PVP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089270633 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089271576 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1632089271703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/riptide-iii.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/riptide-iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 RIPTIDE_III " "Found entity 1: RIPTIDE_III" {  } { { "CPU/RIPTIDE-III.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "E:/RIPTIDE-III_SDRAM/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "E:/RIPTIDE-III_SDRAM/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 R3_PVP " "Found entity 1: R3_PVP" {  } { { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "E:/RIPTIDE-III_SDRAM/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.v" "" { Text "E:/RIPTIDE-III_SDRAM/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.sv" "" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295363 ""} { "Info" "ISGN_ENTITY_NAME" "2 queue_8_8 " "Found entity 2: queue_8_8" {  } { { "serial.sv" "" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_dp64_i.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_dp64_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_DP64_I " "Found entity 1: SDRAM_DP64_I" {  } { { "SDRAM_DP64_I.v" "" { Text "E:/RIPTIDE-III_SDRAM/SDRAM_DP64_I.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295370 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sg75 sdr_parameters.sv 30 sdr_parameters.sv(80) " "Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro \"sg75\", which was defined in \"sdr_parameters.sv\", line 30" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295373 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "x16 sdr_parameters.sv 32 sdr_parameters.sv(120) " "Verilog HDL macro warning at sdr_parameters.sv(120): overriding existing definition for macro \"x16\", which was defined in \"sdr_parameters.sv\", line 32" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 120 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_parameters.sv 0 0 " "Found 0 design units, including 0 entities, in source file sdr_parameters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295375 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sg75 sdr_parameters.sv 30 sdr_parameters.sv(30) " "Verilog HDL macro warning at sdr_parameters.sv(30): overriding existing definition for macro \"sg75\", which was defined in \"sdr_parameters.sv\", line 30" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "x16 sdr_parameters.sv 32 sdr_parameters.sv(32) " "Verilog HDL macro warning at sdr_parameters.sv(32): overriding existing definition for macro \"x16\", which was defined in \"sdr_parameters.sv\", line 32" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sg75 sdr_parameters.sv 30 sdr_parameters.sv(80) " "Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro \"sg75\", which was defined in \"sdr_parameters.sv\", line 30" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "x16 sdr_parameters.sv 32 sdr_parameters.sv(120) " "Verilog HDL macro warning at sdr_parameters.sv(120): overriding existing definition for macro \"x16\", which was defined in \"sdr_parameters.sv\", line 32" {  } { { "sdr_parameters.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr_parameters.sv" 120 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1632089295379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.sv(971) " "Verilog HDL warning at sdr.sv(971): extended using \"x\" or \"z\"" {  } { { "sdr.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr.sv" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632089295386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.sv(974) " "Verilog HDL warning at sdr.sv(974): extended using \"x\" or \"z\"" {  } { { "sdr.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr.sv" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632089295386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.sv(187) " "Verilog HDL information at sdr.sv(187): always construct contains both blocking and non-blocking assignments" {  } { { "sdr.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr.sv" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632089295386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "sdr.sv" "" { Text "E:/RIPTIDE-III_SDRAM/sdr.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_host " "Found entity 1: ps2_host" {  } { { "ps2_host.sv" "" { Text "E:/RIPTIDE-III_SDRAM/ps2_host.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file p_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_cache " "Found entity 1: p_cache" {  } { { "p_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexed_hex_driver.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiplexed_hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXED_HEX_DRIVER " "Found entity 1: MULTIPLEXED_HEX_DRIVER" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "E:/RIPTIDE-III_SDRAM/MULTIPLEXED_HEX_DRIVER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295411 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexdriver " "Found entity 2: hexdriver" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "E:/RIPTIDE-III_SDRAM/MULTIPLEXED_HEX_DRIVER.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295411 ""} { "Info" "ISGN_ENTITY_NAME" "3 frame_clk " "Found entity 3: frame_clk" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "E:/RIPTIDE-III_SDRAM/MULTIPLEXED_HEX_DRIVER.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msc.v 1 1 " "Found 1 design units, including 1 entities, in source file msc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSC " "Found entity 1: MSC" {  } { { "MSC.v" "" { Text "E:/RIPTIDE-III_SDRAM/MSC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc6847_gen3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mc6847_gen3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MC6847_gen3 " "Found entity 1: MC6847_gen3" {  } { { "MC6847_gen3.sv" "" { Text "E:/RIPTIDE-III_SDRAM/MC6847_gen3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "E:/RIPTIDE-III_SDRAM/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file d_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Found entity 1: d_cache" {  } { { "d_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/d_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shift_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shift_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_merge " "Found entity 1: shift_merge" {  } { { "CPU/shift_merge.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/shift_merge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "CPU/right_rotate.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/right_rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "CPU/PC.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mask_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mask_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mask_unit " "Found entity 1: mask_unit" {  } { { "CPU/mask_unit.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/mask_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/internal_mem.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/internal_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "CPU/internal_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/internal_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295471 ""} { "Info" "ISGN_ENTITY_NAME" "2 call_stack " "Found entity 2: call_stack" {  } { { "CPU/internal_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/internal_mem.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "CPU/hazard_unit.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "CPU/decode_unit.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/decode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "E:/RIPTIDE-III_SDRAM/CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "E:/RIPTIDE-III_SDRAM/PLL0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAM " "Found entity 1: VGA_RAM" {  } { { "VGA_RAM.v" "" { Text "E:/RIPTIDE-III_SDRAM/VGA_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file chr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHR_ROM " "Found entity 1: CHR_ROM" {  } { { "CHR_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/CHR_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file p_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_mem " "Found entity 1: p_mem" {  } { { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prg_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file prg_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRG_ROM " "Found entity 1: PRG_ROM" {  } { { "PRG_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/PRG_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.sv" "" { Text "E:/RIPTIDE-III_SDRAM/interrupt_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089295533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089295533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R3_PVP " "Elaborating entity \"R3_PVP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632089295809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:PLL_inst " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:PLL_inst\"" {  } { { "toplevel.v" "PLL_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089295845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "E:/RIPTIDE-III_SDRAM/PLL0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089295938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "E:/RIPTIDE-III_SDRAM/PLL0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089295944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL0:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089295945 ""}  } { { "PLL0.v" "" { Text "E:/RIPTIDE-III_SDRAM/PLL0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632089295945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "E:/RIPTIDE-III_SDRAM/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089296090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089296090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXED_HEX_DRIVER MULTIPLEXED_HEX_DRIVER:multi_hex " "Elaborating entity \"MULTIPLEXED_HEX_DRIVER\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multi_hex\"" {  } { { "toplevel.v" "multi_hex" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver MULTIPLEXED_HEX_DRIVER:multi_hex\|hexdriver:hex_inst_0 " "Elaborating entity \"hexdriver\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multi_hex\|hexdriver:hex_inst_0\"" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "hex_inst_0" { Text "E:/RIPTIDE-III_SDRAM/MULTIPLEXED_HEX_DRIVER.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_clk MULTIPLEXED_HEX_DRIVER:multi_hex\|frame_clk:frame_clk_inst " "Elaborating entity \"frame_clk\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multi_hex\|frame_clk:frame_clk_inst\"" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "frame_clk_inst" { Text "E:/RIPTIDE-III_SDRAM/MULTIPLEXED_HEX_DRIVER.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_cache p_cache:p_cache_inst " "Elaborating entity \"p_cache\" for hierarchy \"p_cache:p_cache_inst\"" {  } { { "toplevel.v" "p_cache_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_mem p_cache:p_cache_inst\|p_mem:p_mem_inst " "Elaborating entity \"p_mem\" for hierarchy \"p_cache:p_cache_inst\|p_mem:p_mem_inst\"" {  } { { "p_cache.v" "p_mem_inst" { Text "E:/RIPTIDE-III_SDRAM/p_cache.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "p_mem.v" "altsyncram_component" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296263 ""}  } { { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632089296263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6g1 " "Found entity 1: altsyncram_k6g1" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089296432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089296432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k6g1 p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated " "Elaborating entity \"altsyncram_k6g1\" for hierarchy \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache d_cache:d_cache_inst " "Elaborating entity \"d_cache\" for hierarchy \"d_cache:d_cache_inst\"" {  } { { "toplevel.v" "d_cache_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_DP64_I SDRAM_DP64_I:SDRAM_controller " "Elaborating entity \"SDRAM_DP64_I\" for hierarchy \"SDRAM_DP64_I:SDRAM_controller\"" {  } { { "toplevel.v" "SDRAM_controller" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRG_ROM PRG_ROM:PRG_inst " "Elaborating entity \"PRG_ROM\" for hierarchy \"PRG_ROM:PRG_inst\"" {  } { { "toplevel.v" "PRG_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PRG_ROM:PRG_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PRG_ROM:PRG_inst\|altsyncram:altsyncram_component\"" {  } { { "PRG_ROM.v" "altsyncram_component" { Text "E:/RIPTIDE-III_SDRAM/PRG_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRG_ROM:PRG_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PRG_ROM:PRG_inst\|altsyncram:altsyncram_component\"" {  } { { "PRG_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/PRG_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRG_ROM:PRG_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"PRG_ROM:PRG_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file riptide_validation.mif " "Parameter \"init_file\" = \"riptide_validation.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089296603 ""}  } { { "PRG_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/PRG_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632089296603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0bb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bb1 " "Found entity 1: altsyncram_0bb1" {  } { { "db/altsyncram_0bb1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_0bb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089296753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089296753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bb1 PRG_ROM:PRG_inst\|altsyncram:altsyncram_component\|altsyncram_0bb1:auto_generated " "Elaborating entity \"altsyncram_0bb1\" for hierarchy \"PRG_ROM:PRG_inst\|altsyncram:altsyncram_component\|altsyncram_0bb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial serial:serial_inst " "Elaborating entity \"serial\" for hierarchy \"serial:serial_inst\"" {  } { { "toplevel.v" "serial_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_8_8 serial:serial_inst\|queue_8_8:tx_queue " "Elaborating entity \"queue_8_8\" for hierarchy \"serial:serial_inst\|queue_8_8:tx_queue\"" {  } { { "serial.sv" "tx_queue" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART serial:serial_inst\|UART:UART_inst " "Elaborating entity \"UART\" for hierarchy \"serial:serial_inst\|UART:UART_inst\"" {  } { { "serial.sv" "UART_inst" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_inst\"" {  } { { "toplevel.v" "keyboard_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host keyboard:keyboard_inst\|ps2_host:ps2_host_inst " "Elaborating entity \"ps2_host\" for hierarchy \"keyboard:keyboard_inst\|ps2_host:ps2_host_inst\"" {  } { { "keyboard.sv" "ps2_host_inst" { Text "E:/RIPTIDE-III_SDRAM/keyboard.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"timer:timer_inst\"" {  } { { "toplevel.v" "timer_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller interrupt_controller:intcon_inst " "Elaborating entity \"interrupt_controller\" for hierarchy \"interrupt_controller:intcon_inst\"" {  } { { "toplevel.v" "intcon_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSC MSC:MSC_inst " "Elaborating entity \"MSC\" for hierarchy \"MSC:MSC_inst\"" {  } { { "toplevel.v" "MSC_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_inst " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_inst\"" {  } { { "toplevel.v" "VGA_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089296974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RAM VGA:VGA_inst\|VGA_RAM:RAM_VGA " "Elaborating entity \"VGA_RAM\" for hierarchy \"VGA:VGA_inst\|VGA_RAM:RAM_VGA\"" {  } { { "VGA.v" "RAM_VGA" { Text "E:/RIPTIDE-III_SDRAM/VGA.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component\"" {  } { { "VGA_RAM.v" "altsyncram_component" { Text "E:/RIPTIDE-III_SDRAM/VGA_RAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component\"" {  } { { "VGA_RAM.v" "" { Text "E:/RIPTIDE-III_SDRAM/VGA_RAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297029 ""}  } { { "VGA_RAM.v" "" { Text "E:/RIPTIDE-III_SDRAM/VGA_RAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632089297029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60i2 " "Found entity 1: altsyncram_60i2" {  } { { "db/altsyncram_60i2.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_60i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089297172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089297172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60i2 VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component\|altsyncram_60i2:auto_generated " "Elaborating entity \"altsyncram_60i2\" for hierarchy \"VGA:VGA_inst\|VGA_RAM:RAM_VGA\|altsyncram:altsyncram_component\|altsyncram_60i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC6847_gen3 VGA:VGA_inst\|MC6847_gen3:VDG " "Elaborating entity \"MC6847_gen3\" for hierarchy \"VGA:VGA_inst\|MC6847_gen3:VDG\"" {  } { { "VGA.v" "VDG" { Text "E:/RIPTIDE-III_SDRAM/VGA.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHR_ROM VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst " "Elaborating entity \"CHR_ROM\" for hierarchy \"VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\"" {  } { { "MC6847_gen3.sv" "CHR_inst" { Text "E:/RIPTIDE-III_SDRAM/MC6847_gen3.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\"" {  } { { "CHR_ROM.v" "altsyncram_component" { Text "E:/RIPTIDE-III_SDRAM/CHR_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\"" {  } { { "CHR_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/CHR_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MC10_CHR16.hex " "Parameter \"init_file\" = \"MC10_CHR16.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632089297252 ""}  } { { "CHR_ROM.v" "" { Text "E:/RIPTIDE-III_SDRAM/CHR_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632089297252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57a1 " "Found entity 1: altsyncram_57a1" {  } { { "db/altsyncram_57a1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_57a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632089297401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089297401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_57a1 VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated " "Elaborating entity \"altsyncram_57a1\" for hierarchy \"VGA:VGA_inst\|MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RIPTIDE_III RIPTIDE_III:CPU_inst " "Elaborating entity \"RIPTIDE_III\" for hierarchy \"RIPTIDE_III:CPU_inst\"" {  } { { "toplevel.v" "CPU_inst" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file RIPTIDE_III:CPU_inst\|reg_file:reg_file0 " "Elaborating entity \"reg_file\" for hierarchy \"RIPTIDE_III:CPU_inst\|reg_file:reg_file0\"" {  } { { "CPU/RIPTIDE-III.v" "reg_file0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_rotate RIPTIDE_III:CPU_inst\|right_rotate:right_rotate0 " "Elaborating entity \"right_rotate\" for hierarchy \"RIPTIDE_III:CPU_inst\|right_rotate:right_rotate0\"" {  } { { "CPU/RIPTIDE-III.v" "right_rotate0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_unit RIPTIDE_III:CPU_inst\|mask_unit:mask0 " "Elaborating entity \"mask_unit\" for hierarchy \"RIPTIDE_III:CPU_inst\|mask_unit:mask0\"" {  } { { "CPU/RIPTIDE-III.v" "mask0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RIPTIDE_III:CPU_inst\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"RIPTIDE_III:CPU_inst\|ALU:ALU0\"" {  } { { "CPU/RIPTIDE-III.v" "ALU0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_merge RIPTIDE_III:CPU_inst\|shift_merge:shift_merge0 " "Elaborating entity \"shift_merge\" for hierarchy \"RIPTIDE_III:CPU_inst\|shift_merge:shift_merge0\"" {  } { { "CPU/RIPTIDE-III.v" "shift_merge0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RIPTIDE_III:CPU_inst\|PC:PC0 " "Elaborating entity \"PC\" for hierarchy \"RIPTIDE_III:CPU_inst\|PC:PC0\"" {  } { { "CPU/RIPTIDE-III.v" "PC0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call_stack RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0 " "Elaborating entity \"call_stack\" for hierarchy \"RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\"" {  } { { "CPU/PC.v" "cstack0" { Text "E:/RIPTIDE-III_SDRAM/CPU/PC.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_unit RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0 " "Elaborating entity \"decode_unit\" for hierarchy \"RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\"" {  } { { "CPU/RIPTIDE-III.v" "decode_unit0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit RIPTIDE_III:CPU_inst\|hazard_unit:hazard_unit0 " "Elaborating entity \"hazard_unit\" for hierarchy \"RIPTIDE_III:CPU_inst\|hazard_unit:hazard_unit0\"" {  } { { "CPU/RIPTIDE-III.v" "hazard_unit0" { Text "E:/RIPTIDE-III_SDRAM/CPU/RIPTIDE-III.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089297485 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[69\] " "Synthesized away node \"d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "d_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/d_cache.v" 167 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 236 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[70\] " "Synthesized away node \"d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1576 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "d_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/d_cache.v" 167 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 236 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[71\] " "Synthesized away node \"d_cache:d_cache_inst\|p_mem:d_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "d_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/d_cache.v" 167 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 236 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[69\] " "Synthesized away node \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "p_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_cache.v" 101 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[70\] " "Synthesized away node \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1576 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "p_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_cache.v" 101 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[71\] " "Synthesized away node \"p_cache:p_cache_inst\|p_mem:p_mem_inst\|altsyncram:altsyncram_component\|altsyncram_k6g1:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_k6g1.tdf" "" { Text "E:/RIPTIDE-III_SDRAM/db/altsyncram_k6g1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "p_mem.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_mem.v" 85 0 0 } } { "p_cache.v" "" { Text "E:/RIPTIDE-III_SDRAM/p_cache.v" 101 0 0 } } { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632089298212 "|R3_PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a71"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1632089298212 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1632089298212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial:serial_inst\|queue_8_8:tx_queue\|queue_mem " "RAM logic \"serial:serial_inst\|queue_8_8:tx_queue\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "serial.sv" "queue_mem" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632089300312 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|stack_mem " "RAM logic \"RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|stack_mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "CPU/internal_mem.v" "stack_mem" { Text "E:/RIPTIDE-III_SDRAM/CPU/internal_mem.v" 93 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1632089300312 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "keyboard:keyboard_inst\|queue_8_8:tx_queue\|queue_mem " "RAM logic \"keyboard:keyboard_inst\|queue_8_8:tx_queue\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "serial.sv" "queue_mem" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632089300312 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "keyboard:keyboard_inst\|queue_8_8:rx_queue\|queue_mem " "RAM logic \"keyboard:keyboard_inst\|queue_8_8:rx_queue\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "serial.sv" "queue_mem" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632089300312 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial:serial_inst\|queue_8_8:rx_queue\|queue_mem " "RAM logic \"serial:serial_inst\|queue_8_8:rx_queue\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "serial.sv" "queue_mem" { Text "E:/RIPTIDE-III_SDRAM/serial.sv" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632089300312 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1632089300312 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MSC.v" "" { Text "E:/RIPTIDE-III_SDRAM/MSC.v" 47 -1 0 } } { "MSC.v" "" { Text "E:/RIPTIDE-III_SDRAM/MSC.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632089305042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632089305042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632089308825 "|R3_PVP|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/RIPTIDE-III_SDRAM/toplevel.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632089308825 "|R3_PVP|sdram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632089308825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632089309516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632089319624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089320187 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1632089321212 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632089321260 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632089321260 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632089321260 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089321260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1632089321261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089321406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1632089321410 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      mem_clk " "  20.000      mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632089321411 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089321411 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089321819 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1632089322566 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089322577 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1632089322768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089322783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RIPTIDE-III_SDRAM/output_files/R3_PVP.map.smsg " "Generated suppressed messages file E:/RIPTIDE-III_SDRAM/output_files/R3_PVP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089323401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632089324159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632089324159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3963 " "Implemented 3963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632089325031 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632089325031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1632089325031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3722 " "Implemented 3722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632089325031 ""} { "Info" "ICUT_CUT_TM_RAMS" "170 " "Implemented 170 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632089325031 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1632089325031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632089325031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632089325115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 16:08:45 2021 " "Processing ended: Sun Sep 19 16:08:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632089325115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632089325115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632089325115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632089325115 ""}
