

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Sun Feb  1 18:45:43 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-------------+-------------+-----+
    |                         Modules                         | Issue|      |       Latency       | Iteration|         |  Trip |          |           |        |             |             |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP  |      FF     |     LUT     | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-------------+-------------+-----+
    |+ top_kernel                                             |     -|  0.00|    62618|  6.262e+05|         -|    62619|      -|        no|  306 (70%)|  4 (1%)|  15205 (10%)|  27043 (38%)|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2   |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|          -|       -|     61 (~0%)|    172 (~0%)|    -|
    |  o VITIS_LOOP_20_1_VITIS_LOOP_21_2                      |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|          -|       -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10  |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|          -|       -|     62 (~0%)|    229 (~0%)|    -|
    |  o VITIS_LOOP_71_9_VITIS_LOOP_72_10                     |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|          -|       -|            -|            -|    -|
    | o VITIS_LOOP_28_3                                       |     -|  7.30|    20992|  2.099e+05|        82|        -|    256|        no|          -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_32_4                  |     -|  0.63|       19|    190.000|         -|       17|      -|    rewind|          -|       -|     73 (~0%)|    529 (~0%)|    -|
    |   o VITIS_LOOP_32_4                                     |     -|  7.30|       17|    170.000|         3|        1|     16|       yes|          -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_42_5                  |     -|  2.48|       59|    590.000|         -|       17|      -|    rewind|          -|       -|   12995 (9%)|  10300 (14%)|    -|
    |   o VITIS_LOOP_42_5                                     |     -|  7.30|       57|    570.000|        43|        1|     16|       yes|          -|       -|            -|            -|    -|
    | o VITIS_LOOP_50_6                                       |     -|  7.30|     8832|  8.832e+04|       138|        -|     64|        no|          -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_54_7                  |     -|  0.63|       67|    670.000|         -|       65|      -|    rewind|          -|       -|     93 (~0%)|    1623 (2%)|    -|
    |   o VITIS_LOOP_54_7                                     |     -|  7.30|       65|    650.000|         3|        1|     64|       yes|          -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_64_8                  |     -|  0.02|       67|    670.000|         -|       65|      -|    rewind|          -|  4 (1%)|    163 (~0%)|    1862 (2%)|    -|
    |   o VITIS_LOOP_64_8                                     |     -|  7.30|       65|    650.000|         3|        1|     64|       yes|          -|       -|            -|            -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_A   | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_C   | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_DRAM_1 | 0x10   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | A_DRAM_2 | 0x14   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | C_DRAM_1 | 0x1c   | 32    | W      | Data signal of C_DRAM            |                                                                      |
| s_axi_control | C_DRAM_2 | 0x20   | 32    | W      | Data signal of C_DRAM            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A_DRAM   | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C_DRAM   | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A_DRAM   | m_axi_A       | interface |          | channel=0                          |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_1 offset=0x10 range=32 |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_2 offset=0x14 range=32 |
| C_DRAM   | m_axi_C       | interface |          | channel=0                          |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_1 offset=0x1c range=32 |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location |
+--------------+-----------+--------+-------+-----------------+---------------+
| m_axi_A      | read      | 16384  | 32    | VITIS_LOOP_20_1 | top.cpp:20:19 |
| m_axi_C      | write     | 16384  | 32    | VITIS_LOOP_71_9 | top.cpp:71:22 |
+--------------+-----------+--------+-------+-----------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop             | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_A      | A_DRAM   | top.cpp:23:10   | read      | Widen Fail   |        | VITIS_LOOP_21_2  | top.cpp:21:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_A      | A_DRAM   | top.cpp:23:10   | read      | Inferred     | 16384  | VITIS_LOOP_20_1  | top.cpp:20:19 |            |                                                                                                       |
| m_axi_C      | C_DRAM   | top.cpp:74:15   | write     | Widen Fail   |        | VITIS_LOOP_72_10 | top.cpp:72:27 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_C      | C_DRAM   | top.cpp:74:15   | write     | Inferred     | 16384  | VITIS_LOOP_71_9  | top.cpp:71:22 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                    | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + top_kernel                                            | 4   |        |                |           |                          |         |
|   icmp_ln28_fu_1202_p2                                  |     |        | icmp_ln28      | seteq     | auto                     | 0       |
|   add_ln28_fu_1208_p2                                   |     |        | add_ln28       | add       | fabric                   | 0       |
|   add_ln39_fu_1250_p2                                   |     |        | add_ln39       | add       | fabric                   | 0       |
|   xor_ln39_fu_1276_p2                                   |     |        | xor_ln39       | xor       | auto                     | 0       |
|   and_ln39_fu_1282_p2                                   |     |        | and_ln39       | and       | auto                     | 0       |
|   xor_ln39_1_fu_1288_p2                                 |     |        | xor_ln39_1     | xor       | auto                     | 0       |
|   select_ln39_fu_1294_p3                                |     |        | select_ln39    | select    | auto_sel                 | 0       |
|   denom_1_fu_1302_p3                                    |     |        | denom_1        | select    | auto_sel                 | 0       |
|   icmp_ln50_fu_1314_p2                                  |     |        | icmp_ln50      | seteq     | auto                     | 0       |
|   add_ln50_fu_1320_p2                                   |     |        | add_ln50       | add       | fabric                   | 0       |
|   sub_ln61_fu_1364_p2                                   |     |        | sub_ln61       | sub       | fabric                   | 0       |
|   sub_ln61_1_fu_1384_p2                                 |     |        | sub_ln61_1     | sub       | fabric                   | 0       |
|   scale_fu_1404_p3                                      |     |        | scale          | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2  | 0   |        |                |           |                          |         |
|    icmp_ln20_fu_175_p2                                  |     |        | icmp_ln20      | seteq     | auto                     | 0       |
|    add_ln20_1_fu_181_p2                                 |     |        | add_ln20_1     | add       | fabric                   | 0       |
|    add_ln20_fu_208_p2                                   |     |        | add_ln20       | add       | fabric                   | 0       |
|    icmp_ln21_fu_214_p2                                  |     |        | icmp_ln21      | seteq     | auto                     | 0       |
|    select_ln20_fu_220_p3                                |     |        | select_ln20    | select    | auto_sel                 | 0       |
|    select_ln20_1_fu_228_p3                              |     |        | select_ln20_1  | select    | auto_sel                 | 0       |
|    add_ln21_fu_280_p2                                   |     |        | add_ln21       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_32_4                  | 0   |        |                |           |                          |         |
|    add_ln35_fu_204_p2                                   |     |        | add_ln35       | add       | fabric                   | 0       |
|    add_ln35_1_fu_209_p2                                 |     |        | add_ln35_1     | add       | fabric                   | 0       |
|    xor_ln35_fu_231_p2                                   |     |        | xor_ln35       | xor       | auto                     | 0       |
|    and_ln35_fu_237_p2                                   |     |        | and_ln35       | and       | auto                     | 0       |
|    xor_ln35_1_fu_243_p2                                 |     |        | xor_ln35_1     | xor       | auto                     | 0       |
|    select_ln35_fu_249_p3                                |     |        | select_ln35    | select    | auto_sel                 | 0       |
|    select_ln35_1_fu_257_p3                              |     |        | select_ln35_1  | select    | auto_sel                 | 0       |
|    add_ln35_2_fu_273_p2                                 |     |        | add_ln35_2     | add       | fabric                   | 0       |
|    add_ln35_3_fu_279_p2                                 |     |        | add_ln35_3     | add       | fabric                   | 0       |
|    xor_ln35_2_fu_301_p2                                 |     |        | xor_ln35_2     | xor       | auto                     | 0       |
|    and_ln35_1_fu_307_p2                                 |     |        | and_ln35_1     | and       | auto                     | 0       |
|    xor_ln35_3_fu_313_p2                                 |     |        | xor_ln35_3     | xor       | auto                     | 0       |
|    select_ln35_2_fu_319_p3                              |     |        | select_ln35_2  | select    | auto_sel                 | 0       |
|    select_ln35_3_fu_327_p3                              |     |        | select_ln35_3  | select    | auto_sel                 | 0       |
|    add_ln35_4_fu_343_p2                                 |     |        | add_ln35_4     | add       | fabric                   | 0       |
|    add_ln35_5_fu_349_p2                                 |     |        | add_ln35_5     | add       | fabric                   | 0       |
|    xor_ln35_4_fu_371_p2                                 |     |        | xor_ln35_4     | xor       | auto                     | 0       |
|    and_ln35_2_fu_377_p2                                 |     |        | and_ln35_2     | and       | auto                     | 0       |
|    xor_ln35_5_fu_383_p2                                 |     |        | xor_ln35_5     | xor       | auto                     | 0       |
|    select_ln35_4_fu_389_p3                              |     |        | select_ln35_4  | select    | auto_sel                 | 0       |
|    select_ln35_5_fu_397_p3                              |     |        | select_ln35_5  | select    | auto_sel                 | 0       |
|    add_ln35_6_fu_413_p2                                 |     |        | add_ln35_6     | add       | fabric                   | 0       |
|    add_ln35_7_fu_419_p2                                 |     |        | add_ln35_7     | add       | fabric                   | 0       |
|    xor_ln35_6_fu_441_p2                                 |     |        | xor_ln35_6     | xor       | auto                     | 0       |
|    and_ln35_3_fu_447_p2                                 |     |        | and_ln35_3     | and       | auto                     | 0       |
|    xor_ln35_7_fu_453_p2                                 |     |        | xor_ln35_7     | xor       | auto                     | 0       |
|    select_ln35_6_fu_459_p3                              |     |        | select_ln35_6  | select    | auto_sel                 | 0       |
|    select_ln35_7_fu_467_p3                              |     |        | select_ln35_7  | select    | auto_sel                 | 0       |
|    add_ln32_fu_183_p2                                   |     |        | add_ln32       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_42_5                  | 0   |        |                |           |                          |         |
|    sdiv_38ns_24s_38_42_1_U13                            |     |        | sdiv_ln45      | sdiv      | auto                     | 41      |
|    icmp_ln45_fu_2291_p2                                 |     |        | icmp_ln45      | setne     | auto                     | 0       |
|    icmp_ln45_1_fu_2297_p2                               |     |        | icmp_ln45_1    | setne     | auto                     | 0       |
|    or_ln45_fu_2303_p2                                   |     |        | or_ln45        | or        | auto                     | 0       |
|    xor_ln45_fu_2309_p2                                  |     |        | xor_ln45       | xor       | auto                     | 0       |
|    and_ln45_fu_2315_p2                                  |     |        | and_ln45       | and       | auto                     | 0       |
|    xor_ln45_1_fu_2321_p2                                |     |        | xor_ln45_1     | xor       | auto                     | 0       |
|    or_ln45_1_fu_2327_p2                                 |     |        | or_ln45_1      | or        | auto                     | 0       |
|    and_ln45_1_fu_2333_p2                                |     |        | and_ln45_1     | and       | auto                     | 0       |
|    select_ln45_fu_2339_p3                               |     |        | select_ln45    | select    | auto_sel                 | 0       |
|    or_ln45_2_fu_2347_p2                                 |     |        | or_ln45_2      | or        | auto                     | 0       |
|    select_ln45_1_fu_2353_p3                             |     |        | select_ln45_1  | select    | auto_sel                 | 0       |
|    sdiv_38ns_24s_38_42_1_U14                            |     |        | sdiv_ln45_1    | sdiv      | auto                     | 41      |
|    icmp_ln45_2_fu_2423_p2                               |     |        | icmp_ln45_2    | setne     | auto                     | 0       |
|    icmp_ln45_3_fu_2429_p2                               |     |        | icmp_ln45_3    | setne     | auto                     | 0       |
|    or_ln45_3_fu_2435_p2                                 |     |        | or_ln45_3      | or        | auto                     | 0       |
|    xor_ln45_2_fu_2441_p2                                |     |        | xor_ln45_2     | xor       | auto                     | 0       |
|    and_ln45_2_fu_2447_p2                                |     |        | and_ln45_2     | and       | auto                     | 0       |
|    xor_ln45_3_fu_2453_p2                                |     |        | xor_ln45_3     | xor       | auto                     | 0       |
|    or_ln45_4_fu_2459_p2                                 |     |        | or_ln45_4      | or        | auto                     | 0       |
|    and_ln45_3_fu_2465_p2                                |     |        | and_ln45_3     | and       | auto                     | 0       |
|    select_ln45_2_fu_2471_p3                             |     |        | select_ln45_2  | select    | auto_sel                 | 0       |
|    or_ln45_5_fu_2479_p2                                 |     |        | or_ln45_5      | or        | auto                     | 0       |
|    select_ln45_3_fu_2485_p3                             |     |        | select_ln45_3  | select    | auto_sel                 | 0       |
|    sdiv_38ns_24s_38_42_1_U15                            |     |        | sdiv_ln45_2    | sdiv      | auto                     | 41      |
|    icmp_ln45_4_fu_2555_p2                               |     |        | icmp_ln45_4    | setne     | auto                     | 0       |
|    icmp_ln45_5_fu_2561_p2                               |     |        | icmp_ln45_5    | setne     | auto                     | 0       |
|    or_ln45_6_fu_2567_p2                                 |     |        | or_ln45_6      | or        | auto                     | 0       |
|    xor_ln45_4_fu_2573_p2                                |     |        | xor_ln45_4     | xor       | auto                     | 0       |
|    and_ln45_4_fu_2579_p2                                |     |        | and_ln45_4     | and       | auto                     | 0       |
|    xor_ln45_5_fu_2585_p2                                |     |        | xor_ln45_5     | xor       | auto                     | 0       |
|    or_ln45_7_fu_2591_p2                                 |     |        | or_ln45_7      | or        | auto                     | 0       |
|    and_ln45_5_fu_2597_p2                                |     |        | and_ln45_5     | and       | auto                     | 0       |
|    select_ln45_4_fu_2603_p3                             |     |        | select_ln45_4  | select    | auto_sel                 | 0       |
|    or_ln45_8_fu_2611_p2                                 |     |        | or_ln45_8      | or        | auto                     | 0       |
|    select_ln45_5_fu_2617_p3                             |     |        | select_ln45_5  | select    | auto_sel                 | 0       |
|    sdiv_38ns_24s_38_42_1_U16                            |     |        | sdiv_ln45_3    | sdiv      | auto                     | 41      |
|    icmp_ln45_6_fu_2687_p2                               |     |        | icmp_ln45_6    | setne     | auto                     | 0       |
|    icmp_ln45_7_fu_2693_p2                               |     |        | icmp_ln45_7    | setne     | auto                     | 0       |
|    or_ln45_9_fu_2699_p2                                 |     |        | or_ln45_9      | or        | auto                     | 0       |
|    xor_ln45_6_fu_2705_p2                                |     |        | xor_ln45_6     | xor       | auto                     | 0       |
|    and_ln45_6_fu_2711_p2                                |     |        | and_ln45_6     | and       | auto                     | 0       |
|    xor_ln45_7_fu_2717_p2                                |     |        | xor_ln45_7     | xor       | auto                     | 0       |
|    or_ln45_10_fu_2723_p2                                |     |        | or_ln45_10     | or        | auto                     | 0       |
|    and_ln45_7_fu_2729_p2                                |     |        | and_ln45_7     | and       | auto                     | 0       |
|    select_ln45_6_fu_2735_p3                             |     |        | select_ln45_6  | select    | auto_sel                 | 0       |
|    or_ln45_11_fu_2743_p2                                |     |        | or_ln45_11     | or        | auto                     | 0       |
|    select_ln45_7_fu_2749_p3                             |     |        | select_ln45_7  | select    | auto_sel                 | 0       |
|    add_ln42_fu_2198_p2                                  |     |        | add_ln42       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_54_7                  | 0   |        |                |           |                          |         |
|    sparsemux_129_6_24_1_1_U154                          |     |        | tmp_137        | sparsemux | compactencoding_dontcare | 0       |
|    add_ln57_fu_4528_p2                                  |     |        | add_ln57       | add       | fabric                   | 0       |
|    add_ln57_1_fu_4533_p2                                |     |        | add_ln57_1     | add       | fabric                   | 0       |
|    xor_ln57_fu_4555_p2                                  |     |        | xor_ln57       | xor       | auto                     | 0       |
|    and_ln57_fu_4561_p2                                  |     |        | and_ln57       | and       | auto                     | 0       |
|    xor_ln57_1_fu_4567_p2                                |     |        | xor_ln57_1     | xor       | auto                     | 0       |
|    select_ln57_fu_4573_p3                               |     |        | select_ln57    | select    | auto_sel                 | 0       |
|    select_ln57_1_fu_4581_p3                             |     |        | select_ln57_1  | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U155                          |     |        | tmp_140        | sparsemux | compactencoding_dontcare | 0       |
|    add_ln57_2_fu_4596_p2                                |     |        | add_ln57_2     | add       | fabric                   | 0       |
|    add_ln57_3_fu_4601_p2                                |     |        | add_ln57_3     | add       | fabric                   | 0       |
|    xor_ln57_2_fu_4623_p2                                |     |        | xor_ln57_2     | xor       | auto                     | 0       |
|    and_ln57_1_fu_4629_p2                                |     |        | and_ln57_1     | and       | auto                     | 0       |
|    xor_ln57_3_fu_4635_p2                                |     |        | xor_ln57_3     | xor       | auto                     | 0       |
|    select_ln57_2_fu_4641_p3                             |     |        | select_ln57_2  | select    | auto_sel                 | 0       |
|    select_ln57_3_fu_4649_p3                             |     |        | select_ln57_3  | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U156                          |     |        | tmp_143        | sparsemux | compactencoding_dontcare | 0       |
|    add_ln57_4_fu_4928_p2                                |     |        | add_ln57_4     | add       | fabric                   | 0       |
|    add_ln57_5_fu_4934_p2                                |     |        | add_ln57_5     | add       | fabric                   | 0       |
|    xor_ln57_4_fu_4956_p2                                |     |        | xor_ln57_4     | xor       | auto                     | 0       |
|    and_ln57_2_fu_4962_p2                                |     |        | and_ln57_2     | and       | auto                     | 0       |
|    xor_ln57_5_fu_4968_p2                                |     |        | xor_ln57_5     | xor       | auto                     | 0       |
|    select_ln57_4_fu_4974_p3                             |     |        | select_ln57_4  | select    | auto_sel                 | 0       |
|    select_ln57_5_fu_4982_p3                             |     |        | select_ln57_5  | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U157                          |     |        | tmp_146        | sparsemux | compactencoding_dontcare | 0       |
|    add_ln57_6_fu_5261_p2                                |     |        | add_ln57_6     | add       | fabric                   | 0       |
|    add_ln57_7_fu_5267_p2                                |     |        | add_ln57_7     | add       | fabric                   | 0       |
|    xor_ln57_6_fu_5289_p2                                |     |        | xor_ln57_6     | xor       | auto                     | 0       |
|    and_ln57_3_fu_5295_p2                                |     |        | and_ln57_3     | and       | auto                     | 0       |
|    xor_ln57_7_fu_5301_p2                                |     |        | xor_ln57_7     | xor       | auto                     | 0       |
|    select_ln57_6_fu_5307_p3                             |     |        | select_ln57_6  | select    | auto_sel                 | 0       |
|    select_ln57_7_fu_5315_p3                             |     |        | select_ln57_7  | select    | auto_sel                 | 0       |
|    add_ln54_fu_3842_p2                                  |     |        | add_ln54       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_64_8                  | 4   |        |                |           |                          |         |
|    sparsemux_129_6_24_1_1_U289                          |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_17s_41_1_1_U293                              | 1   |        | mul_ln67       | mul       | auto                     | 0       |
|    add_ln67_fu_5195_p2                                  |     |        | add_ln67       | add       | fabric                   | 0       |
|    xor_ln67_fu_5209_p2                                  |     |        | xor_ln67       | xor       | auto                     | 0       |
|    and_ln67_fu_5215_p2                                  |     |        | and_ln67       | and       | auto                     | 0       |
|    icmp_ln67_fu_5239_p2                                 |     |        | icmp_ln67      | seteq     | auto                     | 0       |
|    icmp_ln67_1_fu_5255_p2                               |     |        | icmp_ln67_1    | seteq     | auto                     | 0       |
|    icmp_ln67_2_fu_5261_p2                               |     |        | icmp_ln67_2    | seteq     | auto                     | 0       |
|    select_ln67_fu_5267_p3                               |     |        | select_ln67    | select    | auto_sel                 | 0       |
|    xor_ln67_1_fu_5275_p2                                |     |        | xor_ln67_1     | xor       | auto                     | 0       |
|    and_ln67_1_fu_5281_p2                                |     |        | and_ln67_1     | and       | auto                     | 0       |
|    select_ln67_1_fu_5287_p3                             |     |        | select_ln67_1  | select    | auto_sel                 | 0       |
|    and_ln67_2_fu_5295_p2                                |     |        | and_ln67_2     | and       | auto                     | 0       |
|    xor_ln67_2_fu_5301_p2                                |     |        | xor_ln67_2     | xor       | auto                     | 0       |
|    or_ln67_fu_5307_p2                                   |     |        | or_ln67        | or        | auto                     | 0       |
|    xor_ln67_3_fu_5313_p2                                |     |        | xor_ln67_3     | xor       | auto                     | 0       |
|    and_ln67_3_fu_5319_p2                                |     |        | and_ln67_3     | and       | auto                     | 0       |
|    and_ln67_4_fu_5325_p2                                |     |        | and_ln67_4     | and       | auto                     | 0       |
|    or_ln67_9_fu_5331_p2                                 |     |        | or_ln67_9      | or        | auto                     | 0       |
|    xor_ln67_4_fu_5337_p2                                |     |        | xor_ln67_4     | xor       | auto                     | 0       |
|    and_ln67_5_fu_5343_p2                                |     |        | and_ln67_5     | and       | auto                     | 0       |
|    select_ln67_2_fu_5349_p3                             |     |        | select_ln67_2  | select    | auto_sel                 | 0       |
|    or_ln67_1_fu_5357_p2                                 |     |        | or_ln67_1      | or        | auto                     | 0       |
|    select_ln67_3_fu_5363_p3                             |     |        | select_ln67_3  | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U290                          |     |        | tmp_137        | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_17s_41_1_1_U294                              | 1   |        | mul_ln67_1     | mul       | auto                     | 0       |
|    add_ln67_1_fu_5422_p2                                |     |        | add_ln67_1     | add       | fabric                   | 0       |
|    xor_ln67_5_fu_5436_p2                                |     |        | xor_ln67_5     | xor       | auto                     | 0       |
|    and_ln67_6_fu_5442_p2                                |     |        | and_ln67_6     | and       | auto                     | 0       |
|    icmp_ln67_3_fu_5466_p2                               |     |        | icmp_ln67_3    | seteq     | auto                     | 0       |
|    icmp_ln67_4_fu_5482_p2                               |     |        | icmp_ln67_4    | seteq     | auto                     | 0       |
|    icmp_ln67_5_fu_5488_p2                               |     |        | icmp_ln67_5    | seteq     | auto                     | 0       |
|    select_ln67_4_fu_5494_p3                             |     |        | select_ln67_4  | select    | auto_sel                 | 0       |
|    xor_ln67_6_fu_5502_p2                                |     |        | xor_ln67_6     | xor       | auto                     | 0       |
|    and_ln67_7_fu_5508_p2                                |     |        | and_ln67_7     | and       | auto                     | 0       |
|    select_ln67_5_fu_5514_p3                             |     |        | select_ln67_5  | select    | auto_sel                 | 0       |
|    and_ln67_8_fu_5522_p2                                |     |        | and_ln67_8     | and       | auto                     | 0       |
|    xor_ln67_7_fu_5528_p2                                |     |        | xor_ln67_7     | xor       | auto                     | 0       |
|    or_ln67_3_fu_5534_p2                                 |     |        | or_ln67_3      | or        | auto                     | 0       |
|    xor_ln67_8_fu_5540_p2                                |     |        | xor_ln67_8     | xor       | auto                     | 0       |
|    and_ln67_9_fu_5546_p2                                |     |        | and_ln67_9     | and       | auto                     | 0       |
|    and_ln67_10_fu_5552_p2                               |     |        | and_ln67_10    | and       | auto                     | 0       |
|    or_ln67_10_fu_5558_p2                                |     |        | or_ln67_10     | or        | auto                     | 0       |
|    xor_ln67_9_fu_5564_p2                                |     |        | xor_ln67_9     | xor       | auto                     | 0       |
|    and_ln67_11_fu_5570_p2                               |     |        | and_ln67_11    | and       | auto                     | 0       |
|    select_ln67_6_fu_5576_p3                             |     |        | select_ln67_6  | select    | auto_sel                 | 0       |
|    or_ln67_4_fu_5584_p2                                 |     |        | or_ln67_4      | or        | auto                     | 0       |
|    select_ln67_7_fu_5590_p3                             |     |        | select_ln67_7  | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U291                          |     |        | tmp_145        | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_17s_41_1_1_U295                              | 1   |        | mul_ln67_2     | mul       | auto                     | 0       |
|    add_ln67_2_fu_5649_p2                                |     |        | add_ln67_2     | add       | fabric                   | 0       |
|    xor_ln67_10_fu_5663_p2                               |     |        | xor_ln67_10    | xor       | auto                     | 0       |
|    and_ln67_12_fu_5669_p2                               |     |        | and_ln67_12    | and       | auto                     | 0       |
|    icmp_ln67_6_fu_5693_p2                               |     |        | icmp_ln67_6    | seteq     | auto                     | 0       |
|    icmp_ln67_7_fu_5709_p2                               |     |        | icmp_ln67_7    | seteq     | auto                     | 0       |
|    icmp_ln67_8_fu_5715_p2                               |     |        | icmp_ln67_8    | seteq     | auto                     | 0       |
|    select_ln67_8_fu_5721_p3                             |     |        | select_ln67_8  | select    | auto_sel                 | 0       |
|    xor_ln67_11_fu_5729_p2                               |     |        | xor_ln67_11    | xor       | auto                     | 0       |
|    and_ln67_13_fu_5735_p2                               |     |        | and_ln67_13    | and       | auto                     | 0       |
|    select_ln67_9_fu_5741_p3                             |     |        | select_ln67_9  | select    | auto_sel                 | 0       |
|    and_ln67_14_fu_5749_p2                               |     |        | and_ln67_14    | and       | auto                     | 0       |
|    xor_ln67_12_fu_5755_p2                               |     |        | xor_ln67_12    | xor       | auto                     | 0       |
|    or_ln67_5_fu_5761_p2                                 |     |        | or_ln67_5      | or        | auto                     | 0       |
|    xor_ln67_13_fu_5767_p2                               |     |        | xor_ln67_13    | xor       | auto                     | 0       |
|    and_ln67_15_fu_5773_p2                               |     |        | and_ln67_15    | and       | auto                     | 0       |
|    and_ln67_16_fu_5779_p2                               |     |        | and_ln67_16    | and       | auto                     | 0       |
|    or_ln67_11_fu_5785_p2                                |     |        | or_ln67_11     | or        | auto                     | 0       |
|    xor_ln67_14_fu_5791_p2                               |     |        | xor_ln67_14    | xor       | auto                     | 0       |
|    and_ln67_17_fu_5797_p2                               |     |        | and_ln67_17    | and       | auto                     | 0       |
|    select_ln67_10_fu_5803_p3                            |     |        | select_ln67_10 | select    | auto_sel                 | 0       |
|    or_ln67_6_fu_5811_p2                                 |     |        | or_ln67_6      | or        | auto                     | 0       |
|    select_ln67_11_fu_5817_p3                            |     |        | select_ln67_11 | select    | auto_sel                 | 0       |
|    sparsemux_129_6_24_1_1_U292                          |     |        | tmp_153        | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_17s_41_1_1_U296                              | 1   |        | mul_ln67_3     | mul       | auto                     | 0       |
|    add_ln67_3_fu_5876_p2                                |     |        | add_ln67_3     | add       | fabric                   | 0       |
|    xor_ln67_15_fu_5890_p2                               |     |        | xor_ln67_15    | xor       | auto                     | 0       |
|    and_ln67_18_fu_5896_p2                               |     |        | and_ln67_18    | and       | auto                     | 0       |
|    icmp_ln67_9_fu_5920_p2                               |     |        | icmp_ln67_9    | seteq     | auto                     | 0       |
|    icmp_ln67_10_fu_5936_p2                              |     |        | icmp_ln67_10   | seteq     | auto                     | 0       |
|    icmp_ln67_11_fu_5942_p2                              |     |        | icmp_ln67_11   | seteq     | auto                     | 0       |
|    select_ln67_12_fu_5948_p3                            |     |        | select_ln67_12 | select    | auto_sel                 | 0       |
|    xor_ln67_16_fu_5956_p2                               |     |        | xor_ln67_16    | xor       | auto                     | 0       |
|    and_ln67_19_fu_5962_p2                               |     |        | and_ln67_19    | and       | auto                     | 0       |
|    select_ln67_13_fu_5968_p3                            |     |        | select_ln67_13 | select    | auto_sel                 | 0       |
|    and_ln67_20_fu_5976_p2                               |     |        | and_ln67_20    | and       | auto                     | 0       |
|    xor_ln67_17_fu_5982_p2                               |     |        | xor_ln67_17    | xor       | auto                     | 0       |
|    or_ln67_7_fu_5988_p2                                 |     |        | or_ln67_7      | or        | auto                     | 0       |
|    xor_ln67_18_fu_5994_p2                               |     |        | xor_ln67_18    | xor       | auto                     | 0       |
|    and_ln67_21_fu_6000_p2                               |     |        | and_ln67_21    | and       | auto                     | 0       |
|    and_ln67_22_fu_6006_p2                               |     |        | and_ln67_22    | and       | auto                     | 0       |
|    or_ln67_12_fu_6012_p2                                |     |        | or_ln67_12     | or        | auto                     | 0       |
|    xor_ln67_19_fu_6018_p2                               |     |        | xor_ln67_19    | xor       | auto                     | 0       |
|    and_ln67_23_fu_6024_p2                               |     |        | and_ln67_23    | and       | auto                     | 0       |
|    select_ln67_14_fu_6030_p3                            |     |        | select_ln67_14 | select    | auto_sel                 | 0       |
|    or_ln67_8_fu_6038_p2                                 |     |        | or_ln67_8      | or        | auto                     | 0       |
|    select_ln67_15_fu_6044_p3                            |     |        | select_ln67_15 | select    | auto_sel                 | 0       |
|    add_ln64_fu_4068_p2                                  |     |        | add_ln64       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 | 0   |        |                |           |                          |         |
|    icmp_ln71_fu_188_p2                                  |     |        | icmp_ln71      | seteq     | auto                     | 0       |
|    add_ln71_1_fu_194_p2                                 |     |        | add_ln71_1     | add       | fabric                   | 0       |
|    add_ln71_fu_206_p2                                   |     |        | add_ln71       | add       | fabric                   | 0       |
|    icmp_ln72_fu_212_p2                                  |     |        | icmp_ln72      | seteq     | auto                     | 0       |
|    select_ln71_fu_218_p3                                |     |        | select_ln71    | select    | auto_sel                 | 0       |
|    select_ln71_1_fu_226_p3                              |     |        | select_ln71_1  | select    | auto_sel                 | 0       |
|    add_ln74_fu_260_p2                                   |     |        | add_ln74       | add       | fabric                   | 0       |
|    sparsemux_9_2_24_1_1_U433                            |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    add_ln72_fu_274_p2                                   |     |        | add_ln72       | add       | fabric                   | 0       |
+---------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |          |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + top_kernel      |              |           | 306  | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |          |      |         |                  |
|   A_m_axi_U       | interface    | m_axi     | 2    |      |        |          |      |         |                  |
|   C_m_axi_U       | interface    | m_axi     |      |      |        |          |      |         |                  |
|   A_1_46_U        | ram_1p array |           | 6    |      |        | A_1_46   | auto | 1       | 24, 4096, 1      |
|   A_1_U           | ram_1p array |           | 6    |      |        | A_1      | auto | 1       | 24, 4096, 1      |
|   A_2_U           | ram_1p array |           | 6    |      |        | A_2      | auto | 1       | 24, 4096, 1      |
|   A_3_U           | ram_1p array |           | 6    |      |        | A_3      | auto | 1       | 24, 4096, 1      |
|   C_1_47_U        | ram_1p array |           | 6    |      |        | C_1_47   | auto | 1       | 24, 4096, 1      |
|   C_1_U           | ram_1p array |           | 6    |      |        | C_1      | auto | 1       | 24, 4096, 1      |
|   C_2_U           | ram_1p array |           | 6    |      |        | C_2      | auto | 1       | 24, 4096, 1      |
|   C_3_U           | ram_1p array |           | 6    |      |        | C_3      | auto | 1       | 24, 4096, 1      |
|   tmp_U           | ram_2p array |           | 2    |      |        | tmp      | auto | 1       | 24, 128, 1       |
|   tmp_1_U         | ram_2p array |           | 2    |      |        | tmp_1    | auto | 1       | 24, 128, 1       |
|   tmp_2_U         | ram_2p array |           | 2    |      |        | tmp_2    | auto | 1       | 24, 128, 1       |
|   tmp_3_U         | ram_2p array |           | 2    |      |        | tmp_3    | auto | 1       | 24, 128, 1       |
|   tmp_4_U         | ram_2p array |           | 2    |      |        | tmp_4    | auto | 1       | 24, 128, 1       |
|   tmp_5_U         | ram_2p array |           | 2    |      |        | tmp_5    | auto | 1       | 24, 128, 1       |
|   tmp_6_U         | ram_2p array |           | 2    |      |        | tmp_6    | auto | 1       | 24, 128, 1       |
|   tmp_7_U         | ram_2p array |           | 2    |      |        | tmp_7    | auto | 1       | 24, 128, 1       |
|   tmp_8_U         | ram_2p array |           | 2    |      |        | tmp_8    | auto | 1       | 24, 128, 1       |
|   tmp_9_U         | ram_2p array |           | 2    |      |        | tmp_9    | auto | 1       | 24, 128, 1       |
|   tmp_10_U        | ram_2p array |           | 2    |      |        | tmp_10   | auto | 1       | 24, 128, 1       |
|   tmp_11_U        | ram_2p array |           | 2    |      |        | tmp_11   | auto | 1       | 24, 128, 1       |
|   tmp_12_U        | ram_2p array |           | 2    |      |        | tmp_12   | auto | 1       | 24, 128, 1       |
|   tmp_13_U        | ram_2p array |           | 2    |      |        | tmp_13   | auto | 1       | 24, 128, 1       |
|   tmp_14_U        | ram_2p array |           | 2    |      |        | tmp_14   | auto | 1       | 24, 128, 1       |
|   tmp_15_U        | ram_2p array |           | 2    |      |        | tmp_15   | auto | 1       | 24, 128, 1       |
|   tmp_16_U        | ram_2p array |           | 2    |      |        | tmp_16   | auto | 1       | 24, 128, 1       |
|   tmp_17_U        | ram_2p array |           | 2    |      |        | tmp_17   | auto | 1       | 24, 128, 1       |
|   tmp_18_U        | ram_2p array |           | 2    |      |        | tmp_18   | auto | 1       | 24, 128, 1       |
|   tmp_19_U        | ram_2p array |           | 2    |      |        | tmp_19   | auto | 1       | 24, 128, 1       |
|   tmp_20_U        | ram_2p array |           | 2    |      |        | tmp_20   | auto | 1       | 24, 128, 1       |
|   tmp_21_U        | ram_2p array |           | 2    |      |        | tmp_21   | auto | 1       | 24, 128, 1       |
|   tmp_22_U        | ram_2p array |           | 2    |      |        | tmp_22   | auto | 1       | 24, 128, 1       |
|   tmp_23_U        | ram_2p array |           | 2    |      |        | tmp_23   | auto | 1       | 24, 128, 1       |
|   tmp_24_U        | ram_2p array |           | 2    |      |        | tmp_24   | auto | 1       | 24, 128, 1       |
|   tmp_25_U        | ram_2p array |           | 2    |      |        | tmp_25   | auto | 1       | 24, 128, 1       |
|   tmp_26_U        | ram_2p array |           | 2    |      |        | tmp_26   | auto | 1       | 24, 128, 1       |
|   tmp_27_U        | ram_2p array |           | 2    |      |        | tmp_27   | auto | 1       | 24, 128, 1       |
|   tmp_28_U        | ram_2p array |           | 2    |      |        | tmp_28   | auto | 1       | 24, 128, 1       |
|   tmp_29_U        | ram_2p array |           | 2    |      |        | tmp_29   | auto | 1       | 24, 128, 1       |
|   tmp_30_U        | ram_2p array |           | 2    |      |        | tmp_30   | auto | 1       | 24, 128, 1       |
|   tmp_31_U        | ram_2p array |           | 2    |      |        | tmp_31   | auto | 1       | 24, 128, 1       |
|   tmp_32_U        | ram_2p array |           | 2    |      |        | tmp_32   | auto | 1       | 24, 128, 1       |
|   tmp_33_U        | ram_2p array |           | 2    |      |        | tmp_33   | auto | 1       | 24, 128, 1       |
|   tmp_34_U        | ram_2p array |           | 2    |      |        | tmp_34   | auto | 1       | 24, 128, 1       |
|   tmp_35_U        | ram_2p array |           | 2    |      |        | tmp_35   | auto | 1       | 24, 128, 1       |
|   tmp_36_U        | ram_2p array |           | 2    |      |        | tmp_36   | auto | 1       | 24, 128, 1       |
|   tmp_37_U        | ram_2p array |           | 2    |      |        | tmp_37   | auto | 1       | 24, 128, 1       |
|   tmp_38_U        | ram_2p array |           | 2    |      |        | tmp_38   | auto | 1       | 24, 128, 1       |
|   tmp_39_U        | ram_2p array |           | 2    |      |        | tmp_39   | auto | 1       | 24, 128, 1       |
|   tmp_40_U        | ram_2p array |           | 2    |      |        | tmp_40   | auto | 1       | 24, 128, 1       |
|   tmp_41_U        | ram_2p array |           | 2    |      |        | tmp_41   | auto | 1       | 24, 128, 1       |
|   tmp_42_U        | ram_2p array |           | 2    |      |        | tmp_42   | auto | 1       | 24, 128, 1       |
|   tmp_43_U        | ram_2p array |           | 2    |      |        | tmp_43   | auto | 1       | 24, 128, 1       |
|   tmp_44_U        | ram_2p array |           | 2    |      |        | tmp_44   | auto | 1       | 24, 128, 1       |
|   tmp_45_U        | ram_2p array |           | 2    |      |        | tmp_45   | auto | 1       | 24, 128, 1       |
|   tmp_46_U        | ram_2p array |           | 2    |      |        | tmp_46   | auto | 1       | 24, 128, 1       |
|   tmp_47_U        | ram_2p array |           | 2    |      |        | tmp_47   | auto | 1       | 24, 128, 1       |
|   tmp_48_U        | ram_2p array |           | 2    |      |        | tmp_48   | auto | 1       | 24, 128, 1       |
|   tmp_49_U        | ram_2p array |           | 2    |      |        | tmp_49   | auto | 1       | 24, 128, 1       |
|   tmp_50_U        | ram_2p array |           | 2    |      |        | tmp_50   | auto | 1       | 24, 128, 1       |
|   tmp_51_U        | ram_2p array |           | 2    |      |        | tmp_51   | auto | 1       | 24, 128, 1       |
|   tmp_52_U        | ram_2p array |           | 2    |      |        | tmp_52   | auto | 1       | 24, 128, 1       |
|   tmp_53_U        | ram_2p array |           | 2    |      |        | tmp_53   | auto | 1       | 24, 128, 1       |
|   tmp_54_U        | ram_2p array |           | 2    |      |        | tmp_54   | auto | 1       | 24, 128, 1       |
|   tmp_55_U        | ram_2p array |           | 2    |      |        | tmp_55   | auto | 1       | 24, 128, 1       |
|   tmp_56_U        | ram_2p array |           | 2    |      |        | tmp_56   | auto | 1       | 24, 128, 1       |
|   tmp_57_U        | ram_2p array |           | 2    |      |        | tmp_57   | auto | 1       | 24, 128, 1       |
|   tmp_58_U        | ram_2p array |           | 2    |      |        | tmp_58   | auto | 1       | 24, 128, 1       |
|   tmp_59_U        | ram_2p array |           | 2    |      |        | tmp_59   | auto | 1       | 24, 128, 1       |
|   tmp_60_U        | ram_2p array |           | 2    |      |        | tmp_60   | auto | 1       | 24, 128, 1       |
|   tmp_61_U        | ram_2p array |           | 2    |      |        | tmp_61   | auto | 1       | 24, 128, 1       |
|   tmp_62_U        | ram_2p array |           | 2    |      |        | tmp_62   | auto | 1       | 24, 128, 1       |
|   tmp_63_U        | ram_2p array |           | 2    |      |        | tmp_63   | auto | 1       | 24, 128, 1       |
|   tmp_64_U        | ram_2p array |           | 2    |      |        | tmp_64   | auto | 1       | 24, 128, 1       |
|   tmp_65_U        | ram_2p array |           | 2    |      |        | tmp_65   | auto | 1       | 24, 128, 1       |
|   tmp_66_U        | ram_2p array |           | 2    |      |        | tmp_66   | auto | 1       | 24, 128, 1       |
|   tmp_67_U        | ram_2p array |           | 2    |      |        | tmp_67   | auto | 1       | 24, 128, 1       |
|   tmp_68_U        | ram_2p array |           | 2    |      |        | tmp_68   | auto | 1       | 24, 128, 1       |
|   tmp_69_U        | ram_2p array |           | 2    |      |        | tmp_69   | auto | 1       | 24, 128, 1       |
|   tmp_70_U        | ram_2p array |           | 2    |      |        | tmp_70   | auto | 1       | 24, 128, 1       |
|   tmp_71_U        | ram_2p array |           | 2    |      |        | tmp_71   | auto | 1       | 24, 128, 1       |
|   tmp_72_U        | ram_2p array |           | 2    |      |        | tmp_72   | auto | 1       | 24, 128, 1       |
|   tmp_73_U        | ram_2p array |           | 2    |      |        | tmp_73   | auto | 1       | 24, 128, 1       |
|   tmp_74_U        | ram_2p array |           | 2    |      |        | tmp_74   | auto | 1       | 24, 128, 1       |
|   tmp_75_U        | ram_2p array |           | 2    |      |        | tmp_75   | auto | 1       | 24, 128, 1       |
|   tmp_76_U        | ram_2p array |           | 2    |      |        | tmp_76   | auto | 1       | 24, 128, 1       |
|   tmp_77_U        | ram_2p array |           | 2    |      |        | tmp_77   | auto | 1       | 24, 128, 1       |
|   tmp_78_U        | ram_2p array |           | 2    |      |        | tmp_78   | auto | 1       | 24, 128, 1       |
|   tmp_79_U        | ram_2p array |           | 2    |      |        | tmp_79   | auto | 1       | 24, 128, 1       |
|   tmp_80_U        | ram_2p array |           | 2    |      |        | tmp_80   | auto | 1       | 24, 128, 1       |
|   tmp_81_U        | ram_2p array |           | 2    |      |        | tmp_81   | auto | 1       | 24, 128, 1       |
|   tmp_82_U        | ram_2p array |           | 2    |      |        | tmp_82   | auto | 1       | 24, 128, 1       |
|   tmp_83_U        | ram_2p array |           | 2    |      |        | tmp_83   | auto | 1       | 24, 128, 1       |
|   tmp_84_U        | ram_2p array |           | 2    |      |        | tmp_84   | auto | 1       | 24, 128, 1       |
|   tmp_85_U        | ram_2p array |           | 2    |      |        | tmp_85   | auto | 1       | 24, 128, 1       |
|   tmp_86_U        | ram_2p array |           | 2    |      |        | tmp_86   | auto | 1       | 24, 128, 1       |
|   tmp_87_U        | ram_2p array |           | 2    |      |        | tmp_87   | auto | 1       | 24, 128, 1       |
|   tmp_88_U        | ram_2p array |           | 2    |      |        | tmp_88   | auto | 1       | 24, 128, 1       |
|   tmp_89_U        | ram_2p array |           | 2    |      |        | tmp_89   | auto | 1       | 24, 128, 1       |
|   tmp_90_U        | ram_2p array |           | 2    |      |        | tmp_90   | auto | 1       | 24, 128, 1       |
|   tmp_91_U        | ram_2p array |           | 2    |      |        | tmp_91   | auto | 1       | 24, 128, 1       |
|   tmp_92_U        | ram_2p array |           | 2    |      |        | tmp_92   | auto | 1       | 24, 128, 1       |
|   tmp_93_U        | ram_2p array |           | 2    |      |        | tmp_93   | auto | 1       | 24, 128, 1       |
|   tmp_94_U        | ram_2p array |           | 2    |      |        | tmp_94   | auto | 1       | 24, 128, 1       |
|   tmp_95_U        | ram_2p array |           | 2    |      |        | tmp_95   | auto | 1       | 24, 128, 1       |
|   tmp_96_U        | ram_2p array |           | 2    |      |        | tmp_96   | auto | 1       | 24, 128, 1       |
|   tmp_97_U        | ram_2p array |           | 2    |      |        | tmp_97   | auto | 1       | 24, 128, 1       |
|   tmp_98_U        | ram_2p array |           | 2    |      |        | tmp_98   | auto | 1       | 24, 128, 1       |
|   tmp_99_U        | ram_2p array |           | 2    |      |        | tmp_99   | auto | 1       | 24, 128, 1       |
|   tmp_100_U       | ram_2p array |           | 2    |      |        | tmp_100  | auto | 1       | 24, 128, 1       |
|   tmp_101_U       | ram_2p array |           | 2    |      |        | tmp_101  | auto | 1       | 24, 128, 1       |
|   tmp_102_U       | ram_2p array |           | 2    |      |        | tmp_102  | auto | 1       | 24, 128, 1       |
|   tmp_103_U       | ram_2p array |           | 2    |      |        | tmp_103  | auto | 1       | 24, 128, 1       |
|   tmp_104_U       | ram_2p array |           | 2    |      |        | tmp_104  | auto | 1       | 24, 128, 1       |
|   tmp_105_U       | ram_2p array |           | 2    |      |        | tmp_105  | auto | 1       | 24, 128, 1       |
|   tmp_106_U       | ram_2p array |           | 2    |      |        | tmp_106  | auto | 1       | 24, 128, 1       |
|   tmp_107_U       | ram_2p array |           | 2    |      |        | tmp_107  | auto | 1       | 24, 128, 1       |
|   tmp_108_U       | ram_2p array |           | 2    |      |        | tmp_108  | auto | 1       | 24, 128, 1       |
|   tmp_109_U       | ram_2p array |           | 2    |      |        | tmp_109  | auto | 1       | 24, 128, 1       |
|   tmp_110_U       | ram_2p array |           | 2    |      |        | tmp_110  | auto | 1       | 24, 128, 1       |
|   tmp_111_U       | ram_2p array |           | 2    |      |        | tmp_111  | auto | 1       | 24, 128, 1       |
|   tmp_112_U       | ram_2p array |           | 2    |      |        | tmp_112  | auto | 1       | 24, 128, 1       |
|   tmp_113_U       | ram_2p array |           | 2    |      |        | tmp_113  | auto | 1       | 24, 128, 1       |
|   tmp_114_U       | ram_2p array |           | 2    |      |        | tmp_114  | auto | 1       | 24, 128, 1       |
|   tmp_115_U       | ram_2p array |           | 2    |      |        | tmp_115  | auto | 1       | 24, 128, 1       |
|   tmp_116_U       | ram_2p array |           | 2    |      |        | tmp_116  | auto | 1       | 24, 128, 1       |
|   tmp_117_U       | ram_2p array |           | 2    |      |        | tmp_117  | auto | 1       | 24, 128, 1       |
|   tmp_118_U       | ram_2p array |           | 2    |      |        | tmp_118  | auto | 1       | 24, 128, 1       |
|   tmp_119_U       | ram_2p array |           | 2    |      |        | tmp_119  | auto | 1       | 24, 128, 1       |
|   tmp_120_U       | ram_2p array |           | 2    |      |        | tmp_120  | auto | 1       | 24, 128, 1       |
|   tmp_121_U       | ram_2p array |           | 2    |      |        | tmp_121  | auto | 1       | 24, 128, 1       |
|   tmp_122_U       | ram_2p array |           | 2    |      |        | tmp_122  | auto | 1       | 24, 128, 1       |
|   tmp_123_U       | ram_2p array |           | 2    |      |        | tmp_123  | auto | 1       | 24, 128, 1       |
|   tmp_124_U       | ram_2p array |           | 2    |      |        | tmp_124  | auto | 1       | 24, 128, 1       |
|   tmp_125_U       | ram_2p array |           | 2    |      |        | tmp_125  | auto | 1       | 24, 128, 1       |
|   tmp_126_U       | ram_2p array |           | 2    |      |        | tmp_126  | auto | 1       | 24, 128, 1       |
|   tmp_127_U       | ram_2p array |           | 2    |      |        | tmp_127  | auto | 1       | 24, 128, 1       |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+-----------------+-------------------------------------------+-----------------------------------------+---------------------+
| Type            | Options                                   | Location                                | Inferred From       |
+-----------------+-------------------------------------------+-----------------------------------------+---------------------+
| ARRAY_PARTITION | dim=1 type=cyclic factor=2 variable=tmp_0 | variable tmp_0 in top_kernel top.cpp:14 | pipeline top.cpp:55 |
+-----------------+-------------------------------------------+-----------------------------------------+---------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------+---------------------------------+
| Type            | Options                                 | Location                        |
+-----------------+-----------------------------------------+---------------------------------+
| INTERFACE       | m_axi port=A_DRAM offset=slave bundle=A | top.cpp:7 in top_kernel, A_DRAM |
| INTERFACE       | m_axi port=C_DRAM offset=slave bundle=C | top.cpp:8 in top_kernel, C_DRAM |
| INTERFACE       | s_axilite port=return                   | top.cpp:9 in top_kernel, return |
| ARRAY_PARTITION | variable=A cyclic factor=4 dim=2        | top.cpp:16 in top_kernel, A     |
| ARRAY_PARTITION | variable=tmp complete dim=2             | top.cpp:17 in top_kernel, tmp   |
| ARRAY_PARTITION | variable=C cyclic factor=4 dim=1        | top.cpp:18 in top_kernel, C     |
| PIPELINE        | ii=1                                    | top.cpp:22 in top_kernel        |
| PIPELINE        | ii=1                                    | top.cpp:33 in top_kernel        |
| UNROLL          | factor=4                                | top.cpp:34 in top_kernel        |
| PIPELINE        | ii=1                                    | top.cpp:43 in top_kernel        |
| UNROLL          | factor=4                                | top.cpp:44 in top_kernel        |
| PIPELINE        | ii=1                                    | top.cpp:55 in top_kernel        |
| UNROLL          | factor=4                                | top.cpp:56 in top_kernel        |
| PIPELINE        | ii=1                                    | top.cpp:65 in top_kernel        |
| UNROLL          | factor=4                                | top.cpp:66 in top_kernel        |
| PIPELINE        | ii=1                                    | top.cpp:73 in top_kernel        |
+-----------------+-----------------------------------------+---------------------------------+


