0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/decoder_38.v,1667175391,verilog,,C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/testbench.v,,decoder_38,,,,,,,,
C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/decorder_38.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/testbench.v,1667175392,verilog,,,,decoder_38_sim,,,,,,,,
