0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/logos/project_1/project_1.srcs/sim_1/new/blocktest.v,1546441886,verilog,,C:/Users/logos/project_1/project_1.srcs/sim_1/new/test_key.v,,blocktest,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sim_1/new/findpixel.v,1546437971,verilog,,C:/Users/logos/project_1/project_1.srcs/sim_1/new/test.v,,findpixel,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sim_1/new/test.v,1546438907,verilog,,C:/Users/logos/project_1/project_1.srcs/sim_1/new/blocktest.v,,test,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sim_1/new/test_key.v,1546580380,verilog,,,,test_key,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/MyMarquee/DispNum.vf,1541572584,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/MyMarquee/clkdiv.v,,D2_4E_HXILINX_DispNum;DispNum;DisplaySync_MUSER_DispNum;Mux4to1_MUSER_DispNum;Mux4to1b4_MUSER_DispNum;MyMC14495_MUSER_DispNum,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/MyMarquee/clkdiv.v,1541663921,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/top4/pbdebounce.v,,clkdiv,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Debounce.v,1546507888,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/new/keyActive.v,,Debounce,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Display.v,1546440937,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/MyMarquee/DispNum.vf,,FindBlock,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/FindPixel.v,1546514318,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Display.v,,FindPixel,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Keyboard.v,1546507152,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Debounce.v,,Keyboard,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Seg7Decode.v,1461064728,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Seg7Remap.v,,Seg7Decode,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Seg7Remap.v,1460528078,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/SegmentDecoder.v,,Seg7Remap,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/SegmentDecoder.v,1467262834,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/vgac.v,,SegmentDecoder,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Top.v,1546579963,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/new/ip_control.v,,Top,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/vgac.v,1479985694,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Top.v,,vgac,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/imports/top4/pbdebounce.v,1546504582,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/Keyboard.v,,pbdebounce,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C1/sim/C1.v,1545997912,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C2/sim/C2.v,,C1,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C10/sim/C10.v,1545998823,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C11/sim/C11.v,,C10,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C11/sim/C11.v,1545998964,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C12/sim/C12.v,,C11,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C12/sim/C12.v,1545999021,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C13/sim/C13.v,,C12,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C13/sim/C13.v,1545999283,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C14/sim/C14.v,,C13,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C14/sim/C14.v,1545999384,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C15_1/sim/C15.v,,C14,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C15_1/sim/C15.v,1545999442,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C16_1/sim/C16.v,,C15,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C16_1/sim/C16.v,1546338115,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C17/sim/C17.v,,C16,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C17/sim/C17.v,1545999703,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C18/sim/C18.v,,C17,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C18/sim/C18.v,1546000085,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C19_1/sim/C19.v,,C18,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C19_1/sim/C19.v,1546000317,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C20/sim/C20.v,,C19,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C2/sim/C2.v,1545997976,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C3_1/sim/C3.v,,C2,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C20/sim/C20.v,1546000401,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C21/sim/C21.v,,C20,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C21/sim/C21.v,1546000484,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C22_1/sim/C22.v,,C21,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C22_1/sim/C22.v,1546000531,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C23/sim/C23.v,,C22,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C23/sim/C23.v,1546000590,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C24_1/sim/C24.v,,C23,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C24_1/sim/C24.v,1546013270,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C25_1/sim/C25.v,,C24,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C25_1/sim/C25.v,1546013333,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C26/sim/C26.v,,C25,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C26/sim/C26.v,1546311565,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C27/sim/C27.v,,C26,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C27/sim/C27.v,1546311628,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C28/sim/C28.v,,C27,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C28/sim/C28.v,1546311696,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C29/sim/C29.v,,C28,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C29/sim/C29.v,1546311761,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C30/sim/C30.v,,C29,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C30/sim/C30.v,1546311829,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C31/sim/C31.v,,C30,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C31/sim/C31.v,1546311924,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C32_1/sim/C32.v,,C31,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C32_1/sim/C32.v,1546311979,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C33_1/sim/C33.v,,C32,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C33_1/sim/C33.v,1546312063,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C34/sim/C34.v,,C33,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C34/sim/C34.v,1546312298,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C36/sim/C36.v,,C34,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C35_1/C35_sim_netlist.v,1546321736,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C4_1/sim/C4.v,,C35;C35_dist_mem_gen_v8_0_12;C35_dist_mem_gen_v8_0_12_synth;C35_rom;glbl,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C36/sim/C36.v,1546312661,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C37/sim/C37.v,,C36,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C37/sim/C37.v,1546312741,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C38/sim/C38.v,,C37,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C38/sim/C38.v,1546313273,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C39_1/sim/C39.v,,C38,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C39_1/sim/C39.v,1546315408,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C40/sim/C40.v,,C39,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C3_1/sim/C3.v,1545998096,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C5/sim/C5.v,,C3,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C40/sim/C40.v,1546317571,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C41_1/sim/C41.v,,C40,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C41_1/sim/C41.v,1546317649,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C42_1/sim/C42.v,,C41,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C42_1/sim/C42.v,1546317734,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C43/sim/C43.v,,C42,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C43/sim/C43.v,1546317796,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C44/sim/C44.v,,C43,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C44/sim/C44.v,1546317907,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C45/sim/C45.v,,C44,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C45/sim/C45.v,1546317981,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C46/sim/C46.v,,C45,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C46/sim/C46.v,1546318118,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C47/sim/C47.v,,C46,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C47/sim/C47.v,1546318376,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C48/sim/C48.v,,C47,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C48/sim/C48.v,1546318458,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C49_1/sim/C49.v,,C48,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C49_1/sim/C49.v,1546318536,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C50_1/sim/C50.v,,C49,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C4_1/sim/C4.v,1546337766,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/state_test/sim/state_test.v,,C4,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C5/sim/C5.v,1545998203,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C6_1/sim/C6.v,,C5,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C50_1/sim/C50.v,1546318612,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C51/sim/C51.v,,C50,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C51/sim/C51.v,1546318736,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C52_1/sim/C52.v,,C51,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C52_1/sim/C52.v,1546318854,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C35_1/C35_sim_netlist.v,,C52,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C6_1/sim/C6.v,1545998248,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C7/sim/C7.v,,C6,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C7/sim/C7.v,1545998297,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C8/sim/C8.v,,C7,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C8/sim/C8.v,1545998554,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C9/sim/C9.v,,C8,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C9/sim/C9.v,1545998637,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C10/sim/C10.v,,C9,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/PICTURE/sim/PICTURE.v,1545808088,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/C1/sim/C1.v,,PICTURE,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/Reference_5/sim/Reference.v,1546513843,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/logos/OneDrive/FPGA/RSC-7-60-38-6-3-5-80/bigProgram2018/VGAdemo/Seg7Decode.v,,Reference,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/first/sim/first.v,1546418796,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/second/sim/second.v,,first,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/second/sim/second.v,1546418971,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/Reference_5/sim/Reference.v,,second,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/ip/state_test/sim/state_test.v,1546415100,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/ip/first/sim/first.v,,state_test,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/new/active.v,1546330331,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/new/nextSelect.v,,active,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/new/ip_control.v,1546331007,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/new/active.v,,ip_control,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/new/keyActive.v,1546576573,verilog,,C:/Users/logos/project_1/project_1.srcs/sim_1/new/findpixel.v,,keyActive,,,,,,,,
C:/Users/logos/project_1/project_1.srcs/sources_1/new/nextSelect.v,1546416662,verilog,,C:/Users/logos/project_1/project_1.srcs/sources_1/imports/PUKECCC/FindPixel.v,,nextSelect,,,,,,,,
