read_verilog -DDYN_CLK_ASSIGN top.v
synth_ice40 -json test5.json
