
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004032                       # Number of seconds simulated (Second)
simTicks                                   4031609500                       # Number of ticks simulated (Tick)
finalTick                                580014825000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     25.46                       # Real time elapsed on the host (Second)
hostTickRate                                158362045                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1232456                       # Number of bytes of host memory used (Byte)
simInsts                                    181418708                       # Number of instructions simulated (Count)
simOps                                      212086506                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7126124                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8330753                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         8137951                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.620658                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.617033                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             5021388                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               5793917                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.620658                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.617033                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          5149582                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          415408                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         366110                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts              566                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          211      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      4843277     83.59%     83.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       168718      2.91%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          161      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            6      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu           12      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            8      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            6      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     86.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       415408      7.17%     93.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       366110      6.32%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      5793917                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       948080                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       803420                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       144631                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       706163                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       241888                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       144417                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       143707                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       288124                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 2290343.597284                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 5847607.402716                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.718560                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.281440                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        781518                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      5149582                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      7193436                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      3991120                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           781518                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       695910                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         3105                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses          566                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numVecRegReads          456                       # Number of times the vector registers were read (Count)
system.cpu0.executeStats0.numVecRegWrites          166                       # Number of times the vector registers were written (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              5021388                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                5793917                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.617033                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            948080                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.116501                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                     21                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                        10                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                   326522                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                    349                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                  366058                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                    50                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                       378                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.dtb.flushedEntries                135                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses               326871                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses              366108                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                       692580                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                        399                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                   692979                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                  290                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor          290                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples          290                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0          290    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total          290                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB          258     88.97%     88.97% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB           32     11.03%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total          290                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data          290                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total          290                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data          290                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total          290                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total          580                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                  5020726                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                    662                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                       662                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.itb.flushedEntries                126                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses              5021388                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                      5020726                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                        662                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                  5021388                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                  454                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor          454                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples          454                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0          454    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total          454                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB          448     98.68%     98.68% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB            6      1.32%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total          454                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst          454                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total          454                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst          454                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total          454                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total          908                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits             686                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                643                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses               19                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                297                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses               52                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits                42                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses               8                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                 774                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.l2_shared.flushedEntries          595                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses            349                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses            50                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses            662                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                    982                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                   79                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses               1061                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             36                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           19                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 62948632.473684                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 50868682.739385                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       806380                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           19                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2896953983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   1196024017                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                         8137943                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              1.696627                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.589405                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             4796541                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               5521310                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 1.696627                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.589405                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          4893295                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          366046                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         321163                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      4665624     84.50%     84.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult       168423      3.05%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           53      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     87.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       366046      6.63%     94.18% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       321163      5.82%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      5521310                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       901784                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       765912                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       135868                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       677376                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       224404                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       136491                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       135779                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       272270                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 2565471.621470                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 5572471.378530                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.684752                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.315248                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        687209                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      4893295                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      6898400                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      3804339                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           687209                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       678476                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          348                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu1.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              4796541                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                5521310                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.589405                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            901784                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.110812                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      5                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                   277274                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                     77                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                  321151                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     9                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                        81                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses               277351                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses              321160                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                       598425                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                         86                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                   598511                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                   74                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor           74                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples           74                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0           74    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total           74                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB           64     86.49%     86.49% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB           10     13.51%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total           74                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data           74                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total           74                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data           74                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total           74                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total          148                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                  4796409                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                    132                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                       132                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses              4796541                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                      4796409                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                        132                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                  4796541                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                  113                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor          113                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples          113                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0          113    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total          113                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB          111     98.23%     98.23% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB            2      1.77%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total          113                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst          113                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total          113                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst          113                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total          113                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total          226                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits             171                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits                127                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits                 63                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses               14                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits                 7                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses               2                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                 194                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses             77                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses             9                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses            132                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                    197                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                   21                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                218                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 121120546.181818                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 58691426.628105                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value     24011500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2760651992                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1332326008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         8137959                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            445.354293                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.002245                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts               18273                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                 23257                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               445.354293                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.002245                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts            22645                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts            3956                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts           3534                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu        15756     67.75%     67.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           11      0.05%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     67.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead         3956     17.01%     84.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite         3534     15.20%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total        23257                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl         3822                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl         2565                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1256                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl         1321                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2500                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall         1242                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn         1242                       # Class of control type instructions committed (Count)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         2484                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 8114498.915754                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 23460.084246                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.002883                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.997117                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts          7490                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses        22645                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads        23514                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites        17741                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs             7490                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads         2251                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites          258                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                18273                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                  23257                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.002245                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches              3822                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000470                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                     3953                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      3                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                    3533                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         4                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                 3956                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                3534                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                         7486                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          4                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                     7490                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                    18253                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                     20                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                        20                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                18273                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                        18253                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                         20                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                    18273                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                   10                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.walksLongDescriptor           10                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb_walker.walkWaitTime::samples           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::0           10    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::total           10                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.pageSizes::4KiB           10    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::total           10                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total           20                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.partialHits              11                       # partial translation hits (Count)
system.cpu2.mmu.l2_shared.instHits                 20                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.readHits                  3                       # Read hits (Count)
system.cpu2.mmu.l2_shared.writeHits                 1                       # Write hits (Count)
system.cpu2.mmu.l2_shared.inserts                  11                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.readAccesses              3                       # Read accesses (Count)
system.cpu2.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu2.mmu.l2_shared.instAccesses             20                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                     24                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                 24                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             52                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 151161321.777778                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 33870542.795394                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value     24011500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON     11622312                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   4081355688                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         8137945                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              1.855843                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.538839                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts             4385039                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps               5047708                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 1.855843                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.538839                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts          4474842                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts          336642                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         295509                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      4261713     84.43%     84.43% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult       153801      3.05%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv           42      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     87.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       336642      6.67%     94.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       295509      5.85%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total      5047708                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       823994                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       699686                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       124302                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       618193                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       205795                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       124821                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       124173                       # Class of control type instructions committed (Count)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns       248994                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 3043463.696348                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 5094481.303652                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.626016                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.373984                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        632151                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses      4474842                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads      6303187                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      3479724                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs           632151                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       618621                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          522                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu3.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts              4385039                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                5047708                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.538839                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            823994                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.101253                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      5                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                   255934                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                     87                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                  295490                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                    16                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                        96                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses               256021                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses              295506                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                       551424                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                        103                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                   551527                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                   87                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor           87                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples           87                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0           87    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total           87                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB           72     84.71%     84.71% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::2MiB           13     15.29%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total           85                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data           87                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total           87                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data           85                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total           85                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total          172                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                  4384874                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                    165                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                       165                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses              4385039                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                      4384874                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                        165                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                  4385039                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                  130                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor          130                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples          130                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0          130    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total          130                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB          128     98.46%     98.46% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::2MiB            2      1.54%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total          130                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst          130                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total          130                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst          130                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total          130                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total          260                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.partialHits             198                       # partial translation hits (Count)
system.cpu3.mmu.l2_shared.instHits                160                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.readHits                 72                       # Read hits (Count)
system.cpu3.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu3.mmu.l2_shared.writeHits                12                       # Write hits (Count)
system.cpu3.mmu.l2_shared.writeMisses               4                       # Write misses (Count)
system.cpu3.mmu.l2_shared.inserts                 223                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.readAccesses             87                       # Read accesses (Count)
system.cpu3.mmu.l2_shared.writeAccesses            16                       # Write accesses (Count)
system.cpu3.mmu.l2_shared.instAccesses            165                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                    244                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                   24                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                268                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             24                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 120702090.153846                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 57141751.326621                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value     24011500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   2523850828                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   1569127172                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         8137945                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              1.860152                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.537590                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts             4374881                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps               5035404                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 1.860152                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.537590                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts          4463214                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts          334437                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         293493                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      4253208     84.47%     84.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult       154212      3.06%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv           53      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     87.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       334437      6.64%     94.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       293493      5.83%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total      5035404                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       822197                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       698310                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       123881                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       617187                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       205004                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       124425                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       123777                       # Class of control type instructions committed (Count)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns       248202                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 3055881.731919                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 5082063.268081                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.624490                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.375510                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        627930                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses      4463214                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads      6290016                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      3470975                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs           627930                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads       617763                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites          434                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu4.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts              4374881                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                5035404                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.537590                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            822197                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.101033                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu4.mmu.prefetchFaults                      4                       # Number of MMU faults due to prefetch (Count)
system.cpu4.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu4.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu4.mmu.dtb.readHits                   253729                       # Read hits (Count)
system.cpu4.mmu.dtb.readMisses                     78                       # Read misses (Count)
system.cpu4.mmu.dtb.writeHits                  293476                       # Write hits (Count)
system.cpu4.mmu.dtb.writeMisses                    14                       # Write misses (Count)
system.cpu4.mmu.dtb.inserts                        86                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.dtb.readAccesses               253807                       # Read accesses (Count)
system.cpu4.mmu.dtb.writeAccesses              293490                       # Write accesses (Count)
system.cpu4.mmu.dtb.hits                       547205                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.dtb.misses                         92                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.dtb.accesses                   547297                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.dtb_walker.walks                   80                       # Table walker walks requested (Count)
system.cpu4.mmu.dtb_walker.walksLongDescriptor           80                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.dtb_walker.walkWaitTime::samples           80                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::0           80    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.walkWaitTime::total           80                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.dtb_walker.pageSizes::4KiB           67     85.90%     85.90% # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.pageSizes::2MiB           11     14.10%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.pageSizes::total           78                       # Table walker page sizes translated (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Data           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Requested::total           80                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Data           78                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin_Completed::total           78                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.requestOrigin::total          158                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.instHits                  4374735                       # Inst hits (Count)
system.cpu4.mmu.itb.instMisses                    146                       # Inst misses (Count)
system.cpu4.mmu.itb.inserts                       146                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.itb.instAccesses              4374881                       # Inst accesses (Count)
system.cpu4.mmu.itb.hits                      4374735                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.itb.misses                        146                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.itb.accesses                  4374881                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.itb_walker.walks                  119                       # Table walker walks requested (Count)
system.cpu4.mmu.itb_walker.walksLongDescriptor          119                       # Table walker walks initiated with long descriptors (Count)
system.cpu4.mmu.itb_walker.walkWaitTime::samples          119                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::0          119    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.walkWaitTime::total          119                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu4.mmu.itb_walker.pageSizes::4KiB          117     98.32%     98.32% # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.pageSizes::2MiB            2      1.68%    100.00% # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.pageSizes::total          119                       # Table walker page sizes translated (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::Inst          119                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Requested::total          119                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::Inst          119                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin_Completed::total          119                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.requestOrigin::total          238                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.l2_shared.partialHits             182                       # partial translation hits (Count)
system.cpu4.mmu.l2_shared.instHits                141                       # Inst hits (Count)
system.cpu4.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu4.mmu.l2_shared.readHits                 65                       # Read hits (Count)
system.cpu4.mmu.l2_shared.readMisses               13                       # Read misses (Count)
system.cpu4.mmu.l2_shared.writeHits                11                       # Write hits (Count)
system.cpu4.mmu.l2_shared.writeMisses               3                       # Write misses (Count)
system.cpu4.mmu.l2_shared.inserts                 204                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.l2_shared.readAccesses             78                       # Read accesses (Count)
system.cpu4.mmu.l2_shared.writeAccesses            14                       # Write accesses (Count)
system.cpu4.mmu.l2_shared.instAccesses            146                       # Inst accesses (Count)
system.cpu4.mmu.l2_shared.hits                    217                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.l2_shared.misses                   21                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.l2_shared.accesses                238                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu4.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu4.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu4.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu4.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu4.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu4.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu4.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu4.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu4.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu4.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu4.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu4.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu4.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu4.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu4.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu4.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             24                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 121175321.230769                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 56000596.725808                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     24011500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   2517698824                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   1575279176                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         8137944                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              1.689493                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.591894                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts             4816797                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps               5544902                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 1.689493                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.591894                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          4915209                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts          370119                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         324415                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts               96                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      4681609     84.43%     84.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult       168702      3.04%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv           56      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     87.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       370119      6.67%     94.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       324415      5.85%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total      5544902                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       906089                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       769462                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       136620                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       680129                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       225953                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       137169                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       136457                       # Class of control type instructions committed (Count)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns       273626                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 2541661.292371                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 5596282.707629                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.687678                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.312322                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        694534                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses      4915209                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads      6924136                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      3820937                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs           694534                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads       680336                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses           96                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numVecRegReads           64                       # Number of times the vector registers were read (Count)
system.cpu5.executeStats0.numVecRegWrites           32                       # Number of times the vector registers were written (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts              4816797                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                5544902                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.591894                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            906089                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.111341                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu5.mmu.prefetchFaults                      5                       # Number of MMU faults due to prefetch (Count)
system.cpu5.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu5.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu5.mmu.dtb.readHits                   281352                       # Read hits (Count)
system.cpu5.mmu.dtb.readMisses                     85                       # Read misses (Count)
system.cpu5.mmu.dtb.writeHits                  324397                       # Write hits (Count)
system.cpu5.mmu.dtb.writeMisses                    15                       # Write misses (Count)
system.cpu5.mmu.dtb.inserts                        92                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.dtb.readAccesses               281437                       # Read accesses (Count)
system.cpu5.mmu.dtb.writeAccesses              324412                       # Write accesses (Count)
system.cpu5.mmu.dtb.hits                       605749                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.dtb.misses                        100                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.dtb.accesses                   605849                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.dtb_walker.walks                   86                       # Table walker walks requested (Count)
system.cpu5.mmu.dtb_walker.walksLongDescriptor           86                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.dtb_walker.walkWaitTime::samples           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::0           86    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.walkWaitTime::total           86                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.dtb_walker.pageSizes::4KiB           71     85.54%     85.54% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::2MiB           12     14.46%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.pageSizes::total           83                       # Table walker page sizes translated (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Data           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Requested::total           86                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Data           83                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin_Completed::total           83                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.requestOrigin::total          169                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.instHits                  4816650                       # Inst hits (Count)
system.cpu5.mmu.itb.instMisses                    147                       # Inst misses (Count)
system.cpu5.mmu.itb.inserts                       147                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.itb.instAccesses              4816797                       # Inst accesses (Count)
system.cpu5.mmu.itb.hits                      4816650                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.itb.misses                        147                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.itb.accesses                  4816797                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.itb_walker.walks                  120                       # Table walker walks requested (Count)
system.cpu5.mmu.itb_walker.walksLongDescriptor          120                       # Table walker walks initiated with long descriptors (Count)
system.cpu5.mmu.itb_walker.walkWaitTime::samples          120                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::0          120    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.walkWaitTime::total          120                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu5.mmu.itb_walker.pageSizes::4KiB          118     98.33%     98.33% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::2MiB            2      1.67%    100.00% # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.pageSizes::total          120                       # Table walker page sizes translated (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::Inst          120                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Requested::total          120                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::Inst          120                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin_Completed::total          120                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.requestOrigin::total          240                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.l2_shared.partialHits             188                       # partial translation hits (Count)
system.cpu5.mmu.l2_shared.instHits                142                       # Inst hits (Count)
system.cpu5.mmu.l2_shared.instMisses                5                       # Inst misses (Count)
system.cpu5.mmu.l2_shared.readHits                 70                       # Read hits (Count)
system.cpu5.mmu.l2_shared.readMisses               15                       # Read misses (Count)
system.cpu5.mmu.l2_shared.writeHits                12                       # Write hits (Count)
system.cpu5.mmu.l2_shared.writeMisses               3                       # Write misses (Count)
system.cpu5.mmu.l2_shared.inserts                 211                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.l2_shared.readAccesses             85                       # Read accesses (Count)
system.cpu5.mmu.l2_shared.writeAccesses            15                       # Write accesses (Count)
system.cpu5.mmu.l2_shared.instAccesses            147                       # Inst accesses (Count)
system.cpu5.mmu.l2_shared.hits                    224                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.l2_shared.misses                   23                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.l2_shared.accesses                247                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu5.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu5.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu5.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu5.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu5.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu5.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu5.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu5.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu5.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu5.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu5.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu5.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu5.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu5.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu5.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu5.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             22                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean    110044167                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 68997097.704672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value       127500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   2772447996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   1320530004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         8015207                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              1.137500                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.879121                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts             7046334                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps               7343836                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 1.137500                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.879121                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts          6136945                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         2486932                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        1358035                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts             1107                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          110      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      3497014     47.62%     47.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult         1498      0.02%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          231      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            3      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            6      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            4      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            3      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     47.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      2486932     33.86%     81.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      1358035     18.49%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total      7343836                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      1403097                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      1339530                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl        63465                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      1280637                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       122358                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall        56340                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn        60414                       # Class of control type instructions committed (Count)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       116754                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 715091.969729                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 7300115.030271                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.910783                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.089217                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       3844967                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses      6136945                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads      7517665                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      3466618                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          3844967                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      3409015                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites        27973                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses         1107                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numVecRegReads         1068                       # Number of times the vector registers were read (Count)
system.cpu6.executeStats0.numVecRegWrites           83                       # Number of times the vector registers were written (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts              7046334                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                7343836                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.879121                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           1403097                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.175054                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu6.mmu.prefetchFaults                     18                       # Number of MMU faults due to prefetch (Count)
system.cpu6.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu6.mmu.permsFaults                         4                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu6.mmu.dtb.readHits                  2487397                       # Read hits (Count)
system.cpu6.mmu.dtb.readMisses                    626                       # Read misses (Count)
system.cpu6.mmu.dtb.writeHits                 1357880                       # Write hits (Count)
system.cpu6.mmu.dtb.writeMisses                   149                       # Write misses (Count)
system.cpu6.mmu.dtb.inserts                       707                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.dtb.flushedEntries                 34                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.dtb.readAccesses              2488023                       # Read accesses (Count)
system.cpu6.mmu.dtb.writeAccesses             1358029                       # Write accesses (Count)
system.cpu6.mmu.dtb.hits                      3845277                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.dtb.misses                        775                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.dtb.accesses                  3846052                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.dtb_walker.walks                  367                       # Table walker walks requested (Count)
system.cpu6.mmu.dtb_walker.walksLongDescriptor          367                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.dtb_walker.walkWaitTime::samples          367                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::0          367    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.walkWaitTime::total          367                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.dtb_walker.pageSizes::4KiB          275     86.75%     86.75% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::2MiB           42     13.25%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.pageSizes::total          317                       # Table walker page sizes translated (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Data          367                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Requested::total          367                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Data          317                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin_Completed::total          317                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.requestOrigin::total          684                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.instHits                  7044332                       # Inst hits (Count)
system.cpu6.mmu.itb.instMisses                   2028                       # Inst misses (Count)
system.cpu6.mmu.itb.inserts                      2012                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.itb.instAccesses              7046360                       # Inst accesses (Count)
system.cpu6.mmu.itb.hits                      7044332                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.itb.misses                       2028                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.itb.accesses                  7046360                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.itb_walker.walks                  547                       # Table walker walks requested (Count)
system.cpu6.mmu.itb_walker.walksLongDescriptor          547                       # Table walker walks initiated with long descriptors (Count)
system.cpu6.mmu.itb_walker.walkWaitTime::samples          547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::0          547    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.walkWaitTime::total          547                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu6.mmu.itb_walker.pageSizes::4KiB          525     98.87%     98.87% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::2MiB            6      1.13%    100.00% # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.pageSizes::total          531                       # Table walker page sizes translated (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::Inst          547                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Requested::total          547                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::Inst          531                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin_Completed::total          531                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.requestOrigin::total         1078                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.l2_shared.partialHits             845                       # partial translation hits (Count)
system.cpu6.mmu.l2_shared.instHits               2011                       # Inst hits (Count)
system.cpu6.mmu.l2_shared.instMisses               17                       # Inst misses (Count)
system.cpu6.mmu.l2_shared.readHits                573                       # Read hits (Count)
system.cpu6.mmu.l2_shared.readMisses               53                       # Read misses (Count)
system.cpu6.mmu.l2_shared.writeHits               132                       # Write hits (Count)
system.cpu6.mmu.l2_shared.writeMisses              17                       # Write misses (Count)
system.cpu6.mmu.l2_shared.inserts                 880                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.l2_shared.flushedEntries          119                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.l2_shared.readAccesses            626                       # Read accesses (Count)
system.cpu6.mmu.l2_shared.writeAccesses           149                       # Write accesses (Count)
system.cpu6.mmu.l2_shared.instAccesses           2028                       # Inst accesses (Count)
system.cpu6.mmu.l2_shared.hits                   2716                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.l2_shared.misses                   87                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.l2_shared.accesses               2803                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu6.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu6.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu6.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu6.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu6.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu6.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu6.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu6.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu6.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu6.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu6.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu6.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu6.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu6.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu6.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu6.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             23                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 29973977.083333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 50305609.271258                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::underflows            1      8.33%      8.33% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           11     91.67%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    162416156                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   3913130275                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED    359687725                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         8185965                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              1.567260                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.638056                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts             5223105                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps               6018270                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 1.567260                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.638056                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts          5354590                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts          457309                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         388870                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts              359                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass           97      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      5002363     83.12%     83.12% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult       169517      2.82%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv           60      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd           14      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu           14      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp           12      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc           14      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     85.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       457309      7.60%     93.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       388870      6.46%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total      6018270                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       990497                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       840745                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       149682                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       736555                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       253872                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       149210                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       148491                       # Class of control type instructions committed (Count)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns       297701                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 2076064.143841                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 6109900.856159                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.746387                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.253613                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        846179                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses      5354590                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads      7430499                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      4139254                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs           846179                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads       700269                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites         7665                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses          359                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numVecRegReads          289                       # Number of times the vector registers were read (Count)
system.cpu7.executeStats0.numVecRegWrites          156                       # Number of times the vector registers were written (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts              5223105                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                6018270                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.638056                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            990497                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.120999                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu7.mmu.prefetchFaults                     17                       # Number of MMU faults due to prefetch (Count)
system.cpu7.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu7.mmu.permsFaults                         5                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu7.mmu.dtb.readHits                   368868                       # Read hits (Count)
system.cpu7.mmu.dtb.readMisses                    247                       # Read misses (Count)
system.cpu7.mmu.dtb.writeHits                  388830                       # Write hits (Count)
system.cpu7.mmu.dtb.writeMisses                    59                       # Write misses (Count)
system.cpu7.mmu.dtb.inserts                       260                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.dtb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.dtb.flushedEntries                  5                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.dtb.readAccesses               369115                       # Read accesses (Count)
system.cpu7.mmu.dtb.writeAccesses              388889                       # Write accesses (Count)
system.cpu7.mmu.dtb.hits                       757698                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.dtb.misses                        306                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.dtb.accesses                   758004                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.dtb_walker.walks                  272                       # Table walker walks requested (Count)
system.cpu7.mmu.dtb_walker.walksLongDescriptor          272                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.dtb_walker.walkWaitTime::samples          272                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::0          272    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.walkWaitTime::total          272                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.dtb_walker.pageSizes::4KiB          208     85.60%     85.60% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::2MiB           35     14.40%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.pageSizes::total          243                       # Table walker page sizes translated (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Data          272                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Requested::total          272                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Data          243                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin_Completed::total          243                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.requestOrigin::total          515                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.instHits                  5222496                       # Inst hits (Count)
system.cpu7.mmu.itb.instMisses                    633                       # Inst misses (Count)
system.cpu7.mmu.itb.inserts                       613                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.itb.flushTlb                      132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.itb.instAccesses              5223129                       # Inst accesses (Count)
system.cpu7.mmu.itb.hits                      5222496                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.itb.misses                        633                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.itb.accesses                  5223129                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.itb_walker.walks                  437                       # Table walker walks requested (Count)
system.cpu7.mmu.itb_walker.walksLongDescriptor          437                       # Table walker walks initiated with long descriptors (Count)
system.cpu7.mmu.itb_walker.walkWaitTime::samples          437                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::0          437    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.walkWaitTime::total          437                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu7.mmu.itb_walker.pageSizes::4KiB          413     99.04%     99.04% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::2MiB            4      0.96%    100.00% # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.pageSizes::total          417                       # Table walker page sizes translated (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::Inst          437                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Requested::total          437                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::Inst          417                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin_Completed::total          417                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.requestOrigin::total          854                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.l2_shared.partialHits             647                       # partial translation hits (Count)
system.cpu7.mmu.l2_shared.instHits                617                       # Inst hits (Count)
system.cpu7.mmu.l2_shared.instMisses               16                       # Inst misses (Count)
system.cpu7.mmu.l2_shared.readHits                197                       # Read hits (Count)
system.cpu7.mmu.l2_shared.readMisses               50                       # Read misses (Count)
system.cpu7.mmu.l2_shared.writeHits                46                       # Write hits (Count)
system.cpu7.mmu.l2_shared.writeMisses              13                       # Write misses (Count)
system.cpu7.mmu.l2_shared.inserts                 691                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.l2_shared.flushTlb                132                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.l2_shared.flushedEntries           14                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.l2_shared.readAccesses            247                       # Read accesses (Count)
system.cpu7.mmu.l2_shared.writeAccesses            59                       # Write accesses (Count)
system.cpu7.mmu.l2_shared.instAccesses            633                       # Inst accesses (Count)
system.cpu7.mmu.l2_shared.hits                    860                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.l2_shared.misses                   79                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.l2_shared.accesses                939                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu7.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu7.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu7.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu7.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu7.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu7.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu7.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu7.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu7.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu7.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu7.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu7.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu7.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu7.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu7.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu7.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             17                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 120426178.222222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 57488962.846292                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value     11730500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    162416068                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   3009142396                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   1083835604                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   226                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  226                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 8859                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                8859                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          364                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          576                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iobridge.cpu_side_port        17594                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total        17594                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    18170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          424                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio          203                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          627                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iobridge.cpu_side_port       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    562011                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker         2848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker         3888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst     20085552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2484879                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker          736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker          968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst     19186164                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      2039067                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb_walker            8                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb_walker           80                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        73092                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data        37333                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker          880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb_walker         1104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst     17540156                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      1887759                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.dtb_walker          792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.mmu.itb_walker         1016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst     17499524                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data      1868452                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.dtb_walker          864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.mmu.itb_walker         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst     19267188                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data      2074393                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.dtb_walker         3632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.mmu.itb_walker         4592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst     28185376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     11409967                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.dtb_walker         2776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.mmu.itb_walker         3712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst     20892436                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data      2847334                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide          232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      167407824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst     20085552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst     19186164                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        73092                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst     17540156                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst     17499524                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst     19267188                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst     28185376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst     20892436                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    142729488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data      1726813                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data      1304964                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data        27851                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data      1220411                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu4.data      1205055                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu5.data      1340324                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu6.data      6544966                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu7.data      1901470                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::pci_ide       561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15833006                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker          356                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker          486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst      5021388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       326770                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker           92                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker          121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst      4796541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       277338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb_walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst        18273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         3953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker          110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb_walker          138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst      4385039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       256007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.dtb_walker           99                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.mmu.itb_walker          127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst      4374881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       253794                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.dtb_walker          108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.mmu.itb_walker          128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst      4816797                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       281422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.dtb_walker          454                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.mmu.itb_walker          574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst      7046344                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data      2487858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.dtb_walker          347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.mmu.itb_walker          464                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst      5223109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       369075                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide            29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        39942233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data       366064                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data       321158                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data         3533                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data       295502                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu4.data       293485                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu5.data       324407                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu6.data      1350276                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu7.data       388866                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::pci_ide         8768                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3352059                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker       706418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker       964379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst    4982018224                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     616349128                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker       182557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker       240103                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst    4758934118                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     505769966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb_walker         1984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb_walker        19843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      18129732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data       9260073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker       218275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb_walker       273836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst    4350658465                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data     468239546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.dtb_walker       196448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.mmu.itb_walker       252009                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst    4340580108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data     463450639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.dtb_walker       214306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.mmu.itb_walker       253993                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst    4779031303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     514532223                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.dtb_walker       900881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.mmu.itb_walker      1138999                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst    6991097724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data    2830127025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.dtb_walker       688559                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.mmu.itb_walker       920724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst    5182157647                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data     706252428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           57545                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total       41523819209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst   4982018224                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst   4758934118                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     18129732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst   4350658465                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst   4340580108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst   4779031303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst   6991097724                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst   5182157647                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total   35402607321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data    428318516                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data    323683134                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data      6908159                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data    302710617                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu4.data    298901717                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu5.data    332453825                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu6.data   1623412684                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu7.data    471640421                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::pci_ide      139188084                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3927217157                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker       706418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker       964379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst   4982018224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1044667645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker       182557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker       240103                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst   4758934118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    829453101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb_walker         1984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb_walker        19843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     18129732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     16168233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker       218275                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb_walker       273836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst   4350658465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data    770950163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.dtb_walker       196448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.mmu.itb_walker       252009                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst   4340580108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data    762352356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.dtb_walker       214306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.mmu.itb_walker       253993                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst   4779031303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    846986049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.dtb_walker       900881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.mmu.itb_walker      1138999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst   6991097724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data   4453539709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.dtb_walker       688559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.mmu.itb_walker       920724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst   5182157647                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data   1177892849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide      139245629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total      45451036366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1548137760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1548137760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   383.999929                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 580014825000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1548137760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1548137760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   383.999929                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 580014825000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             39915213                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            39928808                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             3338618                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            3338618                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                518                       # Transaction distribution (Count)
system.membus.transDist::SoftPFExReq            13170                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             13688                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq          13595                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq           13583                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp          13583                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          7616                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp         7616                       # Transaction distribution (Count)
system.membus.pktCount_system.iobridge.mem_side_port::system.mem_ctrls.port        17594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iobridge.mem_side_port::total        17594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::system.mem_ctrls.port     10042776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache_port::total     10042776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.bridge.cpu_side_port          144                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.realview.gic.pio           84                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::system.mem_ctrls.port      1385668                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache_port::total      1385896                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port          972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.itb_walker.port::total          972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port          712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.mmu.dtb_walker.port::total          712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::system.mem_ctrls.port      9593082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache_port::total      9593082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.bridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::system.mem_ctrls.port      1196992                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache_port::total      1197012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port          242                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.itb_walker.port::total          242                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          184                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.mmu.dtb_walker.port::total          184                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::system.mem_ctrls.port        36546                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache_port::total        36546                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.bridge.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.realview.gic.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::system.mem_ctrls.port        14972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache_port::total        14980                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.itb_walker.port::system.mem_ctrls.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.itb_walker.port::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.dtb_walker.port::system.mem_ctrls.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.mmu.dtb_walker.port::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::system.mem_ctrls.port      8770078                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache_port::total      8770078                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::system.mem_ctrls.port      1103018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache_port::total      1103040                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port          276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.itb_walker.port::total          276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port          220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.mmu.dtb_walker.port::total          220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::system.mem_ctrls.port      8749762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache_port::total      8749762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.realview.gic.pio           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::system.mem_ctrls.port      1094558                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache_port::total      1094582                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port          254                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.itb_walker.port::total          254                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port          198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.mmu.dtb_walker.port::total          198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::system.mem_ctrls.port      9633594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache_port::total      9633594                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.bridge.cpu_side_port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.realview.gic.pio           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::system.mem_ctrls.port      1211658                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache_port::total      1211682                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port          256                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.itb_walker.port::total          256                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.mmu.dtb_walker.port::total          216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::system.mem_ctrls.port     14092688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache_port::total     14092688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.bridge.cpu_side_port          384                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.realview.gic.pio           76                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::system.mem_ctrls.port      7691500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache_port::total      7691960                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         1148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.itb_walker.port::total         1148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port          908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.mmu.dtb_walker.port::total          908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::system.mem_ctrls.port     10446218                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache_port::total     10446218                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.bridge.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.realview.gic.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::system.mem_ctrls.port      1515882                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache_port::total      1515906                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port          928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.itb_walker.port::total          928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port          694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.mmu.dtb_walker.port::total          694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                86604626                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iobridge.mem_side_port::system.mem_ctrls.port       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iobridge.mem_side_port::total       561384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::system.mem_ctrls.port     20085552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache_port::total     20085552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.bridge.cpu_side_port          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.realview.gic.pio          168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::system.mem_ctrls.port      4211692                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache_port::total      4211980                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::system.mem_ctrls.port         3888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.itb_walker.port::total         3888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::system.mem_ctrls.port         2848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.mmu.dtb_walker.port::total         2848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::system.mem_ctrls.port     19186164                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache_port::total     19186164                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::system.mem_ctrls.port      3344031                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache_port::total      3344071                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::system.mem_ctrls.port          968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.itb_walker.port::total          968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::system.mem_ctrls.port          736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.mmu.dtb_walker.port::total          736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::system.mem_ctrls.port        73092                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache_port::total        73092                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.bridge.cpu_side_port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.realview.gic.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::system.mem_ctrls.port        65184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache_port::total        65200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.itb_walker.port::system.mem_ctrls.port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.itb_walker.port::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.dtb_walker.port::system.mem_ctrls.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.mmu.dtb_walker.port::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::system.mem_ctrls.port     17540156                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache_port::total     17540156                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.bridge.cpu_side_port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::system.mem_ctrls.port      3108170                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache_port::total      3108214                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::system.mem_ctrls.port         1104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.itb_walker.port::total         1104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::system.mem_ctrls.port          880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.mmu.dtb_walker.port::total          880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::system.mem_ctrls.port     17499524                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache_port::total     17499524                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.bridge.cpu_side_port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.realview.gic.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::system.mem_ctrls.port      3073507                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache_port::total      3073555                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::system.mem_ctrls.port         1016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.itb_walker.port::total         1016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::system.mem_ctrls.port          792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.mmu.dtb_walker.port::total          792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::system.mem_ctrls.port     19267188                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache_port::total     19267188                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.bridge.cpu_side_port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.realview.gic.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::system.mem_ctrls.port      3414717                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache_port::total      3414765                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::system.mem_ctrls.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.itb_walker.port::total         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::system.mem_ctrls.port          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.mmu.dtb_walker.port::total          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::system.mem_ctrls.port     28185376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache_port::total     28185376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.bridge.cpu_side_port          411                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.realview.gic.pio          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::system.mem_ctrls.port     17954933                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache_port::total     17955496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::system.mem_ctrls.port         4592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.itb_walker.port::total         4592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::system.mem_ctrls.port         3632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.mmu.dtb_walker.port::total         3632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::system.mem_ctrls.port     20892436                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache_port::total     20892436                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.bridge.cpu_side_port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::system.mem_ctrls.port      4748804                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache_port::total      4748852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::system.mem_ctrls.port         3712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.itb_walker.port::total         3712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::system.mem_ctrls.port         2776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.mmu.dtb_walker.port::total         2776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                183241925                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           43302313                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 43302313    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             43302313                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           7616                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages          137                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       561152                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs          137                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 580014825000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      109                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
