#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 25 22:17:33 2023
# Process ID: 3777538
# Current directory: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/design_1_volume_0_0_synth_1
# Command line: vivado -log design_1_volume_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_volume_0_0.tcl
# Log file: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/design_1_volume_0_0_synth_1/design_1_volume_0_0.vds
# Journal file: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/design_1_volume_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_volume_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.ipdefs/Vivado Ip core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_volume_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_volume_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3777748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.484 ; gain = 0.000 ; free physical = 201 ; free virtual = 16267
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_volume_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_volume_0_0/synth/design_1_volume_0_0.vhd:72]
	Parameter N_FACTOR bound to: 6 - type: integer 
	Parameter JOYSTICK_PACKET_SIZE bound to: 10 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'volume' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:5' bound to instance 'U0' of component 'volume' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_volume_0_0/synth/design_1_volume_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'volume' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:35]
	Parameter N_FACTOR bound to: 6 - type: integer 
	Parameter JOYSTICK_PACKET_SIZE bound to: 10 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:111]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:115]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:132]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'volume' (1#1) [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/new/Volume.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_volume_0_0' (2#1) [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_volume_0_0/synth/design_1_volume_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2315.484 ; gain = 0.000 ; free physical = 328 ; free virtual = 15068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.484 ; gain = 0.000 ; free physical = 641 ; free virtual = 15325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.484 ; gain = 0.000 ; free physical = 641 ; free virtual = 15325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.484 ; gain = 0.000 ; free physical = 1012 ; free virtual = 15692
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.402 ; gain = 0.000 ; free physical = 1667 ; free virtual = 16381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.402 ; gain = 0.000 ; free physical = 1668 ; free virtual = 16382
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1715 ; free virtual = 16468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1715 ; free virtual = 16468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1718 ; free virtual = 16470
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sender_reg' in module 'volume'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              001 |                               00
               send_left |                              010 |                               01
              send_right |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sender_reg' using encoding 'one-hot' in module 'volume'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1718 ; free virtual = 16472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 6     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1360 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1386 ; free virtual = 16293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1386 ; free virtual = 16289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1394 ; free virtual = 16298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |     7|
|3     |LUT2   |    51|
|4     |LUT3   |    15|
|5     |LUT4   |   114|
|6     |LUT5   |    87|
|7     |LUT6   |   279|
|8     |FDCE   |    33|
|9     |FDPE   |     1|
|10    |FDRE   |    49|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1419 ; free virtual = 16326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2379.402 ; gain = 0.000 ; free physical = 1470 ; free virtual = 16379
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.402 ; gain = 63.918 ; free physical = 1470 ; free virtual = 16379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.402 ; gain = 0.000 ; free physical = 1575 ; free virtual = 16485
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.402 ; gain = 0.000 ; free physical = 1555 ; free virtual = 16465
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.402 ; gain = 64.031 ; free physical = 1681 ; free virtual = 16591
INFO: [Common 17-1381] The checkpoint '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/design_1_volume_0_0_synth_1/design_1_volume_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/design_1_volume_0_0_synth_1/design_1_volume_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_volume_0_0_utilization_synth.rpt -pb design_1_volume_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 22:18:11 2023...
