{"vcs1":{"timestamp_begin":1731072220.081330251, "rt":2.56, "ut":1.46, "st":0.28}}
{"vcselab":{"timestamp_begin":1731072222.729432194, "rt":1.12, "ut":0.30, "st":0.22}}
{"link":{"timestamp_begin":1731072223.928387150, "rt":0.38, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731072219.385976412}
{"VCS_COMP_START_TIME": 1731072219.385976412}
{"VCS_COMP_END_TIME": 1731072227.853755211}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 335012}}
{"stitch_vcselab": {"peak_mem": 231624}}
