
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002548  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  080026f8  080026f8  000126f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800281c  0800281c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800281c  0800281c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800281c  0800281c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800281c  0800281c  0001281c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002820  08002820  00012820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000dc  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000014c  2000014c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000015b3  00000000  00000000  0002009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004f0  00000000  00000000  0002164d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  00021b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000168  00000000  00000000  00021cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002332  00000000  00000000  00021e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000017b8  00000000  00000000  00024162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a1d2  00000000  00000000  0002591a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0002faec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001164  00000000  00000000  0002fb3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080026e0 	.word	0x080026e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080026e0 	.word	0x080026e0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <GPIO_PeriClockControl>:
 * 
 * @return              none
 * 
 * @note                none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	460b      	mov	r3, r1
 80002aa:	70fb      	strb	r3, [r7, #3]
    // If enabled,
    if (EnorDi == ENABLE) {
 80002ac:	78fb      	ldrb	r3, [r7, #3]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	f040 8095 	bne.w	80003de <GPIO_PeriClockControl+0x13e>
        // Check which GPIO and enable
        switch ((unsigned long int) pGPIOx) {
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	4a8f      	ldr	r2, [pc, #572]	; (80004f4 <GPIO_PeriClockControl+0x254>)
 80002b8:	4293      	cmp	r3, r2
 80002ba:	f000 8089 	beq.w	80003d0 <GPIO_PeriClockControl+0x130>
 80002be:	4a8d      	ldr	r2, [pc, #564]	; (80004f4 <GPIO_PeriClockControl+0x254>)
 80002c0:	4293      	cmp	r3, r2
 80002c2:	f200 8136 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 80002c6:	4a8c      	ldr	r2, [pc, #560]	; (80004f8 <GPIO_PeriClockControl+0x258>)
 80002c8:	4293      	cmp	r3, r2
 80002ca:	d07a      	beq.n	80003c2 <GPIO_PeriClockControl+0x122>
 80002cc:	4a8a      	ldr	r2, [pc, #552]	; (80004f8 <GPIO_PeriClockControl+0x258>)
 80002ce:	4293      	cmp	r3, r2
 80002d0:	f200 812f 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 80002d4:	4a89      	ldr	r2, [pc, #548]	; (80004fc <GPIO_PeriClockControl+0x25c>)
 80002d6:	4293      	cmp	r3, r2
 80002d8:	d06c      	beq.n	80003b4 <GPIO_PeriClockControl+0x114>
 80002da:	4a88      	ldr	r2, [pc, #544]	; (80004fc <GPIO_PeriClockControl+0x25c>)
 80002dc:	4293      	cmp	r3, r2
 80002de:	f200 8128 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 80002e2:	4a87      	ldr	r2, [pc, #540]	; (8000500 <GPIO_PeriClockControl+0x260>)
 80002e4:	4293      	cmp	r3, r2
 80002e6:	d05e      	beq.n	80003a6 <GPIO_PeriClockControl+0x106>
 80002e8:	4a85      	ldr	r2, [pc, #532]	; (8000500 <GPIO_PeriClockControl+0x260>)
 80002ea:	4293      	cmp	r3, r2
 80002ec:	f200 8121 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 80002f0:	4a84      	ldr	r2, [pc, #528]	; (8000504 <GPIO_PeriClockControl+0x264>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d050      	beq.n	8000398 <GPIO_PeriClockControl+0xf8>
 80002f6:	4a83      	ldr	r2, [pc, #524]	; (8000504 <GPIO_PeriClockControl+0x264>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	f200 811a 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 80002fe:	4a82      	ldr	r2, [pc, #520]	; (8000508 <GPIO_PeriClockControl+0x268>)
 8000300:	4293      	cmp	r3, r2
 8000302:	d042      	beq.n	800038a <GPIO_PeriClockControl+0xea>
 8000304:	4a80      	ldr	r2, [pc, #512]	; (8000508 <GPIO_PeriClockControl+0x268>)
 8000306:	4293      	cmp	r3, r2
 8000308:	f200 8113 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 800030c:	4a7f      	ldr	r2, [pc, #508]	; (800050c <GPIO_PeriClockControl+0x26c>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d034      	beq.n	800037c <GPIO_PeriClockControl+0xdc>
 8000312:	4a7e      	ldr	r2, [pc, #504]	; (800050c <GPIO_PeriClockControl+0x26c>)
 8000314:	4293      	cmp	r3, r2
 8000316:	f200 810c 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 800031a:	4a7d      	ldr	r2, [pc, #500]	; (8000510 <GPIO_PeriClockControl+0x270>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d026      	beq.n	800036e <GPIO_PeriClockControl+0xce>
 8000320:	4a7b      	ldr	r2, [pc, #492]	; (8000510 <GPIO_PeriClockControl+0x270>)
 8000322:	4293      	cmp	r3, r2
 8000324:	f200 8105 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 8000328:	4a7a      	ldr	r2, [pc, #488]	; (8000514 <GPIO_PeriClockControl+0x274>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d018      	beq.n	8000360 <GPIO_PeriClockControl+0xc0>
 800032e:	4a79      	ldr	r2, [pc, #484]	; (8000514 <GPIO_PeriClockControl+0x274>)
 8000330:	4293      	cmp	r3, r2
 8000332:	f200 80fe 	bhi.w	8000532 <GPIO_PeriClockControl+0x292>
 8000336:	4a78      	ldr	r2, [pc, #480]	; (8000518 <GPIO_PeriClockControl+0x278>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d003      	beq.n	8000344 <GPIO_PeriClockControl+0xa4>
 800033c:	4a77      	ldr	r2, [pc, #476]	; (800051c <GPIO_PeriClockControl+0x27c>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d007      	beq.n	8000352 <GPIO_PeriClockControl+0xb2>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_EN() ;       break ;
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_EN() ;       break ;
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_EN() ;       break ;
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_EN() ;       break ;
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_EN() ;       break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000342:	e0f6      	b.n	8000532 <GPIO_PeriClockControl+0x292>
                case GPIOA_BASE_ADDR:       GPIOA_PCLK_EN() ;       break ;
 8000344:	4b76      	ldr	r3, [pc, #472]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000348:	4a75      	ldr	r2, [pc, #468]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800034a:	f043 0301 	orr.w	r3, r3, #1
 800034e:	6313      	str	r3, [r2, #48]	; 0x30
 8000350:	e0f2      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOB_BASE_ADDR:       GPIOB_PCLK_EN() ;       break ;
 8000352:	4b73      	ldr	r3, [pc, #460]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000356:	4a72      	ldr	r2, [pc, #456]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000358:	f043 0302 	orr.w	r3, r3, #2
 800035c:	6313      	str	r3, [r2, #48]	; 0x30
 800035e:	e0eb      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOC_BASE_ADDR:       GPIOC_PCLK_EN() ;       break ;
 8000360:	4b6f      	ldr	r3, [pc, #444]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000364:	4a6e      	ldr	r2, [pc, #440]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000366:	f043 0304 	orr.w	r3, r3, #4
 800036a:	6313      	str	r3, [r2, #48]	; 0x30
 800036c:	e0e4      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOD_BASE_ADDR:       GPIOD_PCLK_EN() ;       break ;
 800036e:	4b6c      	ldr	r3, [pc, #432]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000372:	4a6b      	ldr	r2, [pc, #428]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000374:	f043 0308 	orr.w	r3, r3, #8
 8000378:	6313      	str	r3, [r2, #48]	; 0x30
 800037a:	e0dd      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOE_BASE_ADDR:       GPIOE_PCLK_EN() ;       break ;
 800037c:	4b68      	ldr	r3, [pc, #416]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800037e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000380:	4a67      	ldr	r2, [pc, #412]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000382:	f043 0310 	orr.w	r3, r3, #16
 8000386:	6313      	str	r3, [r2, #48]	; 0x30
 8000388:	e0d6      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOF_BASE_ADDR:       GPIOF_PCLK_EN() ;       break ;
 800038a:	4b65      	ldr	r3, [pc, #404]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800038c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800038e:	4a64      	ldr	r2, [pc, #400]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000390:	f043 0320 	orr.w	r3, r3, #32
 8000394:	6313      	str	r3, [r2, #48]	; 0x30
 8000396:	e0cf      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_EN() ;       break ;
 8000398:	4b61      	ldr	r3, [pc, #388]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800039a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039c:	4a60      	ldr	r2, [pc, #384]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800039e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a2:	6313      	str	r3, [r2, #48]	; 0x30
 80003a4:	e0c8      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_EN() ;       break ;
 80003a6:	4b5e      	ldr	r3, [pc, #376]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003aa:	4a5d      	ldr	r2, [pc, #372]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b0:	6313      	str	r3, [r2, #48]	; 0x30
 80003b2:	e0c1      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_EN() ;       break ;
 80003b4:	4b5a      	ldr	r3, [pc, #360]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b8:	4a59      	ldr	r2, [pc, #356]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003be:	6313      	str	r3, [r2, #48]	; 0x30
 80003c0:	e0ba      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_EN() ;       break ;
 80003c2:	4b57      	ldr	r3, [pc, #348]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	4a56      	ldr	r2, [pc, #344]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003cc:	6313      	str	r3, [r2, #48]	; 0x30
 80003ce:	e0b3      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_EN() ;       break ;
 80003d0:	4b53      	ldr	r3, [pc, #332]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d4:	4a52      	ldr	r2, [pc, #328]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80003d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003da:	6313      	str	r3, [r2, #48]	; 0x30
 80003dc:	e0ac      	b.n	8000538 <GPIO_PeriClockControl+0x298>
        }
    }
    else {
        // Disable the GPIO otherwise
        switch ((unsigned long int) pGPIOx) {
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	4a44      	ldr	r2, [pc, #272]	; (80004f4 <GPIO_PeriClockControl+0x254>)
 80003e2:	4293      	cmp	r3, r2
 80003e4:	f000 809e 	beq.w	8000524 <GPIO_PeriClockControl+0x284>
 80003e8:	4a42      	ldr	r2, [pc, #264]	; (80004f4 <GPIO_PeriClockControl+0x254>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	f200 80a3 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 80003f0:	4a41      	ldr	r2, [pc, #260]	; (80004f8 <GPIO_PeriClockControl+0x258>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d077      	beq.n	80004e6 <GPIO_PeriClockControl+0x246>
 80003f6:	4a40      	ldr	r2, [pc, #256]	; (80004f8 <GPIO_PeriClockControl+0x258>)
 80003f8:	4293      	cmp	r3, r2
 80003fa:	f200 809c 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 80003fe:	4a3f      	ldr	r2, [pc, #252]	; (80004fc <GPIO_PeriClockControl+0x25c>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d069      	beq.n	80004d8 <GPIO_PeriClockControl+0x238>
 8000404:	4a3d      	ldr	r2, [pc, #244]	; (80004fc <GPIO_PeriClockControl+0x25c>)
 8000406:	4293      	cmp	r3, r2
 8000408:	f200 8095 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 800040c:	4a3c      	ldr	r2, [pc, #240]	; (8000500 <GPIO_PeriClockControl+0x260>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d05b      	beq.n	80004ca <GPIO_PeriClockControl+0x22a>
 8000412:	4a3b      	ldr	r2, [pc, #236]	; (8000500 <GPIO_PeriClockControl+0x260>)
 8000414:	4293      	cmp	r3, r2
 8000416:	f200 808e 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 800041a:	4a3a      	ldr	r2, [pc, #232]	; (8000504 <GPIO_PeriClockControl+0x264>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d04d      	beq.n	80004bc <GPIO_PeriClockControl+0x21c>
 8000420:	4a38      	ldr	r2, [pc, #224]	; (8000504 <GPIO_PeriClockControl+0x264>)
 8000422:	4293      	cmp	r3, r2
 8000424:	f200 8087 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 8000428:	4a37      	ldr	r2, [pc, #220]	; (8000508 <GPIO_PeriClockControl+0x268>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d03f      	beq.n	80004ae <GPIO_PeriClockControl+0x20e>
 800042e:	4a36      	ldr	r2, [pc, #216]	; (8000508 <GPIO_PeriClockControl+0x268>)
 8000430:	4293      	cmp	r3, r2
 8000432:	f200 8080 	bhi.w	8000536 <GPIO_PeriClockControl+0x296>
 8000436:	4a35      	ldr	r2, [pc, #212]	; (800050c <GPIO_PeriClockControl+0x26c>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d031      	beq.n	80004a0 <GPIO_PeriClockControl+0x200>
 800043c:	4a33      	ldr	r2, [pc, #204]	; (800050c <GPIO_PeriClockControl+0x26c>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d879      	bhi.n	8000536 <GPIO_PeriClockControl+0x296>
 8000442:	4a33      	ldr	r2, [pc, #204]	; (8000510 <GPIO_PeriClockControl+0x270>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d024      	beq.n	8000492 <GPIO_PeriClockControl+0x1f2>
 8000448:	4a31      	ldr	r2, [pc, #196]	; (8000510 <GPIO_PeriClockControl+0x270>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d873      	bhi.n	8000536 <GPIO_PeriClockControl+0x296>
 800044e:	4a31      	ldr	r2, [pc, #196]	; (8000514 <GPIO_PeriClockControl+0x274>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d017      	beq.n	8000484 <GPIO_PeriClockControl+0x1e4>
 8000454:	4a2f      	ldr	r2, [pc, #188]	; (8000514 <GPIO_PeriClockControl+0x274>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d86d      	bhi.n	8000536 <GPIO_PeriClockControl+0x296>
 800045a:	4a2f      	ldr	r2, [pc, #188]	; (8000518 <GPIO_PeriClockControl+0x278>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d003      	beq.n	8000468 <GPIO_PeriClockControl+0x1c8>
 8000460:	4a2e      	ldr	r2, [pc, #184]	; (800051c <GPIO_PeriClockControl+0x27c>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d007      	beq.n	8000476 <GPIO_PeriClockControl+0x1d6>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_DI() ;       break ;
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_DI() ;       break ;
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_DI() ;       break ;
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_DI() ;       break ;
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_DI() ;       break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000466:	e066      	b.n	8000536 <GPIO_PeriClockControl+0x296>
                case GPIOA_BASE_ADDR:       GPIOA_PCLK_DI() ;       break ;
 8000468:	4b2d      	ldr	r3, [pc, #180]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800046c:	4a2c      	ldr	r2, [pc, #176]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800046e:	f023 0301 	bic.w	r3, r3, #1
 8000472:	6313      	str	r3, [r2, #48]	; 0x30
 8000474:	e060      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOB_BASE_ADDR:       GPIOB_PCLK_DI() ;       break ;
 8000476:	4b2a      	ldr	r3, [pc, #168]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047a:	4a29      	ldr	r2, [pc, #164]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800047c:	f023 0302 	bic.w	r3, r3, #2
 8000480:	6313      	str	r3, [r2, #48]	; 0x30
 8000482:	e059      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOC_BASE_ADDR:       GPIOC_PCLK_DI() ;       break ;
 8000484:	4b26      	ldr	r3, [pc, #152]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000488:	4a25      	ldr	r2, [pc, #148]	; (8000520 <GPIO_PeriClockControl+0x280>)
 800048a:	f023 0304 	bic.w	r3, r3, #4
 800048e:	6313      	str	r3, [r2, #48]	; 0x30
 8000490:	e052      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOD_BASE_ADDR:       GPIOD_PCLK_DI() ;       break ;
 8000492:	4b23      	ldr	r3, [pc, #140]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000496:	4a22      	ldr	r2, [pc, #136]	; (8000520 <GPIO_PeriClockControl+0x280>)
 8000498:	f023 0308 	bic.w	r3, r3, #8
 800049c:	6313      	str	r3, [r2, #48]	; 0x30
 800049e:	e04b      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOE_BASE_ADDR:       GPIOE_PCLK_DI() ;       break ;
 80004a0:	4b1f      	ldr	r3, [pc, #124]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a4:	4a1e      	ldr	r2, [pc, #120]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004a6:	f023 0310 	bic.w	r3, r3, #16
 80004aa:	6313      	str	r3, [r2, #48]	; 0x30
 80004ac:	e044      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOF_BASE_ADDR:       GPIOF_PCLK_DI() ;       break ;
 80004ae:	4b1c      	ldr	r3, [pc, #112]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b2:	4a1b      	ldr	r2, [pc, #108]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004b4:	f023 0320 	bic.w	r3, r3, #32
 80004b8:	6313      	str	r3, [r2, #48]	; 0x30
 80004ba:	e03d      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOG_BASE_ADDR:       GPIOG_PCLK_DI() ;       break ;
 80004bc:	4b18      	ldr	r3, [pc, #96]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c0:	4a17      	ldr	r2, [pc, #92]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004c6:	6313      	str	r3, [r2, #48]	; 0x30
 80004c8:	e036      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOH_BASE_ADDR:       GPIOH_PCLK_DI() ;       break ;
 80004ca:	4b15      	ldr	r3, [pc, #84]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ce:	4a14      	ldr	r2, [pc, #80]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80004d4:	6313      	str	r3, [r2, #48]	; 0x30
 80004d6:	e02f      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOI_BASE_ADDR:       GPIOI_PCLK_DI() ;       break ;
 80004d8:	4b11      	ldr	r3, [pc, #68]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004dc:	4a10      	ldr	r2, [pc, #64]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004e2:	6313      	str	r3, [r2, #48]	; 0x30
 80004e4:	e028      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                case GPIOJ_BASE_ADDR:       GPIOJ_PCLK_DI() ;       break ;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ea:	4a0d      	ldr	r2, [pc, #52]	; (8000520 <GPIO_PeriClockControl+0x280>)
 80004ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80004f0:	6313      	str	r3, [r2, #48]	; 0x30
 80004f2:	e021      	b.n	8000538 <GPIO_PeriClockControl+0x298>
 80004f4:	40022800 	.word	0x40022800
 80004f8:	40022400 	.word	0x40022400
 80004fc:	40022000 	.word	0x40022000
 8000500:	40021c00 	.word	0x40021c00
 8000504:	40021800 	.word	0x40021800
 8000508:	40021400 	.word	0x40021400
 800050c:	40021000 	.word	0x40021000
 8000510:	40020c00 	.word	0x40020c00
 8000514:	40020800 	.word	0x40020800
 8000518:	40020000 	.word	0x40020000
 800051c:	40020400 	.word	0x40020400
 8000520:	40023800 	.word	0x40023800
                case GPIOK_BASE_ADDR:       GPIOK_PCLK_DI() ;       break ;
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <GPIO_PeriClockControl+0x2a0>)
 8000526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000528:	4a05      	ldr	r2, [pc, #20]	; (8000540 <GPIO_PeriClockControl+0x2a0>)
 800052a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800052e:	6313      	str	r3, [r2, #48]	; 0x30
 8000530:	e002      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000532:	bf00      	nop
 8000534:	e000      	b.n	8000538 <GPIO_PeriClockControl+0x298>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000536:	bf00      	nop
        }
    }
}
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr
 8000540:	40023800 	.word	0x40023800

08000544 <GPIO_Init>:
 *                                          by that amount. This gives us a left shift of 8, landing us
 *                                          on bit 8 of the high reg, which is the lsb of pin 10's four
 *                                          bit fields!
 *                                      
 */
void GPIO_Init(GPIO_Handle_t *pGPIO_Handle) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
    // 0. Enable the GPIO peripheral clock
    GPIO_PeriClockControl(pGPIO_Handle->pGPIOx, ENABLE) ;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2101      	movs	r1, #1
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff fea4 	bl	80002a0 <GPIO_PeriClockControl>
    
    // 1. Configure the mode of GPIO pin
    uint32_t temp = 0 ;                                                                                             // Temporary register
 8000558:	2300      	movs	r3, #0
 800055a:	617b      	str	r3, [r7, #20]
    if (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	795b      	ldrb	r3, [r3, #5]
 8000560:	2b03      	cmp	r3, #3
 8000562:	d820      	bhi.n	80005a6 <GPIO_Init+0x62>
        // The non-interrupt mode
        temp = (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	795b      	ldrb	r3, [r3, #5]
 8000568:	461a      	mov	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	791b      	ldrb	r3, [r3, #4]
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	fa02 f303 	lsl.w	r3, r2, r3
 8000574:	617b      	str	r3, [r7, #20]
        pGPIO_Handle->pGPIOx->MODER &= ~(0x3 << 2 * (pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                // Clear 2 bit fields
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	791b      	ldrb	r3, [r3, #4]
 8000580:	005b      	lsls	r3, r3, #1
 8000582:	2103      	movs	r1, #3
 8000584:	fa01 f303 	lsl.w	r3, r1, r3
 8000588:	43db      	mvns	r3, r3
 800058a:	4619      	mov	r1, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	400a      	ands	r2, r1
 8000592:	601a      	str	r2, [r3, #0]
        pGPIO_Handle->pGPIOx->MODER |= temp ;                                                                       // Set
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	6819      	ldr	r1, [r3, #0]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	697a      	ldr	r2, [r7, #20]
 80005a0:	430a      	orrs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
 80005a4:	e0f1      	b.n	800078a <GPIO_Init+0x246>
    }
    else {
        // Interrupt mode
        uint8_t bitFieldOffset = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber ;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	74fb      	strb	r3, [r7, #19]
        switch (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	795b      	ldrb	r3, [r3, #5]
 80005b0:	2b06      	cmp	r3, #6
 80005b2:	d033      	beq.n	800061c <GPIO_Init+0xd8>
 80005b4:	2b06      	cmp	r3, #6
 80005b6:	f300 8184 	bgt.w	80008c2 <GPIO_Init+0x37e>
 80005ba:	2b04      	cmp	r3, #4
 80005bc:	d002      	beq.n	80005c4 <GPIO_Init+0x80>
 80005be:	2b05      	cmp	r3, #5
 80005c0:	d016      	beq.n	80005f0 <GPIO_Init+0xac>
                // 1. Configure the FTSR and RTSR
                EXTI->FTSR |= (1 << bitFieldOffset) ;
                EXTI->RTSR |= (1 << bitFieldOffset) ;
                break ;
            default:
                return ;
 80005c2:	e17e      	b.n	80008c2 <GPIO_Init+0x37e>
                EXTI->FTSR |= (1 << bitFieldOffset) ;
 80005c4:	4b4a      	ldr	r3, [pc, #296]	; (80006f0 <GPIO_Init+0x1ac>)
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	7cfa      	ldrb	r2, [r7, #19]
 80005ca:	2101      	movs	r1, #1
 80005cc:	fa01 f202 	lsl.w	r2, r1, r2
 80005d0:	4611      	mov	r1, r2
 80005d2:	4a47      	ldr	r2, [pc, #284]	; (80006f0 <GPIO_Init+0x1ac>)
 80005d4:	430b      	orrs	r3, r1
 80005d6:	60d3      	str	r3, [r2, #12]
                EXTI->RTSR &= ~(1 << bitFieldOffset) ;
 80005d8:	4b45      	ldr	r3, [pc, #276]	; (80006f0 <GPIO_Init+0x1ac>)
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	7cfa      	ldrb	r2, [r7, #19]
 80005de:	2101      	movs	r1, #1
 80005e0:	fa01 f202 	lsl.w	r2, r1, r2
 80005e4:	43d2      	mvns	r2, r2
 80005e6:	4611      	mov	r1, r2
 80005e8:	4a41      	ldr	r2, [pc, #260]	; (80006f0 <GPIO_Init+0x1ac>)
 80005ea:	400b      	ands	r3, r1
 80005ec:	6093      	str	r3, [r2, #8]
                break ;
 80005ee:	e02a      	b.n	8000646 <GPIO_Init+0x102>
                EXTI->RTSR |= (1 << bitFieldOffset) ;
 80005f0:	4b3f      	ldr	r3, [pc, #252]	; (80006f0 <GPIO_Init+0x1ac>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	7cfa      	ldrb	r2, [r7, #19]
 80005f6:	2101      	movs	r1, #1
 80005f8:	fa01 f202 	lsl.w	r2, r1, r2
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a3c      	ldr	r2, [pc, #240]	; (80006f0 <GPIO_Init+0x1ac>)
 8000600:	430b      	orrs	r3, r1
 8000602:	6093      	str	r3, [r2, #8]
                EXTI->FTSR &= ~(1 << bitFieldOffset) ;
 8000604:	4b3a      	ldr	r3, [pc, #232]	; (80006f0 <GPIO_Init+0x1ac>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	7cfa      	ldrb	r2, [r7, #19]
 800060a:	2101      	movs	r1, #1
 800060c:	fa01 f202 	lsl.w	r2, r1, r2
 8000610:	43d2      	mvns	r2, r2
 8000612:	4611      	mov	r1, r2
 8000614:	4a36      	ldr	r2, [pc, #216]	; (80006f0 <GPIO_Init+0x1ac>)
 8000616:	400b      	ands	r3, r1
 8000618:	60d3      	str	r3, [r2, #12]
                break ;
 800061a:	e014      	b.n	8000646 <GPIO_Init+0x102>
                EXTI->FTSR |= (1 << bitFieldOffset) ;
 800061c:	4b34      	ldr	r3, [pc, #208]	; (80006f0 <GPIO_Init+0x1ac>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	7cfa      	ldrb	r2, [r7, #19]
 8000622:	2101      	movs	r1, #1
 8000624:	fa01 f202 	lsl.w	r2, r1, r2
 8000628:	4611      	mov	r1, r2
 800062a:	4a31      	ldr	r2, [pc, #196]	; (80006f0 <GPIO_Init+0x1ac>)
 800062c:	430b      	orrs	r3, r1
 800062e:	60d3      	str	r3, [r2, #12]
                EXTI->RTSR |= (1 << bitFieldOffset) ;
 8000630:	4b2f      	ldr	r3, [pc, #188]	; (80006f0 <GPIO_Init+0x1ac>)
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	7cfa      	ldrb	r2, [r7, #19]
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	4611      	mov	r1, r2
 800063e:	4a2c      	ldr	r2, [pc, #176]	; (80006f0 <GPIO_Init+0x1ac>)
 8000640:	430b      	orrs	r3, r1
 8000642:	6093      	str	r3, [r2, #8]
                break ;
 8000644:	bf00      	nop
        }

        // 2. Configure the GPIO port selection in SYSCFG_EXTICR
        uint8_t temp1 = bitFieldOffset / 4 ;
 8000646:	7cfb      	ldrb	r3, [r7, #19]
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	74bb      	strb	r3, [r7, #18]
        uint8_t temp2 = bitFieldOffset % 4 ;
 800064c:	7cfb      	ldrb	r3, [r7, #19]
 800064e:	f003 0303 	and.w	r3, r3, #3
 8000652:	747b      	strb	r3, [r7, #17]
        uint8_t portCode = GPIO_BASE_ADDR_TO_CODE(pGPIO_Handle->pGPIOx) ;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a26      	ldr	r2, [pc, #152]	; (80006f4 <GPIO_Init+0x1b0>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d060      	beq.n	8000720 <GPIO_Init+0x1dc>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4a25      	ldr	r2, [pc, #148]	; (80006f8 <GPIO_Init+0x1b4>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d040      	beq.n	80006ea <GPIO_Init+0x1a6>
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a23      	ldr	r2, [pc, #140]	; (80006fc <GPIO_Init+0x1b8>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d039      	beq.n	80006e6 <GPIO_Init+0x1a2>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a22      	ldr	r2, [pc, #136]	; (8000700 <GPIO_Init+0x1bc>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d032      	beq.n	80006e2 <GPIO_Init+0x19e>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a20      	ldr	r2, [pc, #128]	; (8000704 <GPIO_Init+0x1c0>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d02b      	beq.n	80006de <GPIO_Init+0x19a>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a1f      	ldr	r2, [pc, #124]	; (8000708 <GPIO_Init+0x1c4>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d024      	beq.n	80006da <GPIO_Init+0x196>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a1d      	ldr	r2, [pc, #116]	; (800070c <GPIO_Init+0x1c8>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d01d      	beq.n	80006d6 <GPIO_Init+0x192>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a1c      	ldr	r2, [pc, #112]	; (8000710 <GPIO_Init+0x1cc>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d016      	beq.n	80006d2 <GPIO_Init+0x18e>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a1a      	ldr	r2, [pc, #104]	; (8000714 <GPIO_Init+0x1d0>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d00f      	beq.n	80006ce <GPIO_Init+0x18a>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a19      	ldr	r2, [pc, #100]	; (8000718 <GPIO_Init+0x1d4>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d008      	beq.n	80006ca <GPIO_Init+0x186>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a17      	ldr	r2, [pc, #92]	; (800071c <GPIO_Init+0x1d8>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d101      	bne.n	80006c6 <GPIO_Init+0x182>
 80006c2:	230a      	movs	r3, #10
 80006c4:	e02d      	b.n	8000722 <GPIO_Init+0x1de>
 80006c6:	2300      	movs	r3, #0
 80006c8:	e02b      	b.n	8000722 <GPIO_Init+0x1de>
 80006ca:	2309      	movs	r3, #9
 80006cc:	e029      	b.n	8000722 <GPIO_Init+0x1de>
 80006ce:	2308      	movs	r3, #8
 80006d0:	e027      	b.n	8000722 <GPIO_Init+0x1de>
 80006d2:	2307      	movs	r3, #7
 80006d4:	e025      	b.n	8000722 <GPIO_Init+0x1de>
 80006d6:	2306      	movs	r3, #6
 80006d8:	e023      	b.n	8000722 <GPIO_Init+0x1de>
 80006da:	2305      	movs	r3, #5
 80006dc:	e021      	b.n	8000722 <GPIO_Init+0x1de>
 80006de:	2304      	movs	r3, #4
 80006e0:	e01f      	b.n	8000722 <GPIO_Init+0x1de>
 80006e2:	2303      	movs	r3, #3
 80006e4:	e01d      	b.n	8000722 <GPIO_Init+0x1de>
 80006e6:	2302      	movs	r3, #2
 80006e8:	e01b      	b.n	8000722 <GPIO_Init+0x1de>
 80006ea:	2301      	movs	r3, #1
 80006ec:	e019      	b.n	8000722 <GPIO_Init+0x1de>
 80006ee:	bf00      	nop
 80006f0:	40013c00 	.word	0x40013c00
 80006f4:	40020000 	.word	0x40020000
 80006f8:	40020400 	.word	0x40020400
 80006fc:	40020800 	.word	0x40020800
 8000700:	40020c00 	.word	0x40020c00
 8000704:	40021000 	.word	0x40021000
 8000708:	40021400 	.word	0x40021400
 800070c:	40021800 	.word	0x40021800
 8000710:	40021c00 	.word	0x40021c00
 8000714:	40022000 	.word	0x40022000
 8000718:	40022400 	.word	0x40022400
 800071c:	40022800 	.word	0x40022800
 8000720:	2300      	movs	r3, #0
 8000722:	743b      	strb	r3, [r7, #16]
        SYSCFG_PCLK_EN() ;                                                                                          // Enable SYSCFG peripheral clock
 8000724:	4b69      	ldr	r3, [pc, #420]	; (80008cc <GPIO_Init+0x388>)
 8000726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000728:	4a68      	ldr	r2, [pc, #416]	; (80008cc <GPIO_Init+0x388>)
 800072a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072e:	6453      	str	r3, [r2, #68]	; 0x44
        SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4)) ;                                                            // Clear 4 bits
 8000730:	4a67      	ldr	r2, [pc, #412]	; (80008d0 <GPIO_Init+0x38c>)
 8000732:	7cbb      	ldrb	r3, [r7, #18]
 8000734:	3302      	adds	r3, #2
 8000736:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800073a:	7c7b      	ldrb	r3, [r7, #17]
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	210f      	movs	r1, #15
 8000740:	fa01 f303 	lsl.w	r3, r1, r3
 8000744:	43db      	mvns	r3, r3
 8000746:	4618      	mov	r0, r3
 8000748:	4961      	ldr	r1, [pc, #388]	; (80008d0 <GPIO_Init+0x38c>)
 800074a:	7cbb      	ldrb	r3, [r7, #18]
 800074c:	4002      	ands	r2, r0
 800074e:	3302      	adds	r3, #2
 8000750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[temp1] |= (portCode << (temp2 * 4)) ;                                                        // Set 4 bits
 8000754:	4a5e      	ldr	r2, [pc, #376]	; (80008d0 <GPIO_Init+0x38c>)
 8000756:	7cbb      	ldrb	r3, [r7, #18]
 8000758:	3302      	adds	r3, #2
 800075a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800075e:	7c39      	ldrb	r1, [r7, #16]
 8000760:	7c7b      	ldrb	r3, [r7, #17]
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	4618      	mov	r0, r3
 800076a:	4959      	ldr	r1, [pc, #356]	; (80008d0 <GPIO_Init+0x38c>)
 800076c:	7cbb      	ldrb	r3, [r7, #18]
 800076e:	4302      	orrs	r2, r0
 8000770:	3302      	adds	r3, #2
 8000772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // 3. Enable the EXTI interrupt delivery using IMR
        EXTI->IMR |= (1 << bitFieldOffset) ;
 8000776:	4b57      	ldr	r3, [pc, #348]	; (80008d4 <GPIO_Init+0x390>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	7cfa      	ldrb	r2, [r7, #19]
 800077c:	2101      	movs	r1, #1
 800077e:	fa01 f202 	lsl.w	r2, r1, r2
 8000782:	4611      	mov	r1, r2
 8000784:	4a53      	ldr	r2, [pc, #332]	; (80008d4 <GPIO_Init+0x390>)
 8000786:	430b      	orrs	r3, r1
 8000788:	6013      	str	r3, [r2, #0]
    }

    // 2. Configure the speed
    temp = 0 ;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	799b      	ldrb	r3, [r3, #6]
 8000792:	461a      	mov	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	791b      	ldrb	r3, [r3, #4]
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                  // Clear
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	689a      	ldr	r2, [r3, #8]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	791b      	ldrb	r3, [r3, #4]
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	2103      	movs	r1, #3
 80007ae:	fa01 f303 	lsl.w	r3, r1, r3
 80007b2:	43db      	mvns	r3, r3
 80007b4:	4619      	mov	r1, r3
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	400a      	ands	r2, r1
 80007bc:	609a      	str	r2, [r3, #8]
    pGPIO_Handle->pGPIOx->OSPEEDR |= temp ;                                                                         // Set
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	6899      	ldr	r1, [r3, #8]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	697a      	ldr	r2, [r7, #20]
 80007ca:	430a      	orrs	r2, r1
 80007cc:	609a      	str	r2, [r3, #8]

    // 3. Configure the PUPD settings
    temp = 0 ;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinPuPdCtrl << (2 * pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	79db      	ldrb	r3, [r3, #7]
 80007d6:	461a      	mov	r2, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	791b      	ldrb	r3, [r3, #4]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->PUPDR &= ~(0x3 << (2 *pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber)) ;                     // Clear
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	68da      	ldr	r2, [r3, #12]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	791b      	ldrb	r3, [r3, #4]
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	2103      	movs	r1, #3
 80007f2:	fa01 f303 	lsl.w	r3, r1, r3
 80007f6:	43db      	mvns	r3, r3
 80007f8:	4619      	mov	r1, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	400a      	ands	r2, r1
 8000800:	60da      	str	r2, [r3, #12]
    pGPIO_Handle->pGPIOx->PUPDR |= temp ;                                                                           // Set
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	68d9      	ldr	r1, [r3, #12]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	430a      	orrs	r2, r1
 8000810:	60da      	str	r2, [r3, #12]

    // 4. Configure the op type
    temp = 0 ;
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
    temp = pGPIO_Handle->GPIO_PinConfig.GPIO_PinOPType << pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber ;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	7a1b      	ldrb	r3, [r3, #8]
 800081a:	461a      	mov	r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	791b      	ldrb	r3, [r3, #4]
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	617b      	str	r3, [r7, #20]
    pGPIO_Handle->pGPIOx->OTYPER &= ~(0x1 << pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber) ;                         // Clear
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	685a      	ldr	r2, [r3, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	791b      	ldrb	r3, [r3, #4]
 8000830:	4619      	mov	r1, r3
 8000832:	2301      	movs	r3, #1
 8000834:	408b      	lsls	r3, r1
 8000836:	43db      	mvns	r3, r3
 8000838:	4619      	mov	r1, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	400a      	ands	r2, r1
 8000840:	605a      	str	r2, [r3, #4]
    pGPIO_Handle->pGPIOx->OTYPER |= temp ;                                                                          // Set
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	6859      	ldr	r1, [r3, #4]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	697a      	ldr	r2, [r7, #20]
 800084e:	430a      	orrs	r2, r1
 8000850:	605a      	str	r2, [r3, #4]

    // 5. Configure the alt functionality
    if (pGPIO_Handle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT_FUN) {
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	795b      	ldrb	r3, [r3, #5]
 8000856:	2b02      	cmp	r3, #2
 8000858:	d134      	bne.n	80008c4 <GPIO_Init+0x380>
        // Configure the alt function registers
        uint32_t temp1 ;
        uint32_t temp2 ;

        temp1 = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber / 8 ;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	08db      	lsrs	r3, r3, #3
 8000860:	b2db      	uxtb	r3, r3
 8000862:	60fb      	str	r3, [r7, #12]
        temp2 = pGPIO_Handle->GPIO_PinConfig.GPIO_PinNumber % 8 ;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	f003 0307 	and.w	r3, r3, #7
 800086c:	60bb      	str	r3, [r7, #8]

        pGPIO_Handle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));                                               // Clear 4 bit fields
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	3208      	adds	r2, #8
 8000876:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	210f      	movs	r1, #15
 8000880:	fa01 f303 	lsl.w	r3, r1, r3
 8000884:	43db      	mvns	r3, r3
 8000886:	4619      	mov	r1, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4011      	ands	r1, r2
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	3208      	adds	r2, #8
 8000892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        pGPIO_Handle->pGPIOx->AFR[temp1] |= (pGPIO_Handle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));       // Set
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	3208      	adds	r2, #8
 800089e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	7a5b      	ldrb	r3, [r3, #9]
 80008a6:	4619      	mov	r1, r3
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	fa01 f303 	lsl.w	r3, r1, r3
 80008b0:	4619      	mov	r1, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4311      	orrs	r1, r2
 80008b8:	68fa      	ldr	r2, [r7, #12]
 80008ba:	3208      	adds	r2, #8
 80008bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80008c0:	e000      	b.n	80008c4 <GPIO_Init+0x380>
                return ;
 80008c2:	bf00      	nop
    }
}
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40013800 	.word	0x40013800
 80008d4:	40013c00 	.word	0x40013c00

080008d8 <GPIO_ReadFromInputPin>:
 * 
 * @note                        To read, the function right-shifts the IDR value over by pinNumber
 *                              amount of times to the lsb. We then mask with 0x1 and typecast
 *                              to get the value in the IDR
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber) {
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	460b      	mov	r3, r1
 80008e2:	70fb      	strb	r3, [r7, #3]
    uint8_t value ;
    value = (uint8_t) ((pGPIOx->IDR >> pinNumber) & 0x00000001 ) ;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	691a      	ldr	r2, [r3, #16]
 80008e8:	78fb      	ldrb	r3, [r7, #3]
 80008ea:	fa22 f303 	lsr.w	r3, r2, r3
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	73fb      	strb	r3, [r7, #15]
    return  value ;
 80008f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
	...

08000904 <SPI_PeriClockControl>:
 * @return              none
 * 
 * @note                none
 * 
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	70fb      	strb	r3, [r7, #3]
    // If enabling,
    if (EnorDi == ENABLE) {
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	2b01      	cmp	r3, #1
 8000914:	d14c      	bne.n	80009b0 <SPI_PeriClockControl+0xac>
        // Select which SPI peripheral and enable
        switch ((unsigned long int) pSPIx) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a4e      	ldr	r2, [pc, #312]	; (8000a54 <SPI_PeriClockControl+0x150>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d041      	beq.n	80009a2 <SPI_PeriClockControl+0x9e>
 800091e:	4a4d      	ldr	r2, [pc, #308]	; (8000a54 <SPI_PeriClockControl+0x150>)
 8000920:	4293      	cmp	r3, r2
 8000922:	f200 808f 	bhi.w	8000a44 <SPI_PeriClockControl+0x140>
 8000926:	4a4c      	ldr	r2, [pc, #304]	; (8000a58 <SPI_PeriClockControl+0x154>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d033      	beq.n	8000994 <SPI_PeriClockControl+0x90>
 800092c:	4a4a      	ldr	r2, [pc, #296]	; (8000a58 <SPI_PeriClockControl+0x154>)
 800092e:	4293      	cmp	r3, r2
 8000930:	f200 8088 	bhi.w	8000a44 <SPI_PeriClockControl+0x140>
 8000934:	4a49      	ldr	r2, [pc, #292]	; (8000a5c <SPI_PeriClockControl+0x158>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d025      	beq.n	8000986 <SPI_PeriClockControl+0x82>
 800093a:	4a48      	ldr	r2, [pc, #288]	; (8000a5c <SPI_PeriClockControl+0x158>)
 800093c:	4293      	cmp	r3, r2
 800093e:	f200 8081 	bhi.w	8000a44 <SPI_PeriClockControl+0x140>
 8000942:	4a47      	ldr	r2, [pc, #284]	; (8000a60 <SPI_PeriClockControl+0x15c>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d009      	beq.n	800095c <SPI_PeriClockControl+0x58>
 8000948:	4a45      	ldr	r2, [pc, #276]	; (8000a60 <SPI_PeriClockControl+0x15c>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d87a      	bhi.n	8000a44 <SPI_PeriClockControl+0x140>
 800094e:	4a45      	ldr	r2, [pc, #276]	; (8000a64 <SPI_PeriClockControl+0x160>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d00a      	beq.n	800096a <SPI_PeriClockControl+0x66>
 8000954:	4a44      	ldr	r2, [pc, #272]	; (8000a68 <SPI_PeriClockControl+0x164>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d00e      	beq.n	8000978 <SPI_PeriClockControl+0x74>
                case SPI2_BASE_ADDR:        SPI2_PCLK_EN() ;        break ;
                case SPI3_BASE_ADDR:        SPI3_PCLK_EN() ;        break ;
                case SPI4_BASE_ADDR:        SPI4_PCLK_EN() ;        break ;
                case SPI5_BASE_ADDR:        SPI5_PCLK_EN() ;        break ;
                case SPI6_BASE_ADDR:        SPI6_PCLK_EN() ;        break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 800095a:	e073      	b.n	8000a44 <SPI_PeriClockControl+0x140>
                case SPI1_BASE_ADDR:        SPI1_PCLK_EN() ;        break ;
 800095c:	4b43      	ldr	r3, [pc, #268]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800095e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000960:	4a42      	ldr	r2, [pc, #264]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000962:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000966:	6453      	str	r3, [r2, #68]	; 0x44
 8000968:	e06f      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI2_BASE_ADDR:        SPI2_PCLK_EN() ;        break ;
 800096a:	4b40      	ldr	r3, [pc, #256]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	4a3f      	ldr	r2, [pc, #252]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
 8000976:	e068      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI3_BASE_ADDR:        SPI3_PCLK_EN() ;        break ;
 8000978:	4b3c      	ldr	r3, [pc, #240]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800097a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097c:	4a3b      	ldr	r2, [pc, #236]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800097e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000982:	6413      	str	r3, [r2, #64]	; 0x40
 8000984:	e061      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI4_BASE_ADDR:        SPI4_PCLK_EN() ;        break ;
 8000986:	4b39      	ldr	r3, [pc, #228]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	4a38      	ldr	r2, [pc, #224]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800098c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	e05a      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI5_BASE_ADDR:        SPI5_PCLK_EN() ;        break ;
 8000994:	4b35      	ldr	r3, [pc, #212]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000998:	4a34      	ldr	r2, [pc, #208]	; (8000a6c <SPI_PeriClockControl+0x168>)
 800099a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800099e:	6453      	str	r3, [r2, #68]	; 0x44
 80009a0:	e053      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI6_BASE_ADDR:        SPI6_PCLK_EN() ;        break ;
 80009a2:	4b32      	ldr	r3, [pc, #200]	; (8000a6c <SPI_PeriClockControl+0x168>)
 80009a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a6:	4a31      	ldr	r2, [pc, #196]	; (8000a6c <SPI_PeriClockControl+0x168>)
 80009a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ac:	6453      	str	r3, [r2, #68]	; 0x44
 80009ae:	e04c      	b.n	8000a4a <SPI_PeriClockControl+0x146>
        }
    }
    else {
        // Disable the corresponding SPI peripheral otherwise
        switch ((unsigned long int) pSPIx) {
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a28      	ldr	r2, [pc, #160]	; (8000a54 <SPI_PeriClockControl+0x150>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d03e      	beq.n	8000a36 <SPI_PeriClockControl+0x132>
 80009b8:	4a26      	ldr	r2, [pc, #152]	; (8000a54 <SPI_PeriClockControl+0x150>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d844      	bhi.n	8000a48 <SPI_PeriClockControl+0x144>
 80009be:	4a26      	ldr	r2, [pc, #152]	; (8000a58 <SPI_PeriClockControl+0x154>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d031      	beq.n	8000a28 <SPI_PeriClockControl+0x124>
 80009c4:	4a24      	ldr	r2, [pc, #144]	; (8000a58 <SPI_PeriClockControl+0x154>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d83e      	bhi.n	8000a48 <SPI_PeriClockControl+0x144>
 80009ca:	4a24      	ldr	r2, [pc, #144]	; (8000a5c <SPI_PeriClockControl+0x158>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d024      	beq.n	8000a1a <SPI_PeriClockControl+0x116>
 80009d0:	4a22      	ldr	r2, [pc, #136]	; (8000a5c <SPI_PeriClockControl+0x158>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d838      	bhi.n	8000a48 <SPI_PeriClockControl+0x144>
 80009d6:	4a22      	ldr	r2, [pc, #136]	; (8000a60 <SPI_PeriClockControl+0x15c>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d009      	beq.n	80009f0 <SPI_PeriClockControl+0xec>
 80009dc:	4a20      	ldr	r2, [pc, #128]	; (8000a60 <SPI_PeriClockControl+0x15c>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d832      	bhi.n	8000a48 <SPI_PeriClockControl+0x144>
 80009e2:	4a20      	ldr	r2, [pc, #128]	; (8000a64 <SPI_PeriClockControl+0x160>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d00a      	beq.n	80009fe <SPI_PeriClockControl+0xfa>
 80009e8:	4a1f      	ldr	r2, [pc, #124]	; (8000a68 <SPI_PeriClockControl+0x164>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d00e      	beq.n	8000a0c <SPI_PeriClockControl+0x108>
                case SPI2_BASE_ADDR:        SPI2_PCLK_DI() ;        break ;
                case SPI3_BASE_ADDR:        SPI3_PCLK_DI() ;        break ;
                case SPI4_BASE_ADDR:        SPI4_PCLK_DI() ;        break ;
                case SPI5_BASE_ADDR:        SPI5_PCLK_DI() ;        break ;
                case SPI6_BASE_ADDR:        SPI6_PCLK_DI() ;        break ;
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 80009ee:	e02b      	b.n	8000a48 <SPI_PeriClockControl+0x144>
                case SPI1_BASE_ADDR:        SPI1_PCLK_DI() ;        break ;
 80009f0:	4b1e      	ldr	r3, [pc, #120]	; (8000a6c <SPI_PeriClockControl+0x168>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f4:	4a1d      	ldr	r2, [pc, #116]	; (8000a6c <SPI_PeriClockControl+0x168>)
 80009f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009fa:	6453      	str	r3, [r2, #68]	; 0x44
 80009fc:	e025      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI2_BASE_ADDR:        SPI2_PCLK_DI() ;        break ;
 80009fe:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	4a1a      	ldr	r2, [pc, #104]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a08:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0a:	e01e      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI3_BASE_ADDR:        SPI3_PCLK_DI() ;        break ;
 8000a0c:	4b17      	ldr	r3, [pc, #92]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	4a16      	ldr	r2, [pc, #88]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a12:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a16:	6413      	str	r3, [r2, #64]	; 0x40
 8000a18:	e017      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI4_BASE_ADDR:        SPI4_PCLK_DI() ;        break ;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1e:	4a13      	ldr	r2, [pc, #76]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a24:	6453      	str	r3, [r2, #68]	; 0x44
 8000a26:	e010      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI5_BASE_ADDR:        SPI5_PCLK_DI() ;        break ;
 8000a28:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2c:	4a0f      	ldr	r2, [pc, #60]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a2e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000a32:	6453      	str	r3, [r2, #68]	; 0x44
 8000a34:	e009      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                case SPI6_BASE_ADDR:        SPI6_PCLK_DI() ;        break ;
 8000a36:	4b0d      	ldr	r3, [pc, #52]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3a:	4a0c      	ldr	r2, [pc, #48]	; (8000a6c <SPI_PeriClockControl+0x168>)
 8000a3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a40:	6453      	str	r3, [r2, #68]	; 0x44
 8000a42:	e002      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000a44:	bf00      	nop
 8000a46:	e000      	b.n	8000a4a <SPI_PeriClockControl+0x146>
                default:                    return ;                break ;         // TODO: return error or cause a user fault
 8000a48:	bf00      	nop
        }
    }

}
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	40015400 	.word	0x40015400
 8000a58:	40015000 	.word	0x40015000
 8000a5c:	40013400 	.word	0x40013400
 8000a60:	40013000 	.word	0x40013000
 8000a64:	40003800 	.word	0x40003800
 8000a68:	40003c00 	.word	0x40003c00
 8000a6c:	40023800 	.word	0x40023800

08000a70 <SPI_Init>:
 * @return                  none
 * 
 * @note                    none
 * 
 */
void SPI_Init(SPI_Handle_t *pSPIHandle) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    // Enable the SPIx peripheral
    SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE) ;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ff40 	bl	8000904 <SPI_PeriClockControl>

    // Configure the SPI_CR1 register
    uint32_t tempReg = 0 ;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]

    // 1. Configure the device mode
    tempReg |=  pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR ;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	791b      	ldrb	r3, [r3, #4]
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	461a      	mov	r2, r3
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	60fb      	str	r3, [r7, #12]

    // 2. Configure the bus mode
    switch (pSPIHandle->SPIConfig.SPI_BusConfig) {
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	795b      	ldrb	r3, [r3, #5]
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	d010      	beq.n	8000ac0 <SPI_Init+0x50>
 8000a9e:	2b04      	cmp	r3, #4
 8000aa0:	dc17      	bgt.n	8000ad2 <SPI_Init+0x62>
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d002      	beq.n	8000aac <SPI_Init+0x3c>
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d005      	beq.n	8000ab6 <SPI_Init+0x46>
 8000aaa:	e012      	b.n	8000ad2 <SPI_Init+0x62>
        case SPI_BUS_CONFIG_FD:
            // BIDI mode should be cleared
            tempReg &= ~(1 << SPI_CR1_BIDIMODE) ;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000ab2:	60fb      	str	r3, [r7, #12]
            break ;
 8000ab4:	e012      	b.n	8000adc <SPI_Init+0x6c>
        case SPI_BUS_CONFIG_HD:
            // BIDI mode should be set
            tempReg |= (1 << SPI_CR1_BIDIMODE) ;
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000abc:	60fb      	str	r3, [r7, #12]
            break ;
 8000abe:	e00d      	b.n	8000adc <SPI_Init+0x6c>
        case SPI_BUS_CONFIG_SIMPLEX_RXONLY:
            // BIDI mode should be cleared and RXONLY bit must be set
            tempReg &= ~(1 << SPI_CR1_BIDIMODE) ;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000ac6:	60fb      	str	r3, [r7, #12]
            tempReg |= (1 << SPI_CR1_RXONLY) ;
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ace:	60fb      	str	r3, [r7, #12]
            break ;
 8000ad0:	e004      	b.n	8000adc <SPI_Init+0x6c>
        default:
            // Set as Full Duplex by default otherwise
            tempReg &= ~(1 << SPI_CR1_BIDIMODE) ;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000ad8:	60fb      	str	r3, [r7, #12]
            break ;
 8000ada:	bf00      	nop
    }

    // 3. configure the SPI serial clock speed (baud rate)
    tempReg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR ;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	799b      	ldrb	r3, [r3, #6]
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	60fb      	str	r3, [r7, #12]

    // 4. Configure the DFF
    tempReg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF ;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	79db      	ldrb	r3, [r3, #7]
 8000aee:	02db      	lsls	r3, r3, #11
 8000af0:	461a      	mov	r2, r3
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]

    // 5. Configure the CPOL
    tempReg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL ;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	7a1b      	ldrb	r3, [r3, #8]
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	461a      	mov	r2, r3
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	60fb      	str	r3, [r7, #12]

    //6. Configure the CPHA
    tempReg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA ;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	7a5b      	ldrb	r3, [r3, #9]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]

    // 7. Configure the SSM
    tempReg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM ;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	7a9b      	ldrb	r3, [r3, #10]
 8000b16:	025b      	lsls	r3, r3, #9
 8000b18:	461a      	mov	r2, r3
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]

    pSPIHandle->pSPIx->CR1 = tempReg ;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	68fa      	ldr	r2, [r7, #12]
 8000b26:	601a      	str	r2, [r3, #0]
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <SPI_SendData>:
 * @return                  none
 * 
 * @note                    the 16-bit DFF has its length decremented twice  since it sends 2 bytes
 * 
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t len) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
    while (len > 0) {
 8000b3c:	e027      	b.n	8000b8e <SPI_SendData+0x5e>
        // 1. Wait for TXE bit to be set -> This will indicate the Tx buffer is empty
        while (SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET) ;
 8000b3e:	bf00      	nop
 8000b40:	2102      	movs	r1, #2
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f000 f898 	bl	8000c78 <SPI_GetFlagStatus>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0f8      	beq.n	8000b40 <SPI_SendData+0x10>

        // Check if the DFF bit is set for 8 or 16-bits
        if (pSPIx->CR1 & (1 << SPI_CR1_DFF)) {
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d00e      	beq.n	8000b78 <SPI_SendData+0x48>
            // 16-bit DFF
        	// 1. Load the data into the DR
            pSPIx->DR = *((uint16_t*) pTxBuffer) ;
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	881b      	ldrh	r3, [r3, #0]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	60da      	str	r2, [r3, #12]
            len-- ;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	607b      	str	r3, [r7, #4]
            len-- ;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	607b      	str	r3, [r7, #4]
            (uint16_t*) pTxBuffer++ ;
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	3301      	adds	r3, #1
 8000b74:	60bb      	str	r3, [r7, #8]
 8000b76:	e00a      	b.n	8000b8e <SPI_SendData+0x5e>
        }
        else {
            // 8-bit DFF
            pSPIx->DR = *pTxBuffer ;
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	60da      	str	r2, [r3, #12]
            len-- ;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
            pTxBuffer++ ;
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
    while (len > 0) {
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1d4      	bne.n	8000b3e <SPI_SendData+0xe>
        }
    }
}
 8000b94:	bf00      	nop
 8000b96:	bf00      	nop
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <SPI_ReceiveData>:
 * @return                  none
 * 
 * @note                    none
 * 
 */
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t len) {
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b084      	sub	sp, #16
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	60f8      	str	r0, [r7, #12]
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
    while (len > 0) {
 8000baa:	e027      	b.n	8000bfc <SPI_ReceiveData+0x5e>
        // 1. Wait for RXNE bit to be set
        while (SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == (uint8_t)FLAG_RESET) ;
 8000bac:	bf00      	nop
 8000bae:	2101      	movs	r1, #1
 8000bb0:	68f8      	ldr	r0, [r7, #12]
 8000bb2:	f000 f861 	bl	8000c78 <SPI_GetFlagStatus>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0f8      	beq.n	8000bae <SPI_ReceiveData+0x10>

        // Check if the DFF bit is set for 8 or 16-bits
        if (pSPIx->CR1 & (1 << SPI_CR1_DFF)) {
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d00e      	beq.n	8000be6 <SPI_ReceiveData+0x48>
            // 16-bit DFF
        	// 1. Load the data from DR to RxBuffer address
            *((uint16_t*)pRxBuffer) = pSPIx->DR ;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	801a      	strh	r2, [r3, #0]
            len-- ;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	607b      	str	r3, [r7, #4]
            len-- ;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	607b      	str	r3, [r7, #4]
            (uint16_t*)pRxBuffer++ ;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	e00a      	b.n	8000bfc <SPI_ReceiveData+0x5e>
        }
        else {
            // 8-bit DFF
        	// 1. Load the data from DR to RxBuffer address
            *(pRxBuffer) = pSPIx->DR ;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	68db      	ldr	r3, [r3, #12]
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	701a      	strb	r2, [r3, #0]
            len-- ;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	607b      	str	r3, [r7, #4]
            pRxBuffer++ ;
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	60bb      	str	r3, [r7, #8]
    while (len > 0) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d1d4      	bne.n	8000bac <SPI_ReceiveData+0xe>
        }
    }

}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <SPI_PeripheralControl>:
 * @return                  none
 * 
 * @note                    none
 * 
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	460b      	mov	r3, r1
 8000c16:	70fb      	strb	r3, [r7, #3]
    if (EnorDi) {
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d006      	beq.n	8000c2c <SPI_PeripheralControl+0x20>
        pSPIx->CR1 |= (1 << SPI_CR1_SPE) ;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	601a      	str	r2, [r3, #0]
    }
    else {
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE) ;
    }
}
 8000c2a:	e005      	b.n	8000c38 <SPI_PeripheralControl+0x2c>
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE) ;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	601a      	str	r2, [r3, #0]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr

08000c42 <SPI_SSOEConfig>:
 * @return                  none
 * 
 * @note                    none
 * 
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
 8000c4a:	460b      	mov	r3, r1
 8000c4c:	70fb      	strb	r3, [r7, #3]
    if (EnorDi == ENABLE) {
 8000c4e:	78fb      	ldrb	r3, [r7, #3]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d106      	bne.n	8000c62 <SPI_SSOEConfig+0x20>
        pSPIx->CR2 |= (1 << SPI_CR2_SSOE) ;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f043 0204 	orr.w	r2, r3, #4
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	605a      	str	r2, [r3, #4]
    }
    else {
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE) ;
    }
}
 8000c60:	e005      	b.n	8000c6e <SPI_SSOEConfig+0x2c>
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE) ;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f023 0204 	bic.w	r2, r3, #4
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	605a      	str	r2, [r3, #4]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <SPI_GetFlagStatus>:
 * 
 * @return uint8_t          0 or 1
 * 
 * @note                    none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName) {
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
    if (pSPIx->SR & FlagName) {
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SPI_GetFlagStatus+0x1a>
        return FLAG_SET ;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e000      	b.n	8000c94 <SPI_GetFlagStatus+0x1c>
    }
    return FLAG_RESET ;
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
	...

08000ca0 <main>:
// SPI commands
void send_CMD_LED_CTRL(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) ;
void send_CMD_SENSOR_READ(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) ;
void send_CMD_LED_READ(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) ;

int main(void) {
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af02      	add	r7, sp, #8
	initialise_monitor_handles();
 8000ca6:	f001 fc99 	bl	80025dc <initialise_monitor_handles>
	printf("Application is running\n") ;
 8000caa:	4820      	ldr	r0, [pc, #128]	; (8000d2c <main+0x8c>)
 8000cac:	f000 fadc 	bl	8001268 <puts>
	 * PC3  --> SPI2_MOSI
	 * PB10 --> SPI2_SCLK
	 * PB9  --> SPI2_NSS
	 * ALT function mode: 5
	 */
	uint8_t dummyWrite = 0xFF ;
 8000cb0:	23ff      	movs	r3, #255	; 0xff
 8000cb2:	71fb      	strb	r3, [r7, #7]
	uint8_t dummyRead  = 0xFF ;
 8000cb4:	23ff      	movs	r3, #255	; 0xff
 8000cb6:	71bb      	strb	r3, [r7, #6]

    // Configure GPIO button
    GPIO_ButtonInit() ;
 8000cb8:	f000 f89a 	bl	8000df0 <GPIO_ButtonInit>

    // Configure GPIO to behave as SPI2 pins
    SPI2_GPIOInits() ;
 8000cbc:	f000 f83c 	bl	8000d38 <SPI2_GPIOInits>

    // Initialize SPI2 peripheral parameters
    SPI2_Inits() ;
 8000cc0:	f000 f872 	bl	8000da8 <SPI2_Inits>
	printf("SPI initialization done\n") ;
 8000cc4:	481a      	ldr	r0, [pc, #104]	; (8000d30 <main+0x90>)
 8000cc6:	f000 facf 	bl	8001268 <puts>
     * Setting SSOE does NSS output enable.
     * The NSS pin is automatically managed by the hardware.
     * I.e., when SPE = 1, NSS will be pulled LOW,
     * and NSS pin will be HIGH when SPE = 0.
     */
    SPI_SSOEConfig(SPI2, ENABLE) ;
 8000cca:	2101      	movs	r1, #1
 8000ccc:	4819      	ldr	r0, [pc, #100]	; (8000d34 <main+0x94>)
 8000cce:	f7ff ffb8 	bl	8000c42 <SPI_SSOEConfig>

    while (1) {
    	wait_for_button_press() ;
 8000cd2:	f000 f8c1 	bl	8000e58 <wait_for_button_press>
        // Enable the SPI2 peripheral
        SPI_PeripheralControl(SPI2, ENABLE) ;
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	4816      	ldr	r0, [pc, #88]	; (8000d34 <main+0x94>)
 8000cda:	f7ff ff97 	bl	8000c0c <SPI_PeripheralControl>

        uint8_t commandCode = COMMAND_LED_CTRL ;
 8000cde:	2350      	movs	r3, #80	; 0x50
 8000ce0:	717b      	strb	r3, [r7, #5]

        /**************************************************************/
        /*          * 1. CMD_LED_CTRL <pin_no_1>  	<value_1>         */
        /**************************************************************/

        send_CMD_LED_CTRL(dummyRead, dummyWrite, &commandCode, &ackByte, args);
 8000ce2:	1d3c      	adds	r4, r7, #4
 8000ce4:	1d7a      	adds	r2, r7, #5
 8000ce6:	79f9      	ldrb	r1, [r7, #7]
 8000ce8:	79b8      	ldrb	r0, [r7, #6]
 8000cea:	463b      	mov	r3, r7
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	4623      	mov	r3, r4
 8000cf0:	f000 f904 	bl	8000efc <send_CMD_LED_CTRL>

        /**************************************************************/
        /*           2. CMD_SENSOR_READ <analog_pin_no_1>			  */
        /**************************************************************/

        wait_for_button_press() ;
 8000cf4:	f000 f8b0 	bl	8000e58 <wait_for_button_press>
        commandCode = COMMAND_SENSOR_READ ;
 8000cf8:	2351      	movs	r3, #81	; 0x51
 8000cfa:	717b      	strb	r3, [r7, #5]
        send_CMD_SENSOR_READ(dummyRead, dummyWrite, &commandCode, &ackByte, args);
 8000cfc:	1d3c      	adds	r4, r7, #4
 8000cfe:	1d7a      	adds	r2, r7, #5
 8000d00:	79f9      	ldrb	r1, [r7, #7]
 8000d02:	79b8      	ldrb	r0, [r7, #6]
 8000d04:	463b      	mov	r3, r7
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	4623      	mov	r3, r4
 8000d0a:	f000 f931 	bl	8000f70 <send_CMD_SENSOR_READ>

        /**************************************************************/
        /*               *3. CMD_LED_READ <analog_pin_no_1>           */
        /**************************************************************/
        wait_for_button_press() ;
 8000d0e:	f000 f8a3 	bl	8000e58 <wait_for_button_press>
        commandCode = COMMAND_LED_READ ;
 8000d12:	2352      	movs	r3, #82	; 0x52
 8000d14:	717b      	strb	r3, [r7, #5]
        send_CMD_LED_READ(dummyRead, dummyWrite, &commandCode, &ackByte, args);
 8000d16:	1d3c      	adds	r4, r7, #4
 8000d18:	1d7a      	adds	r2, r7, #5
 8000d1a:	79f9      	ldrb	r1, [r7, #7]
 8000d1c:	79b8      	ldrb	r0, [r7, #6]
 8000d1e:	463b      	mov	r3, r7
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	4623      	mov	r3, r4
 8000d24:	f000 f974 	bl	8001010 <send_CMD_LED_READ>
    while (1) {
 8000d28:	e7d3      	b.n	8000cd2 <main+0x32>
 8000d2a:	bf00      	nop
 8000d2c:	080026f8 	.word	0x080026f8
 8000d30:	08002710 	.word	0x08002710
 8000d34:	40003800 	.word	0x40003800

08000d38 <SPI2_GPIOInits>:
 *
 * @pre 				GPIO off
 * @post				Turn on GPIO B9, B10, C3, C2
 * @note 				B9 = CSZ/NPS | B10 = SCK | C3 = COPI | C2 = CIPO
 */
void SPI2_GPIOInits(void) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
    /*
     * Configure the SPI pins
     */

    GPIO_Handle_t SPIPins ;
    memset(&SPIPins, 0, sizeof(SPIPins)) ;
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	220c      	movs	r2, #12
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f000 fa01 	bl	800114c <memset>

    SPIPins.pGPIOx = GPIOB ;
 8000d4a:	4b15      	ldr	r3, [pc, #84]	; (8000da0 <SPI2_GPIOInits+0x68>)
 8000d4c:	607b      	str	r3, [r7, #4]
    SPIPins.GPIO_PinConfig.GPIO_PinMode         = GPIO_MODE_ALT_FUN ;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	727b      	strb	r3, [r7, #9]
    SPIPins.GPIO_PinConfig.GPIO_PinSpeed        = GPIO_SPEED_FAST ;
 8000d52:	2302      	movs	r3, #2
 8000d54:	72bb      	strb	r3, [r7, #10]
    SPIPins.GPIO_PinConfig.GPIO_PinPuPdCtrl     = GPIO_NO_PUPD ;
 8000d56:	2300      	movs	r3, #0
 8000d58:	72fb      	strb	r3, [r7, #11]
    SPIPins.GPIO_PinConfig.GPIO_PinOPType       = GPIO_OP_TYPE_PP ;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	733b      	strb	r3, [r7, #12]
    SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode   = 5 ;
 8000d5e:	2305      	movs	r3, #5
 8000d60:	737b      	strb	r3, [r7, #13]
    /*
     * Configure the SPI2 pins
     */

    // NSS / NPS
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9 ;
 8000d62:	2309      	movs	r3, #9
 8000d64:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins) ;
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fbeb 	bl	8000544 <GPIO_Init>

    // SCK
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10 ; /* PB13 did not work */
 8000d6e:	230a      	movs	r3, #10
 8000d70:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins) ;
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fbe5 	bl	8000544 <GPIO_Init>

    // MOSI / COPI
    SPIPins.pGPIOx = GPIOC ;
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <SPI2_GPIOInits+0x6c>)
 8000d7c:	607b      	str	r3, [r7, #4]
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3 ; /* PB15 did not work */
 8000d7e:	2303      	movs	r3, #3
 8000d80:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins) ;
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fbdd 	bl	8000544 <GPIO_Init>

    // MISO / CIPO
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2 ; /* PB15 did not work */
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins) ;
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fbd7 	bl	8000544 <GPIO_Init>
}
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40020400 	.word	0x40020400
 8000da4:	40020800 	.word	0x40020800

08000da8 <SPI2_Inits>:
 * @pre 				SPI2 off
 * @post 				SPI 2 on as device mode ctrl, full duplex, clk div8,
 * 						DFF 8-bit, CPOL_LOW, CPHA_LOW, and hardware periph mgmt
 * 						enabled for CSZ pin
 */
void SPI2_Inits(void) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
    SPI_Handle_t SPI2Handle ;
    memset(&SPI2Handle, 0, sizeof(SPI2Handle)) ;
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	220c      	movs	r2, #12
 8000db2:	2100      	movs	r1, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 f9c9 	bl	800114c <memset>

    SPI2Handle.pSPIx = SPI2 ;
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <SPI2_Inits+0x44>)
 8000dbc:	607b      	str	r3, [r7, #4]
    SPI2Handle.SPIConfig.SPI_DeviceMode     = SPI_DEVICE_MODE_CONTROLLER ;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	723b      	strb	r3, [r7, #8]
    SPI2Handle.SPIConfig.SPI_BusConfig      = SPI_BUS_CONFIG_FD ;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	727b      	strb	r3, [r7, #9]
    SPI2Handle.SPIConfig.SPI_SclkSpeed      = SPI_SCLK_SPEED_DIV8 ;                     /* Generates SCK of 2 MHz */
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	72bb      	strb	r3, [r7, #10]
    SPI2Handle.SPIConfig.SPI_DFF            = SPI_DFF_8BITS ;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	72fb      	strb	r3, [r7, #11]
    SPI2Handle.SPIConfig.SPI_CPOL           = SPI_CPOL_LOW ;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	733b      	strb	r3, [r7, #12]
    SPI2Handle.SPIConfig.SPI_CPHA           = SPI_CPHA_LOW ;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	737b      	strb	r3, [r7, #13]
    SPI2Handle.SPIConfig.SPI_SSM            = SPI_SSM_DI ;                              /* Hardware slave management enabled for NSS pin */
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	73bb      	strb	r3, [r7, #14]

    SPI_Init(&SPI2Handle) ;
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fe47 	bl	8000a70 <SPI_Init>
}
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40003800 	.word	0x40003800

08000df0 <GPIO_ButtonInit>:
 * @brief 				Initialize STM32 A0 (user button) pin as input GPIO
 *
 * @pre 				GPIO A0 default
 * @post 				GPIOA0 input button
 */
void GPIO_ButtonInit(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
    GPIO_Handle_t GPIOHandle ;
    memset(&GPIOHandle, 0, sizeof(GPIOHandle)) ;
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	220c      	movs	r2, #12
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 f9a5 	bl	800114c <memset>

    GPIOHandle.pGPIOx = GPIOA ;
 8000e02:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <GPIO_ButtonInit+0x38>)
 8000e04:	607b      	str	r3, [r7, #4]
    GPIOHandle.GPIO_PinConfig.GPIO_PinNumber    = GPIO_PIN_NO_0 ;
 8000e06:	2300      	movs	r3, #0
 8000e08:	723b      	strb	r3, [r7, #8]
    GPIOHandle.GPIO_PinConfig.GPIO_PinMode      = GPIO_MODE_INPUT ;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	727b      	strb	r3, [r7, #9]
    GPIOHandle.GPIO_PinConfig.GPIO_PinSpeed     = GPIO_SPEED_FAST ;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	72bb      	strb	r3, [r7, #10]
    GPIOHandle.GPIO_PinConfig.GPIO_PinPuPdCtrl  = GPIO_NO_PUPD ;
 8000e12:	2300      	movs	r3, #0
 8000e14:	72fb      	strb	r3, [r7, #11]

    GPIO_Init(&GPIOHandle) ;
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fb93 	bl	8000544 <GPIO_Init>
}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40020000 	.word	0x40020000

08000e2c <delay>:
 * @brief       		Software delay; can be used for debouncing
 *
 * @pre					none
 * @post 				Software delay (blocking); continue program
 */
void delay(void) {
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
    for (uint32_t i = 0 ; i < 500000/2 ; i++) ;
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	e002      	b.n	8000e3e <delay+0x12>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <delay+0x28>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d9f8      	bls.n	8000e38 <delay+0xc>
}
 8000e46:	bf00      	nop
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	0003d08f 	.word	0x0003d08f

08000e58 <wait_for_button_press>:
 * @brief 				Waits for GPIO A0 to be pressed and then debounces
 *
 * @pre 				User button not pressed
 * @post				User button has been pressed then released
 */
void wait_for_button_press(void) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
        // Wait until a button press
        while (!GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0)) ;
 8000e5c:	bf00      	nop
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4804      	ldr	r0, [pc, #16]	; (8000e74 <wait_for_button_press+0x1c>)
 8000e62:	f7ff fd39 	bl	80008d8 <GPIO_ReadFromInputPin>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0f8      	beq.n	8000e5e <wait_for_button_press+0x6>

        // Debounce button press with software delay for clean read
        delay() ;
 8000e6c:	f7ff ffde 	bl	8000e2c <delay>
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40020000 	.word	0x40020000

08000e78 <SPI_VerifyResponse>:
 * @pre 				Controller sends message to peripheral
 * @post				Controller Receives message and gets either ack or nack
 * @param[in] ackByte	ACK or NACK
 * @return 				ack = 1, nack = 0
 */
uint8_t SPI_VerifyResponse(uint8_t ackByte) {
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
	if (ackByte == 0xF5) {
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2bf5      	cmp	r3, #245	; 0xf5
 8000e86:	d101      	bne.n	8000e8c <SPI_VerifyResponse+0x14>
		// ack
		return 1 ;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e000      	b.n	8000e8e <SPI_VerifyResponse+0x16>
	}
	// nack
	return 0 ;
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <dummy_read_write>:
 * @pre 				Enable SPI2 and send first byte
 * @post				RXNE cleared and byte fetched
 * @param dummyRead 	Clears RXNE
 * @param dummyWrite 	Fetches response from peripheral device
 */
void dummy_read_write(uint8_t dummyRead, uint8_t dummyWrite) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]
	// Perform dummy read to clear RXNE
	SPI_ReceiveData(SPI2, &dummyRead, 1) ;
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	4806      	ldr	r0, [pc, #24]	; (8000ec8 <dummy_read_write+0x30>)
 8000eb0:	f7ff fe75 	bl	8000b9e <SPI_ReceiveData>

	// Send some dummy bits (1 byte) to fetch response from the peripheral
	SPI_SendData(SPI2, &dummyWrite, 1) ;
 8000eb4:	1dbb      	adds	r3, r7, #6
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <dummy_read_write+0x30>)
 8000ebc:	f7ff fe38 	bl	8000b30 <SPI_SendData>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40003800 	.word	0x40003800

08000ecc <SPI_ResetBusyFlag>:
 * @brief 				Waits for the SPI_BSY flag to reset, which indicates SPI communication is no longer busy
 *
 * @pre 				SPI must be asking to receive data
 * @post 				SPI_BSY flag is reset
 */
void SPI_ResetBusyFlag() {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
		// Wait for BSY bit to reset  -> This will indicate that SPI is not busy in communication
		while (SPI_GetFlagStatus(SPI2, SPI_BSY_FLAG) == FLAG_SET) ;
 8000ed2:	bf00      	nop
 8000ed4:	2180      	movs	r1, #128	; 0x80
 8000ed6:	4808      	ldr	r0, [pc, #32]	; (8000ef8 <SPI_ResetBusyFlag+0x2c>)
 8000ed8:	f7ff fece 	bl	8000c78 <SPI_GetFlagStatus>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d0f8      	beq.n	8000ed4 <SPI_ResetBusyFlag+0x8>
		// Clear the OVR flag by reading DR and SR
		uint8_t temp __attribute__((unused)) = SPI2->DR ; /* temp is declared, but not referenced */
 8000ee2:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <SPI_ResetBusyFlag+0x2c>)
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	71fb      	strb	r3, [r7, #7]
		temp = SPI2->SR ;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <SPI_ResetBusyFlag+0x2c>)
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	71fb      	strb	r3, [r7, #7]
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40003800 	.word	0x40003800

08000efc <send_CMD_LED_CTRL>:
 * @param dummyWrite	Fetches response from peripheral device
 * @param commandCode	Code to send to peripheral device
 * @param ackByte 		Checks for ack or nack
 * @param args 			Arguments to pick peripheral device and pin for LED
 */
void send_CMD_LED_CTRL(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60ba      	str	r2, [r7, #8]
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4603      	mov	r3, r0
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	73bb      	strb	r3, [r7, #14]
	// Send command
	SPI_SendData(SPI2, commandCode, 1) ;
 8000f0e:	2201      	movs	r2, #1
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	4815      	ldr	r0, [pc, #84]	; (8000f68 <send_CMD_LED_CTRL+0x6c>)
 8000f14:	f7ff fe0c 	bl	8000b30 <SPI_SendData>

	dummy_read_write(dummyRead, dummyWrite) ;
 8000f18:	7bba      	ldrb	r2, [r7, #14]
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ffba 	bl	8000e98 <dummy_read_write>

	// Receive the ack byte received
	SPI_ReceiveData(SPI2, ackByte, 1) ;
 8000f24:	2201      	movs	r2, #1
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	480f      	ldr	r0, [pc, #60]	; (8000f68 <send_CMD_LED_CTRL+0x6c>)
 8000f2a:	f7ff fe38 	bl	8000b9e <SPI_ReceiveData>

	// Verify ack or nack
	if (SPI_VerifyResponse(*ackByte)) {
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff ffa0 	bl	8000e78 <SPI_VerifyResponse>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d010      	beq.n	8000f60 <send_CMD_LED_CTRL+0x64>
		args[0] = UNOR3_LED_PIN ;
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	2209      	movs	r2, #9
 8000f42:	701a      	strb	r2, [r3, #0]
		args[1] = LED_ON ;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	3301      	adds	r3, #1
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]

		// Send arguments
		SPI_SendData(SPI2, args, 2) ; /* 2 bytes sent */
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	69b9      	ldr	r1, [r7, #24]
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <send_CMD_LED_CTRL+0x6c>)
 8000f52:	f7ff fded 	bl	8000b30 <SPI_SendData>

		SPI_ResetBusyFlag();
 8000f56:	f7ff ffb9 	bl	8000ecc <SPI_ResetBusyFlag>

		printf("CMD_LED_CTRL executed\n") ;
 8000f5a:	4804      	ldr	r0, [pc, #16]	; (8000f6c <send_CMD_LED_CTRL+0x70>)
 8000f5c:	f000 f984 	bl	8001268 <puts>
	}
}
 8000f60:	bf00      	nop
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40003800 	.word	0x40003800
 8000f6c:	08002728 	.word	0x08002728

08000f70 <send_CMD_SENSOR_READ>:
 * @param dummyWrite	Fetches response from peripheral device
 * @param commandCode	Code to send to peripheral device
 * @param ackByte 		Checks for ack or nack
 * @param args 			Arguments to pick peripheral device and pin for LED
 */
void send_CMD_SENSOR_READ(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60ba      	str	r2, [r7, #8]
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	73fb      	strb	r3, [r7, #15]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	73bb      	strb	r3, [r7, #14]
	// Send command
	SPI_SendData(SPI2, commandCode, 1) ;
 8000f82:	2201      	movs	r2, #1
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	4820      	ldr	r0, [pc, #128]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000f88:	f7ff fdd2 	bl	8000b30 <SPI_SendData>

	dummy_read_write(dummyRead, dummyWrite) ;
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	7bba      	ldrb	r2, [r7, #14]
 8000f90:	4611      	mov	r1, r2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ff80 	bl	8000e98 <dummy_read_write>

	// Receive the ack byte received
	SPI_ReceiveData(SPI2, ackByte, 1) ;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	481a      	ldr	r0, [pc, #104]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000f9e:	f7ff fdfe 	bl	8000b9e <SPI_ReceiveData>

	// Verify ack or nack
	if (SPI_VerifyResponse(*ackByte)) {
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ff66 	bl	8000e78 <SPI_VerifyResponse>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d025      	beq.n	8000ffe <send_CMD_SENSOR_READ+0x8e>
		// Send arguments
		args[0] = UNOR3_ANALOG_PIN_NO_0 ;
 8000fb2:	6a3b      	ldr	r3, [r7, #32]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]

		// Send arguments
		SPI_SendData(SPI2, args, 1) ; /* 1 byte sent */
 8000fb8:	2201      	movs	r2, #1
 8000fba:	6a39      	ldr	r1, [r7, #32]
 8000fbc:	4812      	ldr	r0, [pc, #72]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000fbe:	f7ff fdb7 	bl	8000b30 <SPI_SendData>

		// Do a dummy read to clear off the RXNE
		SPI_ReceiveData(SPI2, &dummyRead, 1) ;
 8000fc2:	f107 030f 	add.w	r3, r7, #15
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4619      	mov	r1, r3
 8000fca:	480f      	ldr	r0, [pc, #60]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000fcc:	f7ff fde7 	bl	8000b9e <SPI_ReceiveData>

		// Insert delay so peripheral can have data ready
		delay();
 8000fd0:	f7ff ff2c 	bl	8000e2c <delay>

		// Send some dummy bits (1 byte) to fetch response from the peripheral
		SPI_SendData(SPI2, &dummyWrite, 1) ;
 8000fd4:	f107 030e 	add.w	r3, r7, #14
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000fde:	f7ff fda7 	bl	8000b30 <SPI_SendData>

		uint8_t analogRead ;
		SPI_ReceiveData(SPI2, &analogRead, 1) ;
 8000fe2:	f107 0317 	add.w	r3, r7, #23
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4807      	ldr	r0, [pc, #28]	; (8001008 <send_CMD_SENSOR_READ+0x98>)
 8000fec:	f7ff fdd7 	bl	8000b9e <SPI_ReceiveData>

		// Wait for BSY bit to reset  -> This will indicate that SPI is not busy in communication
		SPI_ResetBusyFlag() ;
 8000ff0:	f7ff ff6c 	bl	8000ecc <SPI_ResetBusyFlag>

		printf("CMD_SENSOR_READ %d\n", analogRead) ;
 8000ff4:	7dfb      	ldrb	r3, [r7, #23]
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4804      	ldr	r0, [pc, #16]	; (800100c <send_CMD_SENSOR_READ+0x9c>)
 8000ffa:	f000 f8af 	bl	800115c <iprintf>
	}
}
 8000ffe:	bf00      	nop
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40003800 	.word	0x40003800
 800100c:	08002740 	.word	0x08002740

08001010 <send_CMD_LED_READ>:
 * @param dummyWrite	Fetches response from peripheral device
 * @param commandCode	Code to send to peripheral device
 * @param ackByte 		Checks for ack or nack
 * @param args 			Arguments to pick peripheral device and pin for LED
 */
void send_CMD_LED_READ(uint8_t dummyRead, uint8_t dummyWrite, uint8_t *const commandCode, uint8_t *ackByte, uint8_t *args) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60ba      	str	r2, [r7, #8]
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	4603      	mov	r3, r0
 800101c:	73fb      	strb	r3, [r7, #15]
 800101e:	460b      	mov	r3, r1
 8001020:	73bb      	strb	r3, [r7, #14]
	// Send command
	SPI_SendData(SPI2, commandCode, 1) ;
 8001022:	2201      	movs	r2, #1
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	4820      	ldr	r0, [pc, #128]	; (80010a8 <send_CMD_LED_READ+0x98>)
 8001028:	f7ff fd82 	bl	8000b30 <SPI_SendData>

	dummy_read_write(dummyRead, dummyWrite) ;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	7bba      	ldrb	r2, [r7, #14]
 8001030:	4611      	mov	r1, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff30 	bl	8000e98 <dummy_read_write>

	// Receive the ack byte received
	SPI_ReceiveData(SPI2, ackByte, 1) ;
 8001038:	2201      	movs	r2, #1
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	481a      	ldr	r0, [pc, #104]	; (80010a8 <send_CMD_LED_READ+0x98>)
 800103e:	f7ff fdae 	bl	8000b9e <SPI_ReceiveData>

	// Verify ack or nack
	if (SPI_VerifyResponse(*ackByte)) {
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ff16 	bl	8000e78 <SPI_VerifyResponse>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d025      	beq.n	800109e <send_CMD_LED_READ+0x8e>
		// Send arguments
		args[0] = UNOR3_ANALOG_PIN_NO_0 ;
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]

		// Send arguments
		SPI_SendData(SPI2, args, 1) ; /* 1 byte sent */
 8001058:	2201      	movs	r2, #1
 800105a:	6a39      	ldr	r1, [r7, #32]
 800105c:	4812      	ldr	r0, [pc, #72]	; (80010a8 <send_CMD_LED_READ+0x98>)
 800105e:	f7ff fd67 	bl	8000b30 <SPI_SendData>

		// Do a dummy read to clear off the RXNE
		SPI_ReceiveData(SPI2, &dummyRead, 1) ;
 8001062:	f107 030f 	add.w	r3, r7, #15
 8001066:	2201      	movs	r2, #1
 8001068:	4619      	mov	r1, r3
 800106a:	480f      	ldr	r0, [pc, #60]	; (80010a8 <send_CMD_LED_READ+0x98>)
 800106c:	f7ff fd97 	bl	8000b9e <SPI_ReceiveData>

		// Insert delay so peripheral can have data ready
		delay();
 8001070:	f7ff fedc 	bl	8000e2c <delay>

		// Send some dummy bits (1 byte) to fetch response from the peripheral
		SPI_SendData(SPI2, &dummyWrite, 1) ;
 8001074:	f107 030e 	add.w	r3, r7, #14
 8001078:	2201      	movs	r2, #1
 800107a:	4619      	mov	r1, r3
 800107c:	480a      	ldr	r0, [pc, #40]	; (80010a8 <send_CMD_LED_READ+0x98>)
 800107e:	f7ff fd57 	bl	8000b30 <SPI_SendData>

		uint8_t ledStatus ;
		SPI_ReceiveData(SPI2, &ledStatus, 1) ;
 8001082:	f107 0317 	add.w	r3, r7, #23
 8001086:	2201      	movs	r2, #1
 8001088:	4619      	mov	r1, r3
 800108a:	4807      	ldr	r0, [pc, #28]	; (80010a8 <send_CMD_LED_READ+0x98>)
 800108c:	f7ff fd87 	bl	8000b9e <SPI_ReceiveData>

		// Wait for BSY bit to reset  -> This will indicate that SPI is not busy in communication
		SPI_ResetBusyFlag() ;
 8001090:	f7ff ff1c 	bl	8000ecc <SPI_ResetBusyFlag>

		printf("CMD_LED_READ %d\n", ledStatus) ;
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	4619      	mov	r1, r3
 8001098:	4804      	ldr	r0, [pc, #16]	; (80010ac <send_CMD_LED_READ+0x9c>)
 800109a:	f000 f85f 	bl	800115c <iprintf>
	}
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40003800 	.word	0x40003800
 80010ac:	08002754 	.word	0x08002754

080010b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010b0:	480d      	ldr	r0, [pc, #52]	; (80010e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010b4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b8:	480c      	ldr	r0, [pc, #48]	; (80010ec <LoopForever+0x6>)
  ldr r1, =_edata
 80010ba:	490d      	ldr	r1, [pc, #52]	; (80010f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010bc:	4a0d      	ldr	r2, [pc, #52]	; (80010f4 <LoopForever+0xe>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c0:	e002      	b.n	80010c8 <LoopCopyDataInit>

080010c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c6:	3304      	adds	r3, #4

080010c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010cc:	d3f9      	bcc.n	80010c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ce:	4a0a      	ldr	r2, [pc, #40]	; (80010f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d0:	4c0a      	ldr	r4, [pc, #40]	; (80010fc <LoopForever+0x16>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d4:	e001      	b.n	80010da <LoopFillZerobss>

080010d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d8:	3204      	adds	r2, #4

080010da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010dc:	d3fb      	bcc.n	80010d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010de:	f000 f811 	bl	8001104 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010e2:	f7ff fddd 	bl	8000ca0 <main>

080010e6 <LoopForever>:

LoopForever:
  b LoopForever
 80010e6:	e7fe      	b.n	80010e6 <LoopForever>
  ldr   r0, =_estack
 80010e8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80010f4:	08002824 	.word	0x08002824
  ldr r2, =_sbss
 80010f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80010fc:	2000014c 	.word	0x2000014c

08001100 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001100:	e7fe      	b.n	8001100 <ADC_IRQHandler>
	...

08001104 <__libc_init_array>:
 8001104:	b570      	push	{r4, r5, r6, lr}
 8001106:	4d0d      	ldr	r5, [pc, #52]	; (800113c <__libc_init_array+0x38>)
 8001108:	4c0d      	ldr	r4, [pc, #52]	; (8001140 <__libc_init_array+0x3c>)
 800110a:	1b64      	subs	r4, r4, r5
 800110c:	10a4      	asrs	r4, r4, #2
 800110e:	2600      	movs	r6, #0
 8001110:	42a6      	cmp	r6, r4
 8001112:	d109      	bne.n	8001128 <__libc_init_array+0x24>
 8001114:	4d0b      	ldr	r5, [pc, #44]	; (8001144 <__libc_init_array+0x40>)
 8001116:	4c0c      	ldr	r4, [pc, #48]	; (8001148 <__libc_init_array+0x44>)
 8001118:	f001 fae2 	bl	80026e0 <_init>
 800111c:	1b64      	subs	r4, r4, r5
 800111e:	10a4      	asrs	r4, r4, #2
 8001120:	2600      	movs	r6, #0
 8001122:	42a6      	cmp	r6, r4
 8001124:	d105      	bne.n	8001132 <__libc_init_array+0x2e>
 8001126:	bd70      	pop	{r4, r5, r6, pc}
 8001128:	f855 3b04 	ldr.w	r3, [r5], #4
 800112c:	4798      	blx	r3
 800112e:	3601      	adds	r6, #1
 8001130:	e7ee      	b.n	8001110 <__libc_init_array+0xc>
 8001132:	f855 3b04 	ldr.w	r3, [r5], #4
 8001136:	4798      	blx	r3
 8001138:	3601      	adds	r6, #1
 800113a:	e7f2      	b.n	8001122 <__libc_init_array+0x1e>
 800113c:	0800281c 	.word	0x0800281c
 8001140:	0800281c 	.word	0x0800281c
 8001144:	0800281c 	.word	0x0800281c
 8001148:	08002820 	.word	0x08002820

0800114c <memset>:
 800114c:	4402      	add	r2, r0
 800114e:	4603      	mov	r3, r0
 8001150:	4293      	cmp	r3, r2
 8001152:	d100      	bne.n	8001156 <memset+0xa>
 8001154:	4770      	bx	lr
 8001156:	f803 1b01 	strb.w	r1, [r3], #1
 800115a:	e7f9      	b.n	8001150 <memset+0x4>

0800115c <iprintf>:
 800115c:	b40f      	push	{r0, r1, r2, r3}
 800115e:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <iprintf+0x2c>)
 8001160:	b513      	push	{r0, r1, r4, lr}
 8001162:	681c      	ldr	r4, [r3, #0]
 8001164:	b124      	cbz	r4, 8001170 <iprintf+0x14>
 8001166:	69a3      	ldr	r3, [r4, #24]
 8001168:	b913      	cbnz	r3, 8001170 <iprintf+0x14>
 800116a:	4620      	mov	r0, r4
 800116c:	f000 fa5a 	bl	8001624 <__sinit>
 8001170:	ab05      	add	r3, sp, #20
 8001172:	9a04      	ldr	r2, [sp, #16]
 8001174:	68a1      	ldr	r1, [r4, #8]
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	4620      	mov	r0, r4
 800117a:	f000 fc5f 	bl	8001a3c <_vfiprintf_r>
 800117e:	b002      	add	sp, #8
 8001180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001184:	b004      	add	sp, #16
 8001186:	4770      	bx	lr
 8001188:	20000000 	.word	0x20000000

0800118c <_puts_r>:
 800118c:	b570      	push	{r4, r5, r6, lr}
 800118e:	460e      	mov	r6, r1
 8001190:	4605      	mov	r5, r0
 8001192:	b118      	cbz	r0, 800119c <_puts_r+0x10>
 8001194:	6983      	ldr	r3, [r0, #24]
 8001196:	b90b      	cbnz	r3, 800119c <_puts_r+0x10>
 8001198:	f000 fa44 	bl	8001624 <__sinit>
 800119c:	69ab      	ldr	r3, [r5, #24]
 800119e:	68ac      	ldr	r4, [r5, #8]
 80011a0:	b913      	cbnz	r3, 80011a8 <_puts_r+0x1c>
 80011a2:	4628      	mov	r0, r5
 80011a4:	f000 fa3e 	bl	8001624 <__sinit>
 80011a8:	4b2c      	ldr	r3, [pc, #176]	; (800125c <_puts_r+0xd0>)
 80011aa:	429c      	cmp	r4, r3
 80011ac:	d120      	bne.n	80011f0 <_puts_r+0x64>
 80011ae:	686c      	ldr	r4, [r5, #4]
 80011b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80011b2:	07db      	lsls	r3, r3, #31
 80011b4:	d405      	bmi.n	80011c2 <_puts_r+0x36>
 80011b6:	89a3      	ldrh	r3, [r4, #12]
 80011b8:	0598      	lsls	r0, r3, #22
 80011ba:	d402      	bmi.n	80011c2 <_puts_r+0x36>
 80011bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80011be:	f000 facf 	bl	8001760 <__retarget_lock_acquire_recursive>
 80011c2:	89a3      	ldrh	r3, [r4, #12]
 80011c4:	0719      	lsls	r1, r3, #28
 80011c6:	d51d      	bpl.n	8001204 <_puts_r+0x78>
 80011c8:	6923      	ldr	r3, [r4, #16]
 80011ca:	b1db      	cbz	r3, 8001204 <_puts_r+0x78>
 80011cc:	3e01      	subs	r6, #1
 80011ce:	68a3      	ldr	r3, [r4, #8]
 80011d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80011d4:	3b01      	subs	r3, #1
 80011d6:	60a3      	str	r3, [r4, #8]
 80011d8:	bb39      	cbnz	r1, 800122a <_puts_r+0x9e>
 80011da:	2b00      	cmp	r3, #0
 80011dc:	da38      	bge.n	8001250 <_puts_r+0xc4>
 80011de:	4622      	mov	r2, r4
 80011e0:	210a      	movs	r1, #10
 80011e2:	4628      	mov	r0, r5
 80011e4:	f000 f848 	bl	8001278 <__swbuf_r>
 80011e8:	3001      	adds	r0, #1
 80011ea:	d011      	beq.n	8001210 <_puts_r+0x84>
 80011ec:	250a      	movs	r5, #10
 80011ee:	e011      	b.n	8001214 <_puts_r+0x88>
 80011f0:	4b1b      	ldr	r3, [pc, #108]	; (8001260 <_puts_r+0xd4>)
 80011f2:	429c      	cmp	r4, r3
 80011f4:	d101      	bne.n	80011fa <_puts_r+0x6e>
 80011f6:	68ac      	ldr	r4, [r5, #8]
 80011f8:	e7da      	b.n	80011b0 <_puts_r+0x24>
 80011fa:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <_puts_r+0xd8>)
 80011fc:	429c      	cmp	r4, r3
 80011fe:	bf08      	it	eq
 8001200:	68ec      	ldreq	r4, [r5, #12]
 8001202:	e7d5      	b.n	80011b0 <_puts_r+0x24>
 8001204:	4621      	mov	r1, r4
 8001206:	4628      	mov	r0, r5
 8001208:	f000 f888 	bl	800131c <__swsetup_r>
 800120c:	2800      	cmp	r0, #0
 800120e:	d0dd      	beq.n	80011cc <_puts_r+0x40>
 8001210:	f04f 35ff 	mov.w	r5, #4294967295
 8001214:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001216:	07da      	lsls	r2, r3, #31
 8001218:	d405      	bmi.n	8001226 <_puts_r+0x9a>
 800121a:	89a3      	ldrh	r3, [r4, #12]
 800121c:	059b      	lsls	r3, r3, #22
 800121e:	d402      	bmi.n	8001226 <_puts_r+0x9a>
 8001220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001222:	f000 fa9e 	bl	8001762 <__retarget_lock_release_recursive>
 8001226:	4628      	mov	r0, r5
 8001228:	bd70      	pop	{r4, r5, r6, pc}
 800122a:	2b00      	cmp	r3, #0
 800122c:	da04      	bge.n	8001238 <_puts_r+0xac>
 800122e:	69a2      	ldr	r2, [r4, #24]
 8001230:	429a      	cmp	r2, r3
 8001232:	dc06      	bgt.n	8001242 <_puts_r+0xb6>
 8001234:	290a      	cmp	r1, #10
 8001236:	d004      	beq.n	8001242 <_puts_r+0xb6>
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	6022      	str	r2, [r4, #0]
 800123e:	7019      	strb	r1, [r3, #0]
 8001240:	e7c5      	b.n	80011ce <_puts_r+0x42>
 8001242:	4622      	mov	r2, r4
 8001244:	4628      	mov	r0, r5
 8001246:	f000 f817 	bl	8001278 <__swbuf_r>
 800124a:	3001      	adds	r0, #1
 800124c:	d1bf      	bne.n	80011ce <_puts_r+0x42>
 800124e:	e7df      	b.n	8001210 <_puts_r+0x84>
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	250a      	movs	r5, #10
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	6022      	str	r2, [r4, #0]
 8001258:	701d      	strb	r5, [r3, #0]
 800125a:	e7db      	b.n	8001214 <_puts_r+0x88>
 800125c:	0800278c 	.word	0x0800278c
 8001260:	080027ac 	.word	0x080027ac
 8001264:	0800276c 	.word	0x0800276c

08001268 <puts>:
 8001268:	4b02      	ldr	r3, [pc, #8]	; (8001274 <puts+0xc>)
 800126a:	4601      	mov	r1, r0
 800126c:	6818      	ldr	r0, [r3, #0]
 800126e:	f7ff bf8d 	b.w	800118c <_puts_r>
 8001272:	bf00      	nop
 8001274:	20000000 	.word	0x20000000

08001278 <__swbuf_r>:
 8001278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127a:	460e      	mov	r6, r1
 800127c:	4614      	mov	r4, r2
 800127e:	4605      	mov	r5, r0
 8001280:	b118      	cbz	r0, 800128a <__swbuf_r+0x12>
 8001282:	6983      	ldr	r3, [r0, #24]
 8001284:	b90b      	cbnz	r3, 800128a <__swbuf_r+0x12>
 8001286:	f000 f9cd 	bl	8001624 <__sinit>
 800128a:	4b21      	ldr	r3, [pc, #132]	; (8001310 <__swbuf_r+0x98>)
 800128c:	429c      	cmp	r4, r3
 800128e:	d12b      	bne.n	80012e8 <__swbuf_r+0x70>
 8001290:	686c      	ldr	r4, [r5, #4]
 8001292:	69a3      	ldr	r3, [r4, #24]
 8001294:	60a3      	str	r3, [r4, #8]
 8001296:	89a3      	ldrh	r3, [r4, #12]
 8001298:	071a      	lsls	r2, r3, #28
 800129a:	d52f      	bpl.n	80012fc <__swbuf_r+0x84>
 800129c:	6923      	ldr	r3, [r4, #16]
 800129e:	b36b      	cbz	r3, 80012fc <__swbuf_r+0x84>
 80012a0:	6923      	ldr	r3, [r4, #16]
 80012a2:	6820      	ldr	r0, [r4, #0]
 80012a4:	1ac0      	subs	r0, r0, r3
 80012a6:	6963      	ldr	r3, [r4, #20]
 80012a8:	b2f6      	uxtb	r6, r6
 80012aa:	4283      	cmp	r3, r0
 80012ac:	4637      	mov	r7, r6
 80012ae:	dc04      	bgt.n	80012ba <__swbuf_r+0x42>
 80012b0:	4621      	mov	r1, r4
 80012b2:	4628      	mov	r0, r5
 80012b4:	f000 f922 	bl	80014fc <_fflush_r>
 80012b8:	bb30      	cbnz	r0, 8001308 <__swbuf_r+0x90>
 80012ba:	68a3      	ldr	r3, [r4, #8]
 80012bc:	3b01      	subs	r3, #1
 80012be:	60a3      	str	r3, [r4, #8]
 80012c0:	6823      	ldr	r3, [r4, #0]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	6022      	str	r2, [r4, #0]
 80012c6:	701e      	strb	r6, [r3, #0]
 80012c8:	6963      	ldr	r3, [r4, #20]
 80012ca:	3001      	adds	r0, #1
 80012cc:	4283      	cmp	r3, r0
 80012ce:	d004      	beq.n	80012da <__swbuf_r+0x62>
 80012d0:	89a3      	ldrh	r3, [r4, #12]
 80012d2:	07db      	lsls	r3, r3, #31
 80012d4:	d506      	bpl.n	80012e4 <__swbuf_r+0x6c>
 80012d6:	2e0a      	cmp	r6, #10
 80012d8:	d104      	bne.n	80012e4 <__swbuf_r+0x6c>
 80012da:	4621      	mov	r1, r4
 80012dc:	4628      	mov	r0, r5
 80012de:	f000 f90d 	bl	80014fc <_fflush_r>
 80012e2:	b988      	cbnz	r0, 8001308 <__swbuf_r+0x90>
 80012e4:	4638      	mov	r0, r7
 80012e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <__swbuf_r+0x9c>)
 80012ea:	429c      	cmp	r4, r3
 80012ec:	d101      	bne.n	80012f2 <__swbuf_r+0x7a>
 80012ee:	68ac      	ldr	r4, [r5, #8]
 80012f0:	e7cf      	b.n	8001292 <__swbuf_r+0x1a>
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <__swbuf_r+0xa0>)
 80012f4:	429c      	cmp	r4, r3
 80012f6:	bf08      	it	eq
 80012f8:	68ec      	ldreq	r4, [r5, #12]
 80012fa:	e7ca      	b.n	8001292 <__swbuf_r+0x1a>
 80012fc:	4621      	mov	r1, r4
 80012fe:	4628      	mov	r0, r5
 8001300:	f000 f80c 	bl	800131c <__swsetup_r>
 8001304:	2800      	cmp	r0, #0
 8001306:	d0cb      	beq.n	80012a0 <__swbuf_r+0x28>
 8001308:	f04f 37ff 	mov.w	r7, #4294967295
 800130c:	e7ea      	b.n	80012e4 <__swbuf_r+0x6c>
 800130e:	bf00      	nop
 8001310:	0800278c 	.word	0x0800278c
 8001314:	080027ac 	.word	0x080027ac
 8001318:	0800276c 	.word	0x0800276c

0800131c <__swsetup_r>:
 800131c:	4b32      	ldr	r3, [pc, #200]	; (80013e8 <__swsetup_r+0xcc>)
 800131e:	b570      	push	{r4, r5, r6, lr}
 8001320:	681d      	ldr	r5, [r3, #0]
 8001322:	4606      	mov	r6, r0
 8001324:	460c      	mov	r4, r1
 8001326:	b125      	cbz	r5, 8001332 <__swsetup_r+0x16>
 8001328:	69ab      	ldr	r3, [r5, #24]
 800132a:	b913      	cbnz	r3, 8001332 <__swsetup_r+0x16>
 800132c:	4628      	mov	r0, r5
 800132e:	f000 f979 	bl	8001624 <__sinit>
 8001332:	4b2e      	ldr	r3, [pc, #184]	; (80013ec <__swsetup_r+0xd0>)
 8001334:	429c      	cmp	r4, r3
 8001336:	d10f      	bne.n	8001358 <__swsetup_r+0x3c>
 8001338:	686c      	ldr	r4, [r5, #4]
 800133a:	89a3      	ldrh	r3, [r4, #12]
 800133c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001340:	0719      	lsls	r1, r3, #28
 8001342:	d42c      	bmi.n	800139e <__swsetup_r+0x82>
 8001344:	06dd      	lsls	r5, r3, #27
 8001346:	d411      	bmi.n	800136c <__swsetup_r+0x50>
 8001348:	2309      	movs	r3, #9
 800134a:	6033      	str	r3, [r6, #0]
 800134c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001350:	81a3      	strh	r3, [r4, #12]
 8001352:	f04f 30ff 	mov.w	r0, #4294967295
 8001356:	e03e      	b.n	80013d6 <__swsetup_r+0xba>
 8001358:	4b25      	ldr	r3, [pc, #148]	; (80013f0 <__swsetup_r+0xd4>)
 800135a:	429c      	cmp	r4, r3
 800135c:	d101      	bne.n	8001362 <__swsetup_r+0x46>
 800135e:	68ac      	ldr	r4, [r5, #8]
 8001360:	e7eb      	b.n	800133a <__swsetup_r+0x1e>
 8001362:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <__swsetup_r+0xd8>)
 8001364:	429c      	cmp	r4, r3
 8001366:	bf08      	it	eq
 8001368:	68ec      	ldreq	r4, [r5, #12]
 800136a:	e7e6      	b.n	800133a <__swsetup_r+0x1e>
 800136c:	0758      	lsls	r0, r3, #29
 800136e:	d512      	bpl.n	8001396 <__swsetup_r+0x7a>
 8001370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001372:	b141      	cbz	r1, 8001386 <__swsetup_r+0x6a>
 8001374:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001378:	4299      	cmp	r1, r3
 800137a:	d002      	beq.n	8001382 <__swsetup_r+0x66>
 800137c:	4630      	mov	r0, r6
 800137e:	f000 fa57 	bl	8001830 <_free_r>
 8001382:	2300      	movs	r3, #0
 8001384:	6363      	str	r3, [r4, #52]	; 0x34
 8001386:	89a3      	ldrh	r3, [r4, #12]
 8001388:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800138c:	81a3      	strh	r3, [r4, #12]
 800138e:	2300      	movs	r3, #0
 8001390:	6063      	str	r3, [r4, #4]
 8001392:	6923      	ldr	r3, [r4, #16]
 8001394:	6023      	str	r3, [r4, #0]
 8001396:	89a3      	ldrh	r3, [r4, #12]
 8001398:	f043 0308 	orr.w	r3, r3, #8
 800139c:	81a3      	strh	r3, [r4, #12]
 800139e:	6923      	ldr	r3, [r4, #16]
 80013a0:	b94b      	cbnz	r3, 80013b6 <__swsetup_r+0x9a>
 80013a2:	89a3      	ldrh	r3, [r4, #12]
 80013a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80013a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013ac:	d003      	beq.n	80013b6 <__swsetup_r+0x9a>
 80013ae:	4621      	mov	r1, r4
 80013b0:	4630      	mov	r0, r6
 80013b2:	f000 f9fd 	bl	80017b0 <__smakebuf_r>
 80013b6:	89a0      	ldrh	r0, [r4, #12]
 80013b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80013bc:	f010 0301 	ands.w	r3, r0, #1
 80013c0:	d00a      	beq.n	80013d8 <__swsetup_r+0xbc>
 80013c2:	2300      	movs	r3, #0
 80013c4:	60a3      	str	r3, [r4, #8]
 80013c6:	6963      	ldr	r3, [r4, #20]
 80013c8:	425b      	negs	r3, r3
 80013ca:	61a3      	str	r3, [r4, #24]
 80013cc:	6923      	ldr	r3, [r4, #16]
 80013ce:	b943      	cbnz	r3, 80013e2 <__swsetup_r+0xc6>
 80013d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80013d4:	d1ba      	bne.n	800134c <__swsetup_r+0x30>
 80013d6:	bd70      	pop	{r4, r5, r6, pc}
 80013d8:	0781      	lsls	r1, r0, #30
 80013da:	bf58      	it	pl
 80013dc:	6963      	ldrpl	r3, [r4, #20]
 80013de:	60a3      	str	r3, [r4, #8]
 80013e0:	e7f4      	b.n	80013cc <__swsetup_r+0xb0>
 80013e2:	2000      	movs	r0, #0
 80013e4:	e7f7      	b.n	80013d6 <__swsetup_r+0xba>
 80013e6:	bf00      	nop
 80013e8:	20000000 	.word	0x20000000
 80013ec:	0800278c 	.word	0x0800278c
 80013f0:	080027ac 	.word	0x080027ac
 80013f4:	0800276c 	.word	0x0800276c

080013f8 <__sflush_r>:
 80013f8:	898a      	ldrh	r2, [r1, #12]
 80013fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013fc:	4605      	mov	r5, r0
 80013fe:	0710      	lsls	r0, r2, #28
 8001400:	460c      	mov	r4, r1
 8001402:	d457      	bmi.n	80014b4 <__sflush_r+0xbc>
 8001404:	684b      	ldr	r3, [r1, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	dc04      	bgt.n	8001414 <__sflush_r+0x1c>
 800140a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800140c:	2b00      	cmp	r3, #0
 800140e:	dc01      	bgt.n	8001414 <__sflush_r+0x1c>
 8001410:	2000      	movs	r0, #0
 8001412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001414:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001416:	2e00      	cmp	r6, #0
 8001418:	d0fa      	beq.n	8001410 <__sflush_r+0x18>
 800141a:	2300      	movs	r3, #0
 800141c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001420:	682f      	ldr	r7, [r5, #0]
 8001422:	602b      	str	r3, [r5, #0]
 8001424:	d032      	beq.n	800148c <__sflush_r+0x94>
 8001426:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001428:	89a3      	ldrh	r3, [r4, #12]
 800142a:	075a      	lsls	r2, r3, #29
 800142c:	d505      	bpl.n	800143a <__sflush_r+0x42>
 800142e:	6863      	ldr	r3, [r4, #4]
 8001430:	1ac0      	subs	r0, r0, r3
 8001432:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001434:	b10b      	cbz	r3, 800143a <__sflush_r+0x42>
 8001436:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001438:	1ac0      	subs	r0, r0, r3
 800143a:	2300      	movs	r3, #0
 800143c:	4602      	mov	r2, r0
 800143e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001440:	6a21      	ldr	r1, [r4, #32]
 8001442:	4628      	mov	r0, r5
 8001444:	47b0      	blx	r6
 8001446:	1c43      	adds	r3, r0, #1
 8001448:	89a3      	ldrh	r3, [r4, #12]
 800144a:	d106      	bne.n	800145a <__sflush_r+0x62>
 800144c:	6829      	ldr	r1, [r5, #0]
 800144e:	291d      	cmp	r1, #29
 8001450:	d82c      	bhi.n	80014ac <__sflush_r+0xb4>
 8001452:	4a29      	ldr	r2, [pc, #164]	; (80014f8 <__sflush_r+0x100>)
 8001454:	40ca      	lsrs	r2, r1
 8001456:	07d6      	lsls	r6, r2, #31
 8001458:	d528      	bpl.n	80014ac <__sflush_r+0xb4>
 800145a:	2200      	movs	r2, #0
 800145c:	6062      	str	r2, [r4, #4]
 800145e:	04d9      	lsls	r1, r3, #19
 8001460:	6922      	ldr	r2, [r4, #16]
 8001462:	6022      	str	r2, [r4, #0]
 8001464:	d504      	bpl.n	8001470 <__sflush_r+0x78>
 8001466:	1c42      	adds	r2, r0, #1
 8001468:	d101      	bne.n	800146e <__sflush_r+0x76>
 800146a:	682b      	ldr	r3, [r5, #0]
 800146c:	b903      	cbnz	r3, 8001470 <__sflush_r+0x78>
 800146e:	6560      	str	r0, [r4, #84]	; 0x54
 8001470:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001472:	602f      	str	r7, [r5, #0]
 8001474:	2900      	cmp	r1, #0
 8001476:	d0cb      	beq.n	8001410 <__sflush_r+0x18>
 8001478:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800147c:	4299      	cmp	r1, r3
 800147e:	d002      	beq.n	8001486 <__sflush_r+0x8e>
 8001480:	4628      	mov	r0, r5
 8001482:	f000 f9d5 	bl	8001830 <_free_r>
 8001486:	2000      	movs	r0, #0
 8001488:	6360      	str	r0, [r4, #52]	; 0x34
 800148a:	e7c2      	b.n	8001412 <__sflush_r+0x1a>
 800148c:	6a21      	ldr	r1, [r4, #32]
 800148e:	2301      	movs	r3, #1
 8001490:	4628      	mov	r0, r5
 8001492:	47b0      	blx	r6
 8001494:	1c41      	adds	r1, r0, #1
 8001496:	d1c7      	bne.n	8001428 <__sflush_r+0x30>
 8001498:	682b      	ldr	r3, [r5, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0c4      	beq.n	8001428 <__sflush_r+0x30>
 800149e:	2b1d      	cmp	r3, #29
 80014a0:	d001      	beq.n	80014a6 <__sflush_r+0xae>
 80014a2:	2b16      	cmp	r3, #22
 80014a4:	d101      	bne.n	80014aa <__sflush_r+0xb2>
 80014a6:	602f      	str	r7, [r5, #0]
 80014a8:	e7b2      	b.n	8001410 <__sflush_r+0x18>
 80014aa:	89a3      	ldrh	r3, [r4, #12]
 80014ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014b0:	81a3      	strh	r3, [r4, #12]
 80014b2:	e7ae      	b.n	8001412 <__sflush_r+0x1a>
 80014b4:	690f      	ldr	r7, [r1, #16]
 80014b6:	2f00      	cmp	r7, #0
 80014b8:	d0aa      	beq.n	8001410 <__sflush_r+0x18>
 80014ba:	0793      	lsls	r3, r2, #30
 80014bc:	680e      	ldr	r6, [r1, #0]
 80014be:	bf08      	it	eq
 80014c0:	694b      	ldreq	r3, [r1, #20]
 80014c2:	600f      	str	r7, [r1, #0]
 80014c4:	bf18      	it	ne
 80014c6:	2300      	movne	r3, #0
 80014c8:	1bf6      	subs	r6, r6, r7
 80014ca:	608b      	str	r3, [r1, #8]
 80014cc:	2e00      	cmp	r6, #0
 80014ce:	dd9f      	ble.n	8001410 <__sflush_r+0x18>
 80014d0:	6a21      	ldr	r1, [r4, #32]
 80014d2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80014d6:	4633      	mov	r3, r6
 80014d8:	463a      	mov	r2, r7
 80014da:	4628      	mov	r0, r5
 80014dc:	47e0      	blx	ip
 80014de:	2800      	cmp	r0, #0
 80014e0:	dc06      	bgt.n	80014f0 <__sflush_r+0xf8>
 80014e2:	89a3      	ldrh	r3, [r4, #12]
 80014e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014e8:	81a3      	strh	r3, [r4, #12]
 80014ea:	f04f 30ff 	mov.w	r0, #4294967295
 80014ee:	e790      	b.n	8001412 <__sflush_r+0x1a>
 80014f0:	4407      	add	r7, r0
 80014f2:	1a36      	subs	r6, r6, r0
 80014f4:	e7ea      	b.n	80014cc <__sflush_r+0xd4>
 80014f6:	bf00      	nop
 80014f8:	20400001 	.word	0x20400001

080014fc <_fflush_r>:
 80014fc:	b538      	push	{r3, r4, r5, lr}
 80014fe:	690b      	ldr	r3, [r1, #16]
 8001500:	4605      	mov	r5, r0
 8001502:	460c      	mov	r4, r1
 8001504:	b913      	cbnz	r3, 800150c <_fflush_r+0x10>
 8001506:	2500      	movs	r5, #0
 8001508:	4628      	mov	r0, r5
 800150a:	bd38      	pop	{r3, r4, r5, pc}
 800150c:	b118      	cbz	r0, 8001516 <_fflush_r+0x1a>
 800150e:	6983      	ldr	r3, [r0, #24]
 8001510:	b90b      	cbnz	r3, 8001516 <_fflush_r+0x1a>
 8001512:	f000 f887 	bl	8001624 <__sinit>
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <_fflush_r+0x6c>)
 8001518:	429c      	cmp	r4, r3
 800151a:	d11b      	bne.n	8001554 <_fflush_r+0x58>
 800151c:	686c      	ldr	r4, [r5, #4]
 800151e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0ef      	beq.n	8001506 <_fflush_r+0xa>
 8001526:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001528:	07d0      	lsls	r0, r2, #31
 800152a:	d404      	bmi.n	8001536 <_fflush_r+0x3a>
 800152c:	0599      	lsls	r1, r3, #22
 800152e:	d402      	bmi.n	8001536 <_fflush_r+0x3a>
 8001530:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001532:	f000 f915 	bl	8001760 <__retarget_lock_acquire_recursive>
 8001536:	4628      	mov	r0, r5
 8001538:	4621      	mov	r1, r4
 800153a:	f7ff ff5d 	bl	80013f8 <__sflush_r>
 800153e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001540:	07da      	lsls	r2, r3, #31
 8001542:	4605      	mov	r5, r0
 8001544:	d4e0      	bmi.n	8001508 <_fflush_r+0xc>
 8001546:	89a3      	ldrh	r3, [r4, #12]
 8001548:	059b      	lsls	r3, r3, #22
 800154a:	d4dd      	bmi.n	8001508 <_fflush_r+0xc>
 800154c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800154e:	f000 f908 	bl	8001762 <__retarget_lock_release_recursive>
 8001552:	e7d9      	b.n	8001508 <_fflush_r+0xc>
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <_fflush_r+0x70>)
 8001556:	429c      	cmp	r4, r3
 8001558:	d101      	bne.n	800155e <_fflush_r+0x62>
 800155a:	68ac      	ldr	r4, [r5, #8]
 800155c:	e7df      	b.n	800151e <_fflush_r+0x22>
 800155e:	4b04      	ldr	r3, [pc, #16]	; (8001570 <_fflush_r+0x74>)
 8001560:	429c      	cmp	r4, r3
 8001562:	bf08      	it	eq
 8001564:	68ec      	ldreq	r4, [r5, #12]
 8001566:	e7da      	b.n	800151e <_fflush_r+0x22>
 8001568:	0800278c 	.word	0x0800278c
 800156c:	080027ac 	.word	0x080027ac
 8001570:	0800276c 	.word	0x0800276c

08001574 <std>:
 8001574:	2300      	movs	r3, #0
 8001576:	b510      	push	{r4, lr}
 8001578:	4604      	mov	r4, r0
 800157a:	e9c0 3300 	strd	r3, r3, [r0]
 800157e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001582:	6083      	str	r3, [r0, #8]
 8001584:	8181      	strh	r1, [r0, #12]
 8001586:	6643      	str	r3, [r0, #100]	; 0x64
 8001588:	81c2      	strh	r2, [r0, #14]
 800158a:	6183      	str	r3, [r0, #24]
 800158c:	4619      	mov	r1, r3
 800158e:	2208      	movs	r2, #8
 8001590:	305c      	adds	r0, #92	; 0x5c
 8001592:	f7ff fddb 	bl	800114c <memset>
 8001596:	4b05      	ldr	r3, [pc, #20]	; (80015ac <std+0x38>)
 8001598:	6263      	str	r3, [r4, #36]	; 0x24
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <std+0x3c>)
 800159c:	62a3      	str	r3, [r4, #40]	; 0x28
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <std+0x40>)
 80015a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <std+0x44>)
 80015a4:	6224      	str	r4, [r4, #32]
 80015a6:	6323      	str	r3, [r4, #48]	; 0x30
 80015a8:	bd10      	pop	{r4, pc}
 80015aa:	bf00      	nop
 80015ac:	08001fe5 	.word	0x08001fe5
 80015b0:	08002007 	.word	0x08002007
 80015b4:	0800203f 	.word	0x0800203f
 80015b8:	08002063 	.word	0x08002063

080015bc <_cleanup_r>:
 80015bc:	4901      	ldr	r1, [pc, #4]	; (80015c4 <_cleanup_r+0x8>)
 80015be:	f000 b8af 	b.w	8001720 <_fwalk_reent>
 80015c2:	bf00      	nop
 80015c4:	080014fd 	.word	0x080014fd

080015c8 <__sfmoreglue>:
 80015c8:	b570      	push	{r4, r5, r6, lr}
 80015ca:	2268      	movs	r2, #104	; 0x68
 80015cc:	1e4d      	subs	r5, r1, #1
 80015ce:	4355      	muls	r5, r2
 80015d0:	460e      	mov	r6, r1
 80015d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80015d6:	f000 f995 	bl	8001904 <_malloc_r>
 80015da:	4604      	mov	r4, r0
 80015dc:	b140      	cbz	r0, 80015f0 <__sfmoreglue+0x28>
 80015de:	2100      	movs	r1, #0
 80015e0:	e9c0 1600 	strd	r1, r6, [r0]
 80015e4:	300c      	adds	r0, #12
 80015e6:	60a0      	str	r0, [r4, #8]
 80015e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80015ec:	f7ff fdae 	bl	800114c <memset>
 80015f0:	4620      	mov	r0, r4
 80015f2:	bd70      	pop	{r4, r5, r6, pc}

080015f4 <__sfp_lock_acquire>:
 80015f4:	4801      	ldr	r0, [pc, #4]	; (80015fc <__sfp_lock_acquire+0x8>)
 80015f6:	f000 b8b3 	b.w	8001760 <__retarget_lock_acquire_recursive>
 80015fa:	bf00      	nop
 80015fc:	2000008d 	.word	0x2000008d

08001600 <__sfp_lock_release>:
 8001600:	4801      	ldr	r0, [pc, #4]	; (8001608 <__sfp_lock_release+0x8>)
 8001602:	f000 b8ae 	b.w	8001762 <__retarget_lock_release_recursive>
 8001606:	bf00      	nop
 8001608:	2000008d 	.word	0x2000008d

0800160c <__sinit_lock_acquire>:
 800160c:	4801      	ldr	r0, [pc, #4]	; (8001614 <__sinit_lock_acquire+0x8>)
 800160e:	f000 b8a7 	b.w	8001760 <__retarget_lock_acquire_recursive>
 8001612:	bf00      	nop
 8001614:	2000008e 	.word	0x2000008e

08001618 <__sinit_lock_release>:
 8001618:	4801      	ldr	r0, [pc, #4]	; (8001620 <__sinit_lock_release+0x8>)
 800161a:	f000 b8a2 	b.w	8001762 <__retarget_lock_release_recursive>
 800161e:	bf00      	nop
 8001620:	2000008e 	.word	0x2000008e

08001624 <__sinit>:
 8001624:	b510      	push	{r4, lr}
 8001626:	4604      	mov	r4, r0
 8001628:	f7ff fff0 	bl	800160c <__sinit_lock_acquire>
 800162c:	69a3      	ldr	r3, [r4, #24]
 800162e:	b11b      	cbz	r3, 8001638 <__sinit+0x14>
 8001630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001634:	f7ff bff0 	b.w	8001618 <__sinit_lock_release>
 8001638:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800163c:	6523      	str	r3, [r4, #80]	; 0x50
 800163e:	4b13      	ldr	r3, [pc, #76]	; (800168c <__sinit+0x68>)
 8001640:	4a13      	ldr	r2, [pc, #76]	; (8001690 <__sinit+0x6c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	62a2      	str	r2, [r4, #40]	; 0x28
 8001646:	42a3      	cmp	r3, r4
 8001648:	bf04      	itt	eq
 800164a:	2301      	moveq	r3, #1
 800164c:	61a3      	streq	r3, [r4, #24]
 800164e:	4620      	mov	r0, r4
 8001650:	f000 f820 	bl	8001694 <__sfp>
 8001654:	6060      	str	r0, [r4, #4]
 8001656:	4620      	mov	r0, r4
 8001658:	f000 f81c 	bl	8001694 <__sfp>
 800165c:	60a0      	str	r0, [r4, #8]
 800165e:	4620      	mov	r0, r4
 8001660:	f000 f818 	bl	8001694 <__sfp>
 8001664:	2200      	movs	r2, #0
 8001666:	60e0      	str	r0, [r4, #12]
 8001668:	2104      	movs	r1, #4
 800166a:	6860      	ldr	r0, [r4, #4]
 800166c:	f7ff ff82 	bl	8001574 <std>
 8001670:	68a0      	ldr	r0, [r4, #8]
 8001672:	2201      	movs	r2, #1
 8001674:	2109      	movs	r1, #9
 8001676:	f7ff ff7d 	bl	8001574 <std>
 800167a:	68e0      	ldr	r0, [r4, #12]
 800167c:	2202      	movs	r2, #2
 800167e:	2112      	movs	r1, #18
 8001680:	f7ff ff78 	bl	8001574 <std>
 8001684:	2301      	movs	r3, #1
 8001686:	61a3      	str	r3, [r4, #24]
 8001688:	e7d2      	b.n	8001630 <__sinit+0xc>
 800168a:	bf00      	nop
 800168c:	08002768 	.word	0x08002768
 8001690:	080015bd 	.word	0x080015bd

08001694 <__sfp>:
 8001694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001696:	4607      	mov	r7, r0
 8001698:	f7ff ffac 	bl	80015f4 <__sfp_lock_acquire>
 800169c:	4b1e      	ldr	r3, [pc, #120]	; (8001718 <__sfp+0x84>)
 800169e:	681e      	ldr	r6, [r3, #0]
 80016a0:	69b3      	ldr	r3, [r6, #24]
 80016a2:	b913      	cbnz	r3, 80016aa <__sfp+0x16>
 80016a4:	4630      	mov	r0, r6
 80016a6:	f7ff ffbd 	bl	8001624 <__sinit>
 80016aa:	3648      	adds	r6, #72	; 0x48
 80016ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80016b0:	3b01      	subs	r3, #1
 80016b2:	d503      	bpl.n	80016bc <__sfp+0x28>
 80016b4:	6833      	ldr	r3, [r6, #0]
 80016b6:	b30b      	cbz	r3, 80016fc <__sfp+0x68>
 80016b8:	6836      	ldr	r6, [r6, #0]
 80016ba:	e7f7      	b.n	80016ac <__sfp+0x18>
 80016bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80016c0:	b9d5      	cbnz	r5, 80016f8 <__sfp+0x64>
 80016c2:	4b16      	ldr	r3, [pc, #88]	; (800171c <__sfp+0x88>)
 80016c4:	60e3      	str	r3, [r4, #12]
 80016c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80016ca:	6665      	str	r5, [r4, #100]	; 0x64
 80016cc:	f000 f847 	bl	800175e <__retarget_lock_init_recursive>
 80016d0:	f7ff ff96 	bl	8001600 <__sfp_lock_release>
 80016d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80016d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80016dc:	6025      	str	r5, [r4, #0]
 80016de:	61a5      	str	r5, [r4, #24]
 80016e0:	2208      	movs	r2, #8
 80016e2:	4629      	mov	r1, r5
 80016e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80016e8:	f7ff fd30 	bl	800114c <memset>
 80016ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80016f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80016f4:	4620      	mov	r0, r4
 80016f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016f8:	3468      	adds	r4, #104	; 0x68
 80016fa:	e7d9      	b.n	80016b0 <__sfp+0x1c>
 80016fc:	2104      	movs	r1, #4
 80016fe:	4638      	mov	r0, r7
 8001700:	f7ff ff62 	bl	80015c8 <__sfmoreglue>
 8001704:	4604      	mov	r4, r0
 8001706:	6030      	str	r0, [r6, #0]
 8001708:	2800      	cmp	r0, #0
 800170a:	d1d5      	bne.n	80016b8 <__sfp+0x24>
 800170c:	f7ff ff78 	bl	8001600 <__sfp_lock_release>
 8001710:	230c      	movs	r3, #12
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	e7ee      	b.n	80016f4 <__sfp+0x60>
 8001716:	bf00      	nop
 8001718:	08002768 	.word	0x08002768
 800171c:	ffff0001 	.word	0xffff0001

08001720 <_fwalk_reent>:
 8001720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001724:	4606      	mov	r6, r0
 8001726:	4688      	mov	r8, r1
 8001728:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800172c:	2700      	movs	r7, #0
 800172e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001732:	f1b9 0901 	subs.w	r9, r9, #1
 8001736:	d505      	bpl.n	8001744 <_fwalk_reent+0x24>
 8001738:	6824      	ldr	r4, [r4, #0]
 800173a:	2c00      	cmp	r4, #0
 800173c:	d1f7      	bne.n	800172e <_fwalk_reent+0xe>
 800173e:	4638      	mov	r0, r7
 8001740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001744:	89ab      	ldrh	r3, [r5, #12]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d907      	bls.n	800175a <_fwalk_reent+0x3a>
 800174a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800174e:	3301      	adds	r3, #1
 8001750:	d003      	beq.n	800175a <_fwalk_reent+0x3a>
 8001752:	4629      	mov	r1, r5
 8001754:	4630      	mov	r0, r6
 8001756:	47c0      	blx	r8
 8001758:	4307      	orrs	r7, r0
 800175a:	3568      	adds	r5, #104	; 0x68
 800175c:	e7e9      	b.n	8001732 <_fwalk_reent+0x12>

0800175e <__retarget_lock_init_recursive>:
 800175e:	4770      	bx	lr

08001760 <__retarget_lock_acquire_recursive>:
 8001760:	4770      	bx	lr

08001762 <__retarget_lock_release_recursive>:
 8001762:	4770      	bx	lr

08001764 <__swhatbuf_r>:
 8001764:	b570      	push	{r4, r5, r6, lr}
 8001766:	460e      	mov	r6, r1
 8001768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800176c:	2900      	cmp	r1, #0
 800176e:	b096      	sub	sp, #88	; 0x58
 8001770:	4614      	mov	r4, r2
 8001772:	461d      	mov	r5, r3
 8001774:	da08      	bge.n	8001788 <__swhatbuf_r+0x24>
 8001776:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800177a:	2200      	movs	r2, #0
 800177c:	602a      	str	r2, [r5, #0]
 800177e:	061a      	lsls	r2, r3, #24
 8001780:	d410      	bmi.n	80017a4 <__swhatbuf_r+0x40>
 8001782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001786:	e00e      	b.n	80017a6 <__swhatbuf_r+0x42>
 8001788:	466a      	mov	r2, sp
 800178a:	f000 fc91 	bl	80020b0 <_fstat_r>
 800178e:	2800      	cmp	r0, #0
 8001790:	dbf1      	blt.n	8001776 <__swhatbuf_r+0x12>
 8001792:	9a01      	ldr	r2, [sp, #4]
 8001794:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001798:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800179c:	425a      	negs	r2, r3
 800179e:	415a      	adcs	r2, r3
 80017a0:	602a      	str	r2, [r5, #0]
 80017a2:	e7ee      	b.n	8001782 <__swhatbuf_r+0x1e>
 80017a4:	2340      	movs	r3, #64	; 0x40
 80017a6:	2000      	movs	r0, #0
 80017a8:	6023      	str	r3, [r4, #0]
 80017aa:	b016      	add	sp, #88	; 0x58
 80017ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080017b0 <__smakebuf_r>:
 80017b0:	898b      	ldrh	r3, [r1, #12]
 80017b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80017b4:	079d      	lsls	r5, r3, #30
 80017b6:	4606      	mov	r6, r0
 80017b8:	460c      	mov	r4, r1
 80017ba:	d507      	bpl.n	80017cc <__smakebuf_r+0x1c>
 80017bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80017c0:	6023      	str	r3, [r4, #0]
 80017c2:	6123      	str	r3, [r4, #16]
 80017c4:	2301      	movs	r3, #1
 80017c6:	6163      	str	r3, [r4, #20]
 80017c8:	b002      	add	sp, #8
 80017ca:	bd70      	pop	{r4, r5, r6, pc}
 80017cc:	ab01      	add	r3, sp, #4
 80017ce:	466a      	mov	r2, sp
 80017d0:	f7ff ffc8 	bl	8001764 <__swhatbuf_r>
 80017d4:	9900      	ldr	r1, [sp, #0]
 80017d6:	4605      	mov	r5, r0
 80017d8:	4630      	mov	r0, r6
 80017da:	f000 f893 	bl	8001904 <_malloc_r>
 80017de:	b948      	cbnz	r0, 80017f4 <__smakebuf_r+0x44>
 80017e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80017e4:	059a      	lsls	r2, r3, #22
 80017e6:	d4ef      	bmi.n	80017c8 <__smakebuf_r+0x18>
 80017e8:	f023 0303 	bic.w	r3, r3, #3
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	81a3      	strh	r3, [r4, #12]
 80017f2:	e7e3      	b.n	80017bc <__smakebuf_r+0xc>
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <__smakebuf_r+0x7c>)
 80017f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80017f8:	89a3      	ldrh	r3, [r4, #12]
 80017fa:	6020      	str	r0, [r4, #0]
 80017fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001800:	81a3      	strh	r3, [r4, #12]
 8001802:	9b00      	ldr	r3, [sp, #0]
 8001804:	6163      	str	r3, [r4, #20]
 8001806:	9b01      	ldr	r3, [sp, #4]
 8001808:	6120      	str	r0, [r4, #16]
 800180a:	b15b      	cbz	r3, 8001824 <__smakebuf_r+0x74>
 800180c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001810:	4630      	mov	r0, r6
 8001812:	f000 fc5f 	bl	80020d4 <_isatty_r>
 8001816:	b128      	cbz	r0, 8001824 <__smakebuf_r+0x74>
 8001818:	89a3      	ldrh	r3, [r4, #12]
 800181a:	f023 0303 	bic.w	r3, r3, #3
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	81a3      	strh	r3, [r4, #12]
 8001824:	89a0      	ldrh	r0, [r4, #12]
 8001826:	4305      	orrs	r5, r0
 8001828:	81a5      	strh	r5, [r4, #12]
 800182a:	e7cd      	b.n	80017c8 <__smakebuf_r+0x18>
 800182c:	080015bd 	.word	0x080015bd

08001830 <_free_r>:
 8001830:	b538      	push	{r3, r4, r5, lr}
 8001832:	4605      	mov	r5, r0
 8001834:	2900      	cmp	r1, #0
 8001836:	d041      	beq.n	80018bc <_free_r+0x8c>
 8001838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800183c:	1f0c      	subs	r4, r1, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	bfb8      	it	lt
 8001842:	18e4      	addlt	r4, r4, r3
 8001844:	f000 fc68 	bl	8002118 <__malloc_lock>
 8001848:	4a1d      	ldr	r2, [pc, #116]	; (80018c0 <_free_r+0x90>)
 800184a:	6813      	ldr	r3, [r2, #0]
 800184c:	b933      	cbnz	r3, 800185c <_free_r+0x2c>
 800184e:	6063      	str	r3, [r4, #4]
 8001850:	6014      	str	r4, [r2, #0]
 8001852:	4628      	mov	r0, r5
 8001854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001858:	f000 bc64 	b.w	8002124 <__malloc_unlock>
 800185c:	42a3      	cmp	r3, r4
 800185e:	d908      	bls.n	8001872 <_free_r+0x42>
 8001860:	6820      	ldr	r0, [r4, #0]
 8001862:	1821      	adds	r1, r4, r0
 8001864:	428b      	cmp	r3, r1
 8001866:	bf01      	itttt	eq
 8001868:	6819      	ldreq	r1, [r3, #0]
 800186a:	685b      	ldreq	r3, [r3, #4]
 800186c:	1809      	addeq	r1, r1, r0
 800186e:	6021      	streq	r1, [r4, #0]
 8001870:	e7ed      	b.n	800184e <_free_r+0x1e>
 8001872:	461a      	mov	r2, r3
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	b10b      	cbz	r3, 800187c <_free_r+0x4c>
 8001878:	42a3      	cmp	r3, r4
 800187a:	d9fa      	bls.n	8001872 <_free_r+0x42>
 800187c:	6811      	ldr	r1, [r2, #0]
 800187e:	1850      	adds	r0, r2, r1
 8001880:	42a0      	cmp	r0, r4
 8001882:	d10b      	bne.n	800189c <_free_r+0x6c>
 8001884:	6820      	ldr	r0, [r4, #0]
 8001886:	4401      	add	r1, r0
 8001888:	1850      	adds	r0, r2, r1
 800188a:	4283      	cmp	r3, r0
 800188c:	6011      	str	r1, [r2, #0]
 800188e:	d1e0      	bne.n	8001852 <_free_r+0x22>
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	6053      	str	r3, [r2, #4]
 8001896:	4401      	add	r1, r0
 8001898:	6011      	str	r1, [r2, #0]
 800189a:	e7da      	b.n	8001852 <_free_r+0x22>
 800189c:	d902      	bls.n	80018a4 <_free_r+0x74>
 800189e:	230c      	movs	r3, #12
 80018a0:	602b      	str	r3, [r5, #0]
 80018a2:	e7d6      	b.n	8001852 <_free_r+0x22>
 80018a4:	6820      	ldr	r0, [r4, #0]
 80018a6:	1821      	adds	r1, r4, r0
 80018a8:	428b      	cmp	r3, r1
 80018aa:	bf04      	itt	eq
 80018ac:	6819      	ldreq	r1, [r3, #0]
 80018ae:	685b      	ldreq	r3, [r3, #4]
 80018b0:	6063      	str	r3, [r4, #4]
 80018b2:	bf04      	itt	eq
 80018b4:	1809      	addeq	r1, r1, r0
 80018b6:	6021      	streq	r1, [r4, #0]
 80018b8:	6054      	str	r4, [r2, #4]
 80018ba:	e7ca      	b.n	8001852 <_free_r+0x22>
 80018bc:	bd38      	pop	{r3, r4, r5, pc}
 80018be:	bf00      	nop
 80018c0:	20000090 	.word	0x20000090

080018c4 <sbrk_aligned>:
 80018c4:	b570      	push	{r4, r5, r6, lr}
 80018c6:	4e0e      	ldr	r6, [pc, #56]	; (8001900 <sbrk_aligned+0x3c>)
 80018c8:	460c      	mov	r4, r1
 80018ca:	6831      	ldr	r1, [r6, #0]
 80018cc:	4605      	mov	r5, r0
 80018ce:	b911      	cbnz	r1, 80018d6 <sbrk_aligned+0x12>
 80018d0:	f000 fb78 	bl	8001fc4 <_sbrk_r>
 80018d4:	6030      	str	r0, [r6, #0]
 80018d6:	4621      	mov	r1, r4
 80018d8:	4628      	mov	r0, r5
 80018da:	f000 fb73 	bl	8001fc4 <_sbrk_r>
 80018de:	1c43      	adds	r3, r0, #1
 80018e0:	d00a      	beq.n	80018f8 <sbrk_aligned+0x34>
 80018e2:	1cc4      	adds	r4, r0, #3
 80018e4:	f024 0403 	bic.w	r4, r4, #3
 80018e8:	42a0      	cmp	r0, r4
 80018ea:	d007      	beq.n	80018fc <sbrk_aligned+0x38>
 80018ec:	1a21      	subs	r1, r4, r0
 80018ee:	4628      	mov	r0, r5
 80018f0:	f000 fb68 	bl	8001fc4 <_sbrk_r>
 80018f4:	3001      	adds	r0, #1
 80018f6:	d101      	bne.n	80018fc <sbrk_aligned+0x38>
 80018f8:	f04f 34ff 	mov.w	r4, #4294967295
 80018fc:	4620      	mov	r0, r4
 80018fe:	bd70      	pop	{r4, r5, r6, pc}
 8001900:	20000094 	.word	0x20000094

08001904 <_malloc_r>:
 8001904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001908:	1ccd      	adds	r5, r1, #3
 800190a:	f025 0503 	bic.w	r5, r5, #3
 800190e:	3508      	adds	r5, #8
 8001910:	2d0c      	cmp	r5, #12
 8001912:	bf38      	it	cc
 8001914:	250c      	movcc	r5, #12
 8001916:	2d00      	cmp	r5, #0
 8001918:	4607      	mov	r7, r0
 800191a:	db01      	blt.n	8001920 <_malloc_r+0x1c>
 800191c:	42a9      	cmp	r1, r5
 800191e:	d905      	bls.n	800192c <_malloc_r+0x28>
 8001920:	230c      	movs	r3, #12
 8001922:	603b      	str	r3, [r7, #0]
 8001924:	2600      	movs	r6, #0
 8001926:	4630      	mov	r0, r6
 8001928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800192c:	4e2e      	ldr	r6, [pc, #184]	; (80019e8 <_malloc_r+0xe4>)
 800192e:	f000 fbf3 	bl	8002118 <__malloc_lock>
 8001932:	6833      	ldr	r3, [r6, #0]
 8001934:	461c      	mov	r4, r3
 8001936:	bb34      	cbnz	r4, 8001986 <_malloc_r+0x82>
 8001938:	4629      	mov	r1, r5
 800193a:	4638      	mov	r0, r7
 800193c:	f7ff ffc2 	bl	80018c4 <sbrk_aligned>
 8001940:	1c43      	adds	r3, r0, #1
 8001942:	4604      	mov	r4, r0
 8001944:	d14d      	bne.n	80019e2 <_malloc_r+0xde>
 8001946:	6834      	ldr	r4, [r6, #0]
 8001948:	4626      	mov	r6, r4
 800194a:	2e00      	cmp	r6, #0
 800194c:	d140      	bne.n	80019d0 <_malloc_r+0xcc>
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	4631      	mov	r1, r6
 8001952:	4638      	mov	r0, r7
 8001954:	eb04 0803 	add.w	r8, r4, r3
 8001958:	f000 fb34 	bl	8001fc4 <_sbrk_r>
 800195c:	4580      	cmp	r8, r0
 800195e:	d13a      	bne.n	80019d6 <_malloc_r+0xd2>
 8001960:	6821      	ldr	r1, [r4, #0]
 8001962:	3503      	adds	r5, #3
 8001964:	1a6d      	subs	r5, r5, r1
 8001966:	f025 0503 	bic.w	r5, r5, #3
 800196a:	3508      	adds	r5, #8
 800196c:	2d0c      	cmp	r5, #12
 800196e:	bf38      	it	cc
 8001970:	250c      	movcc	r5, #12
 8001972:	4629      	mov	r1, r5
 8001974:	4638      	mov	r0, r7
 8001976:	f7ff ffa5 	bl	80018c4 <sbrk_aligned>
 800197a:	3001      	adds	r0, #1
 800197c:	d02b      	beq.n	80019d6 <_malloc_r+0xd2>
 800197e:	6823      	ldr	r3, [r4, #0]
 8001980:	442b      	add	r3, r5
 8001982:	6023      	str	r3, [r4, #0]
 8001984:	e00e      	b.n	80019a4 <_malloc_r+0xa0>
 8001986:	6822      	ldr	r2, [r4, #0]
 8001988:	1b52      	subs	r2, r2, r5
 800198a:	d41e      	bmi.n	80019ca <_malloc_r+0xc6>
 800198c:	2a0b      	cmp	r2, #11
 800198e:	d916      	bls.n	80019be <_malloc_r+0xba>
 8001990:	1961      	adds	r1, r4, r5
 8001992:	42a3      	cmp	r3, r4
 8001994:	6025      	str	r5, [r4, #0]
 8001996:	bf18      	it	ne
 8001998:	6059      	strne	r1, [r3, #4]
 800199a:	6863      	ldr	r3, [r4, #4]
 800199c:	bf08      	it	eq
 800199e:	6031      	streq	r1, [r6, #0]
 80019a0:	5162      	str	r2, [r4, r5]
 80019a2:	604b      	str	r3, [r1, #4]
 80019a4:	4638      	mov	r0, r7
 80019a6:	f104 060b 	add.w	r6, r4, #11
 80019aa:	f000 fbbb 	bl	8002124 <__malloc_unlock>
 80019ae:	f026 0607 	bic.w	r6, r6, #7
 80019b2:	1d23      	adds	r3, r4, #4
 80019b4:	1af2      	subs	r2, r6, r3
 80019b6:	d0b6      	beq.n	8001926 <_malloc_r+0x22>
 80019b8:	1b9b      	subs	r3, r3, r6
 80019ba:	50a3      	str	r3, [r4, r2]
 80019bc:	e7b3      	b.n	8001926 <_malloc_r+0x22>
 80019be:	6862      	ldr	r2, [r4, #4]
 80019c0:	42a3      	cmp	r3, r4
 80019c2:	bf0c      	ite	eq
 80019c4:	6032      	streq	r2, [r6, #0]
 80019c6:	605a      	strne	r2, [r3, #4]
 80019c8:	e7ec      	b.n	80019a4 <_malloc_r+0xa0>
 80019ca:	4623      	mov	r3, r4
 80019cc:	6864      	ldr	r4, [r4, #4]
 80019ce:	e7b2      	b.n	8001936 <_malloc_r+0x32>
 80019d0:	4634      	mov	r4, r6
 80019d2:	6876      	ldr	r6, [r6, #4]
 80019d4:	e7b9      	b.n	800194a <_malloc_r+0x46>
 80019d6:	230c      	movs	r3, #12
 80019d8:	603b      	str	r3, [r7, #0]
 80019da:	4638      	mov	r0, r7
 80019dc:	f000 fba2 	bl	8002124 <__malloc_unlock>
 80019e0:	e7a1      	b.n	8001926 <_malloc_r+0x22>
 80019e2:	6025      	str	r5, [r4, #0]
 80019e4:	e7de      	b.n	80019a4 <_malloc_r+0xa0>
 80019e6:	bf00      	nop
 80019e8:	20000090 	.word	0x20000090

080019ec <__sfputc_r>:
 80019ec:	6893      	ldr	r3, [r2, #8]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	b410      	push	{r4}
 80019f4:	6093      	str	r3, [r2, #8]
 80019f6:	da07      	bge.n	8001a08 <__sfputc_r+0x1c>
 80019f8:	6994      	ldr	r4, [r2, #24]
 80019fa:	42a3      	cmp	r3, r4
 80019fc:	db01      	blt.n	8001a02 <__sfputc_r+0x16>
 80019fe:	290a      	cmp	r1, #10
 8001a00:	d102      	bne.n	8001a08 <__sfputc_r+0x1c>
 8001a02:	bc10      	pop	{r4}
 8001a04:	f7ff bc38 	b.w	8001278 <__swbuf_r>
 8001a08:	6813      	ldr	r3, [r2, #0]
 8001a0a:	1c58      	adds	r0, r3, #1
 8001a0c:	6010      	str	r0, [r2, #0]
 8001a0e:	7019      	strb	r1, [r3, #0]
 8001a10:	4608      	mov	r0, r1
 8001a12:	bc10      	pop	{r4}
 8001a14:	4770      	bx	lr

08001a16 <__sfputs_r>:
 8001a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a18:	4606      	mov	r6, r0
 8001a1a:	460f      	mov	r7, r1
 8001a1c:	4614      	mov	r4, r2
 8001a1e:	18d5      	adds	r5, r2, r3
 8001a20:	42ac      	cmp	r4, r5
 8001a22:	d101      	bne.n	8001a28 <__sfputs_r+0x12>
 8001a24:	2000      	movs	r0, #0
 8001a26:	e007      	b.n	8001a38 <__sfputs_r+0x22>
 8001a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a2c:	463a      	mov	r2, r7
 8001a2e:	4630      	mov	r0, r6
 8001a30:	f7ff ffdc 	bl	80019ec <__sfputc_r>
 8001a34:	1c43      	adds	r3, r0, #1
 8001a36:	d1f3      	bne.n	8001a20 <__sfputs_r+0xa>
 8001a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001a3c <_vfiprintf_r>:
 8001a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a40:	460d      	mov	r5, r1
 8001a42:	b09d      	sub	sp, #116	; 0x74
 8001a44:	4614      	mov	r4, r2
 8001a46:	4698      	mov	r8, r3
 8001a48:	4606      	mov	r6, r0
 8001a4a:	b118      	cbz	r0, 8001a54 <_vfiprintf_r+0x18>
 8001a4c:	6983      	ldr	r3, [r0, #24]
 8001a4e:	b90b      	cbnz	r3, 8001a54 <_vfiprintf_r+0x18>
 8001a50:	f7ff fde8 	bl	8001624 <__sinit>
 8001a54:	4b89      	ldr	r3, [pc, #548]	; (8001c7c <_vfiprintf_r+0x240>)
 8001a56:	429d      	cmp	r5, r3
 8001a58:	d11b      	bne.n	8001a92 <_vfiprintf_r+0x56>
 8001a5a:	6875      	ldr	r5, [r6, #4]
 8001a5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001a5e:	07d9      	lsls	r1, r3, #31
 8001a60:	d405      	bmi.n	8001a6e <_vfiprintf_r+0x32>
 8001a62:	89ab      	ldrh	r3, [r5, #12]
 8001a64:	059a      	lsls	r2, r3, #22
 8001a66:	d402      	bmi.n	8001a6e <_vfiprintf_r+0x32>
 8001a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001a6a:	f7ff fe79 	bl	8001760 <__retarget_lock_acquire_recursive>
 8001a6e:	89ab      	ldrh	r3, [r5, #12]
 8001a70:	071b      	lsls	r3, r3, #28
 8001a72:	d501      	bpl.n	8001a78 <_vfiprintf_r+0x3c>
 8001a74:	692b      	ldr	r3, [r5, #16]
 8001a76:	b9eb      	cbnz	r3, 8001ab4 <_vfiprintf_r+0x78>
 8001a78:	4629      	mov	r1, r5
 8001a7a:	4630      	mov	r0, r6
 8001a7c:	f7ff fc4e 	bl	800131c <__swsetup_r>
 8001a80:	b1c0      	cbz	r0, 8001ab4 <_vfiprintf_r+0x78>
 8001a82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001a84:	07dc      	lsls	r4, r3, #31
 8001a86:	d50e      	bpl.n	8001aa6 <_vfiprintf_r+0x6a>
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	b01d      	add	sp, #116	; 0x74
 8001a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a92:	4b7b      	ldr	r3, [pc, #492]	; (8001c80 <_vfiprintf_r+0x244>)
 8001a94:	429d      	cmp	r5, r3
 8001a96:	d101      	bne.n	8001a9c <_vfiprintf_r+0x60>
 8001a98:	68b5      	ldr	r5, [r6, #8]
 8001a9a:	e7df      	b.n	8001a5c <_vfiprintf_r+0x20>
 8001a9c:	4b79      	ldr	r3, [pc, #484]	; (8001c84 <_vfiprintf_r+0x248>)
 8001a9e:	429d      	cmp	r5, r3
 8001aa0:	bf08      	it	eq
 8001aa2:	68f5      	ldreq	r5, [r6, #12]
 8001aa4:	e7da      	b.n	8001a5c <_vfiprintf_r+0x20>
 8001aa6:	89ab      	ldrh	r3, [r5, #12]
 8001aa8:	0598      	lsls	r0, r3, #22
 8001aaa:	d4ed      	bmi.n	8001a88 <_vfiprintf_r+0x4c>
 8001aac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001aae:	f7ff fe58 	bl	8001762 <__retarget_lock_release_recursive>
 8001ab2:	e7e9      	b.n	8001a88 <_vfiprintf_r+0x4c>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8001ab8:	2320      	movs	r3, #32
 8001aba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001abe:	f8cd 800c 	str.w	r8, [sp, #12]
 8001ac2:	2330      	movs	r3, #48	; 0x30
 8001ac4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001c88 <_vfiprintf_r+0x24c>
 8001ac8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001acc:	f04f 0901 	mov.w	r9, #1
 8001ad0:	4623      	mov	r3, r4
 8001ad2:	469a      	mov	sl, r3
 8001ad4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001ad8:	b10a      	cbz	r2, 8001ade <_vfiprintf_r+0xa2>
 8001ada:	2a25      	cmp	r2, #37	; 0x25
 8001adc:	d1f9      	bne.n	8001ad2 <_vfiprintf_r+0x96>
 8001ade:	ebba 0b04 	subs.w	fp, sl, r4
 8001ae2:	d00b      	beq.n	8001afc <_vfiprintf_r+0xc0>
 8001ae4:	465b      	mov	r3, fp
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	4629      	mov	r1, r5
 8001aea:	4630      	mov	r0, r6
 8001aec:	f7ff ff93 	bl	8001a16 <__sfputs_r>
 8001af0:	3001      	adds	r0, #1
 8001af2:	f000 80aa 	beq.w	8001c4a <_vfiprintf_r+0x20e>
 8001af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001af8:	445a      	add	r2, fp
 8001afa:	9209      	str	r2, [sp, #36]	; 0x24
 8001afc:	f89a 3000 	ldrb.w	r3, [sl]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f000 80a2 	beq.w	8001c4a <_vfiprintf_r+0x20e>
 8001b06:	2300      	movs	r3, #0
 8001b08:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001b10:	f10a 0a01 	add.w	sl, sl, #1
 8001b14:	9304      	str	r3, [sp, #16]
 8001b16:	9307      	str	r3, [sp, #28]
 8001b18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001b1c:	931a      	str	r3, [sp, #104]	; 0x68
 8001b1e:	4654      	mov	r4, sl
 8001b20:	2205      	movs	r2, #5
 8001b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b26:	4858      	ldr	r0, [pc, #352]	; (8001c88 <_vfiprintf_r+0x24c>)
 8001b28:	f7fe fb62 	bl	80001f0 <memchr>
 8001b2c:	9a04      	ldr	r2, [sp, #16]
 8001b2e:	b9d8      	cbnz	r0, 8001b68 <_vfiprintf_r+0x12c>
 8001b30:	06d1      	lsls	r1, r2, #27
 8001b32:	bf44      	itt	mi
 8001b34:	2320      	movmi	r3, #32
 8001b36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001b3a:	0713      	lsls	r3, r2, #28
 8001b3c:	bf44      	itt	mi
 8001b3e:	232b      	movmi	r3, #43	; 0x2b
 8001b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001b44:	f89a 3000 	ldrb.w	r3, [sl]
 8001b48:	2b2a      	cmp	r3, #42	; 0x2a
 8001b4a:	d015      	beq.n	8001b78 <_vfiprintf_r+0x13c>
 8001b4c:	9a07      	ldr	r2, [sp, #28]
 8001b4e:	4654      	mov	r4, sl
 8001b50:	2000      	movs	r0, #0
 8001b52:	f04f 0c0a 	mov.w	ip, #10
 8001b56:	4621      	mov	r1, r4
 8001b58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001b5c:	3b30      	subs	r3, #48	; 0x30
 8001b5e:	2b09      	cmp	r3, #9
 8001b60:	d94e      	bls.n	8001c00 <_vfiprintf_r+0x1c4>
 8001b62:	b1b0      	cbz	r0, 8001b92 <_vfiprintf_r+0x156>
 8001b64:	9207      	str	r2, [sp, #28]
 8001b66:	e014      	b.n	8001b92 <_vfiprintf_r+0x156>
 8001b68:	eba0 0308 	sub.w	r3, r0, r8
 8001b6c:	fa09 f303 	lsl.w	r3, r9, r3
 8001b70:	4313      	orrs	r3, r2
 8001b72:	9304      	str	r3, [sp, #16]
 8001b74:	46a2      	mov	sl, r4
 8001b76:	e7d2      	b.n	8001b1e <_vfiprintf_r+0xe2>
 8001b78:	9b03      	ldr	r3, [sp, #12]
 8001b7a:	1d19      	adds	r1, r3, #4
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	9103      	str	r1, [sp, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	bfbb      	ittet	lt
 8001b84:	425b      	neglt	r3, r3
 8001b86:	f042 0202 	orrlt.w	r2, r2, #2
 8001b8a:	9307      	strge	r3, [sp, #28]
 8001b8c:	9307      	strlt	r3, [sp, #28]
 8001b8e:	bfb8      	it	lt
 8001b90:	9204      	strlt	r2, [sp, #16]
 8001b92:	7823      	ldrb	r3, [r4, #0]
 8001b94:	2b2e      	cmp	r3, #46	; 0x2e
 8001b96:	d10c      	bne.n	8001bb2 <_vfiprintf_r+0x176>
 8001b98:	7863      	ldrb	r3, [r4, #1]
 8001b9a:	2b2a      	cmp	r3, #42	; 0x2a
 8001b9c:	d135      	bne.n	8001c0a <_vfiprintf_r+0x1ce>
 8001b9e:	9b03      	ldr	r3, [sp, #12]
 8001ba0:	1d1a      	adds	r2, r3, #4
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	9203      	str	r2, [sp, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	bfb8      	it	lt
 8001baa:	f04f 33ff 	movlt.w	r3, #4294967295
 8001bae:	3402      	adds	r4, #2
 8001bb0:	9305      	str	r3, [sp, #20]
 8001bb2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001c8c <_vfiprintf_r+0x250>
 8001bb6:	7821      	ldrb	r1, [r4, #0]
 8001bb8:	2203      	movs	r2, #3
 8001bba:	4650      	mov	r0, sl
 8001bbc:	f7fe fb18 	bl	80001f0 <memchr>
 8001bc0:	b140      	cbz	r0, 8001bd4 <_vfiprintf_r+0x198>
 8001bc2:	2340      	movs	r3, #64	; 0x40
 8001bc4:	eba0 000a 	sub.w	r0, r0, sl
 8001bc8:	fa03 f000 	lsl.w	r0, r3, r0
 8001bcc:	9b04      	ldr	r3, [sp, #16]
 8001bce:	4303      	orrs	r3, r0
 8001bd0:	3401      	adds	r4, #1
 8001bd2:	9304      	str	r3, [sp, #16]
 8001bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bd8:	482d      	ldr	r0, [pc, #180]	; (8001c90 <_vfiprintf_r+0x254>)
 8001bda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001bde:	2206      	movs	r2, #6
 8001be0:	f7fe fb06 	bl	80001f0 <memchr>
 8001be4:	2800      	cmp	r0, #0
 8001be6:	d03f      	beq.n	8001c68 <_vfiprintf_r+0x22c>
 8001be8:	4b2a      	ldr	r3, [pc, #168]	; (8001c94 <_vfiprintf_r+0x258>)
 8001bea:	bb1b      	cbnz	r3, 8001c34 <_vfiprintf_r+0x1f8>
 8001bec:	9b03      	ldr	r3, [sp, #12]
 8001bee:	3307      	adds	r3, #7
 8001bf0:	f023 0307 	bic.w	r3, r3, #7
 8001bf4:	3308      	adds	r3, #8
 8001bf6:	9303      	str	r3, [sp, #12]
 8001bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001bfa:	443b      	add	r3, r7
 8001bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8001bfe:	e767      	b.n	8001ad0 <_vfiprintf_r+0x94>
 8001c00:	fb0c 3202 	mla	r2, ip, r2, r3
 8001c04:	460c      	mov	r4, r1
 8001c06:	2001      	movs	r0, #1
 8001c08:	e7a5      	b.n	8001b56 <_vfiprintf_r+0x11a>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	3401      	adds	r4, #1
 8001c0e:	9305      	str	r3, [sp, #20]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f04f 0c0a 	mov.w	ip, #10
 8001c16:	4620      	mov	r0, r4
 8001c18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001c1c:	3a30      	subs	r2, #48	; 0x30
 8001c1e:	2a09      	cmp	r2, #9
 8001c20:	d903      	bls.n	8001c2a <_vfiprintf_r+0x1ee>
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0c5      	beq.n	8001bb2 <_vfiprintf_r+0x176>
 8001c26:	9105      	str	r1, [sp, #20]
 8001c28:	e7c3      	b.n	8001bb2 <_vfiprintf_r+0x176>
 8001c2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8001c2e:	4604      	mov	r4, r0
 8001c30:	2301      	movs	r3, #1
 8001c32:	e7f0      	b.n	8001c16 <_vfiprintf_r+0x1da>
 8001c34:	ab03      	add	r3, sp, #12
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	462a      	mov	r2, r5
 8001c3a:	4b17      	ldr	r3, [pc, #92]	; (8001c98 <_vfiprintf_r+0x25c>)
 8001c3c:	a904      	add	r1, sp, #16
 8001c3e:	4630      	mov	r0, r6
 8001c40:	f3af 8000 	nop.w
 8001c44:	4607      	mov	r7, r0
 8001c46:	1c78      	adds	r0, r7, #1
 8001c48:	d1d6      	bne.n	8001bf8 <_vfiprintf_r+0x1bc>
 8001c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c4c:	07d9      	lsls	r1, r3, #31
 8001c4e:	d405      	bmi.n	8001c5c <_vfiprintf_r+0x220>
 8001c50:	89ab      	ldrh	r3, [r5, #12]
 8001c52:	059a      	lsls	r2, r3, #22
 8001c54:	d402      	bmi.n	8001c5c <_vfiprintf_r+0x220>
 8001c56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c58:	f7ff fd83 	bl	8001762 <__retarget_lock_release_recursive>
 8001c5c:	89ab      	ldrh	r3, [r5, #12]
 8001c5e:	065b      	lsls	r3, r3, #25
 8001c60:	f53f af12 	bmi.w	8001a88 <_vfiprintf_r+0x4c>
 8001c64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001c66:	e711      	b.n	8001a8c <_vfiprintf_r+0x50>
 8001c68:	ab03      	add	r3, sp, #12
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	462a      	mov	r2, r5
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <_vfiprintf_r+0x25c>)
 8001c70:	a904      	add	r1, sp, #16
 8001c72:	4630      	mov	r0, r6
 8001c74:	f000 f880 	bl	8001d78 <_printf_i>
 8001c78:	e7e4      	b.n	8001c44 <_vfiprintf_r+0x208>
 8001c7a:	bf00      	nop
 8001c7c:	0800278c 	.word	0x0800278c
 8001c80:	080027ac 	.word	0x080027ac
 8001c84:	0800276c 	.word	0x0800276c
 8001c88:	080027cc 	.word	0x080027cc
 8001c8c:	080027d2 	.word	0x080027d2
 8001c90:	080027d6 	.word	0x080027d6
 8001c94:	00000000 	.word	0x00000000
 8001c98:	08001a17 	.word	0x08001a17

08001c9c <_printf_common>:
 8001c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ca0:	4616      	mov	r6, r2
 8001ca2:	4699      	mov	r9, r3
 8001ca4:	688a      	ldr	r2, [r1, #8]
 8001ca6:	690b      	ldr	r3, [r1, #16]
 8001ca8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001cac:	4293      	cmp	r3, r2
 8001cae:	bfb8      	it	lt
 8001cb0:	4613      	movlt	r3, r2
 8001cb2:	6033      	str	r3, [r6, #0]
 8001cb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001cb8:	4607      	mov	r7, r0
 8001cba:	460c      	mov	r4, r1
 8001cbc:	b10a      	cbz	r2, 8001cc2 <_printf_common+0x26>
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	6033      	str	r3, [r6, #0]
 8001cc2:	6823      	ldr	r3, [r4, #0]
 8001cc4:	0699      	lsls	r1, r3, #26
 8001cc6:	bf42      	ittt	mi
 8001cc8:	6833      	ldrmi	r3, [r6, #0]
 8001cca:	3302      	addmi	r3, #2
 8001ccc:	6033      	strmi	r3, [r6, #0]
 8001cce:	6825      	ldr	r5, [r4, #0]
 8001cd0:	f015 0506 	ands.w	r5, r5, #6
 8001cd4:	d106      	bne.n	8001ce4 <_printf_common+0x48>
 8001cd6:	f104 0a19 	add.w	sl, r4, #25
 8001cda:	68e3      	ldr	r3, [r4, #12]
 8001cdc:	6832      	ldr	r2, [r6, #0]
 8001cde:	1a9b      	subs	r3, r3, r2
 8001ce0:	42ab      	cmp	r3, r5
 8001ce2:	dc26      	bgt.n	8001d32 <_printf_common+0x96>
 8001ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001ce8:	1e13      	subs	r3, r2, #0
 8001cea:	6822      	ldr	r2, [r4, #0]
 8001cec:	bf18      	it	ne
 8001cee:	2301      	movne	r3, #1
 8001cf0:	0692      	lsls	r2, r2, #26
 8001cf2:	d42b      	bmi.n	8001d4c <_printf_common+0xb0>
 8001cf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001cf8:	4649      	mov	r1, r9
 8001cfa:	4638      	mov	r0, r7
 8001cfc:	47c0      	blx	r8
 8001cfe:	3001      	adds	r0, #1
 8001d00:	d01e      	beq.n	8001d40 <_printf_common+0xa4>
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	68e5      	ldr	r5, [r4, #12]
 8001d06:	6832      	ldr	r2, [r6, #0]
 8001d08:	f003 0306 	and.w	r3, r3, #6
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	bf08      	it	eq
 8001d10:	1aad      	subeq	r5, r5, r2
 8001d12:	68a3      	ldr	r3, [r4, #8]
 8001d14:	6922      	ldr	r2, [r4, #16]
 8001d16:	bf0c      	ite	eq
 8001d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d1c:	2500      	movne	r5, #0
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	bfc4      	itt	gt
 8001d22:	1a9b      	subgt	r3, r3, r2
 8001d24:	18ed      	addgt	r5, r5, r3
 8001d26:	2600      	movs	r6, #0
 8001d28:	341a      	adds	r4, #26
 8001d2a:	42b5      	cmp	r5, r6
 8001d2c:	d11a      	bne.n	8001d64 <_printf_common+0xc8>
 8001d2e:	2000      	movs	r0, #0
 8001d30:	e008      	b.n	8001d44 <_printf_common+0xa8>
 8001d32:	2301      	movs	r3, #1
 8001d34:	4652      	mov	r2, sl
 8001d36:	4649      	mov	r1, r9
 8001d38:	4638      	mov	r0, r7
 8001d3a:	47c0      	blx	r8
 8001d3c:	3001      	adds	r0, #1
 8001d3e:	d103      	bne.n	8001d48 <_printf_common+0xac>
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d48:	3501      	adds	r5, #1
 8001d4a:	e7c6      	b.n	8001cda <_printf_common+0x3e>
 8001d4c:	18e1      	adds	r1, r4, r3
 8001d4e:	1c5a      	adds	r2, r3, #1
 8001d50:	2030      	movs	r0, #48	; 0x30
 8001d52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001d56:	4422      	add	r2, r4
 8001d58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001d5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001d60:	3302      	adds	r3, #2
 8001d62:	e7c7      	b.n	8001cf4 <_printf_common+0x58>
 8001d64:	2301      	movs	r3, #1
 8001d66:	4622      	mov	r2, r4
 8001d68:	4649      	mov	r1, r9
 8001d6a:	4638      	mov	r0, r7
 8001d6c:	47c0      	blx	r8
 8001d6e:	3001      	adds	r0, #1
 8001d70:	d0e6      	beq.n	8001d40 <_printf_common+0xa4>
 8001d72:	3601      	adds	r6, #1
 8001d74:	e7d9      	b.n	8001d2a <_printf_common+0x8e>
	...

08001d78 <_printf_i>:
 8001d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d7c:	7e0f      	ldrb	r7, [r1, #24]
 8001d7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001d80:	2f78      	cmp	r7, #120	; 0x78
 8001d82:	4691      	mov	r9, r2
 8001d84:	4680      	mov	r8, r0
 8001d86:	460c      	mov	r4, r1
 8001d88:	469a      	mov	sl, r3
 8001d8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001d8e:	d807      	bhi.n	8001da0 <_printf_i+0x28>
 8001d90:	2f62      	cmp	r7, #98	; 0x62
 8001d92:	d80a      	bhi.n	8001daa <_printf_i+0x32>
 8001d94:	2f00      	cmp	r7, #0
 8001d96:	f000 80d8 	beq.w	8001f4a <_printf_i+0x1d2>
 8001d9a:	2f58      	cmp	r7, #88	; 0x58
 8001d9c:	f000 80a3 	beq.w	8001ee6 <_printf_i+0x16e>
 8001da0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001da4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001da8:	e03a      	b.n	8001e20 <_printf_i+0xa8>
 8001daa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001dae:	2b15      	cmp	r3, #21
 8001db0:	d8f6      	bhi.n	8001da0 <_printf_i+0x28>
 8001db2:	a101      	add	r1, pc, #4	; (adr r1, 8001db8 <_printf_i+0x40>)
 8001db4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001db8:	08001e11 	.word	0x08001e11
 8001dbc:	08001e25 	.word	0x08001e25
 8001dc0:	08001da1 	.word	0x08001da1
 8001dc4:	08001da1 	.word	0x08001da1
 8001dc8:	08001da1 	.word	0x08001da1
 8001dcc:	08001da1 	.word	0x08001da1
 8001dd0:	08001e25 	.word	0x08001e25
 8001dd4:	08001da1 	.word	0x08001da1
 8001dd8:	08001da1 	.word	0x08001da1
 8001ddc:	08001da1 	.word	0x08001da1
 8001de0:	08001da1 	.word	0x08001da1
 8001de4:	08001f31 	.word	0x08001f31
 8001de8:	08001e55 	.word	0x08001e55
 8001dec:	08001f13 	.word	0x08001f13
 8001df0:	08001da1 	.word	0x08001da1
 8001df4:	08001da1 	.word	0x08001da1
 8001df8:	08001f53 	.word	0x08001f53
 8001dfc:	08001da1 	.word	0x08001da1
 8001e00:	08001e55 	.word	0x08001e55
 8001e04:	08001da1 	.word	0x08001da1
 8001e08:	08001da1 	.word	0x08001da1
 8001e0c:	08001f1b 	.word	0x08001f1b
 8001e10:	682b      	ldr	r3, [r5, #0]
 8001e12:	1d1a      	adds	r2, r3, #4
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	602a      	str	r2, [r5, #0]
 8001e18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e20:	2301      	movs	r3, #1
 8001e22:	e0a3      	b.n	8001f6c <_printf_i+0x1f4>
 8001e24:	6820      	ldr	r0, [r4, #0]
 8001e26:	6829      	ldr	r1, [r5, #0]
 8001e28:	0606      	lsls	r6, r0, #24
 8001e2a:	f101 0304 	add.w	r3, r1, #4
 8001e2e:	d50a      	bpl.n	8001e46 <_printf_i+0xce>
 8001e30:	680e      	ldr	r6, [r1, #0]
 8001e32:	602b      	str	r3, [r5, #0]
 8001e34:	2e00      	cmp	r6, #0
 8001e36:	da03      	bge.n	8001e40 <_printf_i+0xc8>
 8001e38:	232d      	movs	r3, #45	; 0x2d
 8001e3a:	4276      	negs	r6, r6
 8001e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e40:	485e      	ldr	r0, [pc, #376]	; (8001fbc <_printf_i+0x244>)
 8001e42:	230a      	movs	r3, #10
 8001e44:	e019      	b.n	8001e7a <_printf_i+0x102>
 8001e46:	680e      	ldr	r6, [r1, #0]
 8001e48:	602b      	str	r3, [r5, #0]
 8001e4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e4e:	bf18      	it	ne
 8001e50:	b236      	sxthne	r6, r6
 8001e52:	e7ef      	b.n	8001e34 <_printf_i+0xbc>
 8001e54:	682b      	ldr	r3, [r5, #0]
 8001e56:	6820      	ldr	r0, [r4, #0]
 8001e58:	1d19      	adds	r1, r3, #4
 8001e5a:	6029      	str	r1, [r5, #0]
 8001e5c:	0601      	lsls	r1, r0, #24
 8001e5e:	d501      	bpl.n	8001e64 <_printf_i+0xec>
 8001e60:	681e      	ldr	r6, [r3, #0]
 8001e62:	e002      	b.n	8001e6a <_printf_i+0xf2>
 8001e64:	0646      	lsls	r6, r0, #25
 8001e66:	d5fb      	bpl.n	8001e60 <_printf_i+0xe8>
 8001e68:	881e      	ldrh	r6, [r3, #0]
 8001e6a:	4854      	ldr	r0, [pc, #336]	; (8001fbc <_printf_i+0x244>)
 8001e6c:	2f6f      	cmp	r7, #111	; 0x6f
 8001e6e:	bf0c      	ite	eq
 8001e70:	2308      	moveq	r3, #8
 8001e72:	230a      	movne	r3, #10
 8001e74:	2100      	movs	r1, #0
 8001e76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001e7a:	6865      	ldr	r5, [r4, #4]
 8001e7c:	60a5      	str	r5, [r4, #8]
 8001e7e:	2d00      	cmp	r5, #0
 8001e80:	bfa2      	ittt	ge
 8001e82:	6821      	ldrge	r1, [r4, #0]
 8001e84:	f021 0104 	bicge.w	r1, r1, #4
 8001e88:	6021      	strge	r1, [r4, #0]
 8001e8a:	b90e      	cbnz	r6, 8001e90 <_printf_i+0x118>
 8001e8c:	2d00      	cmp	r5, #0
 8001e8e:	d04d      	beq.n	8001f2c <_printf_i+0x1b4>
 8001e90:	4615      	mov	r5, r2
 8001e92:	fbb6 f1f3 	udiv	r1, r6, r3
 8001e96:	fb03 6711 	mls	r7, r3, r1, r6
 8001e9a:	5dc7      	ldrb	r7, [r0, r7]
 8001e9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001ea0:	4637      	mov	r7, r6
 8001ea2:	42bb      	cmp	r3, r7
 8001ea4:	460e      	mov	r6, r1
 8001ea6:	d9f4      	bls.n	8001e92 <_printf_i+0x11a>
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d10b      	bne.n	8001ec4 <_printf_i+0x14c>
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	07de      	lsls	r6, r3, #31
 8001eb0:	d508      	bpl.n	8001ec4 <_printf_i+0x14c>
 8001eb2:	6923      	ldr	r3, [r4, #16]
 8001eb4:	6861      	ldr	r1, [r4, #4]
 8001eb6:	4299      	cmp	r1, r3
 8001eb8:	bfde      	ittt	le
 8001eba:	2330      	movle	r3, #48	; 0x30
 8001ebc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001ec0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001ec4:	1b52      	subs	r2, r2, r5
 8001ec6:	6122      	str	r2, [r4, #16]
 8001ec8:	f8cd a000 	str.w	sl, [sp]
 8001ecc:	464b      	mov	r3, r9
 8001ece:	aa03      	add	r2, sp, #12
 8001ed0:	4621      	mov	r1, r4
 8001ed2:	4640      	mov	r0, r8
 8001ed4:	f7ff fee2 	bl	8001c9c <_printf_common>
 8001ed8:	3001      	adds	r0, #1
 8001eda:	d14c      	bne.n	8001f76 <_printf_i+0x1fe>
 8001edc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee0:	b004      	add	sp, #16
 8001ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ee6:	4835      	ldr	r0, [pc, #212]	; (8001fbc <_printf_i+0x244>)
 8001ee8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001eec:	6829      	ldr	r1, [r5, #0]
 8001eee:	6823      	ldr	r3, [r4, #0]
 8001ef0:	f851 6b04 	ldr.w	r6, [r1], #4
 8001ef4:	6029      	str	r1, [r5, #0]
 8001ef6:	061d      	lsls	r5, r3, #24
 8001ef8:	d514      	bpl.n	8001f24 <_printf_i+0x1ac>
 8001efa:	07df      	lsls	r7, r3, #31
 8001efc:	bf44      	itt	mi
 8001efe:	f043 0320 	orrmi.w	r3, r3, #32
 8001f02:	6023      	strmi	r3, [r4, #0]
 8001f04:	b91e      	cbnz	r6, 8001f0e <_printf_i+0x196>
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	f023 0320 	bic.w	r3, r3, #32
 8001f0c:	6023      	str	r3, [r4, #0]
 8001f0e:	2310      	movs	r3, #16
 8001f10:	e7b0      	b.n	8001e74 <_printf_i+0xfc>
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	f043 0320 	orr.w	r3, r3, #32
 8001f18:	6023      	str	r3, [r4, #0]
 8001f1a:	2378      	movs	r3, #120	; 0x78
 8001f1c:	4828      	ldr	r0, [pc, #160]	; (8001fc0 <_printf_i+0x248>)
 8001f1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001f22:	e7e3      	b.n	8001eec <_printf_i+0x174>
 8001f24:	0659      	lsls	r1, r3, #25
 8001f26:	bf48      	it	mi
 8001f28:	b2b6      	uxthmi	r6, r6
 8001f2a:	e7e6      	b.n	8001efa <_printf_i+0x182>
 8001f2c:	4615      	mov	r5, r2
 8001f2e:	e7bb      	b.n	8001ea8 <_printf_i+0x130>
 8001f30:	682b      	ldr	r3, [r5, #0]
 8001f32:	6826      	ldr	r6, [r4, #0]
 8001f34:	6961      	ldr	r1, [r4, #20]
 8001f36:	1d18      	adds	r0, r3, #4
 8001f38:	6028      	str	r0, [r5, #0]
 8001f3a:	0635      	lsls	r5, r6, #24
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	d501      	bpl.n	8001f44 <_printf_i+0x1cc>
 8001f40:	6019      	str	r1, [r3, #0]
 8001f42:	e002      	b.n	8001f4a <_printf_i+0x1d2>
 8001f44:	0670      	lsls	r0, r6, #25
 8001f46:	d5fb      	bpl.n	8001f40 <_printf_i+0x1c8>
 8001f48:	8019      	strh	r1, [r3, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	6123      	str	r3, [r4, #16]
 8001f4e:	4615      	mov	r5, r2
 8001f50:	e7ba      	b.n	8001ec8 <_printf_i+0x150>
 8001f52:	682b      	ldr	r3, [r5, #0]
 8001f54:	1d1a      	adds	r2, r3, #4
 8001f56:	602a      	str	r2, [r5, #0]
 8001f58:	681d      	ldr	r5, [r3, #0]
 8001f5a:	6862      	ldr	r2, [r4, #4]
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4628      	mov	r0, r5
 8001f60:	f7fe f946 	bl	80001f0 <memchr>
 8001f64:	b108      	cbz	r0, 8001f6a <_printf_i+0x1f2>
 8001f66:	1b40      	subs	r0, r0, r5
 8001f68:	6060      	str	r0, [r4, #4]
 8001f6a:	6863      	ldr	r3, [r4, #4]
 8001f6c:	6123      	str	r3, [r4, #16]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f74:	e7a8      	b.n	8001ec8 <_printf_i+0x150>
 8001f76:	6923      	ldr	r3, [r4, #16]
 8001f78:	462a      	mov	r2, r5
 8001f7a:	4649      	mov	r1, r9
 8001f7c:	4640      	mov	r0, r8
 8001f7e:	47d0      	blx	sl
 8001f80:	3001      	adds	r0, #1
 8001f82:	d0ab      	beq.n	8001edc <_printf_i+0x164>
 8001f84:	6823      	ldr	r3, [r4, #0]
 8001f86:	079b      	lsls	r3, r3, #30
 8001f88:	d413      	bmi.n	8001fb2 <_printf_i+0x23a>
 8001f8a:	68e0      	ldr	r0, [r4, #12]
 8001f8c:	9b03      	ldr	r3, [sp, #12]
 8001f8e:	4298      	cmp	r0, r3
 8001f90:	bfb8      	it	lt
 8001f92:	4618      	movlt	r0, r3
 8001f94:	e7a4      	b.n	8001ee0 <_printf_i+0x168>
 8001f96:	2301      	movs	r3, #1
 8001f98:	4632      	mov	r2, r6
 8001f9a:	4649      	mov	r1, r9
 8001f9c:	4640      	mov	r0, r8
 8001f9e:	47d0      	blx	sl
 8001fa0:	3001      	adds	r0, #1
 8001fa2:	d09b      	beq.n	8001edc <_printf_i+0x164>
 8001fa4:	3501      	adds	r5, #1
 8001fa6:	68e3      	ldr	r3, [r4, #12]
 8001fa8:	9903      	ldr	r1, [sp, #12]
 8001faa:	1a5b      	subs	r3, r3, r1
 8001fac:	42ab      	cmp	r3, r5
 8001fae:	dcf2      	bgt.n	8001f96 <_printf_i+0x21e>
 8001fb0:	e7eb      	b.n	8001f8a <_printf_i+0x212>
 8001fb2:	2500      	movs	r5, #0
 8001fb4:	f104 0619 	add.w	r6, r4, #25
 8001fb8:	e7f5      	b.n	8001fa6 <_printf_i+0x22e>
 8001fba:	bf00      	nop
 8001fbc:	080027dd 	.word	0x080027dd
 8001fc0:	080027ee 	.word	0x080027ee

08001fc4 <_sbrk_r>:
 8001fc4:	b538      	push	{r3, r4, r5, lr}
 8001fc6:	4d06      	ldr	r5, [pc, #24]	; (8001fe0 <_sbrk_r+0x1c>)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	4604      	mov	r4, r0
 8001fcc:	4608      	mov	r0, r1
 8001fce:	602b      	str	r3, [r5, #0]
 8001fd0:	f000 f9b8 	bl	8002344 <_sbrk>
 8001fd4:	1c43      	adds	r3, r0, #1
 8001fd6:	d102      	bne.n	8001fde <_sbrk_r+0x1a>
 8001fd8:	682b      	ldr	r3, [r5, #0]
 8001fda:	b103      	cbz	r3, 8001fde <_sbrk_r+0x1a>
 8001fdc:	6023      	str	r3, [r4, #0]
 8001fde:	bd38      	pop	{r3, r4, r5, pc}
 8001fe0:	20000098 	.word	0x20000098

08001fe4 <__sread>:
 8001fe4:	b510      	push	{r4, lr}
 8001fe6:	460c      	mov	r4, r1
 8001fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fec:	f000 f8a0 	bl	8002130 <_read_r>
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	bfab      	itete	ge
 8001ff4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8001ff8:	181b      	addge	r3, r3, r0
 8001ffa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001ffe:	bfac      	ite	ge
 8002000:	6563      	strge	r3, [r4, #84]	; 0x54
 8002002:	81a3      	strhlt	r3, [r4, #12]
 8002004:	bd10      	pop	{r4, pc}

08002006 <__swrite>:
 8002006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800200a:	461f      	mov	r7, r3
 800200c:	898b      	ldrh	r3, [r1, #12]
 800200e:	05db      	lsls	r3, r3, #23
 8002010:	4605      	mov	r5, r0
 8002012:	460c      	mov	r4, r1
 8002014:	4616      	mov	r6, r2
 8002016:	d505      	bpl.n	8002024 <__swrite+0x1e>
 8002018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800201c:	2302      	movs	r3, #2
 800201e:	2200      	movs	r2, #0
 8002020:	f000 f868 	bl	80020f4 <_lseek_r>
 8002024:	89a3      	ldrh	r3, [r4, #12]
 8002026:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800202a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800202e:	81a3      	strh	r3, [r4, #12]
 8002030:	4632      	mov	r2, r6
 8002032:	463b      	mov	r3, r7
 8002034:	4628      	mov	r0, r5
 8002036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800203a:	f000 b817 	b.w	800206c <_write_r>

0800203e <__sseek>:
 800203e:	b510      	push	{r4, lr}
 8002040:	460c      	mov	r4, r1
 8002042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002046:	f000 f855 	bl	80020f4 <_lseek_r>
 800204a:	1c43      	adds	r3, r0, #1
 800204c:	89a3      	ldrh	r3, [r4, #12]
 800204e:	bf15      	itete	ne
 8002050:	6560      	strne	r0, [r4, #84]	; 0x54
 8002052:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002056:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800205a:	81a3      	strheq	r3, [r4, #12]
 800205c:	bf18      	it	ne
 800205e:	81a3      	strhne	r3, [r4, #12]
 8002060:	bd10      	pop	{r4, pc}

08002062 <__sclose>:
 8002062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002066:	f000 b813 	b.w	8002090 <_close_r>
	...

0800206c <_write_r>:
 800206c:	b538      	push	{r3, r4, r5, lr}
 800206e:	4d07      	ldr	r5, [pc, #28]	; (800208c <_write_r+0x20>)
 8002070:	4604      	mov	r4, r0
 8002072:	4608      	mov	r0, r1
 8002074:	4611      	mov	r1, r2
 8002076:	2200      	movs	r2, #0
 8002078:	602a      	str	r2, [r5, #0]
 800207a:	461a      	mov	r2, r3
 800207c:	f000 f90f 	bl	800229e <_write>
 8002080:	1c43      	adds	r3, r0, #1
 8002082:	d102      	bne.n	800208a <_write_r+0x1e>
 8002084:	682b      	ldr	r3, [r5, #0]
 8002086:	b103      	cbz	r3, 800208a <_write_r+0x1e>
 8002088:	6023      	str	r3, [r4, #0]
 800208a:	bd38      	pop	{r3, r4, r5, pc}
 800208c:	20000098 	.word	0x20000098

08002090 <_close_r>:
 8002090:	b538      	push	{r3, r4, r5, lr}
 8002092:	4d06      	ldr	r5, [pc, #24]	; (80020ac <_close_r+0x1c>)
 8002094:	2300      	movs	r3, #0
 8002096:	4604      	mov	r4, r0
 8002098:	4608      	mov	r0, r1
 800209a:	602b      	str	r3, [r5, #0]
 800209c:	f000 f92c 	bl	80022f8 <_close>
 80020a0:	1c43      	adds	r3, r0, #1
 80020a2:	d102      	bne.n	80020aa <_close_r+0x1a>
 80020a4:	682b      	ldr	r3, [r5, #0]
 80020a6:	b103      	cbz	r3, 80020aa <_close_r+0x1a>
 80020a8:	6023      	str	r3, [r4, #0]
 80020aa:	bd38      	pop	{r3, r4, r5, pc}
 80020ac:	20000098 	.word	0x20000098

080020b0 <_fstat_r>:
 80020b0:	b538      	push	{r3, r4, r5, lr}
 80020b2:	4d07      	ldr	r5, [pc, #28]	; (80020d0 <_fstat_r+0x20>)
 80020b4:	2300      	movs	r3, #0
 80020b6:	4604      	mov	r4, r0
 80020b8:	4608      	mov	r0, r1
 80020ba:	4611      	mov	r1, r2
 80020bc:	602b      	str	r3, [r5, #0]
 80020be:	f000 f986 	bl	80023ce <_fstat>
 80020c2:	1c43      	adds	r3, r0, #1
 80020c4:	d102      	bne.n	80020cc <_fstat_r+0x1c>
 80020c6:	682b      	ldr	r3, [r5, #0]
 80020c8:	b103      	cbz	r3, 80020cc <_fstat_r+0x1c>
 80020ca:	6023      	str	r3, [r4, #0]
 80020cc:	bd38      	pop	{r3, r4, r5, pc}
 80020ce:	bf00      	nop
 80020d0:	20000098 	.word	0x20000098

080020d4 <_isatty_r>:
 80020d4:	b538      	push	{r3, r4, r5, lr}
 80020d6:	4d06      	ldr	r5, [pc, #24]	; (80020f0 <_isatty_r+0x1c>)
 80020d8:	2300      	movs	r3, #0
 80020da:	4604      	mov	r4, r0
 80020dc:	4608      	mov	r0, r1
 80020de:	602b      	str	r3, [r5, #0]
 80020e0:	f000 fadc 	bl	800269c <_isatty>
 80020e4:	1c43      	adds	r3, r0, #1
 80020e6:	d102      	bne.n	80020ee <_isatty_r+0x1a>
 80020e8:	682b      	ldr	r3, [r5, #0]
 80020ea:	b103      	cbz	r3, 80020ee <_isatty_r+0x1a>
 80020ec:	6023      	str	r3, [r4, #0]
 80020ee:	bd38      	pop	{r3, r4, r5, pc}
 80020f0:	20000098 	.word	0x20000098

080020f4 <_lseek_r>:
 80020f4:	b538      	push	{r3, r4, r5, lr}
 80020f6:	4d07      	ldr	r5, [pc, #28]	; (8002114 <_lseek_r+0x20>)
 80020f8:	4604      	mov	r4, r0
 80020fa:	4608      	mov	r0, r1
 80020fc:	4611      	mov	r1, r2
 80020fe:	2200      	movs	r2, #0
 8002100:	602a      	str	r2, [r5, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	f000 f8b9 	bl	800227a <_lseek>
 8002108:	1c43      	adds	r3, r0, #1
 800210a:	d102      	bne.n	8002112 <_lseek_r+0x1e>
 800210c:	682b      	ldr	r3, [r5, #0]
 800210e:	b103      	cbz	r3, 8002112 <_lseek_r+0x1e>
 8002110:	6023      	str	r3, [r4, #0]
 8002112:	bd38      	pop	{r3, r4, r5, pc}
 8002114:	20000098 	.word	0x20000098

08002118 <__malloc_lock>:
 8002118:	4801      	ldr	r0, [pc, #4]	; (8002120 <__malloc_lock+0x8>)
 800211a:	f7ff bb21 	b.w	8001760 <__retarget_lock_acquire_recursive>
 800211e:	bf00      	nop
 8002120:	2000008c 	.word	0x2000008c

08002124 <__malloc_unlock>:
 8002124:	4801      	ldr	r0, [pc, #4]	; (800212c <__malloc_unlock+0x8>)
 8002126:	f7ff bb1c 	b.w	8001762 <__retarget_lock_release_recursive>
 800212a:	bf00      	nop
 800212c:	2000008c 	.word	0x2000008c

08002130 <_read_r>:
 8002130:	b538      	push	{r3, r4, r5, lr}
 8002132:	4d07      	ldr	r5, [pc, #28]	; (8002150 <_read_r+0x20>)
 8002134:	4604      	mov	r4, r0
 8002136:	4608      	mov	r0, r1
 8002138:	4611      	mov	r1, r2
 800213a:	2200      	movs	r2, #0
 800213c:	602a      	str	r2, [r5, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	f000 f845 	bl	80021ce <_read>
 8002144:	1c43      	adds	r3, r0, #1
 8002146:	d102      	bne.n	800214e <_read_r+0x1e>
 8002148:	682b      	ldr	r3, [r5, #0]
 800214a:	b103      	cbz	r3, 800214e <_read_r+0x1e>
 800214c:	6023      	str	r3, [r4, #0]
 800214e:	bd38      	pop	{r3, r4, r5, pc}
 8002150:	20000098 	.word	0x20000098

08002154 <findslot>:
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <findslot+0x2c>)
 8002156:	b510      	push	{r4, lr}
 8002158:	4604      	mov	r4, r0
 800215a:	6818      	ldr	r0, [r3, #0]
 800215c:	b118      	cbz	r0, 8002166 <findslot+0x12>
 800215e:	6983      	ldr	r3, [r0, #24]
 8002160:	b90b      	cbnz	r3, 8002166 <findslot+0x12>
 8002162:	f7ff fa5f 	bl	8001624 <__sinit>
 8002166:	2c13      	cmp	r4, #19
 8002168:	d807      	bhi.n	800217a <findslot+0x26>
 800216a:	4806      	ldr	r0, [pc, #24]	; (8002184 <findslot+0x30>)
 800216c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8002170:	3201      	adds	r2, #1
 8002172:	d002      	beq.n	800217a <findslot+0x26>
 8002174:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8002178:	bd10      	pop	{r4, pc}
 800217a:	2000      	movs	r0, #0
 800217c:	e7fc      	b.n	8002178 <findslot+0x24>
 800217e:	bf00      	nop
 8002180:	20000000 	.word	0x20000000
 8002184:	200000ac 	.word	0x200000ac

08002188 <error>:
 8002188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800218a:	4604      	mov	r4, r0
 800218c:	f000 faa2 	bl	80026d4 <__errno>
 8002190:	2613      	movs	r6, #19
 8002192:	4605      	mov	r5, r0
 8002194:	2700      	movs	r7, #0
 8002196:	4630      	mov	r0, r6
 8002198:	4639      	mov	r1, r7
 800219a:	beab      	bkpt	0x00ab
 800219c:	4606      	mov	r6, r0
 800219e:	602e      	str	r6, [r5, #0]
 80021a0:	4620      	mov	r0, r4
 80021a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021a4 <checkerror>:
 80021a4:	1c43      	adds	r3, r0, #1
 80021a6:	d101      	bne.n	80021ac <checkerror+0x8>
 80021a8:	f7ff bfee 	b.w	8002188 <error>
 80021ac:	4770      	bx	lr

080021ae <_swiread>:
 80021ae:	b530      	push	{r4, r5, lr}
 80021b0:	b085      	sub	sp, #20
 80021b2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80021b6:	9203      	str	r2, [sp, #12]
 80021b8:	2406      	movs	r4, #6
 80021ba:	ad01      	add	r5, sp, #4
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	beab      	bkpt	0x00ab
 80021c2:	4604      	mov	r4, r0
 80021c4:	4620      	mov	r0, r4
 80021c6:	f7ff ffed 	bl	80021a4 <checkerror>
 80021ca:	b005      	add	sp, #20
 80021cc:	bd30      	pop	{r4, r5, pc}

080021ce <_read>:
 80021ce:	b570      	push	{r4, r5, r6, lr}
 80021d0:	460e      	mov	r6, r1
 80021d2:	4615      	mov	r5, r2
 80021d4:	f7ff ffbe 	bl	8002154 <findslot>
 80021d8:	4604      	mov	r4, r0
 80021da:	b930      	cbnz	r0, 80021ea <_read+0x1c>
 80021dc:	f000 fa7a 	bl	80026d4 <__errno>
 80021e0:	2309      	movs	r3, #9
 80021e2:	6003      	str	r3, [r0, #0]
 80021e4:	f04f 30ff 	mov.w	r0, #4294967295
 80021e8:	bd70      	pop	{r4, r5, r6, pc}
 80021ea:	6800      	ldr	r0, [r0, #0]
 80021ec:	462a      	mov	r2, r5
 80021ee:	4631      	mov	r1, r6
 80021f0:	f7ff ffdd 	bl	80021ae <_swiread>
 80021f4:	1c43      	adds	r3, r0, #1
 80021f6:	bf1f      	itttt	ne
 80021f8:	6863      	ldrne	r3, [r4, #4]
 80021fa:	1a28      	subne	r0, r5, r0
 80021fc:	181b      	addne	r3, r3, r0
 80021fe:	6063      	strne	r3, [r4, #4]
 8002200:	e7f2      	b.n	80021e8 <_read+0x1a>

08002202 <_swilseek>:
 8002202:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002204:	460c      	mov	r4, r1
 8002206:	4616      	mov	r6, r2
 8002208:	f7ff ffa4 	bl	8002154 <findslot>
 800220c:	4605      	mov	r5, r0
 800220e:	b940      	cbnz	r0, 8002222 <_swilseek+0x20>
 8002210:	f000 fa60 	bl	80026d4 <__errno>
 8002214:	2309      	movs	r3, #9
 8002216:	6003      	str	r3, [r0, #0]
 8002218:	f04f 34ff 	mov.w	r4, #4294967295
 800221c:	4620      	mov	r0, r4
 800221e:	b003      	add	sp, #12
 8002220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002222:	2e02      	cmp	r6, #2
 8002224:	d903      	bls.n	800222e <_swilseek+0x2c>
 8002226:	f000 fa55 	bl	80026d4 <__errno>
 800222a:	2316      	movs	r3, #22
 800222c:	e7f3      	b.n	8002216 <_swilseek+0x14>
 800222e:	2e01      	cmp	r6, #1
 8002230:	d112      	bne.n	8002258 <_swilseek+0x56>
 8002232:	6843      	ldr	r3, [r0, #4]
 8002234:	18e4      	adds	r4, r4, r3
 8002236:	d4f6      	bmi.n	8002226 <_swilseek+0x24>
 8002238:	682b      	ldr	r3, [r5, #0]
 800223a:	260a      	movs	r6, #10
 800223c:	e9cd 3400 	strd	r3, r4, [sp]
 8002240:	466f      	mov	r7, sp
 8002242:	4630      	mov	r0, r6
 8002244:	4639      	mov	r1, r7
 8002246:	beab      	bkpt	0x00ab
 8002248:	4606      	mov	r6, r0
 800224a:	4630      	mov	r0, r6
 800224c:	f7ff ffaa 	bl	80021a4 <checkerror>
 8002250:	2800      	cmp	r0, #0
 8002252:	dbe1      	blt.n	8002218 <_swilseek+0x16>
 8002254:	606c      	str	r4, [r5, #4]
 8002256:	e7e1      	b.n	800221c <_swilseek+0x1a>
 8002258:	2e02      	cmp	r6, #2
 800225a:	d1ed      	bne.n	8002238 <_swilseek+0x36>
 800225c:	6803      	ldr	r3, [r0, #0]
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	260c      	movs	r6, #12
 8002262:	466f      	mov	r7, sp
 8002264:	4630      	mov	r0, r6
 8002266:	4639      	mov	r1, r7
 8002268:	beab      	bkpt	0x00ab
 800226a:	4606      	mov	r6, r0
 800226c:	4630      	mov	r0, r6
 800226e:	f7ff ff99 	bl	80021a4 <checkerror>
 8002272:	1c43      	adds	r3, r0, #1
 8002274:	d0d0      	beq.n	8002218 <_swilseek+0x16>
 8002276:	4404      	add	r4, r0
 8002278:	e7de      	b.n	8002238 <_swilseek+0x36>

0800227a <_lseek>:
 800227a:	f7ff bfc2 	b.w	8002202 <_swilseek>

0800227e <_swiwrite>:
 800227e:	b530      	push	{r4, r5, lr}
 8002280:	b085      	sub	sp, #20
 8002282:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002286:	9203      	str	r2, [sp, #12]
 8002288:	2405      	movs	r4, #5
 800228a:	ad01      	add	r5, sp, #4
 800228c:	4620      	mov	r0, r4
 800228e:	4629      	mov	r1, r5
 8002290:	beab      	bkpt	0x00ab
 8002292:	4604      	mov	r4, r0
 8002294:	4620      	mov	r0, r4
 8002296:	f7ff ff85 	bl	80021a4 <checkerror>
 800229a:	b005      	add	sp, #20
 800229c:	bd30      	pop	{r4, r5, pc}

0800229e <_write>:
 800229e:	b570      	push	{r4, r5, r6, lr}
 80022a0:	460e      	mov	r6, r1
 80022a2:	4615      	mov	r5, r2
 80022a4:	f7ff ff56 	bl	8002154 <findslot>
 80022a8:	4604      	mov	r4, r0
 80022aa:	b930      	cbnz	r0, 80022ba <_write+0x1c>
 80022ac:	f000 fa12 	bl	80026d4 <__errno>
 80022b0:	2309      	movs	r3, #9
 80022b2:	6003      	str	r3, [r0, #0]
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	bd70      	pop	{r4, r5, r6, pc}
 80022ba:	6800      	ldr	r0, [r0, #0]
 80022bc:	462a      	mov	r2, r5
 80022be:	4631      	mov	r1, r6
 80022c0:	f7ff ffdd 	bl	800227e <_swiwrite>
 80022c4:	1e03      	subs	r3, r0, #0
 80022c6:	dbf5      	blt.n	80022b4 <_write+0x16>
 80022c8:	6862      	ldr	r2, [r4, #4]
 80022ca:	1ae8      	subs	r0, r5, r3
 80022cc:	4402      	add	r2, r0
 80022ce:	42ab      	cmp	r3, r5
 80022d0:	6062      	str	r2, [r4, #4]
 80022d2:	d1f1      	bne.n	80022b8 <_write+0x1a>
 80022d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80022d8:	2000      	movs	r0, #0
 80022da:	f7ff bf55 	b.w	8002188 <error>

080022de <_swiclose>:
 80022de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80022e0:	2402      	movs	r4, #2
 80022e2:	9001      	str	r0, [sp, #4]
 80022e4:	ad01      	add	r5, sp, #4
 80022e6:	4620      	mov	r0, r4
 80022e8:	4629      	mov	r1, r5
 80022ea:	beab      	bkpt	0x00ab
 80022ec:	4604      	mov	r4, r0
 80022ee:	4620      	mov	r0, r4
 80022f0:	f7ff ff58 	bl	80021a4 <checkerror>
 80022f4:	b003      	add	sp, #12
 80022f6:	bd30      	pop	{r4, r5, pc}

080022f8 <_close>:
 80022f8:	b538      	push	{r3, r4, r5, lr}
 80022fa:	4605      	mov	r5, r0
 80022fc:	f7ff ff2a 	bl	8002154 <findslot>
 8002300:	4604      	mov	r4, r0
 8002302:	b930      	cbnz	r0, 8002312 <_close+0x1a>
 8002304:	f000 f9e6 	bl	80026d4 <__errno>
 8002308:	2309      	movs	r3, #9
 800230a:	6003      	str	r3, [r0, #0]
 800230c:	f04f 30ff 	mov.w	r0, #4294967295
 8002310:	bd38      	pop	{r3, r4, r5, pc}
 8002312:	3d01      	subs	r5, #1
 8002314:	2d01      	cmp	r5, #1
 8002316:	d809      	bhi.n	800232c <_close+0x34>
 8002318:	4b09      	ldr	r3, [pc, #36]	; (8002340 <_close+0x48>)
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	429a      	cmp	r2, r3
 8002320:	d104      	bne.n	800232c <_close+0x34>
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	6003      	str	r3, [r0, #0]
 8002328:	2000      	movs	r0, #0
 800232a:	e7f1      	b.n	8002310 <_close+0x18>
 800232c:	6820      	ldr	r0, [r4, #0]
 800232e:	f7ff ffd6 	bl	80022de <_swiclose>
 8002332:	2800      	cmp	r0, #0
 8002334:	d1ec      	bne.n	8002310 <_close+0x18>
 8002336:	f04f 33ff 	mov.w	r3, #4294967295
 800233a:	6023      	str	r3, [r4, #0]
 800233c:	e7e8      	b.n	8002310 <_close+0x18>
 800233e:	bf00      	nop
 8002340:	200000ac 	.word	0x200000ac

08002344 <_sbrk>:
 8002344:	4a0d      	ldr	r2, [pc, #52]	; (800237c <_sbrk+0x38>)
 8002346:	6811      	ldr	r1, [r2, #0]
 8002348:	b510      	push	{r4, lr}
 800234a:	4603      	mov	r3, r0
 800234c:	b909      	cbnz	r1, 8002352 <_sbrk+0xe>
 800234e:	490c      	ldr	r1, [pc, #48]	; (8002380 <_sbrk+0x3c>)
 8002350:	6011      	str	r1, [r2, #0]
 8002352:	6810      	ldr	r0, [r2, #0]
 8002354:	4669      	mov	r1, sp
 8002356:	4403      	add	r3, r0
 8002358:	428b      	cmp	r3, r1
 800235a:	d806      	bhi.n	800236a <_sbrk+0x26>
 800235c:	4909      	ldr	r1, [pc, #36]	; (8002384 <_sbrk+0x40>)
 800235e:	4c0a      	ldr	r4, [pc, #40]	; (8002388 <_sbrk+0x44>)
 8002360:	6809      	ldr	r1, [r1, #0]
 8002362:	42a1      	cmp	r1, r4
 8002364:	d008      	beq.n	8002378 <_sbrk+0x34>
 8002366:	428b      	cmp	r3, r1
 8002368:	d906      	bls.n	8002378 <_sbrk+0x34>
 800236a:	f000 f9b3 	bl	80026d4 <__errno>
 800236e:	230c      	movs	r3, #12
 8002370:	6003      	str	r3, [r0, #0]
 8002372:	f04f 30ff 	mov.w	r0, #4294967295
 8002376:	bd10      	pop	{r4, pc}
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	e7fc      	b.n	8002376 <_sbrk+0x32>
 800237c:	2000009c 	.word	0x2000009c
 8002380:	20000150 	.word	0x20000150
 8002384:	20000064 	.word	0x20000064
 8002388:	cafedead 	.word	0xcafedead

0800238c <_swistat>:
 800238c:	b570      	push	{r4, r5, r6, lr}
 800238e:	460c      	mov	r4, r1
 8002390:	f7ff fee0 	bl	8002154 <findslot>
 8002394:	4605      	mov	r5, r0
 8002396:	b930      	cbnz	r0, 80023a6 <_swistat+0x1a>
 8002398:	f000 f99c 	bl	80026d4 <__errno>
 800239c:	2309      	movs	r3, #9
 800239e:	6003      	str	r3, [r0, #0]
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	bd70      	pop	{r4, r5, r6, pc}
 80023a6:	6863      	ldr	r3, [r4, #4]
 80023a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023ac:	6063      	str	r3, [r4, #4]
 80023ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023b2:	64a3      	str	r3, [r4, #72]	; 0x48
 80023b4:	260c      	movs	r6, #12
 80023b6:	4630      	mov	r0, r6
 80023b8:	4629      	mov	r1, r5
 80023ba:	beab      	bkpt	0x00ab
 80023bc:	4605      	mov	r5, r0
 80023be:	4628      	mov	r0, r5
 80023c0:	f7ff fef0 	bl	80021a4 <checkerror>
 80023c4:	1c43      	adds	r3, r0, #1
 80023c6:	bf1c      	itt	ne
 80023c8:	6120      	strne	r0, [r4, #16]
 80023ca:	2000      	movne	r0, #0
 80023cc:	e7ea      	b.n	80023a4 <_swistat+0x18>

080023ce <_fstat>:
 80023ce:	460b      	mov	r3, r1
 80023d0:	b510      	push	{r4, lr}
 80023d2:	2100      	movs	r1, #0
 80023d4:	4604      	mov	r4, r0
 80023d6:	2258      	movs	r2, #88	; 0x58
 80023d8:	4618      	mov	r0, r3
 80023da:	f7fe feb7 	bl	800114c <memset>
 80023de:	4601      	mov	r1, r0
 80023e0:	4620      	mov	r0, r4
 80023e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023e6:	f7ff bfd1 	b.w	800238c <_swistat>

080023ea <_stat>:
 80023ea:	b538      	push	{r3, r4, r5, lr}
 80023ec:	460d      	mov	r5, r1
 80023ee:	4604      	mov	r4, r0
 80023f0:	2258      	movs	r2, #88	; 0x58
 80023f2:	2100      	movs	r1, #0
 80023f4:	4628      	mov	r0, r5
 80023f6:	f7fe fea9 	bl	800114c <memset>
 80023fa:	4620      	mov	r0, r4
 80023fc:	2100      	movs	r1, #0
 80023fe:	f000 f811 	bl	8002424 <_swiopen>
 8002402:	1c43      	adds	r3, r0, #1
 8002404:	4604      	mov	r4, r0
 8002406:	d00b      	beq.n	8002420 <_stat+0x36>
 8002408:	686b      	ldr	r3, [r5, #4]
 800240a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800240e:	606b      	str	r3, [r5, #4]
 8002410:	4629      	mov	r1, r5
 8002412:	f7ff ffbb 	bl	800238c <_swistat>
 8002416:	4605      	mov	r5, r0
 8002418:	4620      	mov	r0, r4
 800241a:	f7ff ff6d 	bl	80022f8 <_close>
 800241e:	462c      	mov	r4, r5
 8002420:	4620      	mov	r0, r4
 8002422:	bd38      	pop	{r3, r4, r5, pc}

08002424 <_swiopen>:
 8002424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002428:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80024d4 <_swiopen+0xb0>
 800242c:	b097      	sub	sp, #92	; 0x5c
 800242e:	4607      	mov	r7, r0
 8002430:	460e      	mov	r6, r1
 8002432:	2500      	movs	r5, #0
 8002434:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 8002438:	1c61      	adds	r1, r4, #1
 800243a:	d037      	beq.n	80024ac <_swiopen+0x88>
 800243c:	3501      	adds	r5, #1
 800243e:	2d14      	cmp	r5, #20
 8002440:	d1f8      	bne.n	8002434 <_swiopen+0x10>
 8002442:	f000 f947 	bl	80026d4 <__errno>
 8002446:	2318      	movs	r3, #24
 8002448:	6003      	str	r3, [r0, #0]
 800244a:	f04f 34ff 	mov.w	r4, #4294967295
 800244e:	e03d      	b.n	80024cc <_swiopen+0xa8>
 8002450:	f3c6 4400 	ubfx	r4, r6, #16, #1
 8002454:	f240 6301 	movw	r3, #1537	; 0x601
 8002458:	07b2      	lsls	r2, r6, #30
 800245a:	bf48      	it	mi
 800245c:	f044 0402 	orrmi.w	r4, r4, #2
 8002460:	421e      	tst	r6, r3
 8002462:	bf18      	it	ne
 8002464:	f044 0404 	orrne.w	r4, r4, #4
 8002468:	0733      	lsls	r3, r6, #28
 800246a:	bf48      	it	mi
 800246c:	f024 0404 	bicmi.w	r4, r4, #4
 8002470:	4638      	mov	r0, r7
 8002472:	bf48      	it	mi
 8002474:	f044 0408 	orrmi.w	r4, r4, #8
 8002478:	9700      	str	r7, [sp, #0]
 800247a:	f7fd ff09 	bl	8000290 <strlen>
 800247e:	e9cd 4001 	strd	r4, r0, [sp, #4]
 8002482:	2401      	movs	r4, #1
 8002484:	4620      	mov	r0, r4
 8002486:	4649      	mov	r1, r9
 8002488:	beab      	bkpt	0x00ab
 800248a:	4604      	mov	r4, r0
 800248c:	2c00      	cmp	r4, #0
 800248e:	db08      	blt.n	80024a2 <_swiopen+0x7e>
 8002490:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 8002494:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 8002498:	2300      	movs	r3, #0
 800249a:	f8c8 3004 	str.w	r3, [r8, #4]
 800249e:	462c      	mov	r4, r5
 80024a0:	e014      	b.n	80024cc <_swiopen+0xa8>
 80024a2:	4620      	mov	r0, r4
 80024a4:	f7ff fe70 	bl	8002188 <error>
 80024a8:	4604      	mov	r4, r0
 80024aa:	e00f      	b.n	80024cc <_swiopen+0xa8>
 80024ac:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 80024b0:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80024b4:	46e9      	mov	r9, sp
 80024b6:	d1cb      	bne.n	8002450 <_swiopen+0x2c>
 80024b8:	4649      	mov	r1, r9
 80024ba:	4638      	mov	r0, r7
 80024bc:	f7ff ff95 	bl	80023ea <_stat>
 80024c0:	3001      	adds	r0, #1
 80024c2:	d0c5      	beq.n	8002450 <_swiopen+0x2c>
 80024c4:	f000 f906 	bl	80026d4 <__errno>
 80024c8:	2311      	movs	r3, #17
 80024ca:	6003      	str	r3, [r0, #0]
 80024cc:	4620      	mov	r0, r4
 80024ce:	b017      	add	sp, #92	; 0x5c
 80024d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80024d4:	200000ac 	.word	0x200000ac

080024d8 <_get_semihosting_exts>:
 80024d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80024dc:	4606      	mov	r6, r0
 80024de:	460f      	mov	r7, r1
 80024e0:	482a      	ldr	r0, [pc, #168]	; (800258c <_get_semihosting_exts+0xb4>)
 80024e2:	2100      	movs	r1, #0
 80024e4:	4615      	mov	r5, r2
 80024e6:	f7ff ff9d 	bl	8002424 <_swiopen>
 80024ea:	462a      	mov	r2, r5
 80024ec:	4604      	mov	r4, r0
 80024ee:	2100      	movs	r1, #0
 80024f0:	4630      	mov	r0, r6
 80024f2:	f7fe fe2b 	bl	800114c <memset>
 80024f6:	1c63      	adds	r3, r4, #1
 80024f8:	d016      	beq.n	8002528 <_get_semihosting_exts+0x50>
 80024fa:	4620      	mov	r0, r4
 80024fc:	f7ff fe2a 	bl	8002154 <findslot>
 8002500:	f04f 080c 	mov.w	r8, #12
 8002504:	4681      	mov	r9, r0
 8002506:	4640      	mov	r0, r8
 8002508:	4649      	mov	r1, r9
 800250a:	beab      	bkpt	0x00ab
 800250c:	4680      	mov	r8, r0
 800250e:	4640      	mov	r0, r8
 8002510:	f7ff fe48 	bl	80021a4 <checkerror>
 8002514:	2803      	cmp	r0, #3
 8002516:	dd02      	ble.n	800251e <_get_semihosting_exts+0x46>
 8002518:	1ec3      	subs	r3, r0, #3
 800251a:	42ab      	cmp	r3, r5
 800251c:	dc08      	bgt.n	8002530 <_get_semihosting_exts+0x58>
 800251e:	4620      	mov	r0, r4
 8002520:	f7ff feea 	bl	80022f8 <_close>
 8002524:	f04f 34ff 	mov.w	r4, #4294967295
 8002528:	4620      	mov	r0, r4
 800252a:	b003      	add	sp, #12
 800252c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002530:	2204      	movs	r2, #4
 8002532:	eb0d 0102 	add.w	r1, sp, r2
 8002536:	4620      	mov	r0, r4
 8002538:	f7ff fe49 	bl	80021ce <_read>
 800253c:	2803      	cmp	r0, #3
 800253e:	ddee      	ble.n	800251e <_get_semihosting_exts+0x46>
 8002540:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002544:	2b53      	cmp	r3, #83	; 0x53
 8002546:	d1ea      	bne.n	800251e <_get_semihosting_exts+0x46>
 8002548:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800254c:	2b48      	cmp	r3, #72	; 0x48
 800254e:	d1e6      	bne.n	800251e <_get_semihosting_exts+0x46>
 8002550:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002554:	2b46      	cmp	r3, #70	; 0x46
 8002556:	d1e2      	bne.n	800251e <_get_semihosting_exts+0x46>
 8002558:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800255c:	2b42      	cmp	r3, #66	; 0x42
 800255e:	d1de      	bne.n	800251e <_get_semihosting_exts+0x46>
 8002560:	2201      	movs	r2, #1
 8002562:	4639      	mov	r1, r7
 8002564:	4620      	mov	r0, r4
 8002566:	f7ff fe4c 	bl	8002202 <_swilseek>
 800256a:	2800      	cmp	r0, #0
 800256c:	dbd7      	blt.n	800251e <_get_semihosting_exts+0x46>
 800256e:	462a      	mov	r2, r5
 8002570:	4631      	mov	r1, r6
 8002572:	4620      	mov	r0, r4
 8002574:	f7ff fe2b 	bl	80021ce <_read>
 8002578:	4605      	mov	r5, r0
 800257a:	4620      	mov	r0, r4
 800257c:	f7ff febc 	bl	80022f8 <_close>
 8002580:	4628      	mov	r0, r5
 8002582:	f7ff fe0f 	bl	80021a4 <checkerror>
 8002586:	4604      	mov	r4, r0
 8002588:	e7ce      	b.n	8002528 <_get_semihosting_exts+0x50>
 800258a:	bf00      	nop
 800258c:	080027ff 	.word	0x080027ff

08002590 <initialise_semihosting_exts>:
 8002590:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002592:	4d0a      	ldr	r5, [pc, #40]	; (80025bc <initialise_semihosting_exts+0x2c>)
 8002594:	4c0a      	ldr	r4, [pc, #40]	; (80025c0 <initialise_semihosting_exts+0x30>)
 8002596:	2100      	movs	r1, #0
 8002598:	2201      	movs	r2, #1
 800259a:	a801      	add	r0, sp, #4
 800259c:	6029      	str	r1, [r5, #0]
 800259e:	6022      	str	r2, [r4, #0]
 80025a0:	f7ff ff9a 	bl	80024d8 <_get_semihosting_exts>
 80025a4:	2800      	cmp	r0, #0
 80025a6:	dd07      	ble.n	80025b8 <initialise_semihosting_exts+0x28>
 80025a8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80025ac:	f003 0201 	and.w	r2, r3, #1
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	602a      	str	r2, [r5, #0]
 80025b6:	6023      	str	r3, [r4, #0]
 80025b8:	b003      	add	sp, #12
 80025ba:	bd30      	pop	{r4, r5, pc}
 80025bc:	20000068 	.word	0x20000068
 80025c0:	2000006c 	.word	0x2000006c

080025c4 <_has_ext_stdout_stderr>:
 80025c4:	b510      	push	{r4, lr}
 80025c6:	4c04      	ldr	r4, [pc, #16]	; (80025d8 <_has_ext_stdout_stderr+0x14>)
 80025c8:	6823      	ldr	r3, [r4, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	da01      	bge.n	80025d2 <_has_ext_stdout_stderr+0xe>
 80025ce:	f7ff ffdf 	bl	8002590 <initialise_semihosting_exts>
 80025d2:	6820      	ldr	r0, [r4, #0]
 80025d4:	bd10      	pop	{r4, pc}
 80025d6:	bf00      	nop
 80025d8:	2000006c 	.word	0x2000006c

080025dc <initialise_monitor_handles>:
 80025dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025e0:	b085      	sub	sp, #20
 80025e2:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8002688 <initialise_monitor_handles+0xac>
 80025e6:	f8cd 9004 	str.w	r9, [sp, #4]
 80025ea:	2303      	movs	r3, #3
 80025ec:	2400      	movs	r4, #0
 80025ee:	9303      	str	r3, [sp, #12]
 80025f0:	af01      	add	r7, sp, #4
 80025f2:	9402      	str	r4, [sp, #8]
 80025f4:	2501      	movs	r5, #1
 80025f6:	4628      	mov	r0, r5
 80025f8:	4639      	mov	r1, r7
 80025fa:	beab      	bkpt	0x00ab
 80025fc:	4605      	mov	r5, r0
 80025fe:	f8df 808c 	ldr.w	r8, [pc, #140]	; 800268c <initialise_monitor_handles+0xb0>
 8002602:	4623      	mov	r3, r4
 8002604:	4c22      	ldr	r4, [pc, #136]	; (8002690 <initialise_monitor_handles+0xb4>)
 8002606:	f8c8 5000 	str.w	r5, [r8]
 800260a:	f04f 32ff 	mov.w	r2, #4294967295
 800260e:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8002612:	3301      	adds	r3, #1
 8002614:	2b14      	cmp	r3, #20
 8002616:	d1fa      	bne.n	800260e <initialise_monitor_handles+0x32>
 8002618:	f7ff ffd4 	bl	80025c4 <_has_ext_stdout_stderr>
 800261c:	4d1d      	ldr	r5, [pc, #116]	; (8002694 <initialise_monitor_handles+0xb8>)
 800261e:	b1d0      	cbz	r0, 8002656 <initialise_monitor_handles+0x7a>
 8002620:	f04f 0a03 	mov.w	sl, #3
 8002624:	2304      	movs	r3, #4
 8002626:	f8cd 9004 	str.w	r9, [sp, #4]
 800262a:	2601      	movs	r6, #1
 800262c:	f8cd a00c 	str.w	sl, [sp, #12]
 8002630:	9302      	str	r3, [sp, #8]
 8002632:	4630      	mov	r0, r6
 8002634:	4639      	mov	r1, r7
 8002636:	beab      	bkpt	0x00ab
 8002638:	4683      	mov	fp, r0
 800263a:	4b17      	ldr	r3, [pc, #92]	; (8002698 <initialise_monitor_handles+0xbc>)
 800263c:	f8cd 9004 	str.w	r9, [sp, #4]
 8002640:	f8c3 b000 	str.w	fp, [r3]
 8002644:	2308      	movs	r3, #8
 8002646:	f8cd a00c 	str.w	sl, [sp, #12]
 800264a:	9302      	str	r3, [sp, #8]
 800264c:	4630      	mov	r0, r6
 800264e:	4639      	mov	r1, r7
 8002650:	beab      	bkpt	0x00ab
 8002652:	4606      	mov	r6, r0
 8002654:	602e      	str	r6, [r5, #0]
 8002656:	682b      	ldr	r3, [r5, #0]
 8002658:	3301      	adds	r3, #1
 800265a:	bf02      	ittt	eq
 800265c:	4b0e      	ldreq	r3, [pc, #56]	; (8002698 <initialise_monitor_handles+0xbc>)
 800265e:	681b      	ldreq	r3, [r3, #0]
 8002660:	602b      	streq	r3, [r5, #0]
 8002662:	2600      	movs	r6, #0
 8002664:	f8d8 3000 	ldr.w	r3, [r8]
 8002668:	6023      	str	r3, [r4, #0]
 800266a:	6066      	str	r6, [r4, #4]
 800266c:	f7ff ffaa 	bl	80025c4 <_has_ext_stdout_stderr>
 8002670:	b130      	cbz	r0, 8002680 <initialise_monitor_handles+0xa4>
 8002672:	4b09      	ldr	r3, [pc, #36]	; (8002698 <initialise_monitor_handles+0xbc>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800267a:	682b      	ldr	r3, [r5, #0]
 800267c:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8002680:	b005      	add	sp, #20
 8002682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002686:	bf00      	nop
 8002688:	08002815 	.word	0x08002815
 800268c:	200000a4 	.word	0x200000a4
 8002690:	200000ac 	.word	0x200000ac
 8002694:	200000a0 	.word	0x200000a0
 8002698:	200000a8 	.word	0x200000a8

0800269c <_isatty>:
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	f7ff fd59 	bl	8002154 <findslot>
 80026a2:	2509      	movs	r5, #9
 80026a4:	4604      	mov	r4, r0
 80026a6:	b920      	cbnz	r0, 80026b2 <_isatty+0x16>
 80026a8:	f000 f814 	bl	80026d4 <__errno>
 80026ac:	6005      	str	r5, [r0, #0]
 80026ae:	4620      	mov	r0, r4
 80026b0:	bd70      	pop	{r4, r5, r6, pc}
 80026b2:	4628      	mov	r0, r5
 80026b4:	4621      	mov	r1, r4
 80026b6:	beab      	bkpt	0x00ab
 80026b8:	4604      	mov	r4, r0
 80026ba:	2c01      	cmp	r4, #1
 80026bc:	d0f7      	beq.n	80026ae <_isatty+0x12>
 80026be:	f000 f809 	bl	80026d4 <__errno>
 80026c2:	2400      	movs	r4, #0
 80026c4:	4605      	mov	r5, r0
 80026c6:	2613      	movs	r6, #19
 80026c8:	4630      	mov	r0, r6
 80026ca:	4621      	mov	r1, r4
 80026cc:	beab      	bkpt	0x00ab
 80026ce:	4606      	mov	r6, r0
 80026d0:	602e      	str	r6, [r5, #0]
 80026d2:	e7ec      	b.n	80026ae <_isatty+0x12>

080026d4 <__errno>:
 80026d4:	4b01      	ldr	r3, [pc, #4]	; (80026dc <__errno+0x8>)
 80026d6:	6818      	ldr	r0, [r3, #0]
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000000 	.word	0x20000000

080026e0 <_init>:
 80026e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e2:	bf00      	nop
 80026e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026e6:	bc08      	pop	{r3}
 80026e8:	469e      	mov	lr, r3
 80026ea:	4770      	bx	lr

080026ec <_fini>:
 80026ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ee:	bf00      	nop
 80026f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f2:	bc08      	pop	{r3}
 80026f4:	469e      	mov	lr, r3
 80026f6:	4770      	bx	lr
