$date
	Tue Nov 12 17:40:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1#
#10
0#
1$
#15
1#
#20
0#
1"
#25
1!
1#
#30
0#
#35
0!
1#
#40
0#
0"
#45
1#
#50
0#
1"
#55
1!
1#
#60
0!
0#
0$
#65
1#
#70
0#
1$
#75
1!
1#
#80
0#
#85
0!
1#
#90
0#
#95
1!
1#
