--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/Test_Project/Test_Project.ise
-intstyle ise -v 3 -s 4 -fastpaths -xml Test_Project.twx Test_Project.ncd -o
Test_Project.twr Test_Project.pcf -ucf Test_Project.ucf

Design file:              Test_Project.ncd
Physical constraint file: Test_Project.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock          |output         |    8.694|
---------------+---------------+---------+


Analysis completed Sun Jun 13 00:02:24 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



