<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='rxaui_interface_and_xaui_to_rxaui_interface_adapter.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: rxaui_interface_and_xaui_to_rxaui_interface_adapter
    <br/>
    Created: Mar 31, 2009
    <br/>
    Updated: Oct 22, 2009
    <br/>
    SVN Updated: Apr  2, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     ASIC proven
    
    ,
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Overview">
    <h2>
     
     
     Overview
    </h2>
    <p id="p_Overview">
     RXAUI interface uses two 6.25Gbps SERDES lanes to carry 10GE, instead of using four 3.125Gbps SERDES lanes.
     <br/>
     This enables a high port count lower power multi 10GE SOCs.
     <br/>
     This projects provides the specifications of RXAUI interface and the verilog code for an adapter from
     <br/>
     a XAUI to RXAUI interface
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
