Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 09:19:21 PDT 2019
Options: -files ../../../../common/scripts/genus_synthesis.tcl 
Date:    Sun Mar 14 18:39:47 2021
Host:    hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*2physical cpus*AMD EPYC 7551 32-Core Processor 512KB) (528081628KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source ../../../../common/scripts/genus_synthesis.tcl
#@ Begin verbose source common/scripts/genus_synthesis.tcl
@file(genus_synthesis.tcl) 1: date
Sun Mar 14 18:39:57 EDT 2021
@file(genus_synthesis.tcl) 2: set_db max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(genus_synthesis.tcl) 3: set sdc_set_dont_touch_physical_net 1
@file(genus_synthesis.tcl) 6: source ./config.tcl
Sourcing './config.tcl' (Sun Mar 14 18:39:57 EDT 2021)...
#@ Begin verbose source config.tcl
@file(config.tcl) 1: set TOP_DESIGN    "picorv32"
@file(config.tcl) 3: set DESIGN     "file_list.f"
@file(config.tcl) 6: set CLK_NAME      "clk"
@file(config.tcl) 7: set CLOCK_PERIOD  0.25
@file(config.tcl) 8: set CLK_UNC_SETUP 0.0
@file(config.tcl) 9: set CLK_UNC_HOLD  0.0
#@ End verbose source config.tcl
@file(genus_synthesis.tcl) 8: set OUT_DIR ./out
@file(genus_synthesis.tcl) 12: set RESULTS_DIR "${OUT_DIR}/results"
@file(genus_synthesis.tcl) 18: file mkdir ${RESULTS_DIR}
@file(genus_synthesis.tcl) 22: set_db current_design .optimize_constant_0_seq 		false
@file(genus_synthesis.tcl) 23: set_db current_design .optimize_constant_1_seq 		false
@file(genus_synthesis.tcl) 24: set_db current_design .iopt_force_constant_removal 	false
@file(genus_synthesis.tcl) 25: set_db current_design .optimize_merge_seq 		false
@file(genus_synthesis.tcl) 26: set_db current_design .lp_clock_gating_auto_cost_grouping true
@file(genus_synthesis.tcl) 28: set design ${DESIGN}
@file(genus_synthesis.tcl) 29: set module_name  ${TOP_DESIGN}
@file(genus_synthesis.tcl) 30: set clk          ${CLK_NAME}
@file(genus_synthesis.tcl) 31: set myPeriod     ${CLOCK_PERIOD}
@file(genus_synthesis.tcl) 33: set search_path [get_db init_lib_search_path]
@file(genus_synthesis.tcl) 34: lappend search_path *
@file(genus_synthesis.tcl) 35: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/tech *
@file(genus_synthesis.tcl) 36: set search_path [get_db script_search_path]
@file(genus_synthesis.tcl) 37: lappend search_path *
@file(genus_synthesis.tcl) 38: set_db script_search_path $search_path
  Setting attribute of root '/': 'script_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/etc *
@file(genus_synthesis.tcl) 43: set_db lef_library {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
  Setting attribute of root '/': 'lef_library' = /home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef
@file(genus_synthesis.tcl) 44: set_db target_library /home/abc586/freepdk-45nm/stdcells.lib

Threads Configured:3

  Message Summary for Library stdcells.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'stdcells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'target_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 45: set_db link_library /home/abc586/freepdk-45nm/stdcells.lib
  Setting attribute of root '/': 'link_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 53: read_hdl -f ${DESIGN}
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/picorv32.v' on line 206, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(genus_synthesis.tcl) 54: elaborate ${TOP_DESIGN}
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '../../src/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 4 in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 5 in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 7 in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pcpi_int_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 325.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Set the hdl_preserve_unused_registers attribute to true to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_firstword_reg' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'last_mem_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 430.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 700.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'alu_shr' in module 'picorv32' in file '../../src/picorv32.v' on line 1234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'clear_prefetched_high_word_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1288.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'clear_prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 1290.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'decoded_rs' in module 'picorv32' in file '../../src/picorv32.v' on line 1343.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_mask' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_pending' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timer' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_pseudo_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'latched_trace' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_out_0_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait_2' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_secondword' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_delay' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_active' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             16                                      elaborate
@file(genus_synthesis.tcl) 56: current_design ${TOP_DESIGN}
@file(genus_synthesis.tcl) 59: create_clock -period "${myPeriod}" [get_ports $clk]
@file(genus_synthesis.tcl) 60: set_clock_uncertainty -setup ${CLK_UNC_SETUP} [get_clocks $clk]
@file(genus_synthesis.tcl) 61: set_clock_uncertainty -hold  ${CLK_UNC_HOLD} [get_clocks $clk]
@file(genus_synthesis.tcl) 64: set input_ports  [all_inputs]
@file(genus_synthesis.tcl) 65: set output_ports [all_outputs]
@file(genus_synthesis.tcl) 75: check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        67 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            1 
Assigns                                 24 
Undriven Port(s)                         2 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          1011 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@file(genus_synthesis.tcl) 76: syn_gen
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 45 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'compressed_instr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'latched_compr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_timeout_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 117 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
  Setting attribute of design 'picorv32': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'picorv32'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1623_7 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1897_7 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in picorv32':
	  (add_1564_33, add_1555_32)

Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -220 ps
Target path end-point (Pin: reg_next_pc_reg[30]/d)

PBS_Generic_Opt-Post - Elapsed_Time 208, CPU_Time 204.880674
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) | 100.0(100.0) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  99.5( 99.5) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.5(  0.5) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -      8141     24681       187
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     15435     30801       260
##>G:Misc                             208
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      211
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       mem_la_firstword_reg
unloaded       last_mem_valid
unloaded       next_insn_opcode
unloaded       mem_la_secondword
unloaded       prefetched_high_word
unloaded       dbg_insn_addr
unloaded       q_ascii_instr
unloaded       q_insn_imm
unloaded       q_insn_opcode
unloaded       q_insn_rs1
unloaded       q_insn_rs2
unloaded       q_insn_rd
unloaded       dbg_next
unloaded       dbg_valid_insn
unloaded       cached_ascii_instr
unloaded       cached_insn_imm
unloaded       cached_insn_opcode
unloaded       cached_insn_rs1
unloaded       cached_insn_rs2
unloaded       cached_insn_rd
unloaded       clear_prefetched_high_word_q
unloaded       irq_delay
unloaded       irq_active
unloaded       irq_mask
unloaded       irq_pending
unloaded       timer
unloaded       decoder_trigger_q
unloaded       decoder_pseudo_trigger_q
unloaded       dbg_rs1val
unloaded       dbg_rs2val
unloaded       dbg_rs1val_valid
unloaded       dbg_rs2val_valid
unloaded       irq_state
unloaded       latched_trace
unloaded       alu_out_0_q
unloaded       alu_wait
unloaded       alu_wait_2
constant 0     mem_addr_reg[0]
constant 0     mem_addr_reg[1]
constant 0     instr_getq_reg
constant 0     instr_setq_reg
constant 0     instr_retirq_reg
constant 0     instr_maskirq_reg
constant 0     instr_waitirq_reg
constant 0     instr_timer_reg
constant 0     decoded_imm_j_reg[0]
constant 0     compressed_instr_reg
constant 0     pcpi_valid_reg
constant 0     eoi_reg[0]
constant 0     eoi_reg[1]
constant 0     eoi_reg[2]
constant 0     eoi_reg[3]
constant 0     eoi_reg[4]
constant 0     eoi_reg[5]
constant 0     eoi_reg[6]
constant 0     eoi_reg[7]
constant 0     eoi_reg[8]
constant 0     eoi_reg[9]
constant 0     eoi_reg[10]
constant 0     eoi_reg[11]
constant 0     eoi_reg[12]
constant 0     eoi_reg[13]
constant 0     eoi_reg[14]
constant 0     eoi_reg[15]
constant 0     eoi_reg[16]
constant 0     eoi_reg[17]
constant 0     eoi_reg[18]
constant 0     eoi_reg[19]
constant 0     eoi_reg[20]
constant 0     eoi_reg[21]
constant 0     eoi_reg[22]
constant 0     eoi_reg[23]
constant 0     eoi_reg[24]
constant 0     eoi_reg[25]
constant 0     eoi_reg[26]
constant 0     eoi_reg[27]
constant 0     eoi_reg[28]
constant 0     eoi_reg[29]
constant 0     eoi_reg[30]
constant 0     eoi_reg[31]
constant 0     trace_valid_reg
constant 0     cpu_state_reg[4]
constant 0     latched_compr_reg
constant 0     pcpi_timeout_reg
constant 0     do_waitirq_reg
unloaded       instr_ecall_ebreak_reg
unloaded       pcpi_insn_reg[0]
unloaded       pcpi_insn_reg[1]
unloaded       pcpi_insn_reg[2]
unloaded       pcpi_insn_reg[3]
unloaded       pcpi_insn_reg[4]
unloaded       pcpi_insn_reg[5]
unloaded       pcpi_insn_reg[6]
unloaded       pcpi_insn_reg[7]
unloaded       pcpi_insn_reg[8]
unloaded       pcpi_insn_reg[9]
unloaded       pcpi_insn_reg[10]
unloaded       pcpi_insn_reg[11]
unloaded       pcpi_insn_reg[12]
unloaded       pcpi_insn_reg[13]
unloaded       pcpi_insn_reg[14]
unloaded       pcpi_insn_reg[15]
unloaded       pcpi_insn_reg[16]
unloaded       pcpi_insn_reg[17]
unloaded       pcpi_insn_reg[18]
unloaded       pcpi_insn_reg[19]
unloaded       pcpi_insn_reg[20]
unloaded       pcpi_insn_reg[21]
unloaded       pcpi_insn_reg[22]
unloaded       pcpi_insn_reg[23]
unloaded       pcpi_insn_reg[24]
unloaded       pcpi_insn_reg[25]
unloaded       pcpi_insn_reg[26]
unloaded       pcpi_insn_reg[27]
unloaded       pcpi_insn_reg[28]
unloaded       pcpi_insn_reg[29]
unloaded       pcpi_insn_reg[30]
unloaded       pcpi_insn_reg[31]
unloaded       trace_data_reg[0]
unloaded       trace_data_reg[1]
unloaded       trace_data_reg[2]
unloaded       trace_data_reg[3]
unloaded       trace_data_reg[4]
unloaded       trace_data_reg[5]
unloaded       trace_data_reg[6]
unloaded       trace_data_reg[7]
unloaded       trace_data_reg[8]
unloaded       trace_data_reg[9]
unloaded       trace_data_reg[10]
unloaded       trace_data_reg[11]
unloaded       trace_data_reg[12]
unloaded       trace_data_reg[13]
unloaded       trace_data_reg[14]
unloaded       trace_data_reg[15]
unloaded       trace_data_reg[16]
unloaded       trace_data_reg[17]
unloaded       trace_data_reg[18]
unloaded       trace_data_reg[19]
unloaded       trace_data_reg[20]
unloaded       trace_data_reg[21]
unloaded       trace_data_reg[22]
unloaded       trace_data_reg[23]
unloaded       trace_data_reg[24]
unloaded       trace_data_reg[25]
unloaded       trace_data_reg[26]
unloaded       trace_data_reg[27]
unloaded       trace_data_reg[28]
unloaded       trace_data_reg[29]
unloaded       trace_data_reg[30]
unloaded       trace_data_reg[31]
unloaded       trace_data_reg[32]
unloaded       trace_data_reg[33]
unloaded       trace_data_reg[34]
unloaded       trace_data_reg[35]
unloaded       cpuregs_reg[0][0]
unloaded       cpuregs_reg[0][1]
unloaded       cpuregs_reg[0][2]
unloaded       cpuregs_reg[0][3]
unloaded       cpuregs_reg[0][4]
unloaded       cpuregs_reg[0][5]
unloaded       cpuregs_reg[0][6]
unloaded       cpuregs_reg[0][7]
unloaded       cpuregs_reg[0][8]
unloaded       cpuregs_reg[0][9]
unloaded       cpuregs_reg[0][10]
unloaded       cpuregs_reg[0][11]
unloaded       cpuregs_reg[0][12]
unloaded       cpuregs_reg[0][13]
unloaded       cpuregs_reg[0][14]
unloaded       cpuregs_reg[0][15]
unloaded       cpuregs_reg[0][16]
unloaded       cpuregs_reg[0][17]
unloaded       cpuregs_reg[0][18]
unloaded       cpuregs_reg[0][19]
unloaded       cpuregs_reg[0][20]
unloaded       cpuregs_reg[0][21]
unloaded       cpuregs_reg[0][22]
unloaded       cpuregs_reg[0][23]
unloaded       cpuregs_reg[0][24]
unloaded       cpuregs_reg[0][25]
unloaded       cpuregs_reg[0][26]
unloaded       cpuregs_reg[0][27]
unloaded       cpuregs_reg[0][28]
unloaded       cpuregs_reg[0][29]
unloaded       cpuregs_reg[0][30]
unloaded       cpuregs_reg[0][31]
merged         decoded_rs2_reg[1] merged with decoded_imm_j_reg[1]
merged         decoded_rs2_reg[2] merged with decoded_imm_j_reg[2]
merged         decoded_rs2_reg[3] merged with decoded_imm_j_reg[3]
merged         decoded_rs2_reg[4] merged with decoded_imm_j_reg[4]
merged         decoded_rs2_reg[0] merged with decoded_imm_j_reg[11]
merged         decoded_rs1_reg[0] merged with decoded_imm_j_reg[15]
merged         decoded_rs1_reg[1] merged with decoded_imm_j_reg[16]
merged         decoded_rs1_reg[2] merged with decoded_imm_j_reg[17]
merged         decoded_rs1_reg[3] merged with decoded_imm_j_reg[18]
merged         decoded_rs1_reg[4] merged with decoded_imm_j_reg[19]
merged         decoded_imm_j_reg[21] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[22] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[23] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[24] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[25] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[26] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[27] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[28] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[29] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[30] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[31] merged with decoded_imm_j_reg[20]
constant 0     reg_next_pc_reg[0]
constant 0     reg_pc_reg[0]
unloaded       is_compare_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           228            266                                      syn_generic
@file(genus_synthesis.tcl) 77: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_generic_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'report timing -lint' for more information.
@file(genus_synthesis.tcl) 81: set paths [report_timing -from [all_registers] -to [all_registers] -logic_levels 1000 -logic_levels_tcl_list -max_paths 10000]
@file(genus_synthesis.tcl) 83: set fl [open syn_gen_paths.csv w]
@file(genus_synthesis.tcl) 84: foreach path $paths {puts $fl "[lindex $path 0], [lindex $path 1], [lindex $path 2]"}
@file(genus_synthesis.tcl) 85: report_timing -from [all_registers] -to [all_registers] -path_type summary -max_paths 10000 > syn_gen_summary.txt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 86: close $fl
@file(genus_synthesis.tcl) 89: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  71.7( 71.5) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  28.0( 28.2) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  71.4( 71.2) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  27.9( 28.1) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -219 ps
Target path end-point (Pin: reg_next_pc_reg[31]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                36761     -269 
            Worst cost_group: clk, WNS: -269.3
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[29]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -219     -269     -11%      250 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -262 ps
Target path end-point (Pin: alu_out_q_reg[29]/D (DFF_X1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               32415     -290 
            Worst cost_group: clk, WNS: -290.3
            Path: reg_op2_reg[5]/CK --> alu_out_q_reg[29]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -262     -290      -5%      250 

PBS_Techmap-Global Mapping - Elapsed_Time 189, CPU_Time 186.85583699999995
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  43.2( 43.2) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  16.9( 17.0) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  39.4( 39.3) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 5.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  42.8( 42.9) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  16.7( 16.9) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  39.0( 39.0) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:09:06) |  00:00:05(00:00:04) |   1.0(  0.8) |   18:49:01 (Mar14) |  258.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  42.7( 42.8) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  16.7( 16.9) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  38.9( 38.9) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:09:06) |  00:00:05(00:00:04) |   1.0(  0.8) |   18:49:01 (Mar14) |  258.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:09:07) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:49:02 (Mar14) |  246.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  42.6( 42.6) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  16.6( 16.8) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  38.9( 38.7) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:09:06) |  00:00:05(00:00:04) |   1.0(  0.8) |   18:49:01 (Mar14) |  258.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:09:07) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:49:02 (Mar14) |  246.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:09) |  00:00:01(00:00:02) |   0.2(  0.4) |   18:49:04 (Mar14) |  246.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 32414     -290   -243239         0        0
            Worst cost_group: clk, WNS: -290.3
            Path: reg_op2_reg[5]/CK --> alu_out_q_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32414     -290   -243239         0        0
            Worst cost_group: clk, WNS: -290.3
            Path: reg_op2_reg[5]/CK --> alu_out_q_reg[29]/D
 incr_delay                32627     -253   -244523         0        0
            Worst cost_group: clk, WNS: -253.8
            Path: reg_op2_reg[2]/CK --> alu_out_q_reg[29]/D
 incr_delay                32643     -251   -244657         0        0
            Worst cost_group: clk, WNS: -251.7
            Path: reg_op2_reg[2]/CK --> alu_out_q_reg[29]/D
 incr_delay                32671     -248   -244650         0        0
            Worst cost_group: clk, WNS: -248.6
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                32686     -247   -244603         0        0
            Worst cost_group: clk, WNS: -247.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                32743     -245   -245614         0        0
            Worst cost_group: clk, WNS: -245.2
            Path: reg_op1_reg[9]/CK --> alu_out_q_reg[29]/D
 incr_delay                32750     -243   -245576         0        0
            Worst cost_group: clk, WNS: -243.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       521  (      119 /      122 )  1.39
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       139  (        0 /        0 )  0.00
    plc_st_fence       139  (        0 /        0 )  0.00
        plc_star       139  (        0 /        0 )  0.00
      plc_laf_st       139  (        0 /        0 )  0.00
 plc_laf_st_fence       139  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       266  (       44 /       44 )  1.22
   plc_laf_lo_st       141  (        0 /        0 )  0.00
       plc_lo_st       141  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  32750     -243   -245576         0        0
            Worst cost_group: clk, WNS: -243.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 incr_tns                  32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D
 incr_tns                  32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      5486  (      439 /     1165 )  20.08
   plc_laf_lo_st      5047  (        0 /        0 )  0.01
       plc_lo_st      5047  (        0 /        0 )  0.01
            fopt      5047  (        0 /        0 )  0.59
       crit_dnsz      2832  (      428 /      784 )  9.35
             dup      4619  (        0 /        3 )  0.62
        setup_dn      4619  (        0 /       15 )  0.14

PBS_TechMap-Postmap Cleanup - Elapsed_Time 37, CPU_Time 35.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  39.7( 39.6) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  15.5( 15.6) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  36.2( 36.0) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:09:06) |  00:00:05(00:00:04) |   1.0(  0.8) |   18:49:01 (Mar14) |  258.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:09:07) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:49:02 (Mar14) |  246.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:09) |  00:00:01(00:00:02) |   0.2(  0.4) |   18:49:04 (Mar14) |  246.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:52(00:09:46) |  00:00:35(00:00:37) |   6.8(  7.0) |   18:49:41 (Mar14) |  247.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:40:56 (Mar14) |  187.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:29) |  00:03:24(00:03:28) |  39.7( 39.6) |   18:44:24 (Mar14) |  260.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:30) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:44:25 (Mar14) |  260.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:52) |  00:01:20(00:01:22) |  15.5( 15.6) |   18:45:47 (Mar14) |  359.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:53) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:45:48 (Mar14) |  359.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:09:02) |  00:03:06(00:03:09) |  36.2( 36.0) |   18:48:57 (Mar14) |  258.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:09:06) |  00:00:05(00:00:04) |   1.0(  0.8) |   18:49:01 (Mar14) |  258.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:09:07) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:49:02 (Mar14) |  246.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:09) |  00:00:01(00:00:02) |   0.2(  0.4) |   18:49:04 (Mar14) |  246.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:52(00:09:46) |  00:00:35(00:00:37) |   6.8(  7.0) |   18:49:41 (Mar14) |  247.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:52(00:09:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:49:41 (Mar14) |  247.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     15435     30801       359
##>M:Pre Cleanup                        0         -         -     15435     30801       359
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     11633     17365       258
##>M:Const Prop                         0      -290    243239     11633     17365       246
##>M:Cleanup                           37      -242    231086     11832     17610       247
##>M:MBCI                               0         -         -     11832     17610       247
##>M:Misc                             193
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      234
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           384            316                                      syn_map
@file(genus_synthesis.tcl) 90: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D
 const_prop                32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D
 simp_cc_inputs            32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D
 hi_fo_buf                 32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32821     -242   -231086         0        0
            Worst cost_group: clk, WNS: -242.9
            Path: reg_op2_reg[11]/CK --> alu_out_q_reg[29]/D
 incr_delay                32864     -240   -230760         0        0
            Worst cost_group: clk, WNS: -240.3
            Path: reg_op1_reg[9]/CK --> alu_out_q_reg[29]/D
 incr_delay                32920     -233   -240250         0        0
            Worst cost_group: clk, WNS: -233.1
            Path: reg_op1_reg[8]/CK --> alu_out_q_reg[29]/D
 incr_delay                32969     -231   -240392         0        0
            Worst cost_group: clk, WNS: -231.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33003     -229   -240374         0        0
            Worst cost_group: clk, WNS: -229.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[9]/D
 incr_delay                33029     -228   -240363         0        0
            Worst cost_group: clk, WNS: -228.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33042     -227   -240382         0        0
            Worst cost_group: clk, WNS: -227.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33065     -226   -240332         0        0
            Worst cost_group: clk, WNS: -226.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33069     -226   -240379         0        0
            Worst cost_group: clk, WNS: -226.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33091     -226   -240346         0        0
            Worst cost_group: clk, WNS: -226.1
            Path: reg_op2_reg[6]/CK --> decoder_trigger_reg/D
 incr_delay                33142     -225   -240316         0        0
            Worst cost_group: clk, WNS: -225.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[28]/D
 incr_delay                33179     -223   -240549         0        0
            Worst cost_group: clk, WNS: -223.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[26]/D
 incr_delay                33183     -223   -240532         0        0
            Worst cost_group: clk, WNS: -223.0
            Path: reg_op2_reg[9]/CK --> alu_out_q_reg[17]/D
 incr_delay                33212     -222   -240671         0        0
            Worst cost_group: clk, WNS: -222.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       682  (      119 /      152 )  4.23
       crit_upsz       552  (       54 /       57 )  1.37
       crit_slew       312  (        1 /       16 )  0.80
        setup_dn       310  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       310  (        0 /        0 )  0.00
    plc_st_fence       310  (        0 /        0 )  0.00
        plc_star       310  (        0 /        0 )  0.00
      plc_laf_st       310  (        0 /        0 )  0.00
 plc_laf_st_fence       310  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       310  (        0 /        0 )  0.00
       plc_lo_st       310  (        0 /        0 )  0.00
            fopt       310  (        0 /        0 )  0.02
       crit_swap       310  (        0 /        0 )  0.31
       mux2_swap       310  (        0 /        0 )  0.00
       crit_dnsz       415  (        0 /        0 )  0.95
       load_swap       310  (        0 /        0 )  0.19
            fopt       499  (       35 /       38 )  1.96
        setup_dn       347  (        0 /        0 )  0.00
       load_isol       687  (       96 /       96 )  6.59
       load_isol       347  (        1 /        1 )  1.26
        move_for       346  (        0 /        0 )  0.35
        move_for       346  (        0 /        0 )  0.16
          rem_bi       346  (        0 /        0 )  0.00
         offload       346  (        0 /        0 )  0.00
          rem_bi       346  (        0 /       17 )  0.59
         offload       364  (        3 /        3 )  0.55
           phase       339  (        0 /        0 )  0.00
        in_phase       339  (        0 /        0 )  0.00
       merge_bit       471  (       16 /       19 )  0.55
     merge_idrvr       367  (        0 /        0 )  0.00
     merge_iload       367  (        0 /        0 )  0.00
    merge_idload       425  (        3 /       17 )  0.34
      merge_drvr       383  (        0 /        2 )  0.04
      merge_load       383  (        0 /        3 )  0.06
          decomp       426  (        2 /        2 )  0.96
        p_decomp       414  (        0 /        0 )  0.41
        levelize       414  (        0 /        2 )  0.03
        mb_split       414  (        0 /        0 )  0.00
             dup       420  (        9 /       11 )  0.65
      mux_retime       381  (        0 /        0 )  0.00
         buf2inv       381  (        0 /        0 )  0.00
             exp        53  (       12 /       36 )  0.77
       gate_deco        55  (        1 /        1 )  0.69
       gcomp_tim       305  (        9 /        9 )  2.73
  inv_pair_2_buf       421  (        0 /        0 )  0.02

 incr_delay                33363     -220   -240515         0        0
            Worst cost_group: clk, WNS: -220.3
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[24]/D
 incr_delay                33446     -217   -239668         0        0
            Worst cost_group: clk, WNS: -217.0
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[27]/D
 incr_delay                33514     -213   -239356         0        0
            Worst cost_group: clk, WNS: -213.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33517     -211   -239812         0        0
            Worst cost_group: clk, WNS: -211.0
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33520     -210   -239804         0        0
            Worst cost_group: clk, WNS: -210.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33528     -210   -239799         0        0
            Worst cost_group: clk, WNS: -210.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33591     -208   -239633         0        0
            Worst cost_group: clk, WNS: -208.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33628     -207   -239844         0        0
            Worst cost_group: clk, WNS: -207.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33655     -206   -239819         0        0
            Worst cost_group: clk, WNS: -206.8
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[14]/D
 incr_delay                33658     -206   -239834         0        0
            Worst cost_group: clk, WNS: -206.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33653     -206   -239815         0        0
            Worst cost_group: clk, WNS: -206.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33684     -205   -239670         0        0
            Worst cost_group: clk, WNS: -205.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33664     -205   -239668         0        0
            Worst cost_group: clk, WNS: -205.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33676     -204   -239658         0        0
            Worst cost_group: clk, WNS: -204.5
            Path: reg_op2_reg[8]/CK --> alu_out_q_reg[23]/D
 incr_delay                33690     -204   -239640         0        0
            Worst cost_group: clk, WNS: -204.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33689     -204   -239636         0        0
            Worst cost_group: clk, WNS: -204.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33692     -204   -239637         0        0
            Worst cost_group: clk, WNS: -204.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        45  (        8 /       41 )  11.50
        crr_glob        74  (        4 /        8 )  0.58
         crr_200       134  (       45 /      120 )  8.01
        crr_glob       297  (       45 /       45 )  0.64
         crr_300       102  (       36 /       85 )  7.59
        crr_glob       219  (       36 /       36 )  0.69
         crr_400       114  (       38 /      101 )  9.75
        crr_glob       272  (       38 /       38 )  0.78
         crr_111       145  (       36 /      133 )  18.85
        crr_glob       268  (       30 /       36 )  1.43
         crr_210        70  (       13 /       61 )  7.96
        crr_glob       134  (       10 /       13 )  0.45
         crr_110        73  (       12 /       66 )  5.35
        crr_glob        88  (        6 /       12 )  0.40
         crr_101       257  (       81 /      228 )  15.36
        crr_glob       430  (       74 /       81 )  1.32
         crr_201        39  (        1 /       35 )  2.90
        crr_glob        63  (        0 /        1 )  0.18
         crr_211        72  (       13 /       64 )  14.86
        crr_glob       133  (       11 /       13 )  0.78
        crit_msz       127  (        8 /       11 )  0.61
       crit_upsz        98  (        1 /        1 )  0.19
       crit_slew        93  (        1 /        6 )  0.19
        setup_dn       168  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        91  (        0 /        0 )  0.00
    plc_st_fence        91  (        0 /        0 )  0.00
        plc_star        91  (        0 /        0 )  0.00
      plc_laf_st        91  (        0 /        0 )  0.00
 plc_laf_st_fence        91  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        91  (        0 /        0 )  0.00
            fopt       186  (        3 /        3 )  0.33
       crit_swap        91  (        0 /        0 )  0.09
       mux2_swap        91  (        0 /        0 )  0.00
       crit_dnsz       104  (        1 /        1 )  0.22
       load_swap        78  (        0 /        0 )  0.06
            fopt       186  (        3 /        3 )  0.33
        setup_dn       168  (        0 /        0 )  0.00
       load_isol       248  (       17 /       17 )  1.71
       load_isol       248  (       17 /       17 )  1.71
        move_for       150  (        0 /        0 )  0.18
        move_for       150  (        0 /        0 )  0.18
          rem_bi       150  (        0 /       11 )  0.69
         offload       150  (        0 /        0 )  0.36
          rem_bi       150  (        0 /       11 )  0.69
         offload       150  (        0 /        0 )  0.36
       merge_bit        87  (        2 /        3 )  0.06
     merge_idrvr        76  (        0 /        0 )  0.00
     merge_iload        76  (        0 /        0 )  0.00
    merge_idload        76  (        0 /        3 )  0.05
      merge_drvr        76  (        0 /        0 )  0.00
      merge_load        76  (        0 /        0 )  0.00
           phase        76  (        0 /        0 )  0.00
          decomp        84  (        1 /        1 )  0.14
        p_decomp        71  (        0 /        0 )  0.06
        levelize        71  (        0 /        1 )  0.01
        mb_split        71  (        0 /        0 )  0.00
        in_phase        71  (        0 /        0 )  0.00
             dup        84  (        1 /        1 )  0.11
      mux_retime        76  (        0 /        0 )  0.00
         buf2inv        76  (        0 /        0 )  0.00
             exp        12  (        3 /        9 )  0.30
       gate_deco        29  (        0 /        0 )  0.38
       gcomp_tim        58  (        0 /        2 )  0.51
  inv_pair_2_buf        88  (        0 /        0 )  0.01
 init_drc                  33692     -204   -239637         0        0
            Worst cost_group: clk, WNS: -204.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33692     -204   -239637         0        0
            Worst cost_group: clk, WNS: -204.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34409     -203   -207527         0        0
            Worst cost_group: clk, WNS: -203.6
            Path: reg_op2_reg[9]/CK --> latched_branch_reg/D
 incr_tns                  34593     -203   -196426         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34593     -203   -196426         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      7051  (       35 /       61 )  7.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      7016  (      563 /     3104 )  54.28
       crit_upsz      6453  (      256 /     1214 )  24.54
   plc_laf_lo_st      6197  (        0 /        0 )  0.02
       plc_lo_st      6197  (        0 /        0 )  0.01
       crit_swap      6197  (       25 /      346 )  8.89
       mux2_swap      6172  (        0 /        0 )  0.05
       crit_dnsz      4661  (      335 /      926 )  15.42
       load_swap      5837  (        2 /      299 )  5.68
            fopt      5835  (       39 /       94 )  8.15
        setup_dn      5796  (        2 /       10 )  0.16
       load_isol      5794  (       93 /      209 )  46.06
       load_isol      5701  (       10 /       67 )  11.54
        move_for      5691  (       27 /       80 )  4.10
        move_for      5664  (        6 /       54 )  3.00
          rem_bi      5658  (        9 /       17 )  0.71
         offload      5649  (        2 /       10 )  0.70
          rem_bi      5647  (       60 /      135 )  4.25
         offload      5587  (       12 /      115 )  5.65
       merge_bit      5743  (       69 /      130 )  1.20
     merge_idrvr      5531  (        0 /        0 )  0.01
     merge_iload      5531  (        0 /        0 )  0.06
    merge_idload      5531  (       10 /       34 )  2.36
      merge_drvr      5521  (       11 /       41 )  3.29
      merge_load      5510  (        5 /       20 )  1.34
           phase      5505  (        0 /        0 )  0.02
          decomp      5505  (       95 /      233 )  20.57
        p_decomp      5410  (        0 /        4 )  11.71
        levelize      5410  (        0 /        1 )  0.27
        mb_split      5410  (        0 /        0 )  0.07
             dup      5410  (       28 /       62 )  4.18
      mux_retime      5382  (        0 /        1 )  0.02
       crr_local      5382  (       77 /      251 )  31.95
         buf2inv      5305  (        0 /        0 )  0.01

 init_area                 34593     -203   -196426         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 undup                     34575     -203   -196421         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   34462     -203   -195946         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   34145     -203   -195646         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33977     -203   -195366         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33968     -203   -195362         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv_qb                33913     -203   -195240         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  33845     -203   -195196         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 33784     -203   -195132         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 33769     -203   -195119         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 area_down                 33721     -203   -195043         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   33710     -203   -195043         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   33682     -203   -195043         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33664     -203   -195036         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33660     -203   -195034         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        39  (        8 /       34 )  0.77
         rem_buf       223  (       68 /      167 )  2.09
         rem_inv       632  (      187 /      430 )  5.13
        merge_bi       359  (      137 /      306 )  2.72
      rem_inv_qb       285  (        1 /        4 )  1.41
    seq_res_area        24  (        0 /        2 )  19.01
        io_phase       264  (       40 /       95 )  1.85
       gate_comp      1397  (       26 /       56 )  12.83
       gcomp_mog         5  (        0 /        0 )  2.02
       glob_area        35  (       22 /       35 )  5.52
       area_down       467  (       72 /      196 )  7.76
      size_n_buf         5  (        0 /        0 )  0.18
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       147  (        7 /       88 )  1.15
         rem_inv       310  (       20 /      143 )  2.44
        merge_bi       202  (       20 /      152 )  1.74
      rem_inv_qb       242  (        0 /        3 )  1.30

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33660     -203   -195034         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33656     -203   -195036         0        0
            Worst cost_group: clk, WNS: -203.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33688     -202   -195155         0        0
            Worst cost_group: clk, WNS: -202.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[28]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        14  (        0 /       13 )  3.30
        crr_glob        23  (        0 /        0 )  0.12
         crr_200        14  (        0 /       13 )  0.79
        crr_glob        23  (        0 /        0 )  0.05
         crr_300        12  (        1 /       11 )  1.00
        crr_glob        37  (        1 /        1 )  0.05
         crr_400         7  (        0 /        6 )  0.76
        crr_glob        20  (        0 /        0 )  0.03
         crr_111        18  (        2 /       17 )  2.13
        crr_glob        20  (        0 /        2 )  0.11
         crr_210        12  (        0 /       11 )  1.43
        crr_glob        20  (        0 /        0 )  0.06
         crr_110        18  (        0 /       17 )  1.36
        crr_glob        20  (        0 /        0 )  0.07
         crr_101        18  (        1 /       16 )  0.97
        crr_glob        20  (        0 /        1 )  0.07
         crr_201        12  (        0 /       11 )  1.02
        crr_glob        20  (        0 /        0 )  0.05
         crr_211        12  (        1 /       11 )  1.97
        crr_glob        20  (        0 /        1 )  0.12
        crit_msz        64  (        3 /        6 )  0.32
       crit_upsz        50  (        0 /        1 )  0.14
       crit_slew        50  (        0 /        1 )  0.11
        setup_dn       100  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        50  (        0 /        0 )  0.00
    plc_st_fence        50  (        0 /        0 )  0.00
        plc_star        50  (        0 /        0 )  0.00
      plc_laf_st        50  (        0 /        0 )  0.00
 plc_laf_st_fence        50  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        50  (        0 /        0 )  0.00
            fopt       100  (        0 /        0 )  0.12
       crit_swap        50  (        0 /        0 )  0.07
       mux2_swap        50  (        0 /        0 )  0.00
       crit_dnsz        27  (        0 /        0 )  0.06
       load_swap        50  (        0 /        0 )  0.05
            fopt       100  (        0 /        0 )  0.12
        setup_dn       100  (        0 /        0 )  0.00
       load_isol       146  (       17 /       17 )  0.90
       load_isol       146  (       17 /       17 )  0.90
        move_for        88  (        0 /        0 )  0.09
        move_for        88  (        0 /        0 )  0.09
          rem_bi        88  (        0 /        5 )  0.32
         offload        88  (        0 /        0 )  0.17
          rem_bi        88  (        0 /        5 )  0.32
         offload        88  (        0 /        0 )  0.17
       merge_bit        48  (        0 /        0 )  0.02
     merge_idrvr        44  (        0 /        0 )  0.00
     merge_iload        44  (        0 /        0 )  0.00
    merge_idload        29  (        1 /        1 )  0.02
      merge_drvr        17  (        0 /        0 )  0.00
      merge_load        17  (        0 /        0 )  0.00
           phase        17  (        0 /        0 )  0.00
          decomp        17  (        0 /        0 )  0.02
        p_decomp        17  (        0 /        0 )  0.01
        levelize        17  (        0 /        0 )  0.00
        mb_split        17  (        0 /        0 )  0.00
        in_phase        17  (        0 /        0 )  0.00
             dup        17  (        0 /        0 )  0.01
      mux_retime        17  (        0 /        0 )  0.00
         buf2inv        17  (        0 /        0 )  0.00
             exp        10  (        0 /        9 )  0.30
       gate_deco         6  (        0 /        0 )  0.07
       gcomp_tim        15  (        0 /        0 )  0.12
  inv_pair_2_buf        17  (        0 /        0 )  0.00
 init_drc                  33688     -202   -195155         0        0
            Worst cost_group: clk, WNS: -202.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[28]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33688     -202   -195155         0        0
            Worst cost_group: clk, WNS: -202.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[28]/D
 incr_tns                  34000     -202   -189989         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34000     -202   -189989         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      1741  (        5 /       16 )  2.17
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      1736  (      119 /      680 )  13.50
       crit_upsz      1617  (       56 /      366 )  7.03
   plc_laf_lo_st      1561  (        0 /        0 )  0.00
       plc_lo_st      1561  (        0 /        0 )  0.00
       crit_swap      1561  (        9 /       83 )  2.33
       mux2_swap      1552  (        0 /        0 )  0.01
       crit_dnsz      2503  (      190 /      453 )  8.81
       load_swap      1362  (        1 /      125 )  3.28
            fopt      1361  (        3 /       25 )  2.97
        setup_dn      1358  (        0 /        1 )  0.01
       load_isol      1358  (       41 /      112 )  16.13
       load_isol      1317  (        2 /       31 )  6.45
        move_for      1315  (        9 /       38 )  1.85
        move_for      1306  (        3 /       17 )  0.91
          rem_bi      1303  (        0 /        4 )  0.15
         offload      1303  (        0 /        4 )  0.15
          rem_bi      1303  (       15 /       47 )  1.72
         offload      1288  (        5 /       53 )  2.69
       merge_bit      1336  (       18 /       46 )  0.43
     merge_idrvr      1269  (        0 /        0 )  0.00
     merge_iload      1269  (        0 /        0 )  0.03
    merge_idload      1269  (        0 /        7 )  1.14
      merge_drvr      1269  (        0 /       13 )  0.96
      merge_load      1269  (        6 /       11 )  0.58
           phase      1263  (        0 /        0 )  0.00
          decomp      1263  (       16 /       74 )  4.96
        p_decomp      1247  (        0 /        1 )  2.28
        levelize      1247  (        0 /        0 )  0.10
        mb_split      1247  (        0 /        0 )  0.02
             dup      1247  (       16 /       33 )  2.06
      mux_retime      1231  (        0 /        0 )  0.00
       crr_local      1231  (       67 /      251 )  36.92
         buf2inv      1164  (        0 /        0 )  0.00

 init_area                 34000     -202   -189989         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 undup                     33988     -202   -189905         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   33940     -202   -189907         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   33903     -202   -189850         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33873     -202   -189768         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33872     -202   -189759         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  33857     -202   -189757         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 33843     -202   -189756         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 33832     -202   -189741         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 area_down                 33788     -202   -189699         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        43  (        5 /       28 )  0.72
         rem_buf       199  (       30 /      127 )  1.55
         rem_inv       302  (       20 /      137 )  2.46
        merge_bi       190  (       26 /      144 )  1.75
      rem_inv_qb       251  (        0 /        3 )  1.33
        io_phase       238  (       10 /       68 )  1.74
       gate_comp      1399  (        7 /       41 )  13.12
       gcomp_mog         4  (        0 /        0 )  2.05
       glob_area        33  (       18 /       33 )  4.84
       area_down       454  (       56 /      167 )  7.65
      size_n_buf         1  (        0 /        0 )  0.07
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33788     -202   -189699         0        0
            Worst cost_group: clk, WNS: -202.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33794     -202   -189701         0        0
            Worst cost_group: clk, WNS: -202.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33817     -201   -189724         0        0
            Worst cost_group: clk, WNS: -201.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[28]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       106  (        8 /       14 )  0.53
       crit_upsz        96  (        3 /        6 )  0.28
       crit_slew        90  (        0 /        0 )  0.19
        setup_dn        90  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        90  (        0 /        0 )  0.00
    plc_st_fence        90  (        0 /        0 )  0.00
        plc_star        90  (        0 /        0 )  0.00
      plc_laf_st        90  (        0 /        0 )  0.00
 plc_laf_st_fence        90  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        90  (        0 /        0 )  0.00
       plc_lo_st        90  (        0 /        0 )  0.00
            fopt        90  (        0 /        0 )  0.00
       crit_swap        90  (        0 /        0 )  0.06
       mux2_swap        90  (        0 /        0 )  0.00
       crit_dnsz        88  (        0 /        0 )  0.21
       load_swap        90  (        0 /        0 )  0.03
            fopt       113  (        2 /        2 )  0.34
        setup_dn       103  (        0 /        0 )  0.00
       load_isol       102  (        5 /        5 )  0.91
       load_isol        86  (        0 /        0 )  0.26
        move_for        86  (        0 /        0 )  0.15
        move_for        86  (        0 /        0 )  0.09
          rem_bi        86  (        0 /        1 )  0.09
         offload        86  (        0 /        0 )  0.02
          rem_bi        86  (        0 /        7 )  0.51
         offload        86  (        0 /        0 )  0.41
           phase        86  (        0 /        0 )  0.00
        in_phase        86  (        0 /        0 )  0.00
       merge_bit        99  (        0 /        0 )  0.06
     merge_idrvr        86  (        0 /        0 )  0.00
     merge_iload        86  (        0 /        0 )  0.00
    merge_idload        86  (        0 /        7 )  0.13
      merge_drvr        86  (        0 /        0 )  0.00
      merge_load        86  (        0 /        0 )  0.00
          decomp        86  (        0 /        0 )  0.14
        p_decomp        86  (        0 /        0 )  0.06
        levelize        86  (        0 /        2 )  0.03
        mb_split        86  (        0 /        0 )  0.00
             dup        89  (        2 /        2 )  0.08
      mux_retime        81  (        0 /        0 )  0.00
         buf2inv        81  (        0 /        0 )  0.00
             exp        11  (        1 /        7 )  0.19
       gate_deco        17  (        0 /        0 )  0.22
       gcomp_tim        86  (        1 /        2 )  0.68
  inv_pair_2_buf        58  (        0 /        0 )  0.00

 init_drc                  33817     -201   -189724         0        0
            Worst cost_group: clk, WNS: -201.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[28]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           681            696                                      syn_opt
@file(genus_synthesis.tcl) 91: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_techmap_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 92: ungroup -flatten -all
@file(genus_synthesis.tcl) 94: update_names -verilog
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus_synthesis.tcl) 97: write_hdl -lec > ${RESULTS_DIR}/${TOP_DESIGN}_synthesized.v
@file(genus_synthesis.tcl) 98: write_sdc ${TOP_DESIGN} > ${RESULTS_DIR}/${TOP_DESIGN}.final.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(genus_synthesis.tcl) 99: write_design -innovus -base_name ${TOP_DESIGN}_genus_xfer
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'picorv32' to ./picorv32_genus_xfer...
No loop breaker instances found (cdn_loop_breaker).
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File .//picorv32_genus_xfer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
** To load the database source ./picorv32_genus_xfer.invs_setup.tcl in an Innovus session.
** To load the database source ./picorv32_genus_xfer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:03, real = 00:06).
.
@file(genus_synthesis.tcl) 100: exit
