<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p658" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_658{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_658{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_658{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_658{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_658{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_658{left:145px;bottom:874px;letter-spacing:0.17px;}
#t7_658{left:145px;bottom:847px;letter-spacing:-0.11px;}
#t8_658{left:145px;bottom:830px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t9_658{left:145px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_658{left:145px;bottom:797px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tb_658{left:217px;bottom:797px;letter-spacing:-0.16px;}
#tc_658{left:361px;bottom:797px;}
#td_658{left:368px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#te_658{left:492px;bottom:797px;}
#tf_658{left:499px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#tg_658{left:649px;bottom:797px;letter-spacing:-0.08px;}
#th_658{left:145px;bottom:780px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#ti_658{left:322px;bottom:780px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#tj_658{left:145px;bottom:763px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_658{left:145px;bottom:746px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_658{left:145px;bottom:730px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tm_658{left:145px;bottom:702px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tn_658{left:145px;bottom:685px;letter-spacing:-0.12px;word-spacing:0.02px;}
#to_658{left:145px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tp_658{left:145px;bottom:652px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tq_658{left:145px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tr_658{left:145px;bottom:618px;letter-spacing:-0.14px;word-spacing:0.04px;}
#ts_658{left:145px;bottom:591px;letter-spacing:-0.12px;}
#tt_658{left:145px;bottom:574px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_658{left:145px;bottom:557px;letter-spacing:-0.11px;word-spacing:-0.86px;}
#tv_658{left:145px;bottom:540px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#tw_658{left:145px;bottom:523px;letter-spacing:-0.11px;}
#tx_658{left:145px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_658{left:145px;bottom:490px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tz_658{left:145px;bottom:462px;}
#t10_658{left:158px;bottom:462px;letter-spacing:-0.21px;}
#t11_658{left:199px;bottom:462px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_658{left:145px;bottom:445px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_658{left:145px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t14_658{left:145px;bottom:401px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_658{left:145px;bottom:372px;}
#t16_658{left:182px;bottom:372px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_658{left:182px;bottom:355px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t18_658{left:145px;bottom:326px;}
#t19_658{left:182px;bottom:326px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t1a_658{left:342px;bottom:326px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t1b_658{left:504px;bottom:326px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1c_658{left:182px;bottom:310px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1d_658{left:182px;bottom:293px;letter-spacing:-0.11px;}
#t1e_658{left:145px;bottom:265px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t1f_658{left:145px;bottom:248px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_658{left:145px;bottom:219px;}
#t1h_658{left:182px;bottom:219px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1i_658{left:562px;bottom:219px;letter-spacing:-0.18px;word-spacing:0.07px;}
#t1j_658{left:182px;bottom:203px;letter-spacing:-0.23px;}
#t1k_658{left:249px;bottom:203px;}
#t1l_658{left:145px;bottom:173px;}
#t1m_658{left:182px;bottom:173px;letter-spacing:-0.11px;}
#t1n_658{left:571px;bottom:173px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1o_658{left:182px;bottom:157px;letter-spacing:-0.23px;}
#t1p_658{left:249px;bottom:157px;}
#t1q_658{left:145px;bottom:128px;}
#t1r_658{left:182px;bottom:128px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1s_658{left:458px;bottom:128px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1t_658{left:599px;bottom:128px;}
#t1u_658{left:145px;bottom:99px;}
#t1v_658{left:182px;bottom:99px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1w_658{left:505px;bottom:99px;letter-spacing:-0.16px;word-spacing:0.01px;}

.s1_658{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_658{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_658{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_658{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_658{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts658" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg658Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg658" style="-webkit-user-select: none;"><object width="825" height="990" data="658/658.svg" type="image/svg+xml" id="pdf658" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_658" class="t s1_658">Memory Order Model </span>
<span id="t2_658" class="t s2_658">B2-2 </span><span id="t3_658" class="t s1_658">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_658" class="t s2_658">ARM DDI 0100I </span>
<span id="t5_658" class="t s3_658">B2.1 </span><span id="t6_658" class="t s3_658">About the memory order model </span>
<span id="t7_658" class="t s4_658">The architecture prior to ARMv6 did not attempt to define the acceptable memory ordering of explicit </span>
<span id="t8_658" class="t s4_658">memory transactions, describing the regions of memory according to the hardware approaches that had </span>
<span id="t9_658" class="t s4_658">previously been used to implement such memory systems. Thus regions of memory had been termed as </span>
<span id="ta_658" class="t s4_658">being one of </span><span id="tb_658" class="t s5_658">Write-Through Cacheable</span><span id="tc_658" class="t s4_658">, </span><span id="td_658" class="t s5_658">Write-Back Cacheable</span><span id="te_658" class="t s4_658">, </span><span id="tf_658" class="t s5_658">Non-Cacheable Bufferable </span><span id="tg_658" class="t s4_658">or </span>
<span id="th_658" class="t s5_658">Non-Cacheable, Non-Bufferable</span><span id="ti_658" class="t s4_658">. These terms are based on the previous hardware implementations of cores </span>
<span id="tj_658" class="t s4_658">and the exact properties of the memory transactions could not be rigorously inferred from the memory </span>
<span id="tk_658" class="t s4_658">names. Implementations have chosen to interpret these names in different ways, leading to potentially </span>
<span id="tl_658" class="t s4_658">incompatible uses. </span>
<span id="tm_658" class="t s4_658">In a similar manner, the order in which memory accesses could be presented to memory was not defined, </span>
<span id="tn_658" class="t s4_658">and in particular there was no definition of what order could be relied upon by an observer of the memory </span>
<span id="to_658" class="t s4_658">transactions generated by a processor. As implementations and systems become more complicated, these </span>
<span id="tp_658" class="t s4_658">undefined areas of the architecture move from being simply based on a standard default to having the </span>
<span id="tq_658" class="t s4_658">potential of presenting significant incompatibilities between different implementations; at processor core </span>
<span id="tr_658" class="t s4_658">and system level. </span>
<span id="ts_658" class="t s4_658">ARMv6 introduces a set of memory types - Normal, Device, and Strongly Ordered - with memory access </span>
<span id="tt_658" class="t s4_658">properties defined to fit in a largely backwards compatible manner to the defacto meanings of the original </span>
<span id="tu_658" class="t s4_658">memory regions. A potential incompatibility has been introduced with the need for a software polling policy </span>
<span id="tv_658" class="t s4_658">when it is necessary for the program to be aware that memory accesses to I/O space have completed, and all </span>
<span id="tw_658" class="t s4_658">side effects are visible across the whole system. This reflects the increasing difficulty of ensuring linkage </span>
<span id="tx_658" class="t s4_658">between the completion of memory accesses and the execution of instructions within a complex </span>
<span id="ty_658" class="t s4_658">high-performance system. </span>
<span id="tz_658" class="t s4_658">A </span><span id="t10_658" class="t s5_658">shared </span><span id="t11_658" class="t s4_658">memory attribute to indicate whether a region of memory is shared between multiple processors </span>
<span id="t12_658" class="t s4_658">(and therefore requires an appearance of cache transparency in an ordering model) is also introduced. </span>
<span id="t13_658" class="t s4_658">Implementations remain free to choose the mechanisms to implement this functionality. </span>
<span id="t14_658" class="t s4_658">The key issues with the memory order model are slightly different depending on the target audience: </span>
<span id="t15_658" class="t s4_658">• </span><span id="t16_658" class="t s4_658">for software programmers, the key factor is that side effects are only architecturally visible after </span>
<span id="t17_658" class="t s4_658">software polling of a location that indicates that it is safe to proceed </span>
<span id="t18_658" class="t s4_658">• </span><span id="t19_658" class="t s4_658">for silicon Implementors, the </span><span id="t1a_658" class="t s5_658">Strongly Ordered and Device </span><span id="t1b_658" class="t s4_658">memory attributes defined in this chapter </span>
<span id="t1c_658" class="t s4_658">place certain restrictions on the system designer in terms of what they are allowed to build, and when </span>
<span id="t1d_658" class="t s4_658">to indicate completion of a transaction. </span>
<span id="t1e_658" class="t s4_658">Additional attributes and behaviors relate to the memory system architecture. These features are defined in </span>
<span id="t1f_658" class="t s4_658">other areas of this manual: </span>
<span id="t1g_658" class="t s4_658">• </span><span id="t1h_658" class="t s4_658">Virtual memory systems based on an MMU described in Chapter B4 </span><span id="t1i_658" class="t s5_658">Virtual Memory System </span>
<span id="t1j_658" class="t s5_658">Architecture</span><span id="t1k_658" class="t s4_658">. </span>
<span id="t1l_658" class="t s4_658">• </span><span id="t1m_658" class="t s4_658">Protected memory systems based on an MPU described in Chapter B5 </span><span id="t1n_658" class="t s5_658">Protected Memory System </span>
<span id="t1o_658" class="t s5_658">Architecture</span><span id="t1p_658" class="t s4_658">. </span>
<span id="t1q_658" class="t s4_658">• </span><span id="t1r_658" class="t s4_658">Caches and write buffers described in Chapter B6 </span><span id="t1s_658" class="t s5_658">Caches and Write Buffers</span><span id="t1t_658" class="t s4_658">. </span>
<span id="t1u_658" class="t s4_658">• </span><span id="t1v_658" class="t s4_658">Tightly Coupled Memory (TCM) described in Chapter B7 </span><span id="t1w_658" class="t s5_658">Tightly Coupled Memory </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
