#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 19 18:30:08 2019
# Process ID: 23124
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22064 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab02\Program1\Lab02.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/PWM_Decoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"namespace eval ::xilinx.com_ip_aximm_1.0 { source -notrace {D:/software/Vivado/Vivado/2018.3/data/rsb/busdef/AXIMM/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {D:/software/Vivado/Vivado/2018.3/data/rsb/busdef/clock_signal/busdef.tcl} "
    (in namespace eval "::xilinx.com_ip_clock_signal_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_clock_signal_1.0 { source -notrace {D:/software/Vivado/Vivado/2018.3/data/rsb/busdef/clock_signal/busdef.tcl} }"
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 18:31:28 2019...
