Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 14 22:22:41 2026
| Host         : DaNiko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.697        0.000                      0                  443        0.160        0.000                      0                  443        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.697        0.000                      0                  288        0.160        0.000                      0                  288        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.472        0.000                      0                  155        0.452        0.000                      0                  155  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.773ns (15.876%)  route 4.096ns (84.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.940     9.952    Vend_inst_n_8
    SLICE_X58Y34         FDRE                                         r  vend_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  vend_reg_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.649    vend_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.773ns (15.876%)  route 4.096ns (84.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.940     9.952    Vend_inst_n_8
    SLICE_X58Y34         FDRE                                         r  vend_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  vend_reg_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.649    vend_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.773ns (16.124%)  route 4.021ns (83.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.865     9.877    Vend_inst_n_8
    SLICE_X58Y33         FDRE                                         r  vend_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  vend_reg_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    vend_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.773ns (16.124%)  route 4.021ns (83.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.865     9.877    Vend_inst_n_8
    SLICE_X58Y33         FDRE                                         r  vend_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  vend_reg_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    vend_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 Debounce_shift/ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_shift/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.978ns (20.982%)  route 3.683ns (79.018%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.557     5.078    Debounce_shift/CLK
    SLICE_X55Y21         FDCE                                         r  Debounce_shift/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  Debounce_shift/ctr_reg[1]/Q
                         net (fo=3, routed)           1.032     6.566    Debounce_shift/ctr_reg[1]
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.690 r  Debounce_shift/ctr[0]_i_16__2/O
                         net (fo=1, routed)           0.670     7.360    Debounce_shift/ctr[0]_i_16__2_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.484 r  Debounce_shift/ctr[0]_i_13__2/O
                         net (fo=1, routed)           0.593     8.077    Debounce_shift/ctr[0]_i_13__2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.201 r  Debounce_shift/ctr[0]_i_3__2/O
                         net (fo=21, routed)          1.006     9.207    Debounce_shift/ctr[0]_i_1__2_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I1_O)        0.150     9.357 r  Debounce_shift/q_reg_i_1__2/O
                         net (fo=1, routed)           0.382     9.739    Debounce_shift/q_reg_i_1__2_n_0
    SLICE_X54Y23         FDCE                                         r  Debounce_shift/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.437    14.778    Debounce_shift/CLK
    SLICE_X54Y23         FDCE                                         r  Debounce_shift/q_reg_reg/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)       -0.249    14.768    Debounce_shift/q_reg_reg
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.773ns (17.216%)  route 3.717ns (82.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.561     9.573    Vend_inst_n_8
    SLICE_X61Y31         FDRE                                         r  vend_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  vend_reg_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429    14.645    vend_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vend_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.773ns (17.281%)  route 3.700ns (82.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.156     8.717    Vend_inst/out[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.295     9.012 r  Vend_inst/vend_reg[7]_i_1/O
                         net (fo=8, routed)           0.544     9.556    Vend_inst_n_8
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    14.644    vend_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Vend_inst/credit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.952ns (20.976%)  route 3.587ns (79.024%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Vend_inst/credit_reg[4]/Q
                         net (fo=46, routed)          1.515     7.119    Vend_inst/credit[4]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.243 f  Vend_inst/credit[4]_i_21/O
                         net (fo=1, routed)           0.670     7.913    Vend_inst/credit[4]_i_21_n_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.037 f  Vend_inst/credit[4]_i_16/O
                         net (fo=1, routed)           0.635     8.672    Vend_inst/credit[4]_i_16_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.796 r  Vend_inst/credit[4]_i_6/O
                         net (fo=1, routed)           0.404     9.200    Vend_inst/credit[4]_i_6_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  Vend_inst/credit[4]_i_1/O
                         net (fo=5, routed)           0.362     9.686    Vend_inst/next_credit[0]
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.885    Vend_inst/credit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Vend_inst/credit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.952ns (20.976%)  route 3.587ns (79.024%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Vend_inst/credit_reg[4]/Q
                         net (fo=46, routed)          1.515     7.119    Vend_inst/credit[4]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.243 f  Vend_inst/credit[4]_i_21/O
                         net (fo=1, routed)           0.670     7.913    Vend_inst/credit[4]_i_21_n_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.037 f  Vend_inst/credit[4]_i_16/O
                         net (fo=1, routed)           0.635     8.672    Vend_inst/credit[4]_i_16_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.796 r  Vend_inst/credit[4]_i_6/O
                         net (fo=1, routed)           0.404     9.200    Vend_inst/credit[4]_i_6_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  Vend_inst/credit[4]_i_1/O
                         net (fo=5, routed)           0.362     9.686    Vend_inst/next_credit[0]
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[1]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.885    Vend_inst/credit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Vend_inst/credit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.952ns (20.976%)  route 3.587ns (79.024%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Vend_inst/credit_reg[4]/Q
                         net (fo=46, routed)          1.515     7.119    Vend_inst/credit[4]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.243 f  Vend_inst/credit[4]_i_21/O
                         net (fo=1, routed)           0.670     7.913    Vend_inst/credit[4]_i_21_n_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.037 f  Vend_inst/credit[4]_i_16/O
                         net (fo=1, routed)           0.635     8.672    Vend_inst/credit[4]_i_16_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.796 r  Vend_inst/credit[4]_i_6/O
                         net (fo=1, routed)           0.404     9.200    Vend_inst/credit[4]_i_6_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  Vend_inst/credit[4]_i_1/O
                         net (fo=5, routed)           0.362     9.686    Vend_inst/next_credit[0]
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.885    Vend_inst/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Sync_dlr/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_dlr/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  Sync_dlr/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.663    Sync_dlr/shift_reg[0]
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[1]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.060     1.503    Sync_dlr/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Sync_rfnd/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_rfnd/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.470    Sync_rfnd/CLK
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  Sync_rfnd/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.690    Sync_rfnd/shift_reg[0]
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    Sync_rfnd/CLK
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[1]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.060     1.530    Sync_rfnd/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_rst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Sync_rst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.663    Sync_rst/shift_reg[0]
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.956    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.060     1.503    Sync_rst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Sync_shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_shift/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Sync_shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.661    Sync_shift/shift_reg[0]
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.060     1.501    Sync_shift/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Sync_qtr/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_qtr/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  Sync_qtr/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.663    Sync_qtr/shift_reg[0]
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[1]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.053     1.496    Sync_qtr/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Vend_inst/credit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.338%)  route 0.144ns (43.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    Vend_inst/CLK
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Vend_inst/credit_reg[1]/Q
                         net (fo=38, routed)          0.144     1.756    Vend_inst/credit[1]
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  Vend_inst/credit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Vend_inst/credit[2]_i_1_n_0
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     1.983    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.091     1.575    Vend_inst/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_SSEG_Driver_inst/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.155%)  route 0.189ns (49.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.189     1.798    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.049     1.847 r  Vend_SSEG_Driver_inst/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    Vend_SSEG_Driver_inst/digit_sel[1]_i_1_n_0
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.107     1.575    Vend_SSEG_Driver_inst/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Vend_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/ctr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.251ns (58.807%)  route 0.176ns (41.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    Vend_inst/CLK
    SLICE_X61Y32         FDCE                                         r  Vend_inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Vend_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=74, routed)          0.176     1.788    Vend_inst/FSM_sequential_current_state_reg[2]_0[0]
    SLICE_X60Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  Vend_inst/ctr[24]_i_3/O
                         net (fo=1, routed)           0.000     1.833    Vend_inst/ctr[24]_i_3_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.898 r  Vend_inst/ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    Vend_inst/ctr_reg[24]_i_1_n_5
    SLICE_X60Y31         FDCE                                         r  Vend_inst/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    Vend_inst/CLK
    SLICE_X60Y31         FDCE                                         r  Vend_inst/ctr_reg[26]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.134     1.618    Vend_inst/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Vend_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/ctr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.252ns (56.382%)  route 0.195ns (43.618%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    Vend_inst/CLK
    SLICE_X62Y29         FDCE                                         r  Vend_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Vend_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=68, routed)          0.195     1.805    Vend_inst/current_state[0]
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  Vend_inst/ctr[12]_i_4__3/O
                         net (fo=1, routed)           0.000     1.850    Vend_inst/ctr[12]_i_4__3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.916 r  Vend_inst/ctr_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.916    Vend_inst/ctr_reg[12]_i_1__3_n_6
    SLICE_X60Y28         FDCE                                         r  Vend_inst/ctr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.852     1.979    Vend_inst/CLK
    SLICE_X60Y28         FDCE                                         r  Vend_inst/ctr_reg[13]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.134     1.635    Vend_inst/ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_SSEG_Driver_inst/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.623%)  route 0.189ns (50.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.189     1.798    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  Vend_SSEG_Driver_inst/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Vend_SSEG_Driver_inst/digit_sel[0]_i_1_n_0
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    Vend_SSEG_Driver_inst/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30   vend_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   vend_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   vend_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   vend_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y31   vend_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   vend_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   vend_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   vend_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   Debounce_dlr/a_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   vend_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   vend_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   vend_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   vend_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   vend_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   vend_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   vend_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   vend_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   vend_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   vend_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   vend_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   vend_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   vend_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.478ns (12.119%)  route 3.466ns (87.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.466     9.028    Vend_inst/out[0]
    SLICE_X58Y32         FDCE                                         f  Vend_inst/credit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.576    14.500    Vend_inst/credit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.478ns (12.119%)  route 3.466ns (87.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.466     9.028    Vend_inst/out[0]
    SLICE_X58Y32         FDCE                                         f  Vend_inst/credit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X58Y32         FDCE                                         r  Vend_inst/credit_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.576    14.500    Vend_inst/credit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.478ns (12.132%)  route 3.462ns (87.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.462     9.023    Vend_inst/out[0]
    SLICE_X59Y32         FDCE                                         f  Vend_inst/credit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.851    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.576    14.500    Vend_inst/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pulse_dlr/a_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.478ns (12.601%)  route 3.315ns (87.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.315     8.877    Pulse_dlr/out[0]
    SLICE_X58Y30         FDCE                                         f  Pulse_dlr/a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Pulse_dlr/CLK
    SLICE_X58Y30         FDCE                                         r  Pulse_dlr/a_reg_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.576    14.497    Pulse_dlr/a_reg_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pulse_qtr/a_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.478ns (12.601%)  route 3.315ns (87.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.315     8.877    Pulse_qtr/out[0]
    SLICE_X58Y30         FDCE                                         f  Pulse_qtr/a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Pulse_qtr/CLK
    SLICE_X58Y30         FDCE                                         r  Pulse_qtr/a_reg_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.576    14.497    Pulse_qtr/a_reg_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pulse_rfnd/a_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.478ns (12.601%)  route 3.315ns (87.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.315     8.877    Pulse_rfnd/out[0]
    SLICE_X58Y30         FDCE                                         f  Pulse_rfnd/a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Pulse_rfnd/CLK
    SLICE_X58Y30         FDCE                                         r  Pulse_rfnd/a_reg_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.576    14.497    Pulse_rfnd/a_reg_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.478ns (13.283%)  route 3.121ns (86.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.121     8.682    Vend_inst/out[0]
    SLICE_X59Y31         FDCE                                         f  Vend_inst/credit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    14.498    Vend_inst/credit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/credit_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.478ns (13.283%)  route 3.121ns (86.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.121     8.682    Vend_inst/out[0]
    SLICE_X59Y31         FDCE                                         f  Vend_inst/credit_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.576    14.498    Vend_inst/credit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/ctr_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.478ns (13.212%)  route 3.140ns (86.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.140     8.701    Vend_inst/out[0]
    SLICE_X60Y31         FDCE                                         f  Vend_inst/ctr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    Vend_inst/CLK
    SLICE_X60Y31         FDCE                                         r  Vend_inst/ctr_reg[24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.490    14.584    Vend_inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vend_inst/ctr_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.478ns (13.212%)  route 3.140ns (86.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.562     5.083    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         3.140     8.701    Vend_inst/out[0]
    SLICE_X60Y31         FDCE                                         f  Vend_inst/ctr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    Vend_inst/CLK
    SLICE_X60Y31         FDCE                                         r  Vend_inst/ctr_reg[25]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDCE (Recov_fdce_C_CLR)     -0.490    14.584    Vend_inst/ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_dlr/shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.541%)  route 0.217ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.217     1.808    Sync_dlr/shift_reg_reg[1]_0[0]
    SLICE_X56Y19         FDCE                                         f  Sync_dlr/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.356    Sync_dlr/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_dlr/shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.541%)  route 0.217ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.217     1.808    Sync_dlr/shift_reg_reg[1]_0[0]
    SLICE_X56Y19         FDCE                                         f  Sync_dlr/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.356    Sync_dlr/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_qtr/shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.541%)  route 0.217ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.217     1.808    Sync_qtr/shift_reg_reg[1]_0[0]
    SLICE_X56Y19         FDCE                                         f  Sync_qtr/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.356    Sync_qtr/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_qtr/shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.541%)  route 0.217ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.217     1.808    Sync_qtr/shift_reg_reg[1]_0[0]
    SLICE_X56Y19         FDCE                                         f  Sync_qtr/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.356    Sync_qtr/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_shift/shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.479%)  route 0.200ns (57.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.200     1.792    Sync_shift/shift_reg_reg[1]_0[0]
    SLICE_X54Y19         FDCE                                         f  Sync_shift/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.335    Sync_shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sync_shift/shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.479%)  route 0.200ns (57.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.200     1.792    Sync_shift/shift_reg_reg[1]_0[0]
    SLICE_X54Y19         FDCE                                         f  Sync_shift/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y19         FDCE (Remov_fdce_C_CLR)     -0.120     1.335    Sync_shift/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_shift/ctr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.650%)  route 0.320ns (68.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.320     1.911    Debounce_shift/a_reg_reg_0[0]
    SLICE_X55Y21         FDCE                                         f  Debounce_shift/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    Debounce_shift/CLK
    SLICE_X55Y21         FDCE                                         r  Debounce_shift/ctr_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.308    Debounce_shift/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_shift/ctr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.650%)  route 0.320ns (68.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.320     1.911    Debounce_shift/a_reg_reg_0[0]
    SLICE_X55Y21         FDCE                                         f  Debounce_shift/ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    Debounce_shift/CLK
    SLICE_X55Y21         FDCE                                         r  Debounce_shift/ctr_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.308    Debounce_shift/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_shift/ctr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.650%)  route 0.320ns (68.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.320     1.911    Debounce_shift/a_reg_reg_0[0]
    SLICE_X55Y21         FDCE                                         f  Debounce_shift/ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    Debounce_shift/CLK
    SLICE_X55Y21         FDCE                                         r  Debounce_shift/ctr_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.308    Debounce_shift/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Sync_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_shift/ctr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.650%)  route 0.320ns (68.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Sync_rst/shift_reg_reg[1]/Q
                         net (fo=156, routed)         0.320     1.911    Debounce_shift/a_reg_reg_0[0]
    SLICE_X55Y21         FDCE                                         f  Debounce_shift/ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    Debounce_shift/CLK
    SLICE_X55Y21         FDCE                                         r  Debounce_shift/ctr_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X55Y21         FDCE (Remov_fdce_C_CLR)     -0.145     1.308    Debounce_shift/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.603    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 4.804ns (40.983%)  route 6.917ns (59.017%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.641     7.246    Vend_inst/credit[2]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     7.398 r  Vend_inst/g0_b13/O
                         net (fo=2, routed)           0.592     7.990    Vend_inst/g0_b13_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.326     8.316 f  Vend_inst/dp_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.787     9.104    Vend_inst/dp_OBUF_inst_i_13_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  Vend_inst/dp_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.138    10.366    Vend_inst/dp_OBUF_inst_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.490 f  Vend_inst/dp_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.590    11.080    Vend_inst/dp_OBUF_inst_i_2_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.204 r  Vend_inst/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.169    13.373    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    16.870 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    16.870    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.166ns  (logic 4.700ns (42.089%)  route 6.467ns (57.911%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.650     7.256    Vend_inst/credit[2]
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.124     7.380 r  Vend_inst/g0_b4/O
                         net (fo=3, routed)           0.661     8.040    Vend_inst/g0_b4_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.150     8.190 f  Vend_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.963     9.153    Vend_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.326     9.479 r  Vend_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.092    10.571    Vend_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.695 r  Vend_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    12.796    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.316 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.316    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.199ns  (logic 4.825ns (47.312%)  route 5.374ns (52.688%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.650     7.256    Vend_inst/credit[2]
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.152     7.408 r  Vend_inst/g0_b5/O
                         net (fo=3, routed)           1.009     8.416    Vend_inst/g0_b5_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.354     8.770 f  Vend_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.411     9.182    Vend_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.332     9.514 r  Vend_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.303    11.817    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.348 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.348    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 4.590ns (45.278%)  route 5.548ns (54.722%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Vend_inst/credit_reg[4]/Q
                         net (fo=46, routed)          1.604     7.208    Vend_inst/credit[4]
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.154     7.362 r  Vend_inst/g0_b7/O
                         net (fo=2, routed)           1.124     8.485    Vend_inst/g0_b7_n_0
    SLICE_X65Y30         LUT4 (Prop_lut4_I3_O)        0.327     8.812 f  Vend_inst/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.931     9.744    Vend_inst/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.868 r  Vend_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.888    11.756    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.285 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.285    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.970ns  (logic 4.798ns (48.126%)  route 5.172ns (51.874%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.272     6.877    Vend_inst/credit[2]
    SLICE_X63Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.029 r  Vend_inst/g0_b18/O
                         net (fo=3, routed)           0.816     7.846    Vend_inst/g0_b18_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I3_O)        0.360     8.206 f  Vend_inst/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.810     9.016    Vend_inst/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y30         LUT5 (Prop_lut5_I3_O)        0.326     9.342 r  Vend_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.274    11.615    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.120 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.120    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.569ns (46.245%)  route 5.311ns (53.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.641     7.246    Vend_inst/credit[2]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     7.398 r  Vend_inst/g0_b13/O
                         net (fo=2, routed)           0.943     8.341    Vend_inst/g0_b13_n_0
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.326     8.667 f  Vend_inst/seg_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.842     9.509    Vend_inst/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.633 r  Vend_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.885    11.518    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.029 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.029    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.820ns (49.136%)  route 4.989ns (50.864%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.149    Vend_inst/CLK
    SLICE_X59Y32         FDCE                                         r  Vend_inst/credit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  Vend_inst/credit_reg[2]/Q
                         net (fo=49, routed)          1.398     7.003    Vend_inst/credit[2]
    SLICE_X64Y32         LUT5 (Prop_lut5_I2_O)        0.146     7.149 r  Vend_inst/g0_b3/O
                         net (fo=2, routed)           0.834     7.983    Vend_inst/g0_b3_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.354     8.337 f  Vend_inst/seg_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.668     9.005    Vend_inst/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.328     9.333 r  Vend_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.090    11.422    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.958 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.958    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.798ns  (logic 4.593ns (46.877%)  route 5.205ns (53.123%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Vend_inst/CLK
    SLICE_X59Y31         FDCE                                         r  Vend_inst/credit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Vend_inst/credit_reg[3]/Q
                         net (fo=51, routed)          1.659     7.263    Vend_inst/credit[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.152     7.415 r  Vend_inst/g0_b2/O
                         net (fo=3, routed)           0.835     8.250    Vend_inst/g0_b2_n_0
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.326     8.576 f  Vend_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.246    Vend_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.370 r  Vend_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.040    11.410    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.946 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.946    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.448ns (63.812%)  route 2.522ns (36.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/Q
                         net (fo=15, routed)          0.715     6.279    Vend_SSEG_Driver_inst/digit_sel_reg[1]_0
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.324     6.603 r  Vend_SSEG_Driver_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.411    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.116 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.116    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.225ns (61.622%)  route 2.631ns (38.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  Vend_SSEG_Driver_inst/digit_sel_reg[1]/Q
                         net (fo=15, routed)          0.853     6.417    Vend_SSEG_Driver_inst/digit_sel_reg[1]_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.296     6.713 r  Vend_SSEG_Driver_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.779     8.492    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.002 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.002    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.410ns (73.296%)  route 0.514ns (26.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.185     1.794    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  Vend_SSEG_Driver_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.168    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.392 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.392    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.386ns (69.942%)  route 0.596ns (30.058%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.264     1.873    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  Vend_SSEG_Driver_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.250    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.450 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.450    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.397ns (69.720%)  route 0.607ns (30.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.184     1.793    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  Vend_SSEG_Driver_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.261    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.472 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.472    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.438ns (69.717%)  route 0.625ns (30.283%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/Q
                         net (fo=15, routed)          0.184     1.780    Vend_inst/seg[3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I1_O)        0.098     1.878 r  Vend_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.319    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.530 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.416ns (68.456%)  route 0.652ns (31.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.211     1.820    Vend_inst/seg[3]_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  Vend_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.307    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.537 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.537    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.451ns (68.643%)  route 0.663ns (31.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.264     1.873    Vend_SSEG_Driver_inst/digit_sel_reg[0]_0
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.044     1.917 r  Vend_SSEG_Driver_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.316    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.582 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.582    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.407ns (65.442%)  route 0.743ns (34.558%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    Vend_inst/CLK
    SLICE_X62Y29         FDCE                                         r  Vend_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Vend_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=72, routed)          0.210     1.821    Vend_inst/current_state[1]
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  Vend_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.398    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.619 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.619    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.422ns (64.927%)  route 0.768ns (35.073%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Vend_SSEG_Driver_inst/digit_sel_reg[0]/Q
                         net (fo=16, routed)          0.283     1.892    Vend_inst/seg[3]_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  Vend_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.422    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.658 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.658    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.467ns (64.357%)  route 0.813ns (35.643%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    Vend_inst/CLK
    SLICE_X62Y29         FDCE                                         r  Vend_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Vend_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=68, routed)          0.227     1.837    Vend_inst/current_state[0]
    SLICE_X65Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.882 f  Vend_inst/seg_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.060     1.941    Vend_inst/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.986 r  Vend_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.513    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.749 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.749    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.432ns (60.281%)  route 0.943ns (39.719%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.468    Vend_SSEG_Driver_inst/CLK
    SLICE_X65Y28         FDCE                                         r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  Vend_SSEG_Driver_inst/digit_sel_reg[1]/Q
                         net (fo=15, routed)          0.343     1.939    Vend_inst/seg[3]
    SLICE_X65Y30         LUT5 (Prop_lut5_I2_O)        0.098     2.037 r  Vend_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.637    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.843 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.843    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vend_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.453ns (31.518%)  route 3.157ns (68.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.157     4.610    sw_IBUF[0]
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Sync_rfnd/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.451ns (33.693%)  route 2.856ns (66.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.856     4.307    Sync_rfnd/D[0]
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    Sync_rfnd/CLK
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Sync_qtr/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.135ns  (logic 1.452ns (35.128%)  route 2.682ns (64.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.682     4.135    Sync_qtr/D[0]
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442     4.783    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Sync_dlr/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.451ns (35.937%)  route 2.587ns (64.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.587     4.038    Sync_dlr/D[0]
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442     4.783    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Sync_shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.883ns  (logic 1.454ns (37.441%)  route 2.429ns (62.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.429     3.883    Sync_shift/D[0]
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441     4.782    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Sync_rst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.441ns (37.239%)  route 2.429ns (62.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.429     3.870    Sync_rst/D[0]
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.444     4.785    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Sync_rst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.210ns (15.479%)  route 1.144ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.144     1.354    Sync_rst/D[0]
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.956    Sync_rst/CLK
    SLICE_X54Y17         FDRE                                         r  Sync_rst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Sync_shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.222ns (16.243%)  route 1.144ns (83.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.144     1.366    Sync_shift/D[0]
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_shift/CLK
    SLICE_X54Y19         FDCE                                         r  Sync_shift/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Sync_dlr/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.219ns (15.477%)  route 1.198ns (84.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.417    Sync_dlr/D[0]
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_dlr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_dlr/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Sync_qtr/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.221ns (15.234%)  route 1.227ns (84.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.227     1.448    Sync_qtr/D[0]
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    Sync_qtr/CLK
    SLICE_X56Y19         FDCE                                         r  Sync_qtr/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Sync_rfnd/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.219ns (13.904%)  route 1.358ns (86.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.358     1.577    Sync_rfnd/D[0]
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     1.982    Sync_rfnd/CLK
    SLICE_X60Y18         FDCE                                         r  Sync_rfnd/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vend_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.221ns (12.782%)  route 1.508ns (87.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.508     1.729    sw_IBUF[0]
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  vend_reg_reg[0]/C





