/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_4z;
  reg [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_7z[4:2], celloutsig_0_3z, celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_35z[8:6], celloutsig_0_11z } === { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_23z };
  assign celloutsig_0_10z = { in_data[83:80], celloutsig_0_0z, celloutsig_0_9z } === { celloutsig_0_0z[6:2], celloutsig_0_7z, 1'h0, celloutsig_0_8z };
  assign celloutsig_0_1z = celloutsig_0_0z[4:1] === in_data[53:50];
  assign celloutsig_0_12z = { celloutsig_0_6z[4:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, 1'h0 } === { celloutsig_0_6z[1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[25:22], celloutsig_0_5z } === { celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_13z[5], celloutsig_0_7z } === { celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_7z[4:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z } === { celloutsig_0_13z[4:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_23z = { in_data[29:26], celloutsig_0_17z, celloutsig_0_6z[5:1], in_data[3], celloutsig_0_20z } === { in_data[37:23], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = in_data[8:6] === { celloutsig_0_17z[4:3], celloutsig_0_26z };
  assign celloutsig_0_35z = { celloutsig_0_25z, celloutsig_0_33z } % { 1'h1, celloutsig_0_0z[6], celloutsig_0_18z[7:2], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_25z = { celloutsig_0_0z[4:2], celloutsig_0_0z } % { 1'h1, in_data[83], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_13z[3:2], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_28z } != _00_[7:2];
  assign celloutsig_0_8z = in_data[30:8] != { celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_5z, celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_6z[5:1], in_data[3], celloutsig_0_3z, celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[36:24], celloutsig_0_8z, celloutsig_0_5z } != { in_data[48:39], celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_6z[4:1] != { celloutsig_0_4z[4:3], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_2z = - in_data[156:143];
  assign celloutsig_1_19z = - celloutsig_1_4z[4:1];
  assign celloutsig_0_13z = - { in_data[77:75], 1'h0, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_17z = - { celloutsig_0_7z[3:0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z[4:3], in_data[83], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[65:59] | in_data[43:37];
  assign celloutsig_1_4z = { in_data[187:185], celloutsig_1_2z } | in_data[167:151];
  assign celloutsig_0_7z = { celloutsig_0_0z[5:2], celloutsig_0_1z } | { celloutsig_0_6z[4:1], in_data[3] };
  assign celloutsig_0_36z = ~((celloutsig_0_1z & in_data[89]) | celloutsig_0_1z);
  assign celloutsig_0_16z = ~((celloutsig_0_15z & celloutsig_0_12z) | celloutsig_0_13z[5]);
  always_latch
    if (clkin_data[32]) celloutsig_1_9z = 10'h000;
    else if (clkin_data[64]) celloutsig_1_9z = celloutsig_1_4z[13:4];
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_18z = celloutsig_1_9z[9:3];
  assign celloutsig_0_3z = ~((in_data[18] & in_data[34]) | (1'h0 & celloutsig_0_1z));
  assign celloutsig_0_33z = ~((celloutsig_0_12z & celloutsig_0_16z) | (celloutsig_0_12z & celloutsig_0_8z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[3] & celloutsig_0_1z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_3z & celloutsig_0_19z) | (celloutsig_0_16z & celloutsig_0_11z));
  assign celloutsig_0_26z = ~((celloutsig_0_11z & celloutsig_0_10z) | (celloutsig_0_5z & in_data[12]));
  assign { celloutsig_0_4z[4:3], celloutsig_0_4z[1] } = { in_data[85:84], in_data[82] } | { in_data[69:68], celloutsig_0_1z };
  assign { celloutsig_0_6z[1], celloutsig_0_6z[2], celloutsig_0_6z[5:3] } = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z[2:0] } | { in_data[4], in_data[5], in_data[8:6] };
  assign celloutsig_0_18z[7:2] = { celloutsig_0_6z[5:1], in_data[3] } | celloutsig_0_0z[5:0];
  assign { celloutsig_0_18z[8], celloutsig_0_18z[1:0] } = { celloutsig_0_0z[6], celloutsig_0_16z, celloutsig_0_11z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0] } = { in_data[83], celloutsig_0_1z };
  assign celloutsig_0_6z[0] = in_data[3];
  assign { out_data[134:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
