# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6_1_4.srcs/sim_1/imports/lab6/GenerateClock.v" \
"../../../../lab6_1_4.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior.v" \
"../../../../lab6_1_4.srcs/sim_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
