

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Tue May 20 14:30:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |       25|       25|         3|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/random/random.c:23->src/sike.c:47]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [src/random/random.c:24->src/sike.c:47]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 0, i5 %i" [src/random/random.c:23->src/sike.c:47]   --->   Operation 8 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_283 = load i5 %i" [src/random/random.c:26->src/sike.c:47]   --->   Operation 10 'load' 'i_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_283, i5 24" [src/random/random.c:26->src/sike.c:47]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%i_284 = add i5 %i_283, i5 1" [src/random/random.c:26->src/sike.c:47]   --->   Operation 12 'add' 'i_284' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body.i.split, void %randombytes.exit.exitStub" [src/random/random.c:26->src/sike.c:47]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i_283" [src/random/random.c:26->src/sike.c:47]   --->   Operation 14 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_283, i32 2, i32 4" [src/random/random.c:23->src/sike.c:47]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %trunc_ln26, i2 0" [src/random/random.c:28->src/sike.c:47]   --->   Operation 16 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lcg_state_load = load i32 %lcg_state" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 17 'load' 'lcg_state_load' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%shl_ln17 = shl i32 %lcg_state_load, i32 21" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 18 'shl' 'shl_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%shl_ln17_1 = shl i32 %lcg_state_load, i32 19" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 19 'shl' 'shl_ln17_1' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln17 = sub i32 %shl_ln17, i32 %shl_ln17_1" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 20 'sub' 'sub_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node newFirst22)   --->   "%shl_ln17_2 = shl i32 %lcg_state_load, i32 17" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 21 'shl' 'shl_ln17_2' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node newFirst22)   --->   "%shl_ln17_3 = shl i32 %lcg_state_load, i32 15" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 22 'shl' 'shl_ln17_3' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst22 = sub i32 %shl_ln17_2, i32 %shl_ln17_3" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 23 'sub' 'newFirst22' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newFirst20)   --->   "%shl_ln17_4 = shl i32 %lcg_state_load, i32 13" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 24 'shl' 'shl_ln17_4' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node newFirst20)   --->   "%shl_ln17_5 = shl i32 %lcg_state_load, i32 11" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 25 'shl' 'shl_ln17_5' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst20 = sub i32 %shl_ln17_5, i32 %shl_ln17_4" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 26 'sub' 'newFirst20' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node newFirst18)   --->   "%shl_ln17_6 = shl i32 %lcg_state_load, i32 9" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 27 'shl' 'shl_ln17_6' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node newFirst18)   --->   "%shl_ln17_7 = shl i32 %lcg_state_load, i32 4" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 28 'shl' 'shl_ln17_7' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst18 = sub i32 %shl_ln17_7, i32 %shl_ln17_6" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 29 'sub' 'newFirst18' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln17_8 = shl i32 %lcg_state_load, i32 2" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 30 'shl' 'shl_ln17_8' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i32 1013904223, i32 %lcg_state_load" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 31 'add' 'add_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newFirst = sub i32 %add_ln17, i32 %shl_ln17_8" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 32 'sub' 'newFirst' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newSecond23 = add i32 %sub_ln17, i32 %newFirst22" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 33 'add' 'newSecond23' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newSecond21 = add i32 %newSecond23, i32 %newFirst20" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 34 'add' 'newSecond21' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%switch_ln32 = switch i2 %trunc_ln26, void %arrayidx.i13.case.3, i2 0, void %arrayidx.i13.case.0, i2 1, void %arrayidx.i13.case.1, i2 2, void %arrayidx.i13.case.2" [src/random/random.c:32->src/sike.c:47]   --->   Operation 35 'switch' 'switch_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.56>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %i_284, i5 %i" [src/random/random.c:23->src/sike.c:47]   --->   Operation 36 'store' 'store_ln23' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newSecond19 = add i32 %newSecond21, i32 %newFirst18" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 37 'add' 'newSecond19' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%r_1 = add i32 %newSecond19, i32 %newFirst" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 38 'add' 'r_1' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %r_1, i32 %lcg_state" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 39 'store' 'store_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln31 = br void %for.inc.i" [src/random/random.c:31->src/sike.c:47]   --->   Operation 40 'br' 'br_ln31' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.91>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_load = load i24 %r" [src/random/random.c:26->src/sike.c:47]   --->   Operation 41 'load' 'r_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i24 %r_load" [src/random/random.c:26->src/sike.c:47]   --->   Operation 42 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/random/random.c:23->src/sike.c:47]   --->   Operation 43 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [src/random/random.c:23->src/sike.c:47]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/random/random.c:26->src/sike.c:47]   --->   Operation 45 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.i, void %if.then.i" [src/random/random.c:28->src/sike.c:47]   --->   Operation 46 'br' 'br_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%r_2 = phi i32 %r_1, void %if.then.i, i32 %zext_ln26, void %for.body.i.split"   --->   Operation 47 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %r_2" [src/random/random.c:32->src/sike.c:47]   --->   Operation 48 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %lshr_ln" [src/random/random.c:32->src/sike.c:47]   --->   Operation 49 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 50 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 51 'getelementptr' 'temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 52 'getelementptr' 'temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 53 'getelementptr' 'temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_2_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 54 'store' 'store_ln32' <Predicate = (trunc_ln26 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 55 'br' 'br_ln32' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_1_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 56 'store' 'store_ln32' <Predicate = (trunc_ln26 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 57 'br' 'br_ln32' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 58 'store' 'store_ln32' <Predicate = (trunc_ln26 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 59 'br' 'br_ln32' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_3_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 60 'store' 'store_ln32' <Predicate = (trunc_ln26 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 61 'br' 'br_ln32' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %r_2, i32 8, i32 31" [src/random/random.c:26->src/sike.c:47]   --->   Operation 62 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %trunc_ln26_1, i24 %r" [src/random/random.c:24->src/sike.c:47]   --->   Operation 63 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body.i" [src/random/random.c:26->src/sike.c:47]   --->   Operation 64 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.923ns
The critical path consists of the following:
	'load' operation 32 bit ('lcg_state_load', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) on static variable 'lcg_state' [26]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln17_4', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [33]  (0.000 ns)
	'sub' operation 32 bit ('newFirst20', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [35]  (2.552 ns)
	'add' operation 32 bit ('newSecond21', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [43]  (4.371 ns)

 <State 2>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('newSecond19', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [44]  (0.000 ns)
	'add' operation 32 bit ('r', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [45]  (4.371 ns)

 <State 3>: 3.910ns
The critical path consists of the following:
	'load' operation 24 bit ('r_load', src/random/random.c:26->src/sike.c:47) on local variable 'r', src/random/random.c:24->src/sike.c:47 [16]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('r') with incoming values : ('zext_ln26', src/random/random.c:26->src/sike.c:47) ('r', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [49]  (1.588 ns)
	'phi' operation 32 bit ('r') with incoming values : ('zext_ln26', src/random/random.c:26->src/sike.c:47) ('r', src/random/random.c:17->src/random/random.c:30->src/sike.c:47) [49]  (0.000 ns)
	'store' operation 0 bit ('store_ln32', src/random/random.c:32->src/sike.c:47) of variable 'trunc_ln32', src/random/random.c:32->src/sike.c:47 on array 'temp_1' [61]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
