[
  {
    "author": [
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Cohn",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2000-04"
    ],
    "location": [
      "San Diego CA"
    ],
    "pages": [
      "76–83,"
    ],
    "title": [
      "Layout tools for analog ICs and mixed-signal SoCs: A survey"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G.G.E."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1825–1852"
    ],
    "title": [
      "Computer-aided design of analog and mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Leenaerts",
        "given": "D."
      },
      {
        "family": "Gielen",
        "given": "G.G.E."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Comp. Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "270–277,"
    ],
    "title": [
      "CAD solutions and outstanding challenges for mixed-signal and RF IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "VLSI System Design"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Analog module generators for silicon compilation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Benkeer",
        "given": "G."
      },
      {
        "family": "Conway",
        "given": "J."
      },
      {
        "family": "Schrooten",
        "given": "G."
      },
      {
        "family": "Slenter",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Analog Circuit Design"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "Huijsing",
        "given": "J."
      },
      {
        "family": "Plassche",
        "given": "R.",
        "particle": "van der"
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "location": [
      "Norwell, MA"
    ],
    "pages": [
      "347–367"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Analog CAD for consumer ICs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "B.S."
      },
      {
        "family": "Coffman",
        "given": "E.G."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "SIAM J. Comput"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "846–855"
    ],
    "title": [
      "Orthogonal packings in two dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Analog Device-Level Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Declerq",
        "given": "M."
      },
      {
        "family": "Hochet",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "7 5 1–4,"
    ],
    "title": [
      "SALIM: a layout generation tool for analog ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mehranfar",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 1990 IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "30 2 1–3,"
    ],
    "title": [
      "STAT: a schematic to artwork translator for custom analog cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mehranfar",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "A technology-independent approach to custom analog cell generation"
    ],
    "type": "article-journal",
    "volume": [
      "SC-26(3):386–393"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Ganley",
        "given": "J.L."
      },
      {
        "family": "Charbon",
        "given": "E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "561–564,"
    ],
    "title": [
      "Quick placement with geometric constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "KOAN/ANAGRAM II: new tools for devicelevel analog layout"
    ],
    "type": "article-journal",
    "volume": [
      "SC-26(3):330–342"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. CAD of IC’s and Syst"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "773–780"
    ],
    "title": [
      "A performance-driven placement tool for analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Cohoon",
        "given": "J."
      },
      {
        "family": "Paris",
        "given": "W."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. on Comp.-Aided Design of IC’s and Systems"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "956–964"
    ],
    "title": [
      "Genetic placement"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "W.-J."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. on Comp.-Aided Design of IC’s and Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "349–359"
    ],
    "title": [
      "Efficient and effective placement for very large circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Rijmenants",
        "given": "J."
      },
      {
        "family": "Litsios",
        "given": "J.B."
      },
      {
        "family": "Schwarz",
        "given": "T.R."
      },
      {
        "family": "Degrauwe",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "ILAC: an automated layout tool for analog CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-24(2):417–425"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Raut",
        "given": "R."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Kleine",
        "given": "U."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEE Proc. Circuits, Devices and Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "274–280"
    ],
    "title": [
      "Two-stage placement for VLSI analog layout designs"
    ],
    "type": "article-journal",
    "volume": [
      "153"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Raut",
        "given": "R."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Kleine",
        "given": "U."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. CAD of IC’s and Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1889–1903"
    ],
    "title": [
      "Placement algorithm in analog layout designs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kouda",
        "given": "S."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2006-04"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "192–199,"
    ],
    "title": [
      "Improved method of cell placement with symmetry constraints for analog IC layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lourengo",
        "given": "N."
      },
      {
        "family": "Vianello",
        "given": "M."
      },
      {
        "family": "Guilherme",
        "given": "J."
      },
      {
        "family": "Horta",
        "given": "N."
      },
      {
        "given": "L.A.Y.G.E.N."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Research in Microelectronics and Electronics"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Automatic layout generation of analog ICs from hierarchical template descriptions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Kohagen",
        "given": "N."
      },
      {
        "family": "Shi",
        "given": "R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Comp.-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "342–348,"
    ],
    "title": [
      "Template-based parasiticaware optimization and retargeting of analog and RF integrated circuit layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grebne",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Bipolar and MOS Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jepsen",
        "given": "D.W."
      },
      {
        "family": "Gellat",
        "given": "C.D.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Comp. Design"
    ],
    "date": [
      "1983-11"
    ],
    "pages": [
      "495–498,"
    ],
    "title": [
      "Macro placement by Monte Carlo annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. IEEE Int. Symp"
    ],
    "date": [
      "1980"
    ],
    "publisher": [
      "Circuits and Computers"
    ],
    "title": [
      "Complexity and diversity in IC layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 23rd ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "101–107,"
    ],
    "title": [
      "A new algorithm for floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Jusuf",
        "given": "G."
      },
      {
        "family": "Totaro",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. 2nd ICVC"
    ],
    "date": [
      "1991-10"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "195–198,"
    ],
    "title": [
      "Virtual symmetry axes for the layout of analog IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. CAD of IC’s and Syst"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1518–1524,"
    ],
    "title": [
      "VLSI module placement based on rectangle-packing by the sequence-pair"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Tian",
        "given": "R."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. Design Aut. & Test in Europe"
    ],
    "date": [
      "2000-03"
    ],
    "location": [
      "Paris"
    ],
    "pages": [
      "106–111,"
    ],
    "title": [
      "Fast evaluation of sequence pair in block placement by longest common subsequence computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. Asia-S. Pacific Design Aut. Conf"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "521–526,"
    ],
    "title": [
      "FAST-SP: A fast algorithm for block placement based on sequence pair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Mathematical Systems Theory"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "295–309"
    ],
    "title": [
      "A priority queue in which initialization and queue operations take O.log log D/ time"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. on Comp.Aided Design of IC’s and Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "519–530"
    ],
    "title": [
      "Module packing based on the BSG-structure and IC layout applications"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "P.-N."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. 36th Design Aut. Conf"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "New Orleans LA"
    ],
    "pages": [
      "268–273,"
    ],
    "title": [
      "An O-tree representation of non-slicing floorplan and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Wu",
        "given": "S.-W."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. 37th Design Aut. Conf"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles CA"
    ],
    "pages": [
      "458–463,"
    ],
    "title": [
      "B*-Trees: a new representation for nonslicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Comp.-Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "13–16,"
    ],
    "title": [
      "Modeling non-slicing floorplans with binary trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "book",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Huang",
        "given": "G."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Gu",
        "given": "J."
      },
      {
        "family": "Dong",
        "given": "S."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Gu",
        "given": "J."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Comp.-Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "8–12,"
    ],
    "title": [
      "Corner block list: an effective and efficient topological representation of non-slicing floorplan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. 38th Design Aut"
    ],
    "date": [
      "2001-06"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "TCG: A transitive closure graph-based representation for nonslicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sarrafzadeh",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "40."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "NY"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "An Introduction VLSI Physical Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Singapore"
    ],
    "publisher": [
      "World Scientific"
    ],
    "title": [
      "VLSI Physical Design Automation: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. CAD of IC’s and Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "721–731"
    ],
    "title": [
      "Symmetry within the sequence-pair representation in the context of placement for analog design"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "Y.-X."
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proc. 37th ACM/IEEE Design Aut. Conf"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles CA"
    ],
    "pages": [
      "464–467,"
    ],
    "title": [
      "Block placement with symmetry constraints based on the O-tree non-slicing representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. CAD of IC’s and Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "177–191,"
    ],
    "title": [
      "On the exploration of the solution space in analog placement with symmetry constraints"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proc. 39th Design Aut"
    ],
    "date": [
      "2002-06"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "TCG-S: Orthogonal coupling of P-admissible representations for non-slicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dong",
        "given": "S."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Hong",
        "given": "X."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "manuscript,"
    ],
    "title": [
      "Signal-path driven symmetry constraint for analog layout in SOI technology"
    ],
    "type": "manuscript"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "1977"
    ],
    "genre": [
      "Report,"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "publisher": [
      "Carnegie-Mellon University"
    ],
    "title": [
      "Algorithms for Klee’s rectangle problem, Res"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Preparata",
        "given": "F.P."
      },
      {
        "family": "Shamos",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "49."
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Computational Geometry"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. Comp.-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "San Jose CA"
    ],
    "pages": [
      "497–502,"
    ],
    "title": [
      "Efficient solution space exploration based on segment trees in analog placement with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "51."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Guibas",
        "given": "L.J."
      },
      {
        "family": "Sedgewick",
        "given": "R."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proc. 19th Annual Symposium on Foundations of Computer Science"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "8–21,"
    ],
    "title": [
      "A diochromatic framework for balanced trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Ionescu",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences"
    ],
    "date": [
      "2003"
    ],
    "note": [
      "Special section on VLSI Design and CAD Algorithms), Japan"
    ],
    "title": [
      "Red-black interval trees in device-level analog placement"
    ],
    "type": "article-journal",
    "volume": [
      "E86-A(12):3127–3135"
    ]
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "54."
    ],
    "date": [
      "1973"
    ],
    "location": [
      "MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "book",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Pugh",
        "given": "W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Comm. of the ACM"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "668–676"
    ],
    "title": [
      "Skip lists: A probabilistic alternative to balanced trees"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Culberson",
        "given": "J."
      },
      {
        "family": "Munro",
        "given": "J.I."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "68–75"
    ],
    "title": [
      "Explaining the behavior of binary search trees under prolonged updates: a model and simulation"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Munro",
        "given": "J.I."
      },
      {
        "family": "Papadakis",
        "given": "T."
      },
      {
        "family": "Sedgewick",
        "given": "R."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proc. 3rd Annual ACM-SIAM Symp. on Discrete Algorithms"
    ],
    "date": [
      "1992-01"
    ],
    "location": [
      "Orlando FL"
    ],
    "pages": [
      "367–375,"
    ],
    "title": [
      "Deterministic skip lists"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papadakis",
        "given": "T."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "publisher": [
      "University of Waterloo"
    ],
    "title": [
      "Skip Lists and Probabilistic Analysis of Algorithms"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      }
    ],
    "citation-number": [
      "59."
    ],
    "date": [
      "1998-01"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Belgium"
    ],
    "publisher": [
      "K.U. Leuven"
    ],
    "title": [
      "Analog Layout Generation for Performance and Manufacturability"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "El-Masry",
        "given": "Ezz I."
      }
    ],
    "citation-number": [
      "60."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "manuscript,"
    ],
    "title": [
      "Graph-based placement algorithm for analog LSI/VLSI physical designs"
    ],
    "type": "manuscript"
  },
  {
    "author": [
      {
        "family": "Andersson",
        "given": "A."
      },
      {
        "family": "Carlsson",
        "given": "S."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Inform. Processing Letters"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "21–25"
    ],
    "title": [
      "Construction of a tree from its traversals in optimal time and space"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Makinen",
        "given": "E."
      }
    ],
    "citation-number": [
      "62."
    ],
    "date": [
      "1998-04"
    ],
    "genre": [
      "Report A-1998-5,"
    ],
    "location": [
      "Finland"
    ],
    "publisher": [
      "University of Tampere"
    ],
    "title": [
      "Constructing a binary tree efficiently from its traversals, Res"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "given": "J.-L."
      }
    ],
    "citation-number": [
      "63."
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Loday, Realization of the Stasheff polytope"
    ],
    "type": null,
    "url": [
      "http://lanl.arXiv.org/abs/math/0212126,"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "64."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Discrete Mathematics with Combinatorics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "13–16,"
    ],
    "title": [
      "Modeling non-slicing floorplans with binary trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "721–731"
    ],
    "title": [
      "Symmetry within the sequence-pair representation in the context of placement for analog design"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "497–502,"
    ],
    "title": [
      "Efficient solution space exploration based on segment trees in analog placement with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2003-01"
    ],
    "pages": [
      "777–782,"
    ],
    "title": [
      "Using red-black interval trees in device-level analog placement with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "177–191,"
    ],
    "title": [
      "On the exploration of the solution space in analog placement with symmetry constraints"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Wu",
        "given": "S.-W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "458–463,"
    ],
    "title": [
      "B*-trees: a new representation for nonslicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "408–414,"
    ],
    "title": [
      "Generalized constraint generation for analog circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Charley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Kluwer, Dordecht"
    ],
    "title": [
      "Analog Device-Level Layout Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–342"
    ],
    "title": [
      "Koan/anagram ii: new tools for device-level analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Graeb",
        "given": "H."
      },
      {
        "family": "Zizala",
        "given": "S."
      },
      {
        "family": "Eckmueller",
        "given": "J."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "343–349,"
    ],
    "title": [
      "The sizing rules method for analog integrated circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hastings",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Pearson Prentice Hall"
    ],
    "title": [
      "The Art of Analog Layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jepsen",
        "given": "D."
      },
      {
        "family": "Gelatt",
        "given": "C.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1983-11"
    ],
    "pages": [
      "495–498,"
    ],
    "title": [
      "Macro placement by monte carlo annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "J."
      },
      {
        "family": "D.",
        "given": "C."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimization by Simulated Annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Koda",
        "given": "S."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "659–668"
    ],
    "title": [
      "Linear programming-based cell placement with symmetry constraints for analog ic layout"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "2032–2035,"
    ],
    "title": [
      "Topological placement with multiple symmetry groups of devices for analog layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "773–780"
    ],
    "title": [
      "A performance-driven placement tool for analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Dong",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "694–699,"
    ],
    "title": [
      "Signal-path driven partition and placement for analog circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. VLSI Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "288–292"
    ],
    "title": [
      "TCG: A transitive closure graph based representation for general floorplans"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P.-H."
      },
      {
        "family": "Lin",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "465–470,"
    ],
    "title": [
      "Analog placement based on novel symmetry-island formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P.-H."
      },
      {
        "family": "Lin",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "50–55,"
    ],
    "title": [
      "Analog placement based on hierarchical module clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Yi",
        "given": "H.-E."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEE Proceedings – Circuits, Devices and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Module placement with boundary constraints using B*-trees"
    ],
    "type": "article-journal",
    "volume": [
      "149"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Chuang",
        "given": "J.-H."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "1135–1138,"
    ],
    "title": [
      "Placement with symmetry constraints for analog layout design using TCG-S"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P.-H."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Lin",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "791–804"
    ],
    "title": [
      "Analog placement based on symmetry-island formulation"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "Q."
      },
      {
        "family": "Young",
        "given": "E.F.Y."
      },
      {
        "family": "Pun",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "579–585,"
    ],
    "title": [
      "Analog placement with common centroid constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of ic layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M.P.-H."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "94"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Berkman",
        "given": "A."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on ASIC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "834–837,"
    ],
    "title": [
      "Deterministic skip lists in analog topological placement"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Massier",
        "given": "T."
      },
      {
        "family": "Graeb",
        "given": "H."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "140–145,"
    ],
    "title": [
      "Sizing rules for bipolar analog circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1518–1524"
    ],
    "title": [
      "VLSI module placement based on rectangle-packing by the sequence-pair"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M."
      },
      {
        "family": "Duinmaijer",
        "given": "A."
      },
      {
        "family": "Welbers",
        "given": "A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1439"
    ],
    "title": [
      "Matching properties of mos transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Strasser",
        "given": "M."
      },
      {
        "family": "Eick",
        "given": "M."
      },
      {
        "family": "Graeb",
        "given": "H."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "Y.-C."
      },
      {
        "family": "Young",
        "given": "E.F.Y."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "349–354,"
    ],
    "title": [
      "Analog placement with symmetry and other placement constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "M.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "568–571,"
    ],
    "title": [
      "Placement with alignment and performance constraints using the B*-tree representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronics Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "188–202"
    ],
    "title": [
      "Rectilinear block placement using B*-trees"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      },
      {
        "family": "Jiang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2008-03"
    ],
    "pages": [
      "180–185,"
    ],
    "title": [
      "Symmetry-aware placement with transitive closure graphs for analog layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "John M."
      },
      {
        "family": "Garrod",
        "given": "David J."
      },
      {
        "family": "Rutenbar",
        "given": "Rob A."
      },
      {
        "family": "Carley",
        "given": "L.Richard"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Kluwer, Dordecht"
    ],
    "title": [
      "Analog Device-Level Layout Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hastings",
        "given": "Alan"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "The Art of Analog Layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "Enrico"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "Alberto L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1186–1197"
    ],
    "title": [
      "Area Routing for Analog Layout"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Clavelier",
        "given": "L."
      },
      {
        "family": "Charlet",
        "given": "B."
      },
      {
        "family": "Giffard",
        "given": "B."
      },
      {
        "family": "Roy",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Conference on European Solid-State Device Research"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "497–500,"
    ],
    "title": [
      "Deep trench isolation for 600 V SOI power devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "408–414,"
    ],
    "title": [
      "Generalized constraint generation for analog circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design and Manufacture of Electronic Components"
    ],
    "date": [
      "1993-02"
    ],
    "pages": [
      "208–224,"
    ],
    "title": [
      "Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "Enrico"
      },
      {
        "family": "Charbon",
        "given": "Edoardo"
      },
      {
        "family": "Felt",
        "given": "Eric"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "Alberto L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC Layout with Analog Constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D.J."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Circuits, Devices and Systems, IEE Proceedings G"
    ],
    "date": [
      "1992-08"
    ],
    "pages": [
      "481–490,"
    ],
    "title": [
      "Generalised approach to automatic custom layout of analogue ICs"
    ],
    "type": "paper-conference",
    "volume": [
      "139"
    ]
  },
  {
    "author": [
      {
        "family": "Hao",
        "given": "Qinsheng"
      },
      {
        "family": "Dong",
        "given": "Sheqin"
      },
      {
        "family": "Chen",
        "given": "Song"
      },
      {
        "family": "Hong",
        "given": "Xianlong"
      },
      {
        "family": "Su",
        "given": "Yi"
      },
      {
        "family": "Qu",
        "given": "Zhiyi"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "2004 International Conference on Communications, Circuits and Systems"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "1339–1343"
    ],
    "title": [
      "Constraints generation for analog circuits layout"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Arsintescu",
        "given": "Bogdan G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "454–459,"
    ],
    "title": [
      "A Method for Analog Circuits Visualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kole",
        "given": "M.E."
      },
      {
        "family": "Smit",
        "given": "J."
      },
      {
        "family": "Herrmann",
        "given": "O.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "1994-05"
    ],
    "pages": [
      "315–318,"
    ],
    "title": [
      "Modeling symmetry in analog electronic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yi",
        "given": "Su"
      },
      {
        "family": "Dong",
        "given": "Sheqin"
      },
      {
        "family": "Hao",
        "given": "Qingsheng"
      },
      {
        "family": "He",
        "given": "Xiangqing"
      },
      {
        "family": "Hong",
        "given": "Xianlong"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "ASIC, 2003. Proceedings. 5th International Conference on"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "166–169,"
    ],
    "title": [
      "Automated Analog Circuits Symmetrical Layout Constraint Extraction by Partition"
    ],
    "type": "paper-conference",
    "volume": [
      "1 of 1"
    ]
  },
  {
    "author": [
      {
        "family": "Massier",
        "given": "Tobias"
      },
      {
        "family": "Graeb",
        "given": "Helmut"
      },
      {
        "family": "Schlichtmann",
        "given": "Ulf"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2209–2222"
    ],
    "title": [
      "The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Jepsen",
        "given": "D.W."
      },
      {
        "family": "Gellat",
        "given": "C.D.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "495–498,"
    ],
    "title": [
      "Macro Placement by Monte Carlo Annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Strasser",
        "given": "M."
      },
      {
        "others": true
      },
      {
        "family": "Cohn",
        "given": "John M."
      },
      {
        "family": "Garrod",
        "given": "David J."
      },
      {
        "family": "Rutenbar",
        "given": "Rob A."
      },
      {
        "family": "Carley",
        "given": "L.Richard"
      }
    ],
    "citation-number": [
      "144"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits SC"
    ],
    "date": [
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "15",
      "330–342"
    ],
    "title": [
      "KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "Koen"
      },
      {
        "family": "Gielen",
        "given": "Georges"
      },
      {
        "family": "Sansen",
        "given": "Willy M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits SC"
    ],
    "date": [
      "1995-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "773–780"
    ],
    "title": [
      "A Performance-Driven Placement Tool for Analog Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "Enrico"
      },
      {
        "family": "Charbon",
        "given": "Edoardo"
      },
      {
        "family": "Felt",
        "given": "Eric"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "Alberto L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC Layout with Analog Constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "literal": "S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimization by Simulated Annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "Florin"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "13–17,"
    ],
    "publisher": [
      "University of Illinois at Chicago, Dept. of EECS"
    ],
    "title": [
      "Modeling Non-Slicing Floorplans with Binary Trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "Pei-Ning"
      },
      {
        "family": "Cheng",
        "given": "Chung-Kuan"
      },
      {
        "family": "Yoshimura",
        "given": "Takeshi"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "268–273,"
    ],
    "title": [
      "An O-Tree Representation of Non-Slicing Floorplan and Its Applications"
    ],
    "type": "paper-conference",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Yun-Chih"
      },
      {
        "family": "Chang",
        "given": "Yao-Wen"
      },
      {
        "family": "Wu",
        "given": "Guang-Ming"
      },
      {
        "family": "Wu",
        "given": "Shu-Wei"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "458–463,"
    ],
    "title": [
      "B*-Trees: A New Representation for Non-Slicing Floorplans"
    ],
    "type": "paper-conference",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "Florin"
      },
      {
        "family": "Maruvada",
        "given": "Sarat C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "Karthik"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "177–191"
    ],
    "title": [
      "On the Exploration of the Solution Space in Analog Placement With Symmetry Constraints"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Po-Hung"
      },
      {
        "family": "Chang",
        "given": "Yao-Wen"
      },
      {
        "family": "Lin",
        "given": "Shyh-Chang"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2009-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "791–804"
    ],
    "title": [
      "Analog Placement Based on Symmetry-Island Formulation"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1518–1524"
    ],
    "title": [
      "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "484–493,"
    ],
    "title": [
      "Module Placement on BSG-Structure and IC Layout Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Huang",
        "given": "G."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Gu",
        "given": "J."
      },
      {
        "family": "Dong",
        "given": "S."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Gu",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "Qiang"
      },
      {
        "family": "Yong",
        "given": "Evangeline F.Y."
      },
      {
        "family": "Pun",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "Analog Placement with Common Centroid Constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Jai-Ming"
      },
      {
        "family": "Chang",
        "given": "Yao-Wen"
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "968–980"
    ],
    "title": [
      "TCG-S: Orthogonal Coupling of P-admissible Representations for General Floorplans"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "Yingxin"
      },
      {
        "family": "Balasa",
        "given": "Florin"
      },
      {
        "family": "Lampaert",
        "given": "Koen"
      },
      {
        "family": "Cheng",
        "given": "Chung-Kuan"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "464–468,"
    ],
    "title": [
      "Block Placement with Symmetry Constraints based on the O-tree Non-Slicing Representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "Florin"
      },
      {
        "family": "Lampaert",
        "given": "Koen"
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "721–731"
    ],
    "title": [
      "Symmetry Within the Sequence-Pair Representation in the Context of Placement for Analog Design"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnamoorthy",
        "given": "Karthik"
      },
      {
        "family": "Maruvada",
        "given": "Sarat C."
      },
      {
        "family": "Balasa",
        "given": "Florin"
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "5th IEEE Int. Conf. on ASIC (ASICON"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "71–74,"
    ],
    "title": [
      "Fast Evaluation of Symmetric-Feasible Sequence-Pairs for Analog Topological Placement"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Krishnamoorthy",
        "given": "Karthik"
      },
      {
        "family": "Maruvada",
        "given": "Sarat C."
      },
      {
        "family": "Balasa",
        "given": "Florin"
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "2032–2035,"
    ],
    "title": [
      "Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "Yiu-Cheong"
      },
      {
        "family": "Young",
        "given": "Evangeline F.Y."
      },
      {
        "family": "Chu",
        "given": "Chris"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2006-11"
    ],
    "title": [
      "Analog Placement with Symmetry and Other Placement Constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "David A."
      },
      {
        "family": "Martin",
        "given": "Ken"
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Harary",
        "given": "Frank"
      }
    ],
    "citation-number": [
      "35."
    ],
    "collection-title": [
      "Addison-Wesley series in mathematics"
    ],
    "date": [
      "1969"
    ],
    "title": [
      "Graph Theory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Everitt",
        "given": "Brian S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Edward Arnold"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3"
    ],
    "title": [
      "Cluster Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Strasser",
        "given": "Martin"
      },
      {
        "family": "Eick",
        "given": "Michael"
      },
      {
        "family": "Graeb",
        "given": "Helmut"
      },
      {
        "family": "Schlichtmann",
        "given": "Ulf"
      },
      {
        "family": "Johannes",
        "given": "Frank M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "306–313,"
    ],
    "title": [
      "Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "499–501,"
    ],
    "title": [
      "Efficient Floorplan Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zimmermann",
        "given": "Gerhard"
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "60–65,"
    ],
    "title": [
      "A New Area and Shape Function Estimation Technique for VLSI Layouts"
    ],
    "type": "paper-conference",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Laker",
        "given": "Kenneth R."
      },
      {
        "family": "Sansen",
        "given": "Willy"
      }
    ],
    "citation-number": [
      "40."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Design of Analog Integrated Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Galdi",
        "given": "Ivano"
      },
      {
        "family": "Bonizzoni",
        "given": "Edoardo"
      },
      {
        "family": "MALCOVATI",
        "given": "Piero"
      },
      {
        "family": "Manganaro",
        "given": "Gabriele"
      },
      {
        "family": "Maloberti",
        "given": "Franco"
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits SC"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1648–1656"
    ],
    "title": [
      "40 MHz IF 1 MHz Bandwidth Two-Path Bandpass  ̇ Modulator With 72 dB DR Consuming 16 mW"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J."
      },
      {
        "family": "Koch",
        "given": "R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits SC"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "330–334"
    ],
    "title": [
      "A Highly Linear CMOS Buffer Amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Eick",
        "given": "Michael"
      },
      {
        "family": "Strasser",
        "given": "Martin"
      },
      {
        "family": "Graeb",
        "given": "Helmut"
      },
      {
        "family": "Schlichtmann",
        "given": "Ulf"
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2010-03"
    ],
    "title": [
      "Automatic Generation of Hierarchical Placement Rules for Analog Integrated Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kouda",
        "given": "Shinichi"
      },
      {
        "family": "Kodama",
        "given": "Chikaaki"
      },
      {
        "family": "Fujiyoshi",
        "given": "Kunihiro"
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "Improved Method of Cell Placement with Symmetry Constraints for Analog IC Layout Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Po-Hung"
      },
      {
        "family": "Lin",
        "given": "Shyh-Chang"
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "465–470,"
    ],
    "title": [
      "Analog Placement Based on Novel Symmetry-Island Formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Po-Hung"
      },
      {
        "family": "Lin",
        "given": "Shyh-Chang"
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2008-06"
    ],
    "location": [
      "Part II"
    ],
    "pages": [
      "50–55,"
    ],
    "title": [
      "Analog placement based on hierarchical module clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Electronic Computers, IRE Transactions on"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "346–365"
    ],
    "title": [
      "An algorithm for path connection and its applications"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the International Symposium on the Theory of Switching"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "285–292,"
    ],
    "title": [
      "The shortest path through a maze"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "apter 6"
    ],
    "location": [
      "Prentice-Hall, NJ"
    ],
    "title": [
      "Design Automation of Digital Systems: Theory and Techniques"
    ],
    "type": null,
    "volume": []
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Electronic Computers, IEEE Transactions on"
    ],
    "date": [
      "1967"
    ],
    "title": [
      "A modification of Lee’s path connection algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "EC-16(2):97–98"
    ]
  },
  {
    "author": [
      {
        "family": "Hadlock",
        "given": "F.O."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Networks"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "323–334"
    ],
    "title": [
      "A shortest path algorithm for grid graphs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "P.E."
      },
      {
        "family": "Nilsson",
        "given": "N.J."
      },
      {
        "family": "Raphael",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Systems Science and Cybernetics, IEEE Transactions on"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "100–107"
    ],
    "title": [
      "A formal basis for the heuristic determination of minimum paths in graphs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Soukup",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "100–102,"
    ],
    "title": [
      "Fast maze router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mikami",
        "given": "K."
      },
      {
        "family": "Tabuchi",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IFIPS Proceedings"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "47"
    ],
    "pages": [
      "1475–1478,"
    ],
    "title": [
      "A computer program for optimal routing of printed circuit connectors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Hightower",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1969"
    ],
    "pages": [
      "1–24,"
    ],
    "title": [
      "A solution to line routing problems on the continuous plane"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Mehta",
        "given": "D.P."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Handbook of algorithms for physical design automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "A."
      },
      {
        "family": "Stevens",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "155–169,"
    ],
    "title": [
      "Wire routing by optimizing channel assignment within large apertures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "D.N."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "425–433,"
    ],
    "title": [
      "A “Dogleg” channel router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B.W."
      },
      {
        "family": "Schweikert",
        "given": "D.G."
      },
      {
        "family": "Persky",
        "given": "G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "57–66,"
    ],
    "title": [
      "An optimum channel-routing algorithm for polycell layouts of integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rivest",
        "given": "R.L."
      },
      {
        "family": "Fiduccia",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "256–262,"
    ],
    "title": [
      "A “GGreedy” channel router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gueron",
        "given": "S."
      },
      {
        "family": "Tessler",
        "given": "R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "The American Mathematical Monthly"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "443–451"
    ],
    "title": [
      "The fermat-steiner problem"
    ],
    "type": "article-journal",
    "volume": [
      "109"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "F.K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "SIAM J. Appl. Math"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "37–58,"
    ],
    "title": [
      "On steiner minimal trees with rectilinear distance"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Futagami",
        "given": "S."
      },
      {
        "family": "Shirakawa",
        "given": "I."
      },
      {
        "family": "Ozaki",
        "given": "H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "1982"
    ],
    "title": [
      "An automatic routing system for single-layer printed wiring boards"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-29(1):46–51"
    ]
  },
  {
    "citation-number": [
      "18."
    ],
    "container-title": [
      "International Symposium on Physical Design 2007"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.sigda.org/ispd2007/rcontest/"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1186–1197"
    ],
    "title": [
      "Area routing for analog layout. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ousterhout",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "87–100,"
    ],
    "title": [
      "Corner stitching: A data-structuring technique for VLSI layout tools. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–342"
    ],
    "title": [
      "KOAN/ANAGRAM II: New tools for device-level analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Xing",
        "given": "Z."
      },
      {
        "family": "Kao",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "145–158"
    ],
    "title": [
      "Shortest path search using tiles and piecewise linear cost propagation. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "261–267,"
    ],
    "title": [
      "Automatic floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1518–1524"
    ],
    "title": [
      "VLSI module placement based on rectangle-packing by the Sequence-Pair. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "P.N."
      },
      {
        "family": "Cheng",
        "given": "C.K."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "268–273,"
    ],
    "title": [
      "An O-Tree representation of non-slicing floorplan and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "N."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Mineshima",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE Computer Society Annual Symposium"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "6,"
    ],
    "title": [
      "Multi-SP: A representation with united rectangles for analog placement and routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Sakanushi",
        "given": "K."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      },
      {
        "family": "Kawakita",
        "given": "M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "418–425,"
    ],
    "title": [
      "The channeled-BSG: A universal floorplan for simultaneous place/route with IC applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mogaki",
        "given": "M."
      },
      {
        "family": "Shiraishi",
        "given": "Y."
      },
      {
        "family": "Kimura",
        "given": "M."
      },
      {
        "family": "Hino",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "544–549,"
    ],
    "title": [
      "Cooperative approach to a practical analog LSI layout system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D.J."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEE Proceedings of G Circuits, Devices and Systems"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "481–490,"
    ],
    "title": [
      "Generalised approach to automatic custom layout of analogue ICS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Chilanti",
        "given": "M."
      },
      {
        "family": "Guerrieri",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of VLSI and Computer Peripherals"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "5 49–5 51,"
    ],
    "title": [
      "A general router for analog layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "W.H."
      },
      {
        "family": "Lo",
        "given": "C.Y."
      },
      {
        "family": "Basel",
        "given": "M."
      },
      {
        "family": "Singh",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "729–739,"
    ],
    "title": [
      "Parasitic Extraction: Current state of the art and future trends"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Electron Devices, IEEE Transactions on"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2078–2087"
    ],
    "title": [
      "Compact distributed RLC interconnect models-part II: Coupled line transient expressions and peak crosstalk in multilevel networks"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Mogaki",
        "given": "M."
      },
      {
        "family": "Kato",
        "given": "N."
      },
      {
        "family": "Chikami",
        "given": "Y."
      },
      {
        "family": "Yamada",
        "given": "N."
      },
      {
        "family": "Kobayashi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "450–453,"
    ],
    "title": [
      "LADIES: An automatic layout system for analog LSI’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "10–13,"
    ],
    "title": [
      "Mighty: A “rip-up and reroute” detailed router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sequin",
        "given": "C.H."
      },
      {
        "family": "Koh",
        "given": "H.Y."
      },
      {
        "family": "Gray",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "548–551,"
    ],
    "title": [
      "Automatic layout generation for CMOS operational amplifiers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Litsios",
        "given": "J."
      },
      {
        "family": "Rijmenants",
        "given": "J."
      },
      {
        "family": "Schwarz",
        "given": "T."
      },
      {
        "family": "Zinszner",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "7 6 1–7 6 4,"
    ],
    "title": [
      "ILAC: An automated layout tool for analog CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schwarz",
        "given": "T."
      },
      {
        "family": "Rijmenants",
        "given": "J."
      },
      {
        "family": "Litsios",
        "given": "J."
      },
      {
        "family": "Degrauwe",
        "given": "M.G.R."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Solid State Circuits, IEEE Journal of"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "417–425"
    ],
    "title": [
      "ILAC: An automated layout tool for analog CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Declercq",
        "given": "M."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Hochet",
        "given": "B."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of International Symposium on Circuits and Systems"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "2431–2434,"
    ],
    "title": [
      "An interactive layout generation tool for CMOS analog ICS"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Declercq",
        "given": "M."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Hochet",
        "given": "B."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "7 5 1–7 5 4,"
    ],
    "title": [
      "Salim: A layout generation tool for analog ICS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Rahali",
        "given": "F."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Zysman",
        "given": "E."
      },
      {
        "family": "Declercq",
        "given": "M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "27 7 1–27 7 4,"
    ],
    "title": [
      "A new routing method for full custom analog ICS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.C."
      },
      {
        "family": "Chen",
        "given": "D.J."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer Design"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "24–27,"
    ],
    "title": [
      "Slam: A smart analog module layout generator for mixed analog-digital VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S.M.Gowda J.C."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of IEEE Region 10 International Conference"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "893–896,"
    ],
    "title": [
      "Fully automated layout generators for high-performance analog VLSI modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Z.M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Proceedings of Southeastcon"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "392–396,"
    ],
    "title": [
      "Global routing techniques for an automatic mixed analog/digital IC layout compiler"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Chowdhury",
        "given": "M.F."
      },
      {
        "family": "Massara",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1171–1174,"
    ],
    "title": [
      "An expert system for general purpose analogue layout synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Chowdhury",
        "given": "M.F."
      },
      {
        "family": "Massara",
        "given": "R.E."
      },
      {
        "family": "Tang",
        "given": "H."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of IEEE International Sympoisum on Circuits and Systems"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "3094–3097,"
    ],
    "title": [
      "Analogue layout synthesis based on a planning scheme using artificial intelligence"
    ],
    "type": "paper-conference",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "544–547,"
    ],
    "title": [
      "Automatic layout of custom analog cells in ANAGRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rivest",
        "given": "R.L."
      },
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "MIT, MA"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Basaran",
        "given": "B."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "415–421,"
    ],
    "title": [
      "Latchup-aware placement and parasitic-bounded routing of custom analog cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "561–566,"
    ],
    "title": [
      "Constraint generation for routing analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "348–351,"
    ],
    "title": [
      "Use of performance sensitivities in routing analog circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "208–224"
    ],
    "title": [
      "Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "198–201,"
    ],
    "title": [
      "Constraint-based channel routing for analog and mixed analog/digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "497–510"
    ],
    "title": [
      "Constraint-based channel routing for analog and mixed analog/digital circuits. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Gad-El-Karim",
        "given": "G."
      },
      {
        "family": "Gyurcsik",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "500–505,"
    ],
    "title": [
      "Generation of performance sensitivities for analog cell layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "202–205,"
    ],
    "title": [
      "A routing methodology for analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nilsson",
        "given": "N."
      }
    ],
    "citation-number": [
      "57."
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Problem-Solving Methods in Artificial Intelligence"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Clow",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "45–51,"
    ],
    "title": [
      "A global routing algorithm for general cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prasitjutrakul",
        "given": "S."
      },
      {
        "family": "Kubitz",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "48–51,"
    ],
    "title": [
      "A timing-driven global router for custom chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayer",
        "given": "R."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Acta Informatica"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "290–306"
    ],
    "title": [
      "Symmetric binary B-trees: Data structure and maintenance algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "394–397,"
    ],
    "title": [
      "Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gohar",
        "given": "N.U.D."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Pun",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "2981–2984,"
    ],
    "title": [
      "Rachana: An integrated placement and routing approach to CMOS analog cells"
    ],
    "type": "paper-conference",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Prieto",
        "given": "J.A."
      },
      {
        "family": "Quintana",
        "given": "J.M."
      },
      {
        "family": "Rueda",
        "given": "A."
      },
      {
        "family": "Huertas",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "491–494,"
    ],
    "title": [
      "An algorithm for the place-and-route problem in the layout of analog circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Prieto",
        "given": "J.A."
      },
      {
        "family": "Rueda",
        "given": "A."
      },
      {
        "family": "Quintana",
        "given": "J.M."
      },
      {
        "family": "Huertas",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "389–394,"
    ],
    "title": [
      "A performance-driven placement algorithm with simultaneous place&route optimization for analog IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kubo",
        "given": "Y."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      },
      {
        "family": "Kawakita",
        "given": "M."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "467,"
    ],
    "title": [
      "Explicit expression and simultaneous optimization of placement and routing for analog IC layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Jiang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1239–1242,"
    ],
    "title": [
      "Global-routing driven placement strategy in analog VLSI physical designs"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Karthik",
        "given": "P."
      },
      {
        "family": "Tang",
        "given": "H."
      },
      {
        "family": "Doboli",
        "given": "A."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "5629–5632,"
    ],
    "title": [
      "An explorative tile-based technique for automated constraint transformation, placement and routing of high frequency analog filters"
    ],
    "type": "paper-conference",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Kleine",
        "given": "U."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "–101– –104,"
    ],
    "title": [
      "A novel analog layout synthesis tool"
    ],
    "type": "paper-conference",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Kleine",
        "given": "U."
      },
      {
        "family": "Jiang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Very Large Scale Integration Systems, IEEE Transactions on"
    ],
    "date": [
      "2006-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "881–894"
    ],
    "title": [
      "An automated design tool for analog layouts"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.E."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      },
      {
        "family": "Stein",
        "given": "C."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "section 24.3. MIT, MA"
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "Second"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "U.Kleine L."
      },
      {
        "family": "Wolf",
        "given": "M."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of Mixed Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "109–114,"
    ],
    "title": [
      "Automatic inner wiring for integrated analog modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schreiner",
        "given": "L."
      },
      {
        "family": "Olbrich",
        "given": "M."
      },
      {
        "family": "Barke",
        "given": "E."
      },
      {
        "family": "Bexten",
        "given": "V.Meyer",
        "particle": "zu"
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "International Symposium on VLSI Design, Automation and Test"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "71–74,"
    ],
    "title": [
      "Parsy: A parasitic symmetric router for net bundles using module generators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yılmaz",
        "given": "E."
      },
      {
        "family": "Dundar",
        "given": "G."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "European Conference on Circuit Theory and Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "36–39,"
    ],
    "title": [
      "New layout generator for analog CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yılmaz",
        "given": "E."
      },
      {
        "family": "Dundar",
        "given": "G."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–45"
    ],
    "title": [
      "Analog layout generator for CMOS circuits. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Conway",
        "given": "J.D."
      },
      {
        "family": "Schrooten",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of European Conference on Design Automation"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "513–519,"
    ],
    "title": [
      "An automatic layout generator for analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "B.R."
      },
      {
        "family": "Duncan",
        "given": "R."
      },
      {
        "family": "Jantzi",
        "given": "S."
      },
      {
        "family": "Ouslis",
        "given": "C."
      },
      {
        "family": "Rezania",
        "given": "S."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "41–44,"
    ],
    "title": [
      "BALLISTIC: An analog layout language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dessouky",
        "given": "M."
      },
      {
        "family": "Louerat",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proceedings of International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "291–298,"
    ],
    "title": [
      "A layout approach for electrical and physical design integration of high-performance analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dessouky",
        "given": "M."
      },
      {
        "family": "Louerat",
        "given": "M.M."
      },
      {
        "family": "Porte",
        "given": "J."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "53–57,"
    ],
    "title": [
      "Layout-oriented synthesis of high performance analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Castro-Lopez",
        "given": "R."
      },
      {
        "family": "Fernandez",
        "given": "F.V."
      },
      {
        "family": "Delgado-Restituto",
        "given": "M."
      },
      {
        "family": "Medeiro",
        "given": "F."
      },
      {
        "family": "Rodriguez-Vazquez",
        "given": "A."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of Solid-State Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "437–440,"
    ],
    "title": [
      "Creating flexible analogue IP blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Castro-Lopez",
        "given": "R."
      },
      {
        "family": "Guerra",
        "given": "O."
      },
      {
        "family": "Roca",
        "given": "E."
      },
      {
        "family": "Fernandez",
        "given": "F.V."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1179–1189"
    ],
    "title": [
      "An integrated layout-synthesis approach for analog ICS. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Lourenco",
        "given": "N."
      },
      {
        "family": "Horta",
        "given": "N."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Electronics, Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "LAYGEN - An evolutionary approach to automatic analog IC layout generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lourengo",
        "given": "N."
      },
      {
        "family": "Vianello",
        "given": "M."
      },
      {
        "family": "Guilherme",
        "given": "J."
      },
      {
        "family": "Horta",
        "given": "N."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Research in Microelectronics and Electronics"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "213–216,"
    ],
    "title": [
      "LAYGEN - Automatic layout generation of analog ICS from hierarchical template descriptions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Okada",
        "given": "K."
      },
      {
        "family": "Onodea",
        "given": "H."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "667–670,"
    ],
    "title": [
      "A global routing algorithm for analog circuits using a resistor array model"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "C."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Hong",
        "given": "X."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "730–733,"
    ],
    "title": [
      "A performance driven probabilistic resource allocation algorithm for analog routers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sajid",
        "given": "K."
      },
      {
        "family": "Carothers",
        "given": "J.D."
      },
      {
        "family": "Rodriguez",
        "given": "J.J."
      },
      {
        "family": "Holman",
        "given": "W.T."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceedings of IEEE International ASIC/SOC Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "442–446,"
    ],
    "title": [
      "Global routing methodology for analog and mixed-signal layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Carothers",
        "given": "J.D."
      },
      {
        "family": "Newbould",
        "given": "R.D."
      },
      {
        "family": "Krishnan",
        "given": "B.V."
      },
      {
        "family": "Ranter",
        "given": "M.SteyaertG Gielen C.",
        "particle": "De"
      },
      {
        "family": "Plas",
        "given": "G.",
        "particle": "Van der"
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Ranter",
        "given": "C.",
        "particle": "De"
      },
      {
        "family": "Muer",
        "given": "B.",
        "particle": "De"
      },
      {
        "family": "Plas",
        "given": "G.",
        "particle": "Van der"
      },
      {
        "family": "Vancorenland",
        "given": "P."
      },
      {
        "family": "Steyaert",
        "given": "M."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Charbon",
        "given": "B.Donecker E."
      },
      {
        "family": "Holmlund",
        "given": "G."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wolf",
        "given": "H.G."
      },
      {
        "family": "Mlynski",
        "given": "D.A."
      },
      {
        "family": "Plas",
        "given": "G.",
        "particle": "Van der"
      },
      {
        "family": "Vandenbussche",
        "given": "J."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Plas",
        "given": "G.",
        "particle": "Van der"
      },
      {
        "family": "Vandenbussche",
        "given": "J."
      },
      {
        "family": "Gielen",
        "given": "G.G.E."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Granesan",
        "given": "S."
      },
      {
        "family": "Vemuri",
        "given": "R."
      },
      {
        "family": "Huang",
        "given": "H."
      },
      {
        "family": "Bernstein",
        "given": "J.B."
      },
      {
        "family": "Peckerar",
        "given": "M."
      },
      {
        "family": "Luo",
        "given": "Ji"
      },
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Manoli",
        "given": "Y."
      },
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Brocke",
        "given": "L.Hedrich"
      },
      {
        "family": "Barke",
        "given": "F."
      },
      {
        "given": "Barke"
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Southwest Symposium on Mixed-Signal Design",
      "Proceedings of the Design Automation Conference",
      "Proceedings of IEEE Custom Integrated Circuits Conference",
      "Proceedings of IEEE International Symposium on Circuits and Systems",
      "Proceedings of IEEE Custom Integrated Circuits Conference",
      "Proceedings of International Conference on VLSI Design",
      "Proceedings of IEEE International Conference on Computer Design",
      "Proceedings of IEEE International Conference on Field-Programmable Technology",
      "Proceedings of IEEE Custom Integrated Circuits Conference",
      "Proceedings of Design Automation Conference",
      "Proceedings of Design, Automation and Test in Europe Conference and Exhibition",
      "IEEE Transactions on",
      "IEEE Transactions on",
      "Circuits and Systems II: Express Briefs, IEEE Transactions on"
    ],
    "date": [
      "2003",
      "2000",
      "1995",
      "1996",
      "1998",
      "1999-01",
      "2004",
      "2004",
      "1996",
      "2000",
      "2000"
    ],
    "editor": [
      {
        "family": "Baskaya",
        "given": "F."
      },
      {
        "family": "Anderson",
        "given": "D.V."
      },
      {
        "family": "Lim",
        "given": "Sung Kyu"
      }
    ],
    "issue": [
      "10",
      "6",
      "7"
    ],
    "pages": [
      "233–236,",
      "87",
      "2002 88",
      "11–14,",
      "89",
      "383–386,",
      "90",
      "655–658,",
      "91",
      "485–488,",
      "92",
      "2002 93",
      "556–563,",
      "94",
      "490–495,",
      "95",
      "367–370,",
      "2009 97",
      "175–178,",
      "98",
      "385–389,",
      "99",
      "446–450,",
      "1161–1170",
      "645–661",
      "565–569"
    ],
    "publisher": [
      "T. Adler, H",
      "T. Adler and E"
    ],
    "title": [
      "Candidate generation for 45 degree routing for mixed-signal layout",
      "CYCLONE: Automated design and layout of RF LC-oscillators. Computer-Aided Design of Integrated Circuits and Systems",
      "CYCLONE: Automated design and layout of RF LC-oscillators",
      "A performancedriven router for RF and microwave analog circuit design",
      "A new genetic single-layer routing algorithm for analog transistor arrays",
      "Mondriaan: A tool for automated layout synthesis of array-type analog blocks",
      "A layout synthesis methodology for array-type analog blocks. Computer-Aided Design of Integrated Circuits and Systems",
      "FAAR: A router for field-programmable analog arrays",
      "Combined channel segmentation and buffer insertion for routability and performance improvement of field programmable analog arrays",
      "A new architecture of field programmable analog arrays for reconfigurable instantiation of continuous-time filters",
      "Net-sensitivity-based optimization of largescale field-programmable analog array (FPAA) placement and routing",
      "Analog routing for manufacturability",
      "A current driven routing and verification methodology for analog applications",
      "Single step current driven routing of multiterminal signal nets for analog applications"
    ],
    "type": "article-journal",
    "volume": [
      "21",
      "4",
      "21",
      "96",
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Lienig",
        "given": "J."
      },
      {
        "family": "Jerke",
        "given": "G."
      },
      {
        "family": "Adler",
        "given": "T."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific International Conference on VLSI Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "372–378,"
    ],
    "title": [
      "Electromigration avoidance in analog circuits: two methodologies for current-driven routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lienig",
        "given": "J."
      },
      {
        "family": "Jerke",
        "given": "G."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific International Conference on VLSI Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "783–788,"
    ],
    "title": [
      "Current-driven wire planning for electromigration avoidance in analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xue",
        "given": "B."
      },
      {
        "family": "He",
        "given": "X."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "International Conference on Communications, Circuits and Systems Proceedings"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2805–2808,"
    ],
    "title": [
      "Electromigration avoidance aware net splitting algorithm in analog circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Lakos",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Design Automation Conference, IEEE/ACM"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "460–465,"
    ],
    "title": [
      "Technology retargeting for IC layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Fang",
        "given": "F."
      },
      {
        "family": "Tang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1347–1361"
    ],
    "title": [
      "Calligrapher: A new layout-migration engine for hard intellectual property libraries"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "945–960"
    ],
    "title": [
      "Multilevel symmetry-constraint generation for retargeting large analog layouts. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Drennan",
        "given": "P.G."
      },
      {
        "family": "Kniffin",
        "given": "M.L."
      },
      {
        "family": "Locascio",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference. IEEE"
    ],
    "date": [
      "2006-09"
    ],
    "pages": [
      "169–176,"
    ],
    "title": [
      "Implications of proximity effects for analog design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Francken",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Circuits and Systems, IEEE International Symposium on"
    ],
    "date": [
      "1999-07"
    ],
    "pages": [
      "415–418,"
    ],
    "title": [
      "Methodology for analog technology porting including performance tuning"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Hartono",
        "given": "R."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Design Automation Conference, 41st"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "139–144,"
    ],
    "title": [
      "Correct-by-construction layoutcentric retargeting of large analog designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hammouda",
        "given": "S."
      },
      {
        "family": "Said",
        "given": "H."
      },
      {
        "family": "Dessouky",
        "given": "M."
      },
      {
        "family": "Tawfik",
        "given": "M."
      },
      {
        "family": "Nguyen",
        "given": "Q."
      },
      {
        "family": "Badawy",
        "given": "W."
      },
      {
        "family": "Abbas",
        "given": "H."
      },
      {
        "family": "Shahein",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Design Automation Conference, 43rd ACM/IEEE"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "885–888,"
    ],
    "title": [
      "Chameleon ART: A non-optimization based analog design migration framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Calibre",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "title": [
      "Mentor Graphics Corporation"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "author": [
      {
        "family": "Hammouda",
        "given": "S."
      },
      {
        "family": "Dessouky",
        "given": "M."
      },
      {
        "family": "Tawfik",
        "given": "M."
      },
      {
        "family": "Badawy",
        "given": "W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "333–336,"
    ],
    "title": [
      "Analog IP migration using design knowledge extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "Y.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Design Automation. 22nd Conference on"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "396–404,"
    ],
    "title": [
      "A subjective review of compaction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Okuda",
        "given": "R."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Onodera",
        "given": "H."
      },
      {
        "family": "Tamariu",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Computer-Aided Design, Digest of Technical Papers, IEEE International Conference on"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "148–151,"
    ],
    "title": [
      "An efficient algorithm for layout compaction problem with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "Y.E."
      },
      {
        "family": "Korenjak",
        "given": "A.J."
      },
      {
        "family": "Stockton",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Design Automation Conference, IEEE/ACM"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "138–141,"
    ],
    "title": [
      "FLOSS: An approach to automated layout for high-volume designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "62–86"
    ],
    "title": [
      "An algorithm to compact a VLSI symbolic layout with mixed constraints"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Schiele",
        "given": "W.L."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the 20th conference on Design Automation"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "121–127,"
    ],
    "title": [
      "Improved compaction by minimized length of wires"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marple",
        "given": "D."
      },
      {
        "family": "Smulders",
        "given": "M."
      },
      {
        "family": "Hegen",
        "given": "H."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 25th ACM/IEEE conference on Design Automation"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "396–402,"
    ],
    "title": [
      "An efficient compactor for 45ı layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marple",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Design Automation Conference. Proceedings, 27th ACM/IEEE"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "375–381,"
    ],
    "title": [
      "A hierarchy preserving hierarchical compactor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vanderbei",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "Kluwer, Dordecht"
    ],
    "title": [
      "Linear Programming: Foundations and Extensions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Onozawa",
        "given": "A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the 27th ACM/IEEE conference on Design Automation"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "369–374,"
    ],
    "title": [
      "Layout compaction with attractive and repulsive constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-Y."
      },
      {
        "family": "Lai",
        "given": "Y.-T."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "967–979"
    ],
    "title": [
      "Graph-theory-based simplex algorithm for VLSI layout spacing problems with multiple variable constraints"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-Y."
      },
      {
        "family": "Lai",
        "given": "Y.-T."
      },
      {
        "family": "Liu",
        "given": "B.D."
      },
      {
        "family": "Chang",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Circuits and Systems, IEEE International Symposium on"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1849–1852,"
    ],
    "title": [
      "Layout compaction with minimized delay bound on timing critical paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dorf",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Modern Control Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maidee",
        "given": "P."
      },
      {
        "family": "Choomchuay",
        "given": "S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Asia-Pacific Conference on Circuits and Systems"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "133–136,"
    ],
    "title": [
      "Invisible edge and soft tied in compaction strategy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "MIT, MA"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S.L."
      },
      {
        "family": "Allen",
        "given": "J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Design Automation. 23rd Conference on"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "123–130,"
    ],
    "title": [
      "Minplex – a compactor that minimizes the bounding rectangle and individual rectangles in a layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-F."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1195–1204"
    ],
    "title": [
      "A new framework of design rules for compaction of VLSI layouts. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Riepe",
        "given": "M.A."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "463–486"
    ],
    "title": [
      "The edge-based design rule model revisited"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Batterywala",
        "given": "S.H."
      },
      {
        "family": "Rajagopalan",
        "given": "H.-K.T.Ma"
      },
      {
        "family": "Shenoy",
        "given": "N.V."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the 9th international symposium on Quality Electronic Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "379–384,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "On efficient and robust constraint generation for practical layout legalization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      },
      {
        "family": "Sequin",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "167–179"
    ],
    "title": [
      "zone-refining” techniques for IC layout compaction. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Luenberger",
        "given": "D.G."
      },
      {
        "family": "Ye",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Linear and nonlinear programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Okada",
        "given": "K."
      },
      {
        "family": "Onodera",
        "given": "H."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference. Proceedings of the IEEE"
    ],
    "date": [
      "1994-05"
    ],
    "pages": [
      "545–548,"
    ],
    "title": [
      "Compaction with shape optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-F."
      },
      {
        "family": "Tang",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Computer-Aided Design. Digest of Technical Papers, IEEE/ACM International Conference on"
    ],
    "date": [
      "1992-11"
    ],
    "pages": [
      "150–157,"
    ],
    "title": [
      "Himalayas-a hierarchical compaction system with a minimized constraint set"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "33."
    ],
    "title": [
      "OpenAccess release 2.2. Silicon Integration Initiative"
    ],
    "type": null,
    "url": [
      "http//www.si2.org"
    ]
  },
  {
    "author": [
      {
        "family": "Batterywala",
        "given": "S.H."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Rajagopalan",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Shenoy",
        "given": "N.V."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Quality Electronic Design, 9th International Symposium on"
    ],
    "date": [
      "2008-03"
    ],
    "pages": [
      "450–455,"
    ],
    "title": [
      "Cell swapping based migration methodology for analog and custom layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "791–802"
    ],
    "title": [
      "Parasitic-aware optimization and retargeting of analog layouts: A symbolic-template approach"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "36."
    ],
    "title": [
      "lp solve mixed integer linear programming solver"
    ],
    "type": null,
    "url": [
      "http://lpsolve.sourceforge.net/5.5/"
    ]
  },
  {
    "author": [
      {
        "given": "Int"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "MEDEA+ Design Automation Roadmap"
    ],
    "type": null,
    "url": [
      "http://www.medeaplus.org"
    ]
  },
  {
    "author": [
      {
        "family": "Degrauwe",
        "given": "M."
      },
      {
        "family": "Nys",
        "given": "O."
      },
      {
        "family": "Dijkstra",
        "given": "E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1106 – 1116,"
    ],
    "title": [
      "IDAC: An interactive design tool for analog CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Conway",
        "given": "J."
      },
      {
        "family": "Schrooten",
        "given": "G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1992-03"
    ],
    "pages": [
      "513 – 519"
    ],
    "title": [
      "An automatic layout generator for analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Castro-Lopez",
        "given": "R."
      },
      {
        "family": "Fernandez",
        "given": "F."
      },
      {
        "family": "Medeiro",
        "given": "F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Analog Integrated Circuits and Signal Processing"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "157 – 170,"
    ],
    "title": [
      "Generation of technology-independent retargetable analog blocks"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Hartono",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Integration, VLSI J"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "IPRAIL – intellectual property reuse-based analog IC layout automation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Shi",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "945 – 960,"
    ],
    "title": [
      "Multilevel symmetry-constraint generation for retargeting large analog layouts"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Shi",
        "given": "C."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "644 – 647"
    ],
    "title": [
      "Template-driven parasitic-aware optimization of analog integrated circuit layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jangkrajarng",
        "given": "N."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Bhattacharya",
        "given": "S."
      },
      {
        "family": "Kohagen",
        "given": "N."
      },
      {
        "family": "Shi",
        "given": "C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "342 – 348"
    ],
    "title": [
      "Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harvey",
        "given": "J."
      },
      {
        "family": "Elmasry",
        "given": "M."
      },
      {
        "family": "Leung",
        "given": "B."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1402 – 1417,"
    ],
    "title": [
      "STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Walscharts",
        "given": "H."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "707 – 713,"
    ],
    "title": [
      "Analog circuit design optimization based on symbolic simulation and simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Maulik",
        "given": "P."
      },
      {
        "family": "Carley",
        "given": "L."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "233 – 241,"
    ],
    "title": [
      "Sizing of cell-level analog circuits using constrained optimization techniques"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Hershenson",
        "given": "M."
      },
      {
        "family": "Boyd",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "2001-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–21,"
    ],
    "title": [
      "Optimal design of a CMOS op-amp via geometric programming"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Fernandez",
        "given": "F."
      },
      {
        "family": "Rodrıguez",
        "given": "A."
      },
      {
        "family": "Huertas",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Symbolic Analysis Techniques: Applications to Analog Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "C."
      },
      {
        "family": "Tan",
        "given": "X.-D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "2000-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1 – 18,"
    ],
    "title": [
      "Canonical symbolic analysis of large analog circuits with determinant decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Vancorenland",
        "given": "P."
      },
      {
        "family": "Plas",
        "given": "G.V.",
        "particle": "der"
      },
      {
        "family": "Steyaert",
        "given": "M."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "358 – 362"
    ],
    "title": [
      "A layout-aware synthesis methodology for RF circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nye",
        "given": "W."
      },
      {
        "family": "Riley",
        "given": "D.C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Tits",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "1988-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "501 – 519,"
    ],
    "title": [
      "DELIGHT.SPICE: An optimization-based system for the design of integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Stehr",
        "given": "G."
      },
      {
        "family": "Pronath",
        "given": "M."
      },
      {
        "family": "Schenkel",
        "given": "F."
      },
      {
        "family": "Graeb",
        "given": "H."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "241 – 246"
    ],
    "title": [
      "Initial sizing of analog integrated circuits by centering within topology-given implicit specifications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Phelps",
        "given": "R."
      },
      {
        "family": "Krasnicki",
        "given": "M."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      },
      {
        "family": "Hellums",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "2000-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "703 – 717,"
    ],
    "title": [
      "Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Medeiro",
        "given": "F."
      },
      {
        "family": "Perez-Verdu",
        "given": "A."
      },
      {
        "family": "Rodrıguez-Vazquez",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Top-Down Design of High-Performance Sigma-Delta Modulators"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ochotta",
        "given": "E."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "1996-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "273 – 294,"
    ],
    "title": [
      "Synthesis of high-performance analog circuits in ASTRX/OBLX"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Neff",
        "given": "R."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "given": "Top-Down"
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "97"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Constraint-Driven Design Methodology for Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330 – 342,"
    ],
    "title": [
      "KOAN/ANAGRAM II: new tools for devicelevel analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Analog Layout Generation for Performance and Manufacturability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dessouky",
        "given": "M."
      },
      {
        "family": "Louerat",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE First International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "291 – 298"
    ],
    "title": [
      "A layout approach for electrical and physical design integration of high-performance analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Onodera",
        "given": "H."
      },
      {
        "family": "Kanbara",
        "given": "H."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "466 – 473,"
    ],
    "title": [
      "Operational-amplifier compilation with performance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Castro-Lopez",
        "given": "R."
      },
      {
        "others": true
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Sampath",
        "given": "H."
      },
      {
        "family": "Yelamanchili",
        "given": "V."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "268"
    ],
    "container-title": [
      "Design Automation Conference and Test in Europe Conference (DATE"
    ],
    "date": [
      "2004-03"
    ],
    "pages": [
      "27",
      "145 – 150"
    ],
    "title": [
      "Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ranjan",
        "given": "M."
      },
      {
        "family": "Verhaegen",
        "given": "W."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Sampath",
        "given": "H."
      },
      {
        "family": "Vemuri",
        "given": "R."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Design Automation Conference and Test in Europe Conference"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "604 – 609"
    ],
    "title": [
      "Fast, layoutinclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models"
    ],
    "type": "paper-conference",
    "volume": [
      "DATE), vol. 1"
    ]
  },
  {
    "author": [
      {
        "family": "Pradhan",
        "given": "A."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "22nd International Conference on VLSI Design"
    ],
    "date": [
      "2009-12"
    ],
    "pages": [
      "131 – 136"
    ],
    "title": [
      "Efficient synthesis of a uniformly spread layout aware pareto surface for analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Castro-Lopez",
        "given": "R."
      },
      {
        "family": "Guerra",
        "given": "O."
      },
      {
        "family": "Roca",
        "given": "E."
      },
      {
        "family": "Fernandez",
        "given": "F."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1179 – 1189,"
    ],
    "title": [
      "An integrated layout-synthesis approach for analog ics,” Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Algorithms for Minimization Without Derivatives"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "G."
      },
      {
        "family": "Dengi",
        "given": "A."
      },
      {
        "family": "Rohrer",
        "given": "R."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "155 – 158"
    ],
    "title": [
      "A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "33."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "Syst. Inc"
    ],
    "title": [
      "Virtuoso Parameterized Cell Reference",
      "Cadence Des"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Reference",
        "given": "S.K.I.L.L.Language"
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "6th"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "Syst. Inc"
    ],
    "title": [
      "Cadence Des"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "261 – 267"
    ],
    "title": [
      "Automatic floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stockmeyer",
        "given": "L."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Inf. Control"
    ],
    "date": [
      "May/Jun 1983"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "91 – 101,"
    ],
    "title": [
      "Optimal orientations of cells in slicing floorplan designs"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Koh",
        "given": "H."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integr. Circuits Syst"
    ],
    "date": [
      "1990-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "113 – 125,"
    ],
    "title": [
      "OPASYN: a compiler for CMOS operational amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Naiknaware",
        "given": "R."
      },
      {
        "family": "Fiez",
        "given": "T."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999-03"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Chapter 7 Constraint-Driven Design Methodology: A Path to Analog Design Automation"
    ],
    "pages": [
      "304 – 303,"
    ],
    "title": [
      "Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Abdennadher",
        "given": "S."
      },
      {
        "family": "Kramer",
        "given": "E."
      },
      {
        "family": "Saft",
        "given": "M."
      },
      {
        "family": "Schmauss",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. Int. Workshop Functional and (Constraint) Logic Programming"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Amsterdam"
    ],
    "pages": [
      "1–17"
    ],
    "publisher": [
      "Elsevier B.V"
    ],
    "title": [
      "JACK: A Java constraint kit"
    ],
    "type": "paper-conference",
    "volume": [
      "64"
    ]
  },
  {
    "author": [
      {
        "family": "Baader",
        "given": "F."
      },
      {
        "family": "Snyder",
        "given": "W."
      }
    ],
    "citation-number": [
      "2."
    ],
    "collection-title": [
      "Unification Theory"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Amsterdam"
    ],
    "pages": [
      "445–533"
    ],
    "publisher": [
      "Elsevier Science B.V"
    ],
    "title": [
      "Handbook of Automated Reasoning"
    ],
    "type": "book",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Bartak",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. 3rd Workshop Constraint Programming for Decision and Control (CPDC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "7–14,"
    ],
    "title": [
      "Theory and practice of constraint propagation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cacuci",
        "given": "D.G."
      },
      {
        "family": "Ionescu-Bujor",
        "given": "M."
      },
      {
        "family": "Navon",
        "given": "I.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Chapman & Hall/CRC"
    ],
    "title": [
      "Sensitivity & Uncertainty Analysis: Applications to Large-Scale Systems"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "5."
    ],
    "title": [
      "Cadence Design Systems, Inc"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com."
    ]
  },
  {
    "author": [
      {
        "family": "Carballo",
        "given": "J.A."
      },
      {
        "family": "Director",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. IEEE/ACM 36th Design Automation Conference (DAC"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "529–534,"
    ],
    "title": [
      "Constraint management for collaborative electronic design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jerke",
        "given": "G."
      },
      {
        "others": true
      },
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Vassiliou",
        "given": "I."
      }
    ],
    "citation-number": [
      "296"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "7"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Commun. ACM"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "52–68"
    ],
    "title": [
      "Constraint logic programming languages"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Dincbas",
        "given": "M."
      },
      {
        "family": "Hentenryck",
        "given": "P.",
        "particle": "van"
      },
      {
        "family": "Simonis",
        "given": "H."
      },
      {
        "family": "Aggoun",
        "given": "A."
      },
      {
        "family": "Graf",
        "given": "T."
      },
      {
        "family": "Berthier",
        "given": "F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. Int. Conf. 5th Generation Computer Systems"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "693–702,"
    ],
    "title": [
      "The constraint logic programming language CHIP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Freeman-Benson",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of Washington, Department of Computer Science and Engineering"
    ],
    "title": [
      "Constraint Imperative Programming"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Freuer",
        "given": "J."
      },
      {
        "family": "Jerke",
        "given": "G."
      },
      {
        "family": "Gerlach",
        "given": "J."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "26–31,"
    ],
    "title": [
      "On the verification of high-order constraint compliance in IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fruhwirth",
        "given": "Th"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Technical Report ECRC-LP-63,"
    ],
    "location": [
      "Munich, Germany"
    ],
    "publisher": [
      "European Computer-Industry Research Centre"
    ],
    "title": [
      "Introducing simplification rules"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Th. Fruhwirth",
        "given": "A.Herold"
      },
      {
        "family": "Kuchenhoff",
        "given": "V."
      },
      {
        "family": "Th. Le Provost",
        "given": "P.Lim"
      },
      {
        "family": "Monfroy",
        "given": "E."
      },
      {
        "family": "Wallace",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Lecture Notes In Computer Science"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "3–35"
    ],
    "title": [
      "Constraint logic programming – an informal introduction"
    ],
    "type": "chapter",
    "volume": [
      "636"
    ]
  },
  {
    "author": [
      {
        "family": "El-Karim",
        "given": "G.J.Gad"
      },
      {
        "family": "Gyurcsik",
        "given": "R.S."
      },
      {
        "family": "Bilbro",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. Circuits and Systems (ISCAS"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "363–366,"
    ],
    "title": [
      "Sensitivity-driven placement of analog modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gerard",
        "given": "V."
      },
      {
        "family": "Schiex",
        "given": "Th"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. Association for the Advancement of Artificial Intelligence (AAAI"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "307–312,"
    ],
    "title": [
      "Solution reuse in dynamic constraint satisfaction problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "H. Grab, F. Balasa, R. Castro-Lopez, Y.-W. Chang, F. V. Fernandez, P. -H. Lin, and M. Strasser."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "274–279,"
    ],
    "title": [
      "Analog layout synthesis – recent advances in topological approaches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grabmuller",
        "given": "M."
      },
      {
        "family": "Hofstedt",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 23rd SGAI Int. Conf. Innovative Techniques and Applications of Artificial Intelligence"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Turtle: A constraint imperative programming language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Insua",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Sensitivity Analysis in Multi-Objective Decision Making"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jaffar",
        "given": "J."
      },
      {
        "family": "Michaylov",
        "given": "S."
      },
      {
        "family": "Stuckey",
        "given": "P.J."
      },
      {
        "family": "Yap",
        "given": "R.H.C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ACM Trans. Programming Languages and Systems"
    ],
    "date": [
      "1992-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "339–395"
    ],
    "title": [
      "The CLP(<) language and system"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "V."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "AI Magazine"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–44,"
    ],
    "title": [
      "Algorithms for constraint-satisfaction problems: A survey"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Semiconductor Manufacturing"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "386–395"
    ],
    "title": [
      "Constraint transformation for IC physical design"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Arsintescu",
        "given": "B."
      },
      {
        "family": "Kao",
        "given": "W."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. 11th Brazilian Symp. Integr. Circuit Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "240–243,"
    ],
    "title": [
      "A constraint management system for IC physical design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. CAD of Integr. Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–941"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "citation-number": [
      "24."
    ],
    "publisher": [
      "Mentor Graphics Inc"
    ],
    "type": "book",
    "url": [
      "http://www.mentor.com."
    ]
  },
  {
    "author": [
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Vassiliou",
        "given": "I."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. IEEE/ACM 33rd Design Automation Conference (DAC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "227–232,"
    ],
    "title": [
      "Use of sensitivities and generalized substrate models in mixed-signal IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nassaj",
        "given": "A."
      },
      {
        "family": "Lienig",
        "given": "J."
      },
      {
        "family": "Jerke",
        "given": "G."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. Electronic, Circuits and Systems (ICECS"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "996–999,"
    ],
    "title": [
      "A new methodology for constraint-driven layout design of analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Puget",
        "given": "J.-F."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Tech. rep. 94-01,"
    ],
    "location": [
      "Gentilly Cedex, France"
    ],
    "publisher": [
      "ILOG SA"
    ],
    "title": [
      "A CCC implementation of CLP"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Robinson",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "ACM"
    ],
    "date": [
      "1965"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–41,"
    ],
    "title": [
      "A machine-oriented logic based on the resolution principle"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Cohn",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Symp. Physical Design (ISPD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "76–83,"
    ],
    "title": [
      "Layout tools for analog ICs and mixed-signal SoCs: A survey"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scheible",
        "given": "J."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. VDE ANALOG’08"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Constraint-driven Design – Eine Wegskizze zum Designflow der nachsten Generation (in German"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tack",
        "given": "G."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Saarland University"
    ],
    "title": [
      "Constraint Propagation – Models, Techniques, Implementation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Wallace",
        "given": "M."
      },
      {
        "family": "Novello",
        "given": "S."
      },
      {
        "family": "Schimpf",
        "given": "J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "Imperial College, London, UK"
    ],
    "publisher": [
      "IC-Parc"
    ],
    "title": [
      "ECLi PSe : A platform for constraint logic programming",
      "Index"
    ],
    "type": "report"
  }
]
