--Multiplier Module for use in back progagation
--383 Final Project
--By C2C William Parks
--6 May 2014
-- Multipy 2 numbers and rescaled to 8 bit, Yong
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity multiplier is
    Port ( in1 : in  STD_LOGIC_VECTOR (7 downto 0);
           in2 : in  STD_LOGIC_VECTOR (7 downto 0);
           output : out  STD_LOGIC_VECTOR (7 downto 0));
end multiplier;

architecture Behavioral of multiplier is
	signal posIn1, posIn2 : signed(7 downto 0);
	signal multRes : signed(15 downto 0);
	signal resScaled : std_logic_vector(7 downto 0);
	signal tempOut : signed(7 downto 0);
begin

	posIn1 <= signed(in1) when in1(7) = '0' else		--convert to positive number, 二进制标识的有符号数中，最高位是符号位 
				 -signed(in1);
	posIn2 <= signed(in2) when in2(7) = '0' else
				 -signed(in2);
	multRes <= posIn1 * posIn2;
	resScaled <= std_logic_vector(multRes(11 downto 4));
	tempOut <= signed(resScaled);
	output <= std_logic_vector(tempOut) when in1(7) = '0' and in2(7) = '0' else   -- -- get + ?
				 std_logic_vector(tempOut) when in1(7) = '1' and in2(7) = '1' else
				 std_logic_vector(-tempOut);

end Behavioral;

