[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920009 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920009 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920009 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13027956 heartbeat IPC: 0.9893 cumulative IPC: 0.9893 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21889017 heartbeat IPC: 1.129 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29598563 heartbeat IPC: 1.297 cumulative IPC: 1.124 (Simulation time: 00 hr 03 min 03 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35547158 cumulative IPC: 1.125 (Simulation time: 00 hr 03 min 54 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35547158 cumulative IPC: 1.125 (Simulation time: 00 hr 03 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.125 instructions: 40000002 cycles: 35547158
CPU 0 Branch Prediction Accuracy: 94.51% MPKI: 12.21 Average ROB Occupancy at Mispredict: 40.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.42
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331437 HIT:     329888 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331437 HIT:     329888 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875304 HIT:     831415 MISS:      43889 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711492 HIT:     678786 MISS:      32706 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43644 HIT:      35561 MISS:       8083 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116949 HIT:     116881 MISS:         68 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        187 MISS:       3032 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4630199 HIT:    4216430 MISS:     413769 MSHR_MERGE:     107290
cpu0->cpu0_L1I LOAD         ACCESS:    4630199 HIT:    4216430 MISS:     413769 MSHR_MERGE:     107290
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.863 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14241831 HIT:   13628437 MISS:     613394 MSHR_MERGE:     161517
cpu0->cpu0_L1D LOAD         ACCESS:    7905727 HIT:    7411983 MISS:     493744 MSHR_MERGE:      88731
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332634 HIT:    6216213 MISS:     116421 MSHR_MERGE:      72776
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3470 HIT:        241 MISS:       3229 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4061129 HIT:    3961283 MISS:      99846 MSHR_MERGE:      62793
cpu0->cpu0_ITLB LOAD         ACCESS:    4061129 HIT:    3961283 MISS:      99846 MSHR_MERGE:      62793
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.898 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13502755 HIT:   13124820 MISS:     377935 MSHR_MERGE:      83551
cpu0->cpu0_DTLB LOAD         ACCESS:   13502755 HIT:   13124820 MISS:     377935 MSHR_MERGE:      83551
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.763 cycles
cpu0->LLC TOTAL        ACCESS:      58078 HIT:      45998 MISS:      12080 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32706 HIT:      25150 MISS:       7556 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8083 HIT:       5235 MISS:       2848 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14257 HIT:      14238 MISS:         19 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3032 HIT:       1375 MISS:       1657 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        691
  ROW_BUFFER_MISS:      11370
  AVG DBUS CONGESTED CYCLE: 19.2
Channel 0 WQ ROW_BUFFER_HIT:        228
  ROW_BUFFER_MISS:        803
  FULL:          0
Channel 0 REFRESHES ISSUED:       2962