verilog work "half_adder.v"
verilog work "one_bit_full_adder.v"
verilog work "One_Bit_Full_Adder_Test.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
