verilog xil_defaultlib --include "../../../../Final.srcs/sources_1/bd/mcu/ipshared/ec67/hdl" --include "../../../../Final.srcs/sources_1/bd/mcu/ipshared/02c8/hdl/verilog" --include "../../../../Final.srcs/sources_1/bd/mcu/ipshared/1313/hdl" \
"../../../bd/mcu/sim/mcu.v" \
"../../../bd/mcu/ip/mcu_processing_system7_0_1/sim/mcu_processing_system7_0_1.v" \
"../../../bd/mcu/ip/mcu_xbar_1/sim/mcu_xbar_1.v" \
"../../../bd/mcu/ip/mcu_blk_mem_gen_0_0/sim/mcu_blk_mem_gen_0_0.v" \
"../../../bd/mcu/ip/mcu_auto_pc_2/sim/mcu_auto_pc_2.v" \
"../../../bd/mcu/ip/mcu_auto_pc_1/sim/mcu_auto_pc_1.v" \
"../../../bd/mcu/ip/mcu_auto_pc_0/sim/mcu_auto_pc_0.v" \
"../../../bd/mcu/ip/mcu_auto_pc_3/sim/mcu_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
