Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: lab7uta.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab7uta.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab7uta"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-ft256

---- Source Options
Top Module Name                    : lab7uta
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab7uta.v" in library work
Module <lab7uta> compiled
No errors in compilation
Analysis of file <"lab7uta.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab7uta> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab7uta>.
Module <lab7uta> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lab7uta>.
    Related source file is "lab7uta.v".
WARNING:Xst:737 - Found 1-bit latch for signal <carry_ovf_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <carry_ovf_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 4-to-1 multiplexer for signal <result>.
    Found 1-bit 3-to-1 multiplexer for signal <carry_ovf_0$mux0001>.
    Found 1-bit xor2 for signal <carry_ovf_0$xor0000> created at line 65.
    Found 1-bit xor2 for signal <carry_ovf_0$xor0001> created at line 65.
    Found 1-bit xor2 for signal <carry_ovf_0$xor0002> created at line 99.
    Found 1-bit xor2 for signal <carry_ovf_0$xor0003> created at line 88.
    Found 1-bit xor2 for signal <carry_ovf_0$xor0004> created at line 53.
    Found 32-bit comparator greater for signal <carry_ovf_1$cmp_gt0000> created at line 95.
    Found 32-bit comparator greater for signal <carry_ovf_1$cmp_gt0001> created at line 95.
    Found 32-bit comparator greater for signal <carry_ovf_1$cmp_gt0002> created at line 84.
    Found 32-bit comparator greater for signal <carry_ovf_1$cmp_gt0003> created at line 84.
    Found 32-bit comparator greater for signal <carry_ovf_1$cmp_gt0004> created at line 49.
    Found 32-bit comparator less for signal <carry_ovf_1$cmp_lt0000> created at line 61.
    Found 1-bit 3-to-1 multiplexer for signal <carry_ovf_1$mux0001>.
    Found 32-bit adder for signal <old_result_2$add0000> created at line 36.
    Found 32-bit xor2 for signal <result$xor0000> created at line 21.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <lab7uta> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 6
 32-bit comparator greater                             : 5
 32-bit comparator less                                : 1
# Multiplexers                                         : 3
 1-bit 3-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 6
 32-bit comparator greater                             : 5
 32-bit comparator less                                : 1
# Multiplexers                                         : 3
 1-bit 3-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab7uta> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab7uta, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab7uta.ngr
Top Level Output File Name         : lab7uta
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 108

Cell Usage :
# BELS                             : 1060
#      GND                         : 1
#      LUT2                        : 291
#      LUT3                        : 79
#      LUT4                        : 236
#      MUXCY                       : 291
#      MUXF5                       : 65
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 2
#      LD                          : 2
# IO Buffers                       : 108
#      IBUF                        : 72
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200eft256-4 

 Number of Slices:                      318  out of   8672     3%  
 Number of 4 input LUTs:                606  out of  17344     3%  
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    190    56%  
    IOB Flip Flops:                       2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
carry_ovf_1_not0001(carry_ovf_1_not000166:O)| NONE(*)(carry_ovf_0)   | 2     |
--------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 13.668ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: 17.859ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'carry_ovf_1_not0001'
  Total number of paths / destination ports: 13316 / 2
-------------------------------------------------------------------------
Offset:              13.668ns (Levels of Logic = 39)
  Source:            A_in<0> (PAD)
  Destination:       carry_ovf_1 (LATCH)
  Destination Clock: carry_ovf_1_not0001 falling

  Data Path: A_in<0> to carry_ovf_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  A_in_0_IBUF (A_in_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_old_result_2_add0000_lut<0> (Madd_old_result_2_add0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_old_result_2_add0000_cy<0> (Madd_old_result_2_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<1> (Madd_old_result_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<2> (Madd_old_result_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<3> (Madd_old_result_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<4> (Madd_old_result_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<5> (Madd_old_result_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<6> (Madd_old_result_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<7> (Madd_old_result_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<8> (Madd_old_result_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<9> (Madd_old_result_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<10> (Madd_old_result_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<11> (Madd_old_result_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<12> (Madd_old_result_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<13> (Madd_old_result_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<14> (Madd_old_result_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<15> (Madd_old_result_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<16> (Madd_old_result_2_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<17> (Madd_old_result_2_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<18> (Madd_old_result_2_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<19> (Madd_old_result_2_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<20> (Madd_old_result_2_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<21> (Madd_old_result_2_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<22> (Madd_old_result_2_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<23> (Madd_old_result_2_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<24> (Madd_old_result_2_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<25> (Madd_old_result_2_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<26> (Madd_old_result_2_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<27> (Madd_old_result_2_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<28> (Madd_old_result_2_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<29> (Madd_old_result_2_add0000_cy<29>)
     XORCY:CI->O           5   0.804   0.712  Madd_old_result_2_add0000_xor<30> (old_result_2_add0000<30>)
     LUT3:I1->O            3   0.704   0.706  _old_result_4<30>1 (_old_result_4<30>)
     LUT2:I0->O            1   0.704   0.000  Mcompar_carry_ovf_1_cmp_gt0002_lut<30> (Mcompar_carry_ovf_1_cmp_gt0002_lut<30>)
     MUXCY:S->O            1   0.864   0.595  Mcompar_carry_ovf_1_cmp_gt0002_cy<30> (Mcompar_carry_ovf_1_cmp_gt0002_cy<30>)
     LUT4:I0->O            1   0.704   0.499  Mcompar_carry_ovf_1_cmp_gt0002_cy<31> (Mcompar_carry_ovf_1_cmp_gt0002_cy<31>)
     LUT3:I1->O            1   0.704   0.455  Mmux_carry_ovf_1_mux0001220 (Mmux_carry_ovf_1_mux0001220)
     LUT4:I2->O            1   0.704   0.000  Mmux_carry_ovf_1_mux0001273 (carry_ovf_1_mux0001)
     LD:D                      0.308          carry_ovf_1
    ----------------------------------------
    Total                     13.668ns (9.593ns logic, 4.075ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'carry_ovf_1_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            carry_ovf_1 (LATCH)
  Destination:       flag<1> (PAD)
  Source Clock:      carry_ovf_1_not0001 falling

  Data Path: carry_ovf_1 to flag<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  carry_ovf_1 (carry_ovf_1)
     OBUF:I->O                 3.272          flag_1_OBUF (flag<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22201 / 34
-------------------------------------------------------------------------
Delay:               17.859ns (Levels of Logic = 39)
  Source:            A_in<0> (PAD)
  Destination:       flag<2> (PAD)

  Data Path: A_in<0> to flag<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  A_in_0_IBUF (A_in_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_old_result_2_add0000_lut<0> (Madd_old_result_2_add0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_old_result_2_add0000_cy<0> (Madd_old_result_2_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<1> (Madd_old_result_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<2> (Madd_old_result_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<3> (Madd_old_result_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<4> (Madd_old_result_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<5> (Madd_old_result_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<6> (Madd_old_result_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<7> (Madd_old_result_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<8> (Madd_old_result_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<9> (Madd_old_result_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<10> (Madd_old_result_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<11> (Madd_old_result_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<12> (Madd_old_result_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<13> (Madd_old_result_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<14> (Madd_old_result_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<15> (Madd_old_result_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<16> (Madd_old_result_2_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<17> (Madd_old_result_2_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<18> (Madd_old_result_2_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<19> (Madd_old_result_2_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<20> (Madd_old_result_2_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_result_2_add0000_cy<21> (Madd_old_result_2_add0000_cy<21>)
     XORCY:CI->O           5   0.804   0.668  Madd_old_result_2_add0000_xor<22> (old_result_2_add0000<22>)
     LUT3:I2->O            1   0.704   0.455  Mmux_result3051 (Mmux_result3051)
     LUT4:I2->O            1   0.704   0.424  Mmux_result3078_SW0 (N221)
     LUT4:I3->O            1   0.704   0.424  Mmux_result3078 (Mmux_result3078)
     LUT4:I3->O            2   0.704   0.622  Mmux_result30100 (result_22_OBUF)
     LUT3:I0->O            1   0.704   0.000  flag_2_cmp_eq0000_wg_lut<0> (flag_2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  flag_2_cmp_eq0000_wg_cy<0> (flag_2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  flag_2_cmp_eq0000_wg_cy<1> (flag_2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  flag_2_cmp_eq0000_wg_cy<2> (flag_2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  flag_2_cmp_eq0000_wg_cy<3> (flag_2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  flag_2_cmp_eq0000_wg_cy<4> (flag_2_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  flag_2_cmp_eq0000_wg_cy<5> (flag_2_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.459   0.595  flag_2_cmp_eq0000_wg_cy<6> (flag<2>1)
     LUT3:I0->O            1   0.704   0.420  flag_2_cmp_eq000041 (flag_2_OBUF)
     OBUF:I->O                 3.272          flag_2_OBUF (flag<2>)
    ----------------------------------------
    Total                     17.859ns (13.143ns logic, 4.716ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.30 secs
 
--> 

Total memory usage is 4472040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

