###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       698025   # Number of WRITE/WRITEP commands
num_reads_done                 =      1525389   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1177693   # Number of read row buffer hits
num_read_cmds                  =      1525376   # Number of READ/READP commands
num_writes_done                =       698070   # Number of read requests issued
num_write_row_hits             =       614283   # Number of write row buffer hits
num_act_cmds                   =       436357   # Number of ACT commands
num_pre_cmds                   =       436326   # Number of PRE commands
num_ondemand_pres              =       408013   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9647083   # Cyles of rank active rank.0
rank_active_cycles.1           =      9637529   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       352917   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       362471   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2161819   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28933   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4509   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2875   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2333   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1330   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1043   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          839   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          781   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17252   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          155   # Write cmd latency (cycles)
write_latency[20-39]           =         2053   # Write cmd latency (cycles)
write_latency[40-59]           =         2650   # Write cmd latency (cycles)
write_latency[60-79]           =         3957   # Write cmd latency (cycles)
write_latency[80-99]           =         5211   # Write cmd latency (cycles)
write_latency[100-119]         =         6057   # Write cmd latency (cycles)
write_latency[120-139]         =         6829   # Write cmd latency (cycles)
write_latency[140-159]         =         7134   # Write cmd latency (cycles)
write_latency[160-179]         =         7898   # Write cmd latency (cycles)
write_latency[180-199]         =         8737   # Write cmd latency (cycles)
write_latency[200-]            =       647344   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       182712   # Read request latency (cycles)
read_latency[40-59]            =        94710   # Read request latency (cycles)
read_latency[60-79]            =       101812   # Read request latency (cycles)
read_latency[80-99]            =        81174   # Read request latency (cycles)
read_latency[100-119]          =        73446   # Read request latency (cycles)
read_latency[120-139]          =        67620   # Read request latency (cycles)
read_latency[140-159]          =        60564   # Read request latency (cycles)
read_latency[160-179]          =        54670   # Read request latency (cycles)
read_latency[180-199]          =        49146   # Read request latency (cycles)
read_latency[200-]             =       759522   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.48454e+09   # Write energy
read_energy                    =  6.15032e+09   # Read energy
act_energy                     =  1.19387e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.694e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73986e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01978e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01382e+09   # Active standby energy rank.1
average_read_latency           =      365.278   # Average read request latency (cycles)
average_interarrival           =      4.49726   # Average request interarrival latency (cycles)
total_energy                   =  2.39104e+10   # Total energy (pJ)
average_power                  =      2391.04   # Average power (mW)
average_bandwidth              =      18.9735   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       676225   # Number of WRITE/WRITEP commands
num_reads_done                 =      1462319   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1105491   # Number of read row buffer hits
num_read_cmds                  =      1462303   # Number of READ/READP commands
num_writes_done                =       676249   # Number of read requests issued
num_write_row_hits             =       568787   # Number of write row buffer hits
num_act_cmds                   =       468693   # Number of ACT commands
num_pre_cmds                   =       468666   # Number of PRE commands
num_ondemand_pres              =       441356   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646661   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643049   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353339   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356951   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2072378   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33145   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4726   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2905   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2418   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1048   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          903   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          789   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17282   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          286   # Write cmd latency (cycles)
write_latency[20-39]           =         2630   # Write cmd latency (cycles)
write_latency[40-59]           =         2854   # Write cmd latency (cycles)
write_latency[60-79]           =         4199   # Write cmd latency (cycles)
write_latency[80-99]           =         5047   # Write cmd latency (cycles)
write_latency[100-119]         =         6081   # Write cmd latency (cycles)
write_latency[120-139]         =         7007   # Write cmd latency (cycles)
write_latency[140-159]         =         8361   # Write cmd latency (cycles)
write_latency[160-179]         =         9581   # Write cmd latency (cycles)
write_latency[180-199]         =        11512   # Write cmd latency (cycles)
write_latency[200-]            =       618667   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       202459   # Read request latency (cycles)
read_latency[40-59]            =       107128   # Read request latency (cycles)
read_latency[60-79]            =       123078   # Read request latency (cycles)
read_latency[80-99]            =        89035   # Read request latency (cycles)
read_latency[100-119]          =        77441   # Read request latency (cycles)
read_latency[120-139]          =        69524   # Read request latency (cycles)
read_latency[140-159]          =        59495   # Read request latency (cycles)
read_latency[160-179]          =        52026   # Read request latency (cycles)
read_latency[180-199]          =        45679   # Read request latency (cycles)
read_latency[200-]             =       636440   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.37572e+09   # Write energy
read_energy                    =  5.89601e+09   # Read energy
act_energy                     =  1.28234e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69603e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71336e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01952e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01726e+09   # Active standby energy rank.1
average_read_latency           =       297.78   # Average read request latency (cycles)
average_interarrival           =      4.67573   # Average request interarrival latency (cycles)
total_energy                   =  2.36364e+10   # Total energy (pJ)
average_power                  =      2363.64   # Average power (mW)
average_bandwidth              =      18.2491   # Average bandwidth
