0 1 1 the
1 2 2 sram
2 3 3 is
3 4 6 internal
4 5 7 chip
5 6 8 select
6 7 9 signal
7 8 10 /
8 9 11 intcs
9 10 5 when
10 11 4 selected
11 12 12 is
12 13 14 &quot;
13 14 15 l
14 15 13 at
15 16 16 &quot;
16 17 17 level
17 18 18 . 2.24469111457
18
0 19 1 the
19 20 2 sram
20 21 3 is
21 22 6 internal
22 23 7 chip
23 24 8 select
24 25 9 signal
25 26 10 /
26 27 11 intcs
27 28 5 when
28 29 4 selected
29 30 12 is
30 31 14 &quot;
31 32 15 l
32 33 16 &quot;
33 34 13 at
34 35 17 level
35 36 18 . 5.01727983682
36
0 37 1 the
37 38 2 sram
38 39 3 is
39 40 6 internal
40 41 7 chip
41 42 8 select
42 43 9 signal
43 44 5 when
44 45 4 selected
45 46 10 /
46 47 11 intcs
47 48 12 is
48 49 14 &quot;
49 50 15 l
50 51 13 at
51 52 16 &quot;
52 53 17 level
53 54 18 . 2.53237318703
54
0 55 1 the
55 56 2 sram
56 57 3 is
57 58 6 internal
58 59 7 chip
59 60 8 select
60 61 9 signal
61 62 5 when
62 63 4 selected
63 64 10 /
64 65 11 intcs
65 66 12 is
66 67 14 &quot;
67 68 15 l
68 69 16 &quot;
69 70 13 at
70 71 17 level
71 72 18 . 5.01727983682
72
0 73 1 the
73 74 2 sram
74 75 3 is
75 76 6 internal
76 77 7 chip
77 78 8 select
78 79 9 signal
79 80 10 /
80 81 11 intcs
81 82 5 when
82 83 4 selected
83 84 12 is
84 85 14 &quot;
85 86 13 at
86 87 15 l
87 88 16 &quot;
88 89 17 level
89 90 18 . 4.32413265625
90
0 91 1 the
91 92 2 sram
92 93 3 is
93 94 6 internal
94 95 7 chip
95 96 8 select
96 97 9 signal
97 98 10 /
98 99 11 intcs
99 100 12 is
100 101 5 when
101 102 4 selected
102 103 14 &quot;
103 104 15 l
104 105 13 at
105 106 16 &quot;
106 107 17 level
107 108 18 . 5.01727983682
108
0 109 1 the
109 110 2 sram
110 111 3 is
111 112 6 internal
112 113 7 chip
113 114 8 select
114 115 9 signal
115 116 5 when
116 117 4 selected
117 118 10 /
118 119 11 intcs
119 120 12 is
120 121 14 &quot;
121 122 13 at
122 123 15 l
123 124 16 &quot;
124 125 17 level
125 126 18 . 5.01727983682
126
0 127 1 the
127 128 2 sram
128 129 3 is
129 130 6 internal
130 131 7 chip
131 132 8 select
132 133 9 signal
133 134 10 /
134 135 11 intcs
135 136 5 when
136 137 4 selected
137 138 12 is
138 139 13 at
139 140 14 &quot;
140 141 15 l
141 142 16 &quot;
142 143 17 level
143 144 18 . 2.71469474382
144
0 145 1 the
145 146 2 sram
146 147 3 is
147 148 6 internal
148 149 7 chip
149 150 8 select
150 151 9 signal
151 152 10 /
152 153 5 when
153 154 4 selected
154 155 11 intcs
155 156 12 is
156 157 13 at
157 158 14 &quot;
158 159 15 l
159 160 16 &quot;
160 161 17 level
161 162 18 . 5.01727983682
162
0 163 1 the
163 164 2 sram
164 165 3 is
165 166 6 internal
166 167 7 chip
167 168 8 select
168 169 9 signal
169 170 10 /
170 171 11 intcs
171 172 5 when
172 173 4 selected
173 174 12 is
174 175 14 &quot;
175 176 15 l
176 177 16 &quot;
177 178 17 level
178 179 13 at
179 180 18 . 2.61938456402
180
0 181 1 the
181 182 2 sram
182 183 3 is
183 184 6 internal
184 185 7 chip
185 186 8 select
186 187 9 signal
187 188 10 /
188 189 11 intcs
189 190 5 when
190 191 4 selected
191 192 14 &quot;
192 193 15 l
193 194 12 is
194 195 13 at
195 196 16 &quot;
196 197 17 level
197 198 18 . 4.32413265625
198
0 199 1 the
199 200 2 sram
200 201 3 is
201 202 6 internal
202 203 7 chip
203 204 8 select
204 205 9 signal
205 206 5 when
206 207 4 selected
207 208 10 /
208 209 11 intcs
209 210 12 is
210 211 13 at
211 212 14 &quot;
212 213 15 l
213 214 16 &quot;
214 215 17 level
215 216 18 . 2.24469111457
216
0 217 1 the
217 218 2 sram
218 219 3 is
219 220 6 internal
220 221 7 chip
221 222 8 select
222 223 9 signal
223 224 10 /
224 225 5 when
225 226 4 selected
226 227 11 intcs
227 228 12 is
228 229 14 &quot;
229 230 15 l
230 231 16 &quot;
231 232 17 level
232 233 13 at
233 234 18 . 4.32413265625
234
0 235 1 the
235 236 2 sram
236 237 3 is
237 238 6 internal
238 239 7 chip
239 240 8 select
240 241 9 signal
241 242 5 when
242 243 4 selected
243 244 10 /
244 245 11 intcs
245 246 14 &quot;
246 247 12 is
247 248 13 at
248 249 15 l
249 250 16 &quot;
250 251 17 level
251 252 18 . 5.01727983682
252
0 253 1 the
253 254 2 sram
254 255 3 is
255 256 6 internal
256 257 7 chip
257 258 8 select
258 259 9 signal
259 260 5 when
260 261 4 selected
261 262 10 /
262 263 11 intcs
263 264 12 is
264 265 14 &quot;
265 266 15 l
266 267 16 &quot;
267 268 17 level
268 269 13 at
269 270 18 . 4.32413265625
270
0 271 1 the
271 272 2 sram
272 273 3 is
273 274 6 internal
274 275 7 chip
275 276 8 select
276 277 9 signal
277 278 5 when
278 279 4 selected
279 280 10 /
280 281 11 intcs
281 282 14 &quot;
282 283 15 l
283 284 12 is
284 285 13 at
285 286 16 &quot;
286 287 17 level
287 288 18 . 5.01727983682
288
0 289 1 the
289 290 2 sram
290 291 3 is
291 292 6 internal
292 293 7 chip
293 294 8 select
294 295 9 signal
295 296 10 /
296 297 11 intcs
297 298 5 when
298 299 4 selected
299 300 12 is
300 301 16 &quot;
301 302 14 &quot;
302 303 15 l
303 304 13 at
304 305 17 level
305 306 18 . 5.01727983682
306
0 307 1 the
307 308 2 sram
308 309 3 is
309 310 6 internal
310 311 7 chip
311 312 8 select
312 313 9 signal
313 314 10 /
314 315 11 intcs
315 316 12 is
316 317 5 when
317 318 4 selected
318 319 13 at
319 320 14 &quot;
320 321 15 l
321 322 16 &quot;
322 323 17 level
323 324 18 . 5.01727983682
324
0 325 1 the
325 326 2 sram
326 327 3 is
327 328 6 internal
328 329 7 chip
329 330 8 select
330 331 9 signal
331 332 10 /
332 333 11 intcs
333 334 12 is
334 335 14 &quot;
335 336 15 l
336 337 13 at
337 338 5 when
338 339 4 selected
339 340 16 &quot;
340 341 17 level
341 342 18 . 2.12690807892
342
0 343 1 the
343 344 2 sram
344 345 3 is
345 346 6 internal
346 347 7 chip
347 348 8 select
348 349 9 signal
349 350 10 /
350 351 11 intcs
351 352 12 is
352 353 14 &quot;
353 354 13 at
354 355 5 when
355 356 4 selected
356 357 15 l
357 358 16 &quot;
358 359 17 level
359 360 18 . 3.40784192438
360
0 361 1 the
361 362 2 sram
362 363 3 is
363 364 6 internal
364 365 7 chip
365 366 8 select
366 367 9 signal
367 368 10 /
368 369 11 intcs
369 370 12 is
370 371 13 at
371 372 5 when
372 373 4 selected
373 374 14 &quot;
374 375 15 l
375 376 16 &quot;
376 377 17 level
377 378 18 . 2.18406649276
378
0 379 1 the
379 380 2 sram
380 381 3 is
381 382 6 internal
382 383 7 chip
383 384 8 select
384 385 9 signal
385 386 5 when
386 387 4 selected
387 388 10 /
388 389 14 &quot;
389 390 15 l
390 391 11 intcs
391 392 12 is
392 393 13 at
393 394 16 &quot;
394 395 17 level
395 396 18 . 5.01727983682
396
0 397 1 the
397 398 2 sram
398 399 3 is
399 400 6 internal
400 401 7 chip
401 402 8 select
402 403 9 signal
403 404 10 /
404 405 11 intcs
405 406 12 is
406 407 14 &quot;
407 408 13 at
408 409 15 l
409 410 5 when
410 411 4 selected
411 412 16 &quot;
412 413 17 level
413 414 18 . 3.91866754815
414
0 415 1 the
415 416 2 sram
416 417 3 is
417 418 6 internal
418 419 7 chip
419 420 5 when
420 421 4 selected
421 422 8 select
422 423 9 signal
423 424 10 /
424 425 11 intcs
425 426 12 is
426 427 14 &quot;
427 428 15 l
428 429 13 at
429 430 16 &quot;
430 431 17 level
431 432 18 . 1.83922600647
432
0 433 1 the
433 434 2 sram
434 435 3 is
435 436 6 internal
436 437 7 chip
437 438 8 select
438 439 5 when
439 440 4 selected
440 441 9 signal
441 442 10 /
442 443 11 intcs
443 444 12 is
444 445 13 at
445 446 14 &quot;
446 447 15 l
447 448 16 &quot;
448 449 17 level
449 450 18 . 5.01727983682
450
