#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 15 19:02:03 2021
# Process ID: 8820
# Current directory: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27108 C:\Users\lucet\semester\21s-hardware-system-design\Project\proj\V1_Quantization\Verilog\mm_mul\mm_mul.xpr
# Log file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/vivado.log
# Journal file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mv_multiplier.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/vv_multiplier.v] -no_script -reset -force -quiet
remove_files  {C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mv_multiplier.v C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/vv_multiplier.v}
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mv_multiplier.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_vv_multiplier.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mv_multiplier.v C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_vv_multiplier.v}
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v w ]
add_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top int32_MAC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v w ]
add_files -fileset sim_1 C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_int32_MAC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_int32_MAC.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_int32_MAC.tcl
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_mm_multiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mm_multiplier [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_mm_multiplier.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top int32_MAC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_int32_MAC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_2
close_sim
launch_simulation
open_wave_config C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/tb_mm_multiplier_behav.wcfg
source tb_int32_MAC.tcl
relaunch_sim
close_sim
close_sim
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v] -no_script -reset -force -quiet
remove_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v
file delete -force C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v
file delete -force C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
