// Seed: 1431091958
module module_0 (
    output wand id_0,
    input  wire id_1,
    output wand id_2,
    output tri  id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wire id_9,
    output uwire id_10,
    output uwire id_11,
    input tri id_12,
    output tri id_13
);
  assign id_1 = id_4 ? id_0 : id_5 ? id_5 : 1'b0;
  module_0(
      id_8, id_4, id_6, id_7
  );
  tri0 id_15 = 1;
  assign id_10 = 1;
  xor (id_7, id_12, id_3, id_4, id_0, id_2, id_5);
endmodule
