# Getting-started-with-FPGA
References to learning materials/tutorials for Digital circuits, HDL, and FPGA development.


## Prerequisites (tools)
- [EDA Playground](https://edaplayground.com/) -- Online HDL Editor/Simulator
- [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html) -- A synthesis and analysis tool for AMD Xilinx FPGAs


# 0. Digital circuits
- [Digital Circuits - Logic Gates](https://www.tutorialspoint.com/digital_circuits/digital_circuits_logic_gates.htm)
- [Digital Combinational Circuits](https://www.tutorialspoint.com/digital_circuits/digital_combinational_circuits.htm)
- [Digital Sequential Circuits](https://www.tutorialspoint.com/digital_circuits/digital_circuits_sequential_circuits.htm)
- [Difference between Combinational and Sequential Circuit Explained](https://unstop.com/blog/difference-between-combinational-and-sequential-circuit)


# 1. Hardware Description Language (HDL)

## 1.1. Verilog HDL
- [Introduction to Verilog](https://www.chipverify.com/verilog/verilog-introduction)
- [How to Write a Basic Verilog Module](https://fpgatutorial.com/how-to-write-a-basic-verilog-module/)
- [Verilog Data Types and Arrays](https://fpgatutorial.com/data-types-and-arrays-in-verilog/)
- [Combinational Logic with assign](https://www.chipverify.com/verilog/verilog-combinational-logic-assign)
- [Sequential Logic with always](https://www.chipverify.com/verilog/verilog-always-sequential-logic)

## 1.2. Verilog RTL Simulation
- [Verilog simulation](https://www.chipverify.com/verilog/verilog-simulation)
- [How to Write a Basic Verilog Testbench](https://fpgatutorial.com/how-to-write-a-basic-verilog-testbench/)


# 2. Field Programmable Gate Array (FPGA) 

## 2.1. FPGA architecture
TBD

## 2.2. FPGA development
TBD

# 3. FPGA Design and Development

## 3.1. Vivado tutorials
- [Vivado Design Suite Tutorial: Logic Simulation (UG937)](https://docs.xilinx.com/r/en-US/ug937-vivado-design-suite-simulation-tutorial/Revision-History)
- WiP


# 4. Use FPGA as Accelerators
## 4.1. Task offloading
- [Fundamentals of FPGA acceleration](https://www.xilinx.com/publications/events/developer-forum/2018-frankfurt/fundamentals-of-fpga-based-acceleration.pdf)

## 4.2. Programming model
- [OpenCL programming model](https://www.xilinx.com/support/documentation/university/Vitis-Workshops/2019_2/vitis_opencl_execution_model.pdf) 

## 4.3. Vitis (AMD Xilinx)
- [Vitis Tutorials](https://github.com/Xilinx/Vitis-Tutorials)

# 5. Develop FPGA with High-level Languages

## 5.1. High-level Language Synthesis (HLS)
- [Vitis HLS](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Introduction-to-Vitis-HLS)
- [Vitis High-Level Synthesis User Guide (UG1399)](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Introduction)

## 5.2. Domain Specific Languages (DSL)
- Chisel (WiP)

# 6. Etc. (Recommended books)
- Computer Organization and Design: The Hardware Software Interface (RISC-V Edition)
  - ISBN-13: 978-0124077263

