Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Tue Jan 22 21:51:57 2019
| Host             : Dell-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : mips_top
| Device           : xc7k325tffg676-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 14.207 |
| Dynamic (W)              | 13.885 |
| Device Static (W)        | 0.322  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 58.2   |
| Junction Temperature (C) | 51.8   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.680 |     2354 |       --- |             --- |
|   LUT as Logic           |     0.428 |     1099 |    203800 |            0.53 |
|   LUT as Distributed RAM |     0.138 |       96 |     64000 |            0.15 |
|   Register               |     0.061 |      818 |    407600 |            0.20 |
|   CARRY4                 |     0.035 |       50 |     50950 |            0.09 |
|   BUFG                   |     0.017 |        3 |        32 |            9.37 |
|   F7/F8 Muxes            |    <0.001 |       63 |    203800 |            0.03 |
|   Others                 |     0.000 |       31 |       --- |             --- |
| Signals                  |     0.737 |     1730 |       --- |             --- |
| Block RAM                |     0.115 |        1 |       445 |            0.22 |
| MMCM                     |     1.805 |        1 |        10 |           10.00 |
| I/O                      |    10.548 |       38 |       400 |            9.50 |
| Static Power             |     0.322 |          |           |                 |
| Total                    |    14.207 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.827 |       1.615 |      0.212 |
| Vccaux    |       1.800 |     1.402 |       1.367 |      0.035 |
| Vcco33    |       3.300 |     2.964 |       2.963 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |
| Vcco15    |       1.500 |     0.010 |       0.009 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.009 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| mips_top                            |    13.885 |
|   BTN_SCAN                          |     0.074 |
|   CLK_DIFF                          |     0.014 |
|   CLK_GEN                           |     1.924 |
|   DISPLAY                           |     0.031 |
|     P2S_LED                         |     0.020 |
|     P2S_SEG                         |    <0.001 |
|   MIPS                              |     0.580 |
|     DATA_RAM                        |     0.115 |
|     INST_ROM                        |     0.037 |
|     MIPS_CORE                       |     0.429 |
|       CONTROLLER                    |     0.005 |
|       DATAPATH                      |     0.424 |
|         ALU                         |    <0.001 |
|         REGFILE                     |     0.210 |
|           regfile_reg_r1_0_31_0_5   |    <0.001 |
|           regfile_reg_r1_0_31_12_17 |    <0.001 |
|           regfile_reg_r1_0_31_18_23 |    <0.001 |
|           regfile_reg_r1_0_31_24_29 |    <0.001 |
|           regfile_reg_r1_0_31_30_31 |    <0.001 |
|           regfile_reg_r1_0_31_6_11  |    <0.001 |
|           regfile_reg_r2_0_31_0_5   |    <0.001 |
|           regfile_reg_r2_0_31_12_17 |    <0.001 |
|           regfile_reg_r2_0_31_18_23 |    <0.001 |
|           regfile_reg_r2_0_31_24_29 |    <0.001 |
|           regfile_reg_r2_0_31_30_31 |    <0.001 |
|           regfile_reg_r2_0_31_6_11  |    <0.001 |
|           regfile_reg_r3_0_31_0_5   |    <0.001 |
|           regfile_reg_r3_0_31_12_17 |    <0.001 |
|           regfile_reg_r3_0_31_18_23 |    <0.001 |
|           regfile_reg_r3_0_31_24_29 |    <0.001 |
|           regfile_reg_r3_0_31_30_31 |    <0.001 |
|           regfile_reg_r3_0_31_6_11  |    <0.001 |
|   VGA                               |     0.101 |
|   VGA_DEBUG                         |     0.544 |
|     FONT_8X16                       |    <0.001 |
|     data_buf_reg_0_3_0_5            |     0.043 |
|     data_buf_reg_0_3_12_17          |     0.037 |
|     data_buf_reg_0_3_18_23          |     0.038 |
|     data_buf_reg_0_3_24_29          |     0.042 |
|     data_buf_reg_0_3_30_31          |     0.013 |
|     data_buf_reg_0_3_6_11           |     0.043 |
+-------------------------------------+-----------+


