
test_stm32l053r8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b7c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002c3c  08002c3c  00003c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cd4  08002cd4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002cd4  08002cd4  00003cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cdc  08002cdc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cdc  08002cdc  00003cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ce0  08002ce0  00003ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ce4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  2000000c  08002cf0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002cf0  000040f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d1c  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c8b  00000000  00000000  0000dd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  0000f9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000069d  00000000  00000000  00010298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013383  00000000  00000000  00010935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bcfa  00000000  00000000  00023cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074391  00000000  00000000  0002f9b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a3d43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d34  00000000  00000000  000a3d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000a5abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c24 	.word	0x08002c24

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002c24 	.word	0x08002c24

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b08b      	sub	sp, #44	@ 0x2c
 8000450:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000452:	2414      	movs	r4, #20
 8000454:	193b      	adds	r3, r7, r4
 8000456:	0018      	movs	r0, r3
 8000458:	2314      	movs	r3, #20
 800045a:	001a      	movs	r2, r3
 800045c:	2100      	movs	r1, #0
 800045e:	f002 fbb5 	bl	8002bcc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000462:	4b26      	ldr	r3, [pc, #152]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000466:	4b25      	ldr	r3, [pc, #148]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000468:	2104      	movs	r1, #4
 800046a:	430a      	orrs	r2, r1
 800046c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800046e:	4b23      	ldr	r3, [pc, #140]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000472:	2204      	movs	r2, #4
 8000474:	4013      	ands	r3, r2
 8000476:	613b      	str	r3, [r7, #16]
 8000478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800047a:	4b20      	ldr	r3, [pc, #128]	@ (80004fc <MX_GPIO_Init+0xb0>)
 800047c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800047e:	4b1f      	ldr	r3, [pc, #124]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000480:	2180      	movs	r1, #128	@ 0x80
 8000482:	430a      	orrs	r2, r1
 8000484:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000486:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800048a:	2280      	movs	r2, #128	@ 0x80
 800048c:	4013      	ands	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b1a      	ldr	r3, [pc, #104]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000496:	4b19      	ldr	r3, [pc, #100]	@ (80004fc <MX_GPIO_Init+0xb0>)
 8000498:	2101      	movs	r1, #1
 800049a:	430a      	orrs	r2, r1
 800049c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800049e:	4b17      	ldr	r3, [pc, #92]	@ (80004fc <MX_GPIO_Init+0xb0>)
 80004a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004a2:	2201      	movs	r2, #1
 80004a4:	4013      	ands	r3, r2
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004aa:	4b14      	ldr	r3, [pc, #80]	@ (80004fc <MX_GPIO_Init+0xb0>)
 80004ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004ae:	4b13      	ldr	r3, [pc, #76]	@ (80004fc <MX_GPIO_Init+0xb0>)
 80004b0:	2102      	movs	r1, #2
 80004b2:	430a      	orrs	r2, r1
 80004b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004b6:	4b11      	ldr	r3, [pc, #68]	@ (80004fc <MX_GPIO_Init+0xb0>)
 80004b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ba:	2202      	movs	r2, #2
 80004bc:	4013      	ands	r3, r2
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004c2:	193b      	adds	r3, r7, r4
 80004c4:	2280      	movs	r2, #128	@ 0x80
 80004c6:	0192      	lsls	r2, r2, #6
 80004c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ca:	193b      	adds	r3, r7, r4
 80004cc:	2288      	movs	r2, #136	@ 0x88
 80004ce:	0352      	lsls	r2, r2, #13
 80004d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	4a09      	ldr	r2, [pc, #36]	@ (8000500 <MX_GPIO_Init+0xb4>)
 80004dc:	0019      	movs	r1, r3
 80004de:	0010      	movs	r0, r2
 80004e0:	f000 fba8 	bl	8000c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2100      	movs	r1, #0
 80004e8:	2007      	movs	r0, #7
 80004ea:	f000 fb71 	bl	8000bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004ee:	2007      	movs	r0, #7
 80004f0:	f000 fb83 	bl	8000bfa <HAL_NVIC_EnableIRQ>

}
 80004f4:	46c0      	nop			@ (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b00b      	add	sp, #44	@ 0x2c
 80004fa:	bd90      	pop	{r4, r7, pc}
 80004fc:	40021000 	.word	0x40021000
 8000500:	50000800 	.word	0x50000800

08000504 <MX_I2S2_Init>:

I2S_HandleTypeDef hi2s2;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000508:	4b10      	ldr	r3, [pc, #64]	@ (800054c <MX_I2S2_Init+0x48>)
 800050a:	4a11      	ldr	r2, [pc, #68]	@ (8000550 <MX_I2S2_Init+0x4c>)
 800050c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800050e:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <MX_I2S2_Init+0x48>)
 8000510:	2280      	movs	r2, #128	@ 0x80
 8000512:	0092      	lsls	r2, r2, #2
 8000514:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000516:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <MX_I2S2_Init+0x48>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800051c:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <MX_I2S2_Init+0x48>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000522:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <MX_I2S2_Init+0x48>)
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000528:	4b08      	ldr	r3, [pc, #32]	@ (800054c <MX_I2S2_Init+0x48>)
 800052a:	22fa      	movs	r2, #250	@ 0xfa
 800052c:	0152      	lsls	r2, r2, #5
 800052e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000530:	4b06      	ldr	r3, [pc, #24]	@ (800054c <MX_I2S2_Init+0x48>)
 8000532:	2200      	movs	r2, #0
 8000534:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000536:	4b05      	ldr	r3, [pc, #20]	@ (800054c <MX_I2S2_Init+0x48>)
 8000538:	0018      	movs	r0, r3
 800053a:	f000 fd0d 	bl	8000f58 <HAL_I2S_Init>
 800053e:	1e03      	subs	r3, r0, #0
 8000540:	d001      	beq.n	8000546 <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8000542:	f000 f92d 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000546:	46c0      	nop			@ (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000028 	.word	0x20000028
 8000550:	40003800 	.word	0x40003800

08000554 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b08b      	sub	sp, #44	@ 0x2c
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	2414      	movs	r4, #20
 800055e:	193b      	adds	r3, r7, r4
 8000560:	0018      	movs	r0, r3
 8000562:	2314      	movs	r3, #20
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f002 fb30 	bl	8002bcc <memset>
  if(i2sHandle->Instance==SPI2)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a28      	ldr	r2, [pc, #160]	@ (8000614 <HAL_I2S_MspInit+0xc0>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d14a      	bne.n	800060c <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000576:	4b28      	ldr	r3, [pc, #160]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 8000578:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800057a:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 800057c:	2180      	movs	r1, #128	@ 0x80
 800057e:	01c9      	lsls	r1, r1, #7
 8000580:	430a      	orrs	r2, r1
 8000582:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 8000586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000588:	4b23      	ldr	r3, [pc, #140]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 800058a:	2104      	movs	r1, #4
 800058c:	430a      	orrs	r2, r1
 800058e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000590:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 8000592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000594:	2204      	movs	r2, #4
 8000596:	4013      	ands	r3, r2
 8000598:	613b      	str	r3, [r7, #16]
 800059a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800059c:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 800059e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 80005a2:	2102      	movs	r1, #2
 80005a4:	430a      	orrs	r2, r1
 80005a6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <HAL_I2S_MspInit+0xc4>)
 80005aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005ac:	2202      	movs	r2, #2
 80005ae:	4013      	ands	r3, r2
 80005b0:	60fb      	str	r3, [r7, #12]
 80005b2:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005b4:	193b      	adds	r3, r7, r4
 80005b6:	2208      	movs	r2, #8
 80005b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ba:	193b      	adds	r3, r7, r4
 80005bc:	2202      	movs	r2, #2
 80005be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	193b      	adds	r3, r7, r4
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	2200      	movs	r2, #0
 80005ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI2;
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	2202      	movs	r2, #2
 80005d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d2:	193b      	adds	r3, r7, r4
 80005d4:	4a11      	ldr	r2, [pc, #68]	@ (800061c <HAL_I2S_MspInit+0xc8>)
 80005d6:	0019      	movs	r1, r3
 80005d8:	0010      	movs	r0, r2
 80005da:	f000 fb2b 	bl	8000c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80005de:	0021      	movs	r1, r4
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	22c0      	movs	r2, #192	@ 0xc0
 80005e4:	0192      	lsls	r2, r2, #6
 80005e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2202      	movs	r2, #2
 80005ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000600:	187b      	adds	r3, r7, r1
 8000602:	4a07      	ldr	r2, [pc, #28]	@ (8000620 <HAL_I2S_MspInit+0xcc>)
 8000604:	0019      	movs	r1, r3
 8000606:	0010      	movs	r0, r2
 8000608:	f000 fb14 	bl	8000c34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800060c:	46c0      	nop			@ (mov r8, r8)
 800060e:	46bd      	mov	sp, r7
 8000610:	b00b      	add	sp, #44	@ 0x2c
 8000612:	bd90      	pop	{r4, r7, pc}
 8000614:	40003800 	.word	0x40003800
 8000618:	40021000 	.word	0x40021000
 800061c:	50000800 	.word	0x50000800
 8000620:	50000400 	.word	0x50000400

08000624 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	0002      	movs	r2, r0
 800062c:	1dbb      	adds	r3, r7, #6
 800062e:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == GPIO_PIN_13) {
 8000630:	1dbb      	adds	r3, r7, #6
 8000632:	881a      	ldrh	r2, [r3, #0]
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	019b      	lsls	r3, r3, #6
 8000638:	429a      	cmp	r2, r3
 800063a:	d10a      	bne.n	8000652 <HAL_GPIO_EXTI_Callback+0x2e>
    SystemClock_Config();
 800063c:	f000 f83e 	bl	80006bc <SystemClock_Config>
    HAL_ResumeTick();
 8000640:	f000 fa0c 	bl	8000a5c <HAL_ResumeTick>
    HAL_UART_Transmit(&huart2, (uint8_t *)"Woke up from Stop Mode\n", 24, HAL_MAX_DELAY);
 8000644:	2301      	movs	r3, #1
 8000646:	425b      	negs	r3, r3
 8000648:	4904      	ldr	r1, [pc, #16]	@ (800065c <HAL_GPIO_EXTI_Callback+0x38>)
 800064a:	4805      	ldr	r0, [pc, #20]	@ (8000660 <HAL_GPIO_EXTI_Callback+0x3c>)
 800064c:	2218      	movs	r2, #24
 800064e:	f001 fd69 	bl	8002124 <HAL_UART_Transmit>
  }
}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	b002      	add	sp, #8
 8000658:	bd80      	pop	{r7, pc}
 800065a:	46c0      	nop			@ (mov r8, r8)
 800065c:	08002c3c 	.word	0x08002c3c
 8000660:	20000064 	.word	0x20000064

08000664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000668:	f000 f97a 	bl	8000960 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066c:	f000 f826 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000670:	f7ff feec 	bl	800044c <MX_GPIO_Init>
  MX_I2S2_Init();
 8000674:	f7ff ff46 	bl	8000504 <MX_I2S2_Init>
  MX_USART2_UART_Init();
 8000678:	f000 f8d4 	bl	8000824 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // GPIO_PinState prev_status = GPIO_PIN_RESET;
  HAL_UART_Transmit(&huart2, (uint8_t *)"Entering Stop Mode\n", 20, HAL_MAX_DELAY);
 800067c:	2301      	movs	r3, #1
 800067e:	425b      	negs	r3, r3
 8000680:	490c      	ldr	r1, [pc, #48]	@ (80006b4 <main+0x50>)
 8000682:	480d      	ldr	r0, [pc, #52]	@ (80006b8 <main+0x54>)
 8000684:	2214      	movs	r2, #20
 8000686:	f001 fd4d 	bl	8002124 <HAL_UART_Transmit>

  HAL_SuspendTick();
 800068a:	f000 f9d9 	bl	8000a40 <HAL_SuspendTick>
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800068e:	2101      	movs	r1, #1
 8000690:	2001      	movs	r0, #1
 8000692:	f000 fd41 	bl	8001118 <HAL_PWR_EnterSTOPMode>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_UART_Transmit(&huart2, (uint8_t *)"Entering Stop Mode\n", 20, HAL_MAX_DELAY);
 8000696:	2301      	movs	r3, #1
 8000698:	425b      	negs	r3, r3
 800069a:	4906      	ldr	r1, [pc, #24]	@ (80006b4 <main+0x50>)
 800069c:	4806      	ldr	r0, [pc, #24]	@ (80006b8 <main+0x54>)
 800069e:	2214      	movs	r2, #20
 80006a0:	f001 fd40 	bl	8002124 <HAL_UART_Transmit>
    HAL_SuspendTick();
 80006a4:	f000 f9cc 	bl	8000a40 <HAL_SuspendTick>
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80006a8:	2101      	movs	r1, #1
 80006aa:	2001      	movs	r0, #1
 80006ac:	f000 fd34 	bl	8001118 <HAL_PWR_EnterSTOPMode>
    HAL_UART_Transmit(&huart2, (uint8_t *)"Entering Stop Mode\n", 20, HAL_MAX_DELAY);
 80006b0:	46c0      	nop			@ (mov r8, r8)
 80006b2:	e7f0      	b.n	8000696 <main+0x32>
 80006b4:	08002c54 	.word	0x08002c54
 80006b8:	20000064 	.word	0x20000064

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b09d      	sub	sp, #116	@ 0x74
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	2438      	movs	r4, #56	@ 0x38
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	0018      	movs	r0, r3
 80006c8:	2338      	movs	r3, #56	@ 0x38
 80006ca:	001a      	movs	r2, r3
 80006cc:	2100      	movs	r1, #0
 80006ce:	f002 fa7d 	bl	8002bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d2:	2324      	movs	r3, #36	@ 0x24
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	0018      	movs	r0, r3
 80006d8:	2314      	movs	r3, #20
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f002 fa75 	bl	8002bcc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e2:	003b      	movs	r3, r7
 80006e4:	0018      	movs	r0, r3
 80006e6:	2324      	movs	r3, #36	@ 0x24
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f002 fa6e 	bl	8002bcc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	4b29      	ldr	r3, [pc, #164]	@ (8000798 <SystemClock_Config+0xdc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a29      	ldr	r2, [pc, #164]	@ (800079c <SystemClock_Config+0xe0>)
 80006f6:	401a      	ands	r2, r3
 80006f8:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <SystemClock_Config+0xdc>)
 80006fa:	2180      	movs	r1, #128	@ 0x80
 80006fc:	0109      	lsls	r1, r1, #4
 80006fe:	430a      	orrs	r2, r1
 8000700:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000702:	0021      	movs	r1, r4
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2201      	movs	r2, #1
 8000708:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	0252      	lsls	r2, r2, #9
 8000710:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2202      	movs	r2, #2
 8000716:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2280      	movs	r2, #128	@ 0x80
 800071c:	0252      	lsls	r2, r2, #9
 800071e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8000720:	187b      	adds	r3, r7, r1
 8000722:	22c0      	movs	r2, #192	@ 0xc0
 8000724:	0312      	lsls	r2, r2, #12
 8000726:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2280      	movs	r2, #128	@ 0x80
 800072c:	03d2      	lsls	r2, r2, #15
 800072e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000730:	187b      	adds	r3, r7, r1
 8000732:	0018      	movs	r0, r3
 8000734:	f000 fd4c 	bl	80011d0 <HAL_RCC_OscConfig>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800073c:	f000 f830 	bl	80007a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	2124      	movs	r1, #36	@ 0x24
 8000742:	187b      	adds	r3, r7, r1
 8000744:	220f      	movs	r2, #15
 8000746:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2203      	movs	r2, #3
 800074c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2101      	movs	r1, #1
 8000764:	0018      	movs	r0, r3
 8000766:	f001 f8f7 	bl	8001958 <HAL_RCC_ClockConfig>
 800076a:	1e03      	subs	r3, r0, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800076e:	f000 f817 	bl	80007a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000772:	003b      	movs	r3, r7
 8000774:	2202      	movs	r2, #2
 8000776:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000778:	003b      	movs	r3, r7
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800077e:	003b      	movs	r3, r7
 8000780:	0018      	movs	r0, r3
 8000782:	f001 faed 	bl	8001d60 <HAL_RCCEx_PeriphCLKConfig>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800078a:	f000 f809 	bl	80007a0 <Error_Handler>
  }
}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b01d      	add	sp, #116	@ 0x74
 8000794:	bd90      	pop	{r4, r7, pc}
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	40007000 	.word	0x40007000
 800079c:	ffffe7ff 	.word	0xffffe7ff

080007a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a4:	b672      	cpsid	i
}
 80007a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80007a8:	46c0      	nop			@ (mov r8, r8)
 80007aa:	e7fd      	b.n	80007a8 <Error_Handler+0x8>

080007ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b0:	4b07      	ldr	r3, [pc, #28]	@ (80007d0 <HAL_MspInit+0x24>)
 80007b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <HAL_MspInit+0x24>)
 80007b6:	2101      	movs	r1, #1
 80007b8:	430a      	orrs	r2, r1
 80007ba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007bc:	4b04      	ldr	r3, [pc, #16]	@ (80007d0 <HAL_MspInit+0x24>)
 80007be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007c0:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <HAL_MspInit+0x24>)
 80007c2:	2180      	movs	r1, #128	@ 0x80
 80007c4:	0549      	lsls	r1, r1, #21
 80007c6:	430a      	orrs	r2, r1
 80007c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40021000 	.word	0x40021000

080007d4 <NMI_Handler>:
/*           Cortex-M0+ Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	e7fd      	b.n	80007d8 <NMI_Handler+0x4>

080007dc <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1) {
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	e7fd      	b.n	80007e0 <HardFault_Handler+0x4>

080007e4 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007e8:	46c0      	nop			@ (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80007ee:	b580      	push	{r7, lr}
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007fc:	f000 f904 	bl	8000a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <EXTI4_15_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI line 4 to 15 interrupts.
 */
void EXTI4_15_IRQHandler(void) {
 8000806:	b580      	push	{r7, lr}
 8000808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800080a:	2380      	movs	r3, #128	@ 0x80
 800080c:	019b      	lsls	r3, r3, #6
 800080e:	0018      	movs	r0, r3
 8000810:	f000 fb86 	bl	8000f20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000814:	46c0      	nop			@ (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800081e:	46c0      	nop			@ (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000828:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MX_USART2_UART_Init+0x58>)
 800082a:	4a15      	ldr	r2, [pc, #84]	@ (8000880 <MX_USART2_UART_Init+0x5c>)
 800082c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082e:	4b13      	ldr	r3, [pc, #76]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000830:	22e1      	movs	r2, #225	@ 0xe1
 8000832:	0252      	lsls	r2, r2, #9
 8000834:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <MX_USART2_UART_Init+0x58>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_USART2_UART_Init+0x58>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <MX_USART2_UART_Init+0x58>)
 800085c:	2200      	movs	r2, #0
 800085e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000862:	2200      	movs	r2, #0
 8000864:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000866:	4b05      	ldr	r3, [pc, #20]	@ (800087c <MX_USART2_UART_Init+0x58>)
 8000868:	0018      	movs	r0, r3
 800086a:	f001 fc07 	bl	800207c <HAL_UART_Init>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000872:	f7ff ff95 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000064 	.word	0x20000064
 8000880:	40004400 	.word	0x40004400

08000884 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b089      	sub	sp, #36	@ 0x24
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088c:	240c      	movs	r4, #12
 800088e:	193b      	adds	r3, r7, r4
 8000890:	0018      	movs	r0, r3
 8000892:	2314      	movs	r3, #20
 8000894:	001a      	movs	r2, r3
 8000896:	2100      	movs	r1, #0
 8000898:	f002 f998 	bl	8002bcc <memset>
  if(uartHandle->Instance==USART2)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a18      	ldr	r2, [pc, #96]	@ (8000904 <HAL_UART_MspInit+0x80>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d129      	bne.n	80008fa <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008a6:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008aa:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008ac:	2180      	movs	r1, #128	@ 0x80
 80008ae:	0289      	lsls	r1, r1, #10
 80008b0:	430a      	orrs	r2, r1
 80008b2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008b8:	4b13      	ldr	r3, [pc, #76]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008ba:	2101      	movs	r1, #1
 80008bc:	430a      	orrs	r2, r1
 80008be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c4:	2201      	movs	r2, #1
 80008c6:	4013      	ands	r3, r2
 80008c8:	60bb      	str	r3, [r7, #8]
 80008ca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008cc:	0021      	movs	r1, r4
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	220c      	movs	r2, #12
 80008d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2202      	movs	r2, #2
 80008d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2203      	movs	r2, #3
 80008e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2204      	movs	r2, #4
 80008ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	187a      	adds	r2, r7, r1
 80008ee:	23a0      	movs	r3, #160	@ 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	0011      	movs	r1, r2
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 f99d 	bl	8000c34 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b009      	add	sp, #36	@ 0x24
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	40004400 	.word	0x40004400
 8000908:	40021000 	.word	0x40021000

0800090c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 800090c:	480d      	ldr	r0, [pc, #52]	@ (8000944 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800090e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000910:	f7ff ff83 	bl	800081a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000914:	480c      	ldr	r0, [pc, #48]	@ (8000948 <LoopForever+0x6>)
  ldr r1, =_edata
 8000916:	490d      	ldr	r1, [pc, #52]	@ (800094c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000918:	4a0d      	ldr	r2, [pc, #52]	@ (8000950 <LoopForever+0xe>)
  movs r3, #0
 800091a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800091c:	e002      	b.n	8000924 <LoopCopyDataInit>

0800091e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800091e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000922:	3304      	adds	r3, #4

08000924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000928:	d3f9      	bcc.n	800091e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800092a:	4a0a      	ldr	r2, [pc, #40]	@ (8000954 <LoopForever+0x12>)
  ldr r4, =_ebss
 800092c:	4c0a      	ldr	r4, [pc, #40]	@ (8000958 <LoopForever+0x16>)
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000930:	e001      	b.n	8000936 <LoopFillZerobss>

08000932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000934:	3204      	adds	r2, #4

08000936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000938:	d3fb      	bcc.n	8000932 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800093a:	f002 f94f 	bl	8002bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800093e:	f7ff fe91 	bl	8000664 <main>

08000942 <LoopForever>:

LoopForever:
    b LoopForever
 8000942:	e7fe      	b.n	8000942 <LoopForever>
  ldr   r0, =_estack
 8000944:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800094c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000950:	08002ce4 	.word	0x08002ce4
  ldr r2, =_sbss
 8000954:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000958:	200000f0 	.word	0x200000f0

0800095c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800095c:	e7fe      	b.n	800095c <ADC1_COMP_IRQHandler>
	...

08000960 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	2200      	movs	r2, #0
 800096a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800096c:	4b0b      	ldr	r3, [pc, #44]	@ (800099c <HAL_Init+0x3c>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <HAL_Init+0x3c>)
 8000972:	2140      	movs	r1, #64	@ 0x40
 8000974:	430a      	orrs	r2, r1
 8000976:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000978:	2003      	movs	r0, #3
 800097a:	f000 f811 	bl	80009a0 <HAL_InitTick>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d003      	beq.n	800098a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
 8000988:	e001      	b.n	800098e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800098a:	f7ff ff0f 	bl	80007ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
}
 8000992:	0018      	movs	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	b002      	add	sp, #8
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			@ (mov r8, r8)
 800099c:	40022000 	.word	0x40022000

080009a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <HAL_InitTick+0x5c>)
 80009aa:	681c      	ldr	r4, [r3, #0]
 80009ac:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <HAL_InitTick+0x60>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	0019      	movs	r1, r3
 80009b2:	23fa      	movs	r3, #250	@ 0xfa
 80009b4:	0098      	lsls	r0, r3, #2
 80009b6:	f7ff fba7 	bl	8000108 <__udivsi3>
 80009ba:	0003      	movs	r3, r0
 80009bc:	0019      	movs	r1, r3
 80009be:	0020      	movs	r0, r4
 80009c0:	f7ff fba2 	bl	8000108 <__udivsi3>
 80009c4:	0003      	movs	r3, r0
 80009c6:	0018      	movs	r0, r3
 80009c8:	f000 f927 	bl	8000c1a <HAL_SYSTICK_Config>
 80009cc:	1e03      	subs	r3, r0, #0
 80009ce:	d001      	beq.n	80009d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	e00f      	b.n	80009f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b03      	cmp	r3, #3
 80009d8:	d80b      	bhi.n	80009f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009da:	6879      	ldr	r1, [r7, #4]
 80009dc:	2301      	movs	r3, #1
 80009de:	425b      	negs	r3, r3
 80009e0:	2200      	movs	r2, #0
 80009e2:	0018      	movs	r0, r3
 80009e4:	f000 f8f4 	bl	8000bd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <HAL_InitTick+0x64>)
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009ee:	2300      	movs	r3, #0
 80009f0:	e000      	b.n	80009f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009f2:	2301      	movs	r3, #1
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b003      	add	sp, #12
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	20000000 	.word	0x20000000
 8000a00:	20000008 	.word	0x20000008
 8000a04:	20000004 	.word	0x20000004

08000a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <HAL_IncTick+0x1c>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	001a      	movs	r2, r3
 8000a12:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <HAL_IncTick+0x20>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	18d2      	adds	r2, r2, r3
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <HAL_IncTick+0x20>)
 8000a1a:	601a      	str	r2, [r3, #0]
}
 8000a1c:	46c0      	nop			@ (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	20000008 	.word	0x20000008
 8000a28:	200000ec 	.word	0x200000ec

08000a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a30:	4b02      	ldr	r3, [pc, #8]	@ (8000a3c <HAL_GetTick+0x10>)
 8000a32:	681b      	ldr	r3, [r3, #0]
}
 8000a34:	0018      	movs	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	200000ec 	.word	0x200000ec

08000a40 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000a44:	4b04      	ldr	r3, [pc, #16]	@ (8000a58 <HAL_SuspendTick+0x18>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	4b03      	ldr	r3, [pc, #12]	@ (8000a58 <HAL_SuspendTick+0x18>)
 8000a4a:	2102      	movs	r1, #2
 8000a4c:	438a      	bics	r2, r1
 8000a4e:	601a      	str	r2, [r3, #0]
}
 8000a50:	46c0      	nop			@ (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			@ (mov r8, r8)
 8000a58:	e000e010 	.word	0xe000e010

08000a5c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000a60:	4b04      	ldr	r3, [pc, #16]	@ (8000a74 <HAL_ResumeTick+0x18>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b03      	ldr	r3, [pc, #12]	@ (8000a74 <HAL_ResumeTick+0x18>)
 8000a66:	2102      	movs	r1, #2
 8000a68:	430a      	orrs	r2, r1
 8000a6a:	601a      	str	r2, [r3, #0]
}
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	e000e010 	.word	0xe000e010

08000a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	0002      	movs	r2, r0
 8000a80:	1dfb      	adds	r3, r7, #7
 8000a82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a8a:	d809      	bhi.n	8000aa0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a8c:	1dfb      	adds	r3, r7, #7
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	001a      	movs	r2, r3
 8000a92:	231f      	movs	r3, #31
 8000a94:	401a      	ands	r2, r3
 8000a96:	4b04      	ldr	r3, [pc, #16]	@ (8000aa8 <__NVIC_EnableIRQ+0x30>)
 8000a98:	2101      	movs	r1, #1
 8000a9a:	4091      	lsls	r1, r2
 8000a9c:	000a      	movs	r2, r1
 8000a9e:	601a      	str	r2, [r3, #0]
  }
}
 8000aa0:	46c0      	nop			@ (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b002      	add	sp, #8
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	e000e100 	.word	0xe000e100

08000aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aac:	b590      	push	{r4, r7, lr}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	0002      	movs	r2, r0
 8000ab4:	6039      	str	r1, [r7, #0]
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ac0:	d828      	bhi.n	8000b14 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8000b80 <__NVIC_SetPriority+0xd4>)
 8000ac4:	1dfb      	adds	r3, r7, #7
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b25b      	sxtb	r3, r3
 8000aca:	089b      	lsrs	r3, r3, #2
 8000acc:	33c0      	adds	r3, #192	@ 0xc0
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	589b      	ldr	r3, [r3, r2]
 8000ad2:	1dfa      	adds	r2, r7, #7
 8000ad4:	7812      	ldrb	r2, [r2, #0]
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	2203      	movs	r2, #3
 8000ada:	400a      	ands	r2, r1
 8000adc:	00d2      	lsls	r2, r2, #3
 8000ade:	21ff      	movs	r1, #255	@ 0xff
 8000ae0:	4091      	lsls	r1, r2
 8000ae2:	000a      	movs	r2, r1
 8000ae4:	43d2      	mvns	r2, r2
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	019b      	lsls	r3, r3, #6
 8000aee:	22ff      	movs	r2, #255	@ 0xff
 8000af0:	401a      	ands	r2, r3
 8000af2:	1dfb      	adds	r3, r7, #7
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	0018      	movs	r0, r3
 8000af8:	2303      	movs	r3, #3
 8000afa:	4003      	ands	r3, r0
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b00:	481f      	ldr	r0, [pc, #124]	@ (8000b80 <__NVIC_SetPriority+0xd4>)
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b25b      	sxtb	r3, r3
 8000b08:	089b      	lsrs	r3, r3, #2
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	33c0      	adds	r3, #192	@ 0xc0
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b12:	e031      	b.n	8000b78 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b14:	4a1b      	ldr	r2, [pc, #108]	@ (8000b84 <__NVIC_SetPriority+0xd8>)
 8000b16:	1dfb      	adds	r3, r7, #7
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	0019      	movs	r1, r3
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	400b      	ands	r3, r1
 8000b20:	3b08      	subs	r3, #8
 8000b22:	089b      	lsrs	r3, r3, #2
 8000b24:	3306      	adds	r3, #6
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	18d3      	adds	r3, r2, r3
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	1dfa      	adds	r2, r7, #7
 8000b30:	7812      	ldrb	r2, [r2, #0]
 8000b32:	0011      	movs	r1, r2
 8000b34:	2203      	movs	r2, #3
 8000b36:	400a      	ands	r2, r1
 8000b38:	00d2      	lsls	r2, r2, #3
 8000b3a:	21ff      	movs	r1, #255	@ 0xff
 8000b3c:	4091      	lsls	r1, r2
 8000b3e:	000a      	movs	r2, r1
 8000b40:	43d2      	mvns	r2, r2
 8000b42:	401a      	ands	r2, r3
 8000b44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	019b      	lsls	r3, r3, #6
 8000b4a:	22ff      	movs	r2, #255	@ 0xff
 8000b4c:	401a      	ands	r2, r3
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	0018      	movs	r0, r3
 8000b54:	2303      	movs	r3, #3
 8000b56:	4003      	ands	r3, r0
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5c:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <__NVIC_SetPriority+0xd8>)
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	001c      	movs	r4, r3
 8000b64:	230f      	movs	r3, #15
 8000b66:	4023      	ands	r3, r4
 8000b68:	3b08      	subs	r3, #8
 8000b6a:	089b      	lsrs	r3, r3, #2
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	3306      	adds	r3, #6
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	18c3      	adds	r3, r0, r3
 8000b74:	3304      	adds	r3, #4
 8000b76:	601a      	str	r2, [r3, #0]
}
 8000b78:	46c0      	nop			@ (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b003      	add	sp, #12
 8000b7e:	bd90      	pop	{r4, r7, pc}
 8000b80:	e000e100 	.word	0xe000e100
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	1e5a      	subs	r2, r3, #1
 8000b94:	2380      	movs	r3, #128	@ 0x80
 8000b96:	045b      	lsls	r3, r3, #17
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d301      	bcc.n	8000ba0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	e010      	b.n	8000bc2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <SysTick_Config+0x44>)
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ba8:	2301      	movs	r3, #1
 8000baa:	425b      	negs	r3, r3
 8000bac:	2103      	movs	r1, #3
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f7ff ff7c 	bl	8000aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <SysTick_Config+0x44>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bba:	4b04      	ldr	r3, [pc, #16]	@ (8000bcc <SysTick_Config+0x44>)
 8000bbc:	2207      	movs	r2, #7
 8000bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	e000e010 	.word	0xe000e010

08000bd0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	210f      	movs	r1, #15
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	1c02      	adds	r2, r0, #0
 8000be0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	187b      	adds	r3, r7, r1
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	b25b      	sxtb	r3, r3
 8000bea:	0011      	movs	r1, r2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f7ff ff5d 	bl	8000aac <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b004      	add	sp, #16
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	0002      	movs	r2, r0
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	b25b      	sxtb	r3, r3
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f7ff ff33 	bl	8000a78 <__NVIC_EnableIRQ>
}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b002      	add	sp, #8
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b082      	sub	sp, #8
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff ffaf 	bl	8000b88 <SysTick_Config>
 8000c2a:	0003      	movs	r3, r0
}
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b002      	add	sp, #8
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c4a:	e14f      	b.n	8000eec <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2101      	movs	r1, #1
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	4091      	lsls	r1, r2
 8000c56:	000a      	movs	r2, r1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d100      	bne.n	8000c64 <HAL_GPIO_Init+0x30>
 8000c62:	e140      	b.n	8000ee6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	2203      	movs	r2, #3
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d005      	beq.n	8000c7c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2203      	movs	r2, #3
 8000c76:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d130      	bne.n	8000cde <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2203      	movs	r2, #3
 8000c88:	409a      	lsls	r2, r3
 8000c8a:	0013      	movs	r3, r2
 8000c8c:	43da      	mvns	r2, r3
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	4013      	ands	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	409a      	lsls	r2, r3
 8000c9e:	0013      	movs	r3, r2
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	693a      	ldr	r2, [r7, #16]
 8000caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	091b      	lsrs	r3, r3, #4
 8000cc8:	2201      	movs	r2, #1
 8000cca:	401a      	ands	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d017      	beq.n	8000d1a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	409a      	lsls	r2, r3
 8000cf8:	0013      	movs	r3, r2
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	4013      	ands	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	689a      	ldr	r2, [r3, #8]
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	409a      	lsls	r2, r3
 8000d0c:	0013      	movs	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2203      	movs	r2, #3
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d123      	bne.n	8000d6e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	08da      	lsrs	r2, r3, #3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	3208      	adds	r2, #8
 8000d2e:	0092      	lsls	r2, r2, #2
 8000d30:	58d3      	ldr	r3, [r2, r3]
 8000d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	2207      	movs	r2, #7
 8000d38:	4013      	ands	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	691a      	ldr	r2, [r3, #16]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	2107      	movs	r1, #7
 8000d52:	400b      	ands	r3, r1
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	08da      	lsrs	r2, r3, #3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3208      	adds	r2, #8
 8000d68:	0092      	lsls	r2, r2, #2
 8000d6a:	6939      	ldr	r1, [r7, #16]
 8000d6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	2203      	movs	r2, #3
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	23c0      	movs	r3, #192	@ 0xc0
 8000da8:	029b      	lsls	r3, r3, #10
 8000daa:	4013      	ands	r3, r2
 8000dac:	d100      	bne.n	8000db0 <HAL_GPIO_Init+0x17c>
 8000dae:	e09a      	b.n	8000ee6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db0:	4b54      	ldr	r3, [pc, #336]	@ (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000db2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000db4:	4b53      	ldr	r3, [pc, #332]	@ (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	430a      	orrs	r2, r1
 8000dba:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dbc:	4a52      	ldr	r2, [pc, #328]	@ (8000f08 <HAL_GPIO_Init+0x2d4>)
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	089b      	lsrs	r3, r3, #2
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	589b      	ldr	r3, [r3, r2]
 8000dc8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	220f      	movs	r2, #15
 8000dd4:	409a      	lsls	r2, r3
 8000dd6:	0013      	movs	r3, r2
 8000dd8:	43da      	mvns	r2, r3
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	23a0      	movs	r3, #160	@ 0xa0
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d019      	beq.n	8000e1e <HAL_GPIO_Init+0x1ea>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a47      	ldr	r2, [pc, #284]	@ (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d013      	beq.n	8000e1a <HAL_GPIO_Init+0x1e6>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a46      	ldr	r2, [pc, #280]	@ (8000f10 <HAL_GPIO_Init+0x2dc>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d00d      	beq.n	8000e16 <HAL_GPIO_Init+0x1e2>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a45      	ldr	r2, [pc, #276]	@ (8000f14 <HAL_GPIO_Init+0x2e0>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d007      	beq.n	8000e12 <HAL_GPIO_Init+0x1de>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a44      	ldr	r2, [pc, #272]	@ (8000f18 <HAL_GPIO_Init+0x2e4>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d101      	bne.n	8000e0e <HAL_GPIO_Init+0x1da>
 8000e0a:	2305      	movs	r3, #5
 8000e0c:	e008      	b.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000e0e:	2306      	movs	r3, #6
 8000e10:	e006      	b.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000e12:	2303      	movs	r3, #3
 8000e14:	e004      	b.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000e16:	2302      	movs	r3, #2
 8000e18:	e002      	b.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e000      	b.n	8000e20 <HAL_GPIO_Init+0x1ec>
 8000e1e:	2300      	movs	r3, #0
 8000e20:	697a      	ldr	r2, [r7, #20]
 8000e22:	2103      	movs	r1, #3
 8000e24:	400a      	ands	r2, r1
 8000e26:	0092      	lsls	r2, r2, #2
 8000e28:	4093      	lsls	r3, r2
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e30:	4935      	ldr	r1, [pc, #212]	@ (8000f08 <HAL_GPIO_Init+0x2d4>)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	089b      	lsrs	r3, r3, #2
 8000e36:	3302      	adds	r3, #2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e3e:	4b37      	ldr	r3, [pc, #220]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	43da      	mvns	r2, r3
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	2380      	movs	r3, #128	@ 0x80
 8000e54:	035b      	lsls	r3, r3, #13
 8000e56:	4013      	ands	r3, r2
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e62:	4b2e      	ldr	r3, [pc, #184]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e68:	4b2c      	ldr	r3, [pc, #176]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	43da      	mvns	r2, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	2380      	movs	r3, #128	@ 0x80
 8000e7e:	039b      	lsls	r3, r3, #14
 8000e80:	4013      	ands	r3, r2
 8000e82:	d003      	beq.n	8000e8c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e8c:	4b23      	ldr	r3, [pc, #140]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000e92:	4b22      	ldr	r3, [pc, #136]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	2380      	movs	r3, #128	@ 0x80
 8000ea8:	029b      	lsls	r3, r3, #10
 8000eaa:	4013      	ands	r3, r2
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000eb6:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ebc:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	43da      	mvns	r2, r3
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	2380      	movs	r3, #128	@ 0x80
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d003      	beq.n	8000ee0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <HAL_GPIO_Init+0x2e8>)
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	40da      	lsrs	r2, r3
 8000ef4:	1e13      	subs	r3, r2, #0
 8000ef6:	d000      	beq.n	8000efa <HAL_GPIO_Init+0x2c6>
 8000ef8:	e6a8      	b.n	8000c4c <HAL_GPIO_Init+0x18>
  }
}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	46c0      	nop			@ (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b006      	add	sp, #24
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40010000 	.word	0x40010000
 8000f0c:	50000400 	.word	0x50000400
 8000f10:	50000800 	.word	0x50000800
 8000f14:	50000c00 	.word	0x50000c00
 8000f18:	50001c00 	.word	0x50001c00
 8000f1c:	40010400 	.word	0x40010400

08000f20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	0002      	movs	r2, r0
 8000f28:	1dbb      	adds	r3, r7, #6
 8000f2a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000f2c:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	1dba      	adds	r2, r7, #6
 8000f32:	8812      	ldrh	r2, [r2, #0]
 8000f34:	4013      	ands	r3, r2
 8000f36:	d008      	beq.n	8000f4a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000f3a:	1dba      	adds	r2, r7, #6
 8000f3c:	8812      	ldrh	r2, [r2, #0]
 8000f3e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f40:	1dbb      	adds	r3, r7, #6
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	0018      	movs	r0, r3
 8000f46:	f7ff fb6d 	bl	8000624 <HAL_GPIO_EXTI_Callback>
  }
}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b002      	add	sp, #8
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	46c0      	nop			@ (mov r8, r8)
 8000f54:	40010400 	.word	0x40010400

08000f58 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d101      	bne.n	8000f6a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e0d0      	b.n	800110c <HAL_I2S_Init+0x1b4>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2235      	movs	r2, #53	@ 0x35
 8000f6e:	5c9b      	ldrb	r3, [r3, r2]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d107      	bne.n	8000f86 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2234      	movs	r2, #52	@ 0x34
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff fae7 	bl	8000554 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2235      	movs	r2, #53	@ 0x35
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	69da      	ldr	r2, [r3, #28]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	495e      	ldr	r1, [pc, #376]	@ (8001114 <HAL_I2S_Init+0x1bc>)
 8000f9a:	400a      	ands	r2, r1
 8000f9c:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2202      	movs	r2, #2
 8000fa4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d073      	beq.n	8001096 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d102      	bne.n	8000fbc <HAL_I2S_Init+0x64>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	e001      	b.n	8000fc0 <HAL_I2S_Init+0x68>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8000fbc:	2320      	movs	r3, #32
 8000fbe:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	2b20      	cmp	r3, #32
 8000fc6:	d802      	bhi.n	8000fce <HAL_I2S_Init+0x76>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8000fce:	f000 fe0b 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 8000fd2:	0003      	movs	r3, r0
 8000fd4:	60fb      	str	r3, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691a      	ldr	r2, [r3, #16]
 8000fda:	2380      	movs	r3, #128	@ 0x80
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d131      	bne.n	8001046 <HAL_I2S_Init+0xee>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d016      	beq.n	8001018 <HAL_I2S_Init+0xc0>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	0019      	movs	r1, r3
 8000ff0:	68f8      	ldr	r0, [r7, #12]
 8000ff2:	f7ff f889 	bl	8000108 <__udivsi3>
 8000ff6:	0003      	movs	r3, r0
 8000ff8:	001a      	movs	r2, r3
 8000ffa:	0013      	movs	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	189b      	adds	r3, r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	001a      	movs	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	0019      	movs	r1, r3
 800100a:	0010      	movs	r0, r2
 800100c:	f7ff f87c 	bl	8000108 <__udivsi3>
 8001010:	0003      	movs	r3, r0
 8001012:	3305      	adds	r3, #5
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	e02a      	b.n	800106e <HAL_I2S_Init+0x116>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	0019      	movs	r1, r3
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f7ff f872 	bl	8000108 <__udivsi3>
 8001024:	0003      	movs	r3, r0
 8001026:	001a      	movs	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	189b      	adds	r3, r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	001a      	movs	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	0019      	movs	r1, r3
 8001038:	0010      	movs	r0, r2
 800103a:	f7ff f865 	bl	8000108 <__udivsi3>
 800103e:	0003      	movs	r3, r0
 8001040:	3305      	adds	r3, #5
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	e013      	b.n	800106e <HAL_I2S_Init+0x116>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001046:	6979      	ldr	r1, [r7, #20]
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff f85d 	bl	8000108 <__udivsi3>
 800104e:	0003      	movs	r3, r0
 8001050:	001a      	movs	r2, r3
 8001052:	0013      	movs	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	189b      	adds	r3, r3, r2
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	001a      	movs	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	0019      	movs	r1, r3
 8001062:	0010      	movs	r0, r2
 8001064:	f7ff f850 	bl	8000108 <__udivsi3>
 8001068:	0003      	movs	r3, r0
 800106a:	3305      	adds	r3, #5
 800106c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	210a      	movs	r1, #10
 8001072:	0018      	movs	r0, r3
 8001074:	f7ff f848 	bl	8000108 <__udivsi3>
 8001078:	0003      	movs	r3, r0
 800107a:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	2201      	movs	r2, #1
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	085b      	lsrs	r3, r3, #1
 800108c:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	021b      	lsls	r3, r3, #8
 8001092:	61bb      	str	r3, [r7, #24]
 8001094:	e003      	b.n	800109e <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001096:	2302      	movs	r3, #2
 8001098:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d902      	bls.n	80010aa <HAL_I2S_Init+0x152>
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	2bff      	cmp	r3, #255	@ 0xff
 80010a8:	d907      	bls.n	80010ba <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010ae:	2210      	movs	r2, #16
 80010b0:	431a      	orrs	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e028      	b.n	800110c <HAL_I2S_Init+0x1b4>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	431a      	orrs	r2, r3
 80010c2:	0011      	movs	r1, r2
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	69fa      	ldr	r2, [r7, #28]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	69db      	ldr	r3, [r3, #28]
 80010d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001114 <HAL_I2S_Init+0x1bc>)
 80010d6:	401a      	ands	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6859      	ldr	r1, [r3, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	4319      	orrs	r1, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	4319      	orrs	r1, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	430b      	orrs	r3, r1
 80010ee:	431a      	orrs	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2180      	movs	r1, #128	@ 0x80
 80010f6:	0109      	lsls	r1, r1, #4
 80010f8:	430a      	orrs	r2, r1
 80010fa:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2235      	movs	r2, #53	@ 0x35
 8001106:	2101      	movs	r1, #1
 8001108:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800110a:	2300      	movs	r3, #0
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	b008      	add	sp, #32
 8001112:	bd80      	pop	{r7, pc}
 8001114:	fffff040 	.word	0xfffff040

08001118 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	000a      	movs	r2, r1
 8001122:	1cfb      	adds	r3, r7, #3
 8001124:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800112a:	4b25      	ldr	r3, [pc, #148]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	4013      	ands	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8001136:	4b23      	ldr	r3, [pc, #140]	@ (80011c4 <HAL_PWR_EnterSTOPMode+0xac>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d008      	beq.n	8001158 <HAL_PWR_EnterSTOPMode+0x40>
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d005      	beq.n	8001158 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 800114c:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001152:	491d      	ldr	r1, [pc, #116]	@ (80011c8 <HAL_PWR_EnterSTOPMode+0xb0>)
 8001154:	400a      	ands	r2, r1
 8001156:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	2203      	movs	r2, #3
 8001162:	4393      	bics	r3, r2
 8001164:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4313      	orrs	r3, r2
 800116c:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8001176:	691a      	ldr	r2, [r3, #16]
 8001178:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_PWR_EnterSTOPMode+0xb4>)
 800117a:	2104      	movs	r1, #4
 800117c:	430a      	orrs	r2, r1
 800117e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001180:	1cfb      	adds	r3, r7, #3
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d101      	bne.n	800118c <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001188:	bf30      	wfi
 800118a:	e002      	b.n	8001192 <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800118c:	bf40      	sev
    __WFE();
 800118e:	bf20      	wfe
    __WFE();
 8001190:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001192:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8001194:	691a      	ldr	r2, [r3, #16]
 8001196:	4b0d      	ldr	r3, [pc, #52]	@ (80011cc <HAL_PWR_EnterSTOPMode+0xb4>)
 8001198:	2104      	movs	r1, #4
 800119a:	438a      	bics	r2, r1
 800119c:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d009      	beq.n	80011b8 <HAL_PWR_EnterSTOPMode+0xa0>
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d006      	beq.n	80011b8 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80011aa:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b04      	ldr	r3, [pc, #16]	@ (80011c0 <HAL_PWR_EnterSTOPMode+0xa8>)
 80011b0:	2180      	movs	r1, #128	@ 0x80
 80011b2:	0089      	lsls	r1, r1, #2
 80011b4:	430a      	orrs	r2, r1
 80011b6:	601a      	str	r2, [r3, #0]
  }
}
 80011b8:	46c0      	nop			@ (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b006      	add	sp, #24
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40007000 	.word	0x40007000
 80011c4:	40010000 	.word	0x40010000
 80011c8:	fffffdff 	.word	0xfffffdff
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d0:	b5b0      	push	{r4, r5, r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d102      	bne.n	80011e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	f000 fbaf 	bl	8001942 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011e4:	4bcf      	ldr	r3, [pc, #828]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	220c      	movs	r2, #12
 80011ea:	4013      	ands	r3, r2
 80011ec:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011ee:	4bcd      	ldr	r3, [pc, #820]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	2380      	movs	r3, #128	@ 0x80
 80011f4:	025b      	lsls	r3, r3, #9
 80011f6:	4013      	ands	r3, r2
 80011f8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2201      	movs	r2, #1
 8001200:	4013      	ands	r3, r2
 8001202:	d100      	bne.n	8001206 <HAL_RCC_OscConfig+0x36>
 8001204:	e07e      	b.n	8001304 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001206:	6a3b      	ldr	r3, [r7, #32]
 8001208:	2b08      	cmp	r3, #8
 800120a:	d007      	beq.n	800121c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	2b0c      	cmp	r3, #12
 8001210:	d112      	bne.n	8001238 <HAL_RCC_OscConfig+0x68>
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	025b      	lsls	r3, r3, #9
 8001218:	429a      	cmp	r2, r3
 800121a:	d10d      	bne.n	8001238 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800121c:	4bc1      	ldr	r3, [pc, #772]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	@ 0x80
 8001222:	029b      	lsls	r3, r3, #10
 8001224:	4013      	ands	r3, r2
 8001226:	d100      	bne.n	800122a <HAL_RCC_OscConfig+0x5a>
 8001228:	e06b      	b.n	8001302 <HAL_RCC_OscConfig+0x132>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d167      	bne.n	8001302 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	f000 fb85 	bl	8001942 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	025b      	lsls	r3, r3, #9
 8001240:	429a      	cmp	r2, r3
 8001242:	d107      	bne.n	8001254 <HAL_RCC_OscConfig+0x84>
 8001244:	4bb7      	ldr	r3, [pc, #732]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4bb6      	ldr	r3, [pc, #728]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800124a:	2180      	movs	r1, #128	@ 0x80
 800124c:	0249      	lsls	r1, r1, #9
 800124e:	430a      	orrs	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	e027      	b.n	80012a4 <HAL_RCC_OscConfig+0xd4>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	23a0      	movs	r3, #160	@ 0xa0
 800125a:	02db      	lsls	r3, r3, #11
 800125c:	429a      	cmp	r2, r3
 800125e:	d10e      	bne.n	800127e <HAL_RCC_OscConfig+0xae>
 8001260:	4bb0      	ldr	r3, [pc, #704]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4baf      	ldr	r3, [pc, #700]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001266:	2180      	movs	r1, #128	@ 0x80
 8001268:	02c9      	lsls	r1, r1, #11
 800126a:	430a      	orrs	r2, r1
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	4bad      	ldr	r3, [pc, #692]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4bac      	ldr	r3, [pc, #688]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001274:	2180      	movs	r1, #128	@ 0x80
 8001276:	0249      	lsls	r1, r1, #9
 8001278:	430a      	orrs	r2, r1
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	e012      	b.n	80012a4 <HAL_RCC_OscConfig+0xd4>
 800127e:	4ba9      	ldr	r3, [pc, #676]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	4ba8      	ldr	r3, [pc, #672]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001284:	49a8      	ldr	r1, [pc, #672]	@ (8001528 <HAL_RCC_OscConfig+0x358>)
 8001286:	400a      	ands	r2, r1
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	4ba6      	ldr	r3, [pc, #664]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	2380      	movs	r3, #128	@ 0x80
 8001290:	025b      	lsls	r3, r3, #9
 8001292:	4013      	ands	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	4ba2      	ldr	r3, [pc, #648]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4ba1      	ldr	r3, [pc, #644]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800129e:	49a3      	ldr	r1, [pc, #652]	@ (800152c <HAL_RCC_OscConfig+0x35c>)
 80012a0:	400a      	ands	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d015      	beq.n	80012d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ac:	f7ff fbbe 	bl	8000a2c <HAL_GetTick>
 80012b0:	0003      	movs	r3, r0
 80012b2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80012b4:	e009      	b.n	80012ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012b6:	f7ff fbb9 	bl	8000a2c <HAL_GetTick>
 80012ba:	0002      	movs	r2, r0
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b64      	cmp	r3, #100	@ 0x64
 80012c2:	d902      	bls.n	80012ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	f000 fb3c 	bl	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80012ca:	4b96      	ldr	r3, [pc, #600]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	029b      	lsls	r3, r3, #10
 80012d2:	4013      	ands	r3, r2
 80012d4:	d0ef      	beq.n	80012b6 <HAL_RCC_OscConfig+0xe6>
 80012d6:	e015      	b.n	8001304 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff fba8 	bl	8000a2c <HAL_GetTick>
 80012dc:	0003      	movs	r3, r0
 80012de:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e2:	f7ff fba3 	bl	8000a2c <HAL_GetTick>
 80012e6:	0002      	movs	r2, r0
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b64      	cmp	r3, #100	@ 0x64
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e326      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	029b      	lsls	r3, r3, #10
 80012fc:	4013      	ands	r3, r2
 80012fe:	d1f0      	bne.n	80012e2 <HAL_RCC_OscConfig+0x112>
 8001300:	e000      	b.n	8001304 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001302:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2202      	movs	r2, #2
 800130a:	4013      	ands	r3, r2
 800130c:	d100      	bne.n	8001310 <HAL_RCC_OscConfig+0x140>
 800130e:	e08b      	b.n	8001428 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	2b04      	cmp	r3, #4
 800131a:	d005      	beq.n	8001328 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800131c:	6a3b      	ldr	r3, [r7, #32]
 800131e:	2b0c      	cmp	r3, #12
 8001320:	d13e      	bne.n	80013a0 <HAL_RCC_OscConfig+0x1d0>
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d13b      	bne.n	80013a0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001328:	4b7e      	ldr	r3, [pc, #504]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2204      	movs	r2, #4
 800132e:	4013      	ands	r3, r2
 8001330:	d004      	beq.n	800133c <HAL_RCC_OscConfig+0x16c>
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e302      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133c:	4b79      	ldr	r3, [pc, #484]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4a7b      	ldr	r2, [pc, #492]	@ (8001530 <HAL_RCC_OscConfig+0x360>)
 8001342:	4013      	ands	r3, r2
 8001344:	0019      	movs	r1, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	021a      	lsls	r2, r3, #8
 800134c:	4b75      	ldr	r3, [pc, #468]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800134e:	430a      	orrs	r2, r1
 8001350:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001352:	4b74      	ldr	r3, [pc, #464]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2209      	movs	r2, #9
 8001358:	4393      	bics	r3, r2
 800135a:	0019      	movs	r1, r3
 800135c:	4b71      	ldr	r3, [pc, #452]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	430a      	orrs	r2, r1
 8001362:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001364:	f000 fc40 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 8001368:	0001      	movs	r1, r0
 800136a:	4b6e      	ldr	r3, [pc, #440]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	091b      	lsrs	r3, r3, #4
 8001370:	220f      	movs	r2, #15
 8001372:	4013      	ands	r3, r2
 8001374:	4a6f      	ldr	r2, [pc, #444]	@ (8001534 <HAL_RCC_OscConfig+0x364>)
 8001376:	5cd3      	ldrb	r3, [r2, r3]
 8001378:	000a      	movs	r2, r1
 800137a:	40da      	lsrs	r2, r3
 800137c:	4b6e      	ldr	r3, [pc, #440]	@ (8001538 <HAL_RCC_OscConfig+0x368>)
 800137e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001380:	4b6e      	ldr	r3, [pc, #440]	@ (800153c <HAL_RCC_OscConfig+0x36c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2513      	movs	r5, #19
 8001386:	197c      	adds	r4, r7, r5
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff fb09 	bl	80009a0 <HAL_InitTick>
 800138e:	0003      	movs	r3, r0
 8001390:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001392:	197b      	adds	r3, r7, r5
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d046      	beq.n	8001428 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800139a:	197b      	adds	r3, r7, r5
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	e2d0      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d027      	beq.n	80013f6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2209      	movs	r2, #9
 80013ac:	4393      	bics	r3, r2
 80013ae:	0019      	movs	r1, r3
 80013b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	430a      	orrs	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fb38 	bl	8000a2c <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fb33 	bl	8000a2c <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e2b6      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013d4:	4b53      	ldr	r3, [pc, #332]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2204      	movs	r2, #4
 80013da:	4013      	ands	r3, r2
 80013dc:	d0f1      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013de:	4b51      	ldr	r3, [pc, #324]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	4a53      	ldr	r2, [pc, #332]	@ (8001530 <HAL_RCC_OscConfig+0x360>)
 80013e4:	4013      	ands	r3, r2
 80013e6:	0019      	movs	r1, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	021a      	lsls	r2, r3, #8
 80013ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013f0:	430a      	orrs	r2, r1
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	e018      	b.n	8001428 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80013fc:	2101      	movs	r1, #1
 80013fe:	438a      	bics	r2, r1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff fb13 	bl	8000a2c <HAL_GetTick>
 8001406:	0003      	movs	r3, r0
 8001408:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140c:	f7ff fb0e 	bl	8000a2c <HAL_GetTick>
 8001410:	0002      	movs	r2, r0
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e291      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800141e:	4b41      	ldr	r3, [pc, #260]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2204      	movs	r2, #4
 8001424:	4013      	ands	r3, r2
 8001426:	d1f1      	bne.n	800140c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2210      	movs	r2, #16
 800142e:	4013      	ands	r3, r2
 8001430:	d100      	bne.n	8001434 <HAL_RCC_OscConfig+0x264>
 8001432:	e0a1      	b.n	8001578 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001434:	6a3b      	ldr	r3, [r7, #32]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d140      	bne.n	80014bc <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800143a:	4b3a      	ldr	r3, [pc, #232]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	2380      	movs	r3, #128	@ 0x80
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4013      	ands	r3, r2
 8001444:	d005      	beq.n	8001452 <HAL_RCC_OscConfig+0x282>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e277      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001452:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	4a3a      	ldr	r2, [pc, #232]	@ (8001540 <HAL_RCC_OscConfig+0x370>)
 8001458:	4013      	ands	r3, r2
 800145a:	0019      	movs	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001460:	4b30      	ldr	r3, [pc, #192]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001462:	430a      	orrs	r2, r1
 8001464:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001466:	4b2f      	ldr	r3, [pc, #188]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	0a19      	lsrs	r1, r3, #8
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a1b      	ldr	r3, [r3, #32]
 8001472:	061a      	lsls	r2, r3, #24
 8001474:	4b2b      	ldr	r3, [pc, #172]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001476:	430a      	orrs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800147e:	0b5b      	lsrs	r3, r3, #13
 8001480:	3301      	adds	r3, #1
 8001482:	2280      	movs	r2, #128	@ 0x80
 8001484:	0212      	lsls	r2, r2, #8
 8001486:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001488:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	210f      	movs	r1, #15
 8001490:	400b      	ands	r3, r1
 8001492:	4928      	ldr	r1, [pc, #160]	@ (8001534 <HAL_RCC_OscConfig+0x364>)
 8001494:	5ccb      	ldrb	r3, [r1, r3]
 8001496:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001498:	4b27      	ldr	r3, [pc, #156]	@ (8001538 <HAL_RCC_OscConfig+0x368>)
 800149a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800149c:	4b27      	ldr	r3, [pc, #156]	@ (800153c <HAL_RCC_OscConfig+0x36c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2513      	movs	r5, #19
 80014a2:	197c      	adds	r4, r7, r5
 80014a4:	0018      	movs	r0, r3
 80014a6:	f7ff fa7b 	bl	80009a0 <HAL_InitTick>
 80014aa:	0003      	movs	r3, r0
 80014ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80014ae:	197b      	adds	r3, r7, r5
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d060      	beq.n	8001578 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80014b6:	197b      	adds	r3, r7, r5
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	e242      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d03f      	beq.n	8001544 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014c4:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80014ca:	2180      	movs	r1, #128	@ 0x80
 80014cc:	0049      	lsls	r1, r1, #1
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff faab 	bl	8000a2c <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014dc:	f7ff faa6 	bl	8000a2c <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e229      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	4a10      	ldr	r2, [pc, #64]	@ (8001540 <HAL_RCC_OscConfig+0x370>)
 8001500:	4013      	ands	r3, r2
 8001502:	0019      	movs	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800150a:	430a      	orrs	r2, r1
 800150c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800150e:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	0a19      	lsrs	r1, r3, #8
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	061a      	lsls	r2, r3, #24
 800151c:	4b01      	ldr	r3, [pc, #4]	@ (8001524 <HAL_RCC_OscConfig+0x354>)
 800151e:	430a      	orrs	r2, r1
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	e029      	b.n	8001578 <HAL_RCC_OscConfig+0x3a8>
 8001524:	40021000 	.word	0x40021000
 8001528:	fffeffff 	.word	0xfffeffff
 800152c:	fffbffff 	.word	0xfffbffff
 8001530:	ffffe0ff 	.word	0xffffe0ff
 8001534:	08002c68 	.word	0x08002c68
 8001538:	20000000 	.word	0x20000000
 800153c:	20000004 	.word	0x20000004
 8001540:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001544:	4bbd      	ldr	r3, [pc, #756]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4bbc      	ldr	r3, [pc, #752]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800154a:	49bd      	ldr	r1, [pc, #756]	@ (8001840 <HAL_RCC_OscConfig+0x670>)
 800154c:	400a      	ands	r2, r1
 800154e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff fa6c 	bl	8000a2c <HAL_GetTick>
 8001554:	0003      	movs	r3, r0
 8001556:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800155a:	f7ff fa67 	bl	8000a2c <HAL_GetTick>
 800155e:	0002      	movs	r2, r0
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e1ea      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800156c:	4bb3      	ldr	r3, [pc, #716]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	2380      	movs	r3, #128	@ 0x80
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4013      	ands	r3, r2
 8001576:	d1f0      	bne.n	800155a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2208      	movs	r2, #8
 800157e:	4013      	ands	r3, r2
 8001580:	d036      	beq.n	80015f0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d019      	beq.n	80015be <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800158a:	4bac      	ldr	r3, [pc, #688]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800158c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800158e:	4bab      	ldr	r3, [pc, #684]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001590:	2101      	movs	r1, #1
 8001592:	430a      	orrs	r2, r1
 8001594:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff fa49 	bl	8000a2c <HAL_GetTick>
 800159a:	0003      	movs	r3, r0
 800159c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015a0:	f7ff fa44 	bl	8000a2c <HAL_GetTick>
 80015a4:	0002      	movs	r2, r0
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e1c7      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80015b2:	4ba2      	ldr	r3, [pc, #648]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80015b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015b6:	2202      	movs	r2, #2
 80015b8:	4013      	ands	r3, r2
 80015ba:	d0f1      	beq.n	80015a0 <HAL_RCC_OscConfig+0x3d0>
 80015bc:	e018      	b.n	80015f0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015be:	4b9f      	ldr	r3, [pc, #636]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80015c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80015c2:	4b9e      	ldr	r3, [pc, #632]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80015c4:	2101      	movs	r1, #1
 80015c6:	438a      	bics	r2, r1
 80015c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ca:	f7ff fa2f 	bl	8000a2c <HAL_GetTick>
 80015ce:	0003      	movs	r3, r0
 80015d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015d4:	f7ff fa2a 	bl	8000a2c <HAL_GetTick>
 80015d8:	0002      	movs	r2, r0
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e1ad      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80015e6:	4b95      	ldr	r3, [pc, #596]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80015e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015ea:	2202      	movs	r2, #2
 80015ec:	4013      	ands	r3, r2
 80015ee:	d1f1      	bne.n	80015d4 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2204      	movs	r2, #4
 80015f6:	4013      	ands	r3, r2
 80015f8:	d100      	bne.n	80015fc <HAL_RCC_OscConfig+0x42c>
 80015fa:	e0ae      	b.n	800175a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015fc:	2027      	movs	r0, #39	@ 0x27
 80015fe:	183b      	adds	r3, r7, r0
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001604:	4b8d      	ldr	r3, [pc, #564]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001606:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001608:	2380      	movs	r3, #128	@ 0x80
 800160a:	055b      	lsls	r3, r3, #21
 800160c:	4013      	ands	r3, r2
 800160e:	d109      	bne.n	8001624 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001610:	4b8a      	ldr	r3, [pc, #552]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001612:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001614:	4b89      	ldr	r3, [pc, #548]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001616:	2180      	movs	r1, #128	@ 0x80
 8001618:	0549      	lsls	r1, r1, #21
 800161a:	430a      	orrs	r2, r1
 800161c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800161e:	183b      	adds	r3, r7, r0
 8001620:	2201      	movs	r2, #1
 8001622:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001624:	4b87      	ldr	r3, [pc, #540]	@ (8001844 <HAL_RCC_OscConfig+0x674>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	2380      	movs	r3, #128	@ 0x80
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4013      	ands	r3, r2
 800162e:	d11a      	bne.n	8001666 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001630:	4b84      	ldr	r3, [pc, #528]	@ (8001844 <HAL_RCC_OscConfig+0x674>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b83      	ldr	r3, [pc, #524]	@ (8001844 <HAL_RCC_OscConfig+0x674>)
 8001636:	2180      	movs	r1, #128	@ 0x80
 8001638:	0049      	lsls	r1, r1, #1
 800163a:	430a      	orrs	r2, r1
 800163c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800163e:	f7ff f9f5 	bl	8000a2c <HAL_GetTick>
 8001642:	0003      	movs	r3, r0
 8001644:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001648:	f7ff f9f0 	bl	8000a2c <HAL_GetTick>
 800164c:	0002      	movs	r2, r0
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	@ 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e173      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165a:	4b7a      	ldr	r3, [pc, #488]	@ (8001844 <HAL_RCC_OscConfig+0x674>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	2380      	movs	r3, #128	@ 0x80
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4013      	ands	r3, r2
 8001664:	d0f0      	beq.n	8001648 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	2380      	movs	r3, #128	@ 0x80
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	429a      	cmp	r2, r3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_OscConfig+0x4b2>
 8001672:	4b72      	ldr	r3, [pc, #456]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001674:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001676:	4b71      	ldr	r3, [pc, #452]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001678:	2180      	movs	r1, #128	@ 0x80
 800167a:	0049      	lsls	r1, r1, #1
 800167c:	430a      	orrs	r2, r1
 800167e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001680:	e031      	b.n	80016e6 <HAL_RCC_OscConfig+0x516>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d10c      	bne.n	80016a4 <HAL_RCC_OscConfig+0x4d4>
 800168a:	4b6c      	ldr	r3, [pc, #432]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800168c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800168e:	4b6b      	ldr	r3, [pc, #428]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001690:	496b      	ldr	r1, [pc, #428]	@ (8001840 <HAL_RCC_OscConfig+0x670>)
 8001692:	400a      	ands	r2, r1
 8001694:	651a      	str	r2, [r3, #80]	@ 0x50
 8001696:	4b69      	ldr	r3, [pc, #420]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001698:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800169a:	4b68      	ldr	r3, [pc, #416]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800169c:	496a      	ldr	r1, [pc, #424]	@ (8001848 <HAL_RCC_OscConfig+0x678>)
 800169e:	400a      	ands	r2, r1
 80016a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80016a2:	e020      	b.n	80016e6 <HAL_RCC_OscConfig+0x516>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	23a0      	movs	r3, #160	@ 0xa0
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d10e      	bne.n	80016ce <HAL_RCC_OscConfig+0x4fe>
 80016b0:	4b62      	ldr	r3, [pc, #392]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016b4:	4b61      	ldr	r3, [pc, #388]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016b6:	2180      	movs	r1, #128	@ 0x80
 80016b8:	00c9      	lsls	r1, r1, #3
 80016ba:	430a      	orrs	r2, r1
 80016bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80016be:	4b5f      	ldr	r3, [pc, #380]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016c2:	4b5e      	ldr	r3, [pc, #376]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016c4:	2180      	movs	r1, #128	@ 0x80
 80016c6:	0049      	lsls	r1, r1, #1
 80016c8:	430a      	orrs	r2, r1
 80016ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80016cc:	e00b      	b.n	80016e6 <HAL_RCC_OscConfig+0x516>
 80016ce:	4b5b      	ldr	r3, [pc, #364]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016d2:	4b5a      	ldr	r3, [pc, #360]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016d4:	495a      	ldr	r1, [pc, #360]	@ (8001840 <HAL_RCC_OscConfig+0x670>)
 80016d6:	400a      	ands	r2, r1
 80016d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80016da:	4b58      	ldr	r3, [pc, #352]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016de:	4b57      	ldr	r3, [pc, #348]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80016e0:	4959      	ldr	r1, [pc, #356]	@ (8001848 <HAL_RCC_OscConfig+0x678>)
 80016e2:	400a      	ands	r2, r1
 80016e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d015      	beq.n	800171a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ee:	f7ff f99d 	bl	8000a2c <HAL_GetTick>
 80016f2:	0003      	movs	r3, r0
 80016f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016f6:	e009      	b.n	800170c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016f8:	f7ff f998 	bl	8000a2c <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	4a52      	ldr	r2, [pc, #328]	@ (800184c <HAL_RCC_OscConfig+0x67c>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e11a      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800170c:	4b4b      	ldr	r3, [pc, #300]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800170e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001710:	2380      	movs	r3, #128	@ 0x80
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4013      	ands	r3, r2
 8001716:	d0ef      	beq.n	80016f8 <HAL_RCC_OscConfig+0x528>
 8001718:	e014      	b.n	8001744 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171a:	f7ff f987 	bl	8000a2c <HAL_GetTick>
 800171e:	0003      	movs	r3, r0
 8001720:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001722:	e009      	b.n	8001738 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001724:	f7ff f982 	bl	8000a2c <HAL_GetTick>
 8001728:	0002      	movs	r2, r0
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	4a47      	ldr	r2, [pc, #284]	@ (800184c <HAL_RCC_OscConfig+0x67c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e104      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001738:	4b40      	ldr	r3, [pc, #256]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800173a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800173c:	2380      	movs	r3, #128	@ 0x80
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4013      	ands	r3, r2
 8001742:	d1ef      	bne.n	8001724 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001744:	2327      	movs	r3, #39	@ 0x27
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d105      	bne.n	800175a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800174e:	4b3b      	ldr	r3, [pc, #236]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001750:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001752:	4b3a      	ldr	r3, [pc, #232]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001754:	493e      	ldr	r1, [pc, #248]	@ (8001850 <HAL_RCC_OscConfig+0x680>)
 8001756:	400a      	ands	r2, r1
 8001758:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2220      	movs	r2, #32
 8001760:	4013      	ands	r3, r2
 8001762:	d049      	beq.n	80017f8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d026      	beq.n	80017ba <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800176c:	4b33      	ldr	r3, [pc, #204]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	4b32      	ldr	r3, [pc, #200]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001772:	2101      	movs	r1, #1
 8001774:	430a      	orrs	r2, r1
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	4b30      	ldr	r3, [pc, #192]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800177a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800177c:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 800177e:	2101      	movs	r1, #1
 8001780:	430a      	orrs	r2, r1
 8001782:	635a      	str	r2, [r3, #52]	@ 0x34
 8001784:	4b33      	ldr	r3, [pc, #204]	@ (8001854 <HAL_RCC_OscConfig+0x684>)
 8001786:	6a1a      	ldr	r2, [r3, #32]
 8001788:	4b32      	ldr	r3, [pc, #200]	@ (8001854 <HAL_RCC_OscConfig+0x684>)
 800178a:	2180      	movs	r1, #128	@ 0x80
 800178c:	0189      	lsls	r1, r1, #6
 800178e:	430a      	orrs	r2, r1
 8001790:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001792:	f7ff f94b 	bl	8000a2c <HAL_GetTick>
 8001796:	0003      	movs	r3, r0
 8001798:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800179c:	f7ff f946 	bl	8000a2c <HAL_GetTick>
 80017a0:	0002      	movs	r2, r0
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e0c9      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80017ae:	4b23      	ldr	r3, [pc, #140]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2202      	movs	r2, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d0f1      	beq.n	800179c <HAL_RCC_OscConfig+0x5cc>
 80017b8:	e01e      	b.n	80017f8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80017ba:	4b20      	ldr	r3, [pc, #128]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80017bc:	689a      	ldr	r2, [r3, #8]
 80017be:	4b1f      	ldr	r3, [pc, #124]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80017c0:	2101      	movs	r1, #1
 80017c2:	438a      	bics	r2, r1
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <HAL_RCC_OscConfig+0x684>)
 80017c8:	6a1a      	ldr	r2, [r3, #32]
 80017ca:	4b22      	ldr	r3, [pc, #136]	@ (8001854 <HAL_RCC_OscConfig+0x684>)
 80017cc:	4922      	ldr	r1, [pc, #136]	@ (8001858 <HAL_RCC_OscConfig+0x688>)
 80017ce:	400a      	ands	r2, r1
 80017d0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff f92b 	bl	8000a2c <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017dc:	f7ff f926 	bl	8000a2c <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e0a9      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017ee:	4b13      	ldr	r3, [pc, #76]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2202      	movs	r2, #2
 80017f4:	4013      	ands	r3, r2
 80017f6:	d1f1      	bne.n	80017dc <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d100      	bne.n	8001802 <HAL_RCC_OscConfig+0x632>
 8001800:	e09e      	b.n	8001940 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001802:	6a3b      	ldr	r3, [r7, #32]
 8001804:	2b0c      	cmp	r3, #12
 8001806:	d100      	bne.n	800180a <HAL_RCC_OscConfig+0x63a>
 8001808:	e077      	b.n	80018fa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	2b02      	cmp	r3, #2
 8001810:	d158      	bne.n	80018c4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001812:	4b0a      	ldr	r3, [pc, #40]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4b09      	ldr	r3, [pc, #36]	@ (800183c <HAL_RCC_OscConfig+0x66c>)
 8001818:	4910      	ldr	r1, [pc, #64]	@ (800185c <HAL_RCC_OscConfig+0x68c>)
 800181a:	400a      	ands	r2, r1
 800181c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181e:	f7ff f905 	bl	8000a2c <HAL_GetTick>
 8001822:	0003      	movs	r3, r0
 8001824:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001826:	e01b      	b.n	8001860 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001828:	f7ff f900 	bl	8000a2c <HAL_GetTick>
 800182c:	0002      	movs	r2, r0
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d914      	bls.n	8001860 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e083      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	40021000 	.word	0x40021000
 8001840:	fffffeff 	.word	0xfffffeff
 8001844:	40007000 	.word	0x40007000
 8001848:	fffffbff 	.word	0xfffffbff
 800184c:	00001388 	.word	0x00001388
 8001850:	efffffff 	.word	0xefffffff
 8001854:	40010000 	.word	0x40010000
 8001858:	ffffdfff 	.word	0xffffdfff
 800185c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001860:	4b3a      	ldr	r3, [pc, #232]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	@ 0x80
 8001866:	049b      	lsls	r3, r3, #18
 8001868:	4013      	ands	r3, r2
 800186a:	d1dd      	bne.n	8001828 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186c:	4b37      	ldr	r3, [pc, #220]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	4a37      	ldr	r2, [pc, #220]	@ (8001950 <HAL_RCC_OscConfig+0x780>)
 8001872:	4013      	ands	r3, r2
 8001874:	0019      	movs	r1, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001884:	431a      	orrs	r2, r3
 8001886:	4b31      	ldr	r3, [pc, #196]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 8001888:	430a      	orrs	r2, r1
 800188a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800188c:	4b2f      	ldr	r3, [pc, #188]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b2e      	ldr	r3, [pc, #184]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 8001892:	2180      	movs	r1, #128	@ 0x80
 8001894:	0449      	lsls	r1, r1, #17
 8001896:	430a      	orrs	r2, r1
 8001898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189a:	f7ff f8c7 	bl	8000a2c <HAL_GetTick>
 800189e:	0003      	movs	r3, r0
 80018a0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018a4:	f7ff f8c2 	bl	8000a2c <HAL_GetTick>
 80018a8:	0002      	movs	r2, r0
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e045      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80018b6:	4b25      	ldr	r3, [pc, #148]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	2380      	movs	r3, #128	@ 0x80
 80018bc:	049b      	lsls	r3, r3, #18
 80018be:	4013      	ands	r3, r2
 80018c0:	d0f0      	beq.n	80018a4 <HAL_RCC_OscConfig+0x6d4>
 80018c2:	e03d      	b.n	8001940 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c4:	4b21      	ldr	r3, [pc, #132]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4b20      	ldr	r3, [pc, #128]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 80018ca:	4922      	ldr	r1, [pc, #136]	@ (8001954 <HAL_RCC_OscConfig+0x784>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff f8ac 	bl	8000a2c <HAL_GetTick>
 80018d4:	0003      	movs	r3, r0
 80018d6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018da:	f7ff f8a7 	bl	8000a2c <HAL_GetTick>
 80018de:	0002      	movs	r2, r0
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e02a      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018ec:	4b17      	ldr	r3, [pc, #92]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	2380      	movs	r3, #128	@ 0x80
 80018f2:	049b      	lsls	r3, r3, #18
 80018f4:	4013      	ands	r3, r2
 80018f6:	d1f0      	bne.n	80018da <HAL_RCC_OscConfig+0x70a>
 80018f8:	e022      	b.n	8001940 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e01d      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001906:	4b11      	ldr	r3, [pc, #68]	@ (800194c <HAL_RCC_OscConfig+0x77c>)
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190c:	69fa      	ldr	r2, [r7, #28]
 800190e:	2380      	movs	r3, #128	@ 0x80
 8001910:	025b      	lsls	r3, r3, #9
 8001912:	401a      	ands	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001918:	429a      	cmp	r2, r3
 800191a:	d10f      	bne.n	800193c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	23f0      	movs	r3, #240	@ 0xf0
 8001920:	039b      	lsls	r3, r3, #14
 8001922:	401a      	ands	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001928:	429a      	cmp	r2, r3
 800192a:	d107      	bne.n	800193c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800192c:	69fa      	ldr	r2, [r7, #28]
 800192e:	23c0      	movs	r3, #192	@ 0xc0
 8001930:	041b      	lsls	r3, r3, #16
 8001932:	401a      	ands	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001938:	429a      	cmp	r2, r3
 800193a:	d001      	beq.n	8001940 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e000      	b.n	8001942 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	0018      	movs	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	b00a      	add	sp, #40	@ 0x28
 8001948:	bdb0      	pop	{r4, r5, r7, pc}
 800194a:	46c0      	nop			@ (mov r8, r8)
 800194c:	40021000 	.word	0x40021000
 8001950:	ff02ffff 	.word	0xff02ffff
 8001954:	feffffff 	.word	0xfeffffff

08001958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001958:	b5b0      	push	{r4, r5, r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e128      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800196c:	4b96      	ldr	r3, [pc, #600]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2201      	movs	r2, #1
 8001972:	4013      	ands	r3, r2
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d91e      	bls.n	80019b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b93      	ldr	r3, [pc, #588]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2201      	movs	r2, #1
 8001980:	4393      	bics	r3, r2
 8001982:	0019      	movs	r1, r3
 8001984:	4b90      	ldr	r3, [pc, #576]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	430a      	orrs	r2, r1
 800198a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800198c:	f7ff f84e 	bl	8000a2c <HAL_GetTick>
 8001990:	0003      	movs	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001994:	e009      	b.n	80019aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001996:	f7ff f849 	bl	8000a2c <HAL_GetTick>
 800199a:	0002      	movs	r2, r0
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	4a8a      	ldr	r2, [pc, #552]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e109      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b87      	ldr	r3, [pc, #540]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2201      	movs	r2, #1
 80019b0:	4013      	ands	r3, r2
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d1ee      	bne.n	8001996 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2202      	movs	r2, #2
 80019be:	4013      	ands	r3, r2
 80019c0:	d009      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c2:	4b83      	ldr	r3, [pc, #524]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	22f0      	movs	r2, #240	@ 0xf0
 80019c8:	4393      	bics	r3, r2
 80019ca:	0019      	movs	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 80019d2:	430a      	orrs	r2, r1
 80019d4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2201      	movs	r2, #1
 80019dc:	4013      	ands	r3, r2
 80019de:	d100      	bne.n	80019e2 <HAL_RCC_ClockConfig+0x8a>
 80019e0:	e089      	b.n	8001af6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d107      	bne.n	80019fa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019ea:	4b79      	ldr	r3, [pc, #484]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	2380      	movs	r3, #128	@ 0x80
 80019f0:	029b      	lsls	r3, r3, #10
 80019f2:	4013      	ands	r3, r2
 80019f4:	d120      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e0e1      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d107      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a02:	4b73      	ldr	r3, [pc, #460]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	2380      	movs	r3, #128	@ 0x80
 8001a08:	049b      	lsls	r3, r3, #18
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d114      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0d5      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d106      	bne.n	8001a28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2204      	movs	r2, #4
 8001a20:	4013      	ands	r3, r2
 8001a22:	d109      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e0ca      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a28:	4b69      	ldr	r3, [pc, #420]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4013      	ands	r3, r2
 8001a32:	d101      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e0c2      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a38:	4b65      	ldr	r3, [pc, #404]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	4393      	bics	r3, r2
 8001a40:	0019      	movs	r1, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685a      	ldr	r2, [r3, #4]
 8001a46:	4b62      	ldr	r3, [pc, #392]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a4c:	f7fe ffee 	bl	8000a2c <HAL_GetTick>
 8001a50:	0003      	movs	r3, r0
 8001a52:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d111      	bne.n	8001a80 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a5c:	e009      	b.n	8001a72 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a5e:	f7fe ffe5 	bl	8000a2c <HAL_GetTick>
 8001a62:	0002      	movs	r2, r0
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	4a58      	ldr	r2, [pc, #352]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e0a5      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a72:	4b57      	ldr	r3, [pc, #348]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	220c      	movs	r2, #12
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d1ef      	bne.n	8001a5e <HAL_RCC_ClockConfig+0x106>
 8001a7e:	e03a      	b.n	8001af6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d111      	bne.n	8001aac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a88:	e009      	b.n	8001a9e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8a:	f7fe ffcf 	bl	8000a2c <HAL_GetTick>
 8001a8e:	0002      	movs	r2, r0
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e08f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a9e:	4b4c      	ldr	r3, [pc, #304]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	2b0c      	cmp	r3, #12
 8001aa8:	d1ef      	bne.n	8001a8a <HAL_RCC_ClockConfig+0x132>
 8001aaa:	e024      	b.n	8001af6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d11b      	bne.n	8001aec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ab4:	e009      	b.n	8001aca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab6:	f7fe ffb9 	bl	8000a2c <HAL_GetTick>
 8001aba:	0002      	movs	r2, r0
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	4a42      	ldr	r2, [pc, #264]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e079      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aca:	4b41      	ldr	r3, [pc, #260]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	220c      	movs	r2, #12
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d1ef      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0x15e>
 8001ad6:	e00e      	b.n	8001af6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad8:	f7fe ffa8 	bl	8000a2c <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e068      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001aec:	4b38      	ldr	r3, [pc, #224]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	220c      	movs	r2, #12
 8001af2:	4013      	ands	r3, r2
 8001af4:	d1f0      	bne.n	8001ad8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001af6:	4b34      	ldr	r3, [pc, #208]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2201      	movs	r2, #1
 8001afc:	4013      	ands	r3, r2
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d21e      	bcs.n	8001b42 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b04:	4b30      	ldr	r3, [pc, #192]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4393      	bics	r3, r2
 8001b0c:	0019      	movs	r1, r3
 8001b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	430a      	orrs	r2, r1
 8001b14:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b16:	f7fe ff89 	bl	8000a2c <HAL_GetTick>
 8001b1a:	0003      	movs	r3, r0
 8001b1c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b1e:	e009      	b.n	8001b34 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b20:	f7fe ff84 	bl	8000a2c <HAL_GetTick>
 8001b24:	0002      	movs	r2, r0
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	4a28      	ldr	r2, [pc, #160]	@ (8001bcc <HAL_RCC_ClockConfig+0x274>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e044      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b34:	4b24      	ldr	r3, [pc, #144]	@ (8001bc8 <HAL_RCC_ClockConfig+0x270>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d1ee      	bne.n	8001b20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2204      	movs	r2, #4
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d009      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b4c:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4a20      	ldr	r2, [pc, #128]	@ (8001bd4 <HAL_RCC_ClockConfig+0x27c>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	0019      	movs	r1, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2208      	movs	r2, #8
 8001b66:	4013      	ands	r3, r2
 8001b68:	d00a      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b6a:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd8 <HAL_RCC_ClockConfig+0x280>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	0019      	movs	r1, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	00da      	lsls	r2, r3, #3
 8001b7a:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b80:	f000 f832 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 8001b84:	0001      	movs	r1, r0
 8001b86:	4b12      	ldr	r3, [pc, #72]	@ (8001bd0 <HAL_RCC_ClockConfig+0x278>)
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	091b      	lsrs	r3, r3, #4
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	4013      	ands	r3, r2
 8001b90:	4a12      	ldr	r2, [pc, #72]	@ (8001bdc <HAL_RCC_ClockConfig+0x284>)
 8001b92:	5cd3      	ldrb	r3, [r2, r3]
 8001b94:	000a      	movs	r2, r1
 8001b96:	40da      	lsrs	r2, r3
 8001b98:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_RCC_ClockConfig+0x288>)
 8001b9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <HAL_RCC_ClockConfig+0x28c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	250b      	movs	r5, #11
 8001ba2:	197c      	adds	r4, r7, r5
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7fe fefb 	bl	80009a0 <HAL_InitTick>
 8001baa:	0003      	movs	r3, r0
 8001bac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001bae:	197b      	adds	r3, r7, r5
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d002      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001bb6:	197b      	adds	r3, r7, r5
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	e000      	b.n	8001bbe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b004      	add	sp, #16
 8001bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc6:	46c0      	nop			@ (mov r8, r8)
 8001bc8:	40022000 	.word	0x40022000
 8001bcc:	00001388 	.word	0x00001388
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	fffff8ff 	.word	0xfffff8ff
 8001bd8:	ffffc7ff 	.word	0xffffc7ff
 8001bdc:	08002c68 	.word	0x08002c68
 8001be0:	20000000 	.word	0x20000000
 8001be4:	20000004 	.word	0x20000004

08001be8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001bee:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	2b0c      	cmp	r3, #12
 8001bfc:	d013      	beq.n	8001c26 <HAL_RCC_GetSysClockFreq+0x3e>
 8001bfe:	d85c      	bhi.n	8001cba <HAL_RCC_GetSysClockFreq+0xd2>
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d002      	beq.n	8001c0a <HAL_RCC_GetSysClockFreq+0x22>
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d00b      	beq.n	8001c20 <HAL_RCC_GetSysClockFreq+0x38>
 8001c08:	e057      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c0a:	4b35      	ldr	r3, [pc, #212]	@ (8001ce0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2210      	movs	r2, #16
 8001c10:	4013      	ands	r3, r2
 8001c12:	d002      	beq.n	8001c1a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001c14:	4b33      	ldr	r3, [pc, #204]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c16:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001c18:	e05d      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001c1a:	4b33      	ldr	r3, [pc, #204]	@ (8001ce8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001c1c:	613b      	str	r3, [r7, #16]
      break;
 8001c1e:	e05a      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c20:	4b32      	ldr	r3, [pc, #200]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x104>)
 8001c22:	613b      	str	r3, [r7, #16]
      break;
 8001c24:	e057      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	0c9b      	lsrs	r3, r3, #18
 8001c2a:	220f      	movs	r2, #15
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	4a30      	ldr	r2, [pc, #192]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c30:	5cd3      	ldrb	r3, [r2, r3]
 8001c32:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	0d9b      	lsrs	r3, r3, #22
 8001c38:	2203      	movs	r2, #3
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c40:	4b27      	ldr	r3, [pc, #156]	@ (8001ce0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	025b      	lsls	r3, r3, #9
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d00f      	beq.n	8001c6c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001c4c:	68b9      	ldr	r1, [r7, #8]
 8001c4e:	000a      	movs	r2, r1
 8001c50:	0152      	lsls	r2, r2, #5
 8001c52:	1a52      	subs	r2, r2, r1
 8001c54:	0193      	lsls	r3, r2, #6
 8001c56:	1a9b      	subs	r3, r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	185b      	adds	r3, r3, r1
 8001c5c:	025b      	lsls	r3, r3, #9
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f7fe fa51 	bl	8000108 <__udivsi3>
 8001c66:	0003      	movs	r3, r0
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	e023      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2210      	movs	r2, #16
 8001c72:	4013      	ands	r3, r2
 8001c74:	d00f      	beq.n	8001c96 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001c76:	68b9      	ldr	r1, [r7, #8]
 8001c78:	000a      	movs	r2, r1
 8001c7a:	0152      	lsls	r2, r2, #5
 8001c7c:	1a52      	subs	r2, r2, r1
 8001c7e:	0193      	lsls	r3, r2, #6
 8001c80:	1a9b      	subs	r3, r3, r2
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	185b      	adds	r3, r3, r1
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f7fe fa3c 	bl	8000108 <__udivsi3>
 8001c90:	0003      	movs	r3, r0
 8001c92:	617b      	str	r3, [r7, #20]
 8001c94:	e00e      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001c96:	68b9      	ldr	r1, [r7, #8]
 8001c98:	000a      	movs	r2, r1
 8001c9a:	0152      	lsls	r2, r2, #5
 8001c9c:	1a52      	subs	r2, r2, r1
 8001c9e:	0193      	lsls	r3, r2, #6
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	185b      	adds	r3, r3, r1
 8001ca6:	029b      	lsls	r3, r3, #10
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	0018      	movs	r0, r3
 8001cac:	f7fe fa2c 	bl	8000108 <__udivsi3>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	613b      	str	r3, [r7, #16]
      break;
 8001cb8:	e00d      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	0b5b      	lsrs	r3, r3, #13
 8001cc0:	2207      	movs	r2, #7
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	2280      	movs	r2, #128	@ 0x80
 8001ccc:	0212      	lsls	r2, r2, #8
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	0013      	movs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
      break;
 8001cd4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001cd6:	693b      	ldr	r3, [r7, #16]
}
 8001cd8:	0018      	movs	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b006      	add	sp, #24
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	003d0900 	.word	0x003d0900
 8001ce8:	00f42400 	.word	0x00f42400
 8001cec:	007a1200 	.word	0x007a1200
 8001cf0:	08002c80 	.word	0x08002c80

08001cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cf8:	4b02      	ldr	r3, [pc, #8]	@ (8001d04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
}
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	46c0      	nop			@ (mov r8, r8)
 8001d04:	20000000 	.word	0x20000000

08001d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d0c:	f7ff fff2 	bl	8001cf4 <HAL_RCC_GetHCLKFreq>
 8001d10:	0001      	movs	r1, r0
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	0a1b      	lsrs	r3, r3, #8
 8001d18:	2207      	movs	r2, #7
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	4a04      	ldr	r2, [pc, #16]	@ (8001d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
 8001d20:	40d9      	lsrs	r1, r3
 8001d22:	000b      	movs	r3, r1
}
 8001d24:	0018      	movs	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	08002c78 	.word	0x08002c78

08001d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d38:	f7ff ffdc 	bl	8001cf4 <HAL_RCC_GetHCLKFreq>
 8001d3c:	0001      	movs	r1, r0
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	0adb      	lsrs	r3, r3, #11
 8001d44:	2207      	movs	r2, #7
 8001d46:	4013      	ands	r3, r2
 8001d48:	4a04      	ldr	r2, [pc, #16]	@ (8001d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d4a:	5cd3      	ldrb	r3, [r2, r3]
 8001d4c:	40d9      	lsrs	r1, r3
 8001d4e:	000b      	movs	r3, r1
}
 8001d50:	0018      	movs	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08002c78 	.word	0x08002c78

08001d60 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001d68:	2317      	movs	r3, #23
 8001d6a:	18fb      	adds	r3, r7, r3
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2220      	movs	r2, #32
 8001d76:	4013      	ands	r3, r2
 8001d78:	d106      	bne.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	2380      	movs	r3, #128	@ 0x80
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	4013      	ands	r3, r2
 8001d84:	d100      	bne.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001d86:	e104      	b.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d88:	4bb1      	ldr	r3, [pc, #708]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d8c:	2380      	movs	r3, #128	@ 0x80
 8001d8e:	055b      	lsls	r3, r3, #21
 8001d90:	4013      	ands	r3, r2
 8001d92:	d10a      	bne.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d94:	4bae      	ldr	r3, [pc, #696]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d98:	4bad      	ldr	r3, [pc, #692]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d9a:	2180      	movs	r1, #128	@ 0x80
 8001d9c:	0549      	lsls	r1, r1, #21
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001da2:	2317      	movs	r3, #23
 8001da4:	18fb      	adds	r3, r7, r3
 8001da6:	2201      	movs	r2, #1
 8001da8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	4baa      	ldr	r3, [pc, #680]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	2380      	movs	r3, #128	@ 0x80
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4013      	ands	r3, r2
 8001db4:	d11a      	bne.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db6:	4ba7      	ldr	r3, [pc, #668]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	4ba6      	ldr	r3, [pc, #664]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001dbc:	2180      	movs	r1, #128	@ 0x80
 8001dbe:	0049      	lsls	r1, r1, #1
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc4:	f7fe fe32 	bl	8000a2c <HAL_GetTick>
 8001dc8:	0003      	movs	r3, r0
 8001dca:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e008      	b.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dce:	f7fe fe2d 	bl	8000a2c <HAL_GetTick>
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b64      	cmp	r3, #100	@ 0x64
 8001dda:	d901      	bls.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e133      	b.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	4b9c      	ldr	r3, [pc, #624]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	@ 0x80
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	4013      	ands	r3, r2
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001dec:	4b98      	ldr	r3, [pc, #608]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	23c0      	movs	r3, #192	@ 0xc0
 8001df2:	039b      	lsls	r3, r3, #14
 8001df4:	4013      	ands	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	23c0      	movs	r3, #192	@ 0xc0
 8001dfe:	039b      	lsls	r3, r3, #14
 8001e00:	4013      	ands	r3, r2
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d107      	bne.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	23c0      	movs	r3, #192	@ 0xc0
 8001e0e:	039b      	lsls	r3, r3, #14
 8001e10:	4013      	ands	r3, r2
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d013      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	23c0      	movs	r3, #192	@ 0xc0
 8001e1e:	029b      	lsls	r3, r3, #10
 8001e20:	401a      	ands	r2, r3
 8001e22:	23c0      	movs	r3, #192	@ 0xc0
 8001e24:	029b      	lsls	r3, r3, #10
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d10a      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e2a:	4b89      	ldr	r3, [pc, #548]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2380      	movs	r3, #128	@ 0x80
 8001e30:	029b      	lsls	r3, r3, #10
 8001e32:	401a      	ands	r2, r3
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	029b      	lsls	r3, r3, #10
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e103      	b.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001e40:	4b83      	ldr	r3, [pc, #524]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e44:	23c0      	movs	r3, #192	@ 0xc0
 8001e46:	029b      	lsls	r3, r3, #10
 8001e48:	4013      	ands	r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d049      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	23c0      	movs	r3, #192	@ 0xc0
 8001e58:	029b      	lsls	r3, r3, #10
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d004      	beq.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2220      	movs	r2, #32
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d10d      	bne.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	23c0      	movs	r3, #192	@ 0xc0
 8001e72:	029b      	lsls	r3, r3, #10
 8001e74:	4013      	ands	r3, r2
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d034      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	011b      	lsls	r3, r3, #4
 8001e84:	4013      	ands	r3, r2
 8001e86:	d02e      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e88:	4b71      	ldr	r3, [pc, #452]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8c:	4a72      	ldr	r2, [pc, #456]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001e8e:	4013      	ands	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e92:	4b6f      	ldr	r3, [pc, #444]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e96:	4b6e      	ldr	r3, [pc, #440]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e98:	2180      	movs	r1, #128	@ 0x80
 8001e9a:	0309      	lsls	r1, r1, #12
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ea2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ea4:	4b6a      	ldr	r3, [pc, #424]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ea6:	496d      	ldr	r1, [pc, #436]	@ (800205c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001ea8:	400a      	ands	r2, r1
 8001eaa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001eac:	4b68      	ldr	r3, [pc, #416]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	2380      	movs	r3, #128	@ 0x80
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d014      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebc:	f7fe fdb6 	bl	8000a2c <HAL_GetTick>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ec4:	e009      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7fe fdb1 	bl	8000a2c <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	4a63      	ldr	r2, [pc, #396]	@ (8002060 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e0b6      	b.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001eda:	4b5d      	ldr	r3, [pc, #372]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001edc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ede:	2380      	movs	r3, #128	@ 0x80
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d0ef      	beq.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	2380      	movs	r3, #128	@ 0x80
 8001eec:	011b      	lsls	r3, r3, #4
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d01f      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	23c0      	movs	r3, #192	@ 0xc0
 8001ef8:	029b      	lsls	r3, r3, #10
 8001efa:	401a      	ands	r2, r3
 8001efc:	23c0      	movs	r3, #192	@ 0xc0
 8001efe:	029b      	lsls	r3, r3, #10
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d10c      	bne.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001f04:	4b52      	ldr	r3, [pc, #328]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a56      	ldr	r2, [pc, #344]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	23c0      	movs	r3, #192	@ 0xc0
 8001f14:	039b      	lsls	r3, r3, #14
 8001f16:	401a      	ands	r2, r3
 8001f18:	4b4d      	ldr	r3, [pc, #308]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	23c0      	movs	r3, #192	@ 0xc0
 8001f28:	029b      	lsls	r3, r3, #10
 8001f2a:	401a      	ands	r2, r3
 8001f2c:	4b48      	ldr	r3, [pc, #288]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2220      	movs	r2, #32
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d01f      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	23c0      	movs	r3, #192	@ 0xc0
 8001f42:	029b      	lsls	r3, r3, #10
 8001f44:	401a      	ands	r2, r3
 8001f46:	23c0      	movs	r3, #192	@ 0xc0
 8001f48:	029b      	lsls	r3, r3, #10
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d10c      	bne.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001f4e:	4b40      	ldr	r3, [pc, #256]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a44      	ldr	r2, [pc, #272]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	0019      	movs	r1, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	23c0      	movs	r3, #192	@ 0xc0
 8001f5e:	039b      	lsls	r3, r3, #14
 8001f60:	401a      	ands	r2, r3
 8001f62:	4b3b      	ldr	r3, [pc, #236]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f64:	430a      	orrs	r2, r1
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	4b39      	ldr	r3, [pc, #228]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f6a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	23c0      	movs	r3, #192	@ 0xc0
 8001f72:	029b      	lsls	r3, r3, #10
 8001f74:	401a      	ands	r2, r3
 8001f76:	4b36      	ldr	r3, [pc, #216]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f7c:	2317      	movs	r3, #23
 8001f7e:	18fb      	adds	r3, r7, r3
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d105      	bne.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f86:	4b32      	ldr	r3, [pc, #200]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f8a:	4b31      	ldr	r3, [pc, #196]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f8c:	4936      	ldr	r1, [pc, #216]	@ (8002068 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001f8e:	400a      	ands	r2, r1
 8001f90:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2201      	movs	r2, #1
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d009      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa0:	2203      	movs	r2, #3
 8001fa2:	4393      	bics	r3, r2
 8001fa4:	0019      	movs	r1, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fac:	430a      	orrs	r2, r1
 8001fae:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d009      	beq.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fba:	4b25      	ldr	r3, [pc, #148]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	4393      	bics	r3, r2
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691a      	ldr	r2, [r3, #16]
 8001fc8:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2204      	movs	r2, #4
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d009      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fdc:	4a23      	ldr	r2, [pc, #140]	@ (800206c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	0019      	movs	r1, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695a      	ldr	r2, [r3, #20]
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2208      	movs	r2, #8
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d009      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ff6:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	0019      	movs	r1, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	699a      	ldr	r2, [r3, #24]
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002006:	430a      	orrs	r2, r1
 8002008:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	4013      	ands	r3, r2
 8002012:	d009      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002014:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002018:	4a16      	ldr	r2, [pc, #88]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800201a:	4013      	ands	r3, r2
 800201c:	0019      	movs	r1, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002024:	430a      	orrs	r2, r1
 8002026:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2280      	movs	r2, #128	@ 0x80
 800202e:	4013      	ands	r3, r2
 8002030:	d009      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002032:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	4a10      	ldr	r2, [pc, #64]	@ (8002078 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002038:	4013      	ands	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69da      	ldr	r2, [r3, #28]
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002042:	430a      	orrs	r2, r1
 8002044:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	0018      	movs	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	b006      	add	sp, #24
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000
 8002054:	40007000 	.word	0x40007000
 8002058:	fffcffff 	.word	0xfffcffff
 800205c:	fff7ffff 	.word	0xfff7ffff
 8002060:	00001388 	.word	0x00001388
 8002064:	ffcfffff 	.word	0xffcfffff
 8002068:	efffffff 	.word	0xefffffff
 800206c:	fffff3ff 	.word	0xfffff3ff
 8002070:	ffffcfff 	.word	0xffffcfff
 8002074:	fbffffff 	.word	0xfbffffff
 8002078:	fff3ffff 	.word	0xfff3ffff

0800207c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e044      	b.n	8002118 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d107      	bne.n	80020a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2278      	movs	r2, #120	@ 0x78
 800209a:	2100      	movs	r1, #0
 800209c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	0018      	movs	r0, r3
 80020a2:	f7fe fbef 	bl	8000884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2224      	movs	r2, #36	@ 0x24
 80020aa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2101      	movs	r1, #1
 80020b8:	438a      	bics	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d003      	beq.n	80020cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	0018      	movs	r0, r3
 80020c8:	f000 fb50 	bl	800276c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	0018      	movs	r0, r3
 80020d0:	f000 f8c8 	bl	8002264 <UART_SetConfig>
 80020d4:	0003      	movs	r3, r0
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e01c      	b.n	8002118 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	490d      	ldr	r1, [pc, #52]	@ (8002120 <HAL_UART_Init+0xa4>)
 80020ea:	400a      	ands	r2, r1
 80020ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	212a      	movs	r1, #42	@ 0x2a
 80020fa:	438a      	bics	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2101      	movs	r1, #1
 800210a:	430a      	orrs	r2, r1
 800210c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	0018      	movs	r0, r3
 8002112:	f000 fbdf 	bl	80028d4 <UART_CheckIdleState>
 8002116:	0003      	movs	r3, r0
}
 8002118:	0018      	movs	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	b002      	add	sp, #8
 800211e:	bd80      	pop	{r7, pc}
 8002120:	ffffb7ff 	.word	0xffffb7ff

08002124 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af02      	add	r7, sp, #8
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	603b      	str	r3, [r7, #0]
 8002130:	1dbb      	adds	r3, r7, #6
 8002132:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002138:	2b20      	cmp	r3, #32
 800213a:	d000      	beq.n	800213e <HAL_UART_Transmit+0x1a>
 800213c:	e08c      	b.n	8002258 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <HAL_UART_Transmit+0x28>
 8002144:	1dbb      	adds	r3, r7, #6
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e084      	b.n	800225a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	2380      	movs	r3, #128	@ 0x80
 8002156:	015b      	lsls	r3, r3, #5
 8002158:	429a      	cmp	r2, r3
 800215a:	d109      	bne.n	8002170 <HAL_UART_Transmit+0x4c>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d105      	bne.n	8002170 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	2201      	movs	r2, #1
 8002168:	4013      	ands	r3, r2
 800216a:	d001      	beq.n	8002170 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e074      	b.n	800225a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2284      	movs	r2, #132	@ 0x84
 8002174:	2100      	movs	r1, #0
 8002176:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2221      	movs	r2, #33	@ 0x21
 800217c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800217e:	f7fe fc55 	bl	8000a2c <HAL_GetTick>
 8002182:	0003      	movs	r3, r0
 8002184:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1dba      	adds	r2, r7, #6
 800218a:	2150      	movs	r1, #80	@ 0x50
 800218c:	8812      	ldrh	r2, [r2, #0]
 800218e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	1dba      	adds	r2, r7, #6
 8002194:	2152      	movs	r1, #82	@ 0x52
 8002196:	8812      	ldrh	r2, [r2, #0]
 8002198:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	2380      	movs	r3, #128	@ 0x80
 80021a0:	015b      	lsls	r3, r3, #5
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d108      	bne.n	80021b8 <HAL_UART_Transmit+0x94>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d104      	bne.n	80021b8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	61bb      	str	r3, [r7, #24]
 80021b6:	e003      	b.n	80021c0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021c0:	e02f      	b.n	8002222 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	0013      	movs	r3, r2
 80021cc:	2200      	movs	r2, #0
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	f000 fc28 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 80021d4:	1e03      	subs	r3, r0, #0
 80021d6:	d004      	beq.n	80021e2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2220      	movs	r2, #32
 80021dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e03b      	b.n	800225a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	001a      	movs	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	05d2      	lsls	r2, r2, #23
 80021f4:	0dd2      	lsrs	r2, r2, #23
 80021f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	3302      	adds	r3, #2
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	e007      	b.n	8002210 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3301      	adds	r3, #1
 800220e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2252      	movs	r2, #82	@ 0x52
 8002214:	5a9b      	ldrh	r3, [r3, r2]
 8002216:	b29b      	uxth	r3, r3
 8002218:	3b01      	subs	r3, #1
 800221a:	b299      	uxth	r1, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2252      	movs	r2, #82	@ 0x52
 8002220:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2252      	movs	r2, #82	@ 0x52
 8002226:	5a9b      	ldrh	r3, [r3, r2]
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1c9      	bne.n	80021c2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	0013      	movs	r3, r2
 8002238:	2200      	movs	r2, #0
 800223a:	2140      	movs	r1, #64	@ 0x40
 800223c:	f000 fbf2 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 8002240:	1e03      	subs	r3, r0, #0
 8002242:	d004      	beq.n	800224e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2220      	movs	r2, #32
 8002248:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e005      	b.n	800225a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2220      	movs	r2, #32
 8002252:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	e000      	b.n	800225a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002258:	2302      	movs	r3, #2
  }
}
 800225a:	0018      	movs	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	b008      	add	sp, #32
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002264:	b5b0      	push	{r4, r5, r7, lr}
 8002266:	b08e      	sub	sp, #56	@ 0x38
 8002268:	af00      	add	r7, sp, #0
 800226a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800226c:	231a      	movs	r3, #26
 800226e:	2218      	movs	r2, #24
 8002270:	189b      	adds	r3, r3, r2
 8002272:	19db      	adds	r3, r3, r7
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	431a      	orrs	r2, r3
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	431a      	orrs	r2, r3
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	69db      	ldr	r3, [r3, #28]
 800228c:	4313      	orrs	r3, r2
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4ac6      	ldr	r2, [pc, #792]	@ (80025b0 <UART_SetConfig+0x34c>)
 8002298:	4013      	ands	r3, r2
 800229a:	0019      	movs	r1, r3
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022a2:	430a      	orrs	r2, r1
 80022a4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4ac1      	ldr	r2, [pc, #772]	@ (80025b4 <UART_SetConfig+0x350>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	0019      	movs	r1, r3
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4abb      	ldr	r2, [pc, #748]	@ (80025b8 <UART_SetConfig+0x354>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d004      	beq.n	80022d8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022d4:	4313      	orrs	r3, r2
 80022d6:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	4ab7      	ldr	r2, [pc, #732]	@ (80025bc <UART_SetConfig+0x358>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	0019      	movs	r1, r3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022ea:	430a      	orrs	r2, r1
 80022ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4ab3      	ldr	r2, [pc, #716]	@ (80025c0 <UART_SetConfig+0x35c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d131      	bne.n	800235c <UART_SetConfig+0xf8>
 80022f8:	4bb2      	ldr	r3, [pc, #712]	@ (80025c4 <UART_SetConfig+0x360>)
 80022fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fc:	2203      	movs	r2, #3
 80022fe:	4013      	ands	r3, r2
 8002300:	2b03      	cmp	r3, #3
 8002302:	d01d      	beq.n	8002340 <UART_SetConfig+0xdc>
 8002304:	d823      	bhi.n	800234e <UART_SetConfig+0xea>
 8002306:	2b02      	cmp	r3, #2
 8002308:	d00c      	beq.n	8002324 <UART_SetConfig+0xc0>
 800230a:	d820      	bhi.n	800234e <UART_SetConfig+0xea>
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <UART_SetConfig+0xb2>
 8002310:	2b01      	cmp	r3, #1
 8002312:	d00e      	beq.n	8002332 <UART_SetConfig+0xce>
 8002314:	e01b      	b.n	800234e <UART_SetConfig+0xea>
 8002316:	231b      	movs	r3, #27
 8002318:	2218      	movs	r2, #24
 800231a:	189b      	adds	r3, r3, r2
 800231c:	19db      	adds	r3, r3, r7
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	e09c      	b.n	800245e <UART_SetConfig+0x1fa>
 8002324:	231b      	movs	r3, #27
 8002326:	2218      	movs	r2, #24
 8002328:	189b      	adds	r3, r3, r2
 800232a:	19db      	adds	r3, r3, r7
 800232c:	2202      	movs	r2, #2
 800232e:	701a      	strb	r2, [r3, #0]
 8002330:	e095      	b.n	800245e <UART_SetConfig+0x1fa>
 8002332:	231b      	movs	r3, #27
 8002334:	2218      	movs	r2, #24
 8002336:	189b      	adds	r3, r3, r2
 8002338:	19db      	adds	r3, r3, r7
 800233a:	2204      	movs	r2, #4
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	e08e      	b.n	800245e <UART_SetConfig+0x1fa>
 8002340:	231b      	movs	r3, #27
 8002342:	2218      	movs	r2, #24
 8002344:	189b      	adds	r3, r3, r2
 8002346:	19db      	adds	r3, r3, r7
 8002348:	2208      	movs	r2, #8
 800234a:	701a      	strb	r2, [r3, #0]
 800234c:	e087      	b.n	800245e <UART_SetConfig+0x1fa>
 800234e:	231b      	movs	r3, #27
 8002350:	2218      	movs	r2, #24
 8002352:	189b      	adds	r3, r3, r2
 8002354:	19db      	adds	r3, r3, r7
 8002356:	2210      	movs	r2, #16
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	e080      	b.n	800245e <UART_SetConfig+0x1fa>
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a99      	ldr	r2, [pc, #612]	@ (80025c8 <UART_SetConfig+0x364>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d131      	bne.n	80023ca <UART_SetConfig+0x166>
 8002366:	4b97      	ldr	r3, [pc, #604]	@ (80025c4 <UART_SetConfig+0x360>)
 8002368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236a:	220c      	movs	r2, #12
 800236c:	4013      	ands	r3, r2
 800236e:	2b0c      	cmp	r3, #12
 8002370:	d01d      	beq.n	80023ae <UART_SetConfig+0x14a>
 8002372:	d823      	bhi.n	80023bc <UART_SetConfig+0x158>
 8002374:	2b08      	cmp	r3, #8
 8002376:	d00c      	beq.n	8002392 <UART_SetConfig+0x12e>
 8002378:	d820      	bhi.n	80023bc <UART_SetConfig+0x158>
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <UART_SetConfig+0x120>
 800237e:	2b04      	cmp	r3, #4
 8002380:	d00e      	beq.n	80023a0 <UART_SetConfig+0x13c>
 8002382:	e01b      	b.n	80023bc <UART_SetConfig+0x158>
 8002384:	231b      	movs	r3, #27
 8002386:	2218      	movs	r2, #24
 8002388:	189b      	adds	r3, r3, r2
 800238a:	19db      	adds	r3, r3, r7
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e065      	b.n	800245e <UART_SetConfig+0x1fa>
 8002392:	231b      	movs	r3, #27
 8002394:	2218      	movs	r2, #24
 8002396:	189b      	adds	r3, r3, r2
 8002398:	19db      	adds	r3, r3, r7
 800239a:	2202      	movs	r2, #2
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	e05e      	b.n	800245e <UART_SetConfig+0x1fa>
 80023a0:	231b      	movs	r3, #27
 80023a2:	2218      	movs	r2, #24
 80023a4:	189b      	adds	r3, r3, r2
 80023a6:	19db      	adds	r3, r3, r7
 80023a8:	2204      	movs	r2, #4
 80023aa:	701a      	strb	r2, [r3, #0]
 80023ac:	e057      	b.n	800245e <UART_SetConfig+0x1fa>
 80023ae:	231b      	movs	r3, #27
 80023b0:	2218      	movs	r2, #24
 80023b2:	189b      	adds	r3, r3, r2
 80023b4:	19db      	adds	r3, r3, r7
 80023b6:	2208      	movs	r2, #8
 80023b8:	701a      	strb	r2, [r3, #0]
 80023ba:	e050      	b.n	800245e <UART_SetConfig+0x1fa>
 80023bc:	231b      	movs	r3, #27
 80023be:	2218      	movs	r2, #24
 80023c0:	189b      	adds	r3, r3, r2
 80023c2:	19db      	adds	r3, r3, r7
 80023c4:	2210      	movs	r2, #16
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	e049      	b.n	800245e <UART_SetConfig+0x1fa>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7a      	ldr	r2, [pc, #488]	@ (80025b8 <UART_SetConfig+0x354>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d13e      	bne.n	8002452 <UART_SetConfig+0x1ee>
 80023d4:	4b7b      	ldr	r3, [pc, #492]	@ (80025c4 <UART_SetConfig+0x360>)
 80023d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023d8:	23c0      	movs	r3, #192	@ 0xc0
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	4013      	ands	r3, r2
 80023de:	22c0      	movs	r2, #192	@ 0xc0
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d027      	beq.n	8002436 <UART_SetConfig+0x1d2>
 80023e6:	22c0      	movs	r2, #192	@ 0xc0
 80023e8:	0112      	lsls	r2, r2, #4
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d82a      	bhi.n	8002444 <UART_SetConfig+0x1e0>
 80023ee:	2280      	movs	r2, #128	@ 0x80
 80023f0:	0112      	lsls	r2, r2, #4
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d011      	beq.n	800241a <UART_SetConfig+0x1b6>
 80023f6:	2280      	movs	r2, #128	@ 0x80
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d822      	bhi.n	8002444 <UART_SetConfig+0x1e0>
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d004      	beq.n	800240c <UART_SetConfig+0x1a8>
 8002402:	2280      	movs	r2, #128	@ 0x80
 8002404:	00d2      	lsls	r2, r2, #3
 8002406:	4293      	cmp	r3, r2
 8002408:	d00e      	beq.n	8002428 <UART_SetConfig+0x1c4>
 800240a:	e01b      	b.n	8002444 <UART_SetConfig+0x1e0>
 800240c:	231b      	movs	r3, #27
 800240e:	2218      	movs	r2, #24
 8002410:	189b      	adds	r3, r3, r2
 8002412:	19db      	adds	r3, r3, r7
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
 8002418:	e021      	b.n	800245e <UART_SetConfig+0x1fa>
 800241a:	231b      	movs	r3, #27
 800241c:	2218      	movs	r2, #24
 800241e:	189b      	adds	r3, r3, r2
 8002420:	19db      	adds	r3, r3, r7
 8002422:	2202      	movs	r2, #2
 8002424:	701a      	strb	r2, [r3, #0]
 8002426:	e01a      	b.n	800245e <UART_SetConfig+0x1fa>
 8002428:	231b      	movs	r3, #27
 800242a:	2218      	movs	r2, #24
 800242c:	189b      	adds	r3, r3, r2
 800242e:	19db      	adds	r3, r3, r7
 8002430:	2204      	movs	r2, #4
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e013      	b.n	800245e <UART_SetConfig+0x1fa>
 8002436:	231b      	movs	r3, #27
 8002438:	2218      	movs	r2, #24
 800243a:	189b      	adds	r3, r3, r2
 800243c:	19db      	adds	r3, r3, r7
 800243e:	2208      	movs	r2, #8
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e00c      	b.n	800245e <UART_SetConfig+0x1fa>
 8002444:	231b      	movs	r3, #27
 8002446:	2218      	movs	r2, #24
 8002448:	189b      	adds	r3, r3, r2
 800244a:	19db      	adds	r3, r3, r7
 800244c:	2210      	movs	r2, #16
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	e005      	b.n	800245e <UART_SetConfig+0x1fa>
 8002452:	231b      	movs	r3, #27
 8002454:	2218      	movs	r2, #24
 8002456:	189b      	adds	r3, r3, r2
 8002458:	19db      	adds	r3, r3, r7
 800245a:	2210      	movs	r2, #16
 800245c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a55      	ldr	r2, [pc, #340]	@ (80025b8 <UART_SetConfig+0x354>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d000      	beq.n	800246a <UART_SetConfig+0x206>
 8002468:	e084      	b.n	8002574 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800246a:	231b      	movs	r3, #27
 800246c:	2218      	movs	r2, #24
 800246e:	189b      	adds	r3, r3, r2
 8002470:	19db      	adds	r3, r3, r7
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b08      	cmp	r3, #8
 8002476:	d01d      	beq.n	80024b4 <UART_SetConfig+0x250>
 8002478:	dc20      	bgt.n	80024bc <UART_SetConfig+0x258>
 800247a:	2b04      	cmp	r3, #4
 800247c:	d015      	beq.n	80024aa <UART_SetConfig+0x246>
 800247e:	dc1d      	bgt.n	80024bc <UART_SetConfig+0x258>
 8002480:	2b00      	cmp	r3, #0
 8002482:	d002      	beq.n	800248a <UART_SetConfig+0x226>
 8002484:	2b02      	cmp	r3, #2
 8002486:	d005      	beq.n	8002494 <UART_SetConfig+0x230>
 8002488:	e018      	b.n	80024bc <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800248a:	f7ff fc3d 	bl	8001d08 <HAL_RCC_GetPCLK1Freq>
 800248e:	0003      	movs	r3, r0
 8002490:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002492:	e01c      	b.n	80024ce <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002494:	4b4b      	ldr	r3, [pc, #300]	@ (80025c4 <UART_SetConfig+0x360>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2210      	movs	r2, #16
 800249a:	4013      	ands	r3, r2
 800249c:	d002      	beq.n	80024a4 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800249e:	4b4b      	ldr	r3, [pc, #300]	@ (80025cc <UART_SetConfig+0x368>)
 80024a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80024a2:	e014      	b.n	80024ce <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80024a4:	4b4a      	ldr	r3, [pc, #296]	@ (80025d0 <UART_SetConfig+0x36c>)
 80024a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024a8:	e011      	b.n	80024ce <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024aa:	f7ff fb9d 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 80024ae:	0003      	movs	r3, r0
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024b2:	e00c      	b.n	80024ce <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024b4:	2380      	movs	r3, #128	@ 0x80
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024ba:	e008      	b.n	80024ce <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80024c0:	231a      	movs	r3, #26
 80024c2:	2218      	movs	r2, #24
 80024c4:	189b      	adds	r3, r3, r2
 80024c6:	19db      	adds	r3, r3, r7
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]
        break;
 80024cc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d100      	bne.n	80024d6 <UART_SetConfig+0x272>
 80024d4:	e132      	b.n	800273c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	0013      	movs	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	189b      	adds	r3, r3, r2
 80024e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d305      	bcc.n	80024f2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80024ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d906      	bls.n	8002500 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80024f2:	231a      	movs	r3, #26
 80024f4:	2218      	movs	r2, #24
 80024f6:	189b      	adds	r3, r3, r2
 80024f8:	19db      	adds	r3, r3, r7
 80024fa:	2201      	movs	r2, #1
 80024fc:	701a      	strb	r2, [r3, #0]
 80024fe:	e11d      	b.n	800273c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	6939      	ldr	r1, [r7, #16]
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	000b      	movs	r3, r1
 800250e:	0e1b      	lsrs	r3, r3, #24
 8002510:	0010      	movs	r0, r2
 8002512:	0205      	lsls	r5, r0, #8
 8002514:	431d      	orrs	r5, r3
 8002516:	000b      	movs	r3, r1
 8002518:	021c      	lsls	r4, r3, #8
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	68b8      	ldr	r0, [r7, #8]
 8002528:	68f9      	ldr	r1, [r7, #12]
 800252a:	1900      	adds	r0, r0, r4
 800252c:	4169      	adcs	r1, r5
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	2300      	movs	r3, #0
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f7fd fe70 	bl	8000220 <__aeabi_uldivmod>
 8002540:	0002      	movs	r2, r0
 8002542:	000b      	movs	r3, r1
 8002544:	0013      	movs	r3, r2
 8002546:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002548:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800254a:	23c0      	movs	r3, #192	@ 0xc0
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	429a      	cmp	r2, r3
 8002550:	d309      	bcc.n	8002566 <UART_SetConfig+0x302>
 8002552:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002554:	2380      	movs	r3, #128	@ 0x80
 8002556:	035b      	lsls	r3, r3, #13
 8002558:	429a      	cmp	r2, r3
 800255a:	d204      	bcs.n	8002566 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002562:	60da      	str	r2, [r3, #12]
 8002564:	e0ea      	b.n	800273c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002566:	231a      	movs	r3, #26
 8002568:	2218      	movs	r2, #24
 800256a:	189b      	adds	r3, r3, r2
 800256c:	19db      	adds	r3, r3, r7
 800256e:	2201      	movs	r2, #1
 8002570:	701a      	strb	r2, [r3, #0]
 8002572:	e0e3      	b.n	800273c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	69da      	ldr	r2, [r3, #28]
 8002578:	2380      	movs	r3, #128	@ 0x80
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	429a      	cmp	r2, r3
 800257e:	d000      	beq.n	8002582 <UART_SetConfig+0x31e>
 8002580:	e085      	b.n	800268e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002582:	231b      	movs	r3, #27
 8002584:	2218      	movs	r2, #24
 8002586:	189b      	adds	r3, r3, r2
 8002588:	19db      	adds	r3, r3, r7
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d837      	bhi.n	8002600 <UART_SetConfig+0x39c>
 8002590:	009a      	lsls	r2, r3, #2
 8002592:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <UART_SetConfig+0x370>)
 8002594:	18d3      	adds	r3, r2, r3
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800259a:	f7ff fbb5 	bl	8001d08 <HAL_RCC_GetPCLK1Freq>
 800259e:	0003      	movs	r3, r0
 80025a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025a2:	e036      	b.n	8002612 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025a4:	f7ff fbc6 	bl	8001d34 <HAL_RCC_GetPCLK2Freq>
 80025a8:	0003      	movs	r3, r0
 80025aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025ac:	e031      	b.n	8002612 <UART_SetConfig+0x3ae>
 80025ae:	46c0      	nop			@ (mov r8, r8)
 80025b0:	efff69f3 	.word	0xefff69f3
 80025b4:	ffffcfff 	.word	0xffffcfff
 80025b8:	40004800 	.word	0x40004800
 80025bc:	fffff4ff 	.word	0xfffff4ff
 80025c0:	40013800 	.word	0x40013800
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40004400 	.word	0x40004400
 80025cc:	003d0900 	.word	0x003d0900
 80025d0:	00f42400 	.word	0x00f42400
 80025d4:	08002c8c 	.word	0x08002c8c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025d8:	4b60      	ldr	r3, [pc, #384]	@ (800275c <UART_SetConfig+0x4f8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2210      	movs	r2, #16
 80025de:	4013      	ands	r3, r2
 80025e0:	d002      	beq.n	80025e8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80025e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002760 <UART_SetConfig+0x4fc>)
 80025e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80025e6:	e014      	b.n	8002612 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80025e8:	4b5e      	ldr	r3, [pc, #376]	@ (8002764 <UART_SetConfig+0x500>)
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025ec:	e011      	b.n	8002612 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025ee:	f7ff fafb 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 80025f2:	0003      	movs	r3, r0
 80025f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025f6:	e00c      	b.n	8002612 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025f8:	2380      	movs	r3, #128	@ 0x80
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025fe:	e008      	b.n	8002612 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002604:	231a      	movs	r3, #26
 8002606:	2218      	movs	r2, #24
 8002608:	189b      	adds	r3, r3, r2
 800260a:	19db      	adds	r3, r3, r7
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
        break;
 8002610:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002614:	2b00      	cmp	r3, #0
 8002616:	d100      	bne.n	800261a <UART_SetConfig+0x3b6>
 8002618:	e090      	b.n	800273c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800261a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800261c:	005a      	lsls	r2, r3, #1
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	085b      	lsrs	r3, r3, #1
 8002624:	18d2      	adds	r2, r2, r3
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	0019      	movs	r1, r3
 800262c:	0010      	movs	r0, r2
 800262e:	f7fd fd6b 	bl	8000108 <__udivsi3>
 8002632:	0003      	movs	r3, r0
 8002634:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002638:	2b0f      	cmp	r3, #15
 800263a:	d921      	bls.n	8002680 <UART_SetConfig+0x41c>
 800263c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	025b      	lsls	r3, r3, #9
 8002642:	429a      	cmp	r2, r3
 8002644:	d21c      	bcs.n	8002680 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002648:	b29a      	uxth	r2, r3
 800264a:	200e      	movs	r0, #14
 800264c:	2418      	movs	r4, #24
 800264e:	1903      	adds	r3, r0, r4
 8002650:	19db      	adds	r3, r3, r7
 8002652:	210f      	movs	r1, #15
 8002654:	438a      	bics	r2, r1
 8002656:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265a:	085b      	lsrs	r3, r3, #1
 800265c:	b29b      	uxth	r3, r3
 800265e:	2207      	movs	r2, #7
 8002660:	4013      	ands	r3, r2
 8002662:	b299      	uxth	r1, r3
 8002664:	1903      	adds	r3, r0, r4
 8002666:	19db      	adds	r3, r3, r7
 8002668:	1902      	adds	r2, r0, r4
 800266a:	19d2      	adds	r2, r2, r7
 800266c:	8812      	ldrh	r2, [r2, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	1902      	adds	r2, r0, r4
 8002678:	19d2      	adds	r2, r2, r7
 800267a:	8812      	ldrh	r2, [r2, #0]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	e05d      	b.n	800273c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002680:	231a      	movs	r3, #26
 8002682:	2218      	movs	r2, #24
 8002684:	189b      	adds	r3, r3, r2
 8002686:	19db      	adds	r3, r3, r7
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e056      	b.n	800273c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800268e:	231b      	movs	r3, #27
 8002690:	2218      	movs	r2, #24
 8002692:	189b      	adds	r3, r3, r2
 8002694:	19db      	adds	r3, r3, r7
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b08      	cmp	r3, #8
 800269a:	d822      	bhi.n	80026e2 <UART_SetConfig+0x47e>
 800269c:	009a      	lsls	r2, r3, #2
 800269e:	4b32      	ldr	r3, [pc, #200]	@ (8002768 <UART_SetConfig+0x504>)
 80026a0:	18d3      	adds	r3, r2, r3
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026a6:	f7ff fb2f 	bl	8001d08 <HAL_RCC_GetPCLK1Freq>
 80026aa:	0003      	movs	r3, r0
 80026ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026ae:	e021      	b.n	80026f4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026b0:	f7ff fb40 	bl	8001d34 <HAL_RCC_GetPCLK2Freq>
 80026b4:	0003      	movs	r3, r0
 80026b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026b8:	e01c      	b.n	80026f4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026ba:	4b28      	ldr	r3, [pc, #160]	@ (800275c <UART_SetConfig+0x4f8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2210      	movs	r2, #16
 80026c0:	4013      	ands	r3, r2
 80026c2:	d002      	beq.n	80026ca <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80026c4:	4b26      	ldr	r3, [pc, #152]	@ (8002760 <UART_SetConfig+0x4fc>)
 80026c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80026c8:	e014      	b.n	80026f4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80026ca:	4b26      	ldr	r3, [pc, #152]	@ (8002764 <UART_SetConfig+0x500>)
 80026cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026ce:	e011      	b.n	80026f4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026d0:	f7ff fa8a 	bl	8001be8 <HAL_RCC_GetSysClockFreq>
 80026d4:	0003      	movs	r3, r0
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026d8:	e00c      	b.n	80026f4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026da:	2380      	movs	r3, #128	@ 0x80
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026e0:	e008      	b.n	80026f4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80026e6:	231a      	movs	r3, #26
 80026e8:	2218      	movs	r2, #24
 80026ea:	189b      	adds	r3, r3, r2
 80026ec:	19db      	adds	r3, r3, r7
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
        break;
 80026f2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80026f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d020      	beq.n	800273c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	085a      	lsrs	r2, r3, #1
 8002700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002702:	18d2      	adds	r2, r2, r3
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	0019      	movs	r1, r3
 800270a:	0010      	movs	r0, r2
 800270c:	f7fd fcfc 	bl	8000108 <__udivsi3>
 8002710:	0003      	movs	r3, r0
 8002712:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002716:	2b0f      	cmp	r3, #15
 8002718:	d90a      	bls.n	8002730 <UART_SetConfig+0x4cc>
 800271a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	025b      	lsls	r3, r3, #9
 8002720:	429a      	cmp	r2, r3
 8002722:	d205      	bcs.n	8002730 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002726:	b29a      	uxth	r2, r3
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	e005      	b.n	800273c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002730:	231a      	movs	r3, #26
 8002732:	2218      	movs	r2, #24
 8002734:	189b      	adds	r3, r3, r2
 8002736:	19db      	adds	r3, r3, r7
 8002738:	2201      	movs	r2, #1
 800273a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	2200      	movs	r2, #0
 8002740:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	2200      	movs	r2, #0
 8002746:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002748:	231a      	movs	r3, #26
 800274a:	2218      	movs	r2, #24
 800274c:	189b      	adds	r3, r3, r2
 800274e:	19db      	adds	r3, r3, r7
 8002750:	781b      	ldrb	r3, [r3, #0]
}
 8002752:	0018      	movs	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	b00e      	add	sp, #56	@ 0x38
 8002758:	bdb0      	pop	{r4, r5, r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	40021000 	.word	0x40021000
 8002760:	003d0900 	.word	0x003d0900
 8002764:	00f42400 	.word	0x00f42400
 8002768:	08002cb0 	.word	0x08002cb0

0800276c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	2208      	movs	r2, #8
 800277a:	4013      	ands	r3, r2
 800277c:	d00b      	beq.n	8002796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	4a4a      	ldr	r2, [pc, #296]	@ (80028b0 <UART_AdvFeatureConfig+0x144>)
 8002786:	4013      	ands	r3, r2
 8002788:	0019      	movs	r1, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	2201      	movs	r2, #1
 800279c:	4013      	ands	r3, r2
 800279e:	d00b      	beq.n	80027b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	4a43      	ldr	r2, [pc, #268]	@ (80028b4 <UART_AdvFeatureConfig+0x148>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	0019      	movs	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027bc:	2202      	movs	r2, #2
 80027be:	4013      	ands	r3, r2
 80027c0:	d00b      	beq.n	80027da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4a3b      	ldr	r2, [pc, #236]	@ (80028b8 <UART_AdvFeatureConfig+0x14c>)
 80027ca:	4013      	ands	r3, r2
 80027cc:	0019      	movs	r1, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	2204      	movs	r2, #4
 80027e0:	4013      	ands	r3, r2
 80027e2:	d00b      	beq.n	80027fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4a34      	ldr	r2, [pc, #208]	@ (80028bc <UART_AdvFeatureConfig+0x150>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	0019      	movs	r1, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002800:	2210      	movs	r2, #16
 8002802:	4013      	ands	r3, r2
 8002804:	d00b      	beq.n	800281e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4a2c      	ldr	r2, [pc, #176]	@ (80028c0 <UART_AdvFeatureConfig+0x154>)
 800280e:	4013      	ands	r3, r2
 8002810:	0019      	movs	r1, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002822:	2220      	movs	r2, #32
 8002824:	4013      	ands	r3, r2
 8002826:	d00b      	beq.n	8002840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	4a25      	ldr	r2, [pc, #148]	@ (80028c4 <UART_AdvFeatureConfig+0x158>)
 8002830:	4013      	ands	r3, r2
 8002832:	0019      	movs	r1, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	2240      	movs	r2, #64	@ 0x40
 8002846:	4013      	ands	r3, r2
 8002848:	d01d      	beq.n	8002886 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a1d      	ldr	r2, [pc, #116]	@ (80028c8 <UART_AdvFeatureConfig+0x15c>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002866:	2380      	movs	r3, #128	@ 0x80
 8002868:	035b      	lsls	r3, r3, #13
 800286a:	429a      	cmp	r2, r3
 800286c:	d10b      	bne.n	8002886 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	4a15      	ldr	r2, [pc, #84]	@ (80028cc <UART_AdvFeatureConfig+0x160>)
 8002876:	4013      	ands	r3, r2
 8002878:	0019      	movs	r1, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	430a      	orrs	r2, r1
 8002884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	4013      	ands	r3, r2
 800288e:	d00b      	beq.n	80028a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4a0e      	ldr	r2, [pc, #56]	@ (80028d0 <UART_AdvFeatureConfig+0x164>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	605a      	str	r2, [r3, #4]
  }
}
 80028a8:	46c0      	nop			@ (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	b002      	add	sp, #8
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	ffff7fff 	.word	0xffff7fff
 80028b4:	fffdffff 	.word	0xfffdffff
 80028b8:	fffeffff 	.word	0xfffeffff
 80028bc:	fffbffff 	.word	0xfffbffff
 80028c0:	ffffefff 	.word	0xffffefff
 80028c4:	ffffdfff 	.word	0xffffdfff
 80028c8:	ffefffff 	.word	0xffefffff
 80028cc:	ff9fffff 	.word	0xff9fffff
 80028d0:	fff7ffff 	.word	0xfff7ffff

080028d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b092      	sub	sp, #72	@ 0x48
 80028d8:	af02      	add	r7, sp, #8
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2284      	movs	r2, #132	@ 0x84
 80028e0:	2100      	movs	r1, #0
 80028e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028e4:	f7fe f8a2 	bl	8000a2c <HAL_GetTick>
 80028e8:	0003      	movs	r3, r0
 80028ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2208      	movs	r2, #8
 80028f4:	4013      	ands	r3, r2
 80028f6:	2b08      	cmp	r3, #8
 80028f8:	d12c      	bne.n	8002954 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028fc:	2280      	movs	r2, #128	@ 0x80
 80028fe:	0391      	lsls	r1, r2, #14
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	4a46      	ldr	r2, [pc, #280]	@ (8002a1c <UART_CheckIdleState+0x148>)
 8002904:	9200      	str	r2, [sp, #0]
 8002906:	2200      	movs	r2, #0
 8002908:	f000 f88c 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 800290c:	1e03      	subs	r3, r0, #0
 800290e:	d021      	beq.n	8002954 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002910:	f3ef 8310 	mrs	r3, PRIMASK
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002918:	63bb      	str	r3, [r7, #56]	@ 0x38
 800291a:	2301      	movs	r3, #1
 800291c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002920:	f383 8810 	msr	PRIMASK, r3
}
 8002924:	46c0      	nop			@ (mov r8, r8)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2180      	movs	r1, #128	@ 0x80
 8002932:	438a      	bics	r2, r1
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800293c:	f383 8810 	msr	PRIMASK, r3
}
 8002940:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2220      	movs	r2, #32
 8002946:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2278      	movs	r2, #120	@ 0x78
 800294c:	2100      	movs	r1, #0
 800294e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e05f      	b.n	8002a14 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2204      	movs	r2, #4
 800295c:	4013      	ands	r3, r2
 800295e:	2b04      	cmp	r3, #4
 8002960:	d146      	bne.n	80029f0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002964:	2280      	movs	r2, #128	@ 0x80
 8002966:	03d1      	lsls	r1, r2, #15
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a1c <UART_CheckIdleState+0x148>)
 800296c:	9200      	str	r2, [sp, #0]
 800296e:	2200      	movs	r2, #0
 8002970:	f000 f858 	bl	8002a24 <UART_WaitOnFlagUntilTimeout>
 8002974:	1e03      	subs	r3, r0, #0
 8002976:	d03b      	beq.n	80029f0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002978:	f3ef 8310 	mrs	r3, PRIMASK
 800297c:	60fb      	str	r3, [r7, #12]
  return(result);
 800297e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002980:	637b      	str	r3, [r7, #52]	@ 0x34
 8002982:	2301      	movs	r3, #1
 8002984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f383 8810 	msr	PRIMASK, r3
}
 800298c:	46c0      	nop			@ (mov r8, r8)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4921      	ldr	r1, [pc, #132]	@ (8002a20 <UART_CheckIdleState+0x14c>)
 800299a:	400a      	ands	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f383 8810 	msr	PRIMASK, r3
}
 80029a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029aa:	f3ef 8310 	mrs	r3, PRIMASK
 80029ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80029b0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80029b4:	2301      	movs	r3, #1
 80029b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f383 8810 	msr	PRIMASK, r3
}
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2101      	movs	r1, #1
 80029cc:	438a      	bics	r2, r1
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	f383 8810 	msr	PRIMASK, r3
}
 80029da:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2280      	movs	r2, #128	@ 0x80
 80029e0:	2120      	movs	r1, #32
 80029e2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2278      	movs	r2, #120	@ 0x78
 80029e8:	2100      	movs	r1, #0
 80029ea:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e011      	b.n	8002a14 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2220      	movs	r2, #32
 80029f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2280      	movs	r2, #128	@ 0x80
 80029fa:	2120      	movs	r1, #32
 80029fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2278      	movs	r2, #120	@ 0x78
 8002a0e:	2100      	movs	r1, #0
 8002a10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	0018      	movs	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b010      	add	sp, #64	@ 0x40
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	01ffffff 	.word	0x01ffffff
 8002a20:	fffffedf 	.word	0xfffffedf

08002a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	1dfb      	adds	r3, r7, #7
 8002a32:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a34:	e051      	b.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	d04e      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3c:	f7fd fff6 	bl	8000a2c <HAL_GetTick>
 8002a40:	0002      	movs	r2, r0
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d302      	bcc.n	8002a52 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e051      	b.n	8002afa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d03b      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b80      	cmp	r3, #128	@ 0x80
 8002a66:	d038      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b40      	cmp	r3, #64	@ 0x40
 8002a6c:	d035      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	2208      	movs	r2, #8
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d111      	bne.n	8002aa0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2208      	movs	r2, #8
 8002a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	0018      	movs	r0, r3
 8002a88:	f000 f83c 	bl	8002b04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2284      	movs	r2, #132	@ 0x84
 8002a90:	2108      	movs	r1, #8
 8002a92:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2278      	movs	r2, #120	@ 0x78
 8002a98:	2100      	movs	r1, #0
 8002a9a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e02c      	b.n	8002afa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	69da      	ldr	r2, [r3, #28]
 8002aa6:	2380      	movs	r3, #128	@ 0x80
 8002aa8:	011b      	lsls	r3, r3, #4
 8002aaa:	401a      	ands	r2, r3
 8002aac:	2380      	movs	r3, #128	@ 0x80
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d112      	bne.n	8002ada <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2280      	movs	r2, #128	@ 0x80
 8002aba:	0112      	lsls	r2, r2, #4
 8002abc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f000 f81f 	bl	8002b04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2284      	movs	r2, #132	@ 0x84
 8002aca:	2120      	movs	r1, #32
 8002acc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2278      	movs	r2, #120	@ 0x78
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e00f      	b.n	8002afa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	425a      	negs	r2, r3
 8002aea:	4153      	adcs	r3, r2
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	001a      	movs	r2, r3
 8002af0:	1dfb      	adds	r3, r7, #7
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d09e      	beq.n	8002a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	0018      	movs	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b004      	add	sp, #16
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08e      	sub	sp, #56	@ 0x38
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b10:	617b      	str	r3, [r7, #20]
  return(result);
 8002b12:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b16:	2301      	movs	r3, #1
 8002b18:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	f383 8810 	msr	PRIMASK, r3
}
 8002b20:	46c0      	nop			@ (mov r8, r8)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4926      	ldr	r1, [pc, #152]	@ (8002bc8 <UART_EndRxTransfer+0xc4>)
 8002b2e:	400a      	ands	r2, r1
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	f383 8810 	msr	PRIMASK, r3
}
 8002b3c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b42:	623b      	str	r3, [r7, #32]
  return(result);
 8002b44:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b46:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b48:	2301      	movs	r3, #1
 8002b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	f383 8810 	msr	PRIMASK, r3
}
 8002b52:	46c0      	nop			@ (mov r8, r8)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2101      	movs	r1, #1
 8002b60:	438a      	bics	r2, r1
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6a:	f383 8810 	msr	PRIMASK, r3
}
 8002b6e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d118      	bne.n	8002baa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b78:	f3ef 8310 	mrs	r3, PRIMASK
 8002b7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b7e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b82:	2301      	movs	r3, #1
 8002b84:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f383 8810 	msr	PRIMASK, r3
}
 8002b8c:	46c0      	nop			@ (mov r8, r8)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2110      	movs	r1, #16
 8002b9a:	438a      	bics	r2, r1
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	f383 8810 	msr	PRIMASK, r3
}
 8002ba8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2280      	movs	r2, #128	@ 0x80
 8002bae:	2120      	movs	r1, #32
 8002bb0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002bbe:	46c0      	nop			@ (mov r8, r8)
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	b00e      	add	sp, #56	@ 0x38
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	fffffedf 	.word	0xfffffedf

08002bcc <memset>:
 8002bcc:	0003      	movs	r3, r0
 8002bce:	1882      	adds	r2, r0, r2
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d100      	bne.n	8002bd6 <memset+0xa>
 8002bd4:	4770      	bx	lr
 8002bd6:	7019      	strb	r1, [r3, #0]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	e7f9      	b.n	8002bd0 <memset+0x4>

08002bdc <__libc_init_array>:
 8002bdc:	b570      	push	{r4, r5, r6, lr}
 8002bde:	2600      	movs	r6, #0
 8002be0:	4c0c      	ldr	r4, [pc, #48]	@ (8002c14 <__libc_init_array+0x38>)
 8002be2:	4d0d      	ldr	r5, [pc, #52]	@ (8002c18 <__libc_init_array+0x3c>)
 8002be4:	1b64      	subs	r4, r4, r5
 8002be6:	10a4      	asrs	r4, r4, #2
 8002be8:	42a6      	cmp	r6, r4
 8002bea:	d109      	bne.n	8002c00 <__libc_init_array+0x24>
 8002bec:	2600      	movs	r6, #0
 8002bee:	f000 f819 	bl	8002c24 <_init>
 8002bf2:	4c0a      	ldr	r4, [pc, #40]	@ (8002c1c <__libc_init_array+0x40>)
 8002bf4:	4d0a      	ldr	r5, [pc, #40]	@ (8002c20 <__libc_init_array+0x44>)
 8002bf6:	1b64      	subs	r4, r4, r5
 8002bf8:	10a4      	asrs	r4, r4, #2
 8002bfa:	42a6      	cmp	r6, r4
 8002bfc:	d105      	bne.n	8002c0a <__libc_init_array+0x2e>
 8002bfe:	bd70      	pop	{r4, r5, r6, pc}
 8002c00:	00b3      	lsls	r3, r6, #2
 8002c02:	58eb      	ldr	r3, [r5, r3]
 8002c04:	4798      	blx	r3
 8002c06:	3601      	adds	r6, #1
 8002c08:	e7ee      	b.n	8002be8 <__libc_init_array+0xc>
 8002c0a:	00b3      	lsls	r3, r6, #2
 8002c0c:	58eb      	ldr	r3, [r5, r3]
 8002c0e:	4798      	blx	r3
 8002c10:	3601      	adds	r6, #1
 8002c12:	e7f2      	b.n	8002bfa <__libc_init_array+0x1e>
 8002c14:	08002cdc 	.word	0x08002cdc
 8002c18:	08002cdc 	.word	0x08002cdc
 8002c1c:	08002ce0 	.word	0x08002ce0
 8002c20:	08002cdc 	.word	0x08002cdc

08002c24 <_init>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr

08002c30 <_fini>:
 8002c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c36:	bc08      	pop	{r3}
 8002c38:	469e      	mov	lr, r3
 8002c3a:	4770      	bx	lr
