
_CAN_Rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006948  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08006b18  08006b18  00007b18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f44  08006f44  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f44  08006f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f4c  08006f4c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f4c  08006f4c  00007f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f50  08006f50  00007f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006f54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200001d4  08007128  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  08007128  000083d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a809  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba0  00000000  00000000  00012a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  000145b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b2  00000000  00000000  00014e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000222e3  00000000  00000000  00015532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a3f5  00000000  00000000  00037815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccc9f  00000000  00000000  00041c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e8a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d4  00000000  00000000  0010e8ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00111dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006b00 	.word	0x08006b00

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006b00 	.word	0x08006b00

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE BEGIN PFP */

/* UART printf helper */
static void uart_printf(const char *fmt, ...);
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData);
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000f1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f000 ff5b 	bl	8001dde <HAL_CAN_GetRxMessage>

    float distance;
    memcpy(&distance, rxData, sizeof(float));
 8000f28:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]

    uart_printf("CAN RX  ID: 0x%03X  Distance: %.2f cm\r\n", rxHeader.StdId, distance);
 8000f2e:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000f30:	681c      	ldr	r4, [r3, #0]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb27 	bl	8000588 <__aeabi_f2d>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4621      	mov	r1, r4
 8000f40:	4805      	ldr	r0, [pc, #20]	@ (8000f58 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000f42:	f000 fa07 	bl	8001354 <uart_printf>
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd90      	pop	{r4, r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2000027c 	.word	0x2000027c
 8000f54:	20000260 	.word	0x20000260
 8000f58:	08006b18 	.word	0x08006b18

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000f60:	f000 fc40 	bl	80017e4 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  SystemClock_Config();
 8000f64:	f000 f840 	bl	8000fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize configured peripherals */
  MX_GPIO_Init();
 8000f68:	f000 f950 	bl	800120c <MX_GPIO_Init>
  MX_CAN1_Init();
 8000f6c:	f000 f8a8 	bl	80010c0 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8000f70:	f000 f922 	bl	80011b8 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan1);
 8000f74:	4817      	ldr	r0, [pc, #92]	@ (8000fd4 <main+0x78>)
 8000f76:	f000 fea5 	bl	8001cc4 <HAL_CAN_Start>

  uart_printf("STM32 CAN Receiver ready\r\n");
 8000f7a:	4817      	ldr	r0, [pc, #92]	@ (8000fd8 <main+0x7c>)
 8000f7c:	f000 f9ea 	bl	8001354 <uart_printf>
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8000f80:	4814      	ldr	r0, [pc, #80]	@ (8000fd4 <main+0x78>)
 8000f82:	f000 fe9f 	bl	8001cc4 <HAL_CAN_Start>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d003      	beq.n	8000f94 <main+0x38>
         uart_printf("CAN START ERROR\r\n");
 8000f8c:	4813      	ldr	r0, [pc, #76]	@ (8000fdc <main+0x80>)
 8000f8e:	f000 f9e1 	bl	8001354 <uart_printf>
 8000f92:	e002      	b.n	8000f9a <main+0x3e>
     else
         uart_printf("CAN Started OK\r\n");
 8000f94:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <main+0x84>)
 8000f96:	f000 f9dd 	bl	8001354 <uart_printf>

     // Enable message pending interrupt
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f9a:	2102      	movs	r1, #2
 8000f9c:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <main+0x78>)
 8000f9e:	f001 f840 	bl	8002022 <HAL_CAN_ActivateNotification>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /* CAN Bus-Off detection */
	  if (__HAL_CAN_GET_FLAG(&hcan1, CAN_FLAG_BOF))
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <main+0x78>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d10c      	bne.n	8000fca <main+0x6e>
	     {
	         uart_printf("CAN BUS-OFF detected  resetting CAN...\r\n");
 8000fb0:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <main+0x88>)
 8000fb2:	f000 f9cf 	bl	8001354 <uart_printf>

	         HAL_CAN_Stop(&hcan1);
 8000fb6:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <main+0x78>)
 8000fb8:	f000 fec8 	bl	8001d4c <HAL_CAN_Stop>
	         HAL_CAN_Start(&hcan1);
 8000fbc:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <main+0x78>)
 8000fbe:	f000 fe81 	bl	8001cc4 <HAL_CAN_Start>
	         HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <main+0x78>)
 8000fc6:	f001 f82c 	bl	8002022 <HAL_CAN_ActivateNotification>
	     }

	     HAL_Delay(1000);
 8000fca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fce:	f000 fc7b 	bl	80018c8 <HAL_Delay>
	  if (__HAL_CAN_GET_FLAG(&hcan1, CAN_FLAG_BOF))
 8000fd2:	e7e6      	b.n	8000fa2 <main+0x46>
 8000fd4:	200001f0 	.word	0x200001f0
 8000fd8:	08006b44 	.word	0x08006b44
 8000fdc:	08006b60 	.word	0x08006b60
 8000fe0:	08006b74 	.word	0x08006b74
 8000fe4:	08006b88 	.word	0x08006b88

08000fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b094      	sub	sp, #80	@ 0x50
 8000fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fee:	f107 031c 	add.w	r3, r7, #28
 8000ff2:	2234      	movs	r2, #52	@ 0x34
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f003 fcb4 	bl	8004964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800100c:	2300      	movs	r3, #0
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	4b29      	ldr	r3, [pc, #164]	@ (80010b8 <SystemClock_Config+0xd0>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001014:	4a28      	ldr	r2, [pc, #160]	@ (80010b8 <SystemClock_Config+0xd0>)
 8001016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101a:	6413      	str	r3, [r2, #64]	@ 0x40
 800101c:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <SystemClock_Config+0xd0>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <SystemClock_Config+0xd4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001034:	4a21      	ldr	r2, [pc, #132]	@ (80010bc <SystemClock_Config+0xd4>)
 8001036:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <SystemClock_Config+0xd4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001048:	2302      	movs	r3, #2
 800104a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800104c:	2301      	movs	r3, #1
 800104e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001050:	2310      	movs	r3, #16
 8001052:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001054:	2302      	movs	r3, #2
 8001056:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001058:	2300      	movs	r3, #0
 800105a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800105c:	2308      	movs	r3, #8
 800105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001060:	2360      	movs	r3, #96	@ 0x60
 8001062:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001064:	2302      	movs	r3, #2
 8001066:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001068:	2302      	movs	r3, #2
 800106a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800106c:	2302      	movs	r3, #2
 800106e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001070:	f107 031c 	add.w	r3, r7, #28
 8001074:	4618      	mov	r0, r3
 8001076:	f002 f833 	bl	80030e0 <HAL_RCC_OscConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001080:	f000 f98e 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001084:	230f      	movs	r3, #15
 8001086:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001088:	2302      	movs	r3, #2
 800108a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800108c:	2380      	movs	r3, #128	@ 0x80
 800108e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001094:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	2101      	movs	r1, #1
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 fcd3 	bl	8002a4c <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80010ac:	f000 f978 	bl	80013a0 <Error_Handler>
  }
}
 80010b0:	bf00      	nop
 80010b2:	3750      	adds	r7, #80	@ 0x50
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000

080010c0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	@ 0x28
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_Init 0 */

  /* USER CODE END CAN1_Init 0 */

  hcan1.Instance = CAN1;
 80010c6:	4b39      	ldr	r3, [pc, #228]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010c8:	4a39      	ldr	r2, [pc, #228]	@ (80011b0 <MX_CAN1_Init+0xf0>)
 80010ca:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80010cc:	4b37      	ldr	r3, [pc, #220]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010ce:	2203      	movs	r2, #3
 80010d0:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010d2:	4b36      	ldr	r3, [pc, #216]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010d8:	4b34      	ldr	r3, [pc, #208]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80010de:	4b33      	ldr	r3, [pc, #204]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010e0:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80010e4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80010e6:	4b31      	ldr	r3, [pc, #196]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80010ec:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010ee:	4b2f      	ldr	r3, [pc, #188]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80010f4:	4b2d      	ldr	r3, [pc, #180]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 80010fa:	4b2c      	ldr	r3, [pc, #176]	@ (80011ac <MX_CAN1_Init+0xec>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001100:	4b2a      	ldr	r3, [pc, #168]	@ (80011ac <MX_CAN1_Init+0xec>)
 8001102:	2201      	movs	r2, #1
 8001104:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001106:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <MX_CAN1_Init+0xec>)
 8001108:	2200      	movs	r2, #0
 800110a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800110c:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <MX_CAN1_Init+0xec>)
 800110e:	2201      	movs	r2, #1
 8001110:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001112:	4826      	ldr	r0, [pc, #152]	@ (80011ac <MX_CAN1_Init+0xec>)
 8001114:	f000 fbfc 	bl	8001910 <HAL_CAN_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800111e:	f000 f93f 	bl	80013a0 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  /* Configure a permissive filter: accept all standard IDs */
  CAN_FilterTypeDef filter = {0};
 8001122:	463b      	mov	r3, r7
 8001124:	2228      	movs	r2, #40	@ 0x28
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f003 fc1b 	bl	8004964 <memset>
  filter.FilterIdHigh = (0x123 << 5);
 800112e:	f242 4360 	movw	r3, #9312	@ 0x2460
 8001132:	603b      	str	r3, [r7, #0]
  filter.FilterMaskIdHigh = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
  filter.FilterBank = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800113c:	2300      	movs	r3, #0
 800113e:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001140:	2301      	movs	r3, #1
 8001142:	61fb      	str	r3, [r7, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  filter.FilterActivation = ENABLE;
 8001148:	2301      	movs	r3, #1
 800114a:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 800114c:	463b      	mov	r3, r7
 800114e:	4619      	mov	r1, r3
 8001150:	4816      	ldr	r0, [pc, #88]	@ (80011ac <MX_CAN1_Init+0xec>)
 8001152:	f000 fcd9 	bl	8001b08 <HAL_CAN_ConfigFilter>

  if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK)
 8001156:	463b      	mov	r3, r7
 8001158:	4619      	mov	r1, r3
 800115a:	4814      	ldr	r0, [pc, #80]	@ (80011ac <MX_CAN1_Init+0xec>)
 800115c:	f000 fcd4 	bl	8001b08 <HAL_CAN_ConfigFilter>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_CAN1_Init+0xaa>
  {
    Error_Handler();
 8001166:	f000 f91b 	bl	80013a0 <Error_Handler>
  }

  /* Start CAN peripheral */
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800116a:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_CAN1_Init+0xec>)
 800116c:	f000 fdaa 	bl	8001cc4 <HAL_CAN_Start>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_CAN1_Init+0xba>
  {
    Error_Handler();
 8001176:	f000 f913 	bl	80013a0 <Error_Handler>
  }
  uart_printf("CAN Started OK\r\n");
 800117a:	480e      	ldr	r0, [pc, #56]	@ (80011b4 <MX_CAN1_Init+0xf4>)
 800117c:	f000 f8ea 	bl	8001354 <uart_printf>


  /* Activate notification for message pending in RX FIFO 0 */
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001180:	2102      	movs	r1, #2
 8001182:	480a      	ldr	r0, [pc, #40]	@ (80011ac <MX_CAN1_Init+0xec>)
 8001184:	f000 ff4d 	bl	8002022 <HAL_CAN_ActivateNotification>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_CAN1_Init+0xd2>
  {
    Error_Handler();
 800118e:	f000 f907 	bl	80013a0 <Error_Handler>
  }

  /* Enable NVIC for CAN RX0 interrupt so HAL can call the callback */
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	2014      	movs	r0, #20
 8001198:	f001 fa73 	bl	8002682 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800119c:	2014      	movs	r0, #20
 800119e:	f001 fa8c 	bl	80026ba <HAL_NVIC_EnableIRQ>
  /* USER CODE END CAN1_Init 2 */
}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	@ 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200001f0 	.word	0x200001f0
 80011b0:	40006400 	.word	0x40006400
 80011b4:	08006b74 	.word	0x08006b74

080011b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011be:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_USART3_UART_Init+0x50>)
 80011c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	@ (8001204 <MX_USART3_UART_Init+0x4c>)
 80011f0:	f002 fa14 	bl	800361c <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80011fa:	f000 f8d1 	bl	80013a0 <Error_Handler>
  }
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000218 	.word	0x20000218
 8001208:	40004800 	.word	0x40004800

0800120c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
 8001220:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
 8001226:	4b47      	ldr	r3, [pc, #284]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a46      	ldr	r2, [pc, #280]	@ (8001344 <MX_GPIO_Init+0x138>)
 800122c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b44      	ldr	r3, [pc, #272]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	4b40      	ldr	r3, [pc, #256]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a3f      	ldr	r2, [pc, #252]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b3d      	ldr	r3, [pc, #244]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	4b39      	ldr	r3, [pc, #228]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a38      	ldr	r2, [pc, #224]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001264:	f043 0304 	orr.w	r3, r3, #4
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
 800126a:	4b36      	ldr	r3, [pc, #216]	@ (8001344 <MX_GPIO_Init+0x138>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	4b32      	ldr	r3, [pc, #200]	@ (8001344 <MX_GPIO_Init+0x138>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	4a31      	ldr	r2, [pc, #196]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001280:	f043 0302 	orr.w	r3, r3, #2
 8001284:	6313      	str	r3, [r2, #48]	@ 0x30
 8001286:	4b2f      	ldr	r3, [pc, #188]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	4b2b      	ldr	r3, [pc, #172]	@ (8001344 <MX_GPIO_Init+0x138>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a2a      	ldr	r2, [pc, #168]	@ (8001344 <MX_GPIO_Init+0x138>)
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b28      	ldr	r3, [pc, #160]	@ (8001344 <MX_GPIO_Init+0x138>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2120      	movs	r1, #32
 80012b2:	4825      	ldr	r0, [pc, #148]	@ (8001348 <MX_GPIO_Init+0x13c>)
 80012b4:	f001 fbb0 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2104      	movs	r1, #4
 80012bc:	4823      	ldr	r0, [pc, #140]	@ (800134c <MX_GPIO_Init+0x140>)
 80012be:	f001 fbab 	bl	8002a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 (if present in CubeMX - keep them if used elsewhere) */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012c2:	230c      	movs	r3, #12
 80012c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ce:	2303      	movs	r3, #3
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d2:	2307      	movs	r3, #7
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	481a      	ldr	r0, [pc, #104]	@ (8001348 <MX_GPIO_Init+0x13c>)
 80012de:	f001 fa07 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 (user output - left as in your file) */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012e2:	2320      	movs	r3, #32
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4813      	ldr	r0, [pc, #76]	@ (8001348 <MX_GPIO_Init+0x13c>)
 80012fa:	f001 f9f9 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 (LED / user output) */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012fe:	2304      	movs	r3, #4
 8001300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001302:	2301      	movs	r3, #1
 8001304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	2300      	movs	r3, #0
 800130c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	4619      	mov	r1, r3
 8001314:	480d      	ldr	r0, [pc, #52]	@ (800134c <MX_GPIO_Init+0x140>)
 8001316:	f001 f9eb 	bl	80026f0 <HAL_GPIO_Init>

  /* Configure CAN1 RX/TX pins PB8/PB9 (AF9) */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800131a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800131e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800132c:	2309      	movs	r3, #9
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4619      	mov	r1, r3
 8001336:	4806      	ldr	r0, [pc, #24]	@ (8001350 <MX_GPIO_Init+0x144>)
 8001338:	f001 f9da 	bl	80026f0 <HAL_GPIO_Init>
}
 800133c:	bf00      	nop
 800133e:	3728      	adds	r7, #40	@ 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40023800 	.word	0x40023800
 8001348:	40020000 	.word	0x40020000
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40020400 	.word	0x40020400

08001354 <uart_printf>:



/* UART helper (printf style) */
static void uart_printf(const char *fmt, ...)
{
 8001354:	b40f      	push	{r0, r1, r2, r3}
 8001356:	b580      	push	{r7, lr}
 8001358:	b0a2      	sub	sp, #136	@ 0x88
 800135a:	af00      	add	r7, sp, #0
  char buf[128];
  va_list args;
  va_start(args, fmt);
 800135c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001360:	607b      	str	r3, [r7, #4]
  vsnprintf(buf, sizeof(buf), fmt, args);
 8001362:	f107 0008 	add.w	r0, r7, #8
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800136c:	2180      	movs	r1, #128	@ 0x80
 800136e:	f003 faeb 	bl	8004948 <vsniprintf>
  va_end(args);
  HAL_UART_Transmit(&huart3, (uint8_t *)buf, strlen(buf), HAL_MAX_DELAY);
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4618      	mov	r0, r3
 8001378:	f7fe ff9a 	bl	80002b0 <strlen>
 800137c:	4603      	mov	r3, r0
 800137e:	b29a      	uxth	r2, r3
 8001380:	f107 0108 	add.w	r1, r7, #8
 8001384:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <uart_printf+0x48>)
 800138a:	f002 f997 	bl	80036bc <HAL_UART_Transmit>
}
 800138e:	bf00      	nop
 8001390:	3788      	adds	r7, #136	@ 0x88
 8001392:	46bd      	mov	sp, r7
 8001394:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001398:	b004      	add	sp, #16
 800139a:	4770      	bx	lr
 800139c:	20000218 	.word	0x20000218

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <Error_Handler+0x8>

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ba:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c2:	4b0d      	ldr	r3, [pc, #52]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ea:	2007      	movs	r0, #7
 80013ec:	f001 f93e 	bl	800266c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800

080013fc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	@ 0x28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a1d      	ldr	r2, [pc, #116]	@ (8001490 <HAL_CAN_MspInit+0x94>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d134      	bne.n	8001488 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b1c      	ldr	r3, [pc, #112]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001426:	4a1b      	ldr	r2, [pc, #108]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 8001428:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800142c:	6413      	str	r3, [r2, #64]	@ 0x40
 800142e:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	4b15      	ldr	r3, [pc, #84]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	4a14      	ldr	r2, [pc, #80]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	6313      	str	r3, [r2, #48]	@ 0x30
 800144a:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <HAL_CAN_MspInit+0x98>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001456:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800145a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001468:	2309      	movs	r3, #9
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	4809      	ldr	r0, [pc, #36]	@ (8001498 <HAL_CAN_MspInit+0x9c>)
 8001474:	f001 f93c 	bl	80026f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001478:	2200      	movs	r2, #0
 800147a:	2100      	movs	r1, #0
 800147c:	2014      	movs	r0, #20
 800147e:	f001 f900 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001482:	2014      	movs	r0, #20
 8001484:	f001 f919 	bl	80026ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001488:	bf00      	nop
 800148a:	3728      	adds	r7, #40	@ 0x28
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40006400 	.word	0x40006400
 8001494:	40023800 	.word	0x40023800
 8001498:	40020400 	.word	0x40020400

0800149c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a28      	ldr	r2, [pc, #160]	@ (800155c <HAL_UART_MspInit+0xc0>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d14a      	bne.n	8001554 <HAL_UART_MspInit+0xb8>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b27      	ldr	r3, [pc, #156]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a26      	ldr	r2, [pc, #152]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b24      	ldr	r3, [pc, #144]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a18      	ldr	r2, [pc, #96]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <HAL_UART_MspInit+0xc4>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC5     ------> USART3_RX
    PB10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001512:	2320      	movs	r3, #32
 8001514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	2302      	movs	r3, #2
 8001518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001522:	2307      	movs	r3, #7
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	480d      	ldr	r0, [pc, #52]	@ (8001564 <HAL_UART_MspInit+0xc8>)
 800152e:	f001 f8df 	bl	80026f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001532:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001544:	2307      	movs	r3, #7
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4806      	ldr	r0, [pc, #24]	@ (8001568 <HAL_UART_MspInit+0xcc>)
 8001550:	f001 f8ce 	bl	80026f0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001554:	bf00      	nop
 8001556:	3728      	adds	r7, #40	@ 0x28
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40004800 	.word	0x40004800
 8001560:	40023800 	.word	0x40023800
 8001564:	40020800 	.word	0x40020800
 8001568:	40020400 	.word	0x40020400

0800156c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <NMI_Handler+0x4>

08001574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <MemManage_Handler+0x4>

08001584 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <UsageFault_Handler+0x4>

08001594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c2:	f000 f961 	bl	8001888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80015d0:	4802      	ldr	r0, [pc, #8]	@ (80015dc <CAN1_RX0_IRQHandler+0x10>)
 80015d2:	f000 fd4c 	bl	800206e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200001f0 	.word	0x200001f0

080015e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return 1;
 80015e4:	2301      	movs	r3, #1
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_kill>:

int _kill(int pid, int sig)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015fa:	f003 fa05 	bl	8004a08 <__errno>
 80015fe:	4603      	mov	r3, r0
 8001600:	2216      	movs	r2, #22
 8001602:	601a      	str	r2, [r3, #0]
  return -1;
 8001604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001608:	4618      	mov	r0, r3
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <_exit>:

void _exit (int status)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001618:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ffe7 	bl	80015f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001622:	bf00      	nop
 8001624:	e7fd      	b.n	8001622 <_exit+0x12>

08001626 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	e00a      	b.n	800164e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001638:	f3af 8000 	nop.w
 800163c:	4601      	mov	r1, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1c5a      	adds	r2, r3, #1
 8001642:	60ba      	str	r2, [r7, #8]
 8001644:	b2ca      	uxtb	r2, r1
 8001646:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	3301      	adds	r3, #1
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	697a      	ldr	r2, [r7, #20]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	429a      	cmp	r2, r3
 8001654:	dbf0      	blt.n	8001638 <_read+0x12>
  }

  return len;
 8001656:	687b      	ldr	r3, [r7, #4]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	e009      	b.n	8001686 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1c5a      	adds	r2, r3, #1
 8001676:	60ba      	str	r2, [r7, #8]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	3301      	adds	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	429a      	cmp	r2, r3
 800168c:	dbf1      	blt.n	8001672 <_write+0x12>
  }
  return len;
 800168e:	687b      	ldr	r3, [r7, #4]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <_close>:

int _close(int file)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016c0:	605a      	str	r2, [r3, #4]
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <_isatty>:

int _isatty(int file)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016d8:	2301      	movs	r3, #1
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b085      	sub	sp, #20
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <_sbrk+0x5c>)
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <_sbrk+0x60>)
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <_sbrk+0x64>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <_sbrk+0x68>)
 8001720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	429a      	cmp	r2, r3
 800172e:	d207      	bcs.n	8001740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001730:	f003 f96a 	bl	8004a08 <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	220c      	movs	r2, #12
 8001738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173e:	e009      	b.n	8001754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <_sbrk+0x64>)
 8001750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20020000 	.word	0x20020000
 8001760:	00000400 	.word	0x00000400
 8001764:	20000284 	.word	0x20000284
 8001768:	200003d8 	.word	0x200003d8

0800176c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <SystemInit+0x20>)
 8001772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <SystemInit+0x20>)
 8001778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800177c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001794:	f7ff ffea 	bl	800176c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001798:	480c      	ldr	r0, [pc, #48]	@ (80017cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800179a:	490d      	ldr	r1, [pc, #52]	@ (80017d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017b0:	4c0a      	ldr	r4, [pc, #40]	@ (80017dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017be:	f003 f929 	bl	8004a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c2:	f7ff fbcb 	bl	8000f5c <main>
  bx  lr    
 80017c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017d4:	08006f54 	.word	0x08006f54
  ldr r2, =_sbss
 80017d8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017dc:	200003d8 	.word	0x200003d8

080017e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e0:	e7fe      	b.n	80017e0 <ADC_IRQHandler>
	...

080017e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001824 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001824 <HAL_Init+0x40>)
 80017ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <HAL_Init+0x40>)
 80017fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001800:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <HAL_Init+0x40>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a07      	ldr	r2, [pc, #28]	@ (8001824 <HAL_Init+0x40>)
 8001806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180c:	2003      	movs	r0, #3
 800180e:	f000 ff2d 	bl	800266c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001812:	2000      	movs	r0, #0
 8001814:	f000 f808 	bl	8001828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001818:	f7ff fdc8 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023c00 	.word	0x40023c00

08001828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001830:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_InitTick+0x54>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_InitTick+0x58>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4619      	mov	r1, r3
 800183a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800183e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001842:	fbb2 f3f3 	udiv	r3, r2, r3
 8001846:	4618      	mov	r0, r3
 8001848:	f000 ff45 	bl	80026d6 <HAL_SYSTICK_Config>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e00e      	b.n	8001874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d80a      	bhi.n	8001872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800185c:	2200      	movs	r2, #0
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001864:	f000 ff0d 	bl	8002682 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001868:	4a06      	ldr	r2, [pc, #24]	@ (8001884 <HAL_InitTick+0x5c>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	e000      	b.n	8001874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000000 	.word	0x20000000
 8001880:	20000008 	.word	0x20000008
 8001884:	20000004 	.word	0x20000004

08001888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800188c:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <HAL_IncTick+0x20>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <HAL_IncTick+0x24>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4413      	add	r3, r2
 8001898:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <HAL_IncTick+0x24>)
 800189a:	6013      	str	r3, [r2, #0]
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	20000008 	.word	0x20000008
 80018ac:	20000288 	.word	0x20000288

080018b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return uwTick;
 80018b4:	4b03      	ldr	r3, [pc, #12]	@ (80018c4 <HAL_GetTick+0x14>)
 80018b6:	681b      	ldr	r3, [r3, #0]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000288 	.word	0x20000288

080018c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018d0:	f7ff ffee 	bl	80018b0 <HAL_GetTick>
 80018d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018e0:	d005      	beq.n	80018ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_Delay+0x44>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	461a      	mov	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4413      	add	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ee:	bf00      	nop
 80018f0:	f7ff ffde 	bl	80018b0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d8f7      	bhi.n	80018f0 <HAL_Delay+0x28>
  {
  }
}
 8001900:	bf00      	nop
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000008 	.word	0x20000008

08001910 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e0ed      	b.n	8001afe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d102      	bne.n	8001934 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff fd64 	bl	80013fc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f042 0201 	orr.w	r2, r2, #1
 8001942:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001944:	f7ff ffb4 	bl	80018b0 <HAL_GetTick>
 8001948:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800194a:	e012      	b.n	8001972 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800194c:	f7ff ffb0 	bl	80018b0 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b0a      	cmp	r3, #10
 8001958:	d90b      	bls.n	8001972 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2205      	movs	r2, #5
 800196a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e0c5      	b.n	8001afe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b00      	cmp	r3, #0
 800197e:	d0e5      	beq.n	800194c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 0202 	bic.w	r2, r2, #2
 800198e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001990:	f7ff ff8e 	bl	80018b0 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001996:	e012      	b.n	80019be <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001998:	f7ff ff8a 	bl	80018b0 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b0a      	cmp	r3, #10
 80019a4:	d90b      	bls.n	80019be <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2205      	movs	r2, #5
 80019b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e09f      	b.n	8001afe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e5      	bne.n	8001998 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	7e1b      	ldrb	r3, [r3, #24]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d108      	bne.n	80019e6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	e007      	b.n	80019f6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	7e5b      	ldrb	r3, [r3, #25]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d108      	bne.n	8001a10 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	e007      	b.n	8001a20 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7e9b      	ldrb	r3, [r3, #26]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d108      	bne.n	8001a3a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0220 	orr.w	r2, r2, #32
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	e007      	b.n	8001a4a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 0220 	bic.w	r2, r2, #32
 8001a48:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	7edb      	ldrb	r3, [r3, #27]
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d108      	bne.n	8001a64 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f022 0210 	bic.w	r2, r2, #16
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	e007      	b.n	8001a74 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0210 	orr.w	r2, r2, #16
 8001a72:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	7f1b      	ldrb	r3, [r3, #28]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d108      	bne.n	8001a8e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f042 0208 	orr.w	r2, r2, #8
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	e007      	b.n	8001a9e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f022 0208 	bic.w	r2, r2, #8
 8001a9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	7f5b      	ldrb	r3, [r3, #29]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d108      	bne.n	8001ab8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f042 0204 	orr.w	r2, r2, #4
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e007      	b.n	8001ac8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0204 	bic.w	r2, r2, #4
 8001ac6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	695b      	ldr	r3, [r3, #20]
 8001adc:	ea42 0103 	orr.w	r1, r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	1e5a      	subs	r2, r3, #1
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b087      	sub	sp, #28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b18:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d003      	beq.n	8001b28 <HAL_CAN_ConfigFilter+0x20>
 8001b20:	7dfb      	ldrb	r3, [r7, #23]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	f040 80be 	bne.w	8001ca4 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001b28:	4b65      	ldr	r3, [pc, #404]	@ (8001cc0 <HAL_CAN_ConfigFilter+0x1b8>)
 8001b2a:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b32:	f043 0201 	orr.w	r2, r3, #1
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b42:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	021b      	lsls	r3, r3, #8
 8001b58:	431a      	orrs	r2, r3
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	f003 031f 	and.w	r3, r3, #31
 8001b68:	2201      	movs	r2, #1
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d123      	bne.n	8001bd2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	401a      	ands	r2, r3
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bac:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	3248      	adds	r2, #72	@ 0x48
 8001bb2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bc6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001bc8:	6939      	ldr	r1, [r7, #16]
 8001bca:	3348      	adds	r3, #72	@ 0x48
 8001bcc:	00db      	lsls	r3, r3, #3
 8001bce:	440b      	add	r3, r1
 8001bd0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d122      	bne.n	8001c20 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	431a      	orrs	r2, r3
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001bfa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	3248      	adds	r2, #72	@ 0x48
 8001c00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c16:	6939      	ldr	r1, [r7, #16]
 8001c18:	3348      	adds	r3, #72	@ 0x48
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	440b      	add	r3, r1
 8001c1e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d109      	bne.n	8001c3c <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	43db      	mvns	r3, r3
 8001c32:	401a      	ands	r2, r3
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001c3a:	e007      	b.n	8001c4c <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	431a      	orrs	r2, r3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d109      	bne.n	8001c68 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	401a      	ands	r2, r3
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001c66:	e007      	b.n	8001c78 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d107      	bne.n	8001c90 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001c96:	f023 0201 	bic.w	r2, r3, #1
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e006      	b.n	8001cb2 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
  }
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	371c      	adds	r7, #28
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40006400 	.word	0x40006400

08001cc4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d12e      	bne.n	8001d36 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0201 	bic.w	r2, r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001cf0:	f7ff fdde 	bl	80018b0 <HAL_GetTick>
 8001cf4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001cf6:	e012      	b.n	8001d1e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cf8:	f7ff fdda 	bl	80018b0 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b0a      	cmp	r3, #10
 8001d04:	d90b      	bls.n	8001d1e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2205      	movs	r2, #5
 8001d16:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e012      	b.n	8001d44 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1e5      	bne.n	8001cf8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e006      	b.n	8001d44 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
  }
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d133      	bne.n	8001dc8 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 0201 	orr.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d70:	f7ff fd9e 	bl	80018b0 <HAL_GetTick>
 8001d74:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d76:	e012      	b.n	8001d9e <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d78:	f7ff fd9a 	bl	80018b0 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b0a      	cmp	r3, #10
 8001d84:	d90b      	bls.n	8001d9e <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2205      	movs	r2, #5
 8001d96:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e01b      	b.n	8001dd6 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0e5      	beq.n	8001d78 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f022 0202 	bic.w	r2, r2, #2
 8001dba:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e006      	b.n	8001dd6 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dcc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
  }
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001dde:	b480      	push	{r7}
 8001de0:	b087      	sub	sp, #28
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d003      	beq.n	8001e02 <HAL_CAN_GetRxMessage+0x24>
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	f040 8103 	bne.w	8002008 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10e      	bne.n	8001e26 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d116      	bne.n	8001e44 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e0f7      	b.n	8002016 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	f003 0303 	and.w	r3, r3, #3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d107      	bne.n	8001e44 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0e8      	b.n	8002016 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	331b      	adds	r3, #27
 8001e4c:	011b      	lsls	r3, r3, #4
 8001e4e:	4413      	add	r3, r2
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0204 	and.w	r2, r3, #4
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	331b      	adds	r3, #27
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	4413      	add	r3, r2
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	0d5b      	lsrs	r3, r3, #21
 8001e72:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	e00b      	b.n	8001e94 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	331b      	adds	r3, #27
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	4413      	add	r3, r2
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	08db      	lsrs	r3, r3, #3
 8001e8c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	331b      	adds	r3, #27
 8001e9c:	011b      	lsls	r3, r3, #4
 8001e9e:	4413      	add	r3, r2
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0202 	and.w	r2, r3, #2
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	331b      	adds	r3, #27
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	4413      	add	r3, r2
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2208      	movs	r2, #8
 8001ec6:	611a      	str	r2, [r3, #16]
 8001ec8:	e00b      	b.n	8001ee2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	331b      	adds	r3, #27
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	4413      	add	r3, r2
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 020f 	and.w	r2, r3, #15
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	331b      	adds	r3, #27
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	4413      	add	r3, r2
 8001eee:	3304      	adds	r3, #4
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	0a1b      	lsrs	r3, r3, #8
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	331b      	adds	r3, #27
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	4413      	add	r3, r2
 8001f06:	3304      	adds	r3, #4
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	0c1b      	lsrs	r3, r3, #16
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	4413      	add	r3, r2
 8001f32:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	0a1a      	lsrs	r2, r3, #8
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	0c1a      	lsrs	r2, r3, #16
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	3302      	adds	r3, #2
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	4413      	add	r3, r2
 8001f66:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	0e1a      	lsrs	r2, r3, #24
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	3303      	adds	r3, #3
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	0a1a      	lsrs	r2, r3, #8
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	3305      	adds	r3, #5
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	4413      	add	r3, r2
 8001fb2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0c1a      	lsrs	r2, r3, #16
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	3306      	adds	r3, #6
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	011b      	lsls	r3, r3, #4
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	0e1a      	lsrs	r2, r3, #24
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	3307      	adds	r3, #7
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d108      	bne.n	8001ff4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f042 0220 	orr.w	r2, r2, #32
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	e007      	b.n	8002004 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	691a      	ldr	r2, [r3, #16]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0220 	orr.w	r2, r2, #32
 8002002:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	e006      	b.n	8002016 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
  }
}
 8002016:	4618      	mov	r0, r3
 8002018:	371c      	adds	r7, #28
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002022:	b480      	push	{r7}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
 800202a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002032:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002034:	7bfb      	ldrb	r3, [r7, #15]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d002      	beq.n	8002040 <HAL_CAN_ActivateNotification+0x1e>
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	2b02      	cmp	r3, #2
 800203e:	d109      	bne.n	8002054 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6959      	ldr	r1, [r3, #20]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	e006      	b.n	8002062 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002058:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
  }
}
 8002062:	4618      	mov	r0, r3
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b08a      	sub	sp, #40	@ 0x28
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d07c      	beq.n	80021ae <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d023      	beq.n	8002106 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2201      	movs	r2, #1
 80020c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f983 	bl	80023dc <HAL_CAN_TxMailbox0CompleteCallback>
 80020d6:	e016      	b.n	8002106 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d004      	beq.n	80020ec <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80020e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ea:	e00c      	b.n	8002106 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d004      	beq.n	8002100 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020fe:	e002      	b.n	8002106 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 f989 	bl	8002418 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d024      	beq.n	800215a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002118:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002120:	2b00      	cmp	r3, #0
 8002122:	d003      	beq.n	800212c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f963 	bl	80023f0 <HAL_CAN_TxMailbox1CompleteCallback>
 800212a:	e016      	b.n	800215a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002132:	2b00      	cmp	r3, #0
 8002134:	d004      	beq.n	8002140 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002138:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
 800213e:	e00c      	b.n	800215a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002146:	2b00      	cmp	r3, #0
 8002148:	d004      	beq.n	8002154 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
 8002152:	e002      	b.n	800215a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f969 	bl	800242c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d024      	beq.n	80021ae <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800216c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f943 	bl	8002404 <HAL_CAN_TxMailbox2CompleteCallback>
 800217e:	e016      	b.n	80021ae <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
 8002192:	e00c      	b.n	80021ae <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d004      	beq.n	80021a8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80021a6:	e002      	b.n	80021ae <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f949 	bl	8002440 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00c      	beq.n	80021d2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d007      	beq.n	80021d2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2210      	movs	r2, #16
 80021d0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00b      	beq.n	80021f4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d006      	beq.n	80021f4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2208      	movs	r2, #8
 80021ec:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f930 	bl	8002454 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d009      	beq.n	8002212 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	2b00      	cmp	r3, #0
 800220a:	d002      	beq.n	8002212 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7fe fe81 	bl	8000f14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002212:	6a3b      	ldr	r3, [r7, #32]
 8002214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00c      	beq.n	8002236 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	f003 0310 	and.w	r3, r3, #16
 8002222:	2b00      	cmp	r3, #0
 8002224:	d007      	beq.n	8002236 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800222c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2210      	movs	r2, #16
 8002234:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00b      	beq.n	8002258 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d006      	beq.n	8002258 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2208      	movs	r2, #8
 8002250:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f912 	bl	800247c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	2b00      	cmp	r3, #0
 8002260:	d009      	beq.n	8002276 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d002      	beq.n	8002276 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 f8f9 	bl	8002468 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002276:	6a3b      	ldr	r3, [r7, #32]
 8002278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00b      	beq.n	8002298 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d006      	beq.n	8002298 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2210      	movs	r2, #16
 8002290:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f8fc 	bl	8002490 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002298:	6a3b      	ldr	r3, [r7, #32]
 800229a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00b      	beq.n	80022ba <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d006      	beq.n	80022ba <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2208      	movs	r2, #8
 80022b2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f8f5 	bl	80024a4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d07b      	beq.n	80023bc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d072      	beq.n	80023b4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022ce:	6a3b      	ldr	r3, [r7, #32]
 80022d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d008      	beq.n	80022ea <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80022e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80022fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002300:	f043 0302 	orr.w	r3, r3, #2
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002306:	6a3b      	ldr	r3, [r7, #32]
 8002308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230c:	2b00      	cmp	r3, #0
 800230e:	d008      	beq.n	8002322 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800231a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002322:	6a3b      	ldr	r3, [r7, #32]
 8002324:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002328:	2b00      	cmp	r3, #0
 800232a:	d043      	beq.n	80023b4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002332:	2b00      	cmp	r3, #0
 8002334:	d03e      	beq.n	80023b4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800233c:	2b60      	cmp	r3, #96	@ 0x60
 800233e:	d02b      	beq.n	8002398 <HAL_CAN_IRQHandler+0x32a>
 8002340:	2b60      	cmp	r3, #96	@ 0x60
 8002342:	d82e      	bhi.n	80023a2 <HAL_CAN_IRQHandler+0x334>
 8002344:	2b50      	cmp	r3, #80	@ 0x50
 8002346:	d022      	beq.n	800238e <HAL_CAN_IRQHandler+0x320>
 8002348:	2b50      	cmp	r3, #80	@ 0x50
 800234a:	d82a      	bhi.n	80023a2 <HAL_CAN_IRQHandler+0x334>
 800234c:	2b40      	cmp	r3, #64	@ 0x40
 800234e:	d019      	beq.n	8002384 <HAL_CAN_IRQHandler+0x316>
 8002350:	2b40      	cmp	r3, #64	@ 0x40
 8002352:	d826      	bhi.n	80023a2 <HAL_CAN_IRQHandler+0x334>
 8002354:	2b30      	cmp	r3, #48	@ 0x30
 8002356:	d010      	beq.n	800237a <HAL_CAN_IRQHandler+0x30c>
 8002358:	2b30      	cmp	r3, #48	@ 0x30
 800235a:	d822      	bhi.n	80023a2 <HAL_CAN_IRQHandler+0x334>
 800235c:	2b10      	cmp	r3, #16
 800235e:	d002      	beq.n	8002366 <HAL_CAN_IRQHandler+0x2f8>
 8002360:	2b20      	cmp	r3, #32
 8002362:	d005      	beq.n	8002370 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002364:	e01d      	b.n	80023a2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800236e:	e019      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	f043 0310 	orr.w	r3, r3, #16
 8002376:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002378:	e014      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800237a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237c:	f043 0320 	orr.w	r3, r3, #32
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002382:	e00f      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800238c:	e00a      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800238e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002394:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002396:	e005      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80023a0:	e000      	b.n	80023a4 <HAL_CAN_IRQHandler+0x336>
            break;
 80023a2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699a      	ldr	r2, [r3, #24]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80023b2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2204      	movs	r2, #4
 80023ba:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80023bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d008      	beq.n	80023d4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c8:	431a      	orrs	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f872 	bl	80024b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	@ 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e8:	4013      	ands	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fe:	4a04      	ldr	r2, [pc, #16]	@ (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	60d3      	str	r3, [r2, #12]
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002518:	4b04      	ldr	r3, [pc, #16]	@ (800252c <__NVIC_GetPriorityGrouping+0x18>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	0a1b      	lsrs	r3, r3, #8
 800251e:	f003 0307 	and.w	r3, r3, #7
}
 8002522:	4618      	mov	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	2b00      	cmp	r3, #0
 8002540:	db0b      	blt.n	800255a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	4907      	ldr	r1, [pc, #28]	@ (8002568 <__NVIC_EnableIRQ+0x38>)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	2001      	movs	r0, #1
 8002552:	fa00 f202 	lsl.w	r2, r0, r2
 8002556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000e100 	.word	0xe000e100

0800256c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db0a      	blt.n	8002596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	490c      	ldr	r1, [pc, #48]	@ (80025b8 <__NVIC_SetPriority+0x4c>)
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	0112      	lsls	r2, r2, #4
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	440b      	add	r3, r1
 8002590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002594:	e00a      	b.n	80025ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4908      	ldr	r1, [pc, #32]	@ (80025bc <__NVIC_SetPriority+0x50>)
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	3b04      	subs	r3, #4
 80025a4:	0112      	lsls	r2, r2, #4
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	440b      	add	r3, r1
 80025aa:	761a      	strb	r2, [r3, #24]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000e100 	.word	0xe000e100
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	@ 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f1c3 0307 	rsb	r3, r3, #7
 80025da:	2b04      	cmp	r3, #4
 80025dc:	bf28      	it	cs
 80025de:	2304      	movcs	r3, #4
 80025e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3304      	adds	r3, #4
 80025e6:	2b06      	cmp	r3, #6
 80025e8:	d902      	bls.n	80025f0 <NVIC_EncodePriority+0x30>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3b03      	subs	r3, #3
 80025ee:	e000      	b.n	80025f2 <NVIC_EncodePriority+0x32>
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	401a      	ands	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002608:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	43d9      	mvns	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	4313      	orrs	r3, r2
         );
}
 800261a:	4618      	mov	r0, r3
 800261c:	3724      	adds	r7, #36	@ 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002638:	d301      	bcc.n	800263e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800263a:	2301      	movs	r3, #1
 800263c:	e00f      	b.n	800265e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263e:	4a0a      	ldr	r2, [pc, #40]	@ (8002668 <SysTick_Config+0x40>)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002646:	210f      	movs	r1, #15
 8002648:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800264c:	f7ff ff8e 	bl	800256c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <SysTick_Config+0x40>)
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002656:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <SysTick_Config+0x40>)
 8002658:	2207      	movs	r2, #7
 800265a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	e000e010 	.word	0xe000e010

0800266c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ff29 	bl	80024cc <__NVIC_SetPriorityGrouping>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002694:	f7ff ff3e 	bl	8002514 <__NVIC_GetPriorityGrouping>
 8002698:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	68b9      	ldr	r1, [r7, #8]
 800269e:	6978      	ldr	r0, [r7, #20]
 80026a0:	f7ff ff8e 	bl	80025c0 <NVIC_EncodePriority>
 80026a4:	4602      	mov	r2, r0
 80026a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026aa:	4611      	mov	r1, r2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff5d 	bl	800256c <__NVIC_SetPriority>
}
 80026b2:	bf00      	nop
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	4603      	mov	r3, r0
 80026c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff31 	bl	8002530 <__NVIC_EnableIRQ>
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff ffa2 	bl	8002628 <SysTick_Config>
 80026e4:	4603      	mov	r3, r0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b089      	sub	sp, #36	@ 0x24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026fe:	2300      	movs	r3, #0
 8002700:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	e165      	b.n	80029d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	429a      	cmp	r2, r3
 8002726:	f040 8154 	bne.w	80029d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0303 	and.w	r3, r3, #3
 8002732:	2b01      	cmp	r3, #1
 8002734:	d005      	beq.n	8002742 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800273e:	2b02      	cmp	r3, #2
 8002740:	d130      	bne.n	80027a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	2203      	movs	r2, #3
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002778:	2201      	movs	r2, #1
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 0201 	and.w	r2, r3, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d017      	beq.n	80027e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	2203      	movs	r2, #3
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d123      	bne.n	8002834 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	08da      	lsrs	r2, r3, #3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3208      	adds	r2, #8
 80027f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	220f      	movs	r2, #15
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	08da      	lsrs	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3208      	adds	r2, #8
 800282e:	69b9      	ldr	r1, [r7, #24]
 8002830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	2203      	movs	r2, #3
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	4013      	ands	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 0203 	and.w	r2, r3, #3
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 80ae 	beq.w	80029d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b5d      	ldr	r3, [pc, #372]	@ (80029f0 <HAL_GPIO_Init+0x300>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	4a5c      	ldr	r2, [pc, #368]	@ (80029f0 <HAL_GPIO_Init+0x300>)
 8002880:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002884:	6453      	str	r3, [r2, #68]	@ 0x44
 8002886:	4b5a      	ldr	r3, [pc, #360]	@ (80029f0 <HAL_GPIO_Init+0x300>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002892:	4a58      	ldr	r2, [pc, #352]	@ (80029f4 <HAL_GPIO_Init+0x304>)
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	220f      	movs	r2, #15
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4f      	ldr	r2, [pc, #316]	@ (80029f8 <HAL_GPIO_Init+0x308>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d025      	beq.n	800290a <HAL_GPIO_Init+0x21a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4e      	ldr	r2, [pc, #312]	@ (80029fc <HAL_GPIO_Init+0x30c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01f      	beq.n	8002906 <HAL_GPIO_Init+0x216>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a00 <HAL_GPIO_Init+0x310>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d019      	beq.n	8002902 <HAL_GPIO_Init+0x212>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4c      	ldr	r2, [pc, #304]	@ (8002a04 <HAL_GPIO_Init+0x314>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d013      	beq.n	80028fe <HAL_GPIO_Init+0x20e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002a08 <HAL_GPIO_Init+0x318>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00d      	beq.n	80028fa <HAL_GPIO_Init+0x20a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4a      	ldr	r2, [pc, #296]	@ (8002a0c <HAL_GPIO_Init+0x31c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d007      	beq.n	80028f6 <HAL_GPIO_Init+0x206>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a49      	ldr	r2, [pc, #292]	@ (8002a10 <HAL_GPIO_Init+0x320>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d101      	bne.n	80028f2 <HAL_GPIO_Init+0x202>
 80028ee:	2306      	movs	r3, #6
 80028f0:	e00c      	b.n	800290c <HAL_GPIO_Init+0x21c>
 80028f2:	2307      	movs	r3, #7
 80028f4:	e00a      	b.n	800290c <HAL_GPIO_Init+0x21c>
 80028f6:	2305      	movs	r3, #5
 80028f8:	e008      	b.n	800290c <HAL_GPIO_Init+0x21c>
 80028fa:	2304      	movs	r3, #4
 80028fc:	e006      	b.n	800290c <HAL_GPIO_Init+0x21c>
 80028fe:	2303      	movs	r3, #3
 8002900:	e004      	b.n	800290c <HAL_GPIO_Init+0x21c>
 8002902:	2302      	movs	r3, #2
 8002904:	e002      	b.n	800290c <HAL_GPIO_Init+0x21c>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_GPIO_Init+0x21c>
 800290a:	2300      	movs	r3, #0
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	f002 0203 	and.w	r2, r2, #3
 8002912:	0092      	lsls	r2, r2, #2
 8002914:	4093      	lsls	r3, r2
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4313      	orrs	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800291c:	4935      	ldr	r1, [pc, #212]	@ (80029f4 <HAL_GPIO_Init+0x304>)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800292a:	4b3a      	ldr	r3, [pc, #232]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800294e:	4a31      	ldr	r2, [pc, #196]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002954:	4b2f      	ldr	r3, [pc, #188]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	43db      	mvns	r3, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4013      	ands	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002978:	4a26      	ldr	r2, [pc, #152]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800297e:	4b25      	ldr	r3, [pc, #148]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029cc:	4a11      	ldr	r2, [pc, #68]	@ (8002a14 <HAL_GPIO_Init+0x324>)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3301      	adds	r3, #1
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	2b0f      	cmp	r3, #15
 80029dc:	f67f ae96 	bls.w	800270c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3724      	adds	r7, #36	@ 0x24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40013800 	.word	0x40013800
 80029f8:	40020000 	.word	0x40020000
 80029fc:	40020400 	.word	0x40020400
 8002a00:	40020800 	.word	0x40020800
 8002a04:	40020c00 	.word	0x40020c00
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40021400 	.word	0x40021400
 8002a10:	40021800 	.word	0x40021800
 8002a14:	40013c00 	.word	0x40013c00

08002a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	807b      	strh	r3, [r7, #2]
 8002a24:	4613      	mov	r3, r2
 8002a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a28:	787b      	ldrb	r3, [r7, #1]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a2e:	887a      	ldrh	r2, [r7, #2]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a34:	e003      	b.n	8002a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a36:	887b      	ldrh	r3, [r7, #2]
 8002a38:	041a      	lsls	r2, r3, #16
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	619a      	str	r2, [r3, #24]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e0cc      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a60:	4b68      	ldr	r3, [pc, #416]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 030f 	and.w	r3, r3, #15
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d90c      	bls.n	8002a88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6e:	4b65      	ldr	r3, [pc, #404]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a76:	4b63      	ldr	r3, [pc, #396]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0b8      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d020      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d005      	beq.n	8002aac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002aa0:	4b59      	ldr	r3, [pc, #356]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	4a58      	ldr	r2, [pc, #352]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002aaa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab8:	4b53      	ldr	r3, [pc, #332]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	4a52      	ldr	r2, [pc, #328]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ac2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac4:	4b50      	ldr	r3, [pc, #320]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	494d      	ldr	r1, [pc, #308]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d044      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d107      	bne.n	8002afa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	4b47      	ldr	r3, [pc, #284]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d119      	bne.n	8002b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e07f      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d003      	beq.n	8002b0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d107      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b0a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d109      	bne.n	8002b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e06f      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e067      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b2a:	4b37      	ldr	r3, [pc, #220]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f023 0203 	bic.w	r2, r3, #3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	4934      	ldr	r1, [pc, #208]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b3c:	f7fe feb8 	bl	80018b0 <HAL_GetTick>
 8002b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b42:	e00a      	b.n	8002b5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b44:	f7fe feb4 	bl	80018b0 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e04f      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 020c 	and.w	r2, r3, #12
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d1eb      	bne.n	8002b44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b6c:	4b25      	ldr	r3, [pc, #148]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d20c      	bcs.n	8002b94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b7a:	4b22      	ldr	r3, [pc, #136]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b20      	ldr	r3, [pc, #128]	@ (8002c04 <HAL_RCC_ClockConfig+0x1b8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e032      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d008      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ba0:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	4916      	ldr	r1, [pc, #88]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bbe:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	490e      	ldr	r1, [pc, #56]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bd2:	f000 f855 	bl	8002c80 <HAL_RCC_GetSysClockFreq>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_RCC_ClockConfig+0x1bc>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	490a      	ldr	r1, [pc, #40]	@ (8002c0c <HAL_RCC_ClockConfig+0x1c0>)
 8002be4:	5ccb      	ldrb	r3, [r1, r3]
 8002be6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bea:	4a09      	ldr	r2, [pc, #36]	@ (8002c10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_ClockConfig+0x1c8>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fe fe18 	bl	8001828 <HAL_InitTick>

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40023c00 	.word	0x40023c00
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	08006bb4 	.word	0x08006bb4
 8002c10:	20000000 	.word	0x20000000
 8002c14:	20000004 	.word	0x20000004

08002c18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c1c:	4b03      	ldr	r3, [pc, #12]	@ (8002c2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000000 	.word	0x20000000

08002c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c34:	f7ff fff0 	bl	8002c18 <HAL_RCC_GetHCLKFreq>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	0a9b      	lsrs	r3, r3, #10
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	4903      	ldr	r1, [pc, #12]	@ (8002c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c46:	5ccb      	ldrb	r3, [r1, r3]
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40023800 	.word	0x40023800
 8002c54:	08006bc4 	.word	0x08006bc4

08002c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c5c:	f7ff ffdc 	bl	8002c18 <HAL_RCC_GetHCLKFreq>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	0b5b      	lsrs	r3, r3, #13
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	4903      	ldr	r1, [pc, #12]	@ (8002c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c6e:	5ccb      	ldrb	r3, [r1, r3]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	08006bc4 	.word	0x08006bc4

08002c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c84:	b0ae      	sub	sp, #184	@ 0xb8
 8002c86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ca6:	4bcb      	ldr	r3, [pc, #812]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b0c      	cmp	r3, #12
 8002cb0:	f200 8206 	bhi.w	80030c0 <HAL_RCC_GetSysClockFreq+0x440>
 8002cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cbc <HAL_RCC_GetSysClockFreq+0x3c>)
 8002cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cba:	bf00      	nop
 8002cbc:	08002cf1 	.word	0x08002cf1
 8002cc0:	080030c1 	.word	0x080030c1
 8002cc4:	080030c1 	.word	0x080030c1
 8002cc8:	080030c1 	.word	0x080030c1
 8002ccc:	08002cf9 	.word	0x08002cf9
 8002cd0:	080030c1 	.word	0x080030c1
 8002cd4:	080030c1 	.word	0x080030c1
 8002cd8:	080030c1 	.word	0x080030c1
 8002cdc:	08002d01 	.word	0x08002d01
 8002ce0:	080030c1 	.word	0x080030c1
 8002ce4:	080030c1 	.word	0x080030c1
 8002ce8:	080030c1 	.word	0x080030c1
 8002cec:	08002ef1 	.word	0x08002ef1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cf0:	4bb9      	ldr	r3, [pc, #740]	@ (8002fd8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cf6:	e1e7      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cf8:	4bb8      	ldr	r3, [pc, #736]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x35c>)
 8002cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cfe:	e1e3      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d00:	4bb4      	ldr	r3, [pc, #720]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d0c:	4bb1      	ldr	r3, [pc, #708]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d071      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d18:	4bae      	ldr	r3, [pc, #696]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d24:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002d28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d34:	2300      	movs	r3, #0
 8002d36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d3e:	4622      	mov	r2, r4
 8002d40:	462b      	mov	r3, r5
 8002d42:	f04f 0000 	mov.w	r0, #0
 8002d46:	f04f 0100 	mov.w	r1, #0
 8002d4a:	0159      	lsls	r1, r3, #5
 8002d4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d50:	0150      	lsls	r0, r2, #5
 8002d52:	4602      	mov	r2, r0
 8002d54:	460b      	mov	r3, r1
 8002d56:	4621      	mov	r1, r4
 8002d58:	1a51      	subs	r1, r2, r1
 8002d5a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002d5c:	4629      	mov	r1, r5
 8002d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8002d62:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002d70:	4649      	mov	r1, r9
 8002d72:	018b      	lsls	r3, r1, #6
 8002d74:	4641      	mov	r1, r8
 8002d76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d7a:	4641      	mov	r1, r8
 8002d7c:	018a      	lsls	r2, r1, #6
 8002d7e:	4641      	mov	r1, r8
 8002d80:	1a51      	subs	r1, r2, r1
 8002d82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d84:	4649      	mov	r1, r9
 8002d86:	eb63 0301 	sbc.w	r3, r3, r1
 8002d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002d98:	4649      	mov	r1, r9
 8002d9a:	00cb      	lsls	r3, r1, #3
 8002d9c:	4641      	mov	r1, r8
 8002d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002da2:	4641      	mov	r1, r8
 8002da4:	00ca      	lsls	r2, r1, #3
 8002da6:	4610      	mov	r0, r2
 8002da8:	4619      	mov	r1, r3
 8002daa:	4603      	mov	r3, r0
 8002dac:	4622      	mov	r2, r4
 8002dae:	189b      	adds	r3, r3, r2
 8002db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002db2:	462b      	mov	r3, r5
 8002db4:	460a      	mov	r2, r1
 8002db6:	eb42 0303 	adc.w	r3, r2, r3
 8002dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	f04f 0300 	mov.w	r3, #0
 8002dc4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002dc8:	4629      	mov	r1, r5
 8002dca:	024b      	lsls	r3, r1, #9
 8002dcc:	4621      	mov	r1, r4
 8002dce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dd2:	4621      	mov	r1, r4
 8002dd4:	024a      	lsls	r2, r1, #9
 8002dd6:	4610      	mov	r0, r2
 8002dd8:	4619      	mov	r1, r3
 8002dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002de4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002de8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002dec:	f7fd fefc 	bl	8000be8 <__aeabi_uldivmod>
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4613      	mov	r3, r2
 8002df6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dfa:	e067      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfc:	4b75      	ldr	r3, [pc, #468]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	099b      	lsrs	r3, r3, #6
 8002e02:	2200      	movs	r2, #0
 8002e04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e08:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002e0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e16:	2300      	movs	r3, #0
 8002e18:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002e1a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002e1e:	4622      	mov	r2, r4
 8002e20:	462b      	mov	r3, r5
 8002e22:	f04f 0000 	mov.w	r0, #0
 8002e26:	f04f 0100 	mov.w	r1, #0
 8002e2a:	0159      	lsls	r1, r3, #5
 8002e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e30:	0150      	lsls	r0, r2, #5
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4621      	mov	r1, r4
 8002e38:	1a51      	subs	r1, r2, r1
 8002e3a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002e3c:	4629      	mov	r1, r5
 8002e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002e50:	4649      	mov	r1, r9
 8002e52:	018b      	lsls	r3, r1, #6
 8002e54:	4641      	mov	r1, r8
 8002e56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e5a:	4641      	mov	r1, r8
 8002e5c:	018a      	lsls	r2, r1, #6
 8002e5e:	4641      	mov	r1, r8
 8002e60:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e64:	4649      	mov	r1, r9
 8002e66:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e76:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e7e:	4692      	mov	sl, r2
 8002e80:	469b      	mov	fp, r3
 8002e82:	4623      	mov	r3, r4
 8002e84:	eb1a 0303 	adds.w	r3, sl, r3
 8002e88:	623b      	str	r3, [r7, #32]
 8002e8a:	462b      	mov	r3, r5
 8002e8c:	eb4b 0303 	adc.w	r3, fp, r3
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	f04f 0300 	mov.w	r3, #0
 8002e9a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	028b      	lsls	r3, r1, #10
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	028a      	lsls	r2, r1, #10
 8002eac:	4610      	mov	r0, r2
 8002eae:	4619      	mov	r1, r3
 8002eb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002eb8:	677a      	str	r2, [r7, #116]	@ 0x74
 8002eba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002ebe:	f7fd fe93 	bl	8000be8 <__aeabi_uldivmod>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ecc:	4b41      	ldr	r3, [pc, #260]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	0c1b      	lsrs	r3, r3, #16
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002ede:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ee2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eee:	e0eb      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ef0:	4b38      	ldr	r3, [pc, #224]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002efc:	4b35      	ldr	r3, [pc, #212]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d06b      	beq.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f08:	4b32      	ldr	r3, [pc, #200]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	099b      	lsrs	r3, r3, #6
 8002f0e:	2200      	movs	r2, #0
 8002f10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f20:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002f24:	4622      	mov	r2, r4
 8002f26:	462b      	mov	r3, r5
 8002f28:	f04f 0000 	mov.w	r0, #0
 8002f2c:	f04f 0100 	mov.w	r1, #0
 8002f30:	0159      	lsls	r1, r3, #5
 8002f32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f36:	0150      	lsls	r0, r2, #5
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4621      	mov	r1, r4
 8002f3e:	1a51      	subs	r1, r2, r1
 8002f40:	61b9      	str	r1, [r7, #24]
 8002f42:	4629      	mov	r1, r5
 8002f44:	eb63 0301 	sbc.w	r3, r3, r1
 8002f48:	61fb      	str	r3, [r7, #28]
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002f56:	4659      	mov	r1, fp
 8002f58:	018b      	lsls	r3, r1, #6
 8002f5a:	4651      	mov	r1, sl
 8002f5c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f60:	4651      	mov	r1, sl
 8002f62:	018a      	lsls	r2, r1, #6
 8002f64:	4651      	mov	r1, sl
 8002f66:	ebb2 0801 	subs.w	r8, r2, r1
 8002f6a:	4659      	mov	r1, fp
 8002f6c:	eb63 0901 	sbc.w	r9, r3, r1
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f84:	4690      	mov	r8, r2
 8002f86:	4699      	mov	r9, r3
 8002f88:	4623      	mov	r3, r4
 8002f8a:	eb18 0303 	adds.w	r3, r8, r3
 8002f8e:	613b      	str	r3, [r7, #16]
 8002f90:	462b      	mov	r3, r5
 8002f92:	eb49 0303 	adc.w	r3, r9, r3
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	024b      	lsls	r3, r1, #9
 8002fa8:	4621      	mov	r1, r4
 8002faa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fae:	4621      	mov	r1, r4
 8002fb0:	024a      	lsls	r2, r1, #9
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fba:	2200      	movs	r2, #0
 8002fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fbe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002fc0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002fc4:	f7fd fe10 	bl	8000be8 <__aeabi_uldivmod>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4613      	mov	r3, r2
 8002fce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fd2:	e065      	b.n	80030a0 <HAL_RCC_GetSysClockFreq+0x420>
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	00f42400 	.word	0x00f42400
 8002fdc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	099b      	lsrs	r3, r3, #6
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	4611      	mov	r1, r2
 8002fec:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ff0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ff6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002ffa:	4642      	mov	r2, r8
 8002ffc:	464b      	mov	r3, r9
 8002ffe:	f04f 0000 	mov.w	r0, #0
 8003002:	f04f 0100 	mov.w	r1, #0
 8003006:	0159      	lsls	r1, r3, #5
 8003008:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800300c:	0150      	lsls	r0, r2, #5
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4641      	mov	r1, r8
 8003014:	1a51      	subs	r1, r2, r1
 8003016:	60b9      	str	r1, [r7, #8]
 8003018:	4649      	mov	r1, r9
 800301a:	eb63 0301 	sbc.w	r3, r3, r1
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800302c:	4659      	mov	r1, fp
 800302e:	018b      	lsls	r3, r1, #6
 8003030:	4651      	mov	r1, sl
 8003032:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003036:	4651      	mov	r1, sl
 8003038:	018a      	lsls	r2, r1, #6
 800303a:	4651      	mov	r1, sl
 800303c:	1a54      	subs	r4, r2, r1
 800303e:	4659      	mov	r1, fp
 8003040:	eb63 0501 	sbc.w	r5, r3, r1
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	00eb      	lsls	r3, r5, #3
 800304e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003052:	00e2      	lsls	r2, r4, #3
 8003054:	4614      	mov	r4, r2
 8003056:	461d      	mov	r5, r3
 8003058:	4643      	mov	r3, r8
 800305a:	18e3      	adds	r3, r4, r3
 800305c:	603b      	str	r3, [r7, #0]
 800305e:	464b      	mov	r3, r9
 8003060:	eb45 0303 	adc.w	r3, r5, r3
 8003064:	607b      	str	r3, [r7, #4]
 8003066:	f04f 0200 	mov.w	r2, #0
 800306a:	f04f 0300 	mov.w	r3, #0
 800306e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003072:	4629      	mov	r1, r5
 8003074:	028b      	lsls	r3, r1, #10
 8003076:	4621      	mov	r1, r4
 8003078:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800307c:	4621      	mov	r1, r4
 800307e:	028a      	lsls	r2, r1, #10
 8003080:	4610      	mov	r0, r2
 8003082:	4619      	mov	r1, r3
 8003084:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003088:	2200      	movs	r2, #0
 800308a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800308c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800308e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003092:	f7fd fda9 	bl	8000be8 <__aeabi_uldivmod>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4613      	mov	r3, r2
 800309c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80030a0:	4b0d      	ldr	r3, [pc, #52]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0x458>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	0f1b      	lsrs	r3, r3, #28
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80030ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80030b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030be:	e003      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x45c>)
 80030c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	37b8      	adds	r7, #184	@ 0xb8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	00f42400 	.word	0x00f42400

080030e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e28d      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 8083 	beq.w	8003206 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003100:	4b94      	ldr	r3, [pc, #592]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 030c 	and.w	r3, r3, #12
 8003108:	2b04      	cmp	r3, #4
 800310a:	d019      	beq.n	8003140 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800310c:	4b91      	ldr	r3, [pc, #580]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 030c 	and.w	r3, r3, #12
        || \
 8003114:	2b08      	cmp	r3, #8
 8003116:	d106      	bne.n	8003126 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003118:	4b8e      	ldr	r3, [pc, #568]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003120:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003124:	d00c      	beq.n	8003140 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003126:	4b8b      	ldr	r3, [pc, #556]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800312e:	2b0c      	cmp	r3, #12
 8003130:	d112      	bne.n	8003158 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003132:	4b88      	ldr	r3, [pc, #544]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800313a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800313e:	d10b      	bne.n	8003158 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	4b84      	ldr	r3, [pc, #528]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d05b      	beq.n	8003204 <HAL_RCC_OscConfig+0x124>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d157      	bne.n	8003204 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e25a      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003160:	d106      	bne.n	8003170 <HAL_RCC_OscConfig+0x90>
 8003162:	4b7c      	ldr	r3, [pc, #496]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7b      	ldr	r2, [pc, #492]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003168:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	e01d      	b.n	80031ac <HAL_RCC_OscConfig+0xcc>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0xb4>
 800317a:	4b76      	ldr	r3, [pc, #472]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a75      	ldr	r2, [pc, #468]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003180:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	4b73      	ldr	r3, [pc, #460]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a72      	ldr	r2, [pc, #456]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0xcc>
 8003194:	4b6f      	ldr	r3, [pc, #444]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a6e      	ldr	r2, [pc, #440]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800319a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80031a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7fe fb7c 	bl	80018b0 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031bc:	f7fe fb78 	bl	80018b0 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	@ 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e21f      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ce:	4b61      	ldr	r3, [pc, #388]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0xdc>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7fe fb68 	bl	80018b0 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e4:	f7fe fb64 	bl	80018b0 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	@ 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e20b      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f6:	4b57      	ldr	r3, [pc, #348]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x104>
 8003202:	e000      	b.n	8003206 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d06f      	beq.n	80032f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003212:	4b50      	ldr	r3, [pc, #320]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b00      	cmp	r3, #0
 800321c:	d017      	beq.n	800324e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800321e:	4b4d      	ldr	r3, [pc, #308]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
        || \
 8003226:	2b08      	cmp	r3, #8
 8003228:	d105      	bne.n	8003236 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800322a:	4b4a      	ldr	r3, [pc, #296]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003236:	4b47      	ldr	r3, [pc, #284]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800323e:	2b0c      	cmp	r3, #12
 8003240:	d11c      	bne.n	800327c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003242:	4b44      	ldr	r3, [pc, #272]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d116      	bne.n	800327c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324e:	4b41      	ldr	r3, [pc, #260]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_RCC_OscConfig+0x186>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d001      	beq.n	8003266 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e1d3      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003266:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4937      	ldr	r1, [pc, #220]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003276:	4313      	orrs	r3, r2
 8003278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327a:	e03a      	b.n	80032f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d020      	beq.n	80032c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003284:	4b34      	ldr	r3, [pc, #208]	@ (8003358 <HAL_RCC_OscConfig+0x278>)
 8003286:	2201      	movs	r2, #1
 8003288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328a:	f7fe fb11 	bl	80018b0 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003292:	f7fe fb0d 	bl	80018b0 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e1b4      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4b28      	ldr	r3, [pc, #160]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4925      	ldr	r1, [pc, #148]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	600b      	str	r3, [r1, #0]
 80032c4:	e015      	b.n	80032f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c6:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <HAL_RCC_OscConfig+0x278>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fe faf0 	bl	80018b0 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7fe faec 	bl	80018b0 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e193      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d036      	beq.n	800336c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d016      	beq.n	8003334 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003306:	4b15      	ldr	r3, [pc, #84]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003308:	2201      	movs	r2, #1
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330c:	f7fe fad0 	bl	80018b0 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fe facc 	bl	80018b0 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e173      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003326:	4b0b      	ldr	r3, [pc, #44]	@ (8003354 <HAL_RCC_OscConfig+0x274>)
 8003328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0x234>
 8003332:	e01b      	b.n	800336c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003334:	4b09      	ldr	r3, [pc, #36]	@ (800335c <HAL_RCC_OscConfig+0x27c>)
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333a:	f7fe fab9 	bl	80018b0 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	e00e      	b.n	8003360 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003342:	f7fe fab5 	bl	80018b0 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d907      	bls.n	8003360 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e15c      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
 8003354:	40023800 	.word	0x40023800
 8003358:	42470000 	.word	0x42470000
 800335c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003360:	4b8a      	ldr	r3, [pc, #552]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003362:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1ea      	bne.n	8003342 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 8097 	beq.w	80034a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800337a:	2300      	movs	r3, #0
 800337c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800337e:	4b83      	ldr	r3, [pc, #524]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10f      	bne.n	80033aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	4b7f      	ldr	r3, [pc, #508]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	4a7e      	ldr	r2, [pc, #504]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003398:	6413      	str	r3, [r2, #64]	@ 0x40
 800339a:	4b7c      	ldr	r3, [pc, #496]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a6:	2301      	movs	r3, #1
 80033a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033aa:	4b79      	ldr	r3, [pc, #484]	@ (8003590 <HAL_RCC_OscConfig+0x4b0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d118      	bne.n	80033e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033b6:	4b76      	ldr	r3, [pc, #472]	@ (8003590 <HAL_RCC_OscConfig+0x4b0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a75      	ldr	r2, [pc, #468]	@ (8003590 <HAL_RCC_OscConfig+0x4b0>)
 80033bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c2:	f7fe fa75 	bl	80018b0 <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c8:	e008      	b.n	80033dc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ca:	f7fe fa71 	bl	80018b0 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d901      	bls.n	80033dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e118      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033dc:	4b6c      	ldr	r3, [pc, #432]	@ (8003590 <HAL_RCC_OscConfig+0x4b0>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0f0      	beq.n	80033ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d106      	bne.n	80033fe <HAL_RCC_OscConfig+0x31e>
 80033f0:	4b66      	ldr	r3, [pc, #408]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	4a65      	ldr	r2, [pc, #404]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033fc:	e01c      	b.n	8003438 <HAL_RCC_OscConfig+0x358>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2b05      	cmp	r3, #5
 8003404:	d10c      	bne.n	8003420 <HAL_RCC_OscConfig+0x340>
 8003406:	4b61      	ldr	r3, [pc, #388]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340a:	4a60      	ldr	r2, [pc, #384]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 800340c:	f043 0304 	orr.w	r3, r3, #4
 8003410:	6713      	str	r3, [r2, #112]	@ 0x70
 8003412:	4b5e      	ldr	r3, [pc, #376]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003416:	4a5d      	ldr	r2, [pc, #372]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003418:	f043 0301 	orr.w	r3, r3, #1
 800341c:	6713      	str	r3, [r2, #112]	@ 0x70
 800341e:	e00b      	b.n	8003438 <HAL_RCC_OscConfig+0x358>
 8003420:	4b5a      	ldr	r3, [pc, #360]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003424:	4a59      	ldr	r2, [pc, #356]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003426:	f023 0301 	bic.w	r3, r3, #1
 800342a:	6713      	str	r3, [r2, #112]	@ 0x70
 800342c:	4b57      	ldr	r3, [pc, #348]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 800342e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003430:	4a56      	ldr	r2, [pc, #344]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d015      	beq.n	800346c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003440:	f7fe fa36 	bl	80018b0 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003446:	e00a      	b.n	800345e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003448:	f7fe fa32 	bl	80018b0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e0d7      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345e:	4b4b      	ldr	r3, [pc, #300]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0ee      	beq.n	8003448 <HAL_RCC_OscConfig+0x368>
 800346a:	e014      	b.n	8003496 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7fe fa20 	bl	80018b0 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003472:	e00a      	b.n	800348a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003474:	f7fe fa1c 	bl	80018b0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003482:	4293      	cmp	r3, r2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e0c1      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800348a:	4b40      	ldr	r3, [pc, #256]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 800348c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1ee      	bne.n	8003474 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003496:	7dfb      	ldrb	r3, [r7, #23]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d105      	bne.n	80034a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349c:	4b3b      	ldr	r3, [pc, #236]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	4a3a      	ldr	r2, [pc, #232]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 80034a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80ad 	beq.w	800360c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034b2:	4b36      	ldr	r3, [pc, #216]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 030c 	and.w	r3, r3, #12
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d060      	beq.n	8003580 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d145      	bne.n	8003552 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c6:	4b33      	ldr	r3, [pc, #204]	@ (8003594 <HAL_RCC_OscConfig+0x4b4>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034cc:	f7fe f9f0 	bl	80018b0 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d4:	f7fe f9ec 	bl	80018b0 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e093      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e6:	4b29      	ldr	r3, [pc, #164]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f0      	bne.n	80034d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69da      	ldr	r2, [r3, #28]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	085b      	lsrs	r3, r3, #1
 800350a:	3b01      	subs	r3, #1
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	061b      	lsls	r3, r3, #24
 8003516:	431a      	orrs	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351c:	071b      	lsls	r3, r3, #28
 800351e:	491b      	ldr	r1, [pc, #108]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003520:	4313      	orrs	r3, r2
 8003522:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003524:	4b1b      	ldr	r3, [pc, #108]	@ (8003594 <HAL_RCC_OscConfig+0x4b4>)
 8003526:	2201      	movs	r2, #1
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800352a:	f7fe f9c1 	bl	80018b0 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003532:	f7fe f9bd 	bl	80018b0 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e064      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003544:	4b11      	ldr	r3, [pc, #68]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f0      	beq.n	8003532 <HAL_RCC_OscConfig+0x452>
 8003550:	e05c      	b.n	800360c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003552:	4b10      	ldr	r3, [pc, #64]	@ (8003594 <HAL_RCC_OscConfig+0x4b4>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe f9aa 	bl	80018b0 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fe f9a6 	bl	80018b0 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e04d      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003572:	4b06      	ldr	r3, [pc, #24]	@ (800358c <HAL_RCC_OscConfig+0x4ac>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x480>
 800357e:	e045      	b.n	800360c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d107      	bne.n	8003598 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e040      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
 800358c:	40023800 	.word	0x40023800
 8003590:	40007000 	.word	0x40007000
 8003594:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003598:	4b1f      	ldr	r3, [pc, #124]	@ (8003618 <HAL_RCC_OscConfig+0x538>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d030      	beq.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d129      	bne.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035be:	429a      	cmp	r2, r3
 80035c0:	d122      	bne.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035c8:	4013      	ands	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d119      	bne.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035de:	085b      	lsrs	r3, r3, #1
 80035e0:	3b01      	subs	r3, #1
 80035e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d10f      	bne.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d107      	bne.n	8003608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800

0800361c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e042      	b.n	80036b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d106      	bne.n	8003648 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fd ff2a 	bl	800149c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2224      	movs	r2, #36	@ 0x24
 800364c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800365e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f973 	bl	800394c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003674:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003684:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003694:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2220      	movs	r2, #32
 80036a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	@ 0x28
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	603b      	str	r3, [r7, #0]
 80036c8:	4613      	mov	r3, r2
 80036ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b20      	cmp	r3, #32
 80036da:	d175      	bne.n	80037c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <HAL_UART_Transmit+0x2c>
 80036e2:	88fb      	ldrh	r3, [r7, #6]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e06e      	b.n	80037ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2221      	movs	r2, #33	@ 0x21
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036fa:	f7fe f8d9 	bl	80018b0 <HAL_GetTick>
 80036fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	88fa      	ldrh	r2, [r7, #6]
 8003704:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	88fa      	ldrh	r2, [r7, #6]
 800370a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003714:	d108      	bne.n	8003728 <HAL_UART_Transmit+0x6c>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d104      	bne.n	8003728 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800371e:	2300      	movs	r3, #0
 8003720:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	61bb      	str	r3, [r7, #24]
 8003726:	e003      	b.n	8003730 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800372c:	2300      	movs	r3, #0
 800372e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003730:	e02e      	b.n	8003790 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	2200      	movs	r2, #0
 800373a:	2180      	movs	r1, #128	@ 0x80
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 f848 	bl	80037d2 <UART_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2220      	movs	r2, #32
 800374c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e03a      	b.n	80037ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10b      	bne.n	8003772 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003768:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	3302      	adds	r3, #2
 800376e:	61bb      	str	r3, [r7, #24]
 8003770:	e007      	b.n	8003782 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	781a      	ldrb	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	3301      	adds	r3, #1
 8003780:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003786:	b29b      	uxth	r3, r3
 8003788:	3b01      	subs	r3, #1
 800378a:	b29a      	uxth	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1cb      	bne.n	8003732 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2200      	movs	r2, #0
 80037a2:	2140      	movs	r1, #64	@ 0x40
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 f814 	bl	80037d2 <UART_WaitOnFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e006      	b.n	80037ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	e000      	b.n	80037ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80037c8:	2302      	movs	r3, #2
  }
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3720      	adds	r7, #32
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b086      	sub	sp, #24
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	60f8      	str	r0, [r7, #12]
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	603b      	str	r3, [r7, #0]
 80037de:	4613      	mov	r3, r2
 80037e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037e2:	e03b      	b.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037ea:	d037      	beq.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ec:	f7fe f860 	bl	80018b0 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	6a3a      	ldr	r2, [r7, #32]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d302      	bcc.n	8003802 <UART_WaitOnFlagUntilTimeout+0x30>
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e03a      	b.n	800387c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d023      	beq.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b80      	cmp	r3, #128	@ 0x80
 8003818:	d020      	beq.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b40      	cmp	r3, #64	@ 0x40
 800381e:	d01d      	beq.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b08      	cmp	r3, #8
 800382c:	d116      	bne.n	800385c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	617b      	str	r3, [r7, #20]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 f81d 	bl	8003884 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2208      	movs	r2, #8
 800384e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e00f      	b.n	800387c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	4013      	ands	r3, r2
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	429a      	cmp	r2, r3
 800386a:	bf0c      	ite	eq
 800386c:	2301      	moveq	r3, #1
 800386e:	2300      	movne	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	461a      	mov	r2, r3
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	429a      	cmp	r2, r3
 8003878:	d0b4      	beq.n	80037e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003884:	b480      	push	{r7}
 8003886:	b095      	sub	sp, #84	@ 0x54
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	330c      	adds	r3, #12
 8003892:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003896:	e853 3f00 	ldrex	r3, [r3]
 800389a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800389c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	330c      	adds	r3, #12
 80038aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80038ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038b4:	e841 2300 	strex	r3, r2, [r1]
 80038b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1e5      	bne.n	800388c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3314      	adds	r3, #20
 80038c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	e853 3f00 	ldrex	r3, [r3]
 80038ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f023 0301 	bic.w	r3, r3, #1
 80038d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3314      	adds	r3, #20
 80038de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038e8:	e841 2300 	strex	r3, r2, [r1]
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1e5      	bne.n	80038c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d119      	bne.n	8003930 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	330c      	adds	r3, #12
 8003902:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	e853 3f00 	ldrex	r3, [r3]
 800390a:	60bb      	str	r3, [r7, #8]
   return(result);
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f023 0310 	bic.w	r3, r3, #16
 8003912:	647b      	str	r3, [r7, #68]	@ 0x44
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	330c      	adds	r3, #12
 800391a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800391c:	61ba      	str	r2, [r7, #24]
 800391e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003920:	6979      	ldr	r1, [r7, #20]
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	e841 2300 	strex	r3, r2, [r1]
 8003928:	613b      	str	r3, [r7, #16]
   return(result);
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1e5      	bne.n	80038fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800393e:	bf00      	nop
 8003940:	3754      	adds	r7, #84	@ 0x54
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
	...

0800394c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800394c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003950:	b0c0      	sub	sp, #256	@ 0x100
 8003952:	af00      	add	r7, sp, #0
 8003954:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003968:	68d9      	ldr	r1, [r3, #12]
 800396a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	ea40 0301 	orr.w	r3, r0, r1
 8003974:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	431a      	orrs	r2, r3
 8003984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	431a      	orrs	r2, r3
 800398c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	4313      	orrs	r3, r2
 8003994:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039a4:	f021 010c 	bic.w	r1, r1, #12
 80039a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039b2:	430b      	orrs	r3, r1
 80039b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c6:	6999      	ldr	r1, [r3, #24]
 80039c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	ea40 0301 	orr.w	r3, r0, r1
 80039d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	4b8f      	ldr	r3, [pc, #572]	@ (8003c18 <UART_SetConfig+0x2cc>)
 80039dc:	429a      	cmp	r2, r3
 80039de:	d005      	beq.n	80039ec <UART_SetConfig+0xa0>
 80039e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b8d      	ldr	r3, [pc, #564]	@ (8003c1c <UART_SetConfig+0x2d0>)
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d104      	bne.n	80039f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039ec:	f7ff f934 	bl	8002c58 <HAL_RCC_GetPCLK2Freq>
 80039f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80039f4:	e003      	b.n	80039fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039f6:	f7ff f91b 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 80039fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a02:	69db      	ldr	r3, [r3, #28]
 8003a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a08:	f040 810c 	bne.w	8003c24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a10:	2200      	movs	r2, #0
 8003a12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a1e:	4622      	mov	r2, r4
 8003a20:	462b      	mov	r3, r5
 8003a22:	1891      	adds	r1, r2, r2
 8003a24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a26:	415b      	adcs	r3, r3
 8003a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a2e:	4621      	mov	r1, r4
 8003a30:	eb12 0801 	adds.w	r8, r2, r1
 8003a34:	4629      	mov	r1, r5
 8003a36:	eb43 0901 	adc.w	r9, r3, r1
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a4e:	4690      	mov	r8, r2
 8003a50:	4699      	mov	r9, r3
 8003a52:	4623      	mov	r3, r4
 8003a54:	eb18 0303 	adds.w	r3, r8, r3
 8003a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a5c:	462b      	mov	r3, r5
 8003a5e:	eb49 0303 	adc.w	r3, r9, r3
 8003a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	18db      	adds	r3, r3, r3
 8003a7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a80:	4613      	mov	r3, r2
 8003a82:	eb42 0303 	adc.w	r3, r2, r3
 8003a86:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a90:	f7fd f8aa 	bl	8000be8 <__aeabi_uldivmod>
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4b61      	ldr	r3, [pc, #388]	@ (8003c20 <UART_SetConfig+0x2d4>)
 8003a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a9e:	095b      	lsrs	r3, r3, #5
 8003aa0:	011c      	lsls	r4, r3, #4
 8003aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003aac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ab0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ab4:	4642      	mov	r2, r8
 8003ab6:	464b      	mov	r3, r9
 8003ab8:	1891      	adds	r1, r2, r2
 8003aba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003abc:	415b      	adcs	r3, r3
 8003abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ac0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ac4:	4641      	mov	r1, r8
 8003ac6:	eb12 0a01 	adds.w	sl, r2, r1
 8003aca:	4649      	mov	r1, r9
 8003acc:	eb43 0b01 	adc.w	fp, r3, r1
 8003ad0:	f04f 0200 	mov.w	r2, #0
 8003ad4:	f04f 0300 	mov.w	r3, #0
 8003ad8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003adc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ae4:	4692      	mov	sl, r2
 8003ae6:	469b      	mov	fp, r3
 8003ae8:	4643      	mov	r3, r8
 8003aea:	eb1a 0303 	adds.w	r3, sl, r3
 8003aee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003af2:	464b      	mov	r3, r9
 8003af4:	eb4b 0303 	adc.w	r3, fp, r3
 8003af8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b10:	460b      	mov	r3, r1
 8003b12:	18db      	adds	r3, r3, r3
 8003b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b16:	4613      	mov	r3, r2
 8003b18:	eb42 0303 	adc.w	r3, r2, r3
 8003b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b26:	f7fd f85f 	bl	8000be8 <__aeabi_uldivmod>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4b3b      	ldr	r3, [pc, #236]	@ (8003c20 <UART_SetConfig+0x2d4>)
 8003b32:	fba3 2301 	umull	r2, r3, r3, r1
 8003b36:	095b      	lsrs	r3, r3, #5
 8003b38:	2264      	movs	r2, #100	@ 0x64
 8003b3a:	fb02 f303 	mul.w	r3, r2, r3
 8003b3e:	1acb      	subs	r3, r1, r3
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b46:	4b36      	ldr	r3, [pc, #216]	@ (8003c20 <UART_SetConfig+0x2d4>)
 8003b48:	fba3 2302 	umull	r2, r3, r3, r2
 8003b4c:	095b      	lsrs	r3, r3, #5
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b54:	441c      	add	r4, r3
 8003b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b68:	4642      	mov	r2, r8
 8003b6a:	464b      	mov	r3, r9
 8003b6c:	1891      	adds	r1, r2, r2
 8003b6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b70:	415b      	adcs	r3, r3
 8003b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b78:	4641      	mov	r1, r8
 8003b7a:	1851      	adds	r1, r2, r1
 8003b7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b7e:	4649      	mov	r1, r9
 8003b80:	414b      	adcs	r3, r1
 8003b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b84:	f04f 0200 	mov.w	r2, #0
 8003b88:	f04f 0300 	mov.w	r3, #0
 8003b8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b90:	4659      	mov	r1, fp
 8003b92:	00cb      	lsls	r3, r1, #3
 8003b94:	4651      	mov	r1, sl
 8003b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b9a:	4651      	mov	r1, sl
 8003b9c:	00ca      	lsls	r2, r1, #3
 8003b9e:	4610      	mov	r0, r2
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4642      	mov	r2, r8
 8003ba6:	189b      	adds	r3, r3, r2
 8003ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bac:	464b      	mov	r3, r9
 8003bae:	460a      	mov	r2, r1
 8003bb0:	eb42 0303 	adc.w	r3, r2, r3
 8003bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bcc:	460b      	mov	r3, r1
 8003bce:	18db      	adds	r3, r3, r3
 8003bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	eb42 0303 	adc.w	r3, r2, r3
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003be2:	f7fd f801 	bl	8000be8 <__aeabi_uldivmod>
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	4b0d      	ldr	r3, [pc, #52]	@ (8003c20 <UART_SetConfig+0x2d4>)
 8003bec:	fba3 1302 	umull	r1, r3, r3, r2
 8003bf0:	095b      	lsrs	r3, r3, #5
 8003bf2:	2164      	movs	r1, #100	@ 0x64
 8003bf4:	fb01 f303 	mul.w	r3, r1, r3
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	3332      	adds	r3, #50	@ 0x32
 8003bfe:	4a08      	ldr	r2, [pc, #32]	@ (8003c20 <UART_SetConfig+0x2d4>)
 8003c00:	fba2 2303 	umull	r2, r3, r2, r3
 8003c04:	095b      	lsrs	r3, r3, #5
 8003c06:	f003 0207 	and.w	r2, r3, #7
 8003c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4422      	add	r2, r4
 8003c12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c14:	e106      	b.n	8003e24 <UART_SetConfig+0x4d8>
 8003c16:	bf00      	nop
 8003c18:	40011000 	.word	0x40011000
 8003c1c:	40011400 	.word	0x40011400
 8003c20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c36:	4642      	mov	r2, r8
 8003c38:	464b      	mov	r3, r9
 8003c3a:	1891      	adds	r1, r2, r2
 8003c3c:	6239      	str	r1, [r7, #32]
 8003c3e:	415b      	adcs	r3, r3
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c46:	4641      	mov	r1, r8
 8003c48:	1854      	adds	r4, r2, r1
 8003c4a:	4649      	mov	r1, r9
 8003c4c:	eb43 0501 	adc.w	r5, r3, r1
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	00eb      	lsls	r3, r5, #3
 8003c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c5e:	00e2      	lsls	r2, r4, #3
 8003c60:	4614      	mov	r4, r2
 8003c62:	461d      	mov	r5, r3
 8003c64:	4643      	mov	r3, r8
 8003c66:	18e3      	adds	r3, r4, r3
 8003c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c6c:	464b      	mov	r3, r9
 8003c6e:	eb45 0303 	adc.w	r3, r5, r3
 8003c72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c86:	f04f 0200 	mov.w	r2, #0
 8003c8a:	f04f 0300 	mov.w	r3, #0
 8003c8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c92:	4629      	mov	r1, r5
 8003c94:	008b      	lsls	r3, r1, #2
 8003c96:	4621      	mov	r1, r4
 8003c98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c9c:	4621      	mov	r1, r4
 8003c9e:	008a      	lsls	r2, r1, #2
 8003ca0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ca4:	f7fc ffa0 	bl	8000be8 <__aeabi_uldivmod>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4b60      	ldr	r3, [pc, #384]	@ (8003e30 <UART_SetConfig+0x4e4>)
 8003cae:	fba3 2302 	umull	r2, r3, r3, r2
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	011c      	lsls	r4, r3, #4
 8003cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cc0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cc8:	4642      	mov	r2, r8
 8003cca:	464b      	mov	r3, r9
 8003ccc:	1891      	adds	r1, r2, r2
 8003cce:	61b9      	str	r1, [r7, #24]
 8003cd0:	415b      	adcs	r3, r3
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cd8:	4641      	mov	r1, r8
 8003cda:	1851      	adds	r1, r2, r1
 8003cdc:	6139      	str	r1, [r7, #16]
 8003cde:	4649      	mov	r1, r9
 8003ce0:	414b      	adcs	r3, r1
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	00cb      	lsls	r3, r1, #3
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	00ca      	lsls	r2, r1, #3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	4642      	mov	r2, r8
 8003d06:	189b      	adds	r3, r3, r2
 8003d08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d0c:	464b      	mov	r3, r9
 8003d0e:	460a      	mov	r2, r1
 8003d10:	eb42 0303 	adc.w	r3, r2, r3
 8003d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	f04f 0300 	mov.w	r3, #0
 8003d2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d30:	4649      	mov	r1, r9
 8003d32:	008b      	lsls	r3, r1, #2
 8003d34:	4641      	mov	r1, r8
 8003d36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d3a:	4641      	mov	r1, r8
 8003d3c:	008a      	lsls	r2, r1, #2
 8003d3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d42:	f7fc ff51 	bl	8000be8 <__aeabi_uldivmod>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4b38      	ldr	r3, [pc, #224]	@ (8003e30 <UART_SetConfig+0x4e4>)
 8003d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8003d52:	095b      	lsrs	r3, r3, #5
 8003d54:	2264      	movs	r2, #100	@ 0x64
 8003d56:	fb02 f303 	mul.w	r3, r2, r3
 8003d5a:	1acb      	subs	r3, r1, r3
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	3332      	adds	r3, #50	@ 0x32
 8003d60:	4a33      	ldr	r2, [pc, #204]	@ (8003e30 <UART_SetConfig+0x4e4>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	095b      	lsrs	r3, r3, #5
 8003d68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d6c:	441c      	add	r4, r3
 8003d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d72:	2200      	movs	r2, #0
 8003d74:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d76:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d7c:	4642      	mov	r2, r8
 8003d7e:	464b      	mov	r3, r9
 8003d80:	1891      	adds	r1, r2, r2
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	415b      	adcs	r3, r3
 8003d86:	60fb      	str	r3, [r7, #12]
 8003d88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d8c:	4641      	mov	r1, r8
 8003d8e:	1851      	adds	r1, r2, r1
 8003d90:	6039      	str	r1, [r7, #0]
 8003d92:	4649      	mov	r1, r9
 8003d94:	414b      	adcs	r3, r1
 8003d96:	607b      	str	r3, [r7, #4]
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	f04f 0300 	mov.w	r3, #0
 8003da0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003da4:	4659      	mov	r1, fp
 8003da6:	00cb      	lsls	r3, r1, #3
 8003da8:	4651      	mov	r1, sl
 8003daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dae:	4651      	mov	r1, sl
 8003db0:	00ca      	lsls	r2, r1, #3
 8003db2:	4610      	mov	r0, r2
 8003db4:	4619      	mov	r1, r3
 8003db6:	4603      	mov	r3, r0
 8003db8:	4642      	mov	r2, r8
 8003dba:	189b      	adds	r3, r3, r2
 8003dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dbe:	464b      	mov	r3, r9
 8003dc0:	460a      	mov	r2, r1
 8003dc2:	eb42 0303 	adc.w	r3, r2, r3
 8003dc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dd2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003de0:	4649      	mov	r1, r9
 8003de2:	008b      	lsls	r3, r1, #2
 8003de4:	4641      	mov	r1, r8
 8003de6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dea:	4641      	mov	r1, r8
 8003dec:	008a      	lsls	r2, r1, #2
 8003dee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003df2:	f7fc fef9 	bl	8000be8 <__aeabi_uldivmod>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003e30 <UART_SetConfig+0x4e4>)
 8003dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8003e00:	095b      	lsrs	r3, r3, #5
 8003e02:	2164      	movs	r1, #100	@ 0x64
 8003e04:	fb01 f303 	mul.w	r3, r1, r3
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	3332      	adds	r3, #50	@ 0x32
 8003e0e:	4a08      	ldr	r2, [pc, #32]	@ (8003e30 <UART_SetConfig+0x4e4>)
 8003e10:	fba2 2303 	umull	r2, r3, r2, r3
 8003e14:	095b      	lsrs	r3, r3, #5
 8003e16:	f003 020f 	and.w	r2, r3, #15
 8003e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4422      	add	r2, r4
 8003e22:	609a      	str	r2, [r3, #8]
}
 8003e24:	bf00      	nop
 8003e26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e30:	51eb851f 	.word	0x51eb851f

08003e34 <__cvt>:
 8003e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e38:	ec57 6b10 	vmov	r6, r7, d0
 8003e3c:	2f00      	cmp	r7, #0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	4619      	mov	r1, r3
 8003e42:	463b      	mov	r3, r7
 8003e44:	bfbb      	ittet	lt
 8003e46:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003e4a:	461f      	movlt	r7, r3
 8003e4c:	2300      	movge	r3, #0
 8003e4e:	232d      	movlt	r3, #45	@ 0x2d
 8003e50:	700b      	strb	r3, [r1, #0]
 8003e52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e54:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003e58:	4691      	mov	r9, r2
 8003e5a:	f023 0820 	bic.w	r8, r3, #32
 8003e5e:	bfbc      	itt	lt
 8003e60:	4632      	movlt	r2, r6
 8003e62:	4616      	movlt	r6, r2
 8003e64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e68:	d005      	beq.n	8003e76 <__cvt+0x42>
 8003e6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003e6e:	d100      	bne.n	8003e72 <__cvt+0x3e>
 8003e70:	3401      	adds	r4, #1
 8003e72:	2102      	movs	r1, #2
 8003e74:	e000      	b.n	8003e78 <__cvt+0x44>
 8003e76:	2103      	movs	r1, #3
 8003e78:	ab03      	add	r3, sp, #12
 8003e7a:	9301      	str	r3, [sp, #4]
 8003e7c:	ab02      	add	r3, sp, #8
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	ec47 6b10 	vmov	d0, r6, r7
 8003e84:	4653      	mov	r3, sl
 8003e86:	4622      	mov	r2, r4
 8003e88:	f000 fe76 	bl	8004b78 <_dtoa_r>
 8003e8c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003e90:	4605      	mov	r5, r0
 8003e92:	d119      	bne.n	8003ec8 <__cvt+0x94>
 8003e94:	f019 0f01 	tst.w	r9, #1
 8003e98:	d00e      	beq.n	8003eb8 <__cvt+0x84>
 8003e9a:	eb00 0904 	add.w	r9, r0, r4
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	4639      	mov	r1, r7
 8003ea6:	f7fc fe2f 	bl	8000b08 <__aeabi_dcmpeq>
 8003eaa:	b108      	cbz	r0, 8003eb0 <__cvt+0x7c>
 8003eac:	f8cd 900c 	str.w	r9, [sp, #12]
 8003eb0:	2230      	movs	r2, #48	@ 0x30
 8003eb2:	9b03      	ldr	r3, [sp, #12]
 8003eb4:	454b      	cmp	r3, r9
 8003eb6:	d31e      	bcc.n	8003ef6 <__cvt+0xc2>
 8003eb8:	9b03      	ldr	r3, [sp, #12]
 8003eba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003ebc:	1b5b      	subs	r3, r3, r5
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	b004      	add	sp, #16
 8003ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ecc:	eb00 0904 	add.w	r9, r0, r4
 8003ed0:	d1e5      	bne.n	8003e9e <__cvt+0x6a>
 8003ed2:	7803      	ldrb	r3, [r0, #0]
 8003ed4:	2b30      	cmp	r3, #48	@ 0x30
 8003ed6:	d10a      	bne.n	8003eee <__cvt+0xba>
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2300      	movs	r3, #0
 8003edc:	4630      	mov	r0, r6
 8003ede:	4639      	mov	r1, r7
 8003ee0:	f7fc fe12 	bl	8000b08 <__aeabi_dcmpeq>
 8003ee4:	b918      	cbnz	r0, 8003eee <__cvt+0xba>
 8003ee6:	f1c4 0401 	rsb	r4, r4, #1
 8003eea:	f8ca 4000 	str.w	r4, [sl]
 8003eee:	f8da 3000 	ldr.w	r3, [sl]
 8003ef2:	4499      	add	r9, r3
 8003ef4:	e7d3      	b.n	8003e9e <__cvt+0x6a>
 8003ef6:	1c59      	adds	r1, r3, #1
 8003ef8:	9103      	str	r1, [sp, #12]
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e7d9      	b.n	8003eb2 <__cvt+0x7e>

08003efe <__exponent>:
 8003efe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f00:	2900      	cmp	r1, #0
 8003f02:	bfba      	itte	lt
 8003f04:	4249      	neglt	r1, r1
 8003f06:	232d      	movlt	r3, #45	@ 0x2d
 8003f08:	232b      	movge	r3, #43	@ 0x2b
 8003f0a:	2909      	cmp	r1, #9
 8003f0c:	7002      	strb	r2, [r0, #0]
 8003f0e:	7043      	strb	r3, [r0, #1]
 8003f10:	dd29      	ble.n	8003f66 <__exponent+0x68>
 8003f12:	f10d 0307 	add.w	r3, sp, #7
 8003f16:	461d      	mov	r5, r3
 8003f18:	270a      	movs	r7, #10
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003f20:	fb07 1416 	mls	r4, r7, r6, r1
 8003f24:	3430      	adds	r4, #48	@ 0x30
 8003f26:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003f2a:	460c      	mov	r4, r1
 8003f2c:	2c63      	cmp	r4, #99	@ 0x63
 8003f2e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003f32:	4631      	mov	r1, r6
 8003f34:	dcf1      	bgt.n	8003f1a <__exponent+0x1c>
 8003f36:	3130      	adds	r1, #48	@ 0x30
 8003f38:	1e94      	subs	r4, r2, #2
 8003f3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003f3e:	1c41      	adds	r1, r0, #1
 8003f40:	4623      	mov	r3, r4
 8003f42:	42ab      	cmp	r3, r5
 8003f44:	d30a      	bcc.n	8003f5c <__exponent+0x5e>
 8003f46:	f10d 0309 	add.w	r3, sp, #9
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	42ac      	cmp	r4, r5
 8003f4e:	bf88      	it	hi
 8003f50:	2300      	movhi	r3, #0
 8003f52:	3302      	adds	r3, #2
 8003f54:	4403      	add	r3, r0
 8003f56:	1a18      	subs	r0, r3, r0
 8003f58:	b003      	add	sp, #12
 8003f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003f60:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003f64:	e7ed      	b.n	8003f42 <__exponent+0x44>
 8003f66:	2330      	movs	r3, #48	@ 0x30
 8003f68:	3130      	adds	r1, #48	@ 0x30
 8003f6a:	7083      	strb	r3, [r0, #2]
 8003f6c:	70c1      	strb	r1, [r0, #3]
 8003f6e:	1d03      	adds	r3, r0, #4
 8003f70:	e7f1      	b.n	8003f56 <__exponent+0x58>
	...

08003f74 <_printf_float>:
 8003f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f78:	b08d      	sub	sp, #52	@ 0x34
 8003f7a:	460c      	mov	r4, r1
 8003f7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003f80:	4616      	mov	r6, r2
 8003f82:	461f      	mov	r7, r3
 8003f84:	4605      	mov	r5, r0
 8003f86:	f000 fcf5 	bl	8004974 <_localeconv_r>
 8003f8a:	6803      	ldr	r3, [r0, #0]
 8003f8c:	9304      	str	r3, [sp, #16]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fc f98e 	bl	80002b0 <strlen>
 8003f94:	2300      	movs	r3, #0
 8003f96:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f98:	f8d8 3000 	ldr.w	r3, [r8]
 8003f9c:	9005      	str	r0, [sp, #20]
 8003f9e:	3307      	adds	r3, #7
 8003fa0:	f023 0307 	bic.w	r3, r3, #7
 8003fa4:	f103 0208 	add.w	r2, r3, #8
 8003fa8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003fac:	f8d4 b000 	ldr.w	fp, [r4]
 8003fb0:	f8c8 2000 	str.w	r2, [r8]
 8003fb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003fb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003fbc:	9307      	str	r3, [sp, #28]
 8003fbe:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003fc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fca:	4b9c      	ldr	r3, [pc, #624]	@ (800423c <_printf_float+0x2c8>)
 8003fcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fd0:	f7fc fdcc 	bl	8000b6c <__aeabi_dcmpun>
 8003fd4:	bb70      	cbnz	r0, 8004034 <_printf_float+0xc0>
 8003fd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fda:	4b98      	ldr	r3, [pc, #608]	@ (800423c <_printf_float+0x2c8>)
 8003fdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fe0:	f7fc fda6 	bl	8000b30 <__aeabi_dcmple>
 8003fe4:	bb30      	cbnz	r0, 8004034 <_printf_float+0xc0>
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2300      	movs	r3, #0
 8003fea:	4640      	mov	r0, r8
 8003fec:	4649      	mov	r1, r9
 8003fee:	f7fc fd95 	bl	8000b1c <__aeabi_dcmplt>
 8003ff2:	b110      	cbz	r0, 8003ffa <_printf_float+0x86>
 8003ff4:	232d      	movs	r3, #45	@ 0x2d
 8003ff6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ffa:	4a91      	ldr	r2, [pc, #580]	@ (8004240 <_printf_float+0x2cc>)
 8003ffc:	4b91      	ldr	r3, [pc, #580]	@ (8004244 <_printf_float+0x2d0>)
 8003ffe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004002:	bf8c      	ite	hi
 8004004:	4690      	movhi	r8, r2
 8004006:	4698      	movls	r8, r3
 8004008:	2303      	movs	r3, #3
 800400a:	6123      	str	r3, [r4, #16]
 800400c:	f02b 0304 	bic.w	r3, fp, #4
 8004010:	6023      	str	r3, [r4, #0]
 8004012:	f04f 0900 	mov.w	r9, #0
 8004016:	9700      	str	r7, [sp, #0]
 8004018:	4633      	mov	r3, r6
 800401a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800401c:	4621      	mov	r1, r4
 800401e:	4628      	mov	r0, r5
 8004020:	f000 f9d2 	bl	80043c8 <_printf_common>
 8004024:	3001      	adds	r0, #1
 8004026:	f040 808d 	bne.w	8004144 <_printf_float+0x1d0>
 800402a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800402e:	b00d      	add	sp, #52	@ 0x34
 8004030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004034:	4642      	mov	r2, r8
 8004036:	464b      	mov	r3, r9
 8004038:	4640      	mov	r0, r8
 800403a:	4649      	mov	r1, r9
 800403c:	f7fc fd96 	bl	8000b6c <__aeabi_dcmpun>
 8004040:	b140      	cbz	r0, 8004054 <_printf_float+0xe0>
 8004042:	464b      	mov	r3, r9
 8004044:	2b00      	cmp	r3, #0
 8004046:	bfbc      	itt	lt
 8004048:	232d      	movlt	r3, #45	@ 0x2d
 800404a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800404e:	4a7e      	ldr	r2, [pc, #504]	@ (8004248 <_printf_float+0x2d4>)
 8004050:	4b7e      	ldr	r3, [pc, #504]	@ (800424c <_printf_float+0x2d8>)
 8004052:	e7d4      	b.n	8003ffe <_printf_float+0x8a>
 8004054:	6863      	ldr	r3, [r4, #4]
 8004056:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800405a:	9206      	str	r2, [sp, #24]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	d13b      	bne.n	80040d8 <_printf_float+0x164>
 8004060:	2306      	movs	r3, #6
 8004062:	6063      	str	r3, [r4, #4]
 8004064:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004068:	2300      	movs	r3, #0
 800406a:	6022      	str	r2, [r4, #0]
 800406c:	9303      	str	r3, [sp, #12]
 800406e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004070:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004074:	ab09      	add	r3, sp, #36	@ 0x24
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	6861      	ldr	r1, [r4, #4]
 800407a:	ec49 8b10 	vmov	d0, r8, r9
 800407e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004082:	4628      	mov	r0, r5
 8004084:	f7ff fed6 	bl	8003e34 <__cvt>
 8004088:	9b06      	ldr	r3, [sp, #24]
 800408a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800408c:	2b47      	cmp	r3, #71	@ 0x47
 800408e:	4680      	mov	r8, r0
 8004090:	d129      	bne.n	80040e6 <_printf_float+0x172>
 8004092:	1cc8      	adds	r0, r1, #3
 8004094:	db02      	blt.n	800409c <_printf_float+0x128>
 8004096:	6863      	ldr	r3, [r4, #4]
 8004098:	4299      	cmp	r1, r3
 800409a:	dd41      	ble.n	8004120 <_printf_float+0x1ac>
 800409c:	f1aa 0a02 	sub.w	sl, sl, #2
 80040a0:	fa5f fa8a 	uxtb.w	sl, sl
 80040a4:	3901      	subs	r1, #1
 80040a6:	4652      	mov	r2, sl
 80040a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80040ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80040ae:	f7ff ff26 	bl	8003efe <__exponent>
 80040b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80040b4:	1813      	adds	r3, r2, r0
 80040b6:	2a01      	cmp	r2, #1
 80040b8:	4681      	mov	r9, r0
 80040ba:	6123      	str	r3, [r4, #16]
 80040bc:	dc02      	bgt.n	80040c4 <_printf_float+0x150>
 80040be:	6822      	ldr	r2, [r4, #0]
 80040c0:	07d2      	lsls	r2, r2, #31
 80040c2:	d501      	bpl.n	80040c8 <_printf_float+0x154>
 80040c4:	3301      	adds	r3, #1
 80040c6:	6123      	str	r3, [r4, #16]
 80040c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d0a2      	beq.n	8004016 <_printf_float+0xa2>
 80040d0:	232d      	movs	r3, #45	@ 0x2d
 80040d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040d6:	e79e      	b.n	8004016 <_printf_float+0xa2>
 80040d8:	9a06      	ldr	r2, [sp, #24]
 80040da:	2a47      	cmp	r2, #71	@ 0x47
 80040dc:	d1c2      	bne.n	8004064 <_printf_float+0xf0>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1c0      	bne.n	8004064 <_printf_float+0xf0>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e7bd      	b.n	8004062 <_printf_float+0xee>
 80040e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040ea:	d9db      	bls.n	80040a4 <_printf_float+0x130>
 80040ec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80040f0:	d118      	bne.n	8004124 <_printf_float+0x1b0>
 80040f2:	2900      	cmp	r1, #0
 80040f4:	6863      	ldr	r3, [r4, #4]
 80040f6:	dd0b      	ble.n	8004110 <_printf_float+0x19c>
 80040f8:	6121      	str	r1, [r4, #16]
 80040fa:	b913      	cbnz	r3, 8004102 <_printf_float+0x18e>
 80040fc:	6822      	ldr	r2, [r4, #0]
 80040fe:	07d0      	lsls	r0, r2, #31
 8004100:	d502      	bpl.n	8004108 <_printf_float+0x194>
 8004102:	3301      	adds	r3, #1
 8004104:	440b      	add	r3, r1
 8004106:	6123      	str	r3, [r4, #16]
 8004108:	65a1      	str	r1, [r4, #88]	@ 0x58
 800410a:	f04f 0900 	mov.w	r9, #0
 800410e:	e7db      	b.n	80040c8 <_printf_float+0x154>
 8004110:	b913      	cbnz	r3, 8004118 <_printf_float+0x1a4>
 8004112:	6822      	ldr	r2, [r4, #0]
 8004114:	07d2      	lsls	r2, r2, #31
 8004116:	d501      	bpl.n	800411c <_printf_float+0x1a8>
 8004118:	3302      	adds	r3, #2
 800411a:	e7f4      	b.n	8004106 <_printf_float+0x192>
 800411c:	2301      	movs	r3, #1
 800411e:	e7f2      	b.n	8004106 <_printf_float+0x192>
 8004120:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004126:	4299      	cmp	r1, r3
 8004128:	db05      	blt.n	8004136 <_printf_float+0x1c2>
 800412a:	6823      	ldr	r3, [r4, #0]
 800412c:	6121      	str	r1, [r4, #16]
 800412e:	07d8      	lsls	r0, r3, #31
 8004130:	d5ea      	bpl.n	8004108 <_printf_float+0x194>
 8004132:	1c4b      	adds	r3, r1, #1
 8004134:	e7e7      	b.n	8004106 <_printf_float+0x192>
 8004136:	2900      	cmp	r1, #0
 8004138:	bfd4      	ite	le
 800413a:	f1c1 0202 	rsble	r2, r1, #2
 800413e:	2201      	movgt	r2, #1
 8004140:	4413      	add	r3, r2
 8004142:	e7e0      	b.n	8004106 <_printf_float+0x192>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	055a      	lsls	r2, r3, #21
 8004148:	d407      	bmi.n	800415a <_printf_float+0x1e6>
 800414a:	6923      	ldr	r3, [r4, #16]
 800414c:	4642      	mov	r2, r8
 800414e:	4631      	mov	r1, r6
 8004150:	4628      	mov	r0, r5
 8004152:	47b8      	blx	r7
 8004154:	3001      	adds	r0, #1
 8004156:	d12b      	bne.n	80041b0 <_printf_float+0x23c>
 8004158:	e767      	b.n	800402a <_printf_float+0xb6>
 800415a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800415e:	f240 80dd 	bls.w	800431c <_printf_float+0x3a8>
 8004162:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004166:	2200      	movs	r2, #0
 8004168:	2300      	movs	r3, #0
 800416a:	f7fc fccd 	bl	8000b08 <__aeabi_dcmpeq>
 800416e:	2800      	cmp	r0, #0
 8004170:	d033      	beq.n	80041da <_printf_float+0x266>
 8004172:	4a37      	ldr	r2, [pc, #220]	@ (8004250 <_printf_float+0x2dc>)
 8004174:	2301      	movs	r3, #1
 8004176:	4631      	mov	r1, r6
 8004178:	4628      	mov	r0, r5
 800417a:	47b8      	blx	r7
 800417c:	3001      	adds	r0, #1
 800417e:	f43f af54 	beq.w	800402a <_printf_float+0xb6>
 8004182:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004186:	4543      	cmp	r3, r8
 8004188:	db02      	blt.n	8004190 <_printf_float+0x21c>
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	07d8      	lsls	r0, r3, #31
 800418e:	d50f      	bpl.n	80041b0 <_printf_float+0x23c>
 8004190:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004194:	4631      	mov	r1, r6
 8004196:	4628      	mov	r0, r5
 8004198:	47b8      	blx	r7
 800419a:	3001      	adds	r0, #1
 800419c:	f43f af45 	beq.w	800402a <_printf_float+0xb6>
 80041a0:	f04f 0900 	mov.w	r9, #0
 80041a4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80041a8:	f104 0a1a 	add.w	sl, r4, #26
 80041ac:	45c8      	cmp	r8, r9
 80041ae:	dc09      	bgt.n	80041c4 <_printf_float+0x250>
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	079b      	lsls	r3, r3, #30
 80041b4:	f100 8103 	bmi.w	80043be <_printf_float+0x44a>
 80041b8:	68e0      	ldr	r0, [r4, #12]
 80041ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041bc:	4298      	cmp	r0, r3
 80041be:	bfb8      	it	lt
 80041c0:	4618      	movlt	r0, r3
 80041c2:	e734      	b.n	800402e <_printf_float+0xba>
 80041c4:	2301      	movs	r3, #1
 80041c6:	4652      	mov	r2, sl
 80041c8:	4631      	mov	r1, r6
 80041ca:	4628      	mov	r0, r5
 80041cc:	47b8      	blx	r7
 80041ce:	3001      	adds	r0, #1
 80041d0:	f43f af2b 	beq.w	800402a <_printf_float+0xb6>
 80041d4:	f109 0901 	add.w	r9, r9, #1
 80041d8:	e7e8      	b.n	80041ac <_printf_float+0x238>
 80041da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041dc:	2b00      	cmp	r3, #0
 80041de:	dc39      	bgt.n	8004254 <_printf_float+0x2e0>
 80041e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004250 <_printf_float+0x2dc>)
 80041e2:	2301      	movs	r3, #1
 80041e4:	4631      	mov	r1, r6
 80041e6:	4628      	mov	r0, r5
 80041e8:	47b8      	blx	r7
 80041ea:	3001      	adds	r0, #1
 80041ec:	f43f af1d 	beq.w	800402a <_printf_float+0xb6>
 80041f0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80041f4:	ea59 0303 	orrs.w	r3, r9, r3
 80041f8:	d102      	bne.n	8004200 <_printf_float+0x28c>
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	07d9      	lsls	r1, r3, #31
 80041fe:	d5d7      	bpl.n	80041b0 <_printf_float+0x23c>
 8004200:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	47b8      	blx	r7
 800420a:	3001      	adds	r0, #1
 800420c:	f43f af0d 	beq.w	800402a <_printf_float+0xb6>
 8004210:	f04f 0a00 	mov.w	sl, #0
 8004214:	f104 0b1a 	add.w	fp, r4, #26
 8004218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800421a:	425b      	negs	r3, r3
 800421c:	4553      	cmp	r3, sl
 800421e:	dc01      	bgt.n	8004224 <_printf_float+0x2b0>
 8004220:	464b      	mov	r3, r9
 8004222:	e793      	b.n	800414c <_printf_float+0x1d8>
 8004224:	2301      	movs	r3, #1
 8004226:	465a      	mov	r2, fp
 8004228:	4631      	mov	r1, r6
 800422a:	4628      	mov	r0, r5
 800422c:	47b8      	blx	r7
 800422e:	3001      	adds	r0, #1
 8004230:	f43f aefb 	beq.w	800402a <_printf_float+0xb6>
 8004234:	f10a 0a01 	add.w	sl, sl, #1
 8004238:	e7ee      	b.n	8004218 <_printf_float+0x2a4>
 800423a:	bf00      	nop
 800423c:	7fefffff 	.word	0x7fefffff
 8004240:	08006bd0 	.word	0x08006bd0
 8004244:	08006bcc 	.word	0x08006bcc
 8004248:	08006bd8 	.word	0x08006bd8
 800424c:	08006bd4 	.word	0x08006bd4
 8004250:	08006bdc 	.word	0x08006bdc
 8004254:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004256:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800425a:	4553      	cmp	r3, sl
 800425c:	bfa8      	it	ge
 800425e:	4653      	movge	r3, sl
 8004260:	2b00      	cmp	r3, #0
 8004262:	4699      	mov	r9, r3
 8004264:	dc36      	bgt.n	80042d4 <_printf_float+0x360>
 8004266:	f04f 0b00 	mov.w	fp, #0
 800426a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800426e:	f104 021a 	add.w	r2, r4, #26
 8004272:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004274:	9306      	str	r3, [sp, #24]
 8004276:	eba3 0309 	sub.w	r3, r3, r9
 800427a:	455b      	cmp	r3, fp
 800427c:	dc31      	bgt.n	80042e2 <_printf_float+0x36e>
 800427e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004280:	459a      	cmp	sl, r3
 8004282:	dc3a      	bgt.n	80042fa <_printf_float+0x386>
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	07da      	lsls	r2, r3, #31
 8004288:	d437      	bmi.n	80042fa <_printf_float+0x386>
 800428a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800428c:	ebaa 0903 	sub.w	r9, sl, r3
 8004290:	9b06      	ldr	r3, [sp, #24]
 8004292:	ebaa 0303 	sub.w	r3, sl, r3
 8004296:	4599      	cmp	r9, r3
 8004298:	bfa8      	it	ge
 800429a:	4699      	movge	r9, r3
 800429c:	f1b9 0f00 	cmp.w	r9, #0
 80042a0:	dc33      	bgt.n	800430a <_printf_float+0x396>
 80042a2:	f04f 0800 	mov.w	r8, #0
 80042a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042aa:	f104 0b1a 	add.w	fp, r4, #26
 80042ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042b0:	ebaa 0303 	sub.w	r3, sl, r3
 80042b4:	eba3 0309 	sub.w	r3, r3, r9
 80042b8:	4543      	cmp	r3, r8
 80042ba:	f77f af79 	ble.w	80041b0 <_printf_float+0x23c>
 80042be:	2301      	movs	r3, #1
 80042c0:	465a      	mov	r2, fp
 80042c2:	4631      	mov	r1, r6
 80042c4:	4628      	mov	r0, r5
 80042c6:	47b8      	blx	r7
 80042c8:	3001      	adds	r0, #1
 80042ca:	f43f aeae 	beq.w	800402a <_printf_float+0xb6>
 80042ce:	f108 0801 	add.w	r8, r8, #1
 80042d2:	e7ec      	b.n	80042ae <_printf_float+0x33a>
 80042d4:	4642      	mov	r2, r8
 80042d6:	4631      	mov	r1, r6
 80042d8:	4628      	mov	r0, r5
 80042da:	47b8      	blx	r7
 80042dc:	3001      	adds	r0, #1
 80042de:	d1c2      	bne.n	8004266 <_printf_float+0x2f2>
 80042e0:	e6a3      	b.n	800402a <_printf_float+0xb6>
 80042e2:	2301      	movs	r3, #1
 80042e4:	4631      	mov	r1, r6
 80042e6:	4628      	mov	r0, r5
 80042e8:	9206      	str	r2, [sp, #24]
 80042ea:	47b8      	blx	r7
 80042ec:	3001      	adds	r0, #1
 80042ee:	f43f ae9c 	beq.w	800402a <_printf_float+0xb6>
 80042f2:	9a06      	ldr	r2, [sp, #24]
 80042f4:	f10b 0b01 	add.w	fp, fp, #1
 80042f8:	e7bb      	b.n	8004272 <_printf_float+0x2fe>
 80042fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042fe:	4631      	mov	r1, r6
 8004300:	4628      	mov	r0, r5
 8004302:	47b8      	blx	r7
 8004304:	3001      	adds	r0, #1
 8004306:	d1c0      	bne.n	800428a <_printf_float+0x316>
 8004308:	e68f      	b.n	800402a <_printf_float+0xb6>
 800430a:	9a06      	ldr	r2, [sp, #24]
 800430c:	464b      	mov	r3, r9
 800430e:	4442      	add	r2, r8
 8004310:	4631      	mov	r1, r6
 8004312:	4628      	mov	r0, r5
 8004314:	47b8      	blx	r7
 8004316:	3001      	adds	r0, #1
 8004318:	d1c3      	bne.n	80042a2 <_printf_float+0x32e>
 800431a:	e686      	b.n	800402a <_printf_float+0xb6>
 800431c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004320:	f1ba 0f01 	cmp.w	sl, #1
 8004324:	dc01      	bgt.n	800432a <_printf_float+0x3b6>
 8004326:	07db      	lsls	r3, r3, #31
 8004328:	d536      	bpl.n	8004398 <_printf_float+0x424>
 800432a:	2301      	movs	r3, #1
 800432c:	4642      	mov	r2, r8
 800432e:	4631      	mov	r1, r6
 8004330:	4628      	mov	r0, r5
 8004332:	47b8      	blx	r7
 8004334:	3001      	adds	r0, #1
 8004336:	f43f ae78 	beq.w	800402a <_printf_float+0xb6>
 800433a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800433e:	4631      	mov	r1, r6
 8004340:	4628      	mov	r0, r5
 8004342:	47b8      	blx	r7
 8004344:	3001      	adds	r0, #1
 8004346:	f43f ae70 	beq.w	800402a <_printf_float+0xb6>
 800434a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800434e:	2200      	movs	r2, #0
 8004350:	2300      	movs	r3, #0
 8004352:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004356:	f7fc fbd7 	bl	8000b08 <__aeabi_dcmpeq>
 800435a:	b9c0      	cbnz	r0, 800438e <_printf_float+0x41a>
 800435c:	4653      	mov	r3, sl
 800435e:	f108 0201 	add.w	r2, r8, #1
 8004362:	4631      	mov	r1, r6
 8004364:	4628      	mov	r0, r5
 8004366:	47b8      	blx	r7
 8004368:	3001      	adds	r0, #1
 800436a:	d10c      	bne.n	8004386 <_printf_float+0x412>
 800436c:	e65d      	b.n	800402a <_printf_float+0xb6>
 800436e:	2301      	movs	r3, #1
 8004370:	465a      	mov	r2, fp
 8004372:	4631      	mov	r1, r6
 8004374:	4628      	mov	r0, r5
 8004376:	47b8      	blx	r7
 8004378:	3001      	adds	r0, #1
 800437a:	f43f ae56 	beq.w	800402a <_printf_float+0xb6>
 800437e:	f108 0801 	add.w	r8, r8, #1
 8004382:	45d0      	cmp	r8, sl
 8004384:	dbf3      	blt.n	800436e <_printf_float+0x3fa>
 8004386:	464b      	mov	r3, r9
 8004388:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800438c:	e6df      	b.n	800414e <_printf_float+0x1da>
 800438e:	f04f 0800 	mov.w	r8, #0
 8004392:	f104 0b1a 	add.w	fp, r4, #26
 8004396:	e7f4      	b.n	8004382 <_printf_float+0x40e>
 8004398:	2301      	movs	r3, #1
 800439a:	4642      	mov	r2, r8
 800439c:	e7e1      	b.n	8004362 <_printf_float+0x3ee>
 800439e:	2301      	movs	r3, #1
 80043a0:	464a      	mov	r2, r9
 80043a2:	4631      	mov	r1, r6
 80043a4:	4628      	mov	r0, r5
 80043a6:	47b8      	blx	r7
 80043a8:	3001      	adds	r0, #1
 80043aa:	f43f ae3e 	beq.w	800402a <_printf_float+0xb6>
 80043ae:	f108 0801 	add.w	r8, r8, #1
 80043b2:	68e3      	ldr	r3, [r4, #12]
 80043b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80043b6:	1a5b      	subs	r3, r3, r1
 80043b8:	4543      	cmp	r3, r8
 80043ba:	dcf0      	bgt.n	800439e <_printf_float+0x42a>
 80043bc:	e6fc      	b.n	80041b8 <_printf_float+0x244>
 80043be:	f04f 0800 	mov.w	r8, #0
 80043c2:	f104 0919 	add.w	r9, r4, #25
 80043c6:	e7f4      	b.n	80043b2 <_printf_float+0x43e>

080043c8 <_printf_common>:
 80043c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043cc:	4616      	mov	r6, r2
 80043ce:	4698      	mov	r8, r3
 80043d0:	688a      	ldr	r2, [r1, #8]
 80043d2:	690b      	ldr	r3, [r1, #16]
 80043d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043d8:	4293      	cmp	r3, r2
 80043da:	bfb8      	it	lt
 80043dc:	4613      	movlt	r3, r2
 80043de:	6033      	str	r3, [r6, #0]
 80043e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043e4:	4607      	mov	r7, r0
 80043e6:	460c      	mov	r4, r1
 80043e8:	b10a      	cbz	r2, 80043ee <_printf_common+0x26>
 80043ea:	3301      	adds	r3, #1
 80043ec:	6033      	str	r3, [r6, #0]
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	0699      	lsls	r1, r3, #26
 80043f2:	bf42      	ittt	mi
 80043f4:	6833      	ldrmi	r3, [r6, #0]
 80043f6:	3302      	addmi	r3, #2
 80043f8:	6033      	strmi	r3, [r6, #0]
 80043fa:	6825      	ldr	r5, [r4, #0]
 80043fc:	f015 0506 	ands.w	r5, r5, #6
 8004400:	d106      	bne.n	8004410 <_printf_common+0x48>
 8004402:	f104 0a19 	add.w	sl, r4, #25
 8004406:	68e3      	ldr	r3, [r4, #12]
 8004408:	6832      	ldr	r2, [r6, #0]
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	42ab      	cmp	r3, r5
 800440e:	dc26      	bgt.n	800445e <_printf_common+0x96>
 8004410:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004414:	6822      	ldr	r2, [r4, #0]
 8004416:	3b00      	subs	r3, #0
 8004418:	bf18      	it	ne
 800441a:	2301      	movne	r3, #1
 800441c:	0692      	lsls	r2, r2, #26
 800441e:	d42b      	bmi.n	8004478 <_printf_common+0xb0>
 8004420:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004424:	4641      	mov	r1, r8
 8004426:	4638      	mov	r0, r7
 8004428:	47c8      	blx	r9
 800442a:	3001      	adds	r0, #1
 800442c:	d01e      	beq.n	800446c <_printf_common+0xa4>
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	6922      	ldr	r2, [r4, #16]
 8004432:	f003 0306 	and.w	r3, r3, #6
 8004436:	2b04      	cmp	r3, #4
 8004438:	bf02      	ittt	eq
 800443a:	68e5      	ldreq	r5, [r4, #12]
 800443c:	6833      	ldreq	r3, [r6, #0]
 800443e:	1aed      	subeq	r5, r5, r3
 8004440:	68a3      	ldr	r3, [r4, #8]
 8004442:	bf0c      	ite	eq
 8004444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004448:	2500      	movne	r5, #0
 800444a:	4293      	cmp	r3, r2
 800444c:	bfc4      	itt	gt
 800444e:	1a9b      	subgt	r3, r3, r2
 8004450:	18ed      	addgt	r5, r5, r3
 8004452:	2600      	movs	r6, #0
 8004454:	341a      	adds	r4, #26
 8004456:	42b5      	cmp	r5, r6
 8004458:	d11a      	bne.n	8004490 <_printf_common+0xc8>
 800445a:	2000      	movs	r0, #0
 800445c:	e008      	b.n	8004470 <_printf_common+0xa8>
 800445e:	2301      	movs	r3, #1
 8004460:	4652      	mov	r2, sl
 8004462:	4641      	mov	r1, r8
 8004464:	4638      	mov	r0, r7
 8004466:	47c8      	blx	r9
 8004468:	3001      	adds	r0, #1
 800446a:	d103      	bne.n	8004474 <_printf_common+0xac>
 800446c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004474:	3501      	adds	r5, #1
 8004476:	e7c6      	b.n	8004406 <_printf_common+0x3e>
 8004478:	18e1      	adds	r1, r4, r3
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	2030      	movs	r0, #48	@ 0x30
 800447e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004482:	4422      	add	r2, r4
 8004484:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004488:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800448c:	3302      	adds	r3, #2
 800448e:	e7c7      	b.n	8004420 <_printf_common+0x58>
 8004490:	2301      	movs	r3, #1
 8004492:	4622      	mov	r2, r4
 8004494:	4641      	mov	r1, r8
 8004496:	4638      	mov	r0, r7
 8004498:	47c8      	blx	r9
 800449a:	3001      	adds	r0, #1
 800449c:	d0e6      	beq.n	800446c <_printf_common+0xa4>
 800449e:	3601      	adds	r6, #1
 80044a0:	e7d9      	b.n	8004456 <_printf_common+0x8e>
	...

080044a4 <_printf_i>:
 80044a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044a8:	7e0f      	ldrb	r7, [r1, #24]
 80044aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044ac:	2f78      	cmp	r7, #120	@ 0x78
 80044ae:	4691      	mov	r9, r2
 80044b0:	4680      	mov	r8, r0
 80044b2:	460c      	mov	r4, r1
 80044b4:	469a      	mov	sl, r3
 80044b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044ba:	d807      	bhi.n	80044cc <_printf_i+0x28>
 80044bc:	2f62      	cmp	r7, #98	@ 0x62
 80044be:	d80a      	bhi.n	80044d6 <_printf_i+0x32>
 80044c0:	2f00      	cmp	r7, #0
 80044c2:	f000 80d1 	beq.w	8004668 <_printf_i+0x1c4>
 80044c6:	2f58      	cmp	r7, #88	@ 0x58
 80044c8:	f000 80b8 	beq.w	800463c <_printf_i+0x198>
 80044cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044d4:	e03a      	b.n	800454c <_printf_i+0xa8>
 80044d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044da:	2b15      	cmp	r3, #21
 80044dc:	d8f6      	bhi.n	80044cc <_printf_i+0x28>
 80044de:	a101      	add	r1, pc, #4	@ (adr r1, 80044e4 <_printf_i+0x40>)
 80044e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044e4:	0800453d 	.word	0x0800453d
 80044e8:	08004551 	.word	0x08004551
 80044ec:	080044cd 	.word	0x080044cd
 80044f0:	080044cd 	.word	0x080044cd
 80044f4:	080044cd 	.word	0x080044cd
 80044f8:	080044cd 	.word	0x080044cd
 80044fc:	08004551 	.word	0x08004551
 8004500:	080044cd 	.word	0x080044cd
 8004504:	080044cd 	.word	0x080044cd
 8004508:	080044cd 	.word	0x080044cd
 800450c:	080044cd 	.word	0x080044cd
 8004510:	0800464f 	.word	0x0800464f
 8004514:	0800457b 	.word	0x0800457b
 8004518:	08004609 	.word	0x08004609
 800451c:	080044cd 	.word	0x080044cd
 8004520:	080044cd 	.word	0x080044cd
 8004524:	08004671 	.word	0x08004671
 8004528:	080044cd 	.word	0x080044cd
 800452c:	0800457b 	.word	0x0800457b
 8004530:	080044cd 	.word	0x080044cd
 8004534:	080044cd 	.word	0x080044cd
 8004538:	08004611 	.word	0x08004611
 800453c:	6833      	ldr	r3, [r6, #0]
 800453e:	1d1a      	adds	r2, r3, #4
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6032      	str	r2, [r6, #0]
 8004544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004548:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800454c:	2301      	movs	r3, #1
 800454e:	e09c      	b.n	800468a <_printf_i+0x1e6>
 8004550:	6833      	ldr	r3, [r6, #0]
 8004552:	6820      	ldr	r0, [r4, #0]
 8004554:	1d19      	adds	r1, r3, #4
 8004556:	6031      	str	r1, [r6, #0]
 8004558:	0606      	lsls	r6, r0, #24
 800455a:	d501      	bpl.n	8004560 <_printf_i+0xbc>
 800455c:	681d      	ldr	r5, [r3, #0]
 800455e:	e003      	b.n	8004568 <_printf_i+0xc4>
 8004560:	0645      	lsls	r5, r0, #25
 8004562:	d5fb      	bpl.n	800455c <_printf_i+0xb8>
 8004564:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004568:	2d00      	cmp	r5, #0
 800456a:	da03      	bge.n	8004574 <_printf_i+0xd0>
 800456c:	232d      	movs	r3, #45	@ 0x2d
 800456e:	426d      	negs	r5, r5
 8004570:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004574:	4858      	ldr	r0, [pc, #352]	@ (80046d8 <_printf_i+0x234>)
 8004576:	230a      	movs	r3, #10
 8004578:	e011      	b.n	800459e <_printf_i+0xfa>
 800457a:	6821      	ldr	r1, [r4, #0]
 800457c:	6833      	ldr	r3, [r6, #0]
 800457e:	0608      	lsls	r0, r1, #24
 8004580:	f853 5b04 	ldr.w	r5, [r3], #4
 8004584:	d402      	bmi.n	800458c <_printf_i+0xe8>
 8004586:	0649      	lsls	r1, r1, #25
 8004588:	bf48      	it	mi
 800458a:	b2ad      	uxthmi	r5, r5
 800458c:	2f6f      	cmp	r7, #111	@ 0x6f
 800458e:	4852      	ldr	r0, [pc, #328]	@ (80046d8 <_printf_i+0x234>)
 8004590:	6033      	str	r3, [r6, #0]
 8004592:	bf14      	ite	ne
 8004594:	230a      	movne	r3, #10
 8004596:	2308      	moveq	r3, #8
 8004598:	2100      	movs	r1, #0
 800459a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800459e:	6866      	ldr	r6, [r4, #4]
 80045a0:	60a6      	str	r6, [r4, #8]
 80045a2:	2e00      	cmp	r6, #0
 80045a4:	db05      	blt.n	80045b2 <_printf_i+0x10e>
 80045a6:	6821      	ldr	r1, [r4, #0]
 80045a8:	432e      	orrs	r6, r5
 80045aa:	f021 0104 	bic.w	r1, r1, #4
 80045ae:	6021      	str	r1, [r4, #0]
 80045b0:	d04b      	beq.n	800464a <_printf_i+0x1a6>
 80045b2:	4616      	mov	r6, r2
 80045b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80045b8:	fb03 5711 	mls	r7, r3, r1, r5
 80045bc:	5dc7      	ldrb	r7, [r0, r7]
 80045be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045c2:	462f      	mov	r7, r5
 80045c4:	42bb      	cmp	r3, r7
 80045c6:	460d      	mov	r5, r1
 80045c8:	d9f4      	bls.n	80045b4 <_printf_i+0x110>
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	d10b      	bne.n	80045e6 <_printf_i+0x142>
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	07df      	lsls	r7, r3, #31
 80045d2:	d508      	bpl.n	80045e6 <_printf_i+0x142>
 80045d4:	6923      	ldr	r3, [r4, #16]
 80045d6:	6861      	ldr	r1, [r4, #4]
 80045d8:	4299      	cmp	r1, r3
 80045da:	bfde      	ittt	le
 80045dc:	2330      	movle	r3, #48	@ 0x30
 80045de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80045e6:	1b92      	subs	r2, r2, r6
 80045e8:	6122      	str	r2, [r4, #16]
 80045ea:	f8cd a000 	str.w	sl, [sp]
 80045ee:	464b      	mov	r3, r9
 80045f0:	aa03      	add	r2, sp, #12
 80045f2:	4621      	mov	r1, r4
 80045f4:	4640      	mov	r0, r8
 80045f6:	f7ff fee7 	bl	80043c8 <_printf_common>
 80045fa:	3001      	adds	r0, #1
 80045fc:	d14a      	bne.n	8004694 <_printf_i+0x1f0>
 80045fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004602:	b004      	add	sp, #16
 8004604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	f043 0320 	orr.w	r3, r3, #32
 800460e:	6023      	str	r3, [r4, #0]
 8004610:	4832      	ldr	r0, [pc, #200]	@ (80046dc <_printf_i+0x238>)
 8004612:	2778      	movs	r7, #120	@ 0x78
 8004614:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004618:	6823      	ldr	r3, [r4, #0]
 800461a:	6831      	ldr	r1, [r6, #0]
 800461c:	061f      	lsls	r7, r3, #24
 800461e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004622:	d402      	bmi.n	800462a <_printf_i+0x186>
 8004624:	065f      	lsls	r7, r3, #25
 8004626:	bf48      	it	mi
 8004628:	b2ad      	uxthmi	r5, r5
 800462a:	6031      	str	r1, [r6, #0]
 800462c:	07d9      	lsls	r1, r3, #31
 800462e:	bf44      	itt	mi
 8004630:	f043 0320 	orrmi.w	r3, r3, #32
 8004634:	6023      	strmi	r3, [r4, #0]
 8004636:	b11d      	cbz	r5, 8004640 <_printf_i+0x19c>
 8004638:	2310      	movs	r3, #16
 800463a:	e7ad      	b.n	8004598 <_printf_i+0xf4>
 800463c:	4826      	ldr	r0, [pc, #152]	@ (80046d8 <_printf_i+0x234>)
 800463e:	e7e9      	b.n	8004614 <_printf_i+0x170>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	f023 0320 	bic.w	r3, r3, #32
 8004646:	6023      	str	r3, [r4, #0]
 8004648:	e7f6      	b.n	8004638 <_printf_i+0x194>
 800464a:	4616      	mov	r6, r2
 800464c:	e7bd      	b.n	80045ca <_printf_i+0x126>
 800464e:	6833      	ldr	r3, [r6, #0]
 8004650:	6825      	ldr	r5, [r4, #0]
 8004652:	6961      	ldr	r1, [r4, #20]
 8004654:	1d18      	adds	r0, r3, #4
 8004656:	6030      	str	r0, [r6, #0]
 8004658:	062e      	lsls	r6, r5, #24
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	d501      	bpl.n	8004662 <_printf_i+0x1be>
 800465e:	6019      	str	r1, [r3, #0]
 8004660:	e002      	b.n	8004668 <_printf_i+0x1c4>
 8004662:	0668      	lsls	r0, r5, #25
 8004664:	d5fb      	bpl.n	800465e <_printf_i+0x1ba>
 8004666:	8019      	strh	r1, [r3, #0]
 8004668:	2300      	movs	r3, #0
 800466a:	6123      	str	r3, [r4, #16]
 800466c:	4616      	mov	r6, r2
 800466e:	e7bc      	b.n	80045ea <_printf_i+0x146>
 8004670:	6833      	ldr	r3, [r6, #0]
 8004672:	1d1a      	adds	r2, r3, #4
 8004674:	6032      	str	r2, [r6, #0]
 8004676:	681e      	ldr	r6, [r3, #0]
 8004678:	6862      	ldr	r2, [r4, #4]
 800467a:	2100      	movs	r1, #0
 800467c:	4630      	mov	r0, r6
 800467e:	f7fb fdc7 	bl	8000210 <memchr>
 8004682:	b108      	cbz	r0, 8004688 <_printf_i+0x1e4>
 8004684:	1b80      	subs	r0, r0, r6
 8004686:	6060      	str	r0, [r4, #4]
 8004688:	6863      	ldr	r3, [r4, #4]
 800468a:	6123      	str	r3, [r4, #16]
 800468c:	2300      	movs	r3, #0
 800468e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004692:	e7aa      	b.n	80045ea <_printf_i+0x146>
 8004694:	6923      	ldr	r3, [r4, #16]
 8004696:	4632      	mov	r2, r6
 8004698:	4649      	mov	r1, r9
 800469a:	4640      	mov	r0, r8
 800469c:	47d0      	blx	sl
 800469e:	3001      	adds	r0, #1
 80046a0:	d0ad      	beq.n	80045fe <_printf_i+0x15a>
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	079b      	lsls	r3, r3, #30
 80046a6:	d413      	bmi.n	80046d0 <_printf_i+0x22c>
 80046a8:	68e0      	ldr	r0, [r4, #12]
 80046aa:	9b03      	ldr	r3, [sp, #12]
 80046ac:	4298      	cmp	r0, r3
 80046ae:	bfb8      	it	lt
 80046b0:	4618      	movlt	r0, r3
 80046b2:	e7a6      	b.n	8004602 <_printf_i+0x15e>
 80046b4:	2301      	movs	r3, #1
 80046b6:	4632      	mov	r2, r6
 80046b8:	4649      	mov	r1, r9
 80046ba:	4640      	mov	r0, r8
 80046bc:	47d0      	blx	sl
 80046be:	3001      	adds	r0, #1
 80046c0:	d09d      	beq.n	80045fe <_printf_i+0x15a>
 80046c2:	3501      	adds	r5, #1
 80046c4:	68e3      	ldr	r3, [r4, #12]
 80046c6:	9903      	ldr	r1, [sp, #12]
 80046c8:	1a5b      	subs	r3, r3, r1
 80046ca:	42ab      	cmp	r3, r5
 80046cc:	dcf2      	bgt.n	80046b4 <_printf_i+0x210>
 80046ce:	e7eb      	b.n	80046a8 <_printf_i+0x204>
 80046d0:	2500      	movs	r5, #0
 80046d2:	f104 0619 	add.w	r6, r4, #25
 80046d6:	e7f5      	b.n	80046c4 <_printf_i+0x220>
 80046d8:	08006bde 	.word	0x08006bde
 80046dc:	08006bef 	.word	0x08006bef

080046e0 <std>:
 80046e0:	2300      	movs	r3, #0
 80046e2:	b510      	push	{r4, lr}
 80046e4:	4604      	mov	r4, r0
 80046e6:	e9c0 3300 	strd	r3, r3, [r0]
 80046ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046ee:	6083      	str	r3, [r0, #8]
 80046f0:	8181      	strh	r1, [r0, #12]
 80046f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80046f4:	81c2      	strh	r2, [r0, #14]
 80046f6:	6183      	str	r3, [r0, #24]
 80046f8:	4619      	mov	r1, r3
 80046fa:	2208      	movs	r2, #8
 80046fc:	305c      	adds	r0, #92	@ 0x5c
 80046fe:	f000 f931 	bl	8004964 <memset>
 8004702:	4b0d      	ldr	r3, [pc, #52]	@ (8004738 <std+0x58>)
 8004704:	6263      	str	r3, [r4, #36]	@ 0x24
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <std+0x5c>)
 8004708:	62a3      	str	r3, [r4, #40]	@ 0x28
 800470a:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <std+0x60>)
 800470c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800470e:	4b0d      	ldr	r3, [pc, #52]	@ (8004744 <std+0x64>)
 8004710:	6323      	str	r3, [r4, #48]	@ 0x30
 8004712:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <std+0x68>)
 8004714:	6224      	str	r4, [r4, #32]
 8004716:	429c      	cmp	r4, r3
 8004718:	d006      	beq.n	8004728 <std+0x48>
 800471a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800471e:	4294      	cmp	r4, r2
 8004720:	d002      	beq.n	8004728 <std+0x48>
 8004722:	33d0      	adds	r3, #208	@ 0xd0
 8004724:	429c      	cmp	r4, r3
 8004726:	d105      	bne.n	8004734 <std+0x54>
 8004728:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800472c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004730:	f000 b994 	b.w	8004a5c <__retarget_lock_init_recursive>
 8004734:	bd10      	pop	{r4, pc}
 8004736:	bf00      	nop
 8004738:	08004865 	.word	0x08004865
 800473c:	08004887 	.word	0x08004887
 8004740:	080048bf 	.word	0x080048bf
 8004744:	080048e3 	.word	0x080048e3
 8004748:	2000028c 	.word	0x2000028c

0800474c <stdio_exit_handler>:
 800474c:	4a02      	ldr	r2, [pc, #8]	@ (8004758 <stdio_exit_handler+0xc>)
 800474e:	4903      	ldr	r1, [pc, #12]	@ (800475c <stdio_exit_handler+0x10>)
 8004750:	4803      	ldr	r0, [pc, #12]	@ (8004760 <stdio_exit_handler+0x14>)
 8004752:	f000 b869 	b.w	8004828 <_fwalk_sglue>
 8004756:	bf00      	nop
 8004758:	2000000c 	.word	0x2000000c
 800475c:	080063c5 	.word	0x080063c5
 8004760:	2000001c 	.word	0x2000001c

08004764 <cleanup_stdio>:
 8004764:	6841      	ldr	r1, [r0, #4]
 8004766:	4b0c      	ldr	r3, [pc, #48]	@ (8004798 <cleanup_stdio+0x34>)
 8004768:	4299      	cmp	r1, r3
 800476a:	b510      	push	{r4, lr}
 800476c:	4604      	mov	r4, r0
 800476e:	d001      	beq.n	8004774 <cleanup_stdio+0x10>
 8004770:	f001 fe28 	bl	80063c4 <_fflush_r>
 8004774:	68a1      	ldr	r1, [r4, #8]
 8004776:	4b09      	ldr	r3, [pc, #36]	@ (800479c <cleanup_stdio+0x38>)
 8004778:	4299      	cmp	r1, r3
 800477a:	d002      	beq.n	8004782 <cleanup_stdio+0x1e>
 800477c:	4620      	mov	r0, r4
 800477e:	f001 fe21 	bl	80063c4 <_fflush_r>
 8004782:	68e1      	ldr	r1, [r4, #12]
 8004784:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <cleanup_stdio+0x3c>)
 8004786:	4299      	cmp	r1, r3
 8004788:	d004      	beq.n	8004794 <cleanup_stdio+0x30>
 800478a:	4620      	mov	r0, r4
 800478c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004790:	f001 be18 	b.w	80063c4 <_fflush_r>
 8004794:	bd10      	pop	{r4, pc}
 8004796:	bf00      	nop
 8004798:	2000028c 	.word	0x2000028c
 800479c:	200002f4 	.word	0x200002f4
 80047a0:	2000035c 	.word	0x2000035c

080047a4 <global_stdio_init.part.0>:
 80047a4:	b510      	push	{r4, lr}
 80047a6:	4b0b      	ldr	r3, [pc, #44]	@ (80047d4 <global_stdio_init.part.0+0x30>)
 80047a8:	4c0b      	ldr	r4, [pc, #44]	@ (80047d8 <global_stdio_init.part.0+0x34>)
 80047aa:	4a0c      	ldr	r2, [pc, #48]	@ (80047dc <global_stdio_init.part.0+0x38>)
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	4620      	mov	r0, r4
 80047b0:	2200      	movs	r2, #0
 80047b2:	2104      	movs	r1, #4
 80047b4:	f7ff ff94 	bl	80046e0 <std>
 80047b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047bc:	2201      	movs	r2, #1
 80047be:	2109      	movs	r1, #9
 80047c0:	f7ff ff8e 	bl	80046e0 <std>
 80047c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047c8:	2202      	movs	r2, #2
 80047ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ce:	2112      	movs	r1, #18
 80047d0:	f7ff bf86 	b.w	80046e0 <std>
 80047d4:	200003c4 	.word	0x200003c4
 80047d8:	2000028c 	.word	0x2000028c
 80047dc:	0800474d 	.word	0x0800474d

080047e0 <__sfp_lock_acquire>:
 80047e0:	4801      	ldr	r0, [pc, #4]	@ (80047e8 <__sfp_lock_acquire+0x8>)
 80047e2:	f000 b93c 	b.w	8004a5e <__retarget_lock_acquire_recursive>
 80047e6:	bf00      	nop
 80047e8:	200003cd 	.word	0x200003cd

080047ec <__sfp_lock_release>:
 80047ec:	4801      	ldr	r0, [pc, #4]	@ (80047f4 <__sfp_lock_release+0x8>)
 80047ee:	f000 b937 	b.w	8004a60 <__retarget_lock_release_recursive>
 80047f2:	bf00      	nop
 80047f4:	200003cd 	.word	0x200003cd

080047f8 <__sinit>:
 80047f8:	b510      	push	{r4, lr}
 80047fa:	4604      	mov	r4, r0
 80047fc:	f7ff fff0 	bl	80047e0 <__sfp_lock_acquire>
 8004800:	6a23      	ldr	r3, [r4, #32]
 8004802:	b11b      	cbz	r3, 800480c <__sinit+0x14>
 8004804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004808:	f7ff bff0 	b.w	80047ec <__sfp_lock_release>
 800480c:	4b04      	ldr	r3, [pc, #16]	@ (8004820 <__sinit+0x28>)
 800480e:	6223      	str	r3, [r4, #32]
 8004810:	4b04      	ldr	r3, [pc, #16]	@ (8004824 <__sinit+0x2c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1f5      	bne.n	8004804 <__sinit+0xc>
 8004818:	f7ff ffc4 	bl	80047a4 <global_stdio_init.part.0>
 800481c:	e7f2      	b.n	8004804 <__sinit+0xc>
 800481e:	bf00      	nop
 8004820:	08004765 	.word	0x08004765
 8004824:	200003c4 	.word	0x200003c4

08004828 <_fwalk_sglue>:
 8004828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800482c:	4607      	mov	r7, r0
 800482e:	4688      	mov	r8, r1
 8004830:	4614      	mov	r4, r2
 8004832:	2600      	movs	r6, #0
 8004834:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004838:	f1b9 0901 	subs.w	r9, r9, #1
 800483c:	d505      	bpl.n	800484a <_fwalk_sglue+0x22>
 800483e:	6824      	ldr	r4, [r4, #0]
 8004840:	2c00      	cmp	r4, #0
 8004842:	d1f7      	bne.n	8004834 <_fwalk_sglue+0xc>
 8004844:	4630      	mov	r0, r6
 8004846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800484a:	89ab      	ldrh	r3, [r5, #12]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d907      	bls.n	8004860 <_fwalk_sglue+0x38>
 8004850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004854:	3301      	adds	r3, #1
 8004856:	d003      	beq.n	8004860 <_fwalk_sglue+0x38>
 8004858:	4629      	mov	r1, r5
 800485a:	4638      	mov	r0, r7
 800485c:	47c0      	blx	r8
 800485e:	4306      	orrs	r6, r0
 8004860:	3568      	adds	r5, #104	@ 0x68
 8004862:	e7e9      	b.n	8004838 <_fwalk_sglue+0x10>

08004864 <__sread>:
 8004864:	b510      	push	{r4, lr}
 8004866:	460c      	mov	r4, r1
 8004868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800486c:	f000 f8a8 	bl	80049c0 <_read_r>
 8004870:	2800      	cmp	r0, #0
 8004872:	bfab      	itete	ge
 8004874:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004876:	89a3      	ldrhlt	r3, [r4, #12]
 8004878:	181b      	addge	r3, r3, r0
 800487a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800487e:	bfac      	ite	ge
 8004880:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004882:	81a3      	strhlt	r3, [r4, #12]
 8004884:	bd10      	pop	{r4, pc}

08004886 <__swrite>:
 8004886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800488a:	461f      	mov	r7, r3
 800488c:	898b      	ldrh	r3, [r1, #12]
 800488e:	05db      	lsls	r3, r3, #23
 8004890:	4605      	mov	r5, r0
 8004892:	460c      	mov	r4, r1
 8004894:	4616      	mov	r6, r2
 8004896:	d505      	bpl.n	80048a4 <__swrite+0x1e>
 8004898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489c:	2302      	movs	r3, #2
 800489e:	2200      	movs	r2, #0
 80048a0:	f000 f87c 	bl	800499c <_lseek_r>
 80048a4:	89a3      	ldrh	r3, [r4, #12]
 80048a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048ae:	81a3      	strh	r3, [r4, #12]
 80048b0:	4632      	mov	r2, r6
 80048b2:	463b      	mov	r3, r7
 80048b4:	4628      	mov	r0, r5
 80048b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048ba:	f000 b893 	b.w	80049e4 <_write_r>

080048be <__sseek>:
 80048be:	b510      	push	{r4, lr}
 80048c0:	460c      	mov	r4, r1
 80048c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c6:	f000 f869 	bl	800499c <_lseek_r>
 80048ca:	1c43      	adds	r3, r0, #1
 80048cc:	89a3      	ldrh	r3, [r4, #12]
 80048ce:	bf15      	itete	ne
 80048d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048da:	81a3      	strheq	r3, [r4, #12]
 80048dc:	bf18      	it	ne
 80048de:	81a3      	strhne	r3, [r4, #12]
 80048e0:	bd10      	pop	{r4, pc}

080048e2 <__sclose>:
 80048e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048e6:	f000 b849 	b.w	800497c <_close_r>

080048ea <_vsniprintf_r>:
 80048ea:	b530      	push	{r4, r5, lr}
 80048ec:	4614      	mov	r4, r2
 80048ee:	2c00      	cmp	r4, #0
 80048f0:	b09b      	sub	sp, #108	@ 0x6c
 80048f2:	4605      	mov	r5, r0
 80048f4:	461a      	mov	r2, r3
 80048f6:	da05      	bge.n	8004904 <_vsniprintf_r+0x1a>
 80048f8:	238b      	movs	r3, #139	@ 0x8b
 80048fa:	6003      	str	r3, [r0, #0]
 80048fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004900:	b01b      	add	sp, #108	@ 0x6c
 8004902:	bd30      	pop	{r4, r5, pc}
 8004904:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004908:	f8ad 300c 	strh.w	r3, [sp, #12]
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	9319      	str	r3, [sp, #100]	@ 0x64
 8004912:	bf14      	ite	ne
 8004914:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004918:	4623      	moveq	r3, r4
 800491a:	9302      	str	r3, [sp, #8]
 800491c:	9305      	str	r3, [sp, #20]
 800491e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004922:	9100      	str	r1, [sp, #0]
 8004924:	9104      	str	r1, [sp, #16]
 8004926:	f8ad 300e 	strh.w	r3, [sp, #14]
 800492a:	4669      	mov	r1, sp
 800492c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800492e:	f001 fbc9 	bl	80060c4 <_svfiprintf_r>
 8004932:	1c43      	adds	r3, r0, #1
 8004934:	bfbc      	itt	lt
 8004936:	238b      	movlt	r3, #139	@ 0x8b
 8004938:	602b      	strlt	r3, [r5, #0]
 800493a:	2c00      	cmp	r4, #0
 800493c:	d0e0      	beq.n	8004900 <_vsniprintf_r+0x16>
 800493e:	9b00      	ldr	r3, [sp, #0]
 8004940:	2200      	movs	r2, #0
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	e7dc      	b.n	8004900 <_vsniprintf_r+0x16>
	...

08004948 <vsniprintf>:
 8004948:	b507      	push	{r0, r1, r2, lr}
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	4613      	mov	r3, r2
 800494e:	460a      	mov	r2, r1
 8004950:	4601      	mov	r1, r0
 8004952:	4803      	ldr	r0, [pc, #12]	@ (8004960 <vsniprintf+0x18>)
 8004954:	6800      	ldr	r0, [r0, #0]
 8004956:	f7ff ffc8 	bl	80048ea <_vsniprintf_r>
 800495a:	b003      	add	sp, #12
 800495c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004960:	20000018 	.word	0x20000018

08004964 <memset>:
 8004964:	4402      	add	r2, r0
 8004966:	4603      	mov	r3, r0
 8004968:	4293      	cmp	r3, r2
 800496a:	d100      	bne.n	800496e <memset+0xa>
 800496c:	4770      	bx	lr
 800496e:	f803 1b01 	strb.w	r1, [r3], #1
 8004972:	e7f9      	b.n	8004968 <memset+0x4>

08004974 <_localeconv_r>:
 8004974:	4800      	ldr	r0, [pc, #0]	@ (8004978 <_localeconv_r+0x4>)
 8004976:	4770      	bx	lr
 8004978:	20000158 	.word	0x20000158

0800497c <_close_r>:
 800497c:	b538      	push	{r3, r4, r5, lr}
 800497e:	4d06      	ldr	r5, [pc, #24]	@ (8004998 <_close_r+0x1c>)
 8004980:	2300      	movs	r3, #0
 8004982:	4604      	mov	r4, r0
 8004984:	4608      	mov	r0, r1
 8004986:	602b      	str	r3, [r5, #0]
 8004988:	f7fc fe86 	bl	8001698 <_close>
 800498c:	1c43      	adds	r3, r0, #1
 800498e:	d102      	bne.n	8004996 <_close_r+0x1a>
 8004990:	682b      	ldr	r3, [r5, #0]
 8004992:	b103      	cbz	r3, 8004996 <_close_r+0x1a>
 8004994:	6023      	str	r3, [r4, #0]
 8004996:	bd38      	pop	{r3, r4, r5, pc}
 8004998:	200003c8 	.word	0x200003c8

0800499c <_lseek_r>:
 800499c:	b538      	push	{r3, r4, r5, lr}
 800499e:	4d07      	ldr	r5, [pc, #28]	@ (80049bc <_lseek_r+0x20>)
 80049a0:	4604      	mov	r4, r0
 80049a2:	4608      	mov	r0, r1
 80049a4:	4611      	mov	r1, r2
 80049a6:	2200      	movs	r2, #0
 80049a8:	602a      	str	r2, [r5, #0]
 80049aa:	461a      	mov	r2, r3
 80049ac:	f7fc fe9b 	bl	80016e6 <_lseek>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d102      	bne.n	80049ba <_lseek_r+0x1e>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	b103      	cbz	r3, 80049ba <_lseek_r+0x1e>
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	200003c8 	.word	0x200003c8

080049c0 <_read_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4d07      	ldr	r5, [pc, #28]	@ (80049e0 <_read_r+0x20>)
 80049c4:	4604      	mov	r4, r0
 80049c6:	4608      	mov	r0, r1
 80049c8:	4611      	mov	r1, r2
 80049ca:	2200      	movs	r2, #0
 80049cc:	602a      	str	r2, [r5, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f7fc fe29 	bl	8001626 <_read>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_read_r+0x1e>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	b103      	cbz	r3, 80049de <_read_r+0x1e>
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	200003c8 	.word	0x200003c8

080049e4 <_write_r>:
 80049e4:	b538      	push	{r3, r4, r5, lr}
 80049e6:	4d07      	ldr	r5, [pc, #28]	@ (8004a04 <_write_r+0x20>)
 80049e8:	4604      	mov	r4, r0
 80049ea:	4608      	mov	r0, r1
 80049ec:	4611      	mov	r1, r2
 80049ee:	2200      	movs	r2, #0
 80049f0:	602a      	str	r2, [r5, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	f7fc fe34 	bl	8001660 <_write>
 80049f8:	1c43      	adds	r3, r0, #1
 80049fa:	d102      	bne.n	8004a02 <_write_r+0x1e>
 80049fc:	682b      	ldr	r3, [r5, #0]
 80049fe:	b103      	cbz	r3, 8004a02 <_write_r+0x1e>
 8004a00:	6023      	str	r3, [r4, #0]
 8004a02:	bd38      	pop	{r3, r4, r5, pc}
 8004a04:	200003c8 	.word	0x200003c8

08004a08 <__errno>:
 8004a08:	4b01      	ldr	r3, [pc, #4]	@ (8004a10 <__errno+0x8>)
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	20000018 	.word	0x20000018

08004a14 <__libc_init_array>:
 8004a14:	b570      	push	{r4, r5, r6, lr}
 8004a16:	4d0d      	ldr	r5, [pc, #52]	@ (8004a4c <__libc_init_array+0x38>)
 8004a18:	4c0d      	ldr	r4, [pc, #52]	@ (8004a50 <__libc_init_array+0x3c>)
 8004a1a:	1b64      	subs	r4, r4, r5
 8004a1c:	10a4      	asrs	r4, r4, #2
 8004a1e:	2600      	movs	r6, #0
 8004a20:	42a6      	cmp	r6, r4
 8004a22:	d109      	bne.n	8004a38 <__libc_init_array+0x24>
 8004a24:	4d0b      	ldr	r5, [pc, #44]	@ (8004a54 <__libc_init_array+0x40>)
 8004a26:	4c0c      	ldr	r4, [pc, #48]	@ (8004a58 <__libc_init_array+0x44>)
 8004a28:	f002 f86a 	bl	8006b00 <_init>
 8004a2c:	1b64      	subs	r4, r4, r5
 8004a2e:	10a4      	asrs	r4, r4, #2
 8004a30:	2600      	movs	r6, #0
 8004a32:	42a6      	cmp	r6, r4
 8004a34:	d105      	bne.n	8004a42 <__libc_init_array+0x2e>
 8004a36:	bd70      	pop	{r4, r5, r6, pc}
 8004a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a3c:	4798      	blx	r3
 8004a3e:	3601      	adds	r6, #1
 8004a40:	e7ee      	b.n	8004a20 <__libc_init_array+0xc>
 8004a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a46:	4798      	blx	r3
 8004a48:	3601      	adds	r6, #1
 8004a4a:	e7f2      	b.n	8004a32 <__libc_init_array+0x1e>
 8004a4c:	08006f4c 	.word	0x08006f4c
 8004a50:	08006f4c 	.word	0x08006f4c
 8004a54:	08006f4c 	.word	0x08006f4c
 8004a58:	08006f50 	.word	0x08006f50

08004a5c <__retarget_lock_init_recursive>:
 8004a5c:	4770      	bx	lr

08004a5e <__retarget_lock_acquire_recursive>:
 8004a5e:	4770      	bx	lr

08004a60 <__retarget_lock_release_recursive>:
 8004a60:	4770      	bx	lr

08004a62 <quorem>:
 8004a62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a66:	6903      	ldr	r3, [r0, #16]
 8004a68:	690c      	ldr	r4, [r1, #16]
 8004a6a:	42a3      	cmp	r3, r4
 8004a6c:	4607      	mov	r7, r0
 8004a6e:	db7e      	blt.n	8004b6e <quorem+0x10c>
 8004a70:	3c01      	subs	r4, #1
 8004a72:	f101 0814 	add.w	r8, r1, #20
 8004a76:	00a3      	lsls	r3, r4, #2
 8004a78:	f100 0514 	add.w	r5, r0, #20
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a82:	9301      	str	r3, [sp, #4]
 8004a84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a94:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a98:	d32e      	bcc.n	8004af8 <quorem+0x96>
 8004a9a:	f04f 0a00 	mov.w	sl, #0
 8004a9e:	46c4      	mov	ip, r8
 8004aa0:	46ae      	mov	lr, r5
 8004aa2:	46d3      	mov	fp, sl
 8004aa4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004aa8:	b298      	uxth	r0, r3
 8004aaa:	fb06 a000 	mla	r0, r6, r0, sl
 8004aae:	0c02      	lsrs	r2, r0, #16
 8004ab0:	0c1b      	lsrs	r3, r3, #16
 8004ab2:	fb06 2303 	mla	r3, r6, r3, r2
 8004ab6:	f8de 2000 	ldr.w	r2, [lr]
 8004aba:	b280      	uxth	r0, r0
 8004abc:	b292      	uxth	r2, r2
 8004abe:	1a12      	subs	r2, r2, r0
 8004ac0:	445a      	add	r2, fp
 8004ac2:	f8de 0000 	ldr.w	r0, [lr]
 8004ac6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ad0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ad4:	b292      	uxth	r2, r2
 8004ad6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ada:	45e1      	cmp	r9, ip
 8004adc:	f84e 2b04 	str.w	r2, [lr], #4
 8004ae0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ae4:	d2de      	bcs.n	8004aa4 <quorem+0x42>
 8004ae6:	9b00      	ldr	r3, [sp, #0]
 8004ae8:	58eb      	ldr	r3, [r5, r3]
 8004aea:	b92b      	cbnz	r3, 8004af8 <quorem+0x96>
 8004aec:	9b01      	ldr	r3, [sp, #4]
 8004aee:	3b04      	subs	r3, #4
 8004af0:	429d      	cmp	r5, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	d32f      	bcc.n	8004b56 <quorem+0xf4>
 8004af6:	613c      	str	r4, [r7, #16]
 8004af8:	4638      	mov	r0, r7
 8004afa:	f001 f97f 	bl	8005dfc <__mcmp>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	db25      	blt.n	8004b4e <quorem+0xec>
 8004b02:	4629      	mov	r1, r5
 8004b04:	2000      	movs	r0, #0
 8004b06:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b0a:	f8d1 c000 	ldr.w	ip, [r1]
 8004b0e:	fa1f fe82 	uxth.w	lr, r2
 8004b12:	fa1f f38c 	uxth.w	r3, ip
 8004b16:	eba3 030e 	sub.w	r3, r3, lr
 8004b1a:	4403      	add	r3, r0
 8004b1c:	0c12      	lsrs	r2, r2, #16
 8004b1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004b22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b2c:	45c1      	cmp	r9, r8
 8004b2e:	f841 3b04 	str.w	r3, [r1], #4
 8004b32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b36:	d2e6      	bcs.n	8004b06 <quorem+0xa4>
 8004b38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b40:	b922      	cbnz	r2, 8004b4c <quorem+0xea>
 8004b42:	3b04      	subs	r3, #4
 8004b44:	429d      	cmp	r5, r3
 8004b46:	461a      	mov	r2, r3
 8004b48:	d30b      	bcc.n	8004b62 <quorem+0x100>
 8004b4a:	613c      	str	r4, [r7, #16]
 8004b4c:	3601      	adds	r6, #1
 8004b4e:	4630      	mov	r0, r6
 8004b50:	b003      	add	sp, #12
 8004b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b56:	6812      	ldr	r2, [r2, #0]
 8004b58:	3b04      	subs	r3, #4
 8004b5a:	2a00      	cmp	r2, #0
 8004b5c:	d1cb      	bne.n	8004af6 <quorem+0x94>
 8004b5e:	3c01      	subs	r4, #1
 8004b60:	e7c6      	b.n	8004af0 <quorem+0x8e>
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	3b04      	subs	r3, #4
 8004b66:	2a00      	cmp	r2, #0
 8004b68:	d1ef      	bne.n	8004b4a <quorem+0xe8>
 8004b6a:	3c01      	subs	r4, #1
 8004b6c:	e7ea      	b.n	8004b44 <quorem+0xe2>
 8004b6e:	2000      	movs	r0, #0
 8004b70:	e7ee      	b.n	8004b50 <quorem+0xee>
 8004b72:	0000      	movs	r0, r0
 8004b74:	0000      	movs	r0, r0
	...

08004b78 <_dtoa_r>:
 8004b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7c:	69c7      	ldr	r7, [r0, #28]
 8004b7e:	b097      	sub	sp, #92	@ 0x5c
 8004b80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004b84:	ec55 4b10 	vmov	r4, r5, d0
 8004b88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004b8a:	9107      	str	r1, [sp, #28]
 8004b8c:	4681      	mov	r9, r0
 8004b8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004b90:	9311      	str	r3, [sp, #68]	@ 0x44
 8004b92:	b97f      	cbnz	r7, 8004bb4 <_dtoa_r+0x3c>
 8004b94:	2010      	movs	r0, #16
 8004b96:	f000 fe09 	bl	80057ac <malloc>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8004ba0:	b920      	cbnz	r0, 8004bac <_dtoa_r+0x34>
 8004ba2:	4ba9      	ldr	r3, [pc, #676]	@ (8004e48 <_dtoa_r+0x2d0>)
 8004ba4:	21ef      	movs	r1, #239	@ 0xef
 8004ba6:	48a9      	ldr	r0, [pc, #676]	@ (8004e4c <_dtoa_r+0x2d4>)
 8004ba8:	f001 fc6c 	bl	8006484 <__assert_func>
 8004bac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004bb0:	6007      	str	r7, [r0, #0]
 8004bb2:	60c7      	str	r7, [r0, #12]
 8004bb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004bb8:	6819      	ldr	r1, [r3, #0]
 8004bba:	b159      	cbz	r1, 8004bd4 <_dtoa_r+0x5c>
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	604a      	str	r2, [r1, #4]
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	4093      	lsls	r3, r2
 8004bc4:	608b      	str	r3, [r1, #8]
 8004bc6:	4648      	mov	r0, r9
 8004bc8:	f000 fee6 	bl	8005998 <_Bfree>
 8004bcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	1e2b      	subs	r3, r5, #0
 8004bd6:	bfb9      	ittee	lt
 8004bd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004bdc:	9305      	strlt	r3, [sp, #20]
 8004bde:	2300      	movge	r3, #0
 8004be0:	6033      	strge	r3, [r6, #0]
 8004be2:	9f05      	ldr	r7, [sp, #20]
 8004be4:	4b9a      	ldr	r3, [pc, #616]	@ (8004e50 <_dtoa_r+0x2d8>)
 8004be6:	bfbc      	itt	lt
 8004be8:	2201      	movlt	r2, #1
 8004bea:	6032      	strlt	r2, [r6, #0]
 8004bec:	43bb      	bics	r3, r7
 8004bee:	d112      	bne.n	8004c16 <_dtoa_r+0x9e>
 8004bf0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004bf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004bfc:	4323      	orrs	r3, r4
 8004bfe:	f000 855a 	beq.w	80056b6 <_dtoa_r+0xb3e>
 8004c02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004e64 <_dtoa_r+0x2ec>
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 855c 	beq.w	80056c6 <_dtoa_r+0xb4e>
 8004c0e:	f10a 0303 	add.w	r3, sl, #3
 8004c12:	f000 bd56 	b.w	80056c2 <_dtoa_r+0xb4a>
 8004c16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	ec51 0b17 	vmov	r0, r1, d7
 8004c20:	2300      	movs	r3, #0
 8004c22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004c26:	f7fb ff6f 	bl	8000b08 <__aeabi_dcmpeq>
 8004c2a:	4680      	mov	r8, r0
 8004c2c:	b158      	cbz	r0, 8004c46 <_dtoa_r+0xce>
 8004c2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004c30:	2301      	movs	r3, #1
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c36:	b113      	cbz	r3, 8004c3e <_dtoa_r+0xc6>
 8004c38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004c3a:	4b86      	ldr	r3, [pc, #536]	@ (8004e54 <_dtoa_r+0x2dc>)
 8004c3c:	6013      	str	r3, [r2, #0]
 8004c3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004e68 <_dtoa_r+0x2f0>
 8004c42:	f000 bd40 	b.w	80056c6 <_dtoa_r+0xb4e>
 8004c46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004c4a:	aa14      	add	r2, sp, #80	@ 0x50
 8004c4c:	a915      	add	r1, sp, #84	@ 0x54
 8004c4e:	4648      	mov	r0, r9
 8004c50:	f001 f984 	bl	8005f5c <__d2b>
 8004c54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004c58:	9002      	str	r0, [sp, #8]
 8004c5a:	2e00      	cmp	r6, #0
 8004c5c:	d078      	beq.n	8004d50 <_dtoa_r+0x1d8>
 8004c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004c64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004c70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004c74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004c78:	4619      	mov	r1, r3
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	4b76      	ldr	r3, [pc, #472]	@ (8004e58 <_dtoa_r+0x2e0>)
 8004c7e:	f7fb fb23 	bl	80002c8 <__aeabi_dsub>
 8004c82:	a36b      	add	r3, pc, #428	@ (adr r3, 8004e30 <_dtoa_r+0x2b8>)
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	f7fb fcd6 	bl	8000638 <__aeabi_dmul>
 8004c8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004e38 <_dtoa_r+0x2c0>)
 8004c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c92:	f7fb fb1b 	bl	80002cc <__adddf3>
 8004c96:	4604      	mov	r4, r0
 8004c98:	4630      	mov	r0, r6
 8004c9a:	460d      	mov	r5, r1
 8004c9c:	f7fb fc62 	bl	8000564 <__aeabi_i2d>
 8004ca0:	a367      	add	r3, pc, #412	@ (adr r3, 8004e40 <_dtoa_r+0x2c8>)
 8004ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca6:	f7fb fcc7 	bl	8000638 <__aeabi_dmul>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4620      	mov	r0, r4
 8004cb0:	4629      	mov	r1, r5
 8004cb2:	f7fb fb0b 	bl	80002cc <__adddf3>
 8004cb6:	4604      	mov	r4, r0
 8004cb8:	460d      	mov	r5, r1
 8004cba:	f7fb ff6d 	bl	8000b98 <__aeabi_d2iz>
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	4607      	mov	r7, r0
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	f7fb ff28 	bl	8000b1c <__aeabi_dcmplt>
 8004ccc:	b140      	cbz	r0, 8004ce0 <_dtoa_r+0x168>
 8004cce:	4638      	mov	r0, r7
 8004cd0:	f7fb fc48 	bl	8000564 <__aeabi_i2d>
 8004cd4:	4622      	mov	r2, r4
 8004cd6:	462b      	mov	r3, r5
 8004cd8:	f7fb ff16 	bl	8000b08 <__aeabi_dcmpeq>
 8004cdc:	b900      	cbnz	r0, 8004ce0 <_dtoa_r+0x168>
 8004cde:	3f01      	subs	r7, #1
 8004ce0:	2f16      	cmp	r7, #22
 8004ce2:	d852      	bhi.n	8004d8a <_dtoa_r+0x212>
 8004ce4:	4b5d      	ldr	r3, [pc, #372]	@ (8004e5c <_dtoa_r+0x2e4>)
 8004ce6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004cf2:	f7fb ff13 	bl	8000b1c <__aeabi_dcmplt>
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	d049      	beq.n	8004d8e <_dtoa_r+0x216>
 8004cfa:	3f01      	subs	r7, #1
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004d02:	1b9b      	subs	r3, r3, r6
 8004d04:	1e5a      	subs	r2, r3, #1
 8004d06:	bf45      	ittet	mi
 8004d08:	f1c3 0301 	rsbmi	r3, r3, #1
 8004d0c:	9300      	strmi	r3, [sp, #0]
 8004d0e:	2300      	movpl	r3, #0
 8004d10:	2300      	movmi	r3, #0
 8004d12:	9206      	str	r2, [sp, #24]
 8004d14:	bf54      	ite	pl
 8004d16:	9300      	strpl	r3, [sp, #0]
 8004d18:	9306      	strmi	r3, [sp, #24]
 8004d1a:	2f00      	cmp	r7, #0
 8004d1c:	db39      	blt.n	8004d92 <_dtoa_r+0x21a>
 8004d1e:	9b06      	ldr	r3, [sp, #24]
 8004d20:	970d      	str	r7, [sp, #52]	@ 0x34
 8004d22:	443b      	add	r3, r7
 8004d24:	9306      	str	r3, [sp, #24]
 8004d26:	2300      	movs	r3, #0
 8004d28:	9308      	str	r3, [sp, #32]
 8004d2a:	9b07      	ldr	r3, [sp, #28]
 8004d2c:	2b09      	cmp	r3, #9
 8004d2e:	d863      	bhi.n	8004df8 <_dtoa_r+0x280>
 8004d30:	2b05      	cmp	r3, #5
 8004d32:	bfc4      	itt	gt
 8004d34:	3b04      	subgt	r3, #4
 8004d36:	9307      	strgt	r3, [sp, #28]
 8004d38:	9b07      	ldr	r3, [sp, #28]
 8004d3a:	f1a3 0302 	sub.w	r3, r3, #2
 8004d3e:	bfcc      	ite	gt
 8004d40:	2400      	movgt	r4, #0
 8004d42:	2401      	movle	r4, #1
 8004d44:	2b03      	cmp	r3, #3
 8004d46:	d863      	bhi.n	8004e10 <_dtoa_r+0x298>
 8004d48:	e8df f003 	tbb	[pc, r3]
 8004d4c:	2b375452 	.word	0x2b375452
 8004d50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004d54:	441e      	add	r6, r3
 8004d56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004d5a:	2b20      	cmp	r3, #32
 8004d5c:	bfc1      	itttt	gt
 8004d5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004d62:	409f      	lslgt	r7, r3
 8004d64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004d68:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004d6c:	bfd6      	itet	le
 8004d6e:	f1c3 0320 	rsble	r3, r3, #32
 8004d72:	ea47 0003 	orrgt.w	r0, r7, r3
 8004d76:	fa04 f003 	lslle.w	r0, r4, r3
 8004d7a:	f7fb fbe3 	bl	8000544 <__aeabi_ui2d>
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004d84:	3e01      	subs	r6, #1
 8004d86:	9212      	str	r2, [sp, #72]	@ 0x48
 8004d88:	e776      	b.n	8004c78 <_dtoa_r+0x100>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e7b7      	b.n	8004cfe <_dtoa_r+0x186>
 8004d8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004d90:	e7b6      	b.n	8004d00 <_dtoa_r+0x188>
 8004d92:	9b00      	ldr	r3, [sp, #0]
 8004d94:	1bdb      	subs	r3, r3, r7
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	427b      	negs	r3, r7
 8004d9a:	9308      	str	r3, [sp, #32]
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8004da0:	e7c3      	b.n	8004d2a <_dtoa_r+0x1b2>
 8004da2:	2301      	movs	r3, #1
 8004da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004da6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004da8:	eb07 0b03 	add.w	fp, r7, r3
 8004dac:	f10b 0301 	add.w	r3, fp, #1
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	9303      	str	r3, [sp, #12]
 8004db4:	bfb8      	it	lt
 8004db6:	2301      	movlt	r3, #1
 8004db8:	e006      	b.n	8004dc8 <_dtoa_r+0x250>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	dd28      	ble.n	8004e16 <_dtoa_r+0x29e>
 8004dc4:	469b      	mov	fp, r3
 8004dc6:	9303      	str	r3, [sp, #12]
 8004dc8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004dcc:	2100      	movs	r1, #0
 8004dce:	2204      	movs	r2, #4
 8004dd0:	f102 0514 	add.w	r5, r2, #20
 8004dd4:	429d      	cmp	r5, r3
 8004dd6:	d926      	bls.n	8004e26 <_dtoa_r+0x2ae>
 8004dd8:	6041      	str	r1, [r0, #4]
 8004dda:	4648      	mov	r0, r9
 8004ddc:	f000 fd9c 	bl	8005918 <_Balloc>
 8004de0:	4682      	mov	sl, r0
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d142      	bne.n	8004e6c <_dtoa_r+0x2f4>
 8004de6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e60 <_dtoa_r+0x2e8>)
 8004de8:	4602      	mov	r2, r0
 8004dea:	f240 11af 	movw	r1, #431	@ 0x1af
 8004dee:	e6da      	b.n	8004ba6 <_dtoa_r+0x2e>
 8004df0:	2300      	movs	r3, #0
 8004df2:	e7e3      	b.n	8004dbc <_dtoa_r+0x244>
 8004df4:	2300      	movs	r3, #0
 8004df6:	e7d5      	b.n	8004da4 <_dtoa_r+0x22c>
 8004df8:	2401      	movs	r4, #1
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	9307      	str	r3, [sp, #28]
 8004dfe:	9409      	str	r4, [sp, #36]	@ 0x24
 8004e00:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8004e04:	2200      	movs	r2, #0
 8004e06:	f8cd b00c 	str.w	fp, [sp, #12]
 8004e0a:	2312      	movs	r3, #18
 8004e0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8004e0e:	e7db      	b.n	8004dc8 <_dtoa_r+0x250>
 8004e10:	2301      	movs	r3, #1
 8004e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e14:	e7f4      	b.n	8004e00 <_dtoa_r+0x288>
 8004e16:	f04f 0b01 	mov.w	fp, #1
 8004e1a:	f8cd b00c 	str.w	fp, [sp, #12]
 8004e1e:	465b      	mov	r3, fp
 8004e20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004e24:	e7d0      	b.n	8004dc8 <_dtoa_r+0x250>
 8004e26:	3101      	adds	r1, #1
 8004e28:	0052      	lsls	r2, r2, #1
 8004e2a:	e7d1      	b.n	8004dd0 <_dtoa_r+0x258>
 8004e2c:	f3af 8000 	nop.w
 8004e30:	636f4361 	.word	0x636f4361
 8004e34:	3fd287a7 	.word	0x3fd287a7
 8004e38:	8b60c8b3 	.word	0x8b60c8b3
 8004e3c:	3fc68a28 	.word	0x3fc68a28
 8004e40:	509f79fb 	.word	0x509f79fb
 8004e44:	3fd34413 	.word	0x3fd34413
 8004e48:	08006c0d 	.word	0x08006c0d
 8004e4c:	08006c24 	.word	0x08006c24
 8004e50:	7ff00000 	.word	0x7ff00000
 8004e54:	08006bdd 	.word	0x08006bdd
 8004e58:	3ff80000 	.word	0x3ff80000
 8004e5c:	08006d78 	.word	0x08006d78
 8004e60:	08006c7c 	.word	0x08006c7c
 8004e64:	08006c09 	.word	0x08006c09
 8004e68:	08006bdc 	.word	0x08006bdc
 8004e6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004e70:	6018      	str	r0, [r3, #0]
 8004e72:	9b03      	ldr	r3, [sp, #12]
 8004e74:	2b0e      	cmp	r3, #14
 8004e76:	f200 80a1 	bhi.w	8004fbc <_dtoa_r+0x444>
 8004e7a:	2c00      	cmp	r4, #0
 8004e7c:	f000 809e 	beq.w	8004fbc <_dtoa_r+0x444>
 8004e80:	2f00      	cmp	r7, #0
 8004e82:	dd33      	ble.n	8004eec <_dtoa_r+0x374>
 8004e84:	4b9c      	ldr	r3, [pc, #624]	@ (80050f8 <_dtoa_r+0x580>)
 8004e86:	f007 020f 	and.w	r2, r7, #15
 8004e8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e8e:	ed93 7b00 	vldr	d7, [r3]
 8004e92:	05f8      	lsls	r0, r7, #23
 8004e94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004e98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e9c:	d516      	bpl.n	8004ecc <_dtoa_r+0x354>
 8004e9e:	4b97      	ldr	r3, [pc, #604]	@ (80050fc <_dtoa_r+0x584>)
 8004ea0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ea4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ea8:	f7fb fcf0 	bl	800088c <__aeabi_ddiv>
 8004eac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004eb0:	f004 040f 	and.w	r4, r4, #15
 8004eb4:	2603      	movs	r6, #3
 8004eb6:	4d91      	ldr	r5, [pc, #580]	@ (80050fc <_dtoa_r+0x584>)
 8004eb8:	b954      	cbnz	r4, 8004ed0 <_dtoa_r+0x358>
 8004eba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004ebe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ec2:	f7fb fce3 	bl	800088c <__aeabi_ddiv>
 8004ec6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004eca:	e028      	b.n	8004f1e <_dtoa_r+0x3a6>
 8004ecc:	2602      	movs	r6, #2
 8004ece:	e7f2      	b.n	8004eb6 <_dtoa_r+0x33e>
 8004ed0:	07e1      	lsls	r1, r4, #31
 8004ed2:	d508      	bpl.n	8004ee6 <_dtoa_r+0x36e>
 8004ed4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004ed8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004edc:	f7fb fbac 	bl	8000638 <__aeabi_dmul>
 8004ee0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004ee4:	3601      	adds	r6, #1
 8004ee6:	1064      	asrs	r4, r4, #1
 8004ee8:	3508      	adds	r5, #8
 8004eea:	e7e5      	b.n	8004eb8 <_dtoa_r+0x340>
 8004eec:	f000 80af 	beq.w	800504e <_dtoa_r+0x4d6>
 8004ef0:	427c      	negs	r4, r7
 8004ef2:	4b81      	ldr	r3, [pc, #516]	@ (80050f8 <_dtoa_r+0x580>)
 8004ef4:	4d81      	ldr	r5, [pc, #516]	@ (80050fc <_dtoa_r+0x584>)
 8004ef6:	f004 020f 	and.w	r2, r4, #15
 8004efa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004f06:	f7fb fb97 	bl	8000638 <__aeabi_dmul>
 8004f0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f0e:	1124      	asrs	r4, r4, #4
 8004f10:	2300      	movs	r3, #0
 8004f12:	2602      	movs	r6, #2
 8004f14:	2c00      	cmp	r4, #0
 8004f16:	f040 808f 	bne.w	8005038 <_dtoa_r+0x4c0>
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1d3      	bne.n	8004ec6 <_dtoa_r+0x34e>
 8004f1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004f20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 8094 	beq.w	8005052 <_dtoa_r+0x4da>
 8004f2a:	4b75      	ldr	r3, [pc, #468]	@ (8005100 <_dtoa_r+0x588>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	4620      	mov	r0, r4
 8004f30:	4629      	mov	r1, r5
 8004f32:	f7fb fdf3 	bl	8000b1c <__aeabi_dcmplt>
 8004f36:	2800      	cmp	r0, #0
 8004f38:	f000 808b 	beq.w	8005052 <_dtoa_r+0x4da>
 8004f3c:	9b03      	ldr	r3, [sp, #12]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 8087 	beq.w	8005052 <_dtoa_r+0x4da>
 8004f44:	f1bb 0f00 	cmp.w	fp, #0
 8004f48:	dd34      	ble.n	8004fb4 <_dtoa_r+0x43c>
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	4b6d      	ldr	r3, [pc, #436]	@ (8005104 <_dtoa_r+0x58c>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	4629      	mov	r1, r5
 8004f52:	f7fb fb71 	bl	8000638 <__aeabi_dmul>
 8004f56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f5a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004f5e:	3601      	adds	r6, #1
 8004f60:	465c      	mov	r4, fp
 8004f62:	4630      	mov	r0, r6
 8004f64:	f7fb fafe 	bl	8000564 <__aeabi_i2d>
 8004f68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f6c:	f7fb fb64 	bl	8000638 <__aeabi_dmul>
 8004f70:	4b65      	ldr	r3, [pc, #404]	@ (8005108 <_dtoa_r+0x590>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	f7fb f9aa 	bl	80002cc <__adddf3>
 8004f78:	4605      	mov	r5, r0
 8004f7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004f7e:	2c00      	cmp	r4, #0
 8004f80:	d16a      	bne.n	8005058 <_dtoa_r+0x4e0>
 8004f82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f86:	4b61      	ldr	r3, [pc, #388]	@ (800510c <_dtoa_r+0x594>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f7fb f99d 	bl	80002c8 <__aeabi_dsub>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f96:	462a      	mov	r2, r5
 8004f98:	4633      	mov	r3, r6
 8004f9a:	f7fb fddd 	bl	8000b58 <__aeabi_dcmpgt>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	f040 8298 	bne.w	80054d4 <_dtoa_r+0x95c>
 8004fa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fa8:	462a      	mov	r2, r5
 8004faa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004fae:	f7fb fdb5 	bl	8000b1c <__aeabi_dcmplt>
 8004fb2:	bb38      	cbnz	r0, 8005004 <_dtoa_r+0x48c>
 8004fb4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004fb8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004fbc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f2c0 8157 	blt.w	8005272 <_dtoa_r+0x6fa>
 8004fc4:	2f0e      	cmp	r7, #14
 8004fc6:	f300 8154 	bgt.w	8005272 <_dtoa_r+0x6fa>
 8004fca:	4b4b      	ldr	r3, [pc, #300]	@ (80050f8 <_dtoa_r+0x580>)
 8004fcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004fd0:	ed93 7b00 	vldr	d7, [r3]
 8004fd4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	ed8d 7b00 	vstr	d7, [sp]
 8004fdc:	f280 80e5 	bge.w	80051aa <_dtoa_r+0x632>
 8004fe0:	9b03      	ldr	r3, [sp, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f300 80e1 	bgt.w	80051aa <_dtoa_r+0x632>
 8004fe8:	d10c      	bne.n	8005004 <_dtoa_r+0x48c>
 8004fea:	4b48      	ldr	r3, [pc, #288]	@ (800510c <_dtoa_r+0x594>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	ec51 0b17 	vmov	r0, r1, d7
 8004ff2:	f7fb fb21 	bl	8000638 <__aeabi_dmul>
 8004ff6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ffa:	f7fb fda3 	bl	8000b44 <__aeabi_dcmpge>
 8004ffe:	2800      	cmp	r0, #0
 8005000:	f000 8266 	beq.w	80054d0 <_dtoa_r+0x958>
 8005004:	2400      	movs	r4, #0
 8005006:	4625      	mov	r5, r4
 8005008:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800500a:	4656      	mov	r6, sl
 800500c:	ea6f 0803 	mvn.w	r8, r3
 8005010:	2700      	movs	r7, #0
 8005012:	4621      	mov	r1, r4
 8005014:	4648      	mov	r0, r9
 8005016:	f000 fcbf 	bl	8005998 <_Bfree>
 800501a:	2d00      	cmp	r5, #0
 800501c:	f000 80bd 	beq.w	800519a <_dtoa_r+0x622>
 8005020:	b12f      	cbz	r7, 800502e <_dtoa_r+0x4b6>
 8005022:	42af      	cmp	r7, r5
 8005024:	d003      	beq.n	800502e <_dtoa_r+0x4b6>
 8005026:	4639      	mov	r1, r7
 8005028:	4648      	mov	r0, r9
 800502a:	f000 fcb5 	bl	8005998 <_Bfree>
 800502e:	4629      	mov	r1, r5
 8005030:	4648      	mov	r0, r9
 8005032:	f000 fcb1 	bl	8005998 <_Bfree>
 8005036:	e0b0      	b.n	800519a <_dtoa_r+0x622>
 8005038:	07e2      	lsls	r2, r4, #31
 800503a:	d505      	bpl.n	8005048 <_dtoa_r+0x4d0>
 800503c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005040:	f7fb fafa 	bl	8000638 <__aeabi_dmul>
 8005044:	3601      	adds	r6, #1
 8005046:	2301      	movs	r3, #1
 8005048:	1064      	asrs	r4, r4, #1
 800504a:	3508      	adds	r5, #8
 800504c:	e762      	b.n	8004f14 <_dtoa_r+0x39c>
 800504e:	2602      	movs	r6, #2
 8005050:	e765      	b.n	8004f1e <_dtoa_r+0x3a6>
 8005052:	9c03      	ldr	r4, [sp, #12]
 8005054:	46b8      	mov	r8, r7
 8005056:	e784      	b.n	8004f62 <_dtoa_r+0x3ea>
 8005058:	4b27      	ldr	r3, [pc, #156]	@ (80050f8 <_dtoa_r+0x580>)
 800505a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800505c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005060:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005064:	4454      	add	r4, sl
 8005066:	2900      	cmp	r1, #0
 8005068:	d054      	beq.n	8005114 <_dtoa_r+0x59c>
 800506a:	4929      	ldr	r1, [pc, #164]	@ (8005110 <_dtoa_r+0x598>)
 800506c:	2000      	movs	r0, #0
 800506e:	f7fb fc0d 	bl	800088c <__aeabi_ddiv>
 8005072:	4633      	mov	r3, r6
 8005074:	462a      	mov	r2, r5
 8005076:	f7fb f927 	bl	80002c8 <__aeabi_dsub>
 800507a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800507e:	4656      	mov	r6, sl
 8005080:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005084:	f7fb fd88 	bl	8000b98 <__aeabi_d2iz>
 8005088:	4605      	mov	r5, r0
 800508a:	f7fb fa6b 	bl	8000564 <__aeabi_i2d>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005096:	f7fb f917 	bl	80002c8 <__aeabi_dsub>
 800509a:	3530      	adds	r5, #48	@ 0x30
 800509c:	4602      	mov	r2, r0
 800509e:	460b      	mov	r3, r1
 80050a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050a4:	f806 5b01 	strb.w	r5, [r6], #1
 80050a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80050ac:	f7fb fd36 	bl	8000b1c <__aeabi_dcmplt>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d172      	bne.n	800519a <_dtoa_r+0x622>
 80050b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050b8:	4911      	ldr	r1, [pc, #68]	@ (8005100 <_dtoa_r+0x588>)
 80050ba:	2000      	movs	r0, #0
 80050bc:	f7fb f904 	bl	80002c8 <__aeabi_dsub>
 80050c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80050c4:	f7fb fd2a 	bl	8000b1c <__aeabi_dcmplt>
 80050c8:	2800      	cmp	r0, #0
 80050ca:	f040 80b4 	bne.w	8005236 <_dtoa_r+0x6be>
 80050ce:	42a6      	cmp	r6, r4
 80050d0:	f43f af70 	beq.w	8004fb4 <_dtoa_r+0x43c>
 80050d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80050d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005104 <_dtoa_r+0x58c>)
 80050da:	2200      	movs	r2, #0
 80050dc:	f7fb faac 	bl	8000638 <__aeabi_dmul>
 80050e0:	4b08      	ldr	r3, [pc, #32]	@ (8005104 <_dtoa_r+0x58c>)
 80050e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80050e6:	2200      	movs	r2, #0
 80050e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050ec:	f7fb faa4 	bl	8000638 <__aeabi_dmul>
 80050f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050f4:	e7c4      	b.n	8005080 <_dtoa_r+0x508>
 80050f6:	bf00      	nop
 80050f8:	08006d78 	.word	0x08006d78
 80050fc:	08006d50 	.word	0x08006d50
 8005100:	3ff00000 	.word	0x3ff00000
 8005104:	40240000 	.word	0x40240000
 8005108:	401c0000 	.word	0x401c0000
 800510c:	40140000 	.word	0x40140000
 8005110:	3fe00000 	.word	0x3fe00000
 8005114:	4631      	mov	r1, r6
 8005116:	4628      	mov	r0, r5
 8005118:	f7fb fa8e 	bl	8000638 <__aeabi_dmul>
 800511c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005120:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005122:	4656      	mov	r6, sl
 8005124:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005128:	f7fb fd36 	bl	8000b98 <__aeabi_d2iz>
 800512c:	4605      	mov	r5, r0
 800512e:	f7fb fa19 	bl	8000564 <__aeabi_i2d>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800513a:	f7fb f8c5 	bl	80002c8 <__aeabi_dsub>
 800513e:	3530      	adds	r5, #48	@ 0x30
 8005140:	f806 5b01 	strb.w	r5, [r6], #1
 8005144:	4602      	mov	r2, r0
 8005146:	460b      	mov	r3, r1
 8005148:	42a6      	cmp	r6, r4
 800514a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800514e:	f04f 0200 	mov.w	r2, #0
 8005152:	d124      	bne.n	800519e <_dtoa_r+0x626>
 8005154:	4baf      	ldr	r3, [pc, #700]	@ (8005414 <_dtoa_r+0x89c>)
 8005156:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800515a:	f7fb f8b7 	bl	80002cc <__adddf3>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005166:	f7fb fcf7 	bl	8000b58 <__aeabi_dcmpgt>
 800516a:	2800      	cmp	r0, #0
 800516c:	d163      	bne.n	8005236 <_dtoa_r+0x6be>
 800516e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005172:	49a8      	ldr	r1, [pc, #672]	@ (8005414 <_dtoa_r+0x89c>)
 8005174:	2000      	movs	r0, #0
 8005176:	f7fb f8a7 	bl	80002c8 <__aeabi_dsub>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005182:	f7fb fccb 	bl	8000b1c <__aeabi_dcmplt>
 8005186:	2800      	cmp	r0, #0
 8005188:	f43f af14 	beq.w	8004fb4 <_dtoa_r+0x43c>
 800518c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800518e:	1e73      	subs	r3, r6, #1
 8005190:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005192:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005196:	2b30      	cmp	r3, #48	@ 0x30
 8005198:	d0f8      	beq.n	800518c <_dtoa_r+0x614>
 800519a:	4647      	mov	r7, r8
 800519c:	e03b      	b.n	8005216 <_dtoa_r+0x69e>
 800519e:	4b9e      	ldr	r3, [pc, #632]	@ (8005418 <_dtoa_r+0x8a0>)
 80051a0:	f7fb fa4a 	bl	8000638 <__aeabi_dmul>
 80051a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80051a8:	e7bc      	b.n	8005124 <_dtoa_r+0x5ac>
 80051aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80051ae:	4656      	mov	r6, sl
 80051b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051b4:	4620      	mov	r0, r4
 80051b6:	4629      	mov	r1, r5
 80051b8:	f7fb fb68 	bl	800088c <__aeabi_ddiv>
 80051bc:	f7fb fcec 	bl	8000b98 <__aeabi_d2iz>
 80051c0:	4680      	mov	r8, r0
 80051c2:	f7fb f9cf 	bl	8000564 <__aeabi_i2d>
 80051c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051ca:	f7fb fa35 	bl	8000638 <__aeabi_dmul>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4620      	mov	r0, r4
 80051d4:	4629      	mov	r1, r5
 80051d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80051da:	f7fb f875 	bl	80002c8 <__aeabi_dsub>
 80051de:	f806 4b01 	strb.w	r4, [r6], #1
 80051e2:	9d03      	ldr	r5, [sp, #12]
 80051e4:	eba6 040a 	sub.w	r4, r6, sl
 80051e8:	42a5      	cmp	r5, r4
 80051ea:	4602      	mov	r2, r0
 80051ec:	460b      	mov	r3, r1
 80051ee:	d133      	bne.n	8005258 <_dtoa_r+0x6e0>
 80051f0:	f7fb f86c 	bl	80002cc <__adddf3>
 80051f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051f8:	4604      	mov	r4, r0
 80051fa:	460d      	mov	r5, r1
 80051fc:	f7fb fcac 	bl	8000b58 <__aeabi_dcmpgt>
 8005200:	b9c0      	cbnz	r0, 8005234 <_dtoa_r+0x6bc>
 8005202:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005206:	4620      	mov	r0, r4
 8005208:	4629      	mov	r1, r5
 800520a:	f7fb fc7d 	bl	8000b08 <__aeabi_dcmpeq>
 800520e:	b110      	cbz	r0, 8005216 <_dtoa_r+0x69e>
 8005210:	f018 0f01 	tst.w	r8, #1
 8005214:	d10e      	bne.n	8005234 <_dtoa_r+0x6bc>
 8005216:	9902      	ldr	r1, [sp, #8]
 8005218:	4648      	mov	r0, r9
 800521a:	f000 fbbd 	bl	8005998 <_Bfree>
 800521e:	2300      	movs	r3, #0
 8005220:	7033      	strb	r3, [r6, #0]
 8005222:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005224:	3701      	adds	r7, #1
 8005226:	601f      	str	r7, [r3, #0]
 8005228:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800522a:	2b00      	cmp	r3, #0
 800522c:	f000 824b 	beq.w	80056c6 <_dtoa_r+0xb4e>
 8005230:	601e      	str	r6, [r3, #0]
 8005232:	e248      	b.n	80056c6 <_dtoa_r+0xb4e>
 8005234:	46b8      	mov	r8, r7
 8005236:	4633      	mov	r3, r6
 8005238:	461e      	mov	r6, r3
 800523a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800523e:	2a39      	cmp	r2, #57	@ 0x39
 8005240:	d106      	bne.n	8005250 <_dtoa_r+0x6d8>
 8005242:	459a      	cmp	sl, r3
 8005244:	d1f8      	bne.n	8005238 <_dtoa_r+0x6c0>
 8005246:	2230      	movs	r2, #48	@ 0x30
 8005248:	f108 0801 	add.w	r8, r8, #1
 800524c:	f88a 2000 	strb.w	r2, [sl]
 8005250:	781a      	ldrb	r2, [r3, #0]
 8005252:	3201      	adds	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]
 8005256:	e7a0      	b.n	800519a <_dtoa_r+0x622>
 8005258:	4b6f      	ldr	r3, [pc, #444]	@ (8005418 <_dtoa_r+0x8a0>)
 800525a:	2200      	movs	r2, #0
 800525c:	f7fb f9ec 	bl	8000638 <__aeabi_dmul>
 8005260:	2200      	movs	r2, #0
 8005262:	2300      	movs	r3, #0
 8005264:	4604      	mov	r4, r0
 8005266:	460d      	mov	r5, r1
 8005268:	f7fb fc4e 	bl	8000b08 <__aeabi_dcmpeq>
 800526c:	2800      	cmp	r0, #0
 800526e:	d09f      	beq.n	80051b0 <_dtoa_r+0x638>
 8005270:	e7d1      	b.n	8005216 <_dtoa_r+0x69e>
 8005272:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005274:	2a00      	cmp	r2, #0
 8005276:	f000 80ea 	beq.w	800544e <_dtoa_r+0x8d6>
 800527a:	9a07      	ldr	r2, [sp, #28]
 800527c:	2a01      	cmp	r2, #1
 800527e:	f300 80cd 	bgt.w	800541c <_dtoa_r+0x8a4>
 8005282:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005284:	2a00      	cmp	r2, #0
 8005286:	f000 80c1 	beq.w	800540c <_dtoa_r+0x894>
 800528a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800528e:	9c08      	ldr	r4, [sp, #32]
 8005290:	9e00      	ldr	r6, [sp, #0]
 8005292:	9a00      	ldr	r2, [sp, #0]
 8005294:	441a      	add	r2, r3
 8005296:	9200      	str	r2, [sp, #0]
 8005298:	9a06      	ldr	r2, [sp, #24]
 800529a:	2101      	movs	r1, #1
 800529c:	441a      	add	r2, r3
 800529e:	4648      	mov	r0, r9
 80052a0:	9206      	str	r2, [sp, #24]
 80052a2:	f000 fc2d 	bl	8005b00 <__i2b>
 80052a6:	4605      	mov	r5, r0
 80052a8:	b166      	cbz	r6, 80052c4 <_dtoa_r+0x74c>
 80052aa:	9b06      	ldr	r3, [sp, #24]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	dd09      	ble.n	80052c4 <_dtoa_r+0x74c>
 80052b0:	42b3      	cmp	r3, r6
 80052b2:	9a00      	ldr	r2, [sp, #0]
 80052b4:	bfa8      	it	ge
 80052b6:	4633      	movge	r3, r6
 80052b8:	1ad2      	subs	r2, r2, r3
 80052ba:	9200      	str	r2, [sp, #0]
 80052bc:	9a06      	ldr	r2, [sp, #24]
 80052be:	1af6      	subs	r6, r6, r3
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	9306      	str	r3, [sp, #24]
 80052c4:	9b08      	ldr	r3, [sp, #32]
 80052c6:	b30b      	cbz	r3, 800530c <_dtoa_r+0x794>
 80052c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 80c6 	beq.w	800545c <_dtoa_r+0x8e4>
 80052d0:	2c00      	cmp	r4, #0
 80052d2:	f000 80c0 	beq.w	8005456 <_dtoa_r+0x8de>
 80052d6:	4629      	mov	r1, r5
 80052d8:	4622      	mov	r2, r4
 80052da:	4648      	mov	r0, r9
 80052dc:	f000 fcc8 	bl	8005c70 <__pow5mult>
 80052e0:	9a02      	ldr	r2, [sp, #8]
 80052e2:	4601      	mov	r1, r0
 80052e4:	4605      	mov	r5, r0
 80052e6:	4648      	mov	r0, r9
 80052e8:	f000 fc20 	bl	8005b2c <__multiply>
 80052ec:	9902      	ldr	r1, [sp, #8]
 80052ee:	4680      	mov	r8, r0
 80052f0:	4648      	mov	r0, r9
 80052f2:	f000 fb51 	bl	8005998 <_Bfree>
 80052f6:	9b08      	ldr	r3, [sp, #32]
 80052f8:	1b1b      	subs	r3, r3, r4
 80052fa:	9308      	str	r3, [sp, #32]
 80052fc:	f000 80b1 	beq.w	8005462 <_dtoa_r+0x8ea>
 8005300:	9a08      	ldr	r2, [sp, #32]
 8005302:	4641      	mov	r1, r8
 8005304:	4648      	mov	r0, r9
 8005306:	f000 fcb3 	bl	8005c70 <__pow5mult>
 800530a:	9002      	str	r0, [sp, #8]
 800530c:	2101      	movs	r1, #1
 800530e:	4648      	mov	r0, r9
 8005310:	f000 fbf6 	bl	8005b00 <__i2b>
 8005314:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005316:	4604      	mov	r4, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 81d8 	beq.w	80056ce <_dtoa_r+0xb56>
 800531e:	461a      	mov	r2, r3
 8005320:	4601      	mov	r1, r0
 8005322:	4648      	mov	r0, r9
 8005324:	f000 fca4 	bl	8005c70 <__pow5mult>
 8005328:	9b07      	ldr	r3, [sp, #28]
 800532a:	2b01      	cmp	r3, #1
 800532c:	4604      	mov	r4, r0
 800532e:	f300 809f 	bgt.w	8005470 <_dtoa_r+0x8f8>
 8005332:	9b04      	ldr	r3, [sp, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	f040 8097 	bne.w	8005468 <_dtoa_r+0x8f0>
 800533a:	9b05      	ldr	r3, [sp, #20]
 800533c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005340:	2b00      	cmp	r3, #0
 8005342:	f040 8093 	bne.w	800546c <_dtoa_r+0x8f4>
 8005346:	9b05      	ldr	r3, [sp, #20]
 8005348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800534c:	0d1b      	lsrs	r3, r3, #20
 800534e:	051b      	lsls	r3, r3, #20
 8005350:	b133      	cbz	r3, 8005360 <_dtoa_r+0x7e8>
 8005352:	9b00      	ldr	r3, [sp, #0]
 8005354:	3301      	adds	r3, #1
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	9b06      	ldr	r3, [sp, #24]
 800535a:	3301      	adds	r3, #1
 800535c:	9306      	str	r3, [sp, #24]
 800535e:	2301      	movs	r3, #1
 8005360:	9308      	str	r3, [sp, #32]
 8005362:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 81b8 	beq.w	80056da <_dtoa_r+0xb62>
 800536a:	6923      	ldr	r3, [r4, #16]
 800536c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005370:	6918      	ldr	r0, [r3, #16]
 8005372:	f000 fb79 	bl	8005a68 <__hi0bits>
 8005376:	f1c0 0020 	rsb	r0, r0, #32
 800537a:	9b06      	ldr	r3, [sp, #24]
 800537c:	4418      	add	r0, r3
 800537e:	f010 001f 	ands.w	r0, r0, #31
 8005382:	f000 8082 	beq.w	800548a <_dtoa_r+0x912>
 8005386:	f1c0 0320 	rsb	r3, r0, #32
 800538a:	2b04      	cmp	r3, #4
 800538c:	dd73      	ble.n	8005476 <_dtoa_r+0x8fe>
 800538e:	9b00      	ldr	r3, [sp, #0]
 8005390:	f1c0 001c 	rsb	r0, r0, #28
 8005394:	4403      	add	r3, r0
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	9b06      	ldr	r3, [sp, #24]
 800539a:	4403      	add	r3, r0
 800539c:	4406      	add	r6, r0
 800539e:	9306      	str	r3, [sp, #24]
 80053a0:	9b00      	ldr	r3, [sp, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	dd05      	ble.n	80053b2 <_dtoa_r+0x83a>
 80053a6:	9902      	ldr	r1, [sp, #8]
 80053a8:	461a      	mov	r2, r3
 80053aa:	4648      	mov	r0, r9
 80053ac:	f000 fcba 	bl	8005d24 <__lshift>
 80053b0:	9002      	str	r0, [sp, #8]
 80053b2:	9b06      	ldr	r3, [sp, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	dd05      	ble.n	80053c4 <_dtoa_r+0x84c>
 80053b8:	4621      	mov	r1, r4
 80053ba:	461a      	mov	r2, r3
 80053bc:	4648      	mov	r0, r9
 80053be:	f000 fcb1 	bl	8005d24 <__lshift>
 80053c2:	4604      	mov	r4, r0
 80053c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d061      	beq.n	800548e <_dtoa_r+0x916>
 80053ca:	9802      	ldr	r0, [sp, #8]
 80053cc:	4621      	mov	r1, r4
 80053ce:	f000 fd15 	bl	8005dfc <__mcmp>
 80053d2:	2800      	cmp	r0, #0
 80053d4:	da5b      	bge.n	800548e <_dtoa_r+0x916>
 80053d6:	2300      	movs	r3, #0
 80053d8:	9902      	ldr	r1, [sp, #8]
 80053da:	220a      	movs	r2, #10
 80053dc:	4648      	mov	r0, r9
 80053de:	f000 fafd 	bl	80059dc <__multadd>
 80053e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053e4:	9002      	str	r0, [sp, #8]
 80053e6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 8177 	beq.w	80056de <_dtoa_r+0xb66>
 80053f0:	4629      	mov	r1, r5
 80053f2:	2300      	movs	r3, #0
 80053f4:	220a      	movs	r2, #10
 80053f6:	4648      	mov	r0, r9
 80053f8:	f000 faf0 	bl	80059dc <__multadd>
 80053fc:	f1bb 0f00 	cmp.w	fp, #0
 8005400:	4605      	mov	r5, r0
 8005402:	dc6f      	bgt.n	80054e4 <_dtoa_r+0x96c>
 8005404:	9b07      	ldr	r3, [sp, #28]
 8005406:	2b02      	cmp	r3, #2
 8005408:	dc49      	bgt.n	800549e <_dtoa_r+0x926>
 800540a:	e06b      	b.n	80054e4 <_dtoa_r+0x96c>
 800540c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800540e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005412:	e73c      	b.n	800528e <_dtoa_r+0x716>
 8005414:	3fe00000 	.word	0x3fe00000
 8005418:	40240000 	.word	0x40240000
 800541c:	9b03      	ldr	r3, [sp, #12]
 800541e:	1e5c      	subs	r4, r3, #1
 8005420:	9b08      	ldr	r3, [sp, #32]
 8005422:	42a3      	cmp	r3, r4
 8005424:	db09      	blt.n	800543a <_dtoa_r+0x8c2>
 8005426:	1b1c      	subs	r4, r3, r4
 8005428:	9b03      	ldr	r3, [sp, #12]
 800542a:	2b00      	cmp	r3, #0
 800542c:	f6bf af30 	bge.w	8005290 <_dtoa_r+0x718>
 8005430:	9b00      	ldr	r3, [sp, #0]
 8005432:	9a03      	ldr	r2, [sp, #12]
 8005434:	1a9e      	subs	r6, r3, r2
 8005436:	2300      	movs	r3, #0
 8005438:	e72b      	b.n	8005292 <_dtoa_r+0x71a>
 800543a:	9b08      	ldr	r3, [sp, #32]
 800543c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800543e:	9408      	str	r4, [sp, #32]
 8005440:	1ae3      	subs	r3, r4, r3
 8005442:	441a      	add	r2, r3
 8005444:	9e00      	ldr	r6, [sp, #0]
 8005446:	9b03      	ldr	r3, [sp, #12]
 8005448:	920d      	str	r2, [sp, #52]	@ 0x34
 800544a:	2400      	movs	r4, #0
 800544c:	e721      	b.n	8005292 <_dtoa_r+0x71a>
 800544e:	9c08      	ldr	r4, [sp, #32]
 8005450:	9e00      	ldr	r6, [sp, #0]
 8005452:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005454:	e728      	b.n	80052a8 <_dtoa_r+0x730>
 8005456:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800545a:	e751      	b.n	8005300 <_dtoa_r+0x788>
 800545c:	9a08      	ldr	r2, [sp, #32]
 800545e:	9902      	ldr	r1, [sp, #8]
 8005460:	e750      	b.n	8005304 <_dtoa_r+0x78c>
 8005462:	f8cd 8008 	str.w	r8, [sp, #8]
 8005466:	e751      	b.n	800530c <_dtoa_r+0x794>
 8005468:	2300      	movs	r3, #0
 800546a:	e779      	b.n	8005360 <_dtoa_r+0x7e8>
 800546c:	9b04      	ldr	r3, [sp, #16]
 800546e:	e777      	b.n	8005360 <_dtoa_r+0x7e8>
 8005470:	2300      	movs	r3, #0
 8005472:	9308      	str	r3, [sp, #32]
 8005474:	e779      	b.n	800536a <_dtoa_r+0x7f2>
 8005476:	d093      	beq.n	80053a0 <_dtoa_r+0x828>
 8005478:	9a00      	ldr	r2, [sp, #0]
 800547a:	331c      	adds	r3, #28
 800547c:	441a      	add	r2, r3
 800547e:	9200      	str	r2, [sp, #0]
 8005480:	9a06      	ldr	r2, [sp, #24]
 8005482:	441a      	add	r2, r3
 8005484:	441e      	add	r6, r3
 8005486:	9206      	str	r2, [sp, #24]
 8005488:	e78a      	b.n	80053a0 <_dtoa_r+0x828>
 800548a:	4603      	mov	r3, r0
 800548c:	e7f4      	b.n	8005478 <_dtoa_r+0x900>
 800548e:	9b03      	ldr	r3, [sp, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	46b8      	mov	r8, r7
 8005494:	dc20      	bgt.n	80054d8 <_dtoa_r+0x960>
 8005496:	469b      	mov	fp, r3
 8005498:	9b07      	ldr	r3, [sp, #28]
 800549a:	2b02      	cmp	r3, #2
 800549c:	dd1e      	ble.n	80054dc <_dtoa_r+0x964>
 800549e:	f1bb 0f00 	cmp.w	fp, #0
 80054a2:	f47f adb1 	bne.w	8005008 <_dtoa_r+0x490>
 80054a6:	4621      	mov	r1, r4
 80054a8:	465b      	mov	r3, fp
 80054aa:	2205      	movs	r2, #5
 80054ac:	4648      	mov	r0, r9
 80054ae:	f000 fa95 	bl	80059dc <__multadd>
 80054b2:	4601      	mov	r1, r0
 80054b4:	4604      	mov	r4, r0
 80054b6:	9802      	ldr	r0, [sp, #8]
 80054b8:	f000 fca0 	bl	8005dfc <__mcmp>
 80054bc:	2800      	cmp	r0, #0
 80054be:	f77f ada3 	ble.w	8005008 <_dtoa_r+0x490>
 80054c2:	4656      	mov	r6, sl
 80054c4:	2331      	movs	r3, #49	@ 0x31
 80054c6:	f806 3b01 	strb.w	r3, [r6], #1
 80054ca:	f108 0801 	add.w	r8, r8, #1
 80054ce:	e59f      	b.n	8005010 <_dtoa_r+0x498>
 80054d0:	9c03      	ldr	r4, [sp, #12]
 80054d2:	46b8      	mov	r8, r7
 80054d4:	4625      	mov	r5, r4
 80054d6:	e7f4      	b.n	80054c2 <_dtoa_r+0x94a>
 80054d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80054dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f000 8101 	beq.w	80056e6 <_dtoa_r+0xb6e>
 80054e4:	2e00      	cmp	r6, #0
 80054e6:	dd05      	ble.n	80054f4 <_dtoa_r+0x97c>
 80054e8:	4629      	mov	r1, r5
 80054ea:	4632      	mov	r2, r6
 80054ec:	4648      	mov	r0, r9
 80054ee:	f000 fc19 	bl	8005d24 <__lshift>
 80054f2:	4605      	mov	r5, r0
 80054f4:	9b08      	ldr	r3, [sp, #32]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d05c      	beq.n	80055b4 <_dtoa_r+0xa3c>
 80054fa:	6869      	ldr	r1, [r5, #4]
 80054fc:	4648      	mov	r0, r9
 80054fe:	f000 fa0b 	bl	8005918 <_Balloc>
 8005502:	4606      	mov	r6, r0
 8005504:	b928      	cbnz	r0, 8005512 <_dtoa_r+0x99a>
 8005506:	4b82      	ldr	r3, [pc, #520]	@ (8005710 <_dtoa_r+0xb98>)
 8005508:	4602      	mov	r2, r0
 800550a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800550e:	f7ff bb4a 	b.w	8004ba6 <_dtoa_r+0x2e>
 8005512:	692a      	ldr	r2, [r5, #16]
 8005514:	3202      	adds	r2, #2
 8005516:	0092      	lsls	r2, r2, #2
 8005518:	f105 010c 	add.w	r1, r5, #12
 800551c:	300c      	adds	r0, #12
 800551e:	f000 ffa3 	bl	8006468 <memcpy>
 8005522:	2201      	movs	r2, #1
 8005524:	4631      	mov	r1, r6
 8005526:	4648      	mov	r0, r9
 8005528:	f000 fbfc 	bl	8005d24 <__lshift>
 800552c:	f10a 0301 	add.w	r3, sl, #1
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	eb0a 030b 	add.w	r3, sl, fp
 8005536:	9308      	str	r3, [sp, #32]
 8005538:	9b04      	ldr	r3, [sp, #16]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	462f      	mov	r7, r5
 8005540:	9306      	str	r3, [sp, #24]
 8005542:	4605      	mov	r5, r0
 8005544:	9b00      	ldr	r3, [sp, #0]
 8005546:	9802      	ldr	r0, [sp, #8]
 8005548:	4621      	mov	r1, r4
 800554a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800554e:	f7ff fa88 	bl	8004a62 <quorem>
 8005552:	4603      	mov	r3, r0
 8005554:	3330      	adds	r3, #48	@ 0x30
 8005556:	9003      	str	r0, [sp, #12]
 8005558:	4639      	mov	r1, r7
 800555a:	9802      	ldr	r0, [sp, #8]
 800555c:	9309      	str	r3, [sp, #36]	@ 0x24
 800555e:	f000 fc4d 	bl	8005dfc <__mcmp>
 8005562:	462a      	mov	r2, r5
 8005564:	9004      	str	r0, [sp, #16]
 8005566:	4621      	mov	r1, r4
 8005568:	4648      	mov	r0, r9
 800556a:	f000 fc63 	bl	8005e34 <__mdiff>
 800556e:	68c2      	ldr	r2, [r0, #12]
 8005570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005572:	4606      	mov	r6, r0
 8005574:	bb02      	cbnz	r2, 80055b8 <_dtoa_r+0xa40>
 8005576:	4601      	mov	r1, r0
 8005578:	9802      	ldr	r0, [sp, #8]
 800557a:	f000 fc3f 	bl	8005dfc <__mcmp>
 800557e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005580:	4602      	mov	r2, r0
 8005582:	4631      	mov	r1, r6
 8005584:	4648      	mov	r0, r9
 8005586:	920c      	str	r2, [sp, #48]	@ 0x30
 8005588:	9309      	str	r3, [sp, #36]	@ 0x24
 800558a:	f000 fa05 	bl	8005998 <_Bfree>
 800558e:	9b07      	ldr	r3, [sp, #28]
 8005590:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005592:	9e00      	ldr	r6, [sp, #0]
 8005594:	ea42 0103 	orr.w	r1, r2, r3
 8005598:	9b06      	ldr	r3, [sp, #24]
 800559a:	4319      	orrs	r1, r3
 800559c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800559e:	d10d      	bne.n	80055bc <_dtoa_r+0xa44>
 80055a0:	2b39      	cmp	r3, #57	@ 0x39
 80055a2:	d027      	beq.n	80055f4 <_dtoa_r+0xa7c>
 80055a4:	9a04      	ldr	r2, [sp, #16]
 80055a6:	2a00      	cmp	r2, #0
 80055a8:	dd01      	ble.n	80055ae <_dtoa_r+0xa36>
 80055aa:	9b03      	ldr	r3, [sp, #12]
 80055ac:	3331      	adds	r3, #49	@ 0x31
 80055ae:	f88b 3000 	strb.w	r3, [fp]
 80055b2:	e52e      	b.n	8005012 <_dtoa_r+0x49a>
 80055b4:	4628      	mov	r0, r5
 80055b6:	e7b9      	b.n	800552c <_dtoa_r+0x9b4>
 80055b8:	2201      	movs	r2, #1
 80055ba:	e7e2      	b.n	8005582 <_dtoa_r+0xa0a>
 80055bc:	9904      	ldr	r1, [sp, #16]
 80055be:	2900      	cmp	r1, #0
 80055c0:	db04      	blt.n	80055cc <_dtoa_r+0xa54>
 80055c2:	9807      	ldr	r0, [sp, #28]
 80055c4:	4301      	orrs	r1, r0
 80055c6:	9806      	ldr	r0, [sp, #24]
 80055c8:	4301      	orrs	r1, r0
 80055ca:	d120      	bne.n	800560e <_dtoa_r+0xa96>
 80055cc:	2a00      	cmp	r2, #0
 80055ce:	ddee      	ble.n	80055ae <_dtoa_r+0xa36>
 80055d0:	9902      	ldr	r1, [sp, #8]
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	2201      	movs	r2, #1
 80055d6:	4648      	mov	r0, r9
 80055d8:	f000 fba4 	bl	8005d24 <__lshift>
 80055dc:	4621      	mov	r1, r4
 80055de:	9002      	str	r0, [sp, #8]
 80055e0:	f000 fc0c 	bl	8005dfc <__mcmp>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	9b00      	ldr	r3, [sp, #0]
 80055e8:	dc02      	bgt.n	80055f0 <_dtoa_r+0xa78>
 80055ea:	d1e0      	bne.n	80055ae <_dtoa_r+0xa36>
 80055ec:	07da      	lsls	r2, r3, #31
 80055ee:	d5de      	bpl.n	80055ae <_dtoa_r+0xa36>
 80055f0:	2b39      	cmp	r3, #57	@ 0x39
 80055f2:	d1da      	bne.n	80055aa <_dtoa_r+0xa32>
 80055f4:	2339      	movs	r3, #57	@ 0x39
 80055f6:	f88b 3000 	strb.w	r3, [fp]
 80055fa:	4633      	mov	r3, r6
 80055fc:	461e      	mov	r6, r3
 80055fe:	3b01      	subs	r3, #1
 8005600:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005604:	2a39      	cmp	r2, #57	@ 0x39
 8005606:	d04e      	beq.n	80056a6 <_dtoa_r+0xb2e>
 8005608:	3201      	adds	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
 800560c:	e501      	b.n	8005012 <_dtoa_r+0x49a>
 800560e:	2a00      	cmp	r2, #0
 8005610:	dd03      	ble.n	800561a <_dtoa_r+0xaa2>
 8005612:	2b39      	cmp	r3, #57	@ 0x39
 8005614:	d0ee      	beq.n	80055f4 <_dtoa_r+0xa7c>
 8005616:	3301      	adds	r3, #1
 8005618:	e7c9      	b.n	80055ae <_dtoa_r+0xa36>
 800561a:	9a00      	ldr	r2, [sp, #0]
 800561c:	9908      	ldr	r1, [sp, #32]
 800561e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005622:	428a      	cmp	r2, r1
 8005624:	d028      	beq.n	8005678 <_dtoa_r+0xb00>
 8005626:	9902      	ldr	r1, [sp, #8]
 8005628:	2300      	movs	r3, #0
 800562a:	220a      	movs	r2, #10
 800562c:	4648      	mov	r0, r9
 800562e:	f000 f9d5 	bl	80059dc <__multadd>
 8005632:	42af      	cmp	r7, r5
 8005634:	9002      	str	r0, [sp, #8]
 8005636:	f04f 0300 	mov.w	r3, #0
 800563a:	f04f 020a 	mov.w	r2, #10
 800563e:	4639      	mov	r1, r7
 8005640:	4648      	mov	r0, r9
 8005642:	d107      	bne.n	8005654 <_dtoa_r+0xadc>
 8005644:	f000 f9ca 	bl	80059dc <__multadd>
 8005648:	4607      	mov	r7, r0
 800564a:	4605      	mov	r5, r0
 800564c:	9b00      	ldr	r3, [sp, #0]
 800564e:	3301      	adds	r3, #1
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	e777      	b.n	8005544 <_dtoa_r+0x9cc>
 8005654:	f000 f9c2 	bl	80059dc <__multadd>
 8005658:	4629      	mov	r1, r5
 800565a:	4607      	mov	r7, r0
 800565c:	2300      	movs	r3, #0
 800565e:	220a      	movs	r2, #10
 8005660:	4648      	mov	r0, r9
 8005662:	f000 f9bb 	bl	80059dc <__multadd>
 8005666:	4605      	mov	r5, r0
 8005668:	e7f0      	b.n	800564c <_dtoa_r+0xad4>
 800566a:	f1bb 0f00 	cmp.w	fp, #0
 800566e:	bfcc      	ite	gt
 8005670:	465e      	movgt	r6, fp
 8005672:	2601      	movle	r6, #1
 8005674:	4456      	add	r6, sl
 8005676:	2700      	movs	r7, #0
 8005678:	9902      	ldr	r1, [sp, #8]
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	2201      	movs	r2, #1
 800567e:	4648      	mov	r0, r9
 8005680:	f000 fb50 	bl	8005d24 <__lshift>
 8005684:	4621      	mov	r1, r4
 8005686:	9002      	str	r0, [sp, #8]
 8005688:	f000 fbb8 	bl	8005dfc <__mcmp>
 800568c:	2800      	cmp	r0, #0
 800568e:	dcb4      	bgt.n	80055fa <_dtoa_r+0xa82>
 8005690:	d102      	bne.n	8005698 <_dtoa_r+0xb20>
 8005692:	9b00      	ldr	r3, [sp, #0]
 8005694:	07db      	lsls	r3, r3, #31
 8005696:	d4b0      	bmi.n	80055fa <_dtoa_r+0xa82>
 8005698:	4633      	mov	r3, r6
 800569a:	461e      	mov	r6, r3
 800569c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056a0:	2a30      	cmp	r2, #48	@ 0x30
 80056a2:	d0fa      	beq.n	800569a <_dtoa_r+0xb22>
 80056a4:	e4b5      	b.n	8005012 <_dtoa_r+0x49a>
 80056a6:	459a      	cmp	sl, r3
 80056a8:	d1a8      	bne.n	80055fc <_dtoa_r+0xa84>
 80056aa:	2331      	movs	r3, #49	@ 0x31
 80056ac:	f108 0801 	add.w	r8, r8, #1
 80056b0:	f88a 3000 	strb.w	r3, [sl]
 80056b4:	e4ad      	b.n	8005012 <_dtoa_r+0x49a>
 80056b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005714 <_dtoa_r+0xb9c>
 80056bc:	b11b      	cbz	r3, 80056c6 <_dtoa_r+0xb4e>
 80056be:	f10a 0308 	add.w	r3, sl, #8
 80056c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	4650      	mov	r0, sl
 80056c8:	b017      	add	sp, #92	@ 0x5c
 80056ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ce:	9b07      	ldr	r3, [sp, #28]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	f77f ae2e 	ble.w	8005332 <_dtoa_r+0x7ba>
 80056d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056d8:	9308      	str	r3, [sp, #32]
 80056da:	2001      	movs	r0, #1
 80056dc:	e64d      	b.n	800537a <_dtoa_r+0x802>
 80056de:	f1bb 0f00 	cmp.w	fp, #0
 80056e2:	f77f aed9 	ble.w	8005498 <_dtoa_r+0x920>
 80056e6:	4656      	mov	r6, sl
 80056e8:	9802      	ldr	r0, [sp, #8]
 80056ea:	4621      	mov	r1, r4
 80056ec:	f7ff f9b9 	bl	8004a62 <quorem>
 80056f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80056f4:	f806 3b01 	strb.w	r3, [r6], #1
 80056f8:	eba6 020a 	sub.w	r2, r6, sl
 80056fc:	4593      	cmp	fp, r2
 80056fe:	ddb4      	ble.n	800566a <_dtoa_r+0xaf2>
 8005700:	9902      	ldr	r1, [sp, #8]
 8005702:	2300      	movs	r3, #0
 8005704:	220a      	movs	r2, #10
 8005706:	4648      	mov	r0, r9
 8005708:	f000 f968 	bl	80059dc <__multadd>
 800570c:	9002      	str	r0, [sp, #8]
 800570e:	e7eb      	b.n	80056e8 <_dtoa_r+0xb70>
 8005710:	08006c7c 	.word	0x08006c7c
 8005714:	08006c00 	.word	0x08006c00

08005718 <_free_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4605      	mov	r5, r0
 800571c:	2900      	cmp	r1, #0
 800571e:	d041      	beq.n	80057a4 <_free_r+0x8c>
 8005720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005724:	1f0c      	subs	r4, r1, #4
 8005726:	2b00      	cmp	r3, #0
 8005728:	bfb8      	it	lt
 800572a:	18e4      	addlt	r4, r4, r3
 800572c:	f000 f8e8 	bl	8005900 <__malloc_lock>
 8005730:	4a1d      	ldr	r2, [pc, #116]	@ (80057a8 <_free_r+0x90>)
 8005732:	6813      	ldr	r3, [r2, #0]
 8005734:	b933      	cbnz	r3, 8005744 <_free_r+0x2c>
 8005736:	6063      	str	r3, [r4, #4]
 8005738:	6014      	str	r4, [r2, #0]
 800573a:	4628      	mov	r0, r5
 800573c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005740:	f000 b8e4 	b.w	800590c <__malloc_unlock>
 8005744:	42a3      	cmp	r3, r4
 8005746:	d908      	bls.n	800575a <_free_r+0x42>
 8005748:	6820      	ldr	r0, [r4, #0]
 800574a:	1821      	adds	r1, r4, r0
 800574c:	428b      	cmp	r3, r1
 800574e:	bf01      	itttt	eq
 8005750:	6819      	ldreq	r1, [r3, #0]
 8005752:	685b      	ldreq	r3, [r3, #4]
 8005754:	1809      	addeq	r1, r1, r0
 8005756:	6021      	streq	r1, [r4, #0]
 8005758:	e7ed      	b.n	8005736 <_free_r+0x1e>
 800575a:	461a      	mov	r2, r3
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	b10b      	cbz	r3, 8005764 <_free_r+0x4c>
 8005760:	42a3      	cmp	r3, r4
 8005762:	d9fa      	bls.n	800575a <_free_r+0x42>
 8005764:	6811      	ldr	r1, [r2, #0]
 8005766:	1850      	adds	r0, r2, r1
 8005768:	42a0      	cmp	r0, r4
 800576a:	d10b      	bne.n	8005784 <_free_r+0x6c>
 800576c:	6820      	ldr	r0, [r4, #0]
 800576e:	4401      	add	r1, r0
 8005770:	1850      	adds	r0, r2, r1
 8005772:	4283      	cmp	r3, r0
 8005774:	6011      	str	r1, [r2, #0]
 8005776:	d1e0      	bne.n	800573a <_free_r+0x22>
 8005778:	6818      	ldr	r0, [r3, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	6053      	str	r3, [r2, #4]
 800577e:	4408      	add	r0, r1
 8005780:	6010      	str	r0, [r2, #0]
 8005782:	e7da      	b.n	800573a <_free_r+0x22>
 8005784:	d902      	bls.n	800578c <_free_r+0x74>
 8005786:	230c      	movs	r3, #12
 8005788:	602b      	str	r3, [r5, #0]
 800578a:	e7d6      	b.n	800573a <_free_r+0x22>
 800578c:	6820      	ldr	r0, [r4, #0]
 800578e:	1821      	adds	r1, r4, r0
 8005790:	428b      	cmp	r3, r1
 8005792:	bf04      	itt	eq
 8005794:	6819      	ldreq	r1, [r3, #0]
 8005796:	685b      	ldreq	r3, [r3, #4]
 8005798:	6063      	str	r3, [r4, #4]
 800579a:	bf04      	itt	eq
 800579c:	1809      	addeq	r1, r1, r0
 800579e:	6021      	streq	r1, [r4, #0]
 80057a0:	6054      	str	r4, [r2, #4]
 80057a2:	e7ca      	b.n	800573a <_free_r+0x22>
 80057a4:	bd38      	pop	{r3, r4, r5, pc}
 80057a6:	bf00      	nop
 80057a8:	200003d4 	.word	0x200003d4

080057ac <malloc>:
 80057ac:	4b02      	ldr	r3, [pc, #8]	@ (80057b8 <malloc+0xc>)
 80057ae:	4601      	mov	r1, r0
 80057b0:	6818      	ldr	r0, [r3, #0]
 80057b2:	f000 b825 	b.w	8005800 <_malloc_r>
 80057b6:	bf00      	nop
 80057b8:	20000018 	.word	0x20000018

080057bc <sbrk_aligned>:
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	4e0f      	ldr	r6, [pc, #60]	@ (80057fc <sbrk_aligned+0x40>)
 80057c0:	460c      	mov	r4, r1
 80057c2:	6831      	ldr	r1, [r6, #0]
 80057c4:	4605      	mov	r5, r0
 80057c6:	b911      	cbnz	r1, 80057ce <sbrk_aligned+0x12>
 80057c8:	f000 fe3e 	bl	8006448 <_sbrk_r>
 80057cc:	6030      	str	r0, [r6, #0]
 80057ce:	4621      	mov	r1, r4
 80057d0:	4628      	mov	r0, r5
 80057d2:	f000 fe39 	bl	8006448 <_sbrk_r>
 80057d6:	1c43      	adds	r3, r0, #1
 80057d8:	d103      	bne.n	80057e2 <sbrk_aligned+0x26>
 80057da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80057de:	4620      	mov	r0, r4
 80057e0:	bd70      	pop	{r4, r5, r6, pc}
 80057e2:	1cc4      	adds	r4, r0, #3
 80057e4:	f024 0403 	bic.w	r4, r4, #3
 80057e8:	42a0      	cmp	r0, r4
 80057ea:	d0f8      	beq.n	80057de <sbrk_aligned+0x22>
 80057ec:	1a21      	subs	r1, r4, r0
 80057ee:	4628      	mov	r0, r5
 80057f0:	f000 fe2a 	bl	8006448 <_sbrk_r>
 80057f4:	3001      	adds	r0, #1
 80057f6:	d1f2      	bne.n	80057de <sbrk_aligned+0x22>
 80057f8:	e7ef      	b.n	80057da <sbrk_aligned+0x1e>
 80057fa:	bf00      	nop
 80057fc:	200003d0 	.word	0x200003d0

08005800 <_malloc_r>:
 8005800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005804:	1ccd      	adds	r5, r1, #3
 8005806:	f025 0503 	bic.w	r5, r5, #3
 800580a:	3508      	adds	r5, #8
 800580c:	2d0c      	cmp	r5, #12
 800580e:	bf38      	it	cc
 8005810:	250c      	movcc	r5, #12
 8005812:	2d00      	cmp	r5, #0
 8005814:	4606      	mov	r6, r0
 8005816:	db01      	blt.n	800581c <_malloc_r+0x1c>
 8005818:	42a9      	cmp	r1, r5
 800581a:	d904      	bls.n	8005826 <_malloc_r+0x26>
 800581c:	230c      	movs	r3, #12
 800581e:	6033      	str	r3, [r6, #0]
 8005820:	2000      	movs	r0, #0
 8005822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005826:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058fc <_malloc_r+0xfc>
 800582a:	f000 f869 	bl	8005900 <__malloc_lock>
 800582e:	f8d8 3000 	ldr.w	r3, [r8]
 8005832:	461c      	mov	r4, r3
 8005834:	bb44      	cbnz	r4, 8005888 <_malloc_r+0x88>
 8005836:	4629      	mov	r1, r5
 8005838:	4630      	mov	r0, r6
 800583a:	f7ff ffbf 	bl	80057bc <sbrk_aligned>
 800583e:	1c43      	adds	r3, r0, #1
 8005840:	4604      	mov	r4, r0
 8005842:	d158      	bne.n	80058f6 <_malloc_r+0xf6>
 8005844:	f8d8 4000 	ldr.w	r4, [r8]
 8005848:	4627      	mov	r7, r4
 800584a:	2f00      	cmp	r7, #0
 800584c:	d143      	bne.n	80058d6 <_malloc_r+0xd6>
 800584e:	2c00      	cmp	r4, #0
 8005850:	d04b      	beq.n	80058ea <_malloc_r+0xea>
 8005852:	6823      	ldr	r3, [r4, #0]
 8005854:	4639      	mov	r1, r7
 8005856:	4630      	mov	r0, r6
 8005858:	eb04 0903 	add.w	r9, r4, r3
 800585c:	f000 fdf4 	bl	8006448 <_sbrk_r>
 8005860:	4581      	cmp	r9, r0
 8005862:	d142      	bne.n	80058ea <_malloc_r+0xea>
 8005864:	6821      	ldr	r1, [r4, #0]
 8005866:	1a6d      	subs	r5, r5, r1
 8005868:	4629      	mov	r1, r5
 800586a:	4630      	mov	r0, r6
 800586c:	f7ff ffa6 	bl	80057bc <sbrk_aligned>
 8005870:	3001      	adds	r0, #1
 8005872:	d03a      	beq.n	80058ea <_malloc_r+0xea>
 8005874:	6823      	ldr	r3, [r4, #0]
 8005876:	442b      	add	r3, r5
 8005878:	6023      	str	r3, [r4, #0]
 800587a:	f8d8 3000 	ldr.w	r3, [r8]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	bb62      	cbnz	r2, 80058dc <_malloc_r+0xdc>
 8005882:	f8c8 7000 	str.w	r7, [r8]
 8005886:	e00f      	b.n	80058a8 <_malloc_r+0xa8>
 8005888:	6822      	ldr	r2, [r4, #0]
 800588a:	1b52      	subs	r2, r2, r5
 800588c:	d420      	bmi.n	80058d0 <_malloc_r+0xd0>
 800588e:	2a0b      	cmp	r2, #11
 8005890:	d917      	bls.n	80058c2 <_malloc_r+0xc2>
 8005892:	1961      	adds	r1, r4, r5
 8005894:	42a3      	cmp	r3, r4
 8005896:	6025      	str	r5, [r4, #0]
 8005898:	bf18      	it	ne
 800589a:	6059      	strne	r1, [r3, #4]
 800589c:	6863      	ldr	r3, [r4, #4]
 800589e:	bf08      	it	eq
 80058a0:	f8c8 1000 	streq.w	r1, [r8]
 80058a4:	5162      	str	r2, [r4, r5]
 80058a6:	604b      	str	r3, [r1, #4]
 80058a8:	4630      	mov	r0, r6
 80058aa:	f000 f82f 	bl	800590c <__malloc_unlock>
 80058ae:	f104 000b 	add.w	r0, r4, #11
 80058b2:	1d23      	adds	r3, r4, #4
 80058b4:	f020 0007 	bic.w	r0, r0, #7
 80058b8:	1ac2      	subs	r2, r0, r3
 80058ba:	bf1c      	itt	ne
 80058bc:	1a1b      	subne	r3, r3, r0
 80058be:	50a3      	strne	r3, [r4, r2]
 80058c0:	e7af      	b.n	8005822 <_malloc_r+0x22>
 80058c2:	6862      	ldr	r2, [r4, #4]
 80058c4:	42a3      	cmp	r3, r4
 80058c6:	bf0c      	ite	eq
 80058c8:	f8c8 2000 	streq.w	r2, [r8]
 80058cc:	605a      	strne	r2, [r3, #4]
 80058ce:	e7eb      	b.n	80058a8 <_malloc_r+0xa8>
 80058d0:	4623      	mov	r3, r4
 80058d2:	6864      	ldr	r4, [r4, #4]
 80058d4:	e7ae      	b.n	8005834 <_malloc_r+0x34>
 80058d6:	463c      	mov	r4, r7
 80058d8:	687f      	ldr	r7, [r7, #4]
 80058da:	e7b6      	b.n	800584a <_malloc_r+0x4a>
 80058dc:	461a      	mov	r2, r3
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	42a3      	cmp	r3, r4
 80058e2:	d1fb      	bne.n	80058dc <_malloc_r+0xdc>
 80058e4:	2300      	movs	r3, #0
 80058e6:	6053      	str	r3, [r2, #4]
 80058e8:	e7de      	b.n	80058a8 <_malloc_r+0xa8>
 80058ea:	230c      	movs	r3, #12
 80058ec:	6033      	str	r3, [r6, #0]
 80058ee:	4630      	mov	r0, r6
 80058f0:	f000 f80c 	bl	800590c <__malloc_unlock>
 80058f4:	e794      	b.n	8005820 <_malloc_r+0x20>
 80058f6:	6005      	str	r5, [r0, #0]
 80058f8:	e7d6      	b.n	80058a8 <_malloc_r+0xa8>
 80058fa:	bf00      	nop
 80058fc:	200003d4 	.word	0x200003d4

08005900 <__malloc_lock>:
 8005900:	4801      	ldr	r0, [pc, #4]	@ (8005908 <__malloc_lock+0x8>)
 8005902:	f7ff b8ac 	b.w	8004a5e <__retarget_lock_acquire_recursive>
 8005906:	bf00      	nop
 8005908:	200003cc 	.word	0x200003cc

0800590c <__malloc_unlock>:
 800590c:	4801      	ldr	r0, [pc, #4]	@ (8005914 <__malloc_unlock+0x8>)
 800590e:	f7ff b8a7 	b.w	8004a60 <__retarget_lock_release_recursive>
 8005912:	bf00      	nop
 8005914:	200003cc 	.word	0x200003cc

08005918 <_Balloc>:
 8005918:	b570      	push	{r4, r5, r6, lr}
 800591a:	69c6      	ldr	r6, [r0, #28]
 800591c:	4604      	mov	r4, r0
 800591e:	460d      	mov	r5, r1
 8005920:	b976      	cbnz	r6, 8005940 <_Balloc+0x28>
 8005922:	2010      	movs	r0, #16
 8005924:	f7ff ff42 	bl	80057ac <malloc>
 8005928:	4602      	mov	r2, r0
 800592a:	61e0      	str	r0, [r4, #28]
 800592c:	b920      	cbnz	r0, 8005938 <_Balloc+0x20>
 800592e:	4b18      	ldr	r3, [pc, #96]	@ (8005990 <_Balloc+0x78>)
 8005930:	4818      	ldr	r0, [pc, #96]	@ (8005994 <_Balloc+0x7c>)
 8005932:	216b      	movs	r1, #107	@ 0x6b
 8005934:	f000 fda6 	bl	8006484 <__assert_func>
 8005938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800593c:	6006      	str	r6, [r0, #0]
 800593e:	60c6      	str	r6, [r0, #12]
 8005940:	69e6      	ldr	r6, [r4, #28]
 8005942:	68f3      	ldr	r3, [r6, #12]
 8005944:	b183      	cbz	r3, 8005968 <_Balloc+0x50>
 8005946:	69e3      	ldr	r3, [r4, #28]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800594e:	b9b8      	cbnz	r0, 8005980 <_Balloc+0x68>
 8005950:	2101      	movs	r1, #1
 8005952:	fa01 f605 	lsl.w	r6, r1, r5
 8005956:	1d72      	adds	r2, r6, #5
 8005958:	0092      	lsls	r2, r2, #2
 800595a:	4620      	mov	r0, r4
 800595c:	f000 fdb0 	bl	80064c0 <_calloc_r>
 8005960:	b160      	cbz	r0, 800597c <_Balloc+0x64>
 8005962:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005966:	e00e      	b.n	8005986 <_Balloc+0x6e>
 8005968:	2221      	movs	r2, #33	@ 0x21
 800596a:	2104      	movs	r1, #4
 800596c:	4620      	mov	r0, r4
 800596e:	f000 fda7 	bl	80064c0 <_calloc_r>
 8005972:	69e3      	ldr	r3, [r4, #28]
 8005974:	60f0      	str	r0, [r6, #12]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e4      	bne.n	8005946 <_Balloc+0x2e>
 800597c:	2000      	movs	r0, #0
 800597e:	bd70      	pop	{r4, r5, r6, pc}
 8005980:	6802      	ldr	r2, [r0, #0]
 8005982:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005986:	2300      	movs	r3, #0
 8005988:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800598c:	e7f7      	b.n	800597e <_Balloc+0x66>
 800598e:	bf00      	nop
 8005990:	08006c0d 	.word	0x08006c0d
 8005994:	08006c8d 	.word	0x08006c8d

08005998 <_Bfree>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	69c6      	ldr	r6, [r0, #28]
 800599c:	4605      	mov	r5, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	b976      	cbnz	r6, 80059c0 <_Bfree+0x28>
 80059a2:	2010      	movs	r0, #16
 80059a4:	f7ff ff02 	bl	80057ac <malloc>
 80059a8:	4602      	mov	r2, r0
 80059aa:	61e8      	str	r0, [r5, #28]
 80059ac:	b920      	cbnz	r0, 80059b8 <_Bfree+0x20>
 80059ae:	4b09      	ldr	r3, [pc, #36]	@ (80059d4 <_Bfree+0x3c>)
 80059b0:	4809      	ldr	r0, [pc, #36]	@ (80059d8 <_Bfree+0x40>)
 80059b2:	218f      	movs	r1, #143	@ 0x8f
 80059b4:	f000 fd66 	bl	8006484 <__assert_func>
 80059b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059bc:	6006      	str	r6, [r0, #0]
 80059be:	60c6      	str	r6, [r0, #12]
 80059c0:	b13c      	cbz	r4, 80059d2 <_Bfree+0x3a>
 80059c2:	69eb      	ldr	r3, [r5, #28]
 80059c4:	6862      	ldr	r2, [r4, #4]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059cc:	6021      	str	r1, [r4, #0]
 80059ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80059d2:	bd70      	pop	{r4, r5, r6, pc}
 80059d4:	08006c0d 	.word	0x08006c0d
 80059d8:	08006c8d 	.word	0x08006c8d

080059dc <__multadd>:
 80059dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e0:	690d      	ldr	r5, [r1, #16]
 80059e2:	4607      	mov	r7, r0
 80059e4:	460c      	mov	r4, r1
 80059e6:	461e      	mov	r6, r3
 80059e8:	f101 0c14 	add.w	ip, r1, #20
 80059ec:	2000      	movs	r0, #0
 80059ee:	f8dc 3000 	ldr.w	r3, [ip]
 80059f2:	b299      	uxth	r1, r3
 80059f4:	fb02 6101 	mla	r1, r2, r1, r6
 80059f8:	0c1e      	lsrs	r6, r3, #16
 80059fa:	0c0b      	lsrs	r3, r1, #16
 80059fc:	fb02 3306 	mla	r3, r2, r6, r3
 8005a00:	b289      	uxth	r1, r1
 8005a02:	3001      	adds	r0, #1
 8005a04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a08:	4285      	cmp	r5, r0
 8005a0a:	f84c 1b04 	str.w	r1, [ip], #4
 8005a0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a12:	dcec      	bgt.n	80059ee <__multadd+0x12>
 8005a14:	b30e      	cbz	r6, 8005a5a <__multadd+0x7e>
 8005a16:	68a3      	ldr	r3, [r4, #8]
 8005a18:	42ab      	cmp	r3, r5
 8005a1a:	dc19      	bgt.n	8005a50 <__multadd+0x74>
 8005a1c:	6861      	ldr	r1, [r4, #4]
 8005a1e:	4638      	mov	r0, r7
 8005a20:	3101      	adds	r1, #1
 8005a22:	f7ff ff79 	bl	8005918 <_Balloc>
 8005a26:	4680      	mov	r8, r0
 8005a28:	b928      	cbnz	r0, 8005a36 <__multadd+0x5a>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a60 <__multadd+0x84>)
 8005a2e:	480d      	ldr	r0, [pc, #52]	@ (8005a64 <__multadd+0x88>)
 8005a30:	21ba      	movs	r1, #186	@ 0xba
 8005a32:	f000 fd27 	bl	8006484 <__assert_func>
 8005a36:	6922      	ldr	r2, [r4, #16]
 8005a38:	3202      	adds	r2, #2
 8005a3a:	f104 010c 	add.w	r1, r4, #12
 8005a3e:	0092      	lsls	r2, r2, #2
 8005a40:	300c      	adds	r0, #12
 8005a42:	f000 fd11 	bl	8006468 <memcpy>
 8005a46:	4621      	mov	r1, r4
 8005a48:	4638      	mov	r0, r7
 8005a4a:	f7ff ffa5 	bl	8005998 <_Bfree>
 8005a4e:	4644      	mov	r4, r8
 8005a50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a54:	3501      	adds	r5, #1
 8005a56:	615e      	str	r6, [r3, #20]
 8005a58:	6125      	str	r5, [r4, #16]
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a60:	08006c7c 	.word	0x08006c7c
 8005a64:	08006c8d 	.word	0x08006c8d

08005a68 <__hi0bits>:
 8005a68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	bf36      	itet	cc
 8005a70:	0403      	lslcc	r3, r0, #16
 8005a72:	2000      	movcs	r0, #0
 8005a74:	2010      	movcc	r0, #16
 8005a76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a7a:	bf3c      	itt	cc
 8005a7c:	021b      	lslcc	r3, r3, #8
 8005a7e:	3008      	addcc	r0, #8
 8005a80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a84:	bf3c      	itt	cc
 8005a86:	011b      	lslcc	r3, r3, #4
 8005a88:	3004      	addcc	r0, #4
 8005a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a8e:	bf3c      	itt	cc
 8005a90:	009b      	lslcc	r3, r3, #2
 8005a92:	3002      	addcc	r0, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	db05      	blt.n	8005aa4 <__hi0bits+0x3c>
 8005a98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005a9c:	f100 0001 	add.w	r0, r0, #1
 8005aa0:	bf08      	it	eq
 8005aa2:	2020      	moveq	r0, #32
 8005aa4:	4770      	bx	lr

08005aa6 <__lo0bits>:
 8005aa6:	6803      	ldr	r3, [r0, #0]
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	f013 0007 	ands.w	r0, r3, #7
 8005aae:	d00b      	beq.n	8005ac8 <__lo0bits+0x22>
 8005ab0:	07d9      	lsls	r1, r3, #31
 8005ab2:	d421      	bmi.n	8005af8 <__lo0bits+0x52>
 8005ab4:	0798      	lsls	r0, r3, #30
 8005ab6:	bf49      	itett	mi
 8005ab8:	085b      	lsrmi	r3, r3, #1
 8005aba:	089b      	lsrpl	r3, r3, #2
 8005abc:	2001      	movmi	r0, #1
 8005abe:	6013      	strmi	r3, [r2, #0]
 8005ac0:	bf5c      	itt	pl
 8005ac2:	6013      	strpl	r3, [r2, #0]
 8005ac4:	2002      	movpl	r0, #2
 8005ac6:	4770      	bx	lr
 8005ac8:	b299      	uxth	r1, r3
 8005aca:	b909      	cbnz	r1, 8005ad0 <__lo0bits+0x2a>
 8005acc:	0c1b      	lsrs	r3, r3, #16
 8005ace:	2010      	movs	r0, #16
 8005ad0:	b2d9      	uxtb	r1, r3
 8005ad2:	b909      	cbnz	r1, 8005ad8 <__lo0bits+0x32>
 8005ad4:	3008      	adds	r0, #8
 8005ad6:	0a1b      	lsrs	r3, r3, #8
 8005ad8:	0719      	lsls	r1, r3, #28
 8005ada:	bf04      	itt	eq
 8005adc:	091b      	lsreq	r3, r3, #4
 8005ade:	3004      	addeq	r0, #4
 8005ae0:	0799      	lsls	r1, r3, #30
 8005ae2:	bf04      	itt	eq
 8005ae4:	089b      	lsreq	r3, r3, #2
 8005ae6:	3002      	addeq	r0, #2
 8005ae8:	07d9      	lsls	r1, r3, #31
 8005aea:	d403      	bmi.n	8005af4 <__lo0bits+0x4e>
 8005aec:	085b      	lsrs	r3, r3, #1
 8005aee:	f100 0001 	add.w	r0, r0, #1
 8005af2:	d003      	beq.n	8005afc <__lo0bits+0x56>
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	4770      	bx	lr
 8005af8:	2000      	movs	r0, #0
 8005afa:	4770      	bx	lr
 8005afc:	2020      	movs	r0, #32
 8005afe:	4770      	bx	lr

08005b00 <__i2b>:
 8005b00:	b510      	push	{r4, lr}
 8005b02:	460c      	mov	r4, r1
 8005b04:	2101      	movs	r1, #1
 8005b06:	f7ff ff07 	bl	8005918 <_Balloc>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	b928      	cbnz	r0, 8005b1a <__i2b+0x1a>
 8005b0e:	4b05      	ldr	r3, [pc, #20]	@ (8005b24 <__i2b+0x24>)
 8005b10:	4805      	ldr	r0, [pc, #20]	@ (8005b28 <__i2b+0x28>)
 8005b12:	f240 1145 	movw	r1, #325	@ 0x145
 8005b16:	f000 fcb5 	bl	8006484 <__assert_func>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	6144      	str	r4, [r0, #20]
 8005b1e:	6103      	str	r3, [r0, #16]
 8005b20:	bd10      	pop	{r4, pc}
 8005b22:	bf00      	nop
 8005b24:	08006c7c 	.word	0x08006c7c
 8005b28:	08006c8d 	.word	0x08006c8d

08005b2c <__multiply>:
 8005b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b30:	4617      	mov	r7, r2
 8005b32:	690a      	ldr	r2, [r1, #16]
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	bfa8      	it	ge
 8005b3a:	463b      	movge	r3, r7
 8005b3c:	4689      	mov	r9, r1
 8005b3e:	bfa4      	itt	ge
 8005b40:	460f      	movge	r7, r1
 8005b42:	4699      	movge	r9, r3
 8005b44:	693d      	ldr	r5, [r7, #16]
 8005b46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	eb05 060a 	add.w	r6, r5, sl
 8005b52:	42b3      	cmp	r3, r6
 8005b54:	b085      	sub	sp, #20
 8005b56:	bfb8      	it	lt
 8005b58:	3101      	addlt	r1, #1
 8005b5a:	f7ff fedd 	bl	8005918 <_Balloc>
 8005b5e:	b930      	cbnz	r0, 8005b6e <__multiply+0x42>
 8005b60:	4602      	mov	r2, r0
 8005b62:	4b41      	ldr	r3, [pc, #260]	@ (8005c68 <__multiply+0x13c>)
 8005b64:	4841      	ldr	r0, [pc, #260]	@ (8005c6c <__multiply+0x140>)
 8005b66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005b6a:	f000 fc8b 	bl	8006484 <__assert_func>
 8005b6e:	f100 0414 	add.w	r4, r0, #20
 8005b72:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005b76:	4623      	mov	r3, r4
 8005b78:	2200      	movs	r2, #0
 8005b7a:	4573      	cmp	r3, lr
 8005b7c:	d320      	bcc.n	8005bc0 <__multiply+0x94>
 8005b7e:	f107 0814 	add.w	r8, r7, #20
 8005b82:	f109 0114 	add.w	r1, r9, #20
 8005b86:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005b8a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005b8e:	9302      	str	r3, [sp, #8]
 8005b90:	1beb      	subs	r3, r5, r7
 8005b92:	3b15      	subs	r3, #21
 8005b94:	f023 0303 	bic.w	r3, r3, #3
 8005b98:	3304      	adds	r3, #4
 8005b9a:	3715      	adds	r7, #21
 8005b9c:	42bd      	cmp	r5, r7
 8005b9e:	bf38      	it	cc
 8005ba0:	2304      	movcc	r3, #4
 8005ba2:	9301      	str	r3, [sp, #4]
 8005ba4:	9b02      	ldr	r3, [sp, #8]
 8005ba6:	9103      	str	r1, [sp, #12]
 8005ba8:	428b      	cmp	r3, r1
 8005baa:	d80c      	bhi.n	8005bc6 <__multiply+0x9a>
 8005bac:	2e00      	cmp	r6, #0
 8005bae:	dd03      	ble.n	8005bb8 <__multiply+0x8c>
 8005bb0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d055      	beq.n	8005c64 <__multiply+0x138>
 8005bb8:	6106      	str	r6, [r0, #16]
 8005bba:	b005      	add	sp, #20
 8005bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc0:	f843 2b04 	str.w	r2, [r3], #4
 8005bc4:	e7d9      	b.n	8005b7a <__multiply+0x4e>
 8005bc6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005bca:	f1ba 0f00 	cmp.w	sl, #0
 8005bce:	d01f      	beq.n	8005c10 <__multiply+0xe4>
 8005bd0:	46c4      	mov	ip, r8
 8005bd2:	46a1      	mov	r9, r4
 8005bd4:	2700      	movs	r7, #0
 8005bd6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005bda:	f8d9 3000 	ldr.w	r3, [r9]
 8005bde:	fa1f fb82 	uxth.w	fp, r2
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	fb0a 330b 	mla	r3, sl, fp, r3
 8005be8:	443b      	add	r3, r7
 8005bea:	f8d9 7000 	ldr.w	r7, [r9]
 8005bee:	0c12      	lsrs	r2, r2, #16
 8005bf0:	0c3f      	lsrs	r7, r7, #16
 8005bf2:	fb0a 7202 	mla	r2, sl, r2, r7
 8005bf6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c00:	4565      	cmp	r5, ip
 8005c02:	f849 3b04 	str.w	r3, [r9], #4
 8005c06:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005c0a:	d8e4      	bhi.n	8005bd6 <__multiply+0xaa>
 8005c0c:	9b01      	ldr	r3, [sp, #4]
 8005c0e:	50e7      	str	r7, [r4, r3]
 8005c10:	9b03      	ldr	r3, [sp, #12]
 8005c12:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005c16:	3104      	adds	r1, #4
 8005c18:	f1b9 0f00 	cmp.w	r9, #0
 8005c1c:	d020      	beq.n	8005c60 <__multiply+0x134>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	4647      	mov	r7, r8
 8005c22:	46a4      	mov	ip, r4
 8005c24:	f04f 0a00 	mov.w	sl, #0
 8005c28:	f8b7 b000 	ldrh.w	fp, [r7]
 8005c2c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005c30:	fb09 220b 	mla	r2, r9, fp, r2
 8005c34:	4452      	add	r2, sl
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c3c:	f84c 3b04 	str.w	r3, [ip], #4
 8005c40:	f857 3b04 	ldr.w	r3, [r7], #4
 8005c44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c48:	f8bc 3000 	ldrh.w	r3, [ip]
 8005c4c:	fb09 330a 	mla	r3, r9, sl, r3
 8005c50:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005c54:	42bd      	cmp	r5, r7
 8005c56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c5a:	d8e5      	bhi.n	8005c28 <__multiply+0xfc>
 8005c5c:	9a01      	ldr	r2, [sp, #4]
 8005c5e:	50a3      	str	r3, [r4, r2]
 8005c60:	3404      	adds	r4, #4
 8005c62:	e79f      	b.n	8005ba4 <__multiply+0x78>
 8005c64:	3e01      	subs	r6, #1
 8005c66:	e7a1      	b.n	8005bac <__multiply+0x80>
 8005c68:	08006c7c 	.word	0x08006c7c
 8005c6c:	08006c8d 	.word	0x08006c8d

08005c70 <__pow5mult>:
 8005c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c74:	4615      	mov	r5, r2
 8005c76:	f012 0203 	ands.w	r2, r2, #3
 8005c7a:	4607      	mov	r7, r0
 8005c7c:	460e      	mov	r6, r1
 8005c7e:	d007      	beq.n	8005c90 <__pow5mult+0x20>
 8005c80:	4c25      	ldr	r4, [pc, #148]	@ (8005d18 <__pow5mult+0xa8>)
 8005c82:	3a01      	subs	r2, #1
 8005c84:	2300      	movs	r3, #0
 8005c86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c8a:	f7ff fea7 	bl	80059dc <__multadd>
 8005c8e:	4606      	mov	r6, r0
 8005c90:	10ad      	asrs	r5, r5, #2
 8005c92:	d03d      	beq.n	8005d10 <__pow5mult+0xa0>
 8005c94:	69fc      	ldr	r4, [r7, #28]
 8005c96:	b97c      	cbnz	r4, 8005cb8 <__pow5mult+0x48>
 8005c98:	2010      	movs	r0, #16
 8005c9a:	f7ff fd87 	bl	80057ac <malloc>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	61f8      	str	r0, [r7, #28]
 8005ca2:	b928      	cbnz	r0, 8005cb0 <__pow5mult+0x40>
 8005ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8005d1c <__pow5mult+0xac>)
 8005ca6:	481e      	ldr	r0, [pc, #120]	@ (8005d20 <__pow5mult+0xb0>)
 8005ca8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005cac:	f000 fbea 	bl	8006484 <__assert_func>
 8005cb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005cb4:	6004      	str	r4, [r0, #0]
 8005cb6:	60c4      	str	r4, [r0, #12]
 8005cb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005cbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005cc0:	b94c      	cbnz	r4, 8005cd6 <__pow5mult+0x66>
 8005cc2:	f240 2171 	movw	r1, #625	@ 0x271
 8005cc6:	4638      	mov	r0, r7
 8005cc8:	f7ff ff1a 	bl	8005b00 <__i2b>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f8c8 0008 	str.w	r0, [r8, #8]
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	6003      	str	r3, [r0, #0]
 8005cd6:	f04f 0900 	mov.w	r9, #0
 8005cda:	07eb      	lsls	r3, r5, #31
 8005cdc:	d50a      	bpl.n	8005cf4 <__pow5mult+0x84>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	4638      	mov	r0, r7
 8005ce4:	f7ff ff22 	bl	8005b2c <__multiply>
 8005ce8:	4631      	mov	r1, r6
 8005cea:	4680      	mov	r8, r0
 8005cec:	4638      	mov	r0, r7
 8005cee:	f7ff fe53 	bl	8005998 <_Bfree>
 8005cf2:	4646      	mov	r6, r8
 8005cf4:	106d      	asrs	r5, r5, #1
 8005cf6:	d00b      	beq.n	8005d10 <__pow5mult+0xa0>
 8005cf8:	6820      	ldr	r0, [r4, #0]
 8005cfa:	b938      	cbnz	r0, 8005d0c <__pow5mult+0x9c>
 8005cfc:	4622      	mov	r2, r4
 8005cfe:	4621      	mov	r1, r4
 8005d00:	4638      	mov	r0, r7
 8005d02:	f7ff ff13 	bl	8005b2c <__multiply>
 8005d06:	6020      	str	r0, [r4, #0]
 8005d08:	f8c0 9000 	str.w	r9, [r0]
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	e7e4      	b.n	8005cda <__pow5mult+0x6a>
 8005d10:	4630      	mov	r0, r6
 8005d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d16:	bf00      	nop
 8005d18:	08006d40 	.word	0x08006d40
 8005d1c:	08006c0d 	.word	0x08006c0d
 8005d20:	08006c8d 	.word	0x08006c8d

08005d24 <__lshift>:
 8005d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d28:	460c      	mov	r4, r1
 8005d2a:	6849      	ldr	r1, [r1, #4]
 8005d2c:	6923      	ldr	r3, [r4, #16]
 8005d2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d32:	68a3      	ldr	r3, [r4, #8]
 8005d34:	4607      	mov	r7, r0
 8005d36:	4691      	mov	r9, r2
 8005d38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d3c:	f108 0601 	add.w	r6, r8, #1
 8005d40:	42b3      	cmp	r3, r6
 8005d42:	db0b      	blt.n	8005d5c <__lshift+0x38>
 8005d44:	4638      	mov	r0, r7
 8005d46:	f7ff fde7 	bl	8005918 <_Balloc>
 8005d4a:	4605      	mov	r5, r0
 8005d4c:	b948      	cbnz	r0, 8005d62 <__lshift+0x3e>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	4b28      	ldr	r3, [pc, #160]	@ (8005df4 <__lshift+0xd0>)
 8005d52:	4829      	ldr	r0, [pc, #164]	@ (8005df8 <__lshift+0xd4>)
 8005d54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005d58:	f000 fb94 	bl	8006484 <__assert_func>
 8005d5c:	3101      	adds	r1, #1
 8005d5e:	005b      	lsls	r3, r3, #1
 8005d60:	e7ee      	b.n	8005d40 <__lshift+0x1c>
 8005d62:	2300      	movs	r3, #0
 8005d64:	f100 0114 	add.w	r1, r0, #20
 8005d68:	f100 0210 	add.w	r2, r0, #16
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	4553      	cmp	r3, sl
 8005d70:	db33      	blt.n	8005dda <__lshift+0xb6>
 8005d72:	6920      	ldr	r0, [r4, #16]
 8005d74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d78:	f104 0314 	add.w	r3, r4, #20
 8005d7c:	f019 091f 	ands.w	r9, r9, #31
 8005d80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005d88:	d02b      	beq.n	8005de2 <__lshift+0xbe>
 8005d8a:	f1c9 0e20 	rsb	lr, r9, #32
 8005d8e:	468a      	mov	sl, r1
 8005d90:	2200      	movs	r2, #0
 8005d92:	6818      	ldr	r0, [r3, #0]
 8005d94:	fa00 f009 	lsl.w	r0, r0, r9
 8005d98:	4310      	orrs	r0, r2
 8005d9a:	f84a 0b04 	str.w	r0, [sl], #4
 8005d9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005da2:	459c      	cmp	ip, r3
 8005da4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005da8:	d8f3      	bhi.n	8005d92 <__lshift+0x6e>
 8005daa:	ebac 0304 	sub.w	r3, ip, r4
 8005dae:	3b15      	subs	r3, #21
 8005db0:	f023 0303 	bic.w	r3, r3, #3
 8005db4:	3304      	adds	r3, #4
 8005db6:	f104 0015 	add.w	r0, r4, #21
 8005dba:	4560      	cmp	r0, ip
 8005dbc:	bf88      	it	hi
 8005dbe:	2304      	movhi	r3, #4
 8005dc0:	50ca      	str	r2, [r1, r3]
 8005dc2:	b10a      	cbz	r2, 8005dc8 <__lshift+0xa4>
 8005dc4:	f108 0602 	add.w	r6, r8, #2
 8005dc8:	3e01      	subs	r6, #1
 8005dca:	4638      	mov	r0, r7
 8005dcc:	612e      	str	r6, [r5, #16]
 8005dce:	4621      	mov	r1, r4
 8005dd0:	f7ff fde2 	bl	8005998 <_Bfree>
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dda:	f842 0f04 	str.w	r0, [r2, #4]!
 8005dde:	3301      	adds	r3, #1
 8005de0:	e7c5      	b.n	8005d6e <__lshift+0x4a>
 8005de2:	3904      	subs	r1, #4
 8005de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005de8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005dec:	459c      	cmp	ip, r3
 8005dee:	d8f9      	bhi.n	8005de4 <__lshift+0xc0>
 8005df0:	e7ea      	b.n	8005dc8 <__lshift+0xa4>
 8005df2:	bf00      	nop
 8005df4:	08006c7c 	.word	0x08006c7c
 8005df8:	08006c8d 	.word	0x08006c8d

08005dfc <__mcmp>:
 8005dfc:	690a      	ldr	r2, [r1, #16]
 8005dfe:	4603      	mov	r3, r0
 8005e00:	6900      	ldr	r0, [r0, #16]
 8005e02:	1a80      	subs	r0, r0, r2
 8005e04:	b530      	push	{r4, r5, lr}
 8005e06:	d10e      	bne.n	8005e26 <__mcmp+0x2a>
 8005e08:	3314      	adds	r3, #20
 8005e0a:	3114      	adds	r1, #20
 8005e0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005e10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005e14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005e18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005e1c:	4295      	cmp	r5, r2
 8005e1e:	d003      	beq.n	8005e28 <__mcmp+0x2c>
 8005e20:	d205      	bcs.n	8005e2e <__mcmp+0x32>
 8005e22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e26:	bd30      	pop	{r4, r5, pc}
 8005e28:	42a3      	cmp	r3, r4
 8005e2a:	d3f3      	bcc.n	8005e14 <__mcmp+0x18>
 8005e2c:	e7fb      	b.n	8005e26 <__mcmp+0x2a>
 8005e2e:	2001      	movs	r0, #1
 8005e30:	e7f9      	b.n	8005e26 <__mcmp+0x2a>
	...

08005e34 <__mdiff>:
 8005e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e38:	4689      	mov	r9, r1
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	4648      	mov	r0, r9
 8005e40:	4614      	mov	r4, r2
 8005e42:	f7ff ffdb 	bl	8005dfc <__mcmp>
 8005e46:	1e05      	subs	r5, r0, #0
 8005e48:	d112      	bne.n	8005e70 <__mdiff+0x3c>
 8005e4a:	4629      	mov	r1, r5
 8005e4c:	4630      	mov	r0, r6
 8005e4e:	f7ff fd63 	bl	8005918 <_Balloc>
 8005e52:	4602      	mov	r2, r0
 8005e54:	b928      	cbnz	r0, 8005e62 <__mdiff+0x2e>
 8005e56:	4b3f      	ldr	r3, [pc, #252]	@ (8005f54 <__mdiff+0x120>)
 8005e58:	f240 2137 	movw	r1, #567	@ 0x237
 8005e5c:	483e      	ldr	r0, [pc, #248]	@ (8005f58 <__mdiff+0x124>)
 8005e5e:	f000 fb11 	bl	8006484 <__assert_func>
 8005e62:	2301      	movs	r3, #1
 8005e64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005e68:	4610      	mov	r0, r2
 8005e6a:	b003      	add	sp, #12
 8005e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e70:	bfbc      	itt	lt
 8005e72:	464b      	movlt	r3, r9
 8005e74:	46a1      	movlt	r9, r4
 8005e76:	4630      	mov	r0, r6
 8005e78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005e7c:	bfba      	itte	lt
 8005e7e:	461c      	movlt	r4, r3
 8005e80:	2501      	movlt	r5, #1
 8005e82:	2500      	movge	r5, #0
 8005e84:	f7ff fd48 	bl	8005918 <_Balloc>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	b918      	cbnz	r0, 8005e94 <__mdiff+0x60>
 8005e8c:	4b31      	ldr	r3, [pc, #196]	@ (8005f54 <__mdiff+0x120>)
 8005e8e:	f240 2145 	movw	r1, #581	@ 0x245
 8005e92:	e7e3      	b.n	8005e5c <__mdiff+0x28>
 8005e94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005e98:	6926      	ldr	r6, [r4, #16]
 8005e9a:	60c5      	str	r5, [r0, #12]
 8005e9c:	f109 0310 	add.w	r3, r9, #16
 8005ea0:	f109 0514 	add.w	r5, r9, #20
 8005ea4:	f104 0e14 	add.w	lr, r4, #20
 8005ea8:	f100 0b14 	add.w	fp, r0, #20
 8005eac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005eb0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005eb4:	9301      	str	r3, [sp, #4]
 8005eb6:	46d9      	mov	r9, fp
 8005eb8:	f04f 0c00 	mov.w	ip, #0
 8005ebc:	9b01      	ldr	r3, [sp, #4]
 8005ebe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005ec2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	fa1f f38a 	uxth.w	r3, sl
 8005ecc:	4619      	mov	r1, r3
 8005ece:	b283      	uxth	r3, r0
 8005ed0:	1acb      	subs	r3, r1, r3
 8005ed2:	0c00      	lsrs	r0, r0, #16
 8005ed4:	4463      	add	r3, ip
 8005ed6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005eda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005ee4:	4576      	cmp	r6, lr
 8005ee6:	f849 3b04 	str.w	r3, [r9], #4
 8005eea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005eee:	d8e5      	bhi.n	8005ebc <__mdiff+0x88>
 8005ef0:	1b33      	subs	r3, r6, r4
 8005ef2:	3b15      	subs	r3, #21
 8005ef4:	f023 0303 	bic.w	r3, r3, #3
 8005ef8:	3415      	adds	r4, #21
 8005efa:	3304      	adds	r3, #4
 8005efc:	42a6      	cmp	r6, r4
 8005efe:	bf38      	it	cc
 8005f00:	2304      	movcc	r3, #4
 8005f02:	441d      	add	r5, r3
 8005f04:	445b      	add	r3, fp
 8005f06:	461e      	mov	r6, r3
 8005f08:	462c      	mov	r4, r5
 8005f0a:	4544      	cmp	r4, r8
 8005f0c:	d30e      	bcc.n	8005f2c <__mdiff+0xf8>
 8005f0e:	f108 0103 	add.w	r1, r8, #3
 8005f12:	1b49      	subs	r1, r1, r5
 8005f14:	f021 0103 	bic.w	r1, r1, #3
 8005f18:	3d03      	subs	r5, #3
 8005f1a:	45a8      	cmp	r8, r5
 8005f1c:	bf38      	it	cc
 8005f1e:	2100      	movcc	r1, #0
 8005f20:	440b      	add	r3, r1
 8005f22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f26:	b191      	cbz	r1, 8005f4e <__mdiff+0x11a>
 8005f28:	6117      	str	r7, [r2, #16]
 8005f2a:	e79d      	b.n	8005e68 <__mdiff+0x34>
 8005f2c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005f30:	46e6      	mov	lr, ip
 8005f32:	0c08      	lsrs	r0, r1, #16
 8005f34:	fa1c fc81 	uxtah	ip, ip, r1
 8005f38:	4471      	add	r1, lr
 8005f3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005f3e:	b289      	uxth	r1, r1
 8005f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005f44:	f846 1b04 	str.w	r1, [r6], #4
 8005f48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f4c:	e7dd      	b.n	8005f0a <__mdiff+0xd6>
 8005f4e:	3f01      	subs	r7, #1
 8005f50:	e7e7      	b.n	8005f22 <__mdiff+0xee>
 8005f52:	bf00      	nop
 8005f54:	08006c7c 	.word	0x08006c7c
 8005f58:	08006c8d 	.word	0x08006c8d

08005f5c <__d2b>:
 8005f5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f60:	460f      	mov	r7, r1
 8005f62:	2101      	movs	r1, #1
 8005f64:	ec59 8b10 	vmov	r8, r9, d0
 8005f68:	4616      	mov	r6, r2
 8005f6a:	f7ff fcd5 	bl	8005918 <_Balloc>
 8005f6e:	4604      	mov	r4, r0
 8005f70:	b930      	cbnz	r0, 8005f80 <__d2b+0x24>
 8005f72:	4602      	mov	r2, r0
 8005f74:	4b23      	ldr	r3, [pc, #140]	@ (8006004 <__d2b+0xa8>)
 8005f76:	4824      	ldr	r0, [pc, #144]	@ (8006008 <__d2b+0xac>)
 8005f78:	f240 310f 	movw	r1, #783	@ 0x30f
 8005f7c:	f000 fa82 	bl	8006484 <__assert_func>
 8005f80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005f84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f88:	b10d      	cbz	r5, 8005f8e <__d2b+0x32>
 8005f8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f8e:	9301      	str	r3, [sp, #4]
 8005f90:	f1b8 0300 	subs.w	r3, r8, #0
 8005f94:	d023      	beq.n	8005fde <__d2b+0x82>
 8005f96:	4668      	mov	r0, sp
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	f7ff fd84 	bl	8005aa6 <__lo0bits>
 8005f9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005fa2:	b1d0      	cbz	r0, 8005fda <__d2b+0x7e>
 8005fa4:	f1c0 0320 	rsb	r3, r0, #32
 8005fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fac:	430b      	orrs	r3, r1
 8005fae:	40c2      	lsrs	r2, r0
 8005fb0:	6163      	str	r3, [r4, #20]
 8005fb2:	9201      	str	r2, [sp, #4]
 8005fb4:	9b01      	ldr	r3, [sp, #4]
 8005fb6:	61a3      	str	r3, [r4, #24]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf0c      	ite	eq
 8005fbc:	2201      	moveq	r2, #1
 8005fbe:	2202      	movne	r2, #2
 8005fc0:	6122      	str	r2, [r4, #16]
 8005fc2:	b1a5      	cbz	r5, 8005fee <__d2b+0x92>
 8005fc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005fc8:	4405      	add	r5, r0
 8005fca:	603d      	str	r5, [r7, #0]
 8005fcc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005fd0:	6030      	str	r0, [r6, #0]
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	b003      	add	sp, #12
 8005fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fda:	6161      	str	r1, [r4, #20]
 8005fdc:	e7ea      	b.n	8005fb4 <__d2b+0x58>
 8005fde:	a801      	add	r0, sp, #4
 8005fe0:	f7ff fd61 	bl	8005aa6 <__lo0bits>
 8005fe4:	9b01      	ldr	r3, [sp, #4]
 8005fe6:	6163      	str	r3, [r4, #20]
 8005fe8:	3020      	adds	r0, #32
 8005fea:	2201      	movs	r2, #1
 8005fec:	e7e8      	b.n	8005fc0 <__d2b+0x64>
 8005fee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ff2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005ff6:	6038      	str	r0, [r7, #0]
 8005ff8:	6918      	ldr	r0, [r3, #16]
 8005ffa:	f7ff fd35 	bl	8005a68 <__hi0bits>
 8005ffe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006002:	e7e5      	b.n	8005fd0 <__d2b+0x74>
 8006004:	08006c7c 	.word	0x08006c7c
 8006008:	08006c8d 	.word	0x08006c8d

0800600c <__ssputs_r>:
 800600c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006010:	688e      	ldr	r6, [r1, #8]
 8006012:	461f      	mov	r7, r3
 8006014:	42be      	cmp	r6, r7
 8006016:	680b      	ldr	r3, [r1, #0]
 8006018:	4682      	mov	sl, r0
 800601a:	460c      	mov	r4, r1
 800601c:	4690      	mov	r8, r2
 800601e:	d82d      	bhi.n	800607c <__ssputs_r+0x70>
 8006020:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006024:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006028:	d026      	beq.n	8006078 <__ssputs_r+0x6c>
 800602a:	6965      	ldr	r5, [r4, #20]
 800602c:	6909      	ldr	r1, [r1, #16]
 800602e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006032:	eba3 0901 	sub.w	r9, r3, r1
 8006036:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800603a:	1c7b      	adds	r3, r7, #1
 800603c:	444b      	add	r3, r9
 800603e:	106d      	asrs	r5, r5, #1
 8006040:	429d      	cmp	r5, r3
 8006042:	bf38      	it	cc
 8006044:	461d      	movcc	r5, r3
 8006046:	0553      	lsls	r3, r2, #21
 8006048:	d527      	bpl.n	800609a <__ssputs_r+0x8e>
 800604a:	4629      	mov	r1, r5
 800604c:	f7ff fbd8 	bl	8005800 <_malloc_r>
 8006050:	4606      	mov	r6, r0
 8006052:	b360      	cbz	r0, 80060ae <__ssputs_r+0xa2>
 8006054:	6921      	ldr	r1, [r4, #16]
 8006056:	464a      	mov	r2, r9
 8006058:	f000 fa06 	bl	8006468 <memcpy>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006066:	81a3      	strh	r3, [r4, #12]
 8006068:	6126      	str	r6, [r4, #16]
 800606a:	6165      	str	r5, [r4, #20]
 800606c:	444e      	add	r6, r9
 800606e:	eba5 0509 	sub.w	r5, r5, r9
 8006072:	6026      	str	r6, [r4, #0]
 8006074:	60a5      	str	r5, [r4, #8]
 8006076:	463e      	mov	r6, r7
 8006078:	42be      	cmp	r6, r7
 800607a:	d900      	bls.n	800607e <__ssputs_r+0x72>
 800607c:	463e      	mov	r6, r7
 800607e:	6820      	ldr	r0, [r4, #0]
 8006080:	4632      	mov	r2, r6
 8006082:	4641      	mov	r1, r8
 8006084:	f000 f9c6 	bl	8006414 <memmove>
 8006088:	68a3      	ldr	r3, [r4, #8]
 800608a:	1b9b      	subs	r3, r3, r6
 800608c:	60a3      	str	r3, [r4, #8]
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	4433      	add	r3, r6
 8006092:	6023      	str	r3, [r4, #0]
 8006094:	2000      	movs	r0, #0
 8006096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800609a:	462a      	mov	r2, r5
 800609c:	f000 fa36 	bl	800650c <_realloc_r>
 80060a0:	4606      	mov	r6, r0
 80060a2:	2800      	cmp	r0, #0
 80060a4:	d1e0      	bne.n	8006068 <__ssputs_r+0x5c>
 80060a6:	6921      	ldr	r1, [r4, #16]
 80060a8:	4650      	mov	r0, sl
 80060aa:	f7ff fb35 	bl	8005718 <_free_r>
 80060ae:	230c      	movs	r3, #12
 80060b0:	f8ca 3000 	str.w	r3, [sl]
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060ba:	81a3      	strh	r3, [r4, #12]
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060c0:	e7e9      	b.n	8006096 <__ssputs_r+0x8a>
	...

080060c4 <_svfiprintf_r>:
 80060c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c8:	4698      	mov	r8, r3
 80060ca:	898b      	ldrh	r3, [r1, #12]
 80060cc:	061b      	lsls	r3, r3, #24
 80060ce:	b09d      	sub	sp, #116	@ 0x74
 80060d0:	4607      	mov	r7, r0
 80060d2:	460d      	mov	r5, r1
 80060d4:	4614      	mov	r4, r2
 80060d6:	d510      	bpl.n	80060fa <_svfiprintf_r+0x36>
 80060d8:	690b      	ldr	r3, [r1, #16]
 80060da:	b973      	cbnz	r3, 80060fa <_svfiprintf_r+0x36>
 80060dc:	2140      	movs	r1, #64	@ 0x40
 80060de:	f7ff fb8f 	bl	8005800 <_malloc_r>
 80060e2:	6028      	str	r0, [r5, #0]
 80060e4:	6128      	str	r0, [r5, #16]
 80060e6:	b930      	cbnz	r0, 80060f6 <_svfiprintf_r+0x32>
 80060e8:	230c      	movs	r3, #12
 80060ea:	603b      	str	r3, [r7, #0]
 80060ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060f0:	b01d      	add	sp, #116	@ 0x74
 80060f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f6:	2340      	movs	r3, #64	@ 0x40
 80060f8:	616b      	str	r3, [r5, #20]
 80060fa:	2300      	movs	r3, #0
 80060fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80060fe:	2320      	movs	r3, #32
 8006100:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006104:	f8cd 800c 	str.w	r8, [sp, #12]
 8006108:	2330      	movs	r3, #48	@ 0x30
 800610a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062a8 <_svfiprintf_r+0x1e4>
 800610e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006112:	f04f 0901 	mov.w	r9, #1
 8006116:	4623      	mov	r3, r4
 8006118:	469a      	mov	sl, r3
 800611a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800611e:	b10a      	cbz	r2, 8006124 <_svfiprintf_r+0x60>
 8006120:	2a25      	cmp	r2, #37	@ 0x25
 8006122:	d1f9      	bne.n	8006118 <_svfiprintf_r+0x54>
 8006124:	ebba 0b04 	subs.w	fp, sl, r4
 8006128:	d00b      	beq.n	8006142 <_svfiprintf_r+0x7e>
 800612a:	465b      	mov	r3, fp
 800612c:	4622      	mov	r2, r4
 800612e:	4629      	mov	r1, r5
 8006130:	4638      	mov	r0, r7
 8006132:	f7ff ff6b 	bl	800600c <__ssputs_r>
 8006136:	3001      	adds	r0, #1
 8006138:	f000 80a7 	beq.w	800628a <_svfiprintf_r+0x1c6>
 800613c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800613e:	445a      	add	r2, fp
 8006140:	9209      	str	r2, [sp, #36]	@ 0x24
 8006142:	f89a 3000 	ldrb.w	r3, [sl]
 8006146:	2b00      	cmp	r3, #0
 8006148:	f000 809f 	beq.w	800628a <_svfiprintf_r+0x1c6>
 800614c:	2300      	movs	r3, #0
 800614e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006156:	f10a 0a01 	add.w	sl, sl, #1
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	9307      	str	r3, [sp, #28]
 800615e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006162:	931a      	str	r3, [sp, #104]	@ 0x68
 8006164:	4654      	mov	r4, sl
 8006166:	2205      	movs	r2, #5
 8006168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800616c:	484e      	ldr	r0, [pc, #312]	@ (80062a8 <_svfiprintf_r+0x1e4>)
 800616e:	f7fa f84f 	bl	8000210 <memchr>
 8006172:	9a04      	ldr	r2, [sp, #16]
 8006174:	b9d8      	cbnz	r0, 80061ae <_svfiprintf_r+0xea>
 8006176:	06d0      	lsls	r0, r2, #27
 8006178:	bf44      	itt	mi
 800617a:	2320      	movmi	r3, #32
 800617c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006180:	0711      	lsls	r1, r2, #28
 8006182:	bf44      	itt	mi
 8006184:	232b      	movmi	r3, #43	@ 0x2b
 8006186:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800618a:	f89a 3000 	ldrb.w	r3, [sl]
 800618e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006190:	d015      	beq.n	80061be <_svfiprintf_r+0xfa>
 8006192:	9a07      	ldr	r2, [sp, #28]
 8006194:	4654      	mov	r4, sl
 8006196:	2000      	movs	r0, #0
 8006198:	f04f 0c0a 	mov.w	ip, #10
 800619c:	4621      	mov	r1, r4
 800619e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061a2:	3b30      	subs	r3, #48	@ 0x30
 80061a4:	2b09      	cmp	r3, #9
 80061a6:	d94b      	bls.n	8006240 <_svfiprintf_r+0x17c>
 80061a8:	b1b0      	cbz	r0, 80061d8 <_svfiprintf_r+0x114>
 80061aa:	9207      	str	r2, [sp, #28]
 80061ac:	e014      	b.n	80061d8 <_svfiprintf_r+0x114>
 80061ae:	eba0 0308 	sub.w	r3, r0, r8
 80061b2:	fa09 f303 	lsl.w	r3, r9, r3
 80061b6:	4313      	orrs	r3, r2
 80061b8:	9304      	str	r3, [sp, #16]
 80061ba:	46a2      	mov	sl, r4
 80061bc:	e7d2      	b.n	8006164 <_svfiprintf_r+0xa0>
 80061be:	9b03      	ldr	r3, [sp, #12]
 80061c0:	1d19      	adds	r1, r3, #4
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	9103      	str	r1, [sp, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bfbb      	ittet	lt
 80061ca:	425b      	neglt	r3, r3
 80061cc:	f042 0202 	orrlt.w	r2, r2, #2
 80061d0:	9307      	strge	r3, [sp, #28]
 80061d2:	9307      	strlt	r3, [sp, #28]
 80061d4:	bfb8      	it	lt
 80061d6:	9204      	strlt	r2, [sp, #16]
 80061d8:	7823      	ldrb	r3, [r4, #0]
 80061da:	2b2e      	cmp	r3, #46	@ 0x2e
 80061dc:	d10a      	bne.n	80061f4 <_svfiprintf_r+0x130>
 80061de:	7863      	ldrb	r3, [r4, #1]
 80061e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80061e2:	d132      	bne.n	800624a <_svfiprintf_r+0x186>
 80061e4:	9b03      	ldr	r3, [sp, #12]
 80061e6:	1d1a      	adds	r2, r3, #4
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	9203      	str	r2, [sp, #12]
 80061ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061f0:	3402      	adds	r4, #2
 80061f2:	9305      	str	r3, [sp, #20]
 80061f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062b8 <_svfiprintf_r+0x1f4>
 80061f8:	7821      	ldrb	r1, [r4, #0]
 80061fa:	2203      	movs	r2, #3
 80061fc:	4650      	mov	r0, sl
 80061fe:	f7fa f807 	bl	8000210 <memchr>
 8006202:	b138      	cbz	r0, 8006214 <_svfiprintf_r+0x150>
 8006204:	9b04      	ldr	r3, [sp, #16]
 8006206:	eba0 000a 	sub.w	r0, r0, sl
 800620a:	2240      	movs	r2, #64	@ 0x40
 800620c:	4082      	lsls	r2, r0
 800620e:	4313      	orrs	r3, r2
 8006210:	3401      	adds	r4, #1
 8006212:	9304      	str	r3, [sp, #16]
 8006214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006218:	4824      	ldr	r0, [pc, #144]	@ (80062ac <_svfiprintf_r+0x1e8>)
 800621a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800621e:	2206      	movs	r2, #6
 8006220:	f7f9 fff6 	bl	8000210 <memchr>
 8006224:	2800      	cmp	r0, #0
 8006226:	d036      	beq.n	8006296 <_svfiprintf_r+0x1d2>
 8006228:	4b21      	ldr	r3, [pc, #132]	@ (80062b0 <_svfiprintf_r+0x1ec>)
 800622a:	bb1b      	cbnz	r3, 8006274 <_svfiprintf_r+0x1b0>
 800622c:	9b03      	ldr	r3, [sp, #12]
 800622e:	3307      	adds	r3, #7
 8006230:	f023 0307 	bic.w	r3, r3, #7
 8006234:	3308      	adds	r3, #8
 8006236:	9303      	str	r3, [sp, #12]
 8006238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800623a:	4433      	add	r3, r6
 800623c:	9309      	str	r3, [sp, #36]	@ 0x24
 800623e:	e76a      	b.n	8006116 <_svfiprintf_r+0x52>
 8006240:	fb0c 3202 	mla	r2, ip, r2, r3
 8006244:	460c      	mov	r4, r1
 8006246:	2001      	movs	r0, #1
 8006248:	e7a8      	b.n	800619c <_svfiprintf_r+0xd8>
 800624a:	2300      	movs	r3, #0
 800624c:	3401      	adds	r4, #1
 800624e:	9305      	str	r3, [sp, #20]
 8006250:	4619      	mov	r1, r3
 8006252:	f04f 0c0a 	mov.w	ip, #10
 8006256:	4620      	mov	r0, r4
 8006258:	f810 2b01 	ldrb.w	r2, [r0], #1
 800625c:	3a30      	subs	r2, #48	@ 0x30
 800625e:	2a09      	cmp	r2, #9
 8006260:	d903      	bls.n	800626a <_svfiprintf_r+0x1a6>
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0c6      	beq.n	80061f4 <_svfiprintf_r+0x130>
 8006266:	9105      	str	r1, [sp, #20]
 8006268:	e7c4      	b.n	80061f4 <_svfiprintf_r+0x130>
 800626a:	fb0c 2101 	mla	r1, ip, r1, r2
 800626e:	4604      	mov	r4, r0
 8006270:	2301      	movs	r3, #1
 8006272:	e7f0      	b.n	8006256 <_svfiprintf_r+0x192>
 8006274:	ab03      	add	r3, sp, #12
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	462a      	mov	r2, r5
 800627a:	4b0e      	ldr	r3, [pc, #56]	@ (80062b4 <_svfiprintf_r+0x1f0>)
 800627c:	a904      	add	r1, sp, #16
 800627e:	4638      	mov	r0, r7
 8006280:	f7fd fe78 	bl	8003f74 <_printf_float>
 8006284:	1c42      	adds	r2, r0, #1
 8006286:	4606      	mov	r6, r0
 8006288:	d1d6      	bne.n	8006238 <_svfiprintf_r+0x174>
 800628a:	89ab      	ldrh	r3, [r5, #12]
 800628c:	065b      	lsls	r3, r3, #25
 800628e:	f53f af2d 	bmi.w	80060ec <_svfiprintf_r+0x28>
 8006292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006294:	e72c      	b.n	80060f0 <_svfiprintf_r+0x2c>
 8006296:	ab03      	add	r3, sp, #12
 8006298:	9300      	str	r3, [sp, #0]
 800629a:	462a      	mov	r2, r5
 800629c:	4b05      	ldr	r3, [pc, #20]	@ (80062b4 <_svfiprintf_r+0x1f0>)
 800629e:	a904      	add	r1, sp, #16
 80062a0:	4638      	mov	r0, r7
 80062a2:	f7fe f8ff 	bl	80044a4 <_printf_i>
 80062a6:	e7ed      	b.n	8006284 <_svfiprintf_r+0x1c0>
 80062a8:	08006ce6 	.word	0x08006ce6
 80062ac:	08006cf0 	.word	0x08006cf0
 80062b0:	08003f75 	.word	0x08003f75
 80062b4:	0800600d 	.word	0x0800600d
 80062b8:	08006cec 	.word	0x08006cec

080062bc <__sflush_r>:
 80062bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c4:	0716      	lsls	r6, r2, #28
 80062c6:	4605      	mov	r5, r0
 80062c8:	460c      	mov	r4, r1
 80062ca:	d454      	bmi.n	8006376 <__sflush_r+0xba>
 80062cc:	684b      	ldr	r3, [r1, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	dc02      	bgt.n	80062d8 <__sflush_r+0x1c>
 80062d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	dd48      	ble.n	800636a <__sflush_r+0xae>
 80062d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80062da:	2e00      	cmp	r6, #0
 80062dc:	d045      	beq.n	800636a <__sflush_r+0xae>
 80062de:	2300      	movs	r3, #0
 80062e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80062e4:	682f      	ldr	r7, [r5, #0]
 80062e6:	6a21      	ldr	r1, [r4, #32]
 80062e8:	602b      	str	r3, [r5, #0]
 80062ea:	d030      	beq.n	800634e <__sflush_r+0x92>
 80062ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80062ee:	89a3      	ldrh	r3, [r4, #12]
 80062f0:	0759      	lsls	r1, r3, #29
 80062f2:	d505      	bpl.n	8006300 <__sflush_r+0x44>
 80062f4:	6863      	ldr	r3, [r4, #4]
 80062f6:	1ad2      	subs	r2, r2, r3
 80062f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80062fa:	b10b      	cbz	r3, 8006300 <__sflush_r+0x44>
 80062fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80062fe:	1ad2      	subs	r2, r2, r3
 8006300:	2300      	movs	r3, #0
 8006302:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006304:	6a21      	ldr	r1, [r4, #32]
 8006306:	4628      	mov	r0, r5
 8006308:	47b0      	blx	r6
 800630a:	1c43      	adds	r3, r0, #1
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	d106      	bne.n	800631e <__sflush_r+0x62>
 8006310:	6829      	ldr	r1, [r5, #0]
 8006312:	291d      	cmp	r1, #29
 8006314:	d82b      	bhi.n	800636e <__sflush_r+0xb2>
 8006316:	4a2a      	ldr	r2, [pc, #168]	@ (80063c0 <__sflush_r+0x104>)
 8006318:	40ca      	lsrs	r2, r1
 800631a:	07d6      	lsls	r6, r2, #31
 800631c:	d527      	bpl.n	800636e <__sflush_r+0xb2>
 800631e:	2200      	movs	r2, #0
 8006320:	6062      	str	r2, [r4, #4]
 8006322:	04d9      	lsls	r1, r3, #19
 8006324:	6922      	ldr	r2, [r4, #16]
 8006326:	6022      	str	r2, [r4, #0]
 8006328:	d504      	bpl.n	8006334 <__sflush_r+0x78>
 800632a:	1c42      	adds	r2, r0, #1
 800632c:	d101      	bne.n	8006332 <__sflush_r+0x76>
 800632e:	682b      	ldr	r3, [r5, #0]
 8006330:	b903      	cbnz	r3, 8006334 <__sflush_r+0x78>
 8006332:	6560      	str	r0, [r4, #84]	@ 0x54
 8006334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006336:	602f      	str	r7, [r5, #0]
 8006338:	b1b9      	cbz	r1, 800636a <__sflush_r+0xae>
 800633a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800633e:	4299      	cmp	r1, r3
 8006340:	d002      	beq.n	8006348 <__sflush_r+0x8c>
 8006342:	4628      	mov	r0, r5
 8006344:	f7ff f9e8 	bl	8005718 <_free_r>
 8006348:	2300      	movs	r3, #0
 800634a:	6363      	str	r3, [r4, #52]	@ 0x34
 800634c:	e00d      	b.n	800636a <__sflush_r+0xae>
 800634e:	2301      	movs	r3, #1
 8006350:	4628      	mov	r0, r5
 8006352:	47b0      	blx	r6
 8006354:	4602      	mov	r2, r0
 8006356:	1c50      	adds	r0, r2, #1
 8006358:	d1c9      	bne.n	80062ee <__sflush_r+0x32>
 800635a:	682b      	ldr	r3, [r5, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d0c6      	beq.n	80062ee <__sflush_r+0x32>
 8006360:	2b1d      	cmp	r3, #29
 8006362:	d001      	beq.n	8006368 <__sflush_r+0xac>
 8006364:	2b16      	cmp	r3, #22
 8006366:	d11e      	bne.n	80063a6 <__sflush_r+0xea>
 8006368:	602f      	str	r7, [r5, #0]
 800636a:	2000      	movs	r0, #0
 800636c:	e022      	b.n	80063b4 <__sflush_r+0xf8>
 800636e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006372:	b21b      	sxth	r3, r3
 8006374:	e01b      	b.n	80063ae <__sflush_r+0xf2>
 8006376:	690f      	ldr	r7, [r1, #16]
 8006378:	2f00      	cmp	r7, #0
 800637a:	d0f6      	beq.n	800636a <__sflush_r+0xae>
 800637c:	0793      	lsls	r3, r2, #30
 800637e:	680e      	ldr	r6, [r1, #0]
 8006380:	bf08      	it	eq
 8006382:	694b      	ldreq	r3, [r1, #20]
 8006384:	600f      	str	r7, [r1, #0]
 8006386:	bf18      	it	ne
 8006388:	2300      	movne	r3, #0
 800638a:	eba6 0807 	sub.w	r8, r6, r7
 800638e:	608b      	str	r3, [r1, #8]
 8006390:	f1b8 0f00 	cmp.w	r8, #0
 8006394:	dde9      	ble.n	800636a <__sflush_r+0xae>
 8006396:	6a21      	ldr	r1, [r4, #32]
 8006398:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800639a:	4643      	mov	r3, r8
 800639c:	463a      	mov	r2, r7
 800639e:	4628      	mov	r0, r5
 80063a0:	47b0      	blx	r6
 80063a2:	2800      	cmp	r0, #0
 80063a4:	dc08      	bgt.n	80063b8 <__sflush_r+0xfc>
 80063a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ae:	81a3      	strh	r3, [r4, #12]
 80063b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b8:	4407      	add	r7, r0
 80063ba:	eba8 0800 	sub.w	r8, r8, r0
 80063be:	e7e7      	b.n	8006390 <__sflush_r+0xd4>
 80063c0:	20400001 	.word	0x20400001

080063c4 <_fflush_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	690b      	ldr	r3, [r1, #16]
 80063c8:	4605      	mov	r5, r0
 80063ca:	460c      	mov	r4, r1
 80063cc:	b913      	cbnz	r3, 80063d4 <_fflush_r+0x10>
 80063ce:	2500      	movs	r5, #0
 80063d0:	4628      	mov	r0, r5
 80063d2:	bd38      	pop	{r3, r4, r5, pc}
 80063d4:	b118      	cbz	r0, 80063de <_fflush_r+0x1a>
 80063d6:	6a03      	ldr	r3, [r0, #32]
 80063d8:	b90b      	cbnz	r3, 80063de <_fflush_r+0x1a>
 80063da:	f7fe fa0d 	bl	80047f8 <__sinit>
 80063de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0f3      	beq.n	80063ce <_fflush_r+0xa>
 80063e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80063e8:	07d0      	lsls	r0, r2, #31
 80063ea:	d404      	bmi.n	80063f6 <_fflush_r+0x32>
 80063ec:	0599      	lsls	r1, r3, #22
 80063ee:	d402      	bmi.n	80063f6 <_fflush_r+0x32>
 80063f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063f2:	f7fe fb34 	bl	8004a5e <__retarget_lock_acquire_recursive>
 80063f6:	4628      	mov	r0, r5
 80063f8:	4621      	mov	r1, r4
 80063fa:	f7ff ff5f 	bl	80062bc <__sflush_r>
 80063fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006400:	07da      	lsls	r2, r3, #31
 8006402:	4605      	mov	r5, r0
 8006404:	d4e4      	bmi.n	80063d0 <_fflush_r+0xc>
 8006406:	89a3      	ldrh	r3, [r4, #12]
 8006408:	059b      	lsls	r3, r3, #22
 800640a:	d4e1      	bmi.n	80063d0 <_fflush_r+0xc>
 800640c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800640e:	f7fe fb27 	bl	8004a60 <__retarget_lock_release_recursive>
 8006412:	e7dd      	b.n	80063d0 <_fflush_r+0xc>

08006414 <memmove>:
 8006414:	4288      	cmp	r0, r1
 8006416:	b510      	push	{r4, lr}
 8006418:	eb01 0402 	add.w	r4, r1, r2
 800641c:	d902      	bls.n	8006424 <memmove+0x10>
 800641e:	4284      	cmp	r4, r0
 8006420:	4623      	mov	r3, r4
 8006422:	d807      	bhi.n	8006434 <memmove+0x20>
 8006424:	1e43      	subs	r3, r0, #1
 8006426:	42a1      	cmp	r1, r4
 8006428:	d008      	beq.n	800643c <memmove+0x28>
 800642a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800642e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006432:	e7f8      	b.n	8006426 <memmove+0x12>
 8006434:	4402      	add	r2, r0
 8006436:	4601      	mov	r1, r0
 8006438:	428a      	cmp	r2, r1
 800643a:	d100      	bne.n	800643e <memmove+0x2a>
 800643c:	bd10      	pop	{r4, pc}
 800643e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006442:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006446:	e7f7      	b.n	8006438 <memmove+0x24>

08006448 <_sbrk_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d06      	ldr	r5, [pc, #24]	@ (8006464 <_sbrk_r+0x1c>)
 800644c:	2300      	movs	r3, #0
 800644e:	4604      	mov	r4, r0
 8006450:	4608      	mov	r0, r1
 8006452:	602b      	str	r3, [r5, #0]
 8006454:	f7fb f954 	bl	8001700 <_sbrk>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_sbrk_r+0x1a>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_sbrk_r+0x1a>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	200003c8 	.word	0x200003c8

08006468 <memcpy>:
 8006468:	440a      	add	r2, r1
 800646a:	4291      	cmp	r1, r2
 800646c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006470:	d100      	bne.n	8006474 <memcpy+0xc>
 8006472:	4770      	bx	lr
 8006474:	b510      	push	{r4, lr}
 8006476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800647a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800647e:	4291      	cmp	r1, r2
 8006480:	d1f9      	bne.n	8006476 <memcpy+0xe>
 8006482:	bd10      	pop	{r4, pc}

08006484 <__assert_func>:
 8006484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006486:	4614      	mov	r4, r2
 8006488:	461a      	mov	r2, r3
 800648a:	4b09      	ldr	r3, [pc, #36]	@ (80064b0 <__assert_func+0x2c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4605      	mov	r5, r0
 8006490:	68d8      	ldr	r0, [r3, #12]
 8006492:	b14c      	cbz	r4, 80064a8 <__assert_func+0x24>
 8006494:	4b07      	ldr	r3, [pc, #28]	@ (80064b4 <__assert_func+0x30>)
 8006496:	9100      	str	r1, [sp, #0]
 8006498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800649c:	4906      	ldr	r1, [pc, #24]	@ (80064b8 <__assert_func+0x34>)
 800649e:	462b      	mov	r3, r5
 80064a0:	f000 f870 	bl	8006584 <fiprintf>
 80064a4:	f000 f880 	bl	80065a8 <abort>
 80064a8:	4b04      	ldr	r3, [pc, #16]	@ (80064bc <__assert_func+0x38>)
 80064aa:	461c      	mov	r4, r3
 80064ac:	e7f3      	b.n	8006496 <__assert_func+0x12>
 80064ae:	bf00      	nop
 80064b0:	20000018 	.word	0x20000018
 80064b4:	08006d01 	.word	0x08006d01
 80064b8:	08006d0e 	.word	0x08006d0e
 80064bc:	08006d3c 	.word	0x08006d3c

080064c0 <_calloc_r>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	fba1 5402 	umull	r5, r4, r1, r2
 80064c6:	b934      	cbnz	r4, 80064d6 <_calloc_r+0x16>
 80064c8:	4629      	mov	r1, r5
 80064ca:	f7ff f999 	bl	8005800 <_malloc_r>
 80064ce:	4606      	mov	r6, r0
 80064d0:	b928      	cbnz	r0, 80064de <_calloc_r+0x1e>
 80064d2:	4630      	mov	r0, r6
 80064d4:	bd70      	pop	{r4, r5, r6, pc}
 80064d6:	220c      	movs	r2, #12
 80064d8:	6002      	str	r2, [r0, #0]
 80064da:	2600      	movs	r6, #0
 80064dc:	e7f9      	b.n	80064d2 <_calloc_r+0x12>
 80064de:	462a      	mov	r2, r5
 80064e0:	4621      	mov	r1, r4
 80064e2:	f7fe fa3f 	bl	8004964 <memset>
 80064e6:	e7f4      	b.n	80064d2 <_calloc_r+0x12>

080064e8 <__ascii_mbtowc>:
 80064e8:	b082      	sub	sp, #8
 80064ea:	b901      	cbnz	r1, 80064ee <__ascii_mbtowc+0x6>
 80064ec:	a901      	add	r1, sp, #4
 80064ee:	b142      	cbz	r2, 8006502 <__ascii_mbtowc+0x1a>
 80064f0:	b14b      	cbz	r3, 8006506 <__ascii_mbtowc+0x1e>
 80064f2:	7813      	ldrb	r3, [r2, #0]
 80064f4:	600b      	str	r3, [r1, #0]
 80064f6:	7812      	ldrb	r2, [r2, #0]
 80064f8:	1e10      	subs	r0, r2, #0
 80064fa:	bf18      	it	ne
 80064fc:	2001      	movne	r0, #1
 80064fe:	b002      	add	sp, #8
 8006500:	4770      	bx	lr
 8006502:	4610      	mov	r0, r2
 8006504:	e7fb      	b.n	80064fe <__ascii_mbtowc+0x16>
 8006506:	f06f 0001 	mvn.w	r0, #1
 800650a:	e7f8      	b.n	80064fe <__ascii_mbtowc+0x16>

0800650c <_realloc_r>:
 800650c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006510:	4607      	mov	r7, r0
 8006512:	4614      	mov	r4, r2
 8006514:	460d      	mov	r5, r1
 8006516:	b921      	cbnz	r1, 8006522 <_realloc_r+0x16>
 8006518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800651c:	4611      	mov	r1, r2
 800651e:	f7ff b96f 	b.w	8005800 <_malloc_r>
 8006522:	b92a      	cbnz	r2, 8006530 <_realloc_r+0x24>
 8006524:	f7ff f8f8 	bl	8005718 <_free_r>
 8006528:	4625      	mov	r5, r4
 800652a:	4628      	mov	r0, r5
 800652c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006530:	f000 f841 	bl	80065b6 <_malloc_usable_size_r>
 8006534:	4284      	cmp	r4, r0
 8006536:	4606      	mov	r6, r0
 8006538:	d802      	bhi.n	8006540 <_realloc_r+0x34>
 800653a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800653e:	d8f4      	bhi.n	800652a <_realloc_r+0x1e>
 8006540:	4621      	mov	r1, r4
 8006542:	4638      	mov	r0, r7
 8006544:	f7ff f95c 	bl	8005800 <_malloc_r>
 8006548:	4680      	mov	r8, r0
 800654a:	b908      	cbnz	r0, 8006550 <_realloc_r+0x44>
 800654c:	4645      	mov	r5, r8
 800654e:	e7ec      	b.n	800652a <_realloc_r+0x1e>
 8006550:	42b4      	cmp	r4, r6
 8006552:	4622      	mov	r2, r4
 8006554:	4629      	mov	r1, r5
 8006556:	bf28      	it	cs
 8006558:	4632      	movcs	r2, r6
 800655a:	f7ff ff85 	bl	8006468 <memcpy>
 800655e:	4629      	mov	r1, r5
 8006560:	4638      	mov	r0, r7
 8006562:	f7ff f8d9 	bl	8005718 <_free_r>
 8006566:	e7f1      	b.n	800654c <_realloc_r+0x40>

08006568 <__ascii_wctomb>:
 8006568:	4603      	mov	r3, r0
 800656a:	4608      	mov	r0, r1
 800656c:	b141      	cbz	r1, 8006580 <__ascii_wctomb+0x18>
 800656e:	2aff      	cmp	r2, #255	@ 0xff
 8006570:	d904      	bls.n	800657c <__ascii_wctomb+0x14>
 8006572:	228a      	movs	r2, #138	@ 0x8a
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800657a:	4770      	bx	lr
 800657c:	700a      	strb	r2, [r1, #0]
 800657e:	2001      	movs	r0, #1
 8006580:	4770      	bx	lr
	...

08006584 <fiprintf>:
 8006584:	b40e      	push	{r1, r2, r3}
 8006586:	b503      	push	{r0, r1, lr}
 8006588:	4601      	mov	r1, r0
 800658a:	ab03      	add	r3, sp, #12
 800658c:	4805      	ldr	r0, [pc, #20]	@ (80065a4 <fiprintf+0x20>)
 800658e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006592:	6800      	ldr	r0, [r0, #0]
 8006594:	9301      	str	r3, [sp, #4]
 8006596:	f000 f83f 	bl	8006618 <_vfiprintf_r>
 800659a:	b002      	add	sp, #8
 800659c:	f85d eb04 	ldr.w	lr, [sp], #4
 80065a0:	b003      	add	sp, #12
 80065a2:	4770      	bx	lr
 80065a4:	20000018 	.word	0x20000018

080065a8 <abort>:
 80065a8:	b508      	push	{r3, lr}
 80065aa:	2006      	movs	r0, #6
 80065ac:	f000 fa08 	bl	80069c0 <raise>
 80065b0:	2001      	movs	r0, #1
 80065b2:	f7fb f82d 	bl	8001610 <_exit>

080065b6 <_malloc_usable_size_r>:
 80065b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ba:	1f18      	subs	r0, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	bfbc      	itt	lt
 80065c0:	580b      	ldrlt	r3, [r1, r0]
 80065c2:	18c0      	addlt	r0, r0, r3
 80065c4:	4770      	bx	lr

080065c6 <__sfputc_r>:
 80065c6:	6893      	ldr	r3, [r2, #8]
 80065c8:	3b01      	subs	r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	b410      	push	{r4}
 80065ce:	6093      	str	r3, [r2, #8]
 80065d0:	da08      	bge.n	80065e4 <__sfputc_r+0x1e>
 80065d2:	6994      	ldr	r4, [r2, #24]
 80065d4:	42a3      	cmp	r3, r4
 80065d6:	db01      	blt.n	80065dc <__sfputc_r+0x16>
 80065d8:	290a      	cmp	r1, #10
 80065da:	d103      	bne.n	80065e4 <__sfputc_r+0x1e>
 80065dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065e0:	f000 b932 	b.w	8006848 <__swbuf_r>
 80065e4:	6813      	ldr	r3, [r2, #0]
 80065e6:	1c58      	adds	r0, r3, #1
 80065e8:	6010      	str	r0, [r2, #0]
 80065ea:	7019      	strb	r1, [r3, #0]
 80065ec:	4608      	mov	r0, r1
 80065ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <__sfputs_r>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	4606      	mov	r6, r0
 80065f8:	460f      	mov	r7, r1
 80065fa:	4614      	mov	r4, r2
 80065fc:	18d5      	adds	r5, r2, r3
 80065fe:	42ac      	cmp	r4, r5
 8006600:	d101      	bne.n	8006606 <__sfputs_r+0x12>
 8006602:	2000      	movs	r0, #0
 8006604:	e007      	b.n	8006616 <__sfputs_r+0x22>
 8006606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800660a:	463a      	mov	r2, r7
 800660c:	4630      	mov	r0, r6
 800660e:	f7ff ffda 	bl	80065c6 <__sfputc_r>
 8006612:	1c43      	adds	r3, r0, #1
 8006614:	d1f3      	bne.n	80065fe <__sfputs_r+0xa>
 8006616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006618 <_vfiprintf_r>:
 8006618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	460d      	mov	r5, r1
 800661e:	b09d      	sub	sp, #116	@ 0x74
 8006620:	4614      	mov	r4, r2
 8006622:	4698      	mov	r8, r3
 8006624:	4606      	mov	r6, r0
 8006626:	b118      	cbz	r0, 8006630 <_vfiprintf_r+0x18>
 8006628:	6a03      	ldr	r3, [r0, #32]
 800662a:	b90b      	cbnz	r3, 8006630 <_vfiprintf_r+0x18>
 800662c:	f7fe f8e4 	bl	80047f8 <__sinit>
 8006630:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006632:	07d9      	lsls	r1, r3, #31
 8006634:	d405      	bmi.n	8006642 <_vfiprintf_r+0x2a>
 8006636:	89ab      	ldrh	r3, [r5, #12]
 8006638:	059a      	lsls	r2, r3, #22
 800663a:	d402      	bmi.n	8006642 <_vfiprintf_r+0x2a>
 800663c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800663e:	f7fe fa0e 	bl	8004a5e <__retarget_lock_acquire_recursive>
 8006642:	89ab      	ldrh	r3, [r5, #12]
 8006644:	071b      	lsls	r3, r3, #28
 8006646:	d501      	bpl.n	800664c <_vfiprintf_r+0x34>
 8006648:	692b      	ldr	r3, [r5, #16]
 800664a:	b99b      	cbnz	r3, 8006674 <_vfiprintf_r+0x5c>
 800664c:	4629      	mov	r1, r5
 800664e:	4630      	mov	r0, r6
 8006650:	f000 f938 	bl	80068c4 <__swsetup_r>
 8006654:	b170      	cbz	r0, 8006674 <_vfiprintf_r+0x5c>
 8006656:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006658:	07dc      	lsls	r4, r3, #31
 800665a:	d504      	bpl.n	8006666 <_vfiprintf_r+0x4e>
 800665c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006660:	b01d      	add	sp, #116	@ 0x74
 8006662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006666:	89ab      	ldrh	r3, [r5, #12]
 8006668:	0598      	lsls	r0, r3, #22
 800666a:	d4f7      	bmi.n	800665c <_vfiprintf_r+0x44>
 800666c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800666e:	f7fe f9f7 	bl	8004a60 <__retarget_lock_release_recursive>
 8006672:	e7f3      	b.n	800665c <_vfiprintf_r+0x44>
 8006674:	2300      	movs	r3, #0
 8006676:	9309      	str	r3, [sp, #36]	@ 0x24
 8006678:	2320      	movs	r3, #32
 800667a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800667e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006682:	2330      	movs	r3, #48	@ 0x30
 8006684:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006834 <_vfiprintf_r+0x21c>
 8006688:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800668c:	f04f 0901 	mov.w	r9, #1
 8006690:	4623      	mov	r3, r4
 8006692:	469a      	mov	sl, r3
 8006694:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006698:	b10a      	cbz	r2, 800669e <_vfiprintf_r+0x86>
 800669a:	2a25      	cmp	r2, #37	@ 0x25
 800669c:	d1f9      	bne.n	8006692 <_vfiprintf_r+0x7a>
 800669e:	ebba 0b04 	subs.w	fp, sl, r4
 80066a2:	d00b      	beq.n	80066bc <_vfiprintf_r+0xa4>
 80066a4:	465b      	mov	r3, fp
 80066a6:	4622      	mov	r2, r4
 80066a8:	4629      	mov	r1, r5
 80066aa:	4630      	mov	r0, r6
 80066ac:	f7ff ffa2 	bl	80065f4 <__sfputs_r>
 80066b0:	3001      	adds	r0, #1
 80066b2:	f000 80a7 	beq.w	8006804 <_vfiprintf_r+0x1ec>
 80066b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066b8:	445a      	add	r2, fp
 80066ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80066bc:	f89a 3000 	ldrb.w	r3, [sl]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 809f 	beq.w	8006804 <_vfiprintf_r+0x1ec>
 80066c6:	2300      	movs	r3, #0
 80066c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066d0:	f10a 0a01 	add.w	sl, sl, #1
 80066d4:	9304      	str	r3, [sp, #16]
 80066d6:	9307      	str	r3, [sp, #28]
 80066d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80066de:	4654      	mov	r4, sl
 80066e0:	2205      	movs	r2, #5
 80066e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066e6:	4853      	ldr	r0, [pc, #332]	@ (8006834 <_vfiprintf_r+0x21c>)
 80066e8:	f7f9 fd92 	bl	8000210 <memchr>
 80066ec:	9a04      	ldr	r2, [sp, #16]
 80066ee:	b9d8      	cbnz	r0, 8006728 <_vfiprintf_r+0x110>
 80066f0:	06d1      	lsls	r1, r2, #27
 80066f2:	bf44      	itt	mi
 80066f4:	2320      	movmi	r3, #32
 80066f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066fa:	0713      	lsls	r3, r2, #28
 80066fc:	bf44      	itt	mi
 80066fe:	232b      	movmi	r3, #43	@ 0x2b
 8006700:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006704:	f89a 3000 	ldrb.w	r3, [sl]
 8006708:	2b2a      	cmp	r3, #42	@ 0x2a
 800670a:	d015      	beq.n	8006738 <_vfiprintf_r+0x120>
 800670c:	9a07      	ldr	r2, [sp, #28]
 800670e:	4654      	mov	r4, sl
 8006710:	2000      	movs	r0, #0
 8006712:	f04f 0c0a 	mov.w	ip, #10
 8006716:	4621      	mov	r1, r4
 8006718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800671c:	3b30      	subs	r3, #48	@ 0x30
 800671e:	2b09      	cmp	r3, #9
 8006720:	d94b      	bls.n	80067ba <_vfiprintf_r+0x1a2>
 8006722:	b1b0      	cbz	r0, 8006752 <_vfiprintf_r+0x13a>
 8006724:	9207      	str	r2, [sp, #28]
 8006726:	e014      	b.n	8006752 <_vfiprintf_r+0x13a>
 8006728:	eba0 0308 	sub.w	r3, r0, r8
 800672c:	fa09 f303 	lsl.w	r3, r9, r3
 8006730:	4313      	orrs	r3, r2
 8006732:	9304      	str	r3, [sp, #16]
 8006734:	46a2      	mov	sl, r4
 8006736:	e7d2      	b.n	80066de <_vfiprintf_r+0xc6>
 8006738:	9b03      	ldr	r3, [sp, #12]
 800673a:	1d19      	adds	r1, r3, #4
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	9103      	str	r1, [sp, #12]
 8006740:	2b00      	cmp	r3, #0
 8006742:	bfbb      	ittet	lt
 8006744:	425b      	neglt	r3, r3
 8006746:	f042 0202 	orrlt.w	r2, r2, #2
 800674a:	9307      	strge	r3, [sp, #28]
 800674c:	9307      	strlt	r3, [sp, #28]
 800674e:	bfb8      	it	lt
 8006750:	9204      	strlt	r2, [sp, #16]
 8006752:	7823      	ldrb	r3, [r4, #0]
 8006754:	2b2e      	cmp	r3, #46	@ 0x2e
 8006756:	d10a      	bne.n	800676e <_vfiprintf_r+0x156>
 8006758:	7863      	ldrb	r3, [r4, #1]
 800675a:	2b2a      	cmp	r3, #42	@ 0x2a
 800675c:	d132      	bne.n	80067c4 <_vfiprintf_r+0x1ac>
 800675e:	9b03      	ldr	r3, [sp, #12]
 8006760:	1d1a      	adds	r2, r3, #4
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	9203      	str	r2, [sp, #12]
 8006766:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800676a:	3402      	adds	r4, #2
 800676c:	9305      	str	r3, [sp, #20]
 800676e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006844 <_vfiprintf_r+0x22c>
 8006772:	7821      	ldrb	r1, [r4, #0]
 8006774:	2203      	movs	r2, #3
 8006776:	4650      	mov	r0, sl
 8006778:	f7f9 fd4a 	bl	8000210 <memchr>
 800677c:	b138      	cbz	r0, 800678e <_vfiprintf_r+0x176>
 800677e:	9b04      	ldr	r3, [sp, #16]
 8006780:	eba0 000a 	sub.w	r0, r0, sl
 8006784:	2240      	movs	r2, #64	@ 0x40
 8006786:	4082      	lsls	r2, r0
 8006788:	4313      	orrs	r3, r2
 800678a:	3401      	adds	r4, #1
 800678c:	9304      	str	r3, [sp, #16]
 800678e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006792:	4829      	ldr	r0, [pc, #164]	@ (8006838 <_vfiprintf_r+0x220>)
 8006794:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006798:	2206      	movs	r2, #6
 800679a:	f7f9 fd39 	bl	8000210 <memchr>
 800679e:	2800      	cmp	r0, #0
 80067a0:	d03f      	beq.n	8006822 <_vfiprintf_r+0x20a>
 80067a2:	4b26      	ldr	r3, [pc, #152]	@ (800683c <_vfiprintf_r+0x224>)
 80067a4:	bb1b      	cbnz	r3, 80067ee <_vfiprintf_r+0x1d6>
 80067a6:	9b03      	ldr	r3, [sp, #12]
 80067a8:	3307      	adds	r3, #7
 80067aa:	f023 0307 	bic.w	r3, r3, #7
 80067ae:	3308      	adds	r3, #8
 80067b0:	9303      	str	r3, [sp, #12]
 80067b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067b4:	443b      	add	r3, r7
 80067b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80067b8:	e76a      	b.n	8006690 <_vfiprintf_r+0x78>
 80067ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80067be:	460c      	mov	r4, r1
 80067c0:	2001      	movs	r0, #1
 80067c2:	e7a8      	b.n	8006716 <_vfiprintf_r+0xfe>
 80067c4:	2300      	movs	r3, #0
 80067c6:	3401      	adds	r4, #1
 80067c8:	9305      	str	r3, [sp, #20]
 80067ca:	4619      	mov	r1, r3
 80067cc:	f04f 0c0a 	mov.w	ip, #10
 80067d0:	4620      	mov	r0, r4
 80067d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067d6:	3a30      	subs	r2, #48	@ 0x30
 80067d8:	2a09      	cmp	r2, #9
 80067da:	d903      	bls.n	80067e4 <_vfiprintf_r+0x1cc>
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d0c6      	beq.n	800676e <_vfiprintf_r+0x156>
 80067e0:	9105      	str	r1, [sp, #20]
 80067e2:	e7c4      	b.n	800676e <_vfiprintf_r+0x156>
 80067e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80067e8:	4604      	mov	r4, r0
 80067ea:	2301      	movs	r3, #1
 80067ec:	e7f0      	b.n	80067d0 <_vfiprintf_r+0x1b8>
 80067ee:	ab03      	add	r3, sp, #12
 80067f0:	9300      	str	r3, [sp, #0]
 80067f2:	462a      	mov	r2, r5
 80067f4:	4b12      	ldr	r3, [pc, #72]	@ (8006840 <_vfiprintf_r+0x228>)
 80067f6:	a904      	add	r1, sp, #16
 80067f8:	4630      	mov	r0, r6
 80067fa:	f7fd fbbb 	bl	8003f74 <_printf_float>
 80067fe:	4607      	mov	r7, r0
 8006800:	1c78      	adds	r0, r7, #1
 8006802:	d1d6      	bne.n	80067b2 <_vfiprintf_r+0x19a>
 8006804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006806:	07d9      	lsls	r1, r3, #31
 8006808:	d405      	bmi.n	8006816 <_vfiprintf_r+0x1fe>
 800680a:	89ab      	ldrh	r3, [r5, #12]
 800680c:	059a      	lsls	r2, r3, #22
 800680e:	d402      	bmi.n	8006816 <_vfiprintf_r+0x1fe>
 8006810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006812:	f7fe f925 	bl	8004a60 <__retarget_lock_release_recursive>
 8006816:	89ab      	ldrh	r3, [r5, #12]
 8006818:	065b      	lsls	r3, r3, #25
 800681a:	f53f af1f 	bmi.w	800665c <_vfiprintf_r+0x44>
 800681e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006820:	e71e      	b.n	8006660 <_vfiprintf_r+0x48>
 8006822:	ab03      	add	r3, sp, #12
 8006824:	9300      	str	r3, [sp, #0]
 8006826:	462a      	mov	r2, r5
 8006828:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <_vfiprintf_r+0x228>)
 800682a:	a904      	add	r1, sp, #16
 800682c:	4630      	mov	r0, r6
 800682e:	f7fd fe39 	bl	80044a4 <_printf_i>
 8006832:	e7e4      	b.n	80067fe <_vfiprintf_r+0x1e6>
 8006834:	08006ce6 	.word	0x08006ce6
 8006838:	08006cf0 	.word	0x08006cf0
 800683c:	08003f75 	.word	0x08003f75
 8006840:	080065f5 	.word	0x080065f5
 8006844:	08006cec 	.word	0x08006cec

08006848 <__swbuf_r>:
 8006848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800684a:	460e      	mov	r6, r1
 800684c:	4614      	mov	r4, r2
 800684e:	4605      	mov	r5, r0
 8006850:	b118      	cbz	r0, 800685a <__swbuf_r+0x12>
 8006852:	6a03      	ldr	r3, [r0, #32]
 8006854:	b90b      	cbnz	r3, 800685a <__swbuf_r+0x12>
 8006856:	f7fd ffcf 	bl	80047f8 <__sinit>
 800685a:	69a3      	ldr	r3, [r4, #24]
 800685c:	60a3      	str	r3, [r4, #8]
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	071a      	lsls	r2, r3, #28
 8006862:	d501      	bpl.n	8006868 <__swbuf_r+0x20>
 8006864:	6923      	ldr	r3, [r4, #16]
 8006866:	b943      	cbnz	r3, 800687a <__swbuf_r+0x32>
 8006868:	4621      	mov	r1, r4
 800686a:	4628      	mov	r0, r5
 800686c:	f000 f82a 	bl	80068c4 <__swsetup_r>
 8006870:	b118      	cbz	r0, 800687a <__swbuf_r+0x32>
 8006872:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006876:	4638      	mov	r0, r7
 8006878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	6922      	ldr	r2, [r4, #16]
 800687e:	1a98      	subs	r0, r3, r2
 8006880:	6963      	ldr	r3, [r4, #20]
 8006882:	b2f6      	uxtb	r6, r6
 8006884:	4283      	cmp	r3, r0
 8006886:	4637      	mov	r7, r6
 8006888:	dc05      	bgt.n	8006896 <__swbuf_r+0x4e>
 800688a:	4621      	mov	r1, r4
 800688c:	4628      	mov	r0, r5
 800688e:	f7ff fd99 	bl	80063c4 <_fflush_r>
 8006892:	2800      	cmp	r0, #0
 8006894:	d1ed      	bne.n	8006872 <__swbuf_r+0x2a>
 8006896:	68a3      	ldr	r3, [r4, #8]
 8006898:	3b01      	subs	r3, #1
 800689a:	60a3      	str	r3, [r4, #8]
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	6022      	str	r2, [r4, #0]
 80068a2:	701e      	strb	r6, [r3, #0]
 80068a4:	6962      	ldr	r2, [r4, #20]
 80068a6:	1c43      	adds	r3, r0, #1
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d004      	beq.n	80068b6 <__swbuf_r+0x6e>
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	07db      	lsls	r3, r3, #31
 80068b0:	d5e1      	bpl.n	8006876 <__swbuf_r+0x2e>
 80068b2:	2e0a      	cmp	r6, #10
 80068b4:	d1df      	bne.n	8006876 <__swbuf_r+0x2e>
 80068b6:	4621      	mov	r1, r4
 80068b8:	4628      	mov	r0, r5
 80068ba:	f7ff fd83 	bl	80063c4 <_fflush_r>
 80068be:	2800      	cmp	r0, #0
 80068c0:	d0d9      	beq.n	8006876 <__swbuf_r+0x2e>
 80068c2:	e7d6      	b.n	8006872 <__swbuf_r+0x2a>

080068c4 <__swsetup_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4b29      	ldr	r3, [pc, #164]	@ (800696c <__swsetup_r+0xa8>)
 80068c8:	4605      	mov	r5, r0
 80068ca:	6818      	ldr	r0, [r3, #0]
 80068cc:	460c      	mov	r4, r1
 80068ce:	b118      	cbz	r0, 80068d8 <__swsetup_r+0x14>
 80068d0:	6a03      	ldr	r3, [r0, #32]
 80068d2:	b90b      	cbnz	r3, 80068d8 <__swsetup_r+0x14>
 80068d4:	f7fd ff90 	bl	80047f8 <__sinit>
 80068d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068dc:	0719      	lsls	r1, r3, #28
 80068de:	d422      	bmi.n	8006926 <__swsetup_r+0x62>
 80068e0:	06da      	lsls	r2, r3, #27
 80068e2:	d407      	bmi.n	80068f4 <__swsetup_r+0x30>
 80068e4:	2209      	movs	r2, #9
 80068e6:	602a      	str	r2, [r5, #0]
 80068e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068ec:	81a3      	strh	r3, [r4, #12]
 80068ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068f2:	e033      	b.n	800695c <__swsetup_r+0x98>
 80068f4:	0758      	lsls	r0, r3, #29
 80068f6:	d512      	bpl.n	800691e <__swsetup_r+0x5a>
 80068f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068fa:	b141      	cbz	r1, 800690e <__swsetup_r+0x4a>
 80068fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006900:	4299      	cmp	r1, r3
 8006902:	d002      	beq.n	800690a <__swsetup_r+0x46>
 8006904:	4628      	mov	r0, r5
 8006906:	f7fe ff07 	bl	8005718 <_free_r>
 800690a:	2300      	movs	r3, #0
 800690c:	6363      	str	r3, [r4, #52]	@ 0x34
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006914:	81a3      	strh	r3, [r4, #12]
 8006916:	2300      	movs	r3, #0
 8006918:	6063      	str	r3, [r4, #4]
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	f043 0308 	orr.w	r3, r3, #8
 8006924:	81a3      	strh	r3, [r4, #12]
 8006926:	6923      	ldr	r3, [r4, #16]
 8006928:	b94b      	cbnz	r3, 800693e <__swsetup_r+0x7a>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006934:	d003      	beq.n	800693e <__swsetup_r+0x7a>
 8006936:	4621      	mov	r1, r4
 8006938:	4628      	mov	r0, r5
 800693a:	f000 f883 	bl	8006a44 <__smakebuf_r>
 800693e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006942:	f013 0201 	ands.w	r2, r3, #1
 8006946:	d00a      	beq.n	800695e <__swsetup_r+0x9a>
 8006948:	2200      	movs	r2, #0
 800694a:	60a2      	str	r2, [r4, #8]
 800694c:	6962      	ldr	r2, [r4, #20]
 800694e:	4252      	negs	r2, r2
 8006950:	61a2      	str	r2, [r4, #24]
 8006952:	6922      	ldr	r2, [r4, #16]
 8006954:	b942      	cbnz	r2, 8006968 <__swsetup_r+0xa4>
 8006956:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800695a:	d1c5      	bne.n	80068e8 <__swsetup_r+0x24>
 800695c:	bd38      	pop	{r3, r4, r5, pc}
 800695e:	0799      	lsls	r1, r3, #30
 8006960:	bf58      	it	pl
 8006962:	6962      	ldrpl	r2, [r4, #20]
 8006964:	60a2      	str	r2, [r4, #8]
 8006966:	e7f4      	b.n	8006952 <__swsetup_r+0x8e>
 8006968:	2000      	movs	r0, #0
 800696a:	e7f7      	b.n	800695c <__swsetup_r+0x98>
 800696c:	20000018 	.word	0x20000018

08006970 <_raise_r>:
 8006970:	291f      	cmp	r1, #31
 8006972:	b538      	push	{r3, r4, r5, lr}
 8006974:	4605      	mov	r5, r0
 8006976:	460c      	mov	r4, r1
 8006978:	d904      	bls.n	8006984 <_raise_r+0x14>
 800697a:	2316      	movs	r3, #22
 800697c:	6003      	str	r3, [r0, #0]
 800697e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006986:	b112      	cbz	r2, 800698e <_raise_r+0x1e>
 8006988:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800698c:	b94b      	cbnz	r3, 80069a2 <_raise_r+0x32>
 800698e:	4628      	mov	r0, r5
 8006990:	f000 f830 	bl	80069f4 <_getpid_r>
 8006994:	4622      	mov	r2, r4
 8006996:	4601      	mov	r1, r0
 8006998:	4628      	mov	r0, r5
 800699a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800699e:	f000 b817 	b.w	80069d0 <_kill_r>
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d00a      	beq.n	80069bc <_raise_r+0x4c>
 80069a6:	1c59      	adds	r1, r3, #1
 80069a8:	d103      	bne.n	80069b2 <_raise_r+0x42>
 80069aa:	2316      	movs	r3, #22
 80069ac:	6003      	str	r3, [r0, #0]
 80069ae:	2001      	movs	r0, #1
 80069b0:	e7e7      	b.n	8006982 <_raise_r+0x12>
 80069b2:	2100      	movs	r1, #0
 80069b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80069b8:	4620      	mov	r0, r4
 80069ba:	4798      	blx	r3
 80069bc:	2000      	movs	r0, #0
 80069be:	e7e0      	b.n	8006982 <_raise_r+0x12>

080069c0 <raise>:
 80069c0:	4b02      	ldr	r3, [pc, #8]	@ (80069cc <raise+0xc>)
 80069c2:	4601      	mov	r1, r0
 80069c4:	6818      	ldr	r0, [r3, #0]
 80069c6:	f7ff bfd3 	b.w	8006970 <_raise_r>
 80069ca:	bf00      	nop
 80069cc:	20000018 	.word	0x20000018

080069d0 <_kill_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4d07      	ldr	r5, [pc, #28]	@ (80069f0 <_kill_r+0x20>)
 80069d4:	2300      	movs	r3, #0
 80069d6:	4604      	mov	r4, r0
 80069d8:	4608      	mov	r0, r1
 80069da:	4611      	mov	r1, r2
 80069dc:	602b      	str	r3, [r5, #0]
 80069de:	f7fa fe07 	bl	80015f0 <_kill>
 80069e2:	1c43      	adds	r3, r0, #1
 80069e4:	d102      	bne.n	80069ec <_kill_r+0x1c>
 80069e6:	682b      	ldr	r3, [r5, #0]
 80069e8:	b103      	cbz	r3, 80069ec <_kill_r+0x1c>
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	bd38      	pop	{r3, r4, r5, pc}
 80069ee:	bf00      	nop
 80069f0:	200003c8 	.word	0x200003c8

080069f4 <_getpid_r>:
 80069f4:	f7fa bdf4 	b.w	80015e0 <_getpid>

080069f8 <__swhatbuf_r>:
 80069f8:	b570      	push	{r4, r5, r6, lr}
 80069fa:	460c      	mov	r4, r1
 80069fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a00:	2900      	cmp	r1, #0
 8006a02:	b096      	sub	sp, #88	@ 0x58
 8006a04:	4615      	mov	r5, r2
 8006a06:	461e      	mov	r6, r3
 8006a08:	da0d      	bge.n	8006a26 <__swhatbuf_r+0x2e>
 8006a0a:	89a3      	ldrh	r3, [r4, #12]
 8006a0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a10:	f04f 0100 	mov.w	r1, #0
 8006a14:	bf14      	ite	ne
 8006a16:	2340      	movne	r3, #64	@ 0x40
 8006a18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a1c:	2000      	movs	r0, #0
 8006a1e:	6031      	str	r1, [r6, #0]
 8006a20:	602b      	str	r3, [r5, #0]
 8006a22:	b016      	add	sp, #88	@ 0x58
 8006a24:	bd70      	pop	{r4, r5, r6, pc}
 8006a26:	466a      	mov	r2, sp
 8006a28:	f000 f848 	bl	8006abc <_fstat_r>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	dbec      	blt.n	8006a0a <__swhatbuf_r+0x12>
 8006a30:	9901      	ldr	r1, [sp, #4]
 8006a32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a3a:	4259      	negs	r1, r3
 8006a3c:	4159      	adcs	r1, r3
 8006a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a42:	e7eb      	b.n	8006a1c <__swhatbuf_r+0x24>

08006a44 <__smakebuf_r>:
 8006a44:	898b      	ldrh	r3, [r1, #12]
 8006a46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a48:	079d      	lsls	r5, r3, #30
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	d507      	bpl.n	8006a60 <__smakebuf_r+0x1c>
 8006a50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	6123      	str	r3, [r4, #16]
 8006a58:	2301      	movs	r3, #1
 8006a5a:	6163      	str	r3, [r4, #20]
 8006a5c:	b003      	add	sp, #12
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a60:	ab01      	add	r3, sp, #4
 8006a62:	466a      	mov	r2, sp
 8006a64:	f7ff ffc8 	bl	80069f8 <__swhatbuf_r>
 8006a68:	9f00      	ldr	r7, [sp, #0]
 8006a6a:	4605      	mov	r5, r0
 8006a6c:	4639      	mov	r1, r7
 8006a6e:	4630      	mov	r0, r6
 8006a70:	f7fe fec6 	bl	8005800 <_malloc_r>
 8006a74:	b948      	cbnz	r0, 8006a8a <__smakebuf_r+0x46>
 8006a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a7a:	059a      	lsls	r2, r3, #22
 8006a7c:	d4ee      	bmi.n	8006a5c <__smakebuf_r+0x18>
 8006a7e:	f023 0303 	bic.w	r3, r3, #3
 8006a82:	f043 0302 	orr.w	r3, r3, #2
 8006a86:	81a3      	strh	r3, [r4, #12]
 8006a88:	e7e2      	b.n	8006a50 <__smakebuf_r+0xc>
 8006a8a:	89a3      	ldrh	r3, [r4, #12]
 8006a8c:	6020      	str	r0, [r4, #0]
 8006a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a92:	81a3      	strh	r3, [r4, #12]
 8006a94:	9b01      	ldr	r3, [sp, #4]
 8006a96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006a9a:	b15b      	cbz	r3, 8006ab4 <__smakebuf_r+0x70>
 8006a9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f000 f81d 	bl	8006ae0 <_isatty_r>
 8006aa6:	b128      	cbz	r0, 8006ab4 <__smakebuf_r+0x70>
 8006aa8:	89a3      	ldrh	r3, [r4, #12]
 8006aaa:	f023 0303 	bic.w	r3, r3, #3
 8006aae:	f043 0301 	orr.w	r3, r3, #1
 8006ab2:	81a3      	strh	r3, [r4, #12]
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	431d      	orrs	r5, r3
 8006ab8:	81a5      	strh	r5, [r4, #12]
 8006aba:	e7cf      	b.n	8006a5c <__smakebuf_r+0x18>

08006abc <_fstat_r>:
 8006abc:	b538      	push	{r3, r4, r5, lr}
 8006abe:	4d07      	ldr	r5, [pc, #28]	@ (8006adc <_fstat_r+0x20>)
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	4604      	mov	r4, r0
 8006ac4:	4608      	mov	r0, r1
 8006ac6:	4611      	mov	r1, r2
 8006ac8:	602b      	str	r3, [r5, #0]
 8006aca:	f7fa fdf1 	bl	80016b0 <_fstat>
 8006ace:	1c43      	adds	r3, r0, #1
 8006ad0:	d102      	bne.n	8006ad8 <_fstat_r+0x1c>
 8006ad2:	682b      	ldr	r3, [r5, #0]
 8006ad4:	b103      	cbz	r3, 8006ad8 <_fstat_r+0x1c>
 8006ad6:	6023      	str	r3, [r4, #0]
 8006ad8:	bd38      	pop	{r3, r4, r5, pc}
 8006ada:	bf00      	nop
 8006adc:	200003c8 	.word	0x200003c8

08006ae0 <_isatty_r>:
 8006ae0:	b538      	push	{r3, r4, r5, lr}
 8006ae2:	4d06      	ldr	r5, [pc, #24]	@ (8006afc <_isatty_r+0x1c>)
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	4604      	mov	r4, r0
 8006ae8:	4608      	mov	r0, r1
 8006aea:	602b      	str	r3, [r5, #0]
 8006aec:	f7fa fdf0 	bl	80016d0 <_isatty>
 8006af0:	1c43      	adds	r3, r0, #1
 8006af2:	d102      	bne.n	8006afa <_isatty_r+0x1a>
 8006af4:	682b      	ldr	r3, [r5, #0]
 8006af6:	b103      	cbz	r3, 8006afa <_isatty_r+0x1a>
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	bd38      	pop	{r3, r4, r5, pc}
 8006afc:	200003c8 	.word	0x200003c8

08006b00 <_init>:
 8006b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b02:	bf00      	nop
 8006b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b06:	bc08      	pop	{r3}
 8006b08:	469e      	mov	lr, r3
 8006b0a:	4770      	bx	lr

08006b0c <_fini>:
 8006b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0e:	bf00      	nop
 8006b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b12:	bc08      	pop	{r3}
 8006b14:	469e      	mov	lr, r3
 8006b16:	4770      	bx	lr
