set_min_delay 4.0 -rise_from [get_ports clk1] -fall_from core_clock -through [get_ports {clk0}] -rise_through adder1 -fall_through * -to [get_pins flop_Q] -rise_to [get_ports clk1] -ignore_clock_latency -reset_path
