--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab6_experiment1_decimalDecoder.twx
lab6_experiment1_decimalDecoder.ncd -o lab6_experiment1_decimalDecoder.twr
lab6_experiment1_decimalDecoder.pcf -ucf lab6_experiment1_decimalDecoder.ucf

Design file:              lab6_experiment1_decimalDecoder.ncd
Physical constraint file: lab6_experiment1_decimalDecoder.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |A              |   10.665|
Ain<0>         |B              |   10.878|
Ain<0>         |C              |   10.983|
Ain<0>         |D              |   11.052|
Ain<0>         |E              |   12.116|
Ain<1>         |A              |   11.090|
Ain<1>         |B              |   11.303|
Ain<1>         |C              |   11.408|
Ain<1>         |D              |   11.597|
Ain<1>         |E              |   12.661|
Ain<2>         |A              |    9.622|
Ain<2>         |B              |    9.757|
Ain<2>         |C              |    9.862|
Ain<2>         |D              |   10.114|
Ain<2>         |E              |   10.624|
Ain<3>         |A              |    9.091|
Ain<3>         |B              |    9.304|
Ain<3>         |C              |    9.409|
Ain<3>         |D              |    9.876|
Ain<3>         |E              |   10.443|
En             |A              |    9.501|
En             |B              |    9.714|
En             |C              |    9.819|
En             |D              |   10.268|
En             |E              |   10.390|
---------------+---------------+---------+


Analysis completed Tue Feb 27 09:32:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



