read -sv run_verilog_mid/adder_32b_20_64_2b4a2bc182be8ecd0fa43d2e3acc8cbe.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_64_2b4a2bc182be8ecd0fa43d2e3acc8cbe_yosys.v
