{
  "global invariants": [
    "m1.irq_pending == 0",
    "m1.mem_la_secondword == 0",
    "m1.trace_data == 0",
    "m1.irq_active == 0",
    "(m1.reg_pc == m1.reg_next_pc) || (m1.reg_pc + 4 == m1.reg_next_pc) || (m1.mem_do_rinst && m1.latched_branch)",
    "m1.cpu_state != 8'h10"
    ],

  "instructions": [
    {
      "instruction" : "ADD",
      "ready signal": "(m1.cpu_state == 8'b01000000) && (m1.reg_pc != #pc_init#)",
      "start condition": 
        ["$decode$", "$valid$", 
          "(m1.cpu_state == 8'b01000000) && (m1.mem_wstrb == 0) && (m1.mem_valid == 1) && (m1.mem_instr == 1) && (m1.mem_ready == 1)",
          "__IMEM_imem_0_rdata == __MEM_imem_0_rdata",
          "m1.latched_rd == 0 || m1.cpuregs_write == 0",
          "!m1.latched_is_lu && !m1.latched_is_lh && !m1.latched_is_lb",
          "m1.latched_store == 0 && m1.latched_stalu == 0 && m1.latched_branch == 0 " ] 
    }
  ]
}

