ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_I2C_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_I2C_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 93 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 93 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 86B0     		sub	sp, sp, #24
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 94 3 is_stmt 1 view .LVU22
 120              		.loc 1 94 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 126              		.loc 1 95 3 is_stmt 1 view .LVU24
 127              		.loc 1 95 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 95 5 view .LVU26
 130 0010 154B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 01D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 104:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_I2C1_ENABLE();
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****   }
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 121 1 view .LVU27
 136 0016 06B0     		add	sp, sp, #24
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 0018 10BD     		pop	{r4, pc}
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 101 5 is_stmt 1 view .LVU28
 147              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 149              		.loc 1 101 5 view .LVU30
 150 001a 144C     		ldr	r4, .L9+4
 151 001c A369     		ldr	r3, [r4, #24]
 152 001e 43F00803 		orr	r3, r3, #8
 153 0022 A361     		str	r3, [r4, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 101 5 view .LVU31
 155 0024 A369     		ldr	r3, [r4, #24]
 156 0026 03F00803 		and	r3, r3, #8
 157 002a 0093     		str	r3, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 158              		.loc 1 101 5 view .LVU32
 159 002c 009B     		ldr	r3, [sp]
 160              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU33
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 6


 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 162              		.loc 1 106 5 view .LVU34
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 163              		.loc 1 106 25 is_stmt 0 view .LVU35
 164 002e 4FF44073 		mov	r3, #768
 165 0032 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 166              		.loc 1 107 5 is_stmt 1 view .LVU36
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 167              		.loc 1 107 26 is_stmt 0 view .LVU37
 168 0034 1223     		movs	r3, #18
 169 0036 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170              		.loc 1 108 5 is_stmt 1 view .LVU38
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171              		.loc 1 108 27 is_stmt 0 view .LVU39
 172 0038 0323     		movs	r3, #3
 173 003a 0593     		str	r3, [sp, #20]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 174              		.loc 1 109 5 is_stmt 1 view .LVU40
 175 003c 02A9     		add	r1, sp, #8
 176 003e 0C48     		ldr	r0, .L9+8
 177              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 109 5 is_stmt 0 view .LVU41
 179 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 181              		.loc 1 111 5 is_stmt 1 view .LVU42
 182              	.LBB6:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 183              		.loc 1 111 5 view .LVU43
 184 0044 0B4A     		ldr	r2, .L9+12
 185 0046 5368     		ldr	r3, [r2, #4]
 186              	.LVL8:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 187              		.loc 1 111 5 view .LVU44
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 111 5 view .LVU45
 189 0048 43F0E063 		orr	r3, r3, #117440512
 190              	.LVL9:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 191              		.loc 1 111 5 is_stmt 0 view .LVU46
 192 004c 43F00203 		orr	r3, r3, #2
 193              	.LVL10:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 194              		.loc 1 111 5 is_stmt 1 view .LVU47
 195 0050 5360     		str	r3, [r2, #4]
 196              	.LBE6:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 197              		.loc 1 111 5 view .LVU48
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 198              		.loc 1 114 5 view .LVU49
 199              	.LBB7:
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 200              		.loc 1 114 5 view .LVU50
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 7


 201              		.loc 1 114 5 view .LVU51
 202 0052 E369     		ldr	r3, [r4, #28]
 203              	.LVL11:
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 204              		.loc 1 114 5 is_stmt 0 view .LVU52
 205 0054 43F40013 		orr	r3, r3, #2097152
 206 0058 E361     		str	r3, [r4, #28]
 207              	.LVL12:
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 208              		.loc 1 114 5 is_stmt 1 view .LVU53
 209 005a E369     		ldr	r3, [r4, #28]
 210 005c 03F40013 		and	r3, r3, #2097152
 211 0060 0193     		str	r3, [sp, #4]
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 212              		.loc 1 114 5 view .LVU54
 213 0062 019B     		ldr	r3, [sp, #4]
 214              	.LBE7:
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 215              		.loc 1 114 5 discriminator 1 view .LVU55
 216              		.loc 1 121 1 is_stmt 0 view .LVU56
 217 0064 D7E7     		b	.L5
 218              	.L10:
 219 0066 00BF     		.align	2
 220              	.L9:
 221 0068 00540040 		.word	1073763328
 222 006c 00100240 		.word	1073876992
 223 0070 000C0140 		.word	1073810432
 224 0074 00000140 		.word	1073807360
 225              		.cfi_endproc
 226              	.LFE66:
 228              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_I2C_MspDeInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	HAL_I2C_MspDeInit:
 236              	.LVL13:
 237              	.LFB67:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c **** /**
 124:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 125:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 127:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32f1xx_hal_msp.c **** */
 129:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 130:Core/Src/stm32f1xx_hal_msp.c **** {
 238              		.loc 1 130 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 131:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 242              		.loc 1 131 3 view .LVU58
 243              		.loc 1 131 10 is_stmt 0 view .LVU59
 244 0000 0268     		ldr	r2, [r0]
 245              		.loc 1 131 5 view .LVU60
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 8


 246 0002 0B4B     		ldr	r3, .L18
 247 0004 9A42     		cmp	r2, r3
 248 0006 00D0     		beq	.L17
 249 0008 7047     		bx	lr
 250              	.L17:
 130:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 251              		.loc 1 130 1 view .LVU61
 252 000a 10B5     		push	{r4, lr}
 253              	.LCFI6:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 132:Core/Src/stm32f1xx_hal_msp.c ****   {
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 136:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 257              		.loc 1 137 5 is_stmt 1 view .LVU62
 258 000c 094A     		ldr	r2, .L18+4
 259 000e D369     		ldr	r3, [r2, #28]
 260 0010 23F40013 		bic	r3, r3, #2097152
 261 0014 D361     		str	r3, [r2, #28]
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 141:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 142:Core/Src/stm32f1xx_hal_msp.c ****     */
 143:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 262              		.loc 1 143 5 view .LVU63
 263 0016 084C     		ldr	r4, .L18+8
 264 0018 4FF48071 		mov	r1, #256
 265 001c 2046     		mov	r0, r4
 266              	.LVL14:
 267              		.loc 1 143 5 is_stmt 0 view .LVU64
 268 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.LVL15:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 270              		.loc 1 145 5 is_stmt 1 view .LVU65
 271 0022 4FF40071 		mov	r1, #512
 272 0026 2046     		mov	r0, r4
 273 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL16:
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 150:Core/Src/stm32f1xx_hal_msp.c ****   }
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** }
 275              		.loc 1 152 1 is_stmt 0 view .LVU66
 276 002c 10BD     		pop	{r4, pc}
 277              	.L19:
 278 002e 00BF     		.align	2
 279              	.L18:
 280 0030 00540040 		.word	1073763328
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 9


 281 0034 00100240 		.word	1073876992
 282 0038 000C0140 		.word	1073810432
 283              		.cfi_endproc
 284              	.LFE67:
 286              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_TIM_PWM_MspInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_TIM_PWM_MspInit:
 294              	.LVL17:
 295              	.LFB68:
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c **** /**
 155:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 156:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 157:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 158:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 159:Core/Src/stm32f1xx_hal_msp.c **** */
 160:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 161:Core/Src/stm32f1xx_hal_msp.c **** {
 296              		.loc 1 161 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 8
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 162:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 301              		.loc 1 162 3 view .LVU68
 302              		.loc 1 162 14 is_stmt 0 view .LVU69
 303 0000 0268     		ldr	r2, [r0]
 304              		.loc 1 162 5 view .LVU70
 305 0002 094B     		ldr	r3, .L27
 306 0004 9A42     		cmp	r2, r3
 307 0006 00D0     		beq	.L26
 308 0008 7047     		bx	lr
 309              	.L26:
 161:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 310              		.loc 1 161 1 view .LVU71
 311 000a 82B0     		sub	sp, sp, #8
 312              	.LCFI7:
 313              		.cfi_def_cfa_offset 8
 163:Core/Src/stm32f1xx_hal_msp.c ****   {
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 167:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 168:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 314              		.loc 1 168 5 is_stmt 1 view .LVU72
 315              	.LBB8:
 316              		.loc 1 168 5 view .LVU73
 317              		.loc 1 168 5 view .LVU74
 318 000c 03F50333 		add	r3, r3, #134144
 319 0010 DA69     		ldr	r2, [r3, #28]
 320 0012 42F00202 		orr	r2, r2, #2
 321 0016 DA61     		str	r2, [r3, #28]
 322              		.loc 1 168 5 view .LVU75
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 10


 323 0018 DB69     		ldr	r3, [r3, #28]
 324 001a 03F00203 		and	r3, r3, #2
 325 001e 0193     		str	r3, [sp, #4]
 326              		.loc 1 168 5 view .LVU76
 327 0020 019B     		ldr	r3, [sp, #4]
 328              	.LBE8:
 329              		.loc 1 168 5 discriminator 1 view .LVU77
 169:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****   }
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c **** }
 330              		.loc 1 175 1 is_stmt 0 view .LVU78
 331 0022 02B0     		add	sp, sp, #8
 332              	.LCFI8:
 333              		.cfi_def_cfa_offset 0
 334              		@ sp needed
 335 0024 7047     		bx	lr
 336              	.L28:
 337 0026 00BF     		.align	2
 338              	.L27:
 339 0028 00040040 		.word	1073742848
 340              		.cfi_endproc
 341              	.LFE68:
 343              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 344              		.align	1
 345              		.global	HAL_TIM_MspPostInit
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	HAL_TIM_MspPostInit:
 351              	.LVL18:
 352              	.LFB69:
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 178:Core/Src/stm32f1xx_hal_msp.c **** {
 353              		.loc 1 178 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 24
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		.loc 1 178 1 is_stmt 0 view .LVU80
 358 0000 00B5     		push	{lr}
 359              	.LCFI9:
 360              		.cfi_def_cfa_offset 4
 361              		.cfi_offset 14, -4
 362 0002 87B0     		sub	sp, sp, #28
 363              	.LCFI10:
 364              		.cfi_def_cfa_offset 32
 179:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 365              		.loc 1 179 3 is_stmt 1 view .LVU81
 366              		.loc 1 179 20 is_stmt 0 view .LVU82
 367 0004 0023     		movs	r3, #0
 368 0006 0293     		str	r3, [sp, #8]
 369 0008 0393     		str	r3, [sp, #12]
 370 000a 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 11


 371 000c 0593     		str	r3, [sp, #20]
 180:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 372              		.loc 1 180 3 is_stmt 1 view .LVU83
 373              		.loc 1 180 10 is_stmt 0 view .LVU84
 374 000e 0268     		ldr	r2, [r0]
 375              		.loc 1 180 5 view .LVU85
 376 0010 0D4B     		ldr	r3, .L33
 377 0012 9A42     		cmp	r2, r3
 378 0014 02D0     		beq	.L32
 379              	.LVL19:
 380              	.L29:
 181:Core/Src/stm32f1xx_hal_msp.c ****   {
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 188:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 189:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 190:Core/Src/stm32f1xx_hal_msp.c ****     */
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 199:Core/Src/stm32f1xx_hal_msp.c ****   }
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 201:Core/Src/stm32f1xx_hal_msp.c **** }
 381              		.loc 1 201 1 view .LVU86
 382 0016 07B0     		add	sp, sp, #28
 383              	.LCFI11:
 384              		.cfi_remember_state
 385              		.cfi_def_cfa_offset 4
 386              		@ sp needed
 387 0018 5DF804FB 		ldr	pc, [sp], #4
 388              	.LVL20:
 389              	.L32:
 390              	.LCFI12:
 391              		.cfi_restore_state
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 392              		.loc 1 186 5 is_stmt 1 view .LVU87
 393              	.LBB9:
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 394              		.loc 1 186 5 view .LVU88
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 395              		.loc 1 186 5 view .LVU89
 396 001c 03F50333 		add	r3, r3, #134144
 397 0020 9A69     		ldr	r2, [r3, #24]
 398 0022 42F00802 		orr	r2, r2, #8
 399 0026 9A61     		str	r2, [r3, #24]
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 400              		.loc 1 186 5 view .LVU90
 401 0028 9B69     		ldr	r3, [r3, #24]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 12


 402 002a 03F00803 		and	r3, r3, #8
 403 002e 0193     		str	r3, [sp, #4]
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 404              		.loc 1 186 5 view .LVU91
 405 0030 019B     		ldr	r3, [sp, #4]
 406              	.LBE9:
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 407              		.loc 1 186 5 view .LVU92
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 191 5 view .LVU93
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409              		.loc 1 191 25 is_stmt 0 view .LVU94
 410 0032 0323     		movs	r3, #3
 411 0034 0293     		str	r3, [sp, #8]
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 412              		.loc 1 192 5 is_stmt 1 view .LVU95
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 413              		.loc 1 192 26 is_stmt 0 view .LVU96
 414 0036 0223     		movs	r3, #2
 415 0038 0393     		str	r3, [sp, #12]
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 416              		.loc 1 193 5 is_stmt 1 view .LVU97
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 417              		.loc 1 193 27 is_stmt 0 view .LVU98
 418 003a 0593     		str	r3, [sp, #20]
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 419              		.loc 1 194 5 is_stmt 1 view .LVU99
 420 003c 02A9     		add	r1, sp, #8
 421 003e 0348     		ldr	r0, .L33+4
 422              	.LVL21:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 423              		.loc 1 194 5 is_stmt 0 view .LVU100
 424 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 425              	.LVL22:
 426              		.loc 1 201 1 view .LVU101
 427 0044 E7E7     		b	.L29
 428              	.L34:
 429 0046 00BF     		.align	2
 430              	.L33:
 431 0048 00040040 		.word	1073742848
 432 004c 000C0140 		.word	1073810432
 433              		.cfi_endproc
 434              	.LFE69:
 436              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 437              		.align	1
 438              		.global	HAL_TIM_PWM_MspDeInit
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	HAL_TIM_PWM_MspDeInit:
 444              	.LVL23:
 445              	.LFB70:
 202:Core/Src/stm32f1xx_hal_msp.c **** /**
 203:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 204:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 205:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 206:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 13


 207:Core/Src/stm32f1xx_hal_msp.c **** */
 208:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 209:Core/Src/stm32f1xx_hal_msp.c **** {
 446              		.loc 1 209 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 210:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 451              		.loc 1 210 3 view .LVU103
 452              		.loc 1 210 14 is_stmt 0 view .LVU104
 453 0000 0268     		ldr	r2, [r0]
 454              		.loc 1 210 5 view .LVU105
 455 0002 054B     		ldr	r3, .L38
 456 0004 9A42     		cmp	r2, r3
 457 0006 00D0     		beq	.L37
 458              	.L35:
 211:Core/Src/stm32f1xx_hal_msp.c ****   {
 212:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 215:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 217:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 220:Core/Src/stm32f1xx_hal_msp.c ****   }
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c **** }
 459              		.loc 1 222 1 view .LVU106
 460 0008 7047     		bx	lr
 461              	.L37:
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 462              		.loc 1 216 5 is_stmt 1 view .LVU107
 463 000a 044A     		ldr	r2, .L38+4
 464 000c D369     		ldr	r3, [r2, #28]
 465 000e 23F00203 		bic	r3, r3, #2
 466 0012 D361     		str	r3, [r2, #28]
 467              		.loc 1 222 1 is_stmt 0 view .LVU108
 468 0014 F8E7     		b	.L35
 469              	.L39:
 470 0016 00BF     		.align	2
 471              	.L38:
 472 0018 00040040 		.word	1073742848
 473 001c 00100240 		.word	1073876992
 474              		.cfi_endproc
 475              	.LFE70:
 477              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 478              		.align	1
 479              		.global	HAL_UART_MspInit
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	HAL_UART_MspInit:
 485              	.LVL24:
 486              	.LFB71:
 223:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 14


 224:Core/Src/stm32f1xx_hal_msp.c **** /**
 225:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 226:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 227:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 228:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f1xx_hal_msp.c **** */
 230:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 231:Core/Src/stm32f1xx_hal_msp.c **** {
 487              		.loc 1 231 1 is_stmt 1 view -0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 24
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491              		.loc 1 231 1 is_stmt 0 view .LVU110
 492 0000 10B5     		push	{r4, lr}
 493              	.LCFI13:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 4, -8
 496              		.cfi_offset 14, -4
 497 0002 86B0     		sub	sp, sp, #24
 498              	.LCFI14:
 499              		.cfi_def_cfa_offset 32
 232:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 500              		.loc 1 232 3 is_stmt 1 view .LVU111
 501              		.loc 1 232 20 is_stmt 0 view .LVU112
 502 0004 0023     		movs	r3, #0
 503 0006 0293     		str	r3, [sp, #8]
 504 0008 0393     		str	r3, [sp, #12]
 505 000a 0493     		str	r3, [sp, #16]
 506 000c 0593     		str	r3, [sp, #20]
 233:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 507              		.loc 1 233 3 is_stmt 1 view .LVU113
 508              		.loc 1 233 11 is_stmt 0 view .LVU114
 509 000e 0268     		ldr	r2, [r0]
 510              		.loc 1 233 5 view .LVU115
 511 0010 174B     		ldr	r3, .L44
 512 0012 9A42     		cmp	r2, r3
 513 0014 01D0     		beq	.L43
 514              	.LVL25:
 515              	.L40:
 234:Core/Src/stm32f1xx_hal_msp.c ****   {
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 238:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 239:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 242:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 243:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 244:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 245:Core/Src/stm32f1xx_hal_msp.c ****     */
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 15


 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   }
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c **** }
 516              		.loc 1 262 1 view .LVU116
 517 0016 06B0     		add	sp, sp, #24
 518              	.LCFI15:
 519              		.cfi_remember_state
 520              		.cfi_def_cfa_offset 8
 521              		@ sp needed
 522 0018 10BD     		pop	{r4, pc}
 523              	.LVL26:
 524              	.L43:
 525              	.LCFI16:
 526              		.cfi_restore_state
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 527              		.loc 1 239 5 is_stmt 1 view .LVU117
 528              	.LBB10:
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 529              		.loc 1 239 5 view .LVU118
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 530              		.loc 1 239 5 view .LVU119
 531 001a 03F55843 		add	r3, r3, #55296
 532 001e 9A69     		ldr	r2, [r3, #24]
 533 0020 42F48042 		orr	r2, r2, #16384
 534 0024 9A61     		str	r2, [r3, #24]
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 535              		.loc 1 239 5 view .LVU120
 536 0026 9A69     		ldr	r2, [r3, #24]
 537 0028 02F48042 		and	r2, r2, #16384
 538 002c 0092     		str	r2, [sp]
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 539              		.loc 1 239 5 view .LVU121
 540 002e 009A     		ldr	r2, [sp]
 541              	.LBE10:
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 542              		.loc 1 239 5 view .LVU122
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 543              		.loc 1 241 5 view .LVU123
 544              	.LBB11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 545              		.loc 1 241 5 view .LVU124
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 546              		.loc 1 241 5 view .LVU125
 547 0030 9A69     		ldr	r2, [r3, #24]
 548 0032 42F00402 		orr	r2, r2, #4
 549 0036 9A61     		str	r2, [r3, #24]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 550              		.loc 1 241 5 view .LVU126
 551 0038 9B69     		ldr	r3, [r3, #24]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 16


 552 003a 03F00403 		and	r3, r3, #4
 553 003e 0193     		str	r3, [sp, #4]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 554              		.loc 1 241 5 view .LVU127
 555 0040 019B     		ldr	r3, [sp, #4]
 556              	.LBE11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 557              		.loc 1 241 5 view .LVU128
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 558              		.loc 1 246 5 view .LVU129
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 559              		.loc 1 246 25 is_stmt 0 view .LVU130
 560 0042 4FF40073 		mov	r3, #512
 561 0046 0293     		str	r3, [sp, #8]
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 562              		.loc 1 247 5 is_stmt 1 view .LVU131
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 563              		.loc 1 247 26 is_stmt 0 view .LVU132
 564 0048 0223     		movs	r3, #2
 565 004a 0393     		str	r3, [sp, #12]
 248:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 566              		.loc 1 248 5 is_stmt 1 view .LVU133
 248:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 567              		.loc 1 248 27 is_stmt 0 view .LVU134
 568 004c 0323     		movs	r3, #3
 569 004e 0593     		str	r3, [sp, #20]
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 570              		.loc 1 249 5 is_stmt 1 view .LVU135
 571 0050 084C     		ldr	r4, .L44+4
 572 0052 02A9     		add	r1, sp, #8
 573 0054 2046     		mov	r0, r4
 574              	.LVL27:
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 575              		.loc 1 249 5 is_stmt 0 view .LVU136
 576 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 577              	.LVL28:
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 578              		.loc 1 251 5 is_stmt 1 view .LVU137
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 579              		.loc 1 251 25 is_stmt 0 view .LVU138
 580 005a 4FF48063 		mov	r3, #1024
 581 005e 0293     		str	r3, [sp, #8]
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 582              		.loc 1 252 5 is_stmt 1 view .LVU139
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 583              		.loc 1 252 26 is_stmt 0 view .LVU140
 584 0060 0023     		movs	r3, #0
 585 0062 0393     		str	r3, [sp, #12]
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586              		.loc 1 253 5 is_stmt 1 view .LVU141
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 587              		.loc 1 253 26 is_stmt 0 view .LVU142
 588 0064 0493     		str	r3, [sp, #16]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 589              		.loc 1 254 5 is_stmt 1 view .LVU143
 590 0066 02A9     		add	r1, sp, #8
 591 0068 2046     		mov	r0, r4
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 17


 592 006a FFF7FEFF 		bl	HAL_GPIO_Init
 593              	.LVL29:
 594              		.loc 1 262 1 is_stmt 0 view .LVU144
 595 006e D2E7     		b	.L40
 596              	.L45:
 597              		.align	2
 598              	.L44:
 599 0070 00380140 		.word	1073821696
 600 0074 00080140 		.word	1073809408
 601              		.cfi_endproc
 602              	.LFE71:
 604              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 605              		.align	1
 606              		.global	HAL_UART_MspDeInit
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	HAL_UART_MspDeInit:
 612              	.LVL30:
 613              	.LFB72:
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c **** /**
 265:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 266:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 267:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 268:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 269:Core/Src/stm32f1xx_hal_msp.c **** */
 270:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 271:Core/Src/stm32f1xx_hal_msp.c **** {
 614              		.loc 1 271 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		.loc 1 271 1 is_stmt 0 view .LVU146
 619 0000 08B5     		push	{r3, lr}
 620              	.LCFI17:
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 3, -8
 623              		.cfi_offset 14, -4
 272:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 624              		.loc 1 272 3 is_stmt 1 view .LVU147
 625              		.loc 1 272 11 is_stmt 0 view .LVU148
 626 0002 0268     		ldr	r2, [r0]
 627              		.loc 1 272 5 view .LVU149
 628 0004 074B     		ldr	r3, .L50
 629 0006 9A42     		cmp	r2, r3
 630 0008 00D0     		beq	.L49
 631              	.LVL31:
 632              	.L46:
 273:Core/Src/stm32f1xx_hal_msp.c ****   {
 274:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 278:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 18


 281:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 282:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 283:Core/Src/stm32f1xx_hal_msp.c ****     */
 284:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 285:Core/Src/stm32f1xx_hal_msp.c **** 
 286:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 288:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 289:Core/Src/stm32f1xx_hal_msp.c ****   }
 290:Core/Src/stm32f1xx_hal_msp.c **** 
 291:Core/Src/stm32f1xx_hal_msp.c **** }
 633              		.loc 1 291 1 view .LVU150
 634 000a 08BD     		pop	{r3, pc}
 635              	.LVL32:
 636              	.L49:
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 637              		.loc 1 278 5 is_stmt 1 view .LVU151
 638 000c 064A     		ldr	r2, .L50+4
 639 000e 9369     		ldr	r3, [r2, #24]
 640 0010 23F48043 		bic	r3, r3, #16384
 641 0014 9361     		str	r3, [r2, #24]
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 642              		.loc 1 284 5 view .LVU152
 643 0016 4FF4C061 		mov	r1, #1536
 644 001a 0448     		ldr	r0, .L50+8
 645              	.LVL33:
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 646              		.loc 1 284 5 is_stmt 0 view .LVU153
 647 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 648              	.LVL34:
 649              		.loc 1 291 1 view .LVU154
 650 0020 F3E7     		b	.L46
 651              	.L51:
 652 0022 00BF     		.align	2
 653              	.L50:
 654 0024 00380140 		.word	1073821696
 655 0028 00100240 		.word	1073876992
 656 002c 00080140 		.word	1073809408
 657              		.cfi_endproc
 658              	.LFE72:
 660              		.text
 661              	.Letext0:
 662              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 663              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 664              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 665              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 666              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 667              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 668              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 669              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 670              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:91     .text.HAL_MspInit:0000003c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:97     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:103    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:221    .text.HAL_I2C_MspInit:00000068 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:229    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:235    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:280    .text.HAL_I2C_MspDeInit:00000030 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:287    .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:293    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:339    .text.HAL_TIM_PWM_MspInit:00000028 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:344    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:350    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:431    .text.HAL_TIM_MspPostInit:00000048 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:437    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:443    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:472    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:478    .text.HAL_UART_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:484    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:599    .text.HAL_UART_MspInit:00000070 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:605    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:611    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccFsGW2H.s:654    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
