// Seed: 2591015643
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  wire id_5;
  assign module_1.id_1 = 0;
  wire id_6 = id_6;
  id_7(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(1 - 1'h0)
  );
  always @(negedge id_4 == 1) begin : LABEL_0
    wait (id_3);
    disable id_8;
  end
  wire id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd88,
    parameter id_13 = 32'd38
) (
    input  tri0  id_0
    , id_10,
    input  wand  id_1,
    output wire  id_2
    , id_11,
    output wor   id_3,
    output wand  id_4,
    output tri   id_5,
    input  uwire id_6,
    input  wand  id_7,
    output tri   id_8
);
  defparam id_12.id_13 = 1;
  wire id_14 = id_14;
  module_0 modCall_1 (
      id_14,
      id_10
  );
endmodule
