
*** Running vivado
    with args -log LAB_5_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LAB_5_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LAB_5_top.tcl -notrace
Command: synth_design -top LAB_5_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 335.375 ; gain = 100.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB_5_top' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:24]
	Parameter startRepeatDelay bound to: 2000 - type: integer 
	Parameter repeatInterval bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'ButtonPulser' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:8' bound to instance 'channelPulser' of component 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:24]
	Parameter startRepeatDelay bound to: 2000 - type: integer 
	Parameter repeatInterval bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ButtonPulser' (1#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:24]
	Parameter startRepeatDelay bound to: 1000 - type: integer 
	Parameter repeatInterval bound to: 250 - type: integer 
INFO: [Synth 8-3491] module 'ButtonPulser' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:8' bound to instance 'upPulser' of component 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ButtonPulser__parameterized1' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:24]
	Parameter startRepeatDelay bound to: 1000 - type: integer 
	Parameter repeatInterval bound to: 250 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ButtonPulser__parameterized1' (1#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:24]
	Parameter startRepeatDelay bound to: 1000 - type: integer 
	Parameter repeatInterval bound to: 250 - type: integer 
INFO: [Synth 8-3491] module 'ButtonPulser' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:8' bound to instance 'downPulser' of component 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:142]
	Parameter outputFreq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ClockGen' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:8' bound to instance 'kiloClock' of component 'ClockGen' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:21]
	Parameter outputFreq bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (2#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:21]
INFO: [Synth 8-3491] module 'Register_8' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:34' bound to instance 'redRegister' of component 'Register_8' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Register_8' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Register_8' (3#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:41]
INFO: [Synth 8-3491] module 'Register_8' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:34' bound to instance 'greenRegister' of component 'Register_8' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:220]
INFO: [Synth 8-3491] module 'Register_8' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:34' bound to instance 'blueRegister' of component 'Register_8' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:229]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PWM_SysClockGen' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM_SystemClock.vhd:8' bound to instance 'PWM_clk' of component 'PWM_SysClockGen' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:238]
INFO: [Synth 8-638] synthesizing module 'PWM_SysClockGen' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM_SystemClock.vhd:20]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_SysClockGen' (4#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM_SystemClock.vhd:20]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM.vhd:14' bound to instance 'PWM_red' of component 'PWM' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:248]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM.vhd:24]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM' (5#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM.vhd:24]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM.vhd:14' bound to instance 'PWM_green' of component 'PWM' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:258]
	Parameter PWM_resolution bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/PWM.vhd:14' bound to instance 'PWM_blue' of component 'PWM' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:268]
INFO: [Synth 8-3491] module 'UpDownCounter' declared at 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/UpDownCounter.vhd:7' bound to instance 'brightnessCtrl' of component 'UpDownCounter' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:278]
INFO: [Synth 8-638] synthesizing module 'UpDownCounter' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/UpDownCounter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'UpDownCounter' (6#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/UpDownCounter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'LAB_5_top' (7#1) [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.547 ; gain = 155.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.547 ; gain = 155.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.547 ; gain = 155.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'PWM_output'. [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_sysclk'. [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LAB_5_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LAB_5_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 757.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pulser_state_reg' in module 'ButtonPulser'
INFO: [Synth 8-5546] ROM "allowRepeat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pulser_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pulser_state_reg' in module 'ButtonPulser__parameterized1'
INFO: [Synth 8-5546] ROM "allowRepeat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pulser_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tempClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'channelSelectorState_reg' in module 'LAB_5_top'
INFO: [Synth 8-5544] ROM "redLoad" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "greenLoad" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "redLoad" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led4_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channelSelectorState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               00
                 pressed |                               01 |                               01
                  repeat |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pulser_state_reg' using encoding 'sequential' in module 'ButtonPulser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               00
                 pressed |                               01 |                               01
                  repeat |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pulser_state_reg' using encoding 'sequential' in module 'ButtonPulser__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     red |                              001 |                               00
                   green |                              010 |                               01
                    blue |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'channelSelectorState_reg' using encoding 'one-hot' in module 'LAB_5_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LAB_5_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module ButtonPulser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module ButtonPulser__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module ClockGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Register_8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module PWM_SysClockGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module UpDownCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "channelPulser/allowRepeat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upPulser/allowRepeat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "downPulser/allowRepeat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kiloClock/tempClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PWM_clk/tempClk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 757.297 ; gain = 521.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 770.070 ; gain = 534.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[0]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[1]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[2]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[3]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[4]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'blueRegDataOut_reg[5]' (FDE) to 'blueRegDataOut_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blueRegDataOut_reg[6] )
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[0]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[1]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[2]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[3]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[4]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'greenRegDataOut_reg[5]' (FDE) to 'greenRegDataOut_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greenRegDataOut_reg[6] )
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[0]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[1]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[2]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[3]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[4]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'redRegDataOut_reg[5]' (FDE) to 'redRegDataOut_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redRegDataOut_reg[6] )
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[5]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[4]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[3]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[2]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[1]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegister/Q_reg[0]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[5]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[4]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[3]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[2]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[1]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegister/Q_reg[0]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[5]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[4]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[3]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[2]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[1]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegister/Q_reg[0]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[5]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[4]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[3]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[2]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[1]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (brightnessCtrl/tmpCtrlOutput_reg[0]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[5]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[4]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[3]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[2]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[1]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (tmpRegDataOut_reg[0]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (redRegDataOut_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (greenRegDataOut_reg[6]) is unused and will be removed from module LAB_5_top.
WARNING: [Synth 8-3332] Sequential element (blueRegDataOut_reg[6]) is unused and will be removed from module LAB_5_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net tmpRegDataOut[7] with 1st driver pin 'brightnessCtrl/tmpCtrlOutput_reg[7]/Q' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/UpDownCounter.vhd:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net tmpRegDataOut[7] with 2nd driver pin 'blueRegister/Q_reg[7]/Q' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net tmpRegDataOut[7] with 3rd driver pin 'greenRegister/Q_reg[7]/Q' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net tmpRegDataOut[7] with 4th driver pin 'redRegister/Q_reg[7]/Q' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/Register_8.vhd:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net tmpRegDataOut[7] with 5th driver pin 'tmpRegDataOut_reg[7]/Q' [C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.srcs/sources_1/new/LAB_5_top.vhd:218]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT1   |     6|
|4     |LUT2   |    29|
|5     |LUT3   |    33|
|6     |LUT4   |    18|
|7     |LUT5   |    56|
|8     |LUT6   |    61|
|9     |FDCE   |   113|
|10    |FDPE   |     6|
|11    |FDRE   |    12|
|12    |IBUF   |     5|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------------+------+
|      |Instance         |Module                         |Cells |
+------+-----------------+-------------------------------+------+
|1     |top              |                               |   359|
|2     |  PWM_blue       |PWM                            |     3|
|3     |  PWM_clk        |PWM_SysClockGen                |    33|
|4     |  PWM_green      |PWM_0                          |     3|
|5     |  PWM_red        |PWM_1                          |    35|
|6     |  blueRegister   |Register_8                     |     2|
|7     |  brightnessCtrl |UpDownCounter                  |     4|
|8     |  channelPulser  |ButtonPulser                   |    72|
|9     |  downPulser     |ButtonPulser__parameterized1   |    63|
|10    |  greenRegister  |Register_8_2                   |     2|
|11    |  kiloClock      |ClockGen                       |    44|
|12    |  redRegister    |Register_8_3                   |     2|
|13    |  upPulser       |ButtonPulser__parameterized1_4 |    65|
+------+-----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 5 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 772.496 ; gain = 170.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 772.496 ; gain = 537.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 40 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 772.730 ; gain = 550.469
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.runs/synth_1/LAB_5_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LAB_5_top_utilization_synth.rpt -pb LAB_5_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 772.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:01:07 2019...
