INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/Cordic_final/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_0/cordic_0_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_1/cordic_1_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/synchronisation/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/synchronisation/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.srcs/sources_1/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_0/cordic_0_stub.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_0
WARNING: [VRFC 10-1193] overwriting existing primary unit cordic_0 [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_0/cordic_0_stub.vhdl:15]
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/Cordic_final/Polar_to_rect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Polar_to_rect
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_1/cordic_1_stub.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_1
WARNING: [VRFC 10-1193] overwriting existing primary unit cordic_1 [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.ip_user_files/ip/cordic_1/cordic_1_stub.vhdl:15]
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/Cordic_final/Rect_to_polar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rect_to_polar
