// Seed: 1280721152
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    output wand id_8
);
  wor id_10 = 1 / id_6;
  id_11 :
  assert property (@(posedge id_2) id_4)
  else $display(1);
  tri  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  =  id_28  ==  1 'b0 ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_1,
      id_4
  );
endmodule
