//-----------------------------------------------
// Space Cubics SC-OBC-A1 FPGA
//  Testcase: Check System Register
//-----------------------------------------------
// Copyright © 2022 Space Cubics, LLC.
//-----------------------------------------------

`timescale 1ps/1ps

module tb_top;

parameter TB_CFG_MEM1_ENABLE = 0;
parameter TB_CFG_MEM2_ENABLE = 0;
parameter TB_DATA_MEM1_ENABLE = 0;
parameter TB_DATA_MEM2_ENABLE = 0;
parameter TB_FRAM1_ENABLE = 0;
parameter TB_FRAM2_ENABLE = 0;

`include "tb_top_main.vh"
`include "sc_verification_task_pkg.vh"
`include "sc_obc_a1_fpga_task.vh"
`include "scvip_ahb_master_pkg.vh"
`include "dut_register_map.vh"

assign testcase_name = "Check System Register";
initial begin
  timeout_ms = 100;
  @ (posedge SYS_RSTB);

  //--------------------------------------------------
  label    = "Boot System";
  simcount = 0;
  //--------------------------------------------------
  @ (posedge CMC_REQ);
  @ (posedge CMC_ACK);
  @ (posedge PLLLOCK);
  @ (negedge CMC_REQ);
  @ (negedge CMC_ACK);
  display_text("SC-OBC-CORE System Bootup Done", 1, 1);

  //--------------------------------------------------
  label    = "Check System Register: CFGMEMCTL";
  simcount = 1;
  //--------------------------------------------------
  display_subcount_text(1, "Check CFGITCMEN Initial Value", 1);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .expdata(1<<`SYSREG_ITCMEN), .check(1));

  display_subcount_text(2, "Change CFGITCMEN: 1'b0", 1);
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .data(0<<`SYSREG_ITCMEN));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .expdata(1<<`SYSREG_ITCMEN), .check(1));
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .data(16'h5A5A<<`SYSREG_CFGMEMCTLPKC |
                                                                             0<<`SYSREG_ITCMEN));
  @ (posedge SYS_RSTB);
  repeat (100) @(posedge SYS_CLK);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .expdata(0<<`SYSREG_ITCMEN), .check(1));

  display_subcount_text(3, "Change CFGITCMEN: 1'b1", 1);
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .data(0<<`SYSREG_ITCMEN));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .expdata(0<<`SYSREG_ITCMEN), .check(1));
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .data(16'h5A5A<<`SYSREG_CFGMEMCTLPKC |
                                                                             1<<`SYSREG_ITCMEN));
  @ (posedge SYS_RSTB);
  repeat (100) @(posedge SYS_CLK);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_CFGMEMCTL), .expdata(1<<`SYSREG_ITCMEN), .check(1));


  repeat (10) @(posedge SYS_CLK);
  //--------------------------------------------------
  label    = "Check System Register: SYSCLKCTL";
  simcount = 2;
  //--------------------------------------------------
  @(posedge SYS_CLK);
  display_subcount_text(1, "Check CLKMODE Initial Value", 1);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SYSCLKCTL), .expdata(2'b10<<`SYSREG_CLKMODE), .check(1));
  repeat (100) @(posedge SYS_CLK);

  display_subcount_text(2, "Change CLKMODE: 2'b01", 1);
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SYSCLKCTL), .data(2'b01<<`SYSREG_CLKMODE));
  repeat (100) @(posedge SYS_CLK);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SYSCLKCTL), .expdata(2'b01<<`SYSREG_CLKMODE), .check(1));

  display_subcount_text(3, "Change CLKMODE: 2'b00", 1);
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SYSCLKCTL), .data(2'b00<<`SYSREG_CLKMODE));
  @ (negedge PLLLOCK);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SYSCLKCTL), .expdata(2'b00<<`SYSREG_CLKMODE), .check(1));

  repeat (10) @(posedge SYS_CLK);
  //--------------------------------------------------
  label    = "Check System Register: SPAD1-SPAD4";
  simcount = 3;
  //--------------------------------------------------
  @(posedge SYS_CLK);
  display_subcount_text(1, "Check SPAD1-SPAD4 Initial Value", 1);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD1), .expdata(32'h0000_0000), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD2), .expdata(32'h0000_0000), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD3), .expdata(32'h0000_0000), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD4), .expdata(32'h0000_0000), .check(1));

  display_subcount_text(2, "Change SPAD1-SPAD4", 1);
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD1), .data(32'h0302_0100));
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD2), .data(32'h0706_0504));
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD3), .data(32'h0B0A_0908));
  write_transaction(.master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD4), .data(32'h0F0E_0D0C));
  repeat (10) @(posedge SYS_CLK);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD1), .expdata(32'h0302_0100), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD2), .expdata(32'h0706_0504), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD3), .expdata(32'h0B0A_0908), .check(1));
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_SPAD4), .expdata(32'h0F0E_0D0C), .check(1));

  repeat (10) @(posedge SYS_CLK);
  //--------------------------------------------------
  label    = "Check System Register: VERSION";
  simcount = 3;
  //--------------------------------------------------
  display_subcount_text(1, "Check Version Initial Value", 1);
  read_transaction( .master(2), .addr(`SYSREG_BASE+`SYSREG_VER), .expdata(32'h0001_0001), .check(1));

  repeat (100) @ (posedge SYS_CLK);
  simfinish(0);
end

endmodule
