<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab05_dwe.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SevenSegment.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SevenSegment.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="countertest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="countertest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="countertest.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="countertest.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="countertest.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="countertest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="countertest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="countertest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="countertest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="countertest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="countertest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="countertest_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="countertest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="debouncer.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debouncer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="debouncer_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dwe.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dwe2.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dwe3.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dwe4.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dwe5.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="slowClk.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="slowClk.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444079925" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444079925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444079930" xil_pn:in_ck="3931053522336106001" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444079925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SevenSegment.v"/>
      <outfile xil_pn:name="countertester.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="slowClk.v"/>
    </transform>
    <transform xil_pn:end_ts="1444079930" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5751779718166878736" xil_pn:start_ts="1444079930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444080919" xil_pn:in_ck="-928547783221998486" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-536120895186710072" xil_pn:start_ts="1444080917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="dwe.vf"/>
      <outfile xil_pn:name="dwe2.vf"/>
      <outfile xil_pn:name="dwe3.vf"/>
      <outfile xil_pn:name="dwe4.vf"/>
      <outfile xil_pn:name="dwe5.vf"/>
    </transform>
    <transform xil_pn:end_ts="1444079931" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8844128704298869994" xil_pn:start_ts="1444079931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444080914" xil_pn:in_ck="-1613817093464157391" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444080914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SevenSegment.v"/>
      <outfile xil_pn:name="countertester.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="dwe.vf"/>
      <outfile xil_pn:name="dwe2.vf"/>
      <outfile xil_pn:name="dwe3.vf"/>
      <outfile xil_pn:name="dwe4.vf"/>
      <outfile xil_pn:name="dwe5.vf"/>
      <outfile xil_pn:name="slowClk.v"/>
    </transform>
    <transform xil_pn:end_ts="1444080922" xil_pn:in_ck="-1613817093464157391" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4823239415713052931" xil_pn:start_ts="1444080919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="countertest_beh.prj"/>
      <outfile xil_pn:name="countertest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444080922" xil_pn:in_ck="1676867888150326197" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2286070771964538374" xil_pn:start_ts="1444080922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="countertest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1444072710" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444072710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444072718" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5830255872182946014" xil_pn:start_ts="1444072718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
