{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662207752606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662207752619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 09:22:32 2022 " "Processing started: Sat Sep 03 09:22:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662207752619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662207752619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off properties -c properties " "Command: quartus_map --read_settings_files=on --write_settings_files=off properties -c properties" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662207752619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1662207752927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "properties.vhd 2 1 " "Found 2 design units, including 1 entities, in source file properties.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 properties-top " "Found design unit 1: properties-top" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662207753272 ""} { "Info" "ISGN_ENTITY_NAME" "1 properties " "Found entity 1: properties" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662207753272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662207753272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "properties " "Elaborating entity \"properties\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662207753305 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c11 properties.vhd(18) " "VHDL Signal Declaration warning at properties.vhd(18): used implicit default value for signal \"c11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753307 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c12 properties.vhd(19) " "VHDL Signal Declaration warning at properties.vhd(19): used implicit default value for signal \"c12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753307 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c21 properties.vhd(21) " "VHDL Signal Declaration warning at properties.vhd(21): used implicit default value for signal \"c21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c22 properties.vhd(22) " "VHDL Signal Declaration warning at properties.vhd(22): used implicit default value for signal \"c22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a11 properties.vhd(26) " "VHDL Signal Declaration warning at properties.vhd(26): used implicit default value for signal \"a11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a12 properties.vhd(27) " "VHDL Signal Declaration warning at properties.vhd(27): used implicit default value for signal \"a12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a21 properties.vhd(29) " "VHDL Signal Declaration warning at properties.vhd(29): used implicit default value for signal \"a21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a22 properties.vhd(30) " "VHDL Signal Declaration warning at properties.vhd(30): used implicit default value for signal \"a22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d11 properties.vhd(34) " "VHDL Signal Declaration warning at properties.vhd(34): used implicit default value for signal \"d11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d12 properties.vhd(35) " "VHDL Signal Declaration warning at properties.vhd(35): used implicit default value for signal \"d12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d21 properties.vhd(37) " "VHDL Signal Declaration warning at properties.vhd(37): used implicit default value for signal \"d21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d22 properties.vhd(38) " "VHDL Signal Declaration warning at properties.vhd(38): used implicit default value for signal \"d22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m11 properties.vhd(42) " "VHDL Signal Declaration warning at properties.vhd(42): used implicit default value for signal \"m11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753308 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m12 properties.vhd(43) " "VHDL Signal Declaration warning at properties.vhd(43): used implicit default value for signal \"m12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753309 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m21 properties.vhd(45) " "VHDL Signal Declaration warning at properties.vhd(45): used implicit default value for signal \"m21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753309 "|properties"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m22 properties.vhd(46) " "VHDL Signal Declaration warning at properties.vhd(46): used implicit default value for signal \"m22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1662207753309 "|properties"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c11 GND " "Pin \"c11\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|c11"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c21 GND " "Pin \"c21\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|c21"} { "Warning" "WMLS_MLS_STUCK_PIN" "c22 GND " "Pin \"c22\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|c22"} { "Warning" "WMLS_MLS_STUCK_PIN" "a11 GND " "Pin \"a11\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|a11"} { "Warning" "WMLS_MLS_STUCK_PIN" "a12 GND " "Pin \"a12\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|a12"} { "Warning" "WMLS_MLS_STUCK_PIN" "a21 GND " "Pin \"a21\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|a21"} { "Warning" "WMLS_MLS_STUCK_PIN" "a22 GND " "Pin \"a22\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|a22"} { "Warning" "WMLS_MLS_STUCK_PIN" "d11 GND " "Pin \"d11\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|d11"} { "Warning" "WMLS_MLS_STUCK_PIN" "d12 GND " "Pin \"d12\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|d12"} { "Warning" "WMLS_MLS_STUCK_PIN" "d21 GND " "Pin \"d21\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|d21"} { "Warning" "WMLS_MLS_STUCK_PIN" "d22 GND " "Pin \"d22\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|d22"} { "Warning" "WMLS_MLS_STUCK_PIN" "m11 GND " "Pin \"m11\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|m11"} { "Warning" "WMLS_MLS_STUCK_PIN" "m12 GND " "Pin \"m12\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|m12"} { "Warning" "WMLS_MLS_STUCK_PIN" "m21 GND " "Pin \"m21\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|m21"} { "Warning" "WMLS_MLS_STUCK_PIN" "m22 GND " "Pin \"m22\" is stuck at GND" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662207753725 "|properties|m22"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1662207753725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662207753911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662207753911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "No output dependent on input pin \"b\"" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662207753970 "|properties|b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "No output dependent on input pin \"c\"" {  } { { "properties.vhd" "" { Text "C:/Users/rapha/Documents/Dev/ufrn/labs_cd/lab1/q3_properties/properties.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662207753970 "|properties|c"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1662207753970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662207753971 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662207753971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662207753971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662207754005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 09:22:34 2022 " "Processing ended: Sat Sep 03 09:22:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662207754005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662207754005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662207754005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662207754005 ""}
