module wideexpr_00007(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s4;
  assign y1 = 2'sb01;
  assign y2 = ({3'sb001,s7,($signed(5'sb11110))^((ctrl[0]?$signed((^(s7))==({2'sb01,+((3'b001)<<<(s7))})):(ctrl[1]?$signed({($signed(s4))-((s4)&(u1))}):+($unsigned({{1{s0}},(ctrl[7]?1'sb0:1'sb0),5'sb10111,+(s3)}))))),s0})-(((ctrl[2]?($signed(2'sb11))!=(6'sb000111):s3))&({3{s6}}));
  assign y3 = +(s2);
  assign y4 = (ctrl[5]?(($signed(!((ctrl[4]?3'sb111:(ctrl[7]?((s7)-(5'sb00100))|(-(2'sb01)):-($signed(4'sb0011)))))))^(2'sb10))>>(s6):s5);
  assign y5 = 1'b1;
  assign y6 = s7;
  assign y7 = {3{+((((4'sb0111)^~(s7))^~(s7))==(((4'sb1111)<<(3'b000))>>>((s0)-(6'sb111010))))}};
endmodule
