{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 21:14:47 2010 " "Info: Processing started: Sun Sep 19 21:14:47 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_0_7 -c led_0_7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off led_0_7 -c led_0_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.vhd " "Warning: Can't analyze file -- file G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_0_7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_0_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_0_7 " "Info: Found entity 1: led_0_7" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_0_7 " "Info: Elaborating entity \"led_0_7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 led_0_7.v(27) " "Warning (10230): Verilog HDL assignment warning at led_0_7.v(27): truncated value with size 32 to match size of target (16)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_0_7.v(82) " "Warning (10270): Verilog HDL Case Statement warning at led_0_7.v(82): incomplete case statement has no default case item" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_0_7.v(82) " "Info (10264): Verilog HDL Case Statement information at led_0_7.v(82): all case item expressions in this case statement are onehot" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout led_0_7.v(79) " "Warning (10240): Verilog HDL Always Construct warning at led_0_7.v(79): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[0\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[1\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[2\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[3\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[4\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[5\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[6\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] led_0_7.v(79) " "Info (10041): Inferred latch for \"dataout\[7\]\" at led_0_7.v(79)" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[1\]\$latch " "Warning: LATCH primitive \"dataout\[1\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[2\]\$latch " "Warning: LATCH primitive \"dataout\[2\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[3\]\$latch " "Warning: LATCH primitive \"dataout\[3\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[4\]\$latch " "Warning: LATCH primitive \"dataout\[4\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[5\]\$latch " "Warning: LATCH primitive \"dataout\[5\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataout\[6\]\$latch " "Warning: LATCH primitive \"dataout\[6\]\$latch\" is permanently enabled" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[0\] VCC " "Warning (13410): Pin \"dataout\[0\]\" is stuck at VCC" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[7\] VCC " "Warning (13410): Pin \"dataout\[7\]\" is stuck at VCC" {  } { { "led_0_7.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/点阵显示数字6/led_0_7.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 21:14:48 2010 " "Info: Processing ended: Sun Sep 19 21:14:48 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
