{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517238654515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517238654515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 16:10:54 2018 " "Processing started: Mon Jan 29 16:10:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517238654515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238654515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238654515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517238654939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "studentdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file studentdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/StudentDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "abs.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/abs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file edgedetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/edgeDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factstm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file factstm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Found entity 1: factSTM" {  } { { "factSTM.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/factSTM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238663664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238663664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664075 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664078 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_acomp_envshape.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_acomp_envshape.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Found entity 1: wb_aComp_envShape" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/wb_aComp_envShape.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "mux_21.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_filtSTM.sv(15) " "Verilog HDL information at fsm_filtSTM.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "fsm_filtSTM.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/fsm_filtSTM.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1517238664088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_filtstm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_filtstm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_filtSTM " "Found entity 1: fsm_filtSTM" {  } { { "fsm_filtSTM.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/fsm_filtSTM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517238664089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664089 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "counter fsm_filtSTM.sv(30) " "Verilog HDL error at fsm_filtSTM.sv(30): object \"counter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_filtSTM.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/fsm_filtSTM.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1517238664090 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "counter2 fsm_filtSTM.sv(31) " "Verilog HDL error at fsm_filtSTM.sv(31): object \"counter2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_filtSTM.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab3/fsm_filtSTM.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1517238664090 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517238664333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 16:11:04 2018 " "Processing ended: Mon Jan 29 16:11:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517238664333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517238664333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517238664333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517238664977 ""}
