	component board_irq_ctrl_0 is
		port (
			IrqRead_i         : in  std_logic                     := 'X';             -- read
			IrqReadData_o     : out std_logic_vector(31 downto 0);                    -- readdata
			MaskWrite_i       : in  std_logic                     := 'X';             -- write
			MaskWritedata_i   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			MaskByteenable_i  : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			MaskRead_i        : in  std_logic                     := 'X';             -- read
			MaskReaddata_o    : out std_logic_vector(31 downto 0);                    -- readdata
			MaskWaitrequest_o : out std_logic;                                        -- waitrequest
			Clk_i             : in  std_logic                     := 'X';             -- clk
			Rstn_i            : in  std_logic                     := 'X';             -- reset_n
			Irq_i             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- irq
			Irq_o             : out std_logic                                         -- irq
		);
	end component board_irq_ctrl_0;

