| units: 100 tech: scmos format: MIT
n inputCombLogic2_0/and3gate_2/a_n83_47# GND inputCombLogic2_0/and3gate_2/out 2 4 1011 -22
p inputCombLogic2_0/and3gate_2/a_n83_47# Vdd inputCombLogic2_0/and3gate_2/out 2 8 1025 -22
n inputCombLogic2_0/An inputCombLogic2_0/and3gate_2/a_n81_25# inputCombLogic2_0/and3gate_2/a_n83_47# 2 4 1011 -38
p inputCombLogic2_0/An Vdd inputCombLogic2_0/and3gate_2/a_n83_47# 2 4 1028 -38
n inputCombLogic2_0/Bn inputCombLogic2_0/and3gate_2/a_n81_17# inputCombLogic2_0/and3gate_2/a_n81_25# 2 4 1011 -46
p inputCombLogic2_0/Bn inputCombLogic2_0/and3gate_2/a_n83_47# Vdd 2 4 1028 -46
n inputCombLogic2_0/Startn GND inputCombLogic2_0/and3gate_2/a_n81_17# 2 4 1011 -54
p inputCombLogic2_0/Startn Vdd inputCombLogic2_0/and3gate_2/a_n83_47# 2 4 1028 -54
n inputCombLogic2_0/and3gate_1/a_n83_47# GND inputCombLogic2_0/and3gate_1/out 2 4 1011 28
p inputCombLogic2_0/and3gate_1/a_n83_47# Vdd inputCombLogic2_0/and3gate_1/out 2 8 1025 28
n inputCombLogic2_0/A inputCombLogic2_0/and3gate_1/a_n81_25# inputCombLogic2_0/and3gate_1/a_n83_47# 2 4 1011 12
p inputCombLogic2_0/A Vdd inputCombLogic2_0/and3gate_1/a_n83_47# 2 4 1028 12
n inputCombLogic2_0/B inputCombLogic2_0/and3gate_1/a_n81_17# inputCombLogic2_0/and3gate_1/a_n81_25# 2 4 1011 4
p inputCombLogic2_0/B inputCombLogic2_0/and3gate_1/a_n83_47# Vdd 2 4 1028 4
n inputCombLogic2_0/Signn GND inputCombLogic2_0/and3gate_1/a_n81_17# 2 4 1011 -4
p inputCombLogic2_0/Signn Vdd inputCombLogic2_0/and3gate_1/a_n83_47# 2 4 1028 -4
n inputCombLogic2_0/andgate_0/a_n88_39# GND inputCombLogic2_0/Bout 2 4 944 -1
p inputCombLogic2_0/andgate_0/a_n88_39# Vdd inputCombLogic2_0/Bout 2 8 958 -1
n inputCombLogic2_0/andgate_0/A inputCombLogic2_0/andgate_0/a_n86_17# inputCombLogic2_0/andgate_0/a_n88_39# 2 4 944 15
p inputCombLogic2_0/andgate_0/A inputCombLogic2_0/andgate_0/a_n88_39# Vdd 2 4 961 15
n inputCombLogic2_0/andgate_0/B GND inputCombLogic2_0/andgate_0/a_n86_17# 2 4 944 23
p inputCombLogic2_0/andgate_0/B Vdd inputCombLogic2_0/andgate_0/a_n88_39# 2 4 961 23
n inputCombLogic2_0/and3gate_0/a_n83_47# GND inputCombLogic2_0/and3gate_0/out 2 4 1011 78
p inputCombLogic2_0/and3gate_0/a_n83_47# Vdd inputCombLogic2_0/and3gate_0/out 2 8 1025 78
n inputCombLogic2_0/Startn inputCombLogic2_0/and3gate_0/a_n81_25# inputCombLogic2_0/and3gate_0/a_n83_47# 2 4 1011 62
p inputCombLogic2_0/Startn Vdd inputCombLogic2_0/and3gate_0/a_n83_47# 2 4 1028 62
n inputCombLogic2_0/Bn inputCombLogic2_0/and3gate_0/a_n81_17# inputCombLogic2_0/and3gate_0/a_n81_25# 2 4 1011 54
p inputCombLogic2_0/Bn inputCombLogic2_0/and3gate_0/a_n83_47# Vdd 2 4 1028 54
n inputCombLogic2_0/An GND inputCombLogic2_0/and3gate_0/a_n81_17# 2 4 1011 46
p inputCombLogic2_0/An Vdd inputCombLogic2_0/and3gate_0/a_n83_47# 2 4 1028 46
n inputCombLogic2_0/andgate_1/a_n88_39# GND inputCombLogic2_0/Aout 2 4 944 53
p inputCombLogic2_0/andgate_1/a_n88_39# Vdd inputCombLogic2_0/Aout 2 8 958 53
n inputCombLogic2_0/andgate_1/A inputCombLogic2_0/andgate_1/a_n86_17# inputCombLogic2_0/andgate_1/a_n88_39# 2 4 944 69
p inputCombLogic2_0/andgate_1/A inputCombLogic2_0/andgate_1/a_n88_39# Vdd 2 4 961 69
n inputCombLogic2_0/andgate_1/B GND inputCombLogic2_0/andgate_1/a_n86_17# 2 4 944 77
p inputCombLogic2_0/andgate_1/B Vdd inputCombLogic2_0/andgate_1/a_n88_39# 2 4 961 77
n inputCombLogic2_0/and3gate_3/a_n83_47# GND inputCombLogic2_0/and3gate_3/out 2 4 1011 128
p inputCombLogic2_0/and3gate_3/a_n83_47# Vdd inputCombLogic2_0/and3gate_3/out 2 8 1025 128
n inputCombLogic2_0/A inputCombLogic2_0/and3gate_3/a_n81_25# inputCombLogic2_0/and3gate_3/a_n83_47# 2 4 1011 112
p inputCombLogic2_0/A Vdd inputCombLogic2_0/and3gate_3/a_n83_47# 2 4 1028 112
n inputCombLogic2_0/B inputCombLogic2_0/and3gate_3/a_n81_17# inputCombLogic2_0/and3gate_3/a_n81_25# 2 4 1011 104
p inputCombLogic2_0/B inputCombLogic2_0/and3gate_3/a_n83_47# Vdd 2 4 1028 104
n GND GND inputCombLogic2_0/and3gate_3/a_n81_17# 2 4 1011 96
p GND Vdd inputCombLogic2_0/and3gate_3/a_n83_47# 2 4 1028 96
p clk inputCombLogic2_0/Aout inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# 2 4 844 74
p reset Vdd inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# 2 4 891 79
n reset GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# 2 4 905 79
n clkn inputCombLogic2_0/Aout inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# 2 4 852 60
n clk inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# 2 4 844 46
p inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# Vdd 2 4 891 63
n inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n43_n83# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 2 4 905 63
n inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n43_n83# 2 4 905 59
p inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# Vdd inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 2 4 891 55
p clkn inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# 2 4 852 32
p inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# Vdd inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# 2 4 891 33
n inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# 2 4 905 33
p clk inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# 2 4 844 18
n clkn inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# 2 4 852 4
p inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# Vdd 2 4 891 11
n inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n42_n135# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# 2 4 906 11
n inputCombLogic2_0/A GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n42_n135# 2 4 906 7
n clk inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 2 4 844 -10
p inputCombLogic2_0/A Vdd inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# 2 4 891 3
p inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# Vdd inputCombLogic2_0/A 2 4 891 -13
n inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# GND inputCombLogic2_0/A 2 4 905 -13
p clkn inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 2 4 852 -24
p clk inputCombLogic2_0/Bout inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# 2 4 753 74
p reset Vdd inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# 2 4 800 79
n reset GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# 2 4 814 79
n clkn inputCombLogic2_0/Bout inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# 2 4 761 60
n clk inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# 2 4 753 46
p inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# Vdd 2 4 800 63
n inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n43_n83# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 2 4 814 63
n inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n43_n83# 2 4 814 59
p inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# Vdd inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 2 4 800 55
p clkn inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# 2 4 761 32
p inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# Vdd inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# 2 4 800 33
n inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# 2 4 814 33
p clk inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# 2 4 753 18
n clkn inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# 2 4 761 4
p inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# Vdd 2 4 800 11
n inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n42_n135# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# 2 4 815 11
n inputCombLogic2_0/B GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n42_n135# 2 4 815 7
n clk inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 2 4 753 -10
p inputCombLogic2_0/B Vdd inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# 2 4 800 3
p inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# Vdd inputCombLogic2_0/B 2 4 800 -13
n inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# GND inputCombLogic2_0/B 2 4 814 -13
p clkn inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 2 4 761 -24
n inputCombLogic2_0/controller_part2_0/a_n83_39# GND andgate_0/B 2 4 665 138
p inputCombLogic2_0/controller_part2_0/a_n83_39# Vdd andgate_0/B 2 8 679 138
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_23# Vdd 2 4 698 138
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_23# GND 2 4 712 138
n inputCombLogic2_0/controller_part2_0/a_n89_23# inputCombLogic2_0/controller_part2_0/a_n81_17# inputCombLogic2_0/controller_part2_0/a_n83_39# 2 4 665 122
p inputCombLogic2_0/controller_part2_0/a_n89_23# inputCombLogic2_0/controller_part2_0/a_n83_39# Vdd 2 4 682 122
p inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_15# Vdd 2 4 698 118
n inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_15# GND 2 4 712 118
n inputCombLogic2_0/controller_part2_0/a_n89_15# GND inputCombLogic2_0/controller_part2_0/a_n81_17# 2 4 665 114
p inputCombLogic2_0/controller_part2_0/a_n89_15# Vdd inputCombLogic2_0/controller_part2_0/a_n83_39# 2 4 682 114
n inputCombLogic2_0/controller_part2_0/a_n83_n1# GND inputCombLogic2_0/add 2 4 665 98
p inputCombLogic2_0/controller_part2_0/a_n83_n1# Vdd inputCombLogic2_0/add 2 8 679 98
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_n17# Vdd 2 4 698 98
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_n17# GND 2 4 712 98
n inputCombLogic2_0/controller_part2_0/a_n89_n17# inputCombLogic2_0/controller_part2_0/a_n81_n23# inputCombLogic2_0/controller_part2_0/a_n83_n1# 2 4 665 82
p inputCombLogic2_0/controller_part2_0/a_n89_n17# inputCombLogic2_0/controller_part2_0/a_n83_n1# Vdd 2 4 682 82
n inputCombLogic2_0/B GND inputCombLogic2_0/controller_part2_0/a_n81_n23# 2 4 665 74
p inputCombLogic2_0/B Vdd inputCombLogic2_0/controller_part2_0/a_n83_n1# 2 4 682 74
p inputCombLogic2_0/controller_part2_0/a_n113_n41# inputCombLogic2_0/s1 Vdd 2 4 635 58
n inputCombLogic2_0/controller_part2_0/a_n113_n41# inputCombLogic2_0/s1 GND 2 4 650 58
n inputCombLogic2_0/controller_part2_0/a_n83_n41# GND inputCombLogic2_0/controller_part2_0/a_n113_n41# 2 4 665 58
p inputCombLogic2_0/controller_part2_0/a_n83_n41# Vdd inputCombLogic2_0/controller_part2_0/a_n113_n41# 2 8 679 58
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_n57# Vdd 2 4 698 58
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n89_n57# GND 2 4 712 58
n inputCombLogic2_0/controller_part2_0/a_n89_n57# inputCombLogic2_0/controller_part2_0/a_n81_n63# inputCombLogic2_0/controller_part2_0/a_n83_n41# 2 4 665 42
p inputCombLogic2_0/controller_part2_0/a_n89_n57# inputCombLogic2_0/controller_part2_0/a_n83_n41# Vdd 2 4 682 42
p inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n65# Vdd 2 4 698 38
n inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n65# GND 2 4 712 38
n inputCombLogic2_0/controller_part2_0/a_n89_n65# GND inputCombLogic2_0/controller_part2_0/a_n81_n63# 2 4 665 34
p inputCombLogic2_0/controller_part2_0/a_n89_n65# Vdd inputCombLogic2_0/controller_part2_0/a_n83_n41# 2 4 682 34
p inputCombLogic2_0/controller_part2_0/a_n113_n81# inputCombLogic2_0/sel0 Vdd 2 4 635 18
n inputCombLogic2_0/controller_part2_0/a_n113_n81# inputCombLogic2_0/sel0 GND 2 4 650 18
n inputCombLogic2_0/controller_part2_0/a_n83_n81# GND inputCombLogic2_0/controller_part2_0/a_n113_n81# 2 4 665 18
p inputCombLogic2_0/controller_part2_0/a_n83_n81# Vdd inputCombLogic2_0/controller_part2_0/a_n113_n81# 2 8 679 18
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n81_n103# inputCombLogic2_0/controller_part2_0/a_n83_n81# 2 4 665 2
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n83_n81# Vdd 2 4 682 2
p inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n105# Vdd 2 4 698 -2
n inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n105# GND 2 4 712 -2
n inputCombLogic2_0/controller_part2_0/a_n89_n105# GND inputCombLogic2_0/controller_part2_0/a_n81_n103# 2 4 665 -6
p inputCombLogic2_0/controller_part2_0/a_n89_n105# Vdd inputCombLogic2_0/controller_part2_0/a_n83_n81# 2 4 682 -6
p inputCombLogic2_0/controller_part2_0/a_n113_n121# inputCombLogic2_0/shift Vdd 2 4 635 -22
n inputCombLogic2_0/controller_part2_0/a_n113_n121# inputCombLogic2_0/shift GND 2 4 650 -22
n inputCombLogic2_0/controller_part2_0/a_n83_n121# GND inputCombLogic2_0/controller_part2_0/a_n113_n121# 2 4 665 -22
p inputCombLogic2_0/controller_part2_0/a_n83_n121# Vdd inputCombLogic2_0/controller_part2_0/a_n113_n121# 2 8 679 -22
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n81_n143# inputCombLogic2_0/controller_part2_0/a_n83_n121# 2 4 665 -38
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n83_n121# Vdd 2 4 682 -38
n inputCombLogic2_0/B GND inputCombLogic2_0/controller_part2_0/a_n81_n143# 2 4 665 -46
p inputCombLogic2_0/B Vdd inputCombLogic2_0/controller_part2_0/a_n83_n121# 2 4 682 -46
n inputCombLogic2_0/controller_part2_0/a_n83_n161# GND inputCombLogic2_0/inbit 2 4 665 -62
p inputCombLogic2_0/controller_part2_0/a_n83_n161# Vdd inputCombLogic2_0/inbit 2 8 679 -62
n inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n81_n183# inputCombLogic2_0/controller_part2_0/a_n83_n161# 2 4 665 -78
p inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/a_n83_n161# Vdd 2 4 682 -78
p inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n185# Vdd 2 4 698 -82
n inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/a_n89_n185# GND 2 4 712 -82
n inputCombLogic2_0/controller_part2_0/a_n89_n185# GND inputCombLogic2_0/controller_part2_0/a_n81_n183# 2 4 665 -86
p inputCombLogic2_0/controller_part2_0/a_n89_n185# Vdd inputCombLogic2_0/controller_part2_0/a_n83_n161# 2 4 682 -86
p inputCombLogic2_0/and3gate_3/out inputCombLogic2_0/andgate_1/B Vdd 2 8 977 80
n inputCombLogic2_0/and3gate_3/out inputCombLogic2_0/andgate_1/B GND 2 4 995 80
p inputCombLogic2_0/and3gate_0/out Vdd inputCombLogic2_0/andgate_1/A 2 8 977 53
n inputCombLogic2_0/and3gate_0/out GND inputCombLogic2_0/andgate_1/A 2 4 995 53
p inputCombLogic2_0/and3gate_1/out inputCombLogic2_0/andgate_0/B Vdd 2 8 977 26
n inputCombLogic2_0/and3gate_1/out inputCombLogic2_0/andgate_0/B GND 2 4 995 26
p inputCombLogic2_0/and3gate_2/out Vdd inputCombLogic2_0/andgate_0/A 2 8 977 -1
n inputCombLogic2_0/and3gate_2/out GND inputCombLogic2_0/andgate_0/A 2 4 995 -1
p inputCombLogic2_0/A inputCombLogic2_0/An Vdd 2 8 976 -24
n inputCombLogic2_0/A inputCombLogic2_0/An GND 2 4 994 -24
p inputCombLogic2_0/B inputCombLogic2_0/Bn Vdd 2 8 976 -42
n inputCombLogic2_0/B inputCombLogic2_0/Bn GND 2 4 994 -42
n andgate_0/a_n88_39# GND andgate_0/out 2 4 562 185
p andgate_0/a_n88_39# Vdd andgate_0/out 2 8 576 185
n clk andgate_0/a_n86_17# andgate_0/a_n88_39# 2 4 562 169
p clk andgate_0/a_n88_39# Vdd 2 4 579 169
n andgate_0/B GND andgate_0/a_n86_17# 2 4 562 161
p andgate_0/B Vdd andgate_0/a_n88_39# 2 4 579 161
n a_562_n138# dp8_0/lowbit_7/shift1_0/a_21_n179# dp8_0/lowbit_7/m1_n22_n271# 2 4 361 -129
n dp8_0/lowbit_7/shift1_0/a_21_n179# GND dp8_0/lowbit_7/shift1_0/a_67_n189# 2 4 405 -131
n dp8_0/lowbit_7/shift1_0/a_67_n189# GND quotient_0 2 4 425 -131
n inputCombLogic2_0/shift inputCombLogic2_0/inbit dp8_0/lowbit_7/shift1_0/a_21_n179# 2 4 361 -137
p dp8_0/lowbit_7/shift1_0/a_21_n179# Vdd dp8_0/lowbit_7/shift1_0/a_67_n189# 2 4 405 -145
p dp8_0/lowbit_7/shift1_0/a_67_n189# Vdd quotient_0 2 4 425 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_0 dp8_0/lowbit_7/mux1_0/a_n90_n12# 2 4 366 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_7/mux1_0/a_n90_n12# dividendin_0 2 4 374 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_0 quotient_0 2 4 438 -71
p inputCombLogic2_0/s1 quotient_0 quotient_0 2 4 446 -71
p dp8_0/lowbit_7/mux1_0/a_n90_n12# dp8_0/lowbit_7/mux1_0/a_n65_5# dp8_0/lowbit_7/mux1_0/Vdd 2 9 393 -73
p dp8_0/lowbit_7/mux1_0/a_n65_5# quotient_0 dp8_0/lowbit_7/mux1_0/Vdd 2 9 409 -73
n inputCombLogic2_0/sel0 quotient_0 dp8_0/lowbit_7/mux1_0/a_n90_n12# 2 4 366 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_7/mux1_0/a_n90_n12# dividendin_0 2 4 374 -93
n inputCombLogic2_0/s1 quotient_0 quotient_0 2 4 438 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_0 quotient_0 2 4 446 -91
n dp8_0/lowbit_7/mux1_0/a_n90_n12# GND dp8_0/lowbit_7/mux1_0/a_n65_5# 2 4 397 -95
n dp8_0/lowbit_7/mux1_0/a_n65_5# GND quotient_0 2 4 413 -95
p clk quotient_0 dp8_0/lowbit_7/rr1_0/a_n109_n98# 2 4 412 183
p reset Vdd dp8_0/lowbit_7/rr1_0/a_n59_n133# 2 4 459 188
n reset GND dp8_0/lowbit_7/rr1_0/a_n59_n133# 2 4 473 188
n clkn quotient_0 dp8_0/lowbit_7/rr1_0/a_n109_n98# 2 4 420 169
n clk dp8_0/lowbit_7/rr1_0/a_n109_n98# dp8_0/lowbit_7/rr1_0/a_n102_n98# 2 4 412 155
p dp8_0/lowbit_7/rr1_0/a_n59_n133# dp8_0/lowbit_7/rr1_0/a_n102_n154# Vdd 2 4 459 172
n dp8_0/lowbit_7/rr1_0/a_n59_n133# dp8_0/lowbit_7/rr1_0/a_n43_n83# dp8_0/lowbit_7/rr1_0/a_n102_n154# 2 4 473 172
n dp8_0/lowbit_7/rr1_0/a_n109_n98# GND dp8_0/lowbit_7/rr1_0/a_n43_n83# 2 4 473 168
p dp8_0/lowbit_7/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_7/rr1_0/a_n102_n154# 2 4 459 164
p clkn dp8_0/lowbit_7/rr1_0/a_n109_n98# dp8_0/lowbit_7/rr1_0/a_n102_n98# 2 4 420 141
p dp8_0/lowbit_7/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_7/rr1_0/a_n102_n98# 2 4 459 142
n dp8_0/lowbit_7/rr1_0/a_n102_n154# GND dp8_0/lowbit_7/rr1_0/a_n102_n98# 2 4 473 142
p clk dp8_0/lowbit_7/rr1_0/a_n109_n126# dp8_0/lowbit_7/rr1_0/a_n109_n154# 2 4 412 127
n clkn dp8_0/lowbit_7/rr1_0/a_n109_n126# dp8_0/lowbit_7/rr1_0/a_n109_n154# 2 4 420 113
p dp8_0/lowbit_7/rr1_0/a_n59_n133# dp8_0/lowbit_7/rr1_0/a_n109_n126# Vdd 2 4 459 120
n dp8_0/lowbit_7/rr1_0/a_n59_n133# dp8_0/lowbit_7/rr1_0/a_n42_n135# dp8_0/lowbit_7/rr1_0/a_n109_n126# 2 4 474 120
n quotient_0 GND dp8_0/lowbit_7/rr1_0/a_n42_n135# 2 4 474 116
n clk dp8_0/lowbit_7/rr1_0/a_n109_n154# dp8_0/lowbit_7/rr1_0/a_n102_n154# 2 4 412 99
p quotient_0 Vdd dp8_0/lowbit_7/rr1_0/a_n109_n126# 2 4 459 112
p dp8_0/lowbit_7/rr1_0/a_n109_n154# Vdd quotient_0 2 4 459 96
n dp8_0/lowbit_7/rr1_0/a_n109_n154# GND quotient_0 2 4 473 96
p clkn dp8_0/lowbit_7/rr1_0/a_n109_n154# dp8_0/lowbit_7/rr1_0/a_n102_n154# 2 4 420 85
n a_562_n138# dp8_0/lowbit_6/shift1_0/a_21_n179# dp8_0/m2_1282_41# 2 4 187 -129
n dp8_0/lowbit_6/shift1_0/a_21_n179# GND dp8_0/lowbit_6/shift1_0/a_67_n189# 2 4 231 -131
n dp8_0/lowbit_6/shift1_0/a_67_n189# GND quotient_1 2 4 251 -131
n inputCombLogic2_0/shift dp8_0/lowbit_7/m1_n22_n271# dp8_0/lowbit_6/shift1_0/a_21_n179# 2 4 187 -137
p dp8_0/lowbit_6/shift1_0/a_21_n179# Vdd dp8_0/lowbit_6/shift1_0/a_67_n189# 2 4 231 -145
p dp8_0/lowbit_6/shift1_0/a_67_n189# Vdd quotient_1 2 4 251 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_1 dp8_0/lowbit_6/mux1_0/a_n90_n12# 2 4 192 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_6/mux1_0/a_n90_n12# dividendin_1 2 4 200 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_1 quotient_1 2 4 264 -71
p inputCombLogic2_0/s1 quotient_1 quotient_1 2 4 272 -71
p dp8_0/lowbit_6/mux1_0/a_n90_n12# dp8_0/lowbit_6/mux1_0/a_n65_5# dp8_0/lowbit_6/mux1_0/Vdd 2 9 219 -73
p dp8_0/lowbit_6/mux1_0/a_n65_5# quotient_1 dp8_0/lowbit_6/mux1_0/Vdd 2 9 235 -73
n inputCombLogic2_0/sel0 quotient_1 dp8_0/lowbit_6/mux1_0/a_n90_n12# 2 4 192 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_6/mux1_0/a_n90_n12# dividendin_1 2 4 200 -93
n inputCombLogic2_0/s1 quotient_1 quotient_1 2 4 264 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_1 quotient_1 2 4 272 -91
n dp8_0/lowbit_6/mux1_0/a_n90_n12# GND dp8_0/lowbit_6/mux1_0/a_n65_5# 2 4 223 -95
n dp8_0/lowbit_6/mux1_0/a_n65_5# GND quotient_1 2 4 239 -95
p clk quotient_1 dp8_0/lowbit_6/rr1_0/a_n109_n98# 2 4 238 183
p reset Vdd dp8_0/lowbit_6/rr1_0/a_n59_n133# 2 4 285 188
n reset GND dp8_0/lowbit_6/rr1_0/a_n59_n133# 2 4 299 188
n clkn quotient_1 dp8_0/lowbit_6/rr1_0/a_n109_n98# 2 4 246 169
n clk dp8_0/lowbit_6/rr1_0/a_n109_n98# dp8_0/lowbit_6/rr1_0/a_n102_n98# 2 4 238 155
p dp8_0/lowbit_6/rr1_0/a_n59_n133# dp8_0/lowbit_6/rr1_0/a_n102_n154# Vdd 2 4 285 172
n dp8_0/lowbit_6/rr1_0/a_n59_n133# dp8_0/lowbit_6/rr1_0/a_n43_n83# dp8_0/lowbit_6/rr1_0/a_n102_n154# 2 4 299 172
n dp8_0/lowbit_6/rr1_0/a_n109_n98# GND dp8_0/lowbit_6/rr1_0/a_n43_n83# 2 4 299 168
p dp8_0/lowbit_6/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_6/rr1_0/a_n102_n154# 2 4 285 164
p clkn dp8_0/lowbit_6/rr1_0/a_n109_n98# dp8_0/lowbit_6/rr1_0/a_n102_n98# 2 4 246 141
p dp8_0/lowbit_6/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_6/rr1_0/a_n102_n98# 2 4 285 142
n dp8_0/lowbit_6/rr1_0/a_n102_n154# GND dp8_0/lowbit_6/rr1_0/a_n102_n98# 2 4 299 142
p clk dp8_0/lowbit_6/rr1_0/a_n109_n126# dp8_0/lowbit_6/rr1_0/a_n109_n154# 2 4 238 127
n clkn dp8_0/lowbit_6/rr1_0/a_n109_n126# dp8_0/lowbit_6/rr1_0/a_n109_n154# 2 4 246 113
p dp8_0/lowbit_6/rr1_0/a_n59_n133# dp8_0/lowbit_6/rr1_0/a_n109_n126# Vdd 2 4 285 120
n dp8_0/lowbit_6/rr1_0/a_n59_n133# dp8_0/lowbit_6/rr1_0/a_n42_n135# dp8_0/lowbit_6/rr1_0/a_n109_n126# 2 4 300 120
n quotient_1 GND dp8_0/lowbit_6/rr1_0/a_n42_n135# 2 4 300 116
n clk dp8_0/lowbit_6/rr1_0/a_n109_n154# dp8_0/lowbit_6/rr1_0/a_n102_n154# 2 4 238 99
p quotient_1 Vdd dp8_0/lowbit_6/rr1_0/a_n109_n126# 2 4 285 112
p dp8_0/lowbit_6/rr1_0/a_n109_n154# Vdd quotient_1 2 4 285 96
n dp8_0/lowbit_6/rr1_0/a_n109_n154# GND quotient_1 2 4 299 96
p clkn dp8_0/lowbit_6/rr1_0/a_n109_n154# dp8_0/lowbit_6/rr1_0/a_n102_n154# 2 4 246 85
n a_562_n138# dp8_0/lowbit_5/shift1_0/a_21_n179# dp8_0/lowbit_5/m1_n22_n271# 2 4 12 -129
n dp8_0/lowbit_5/shift1_0/a_21_n179# GND dp8_0/lowbit_5/shift1_0/a_67_n189# 2 4 56 -131
n dp8_0/lowbit_5/shift1_0/a_67_n189# GND quotient_2 2 4 76 -131
n inputCombLogic2_0/shift dp8_0/m2_1282_41# dp8_0/lowbit_5/shift1_0/a_21_n179# 2 4 12 -137
p dp8_0/lowbit_5/shift1_0/a_21_n179# Vdd dp8_0/lowbit_5/shift1_0/a_67_n189# 2 4 56 -145
p dp8_0/lowbit_5/shift1_0/a_67_n189# Vdd quotient_2 2 4 76 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_2 dp8_0/lowbit_5/mux1_0/a_n90_n12# 2 4 17 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_5/mux1_0/a_n90_n12# dividendin_2 2 4 25 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_2 quotient_2 2 4 89 -71
p inputCombLogic2_0/s1 quotient_2 quotient_2 2 4 97 -71
p dp8_0/lowbit_5/mux1_0/a_n90_n12# dp8_0/lowbit_5/mux1_0/a_n65_5# dp8_0/lowbit_5/mux1_0/Vdd 2 9 44 -73
p dp8_0/lowbit_5/mux1_0/a_n65_5# quotient_2 dp8_0/lowbit_5/mux1_0/Vdd 2 9 60 -73
n inputCombLogic2_0/sel0 quotient_2 dp8_0/lowbit_5/mux1_0/a_n90_n12# 2 4 17 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_5/mux1_0/a_n90_n12# dividendin_2 2 4 25 -93
n inputCombLogic2_0/s1 quotient_2 quotient_2 2 4 89 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_2 quotient_2 2 4 97 -91
n dp8_0/lowbit_5/mux1_0/a_n90_n12# GND dp8_0/lowbit_5/mux1_0/a_n65_5# 2 4 48 -95
n dp8_0/lowbit_5/mux1_0/a_n65_5# GND quotient_2 2 4 64 -95
p clk quotient_2 dp8_0/lowbit_5/rr1_0/a_n109_n98# 2 4 63 183
p reset Vdd dp8_0/lowbit_5/rr1_0/a_n59_n133# 2 4 110 188
n reset GND dp8_0/lowbit_5/rr1_0/a_n59_n133# 2 4 124 188
n clkn quotient_2 dp8_0/lowbit_5/rr1_0/a_n109_n98# 2 4 71 169
n clk dp8_0/lowbit_5/rr1_0/a_n109_n98# dp8_0/lowbit_5/rr1_0/a_n102_n98# 2 4 63 155
p dp8_0/lowbit_5/rr1_0/a_n59_n133# dp8_0/lowbit_5/rr1_0/a_n102_n154# Vdd 2 4 110 172
n dp8_0/lowbit_5/rr1_0/a_n59_n133# dp8_0/lowbit_5/rr1_0/a_n43_n83# dp8_0/lowbit_5/rr1_0/a_n102_n154# 2 4 124 172
n dp8_0/lowbit_5/rr1_0/a_n109_n98# GND dp8_0/lowbit_5/rr1_0/a_n43_n83# 2 4 124 168
p dp8_0/lowbit_5/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_5/rr1_0/a_n102_n154# 2 4 110 164
p clkn dp8_0/lowbit_5/rr1_0/a_n109_n98# dp8_0/lowbit_5/rr1_0/a_n102_n98# 2 4 71 141
p dp8_0/lowbit_5/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_5/rr1_0/a_n102_n98# 2 4 110 142
n dp8_0/lowbit_5/rr1_0/a_n102_n154# GND dp8_0/lowbit_5/rr1_0/a_n102_n98# 2 4 124 142
p clk dp8_0/lowbit_5/rr1_0/a_n109_n126# dp8_0/lowbit_5/rr1_0/a_n109_n154# 2 4 63 127
n clkn dp8_0/lowbit_5/rr1_0/a_n109_n126# dp8_0/lowbit_5/rr1_0/a_n109_n154# 2 4 71 113
p dp8_0/lowbit_5/rr1_0/a_n59_n133# dp8_0/lowbit_5/rr1_0/a_n109_n126# Vdd 2 4 110 120
n dp8_0/lowbit_5/rr1_0/a_n59_n133# dp8_0/lowbit_5/rr1_0/a_n42_n135# dp8_0/lowbit_5/rr1_0/a_n109_n126# 2 4 125 120
n quotient_2 GND dp8_0/lowbit_5/rr1_0/a_n42_n135# 2 4 125 116
n clk dp8_0/lowbit_5/rr1_0/a_n109_n154# dp8_0/lowbit_5/rr1_0/a_n102_n154# 2 4 63 99
p quotient_2 Vdd dp8_0/lowbit_5/rr1_0/a_n109_n126# 2 4 110 112
p dp8_0/lowbit_5/rr1_0/a_n109_n154# Vdd quotient_2 2 4 110 96
n dp8_0/lowbit_5/rr1_0/a_n109_n154# GND quotient_2 2 4 124 96
p clkn dp8_0/lowbit_5/rr1_0/a_n109_n154# dp8_0/lowbit_5/rr1_0/a_n102_n154# 2 4 71 85
n a_562_n138# dp8_0/lowbit_4/shift1_0/a_21_n179# dp8_0/lowbit_4/m1_n22_n271# 2 4 -162 -129
n dp8_0/lowbit_4/shift1_0/a_21_n179# GND dp8_0/lowbit_4/shift1_0/a_67_n189# 2 4 -118 -131
n dp8_0/lowbit_4/shift1_0/a_67_n189# GND quotient_3 2 4 -98 -131
n inputCombLogic2_0/shift dp8_0/lowbit_5/m1_n22_n271# dp8_0/lowbit_4/shift1_0/a_21_n179# 2 4 -162 -137
p dp8_0/lowbit_4/shift1_0/a_21_n179# Vdd dp8_0/lowbit_4/shift1_0/a_67_n189# 2 4 -118 -145
p dp8_0/lowbit_4/shift1_0/a_67_n189# Vdd quotient_3 2 4 -98 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_3 dp8_0/lowbit_4/mux1_0/a_n90_n12# 2 4 -157 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_4/mux1_0/a_n90_n12# dividendin_3 2 4 -149 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_3 quotient_3 2 4 -85 -71
p inputCombLogic2_0/s1 quotient_3 quotient_3 2 4 -77 -71
p dp8_0/lowbit_4/mux1_0/a_n90_n12# dp8_0/lowbit_4/mux1_0/a_n65_5# dp8_0/lowbit_4/mux1_0/Vdd 2 9 -130 -73
p dp8_0/lowbit_4/mux1_0/a_n65_5# quotient_3 dp8_0/lowbit_4/mux1_0/Vdd 2 9 -114 -73
n inputCombLogic2_0/sel0 quotient_3 dp8_0/lowbit_4/mux1_0/a_n90_n12# 2 4 -157 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_4/mux1_0/a_n90_n12# dividendin_3 2 4 -149 -93
n inputCombLogic2_0/s1 quotient_3 quotient_3 2 4 -85 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_3 quotient_3 2 4 -77 -91
n dp8_0/lowbit_4/mux1_0/a_n90_n12# GND dp8_0/lowbit_4/mux1_0/a_n65_5# 2 4 -126 -95
n dp8_0/lowbit_4/mux1_0/a_n65_5# GND quotient_3 2 4 -110 -95
p clk quotient_3 dp8_0/lowbit_4/rr1_0/a_n109_n98# 2 4 -111 183
p reset Vdd dp8_0/lowbit_4/rr1_0/a_n59_n133# 2 4 -64 188
n reset GND dp8_0/lowbit_4/rr1_0/a_n59_n133# 2 4 -50 188
n clkn quotient_3 dp8_0/lowbit_4/rr1_0/a_n109_n98# 2 4 -103 169
n clk dp8_0/lowbit_4/rr1_0/a_n109_n98# dp8_0/lowbit_4/rr1_0/a_n102_n98# 2 4 -111 155
p dp8_0/lowbit_4/rr1_0/a_n59_n133# dp8_0/lowbit_4/rr1_0/a_n102_n154# Vdd 2 4 -64 172
n dp8_0/lowbit_4/rr1_0/a_n59_n133# dp8_0/lowbit_4/rr1_0/a_n43_n83# dp8_0/lowbit_4/rr1_0/a_n102_n154# 2 4 -50 172
n dp8_0/lowbit_4/rr1_0/a_n109_n98# GND dp8_0/lowbit_4/rr1_0/a_n43_n83# 2 4 -50 168
p dp8_0/lowbit_4/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_4/rr1_0/a_n102_n154# 2 4 -64 164
p clkn dp8_0/lowbit_4/rr1_0/a_n109_n98# dp8_0/lowbit_4/rr1_0/a_n102_n98# 2 4 -103 141
p dp8_0/lowbit_4/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_4/rr1_0/a_n102_n98# 2 4 -64 142
n dp8_0/lowbit_4/rr1_0/a_n102_n154# GND dp8_0/lowbit_4/rr1_0/a_n102_n98# 2 4 -50 142
p clk dp8_0/lowbit_4/rr1_0/a_n109_n126# dp8_0/lowbit_4/rr1_0/a_n109_n154# 2 4 -111 127
n clkn dp8_0/lowbit_4/rr1_0/a_n109_n126# dp8_0/lowbit_4/rr1_0/a_n109_n154# 2 4 -103 113
p dp8_0/lowbit_4/rr1_0/a_n59_n133# dp8_0/lowbit_4/rr1_0/a_n109_n126# Vdd 2 4 -64 120
n dp8_0/lowbit_4/rr1_0/a_n59_n133# dp8_0/lowbit_4/rr1_0/a_n42_n135# dp8_0/lowbit_4/rr1_0/a_n109_n126# 2 4 -49 120
n quotient_3 GND dp8_0/lowbit_4/rr1_0/a_n42_n135# 2 4 -49 116
n clk dp8_0/lowbit_4/rr1_0/a_n109_n154# dp8_0/lowbit_4/rr1_0/a_n102_n154# 2 4 -111 99
p quotient_3 Vdd dp8_0/lowbit_4/rr1_0/a_n109_n126# 2 4 -64 112
p dp8_0/lowbit_4/rr1_0/a_n109_n154# Vdd quotient_3 2 4 -64 96
n dp8_0/lowbit_4/rr1_0/a_n109_n154# GND quotient_3 2 4 -50 96
p clkn dp8_0/lowbit_4/rr1_0/a_n109_n154# dp8_0/lowbit_4/rr1_0/a_n102_n154# 2 4 -103 85
n a_562_n138# dp8_0/lowbit_3/shift1_0/a_21_n179# dp8_0/lowbit_3/m1_n22_n271# 2 4 -335 -129
n dp8_0/lowbit_3/shift1_0/a_21_n179# GND dp8_0/lowbit_3/shift1_0/a_67_n189# 2 4 -291 -131
n dp8_0/lowbit_3/shift1_0/a_67_n189# GND quotient_4 2 4 -271 -131
n inputCombLogic2_0/shift dp8_0/lowbit_4/m1_n22_n271# dp8_0/lowbit_3/shift1_0/a_21_n179# 2 4 -335 -137
p dp8_0/lowbit_3/shift1_0/a_21_n179# Vdd dp8_0/lowbit_3/shift1_0/a_67_n189# 2 4 -291 -145
p dp8_0/lowbit_3/shift1_0/a_67_n189# Vdd quotient_4 2 4 -271 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_4 dp8_0/lowbit_3/mux1_0/a_n90_n12# 2 4 -330 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_3/mux1_0/a_n90_n12# dividendin_4 2 4 -322 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_4 quotient_4 2 4 -258 -71
p inputCombLogic2_0/s1 quotient_4 quotient_4 2 4 -250 -71
p dp8_0/lowbit_3/mux1_0/a_n90_n12# dp8_0/lowbit_3/mux1_0/a_n65_5# dp8_0/lowbit_3/mux1_0/Vdd 2 9 -303 -73
p dp8_0/lowbit_3/mux1_0/a_n65_5# quotient_4 dp8_0/lowbit_3/mux1_0/Vdd 2 9 -287 -73
n inputCombLogic2_0/sel0 quotient_4 dp8_0/lowbit_3/mux1_0/a_n90_n12# 2 4 -330 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_3/mux1_0/a_n90_n12# dividendin_4 2 4 -322 -93
n inputCombLogic2_0/s1 quotient_4 quotient_4 2 4 -258 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_4 quotient_4 2 4 -250 -91
n dp8_0/lowbit_3/mux1_0/a_n90_n12# GND dp8_0/lowbit_3/mux1_0/a_n65_5# 2 4 -299 -95
n dp8_0/lowbit_3/mux1_0/a_n65_5# GND quotient_4 2 4 -283 -95
p clk quotient_4 dp8_0/lowbit_3/rr1_0/a_n109_n98# 2 4 -284 183
p reset Vdd dp8_0/lowbit_3/rr1_0/a_n59_n133# 2 4 -237 188
n reset GND dp8_0/lowbit_3/rr1_0/a_n59_n133# 2 4 -223 188
n clkn quotient_4 dp8_0/lowbit_3/rr1_0/a_n109_n98# 2 4 -276 169
n clk dp8_0/lowbit_3/rr1_0/a_n109_n98# dp8_0/lowbit_3/rr1_0/a_n102_n98# 2 4 -284 155
p dp8_0/lowbit_3/rr1_0/a_n59_n133# dp8_0/lowbit_3/rr1_0/a_n102_n154# Vdd 2 4 -237 172
n dp8_0/lowbit_3/rr1_0/a_n59_n133# dp8_0/lowbit_3/rr1_0/a_n43_n83# dp8_0/lowbit_3/rr1_0/a_n102_n154# 2 4 -223 172
n dp8_0/lowbit_3/rr1_0/a_n109_n98# GND dp8_0/lowbit_3/rr1_0/a_n43_n83# 2 4 -223 168
p dp8_0/lowbit_3/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_3/rr1_0/a_n102_n154# 2 4 -237 164
p clkn dp8_0/lowbit_3/rr1_0/a_n109_n98# dp8_0/lowbit_3/rr1_0/a_n102_n98# 2 4 -276 141
p dp8_0/lowbit_3/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_3/rr1_0/a_n102_n98# 2 4 -237 142
n dp8_0/lowbit_3/rr1_0/a_n102_n154# GND dp8_0/lowbit_3/rr1_0/a_n102_n98# 2 4 -223 142
p clk dp8_0/lowbit_3/rr1_0/a_n109_n126# dp8_0/lowbit_3/rr1_0/a_n109_n154# 2 4 -284 127
n clkn dp8_0/lowbit_3/rr1_0/a_n109_n126# dp8_0/lowbit_3/rr1_0/a_n109_n154# 2 4 -276 113
p dp8_0/lowbit_3/rr1_0/a_n59_n133# dp8_0/lowbit_3/rr1_0/a_n109_n126# Vdd 2 4 -237 120
n dp8_0/lowbit_3/rr1_0/a_n59_n133# dp8_0/lowbit_3/rr1_0/a_n42_n135# dp8_0/lowbit_3/rr1_0/a_n109_n126# 2 4 -222 120
n quotient_4 GND dp8_0/lowbit_3/rr1_0/a_n42_n135# 2 4 -222 116
n clk dp8_0/lowbit_3/rr1_0/a_n109_n154# dp8_0/lowbit_3/rr1_0/a_n102_n154# 2 4 -284 99
p quotient_4 Vdd dp8_0/lowbit_3/rr1_0/a_n109_n126# 2 4 -237 112
p dp8_0/lowbit_3/rr1_0/a_n109_n154# Vdd quotient_4 2 4 -237 96
n dp8_0/lowbit_3/rr1_0/a_n109_n154# GND quotient_4 2 4 -223 96
p clkn dp8_0/lowbit_3/rr1_0/a_n109_n154# dp8_0/lowbit_3/rr1_0/a_n102_n154# 2 4 -276 85
n a_562_n138# dp8_0/lowbit_2/shift1_0/a_21_n179# dp8_0/lowbit_2/m1_n22_n271# 2 4 -509 -129
n dp8_0/lowbit_2/shift1_0/a_21_n179# GND dp8_0/lowbit_2/shift1_0/a_67_n189# 2 4 -465 -131
n dp8_0/lowbit_2/shift1_0/a_67_n189# GND quotient_5 2 4 -445 -131
n inputCombLogic2_0/shift dp8_0/lowbit_3/m1_n22_n271# dp8_0/lowbit_2/shift1_0/a_21_n179# 2 4 -509 -137
p dp8_0/lowbit_2/shift1_0/a_21_n179# Vdd dp8_0/lowbit_2/shift1_0/a_67_n189# 2 4 -465 -145
p dp8_0/lowbit_2/shift1_0/a_67_n189# Vdd quotient_5 2 4 -445 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_5 dp8_0/lowbit_2/mux1_0/a_n90_n12# 2 4 -504 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_2/mux1_0/a_n90_n12# dividendin_5 2 4 -496 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_5 quotient_5 2 4 -432 -71
p inputCombLogic2_0/s1 quotient_5 quotient_5 2 4 -424 -71
p dp8_0/lowbit_2/mux1_0/a_n90_n12# dp8_0/lowbit_2/mux1_0/a_n65_5# dp8_0/lowbit_2/mux1_0/Vdd 2 9 -477 -73
p dp8_0/lowbit_2/mux1_0/a_n65_5# quotient_5 dp8_0/lowbit_2/mux1_0/Vdd 2 9 -461 -73
n inputCombLogic2_0/sel0 quotient_5 dp8_0/lowbit_2/mux1_0/a_n90_n12# 2 4 -504 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_2/mux1_0/a_n90_n12# dividendin_5 2 4 -496 -93
n inputCombLogic2_0/s1 quotient_5 quotient_5 2 4 -432 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_5 quotient_5 2 4 -424 -91
n dp8_0/lowbit_2/mux1_0/a_n90_n12# GND dp8_0/lowbit_2/mux1_0/a_n65_5# 2 4 -473 -95
n dp8_0/lowbit_2/mux1_0/a_n65_5# GND quotient_5 2 4 -457 -95
p clk quotient_5 dp8_0/lowbit_2/rr1_0/a_n109_n98# 2 4 -458 183
p reset Vdd dp8_0/lowbit_2/rr1_0/a_n59_n133# 2 4 -411 188
n reset GND dp8_0/lowbit_2/rr1_0/a_n59_n133# 2 4 -397 188
n clkn quotient_5 dp8_0/lowbit_2/rr1_0/a_n109_n98# 2 4 -450 169
n clk dp8_0/lowbit_2/rr1_0/a_n109_n98# dp8_0/lowbit_2/rr1_0/a_n102_n98# 2 4 -458 155
p dp8_0/lowbit_2/rr1_0/a_n59_n133# dp8_0/lowbit_2/rr1_0/a_n102_n154# Vdd 2 4 -411 172
n dp8_0/lowbit_2/rr1_0/a_n59_n133# dp8_0/lowbit_2/rr1_0/a_n43_n83# dp8_0/lowbit_2/rr1_0/a_n102_n154# 2 4 -397 172
n dp8_0/lowbit_2/rr1_0/a_n109_n98# GND dp8_0/lowbit_2/rr1_0/a_n43_n83# 2 4 -397 168
p dp8_0/lowbit_2/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_2/rr1_0/a_n102_n154# 2 4 -411 164
p clkn dp8_0/lowbit_2/rr1_0/a_n109_n98# dp8_0/lowbit_2/rr1_0/a_n102_n98# 2 4 -450 141
p dp8_0/lowbit_2/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_2/rr1_0/a_n102_n98# 2 4 -411 142
n dp8_0/lowbit_2/rr1_0/a_n102_n154# GND dp8_0/lowbit_2/rr1_0/a_n102_n98# 2 4 -397 142
p clk dp8_0/lowbit_2/rr1_0/a_n109_n126# dp8_0/lowbit_2/rr1_0/a_n109_n154# 2 4 -458 127
n clkn dp8_0/lowbit_2/rr1_0/a_n109_n126# dp8_0/lowbit_2/rr1_0/a_n109_n154# 2 4 -450 113
p dp8_0/lowbit_2/rr1_0/a_n59_n133# dp8_0/lowbit_2/rr1_0/a_n109_n126# Vdd 2 4 -411 120
n dp8_0/lowbit_2/rr1_0/a_n59_n133# dp8_0/lowbit_2/rr1_0/a_n42_n135# dp8_0/lowbit_2/rr1_0/a_n109_n126# 2 4 -396 120
n quotient_5 GND dp8_0/lowbit_2/rr1_0/a_n42_n135# 2 4 -396 116
n clk dp8_0/lowbit_2/rr1_0/a_n109_n154# dp8_0/lowbit_2/rr1_0/a_n102_n154# 2 4 -458 99
p quotient_5 Vdd dp8_0/lowbit_2/rr1_0/a_n109_n126# 2 4 -411 112
p dp8_0/lowbit_2/rr1_0/a_n109_n154# Vdd quotient_5 2 4 -411 96
n dp8_0/lowbit_2/rr1_0/a_n109_n154# GND quotient_5 2 4 -397 96
p clkn dp8_0/lowbit_2/rr1_0/a_n109_n154# dp8_0/lowbit_2/rr1_0/a_n102_n154# 2 4 -450 85
n a_562_n138# dp8_0/lowbit_1/shift1_0/a_21_n179# dp8_0/lowbit_1/m1_n22_n271# 2 4 -683 -129
n dp8_0/lowbit_1/shift1_0/a_21_n179# GND dp8_0/lowbit_1/shift1_0/a_67_n189# 2 4 -639 -131
n dp8_0/lowbit_1/shift1_0/a_67_n189# GND quotient_6 2 4 -619 -131
n inputCombLogic2_0/shift dp8_0/lowbit_2/m1_n22_n271# dp8_0/lowbit_1/shift1_0/a_21_n179# 2 4 -683 -137
p dp8_0/lowbit_1/shift1_0/a_21_n179# Vdd dp8_0/lowbit_1/shift1_0/a_67_n189# 2 4 -639 -145
p dp8_0/lowbit_1/shift1_0/a_67_n189# Vdd quotient_6 2 4 -619 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_6 dp8_0/lowbit_1/mux1_0/a_n90_n12# 2 4 -678 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_1/mux1_0/a_n90_n12# dividendin_6 2 4 -670 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_6 quotient_6 2 4 -606 -71
p inputCombLogic2_0/s1 quotient_6 quotient_6 2 4 -598 -71
p dp8_0/lowbit_1/mux1_0/a_n90_n12# dp8_0/lowbit_1/mux1_0/a_n65_5# dp8_0/lowbit_1/mux1_0/Vdd 2 9 -651 -73
p dp8_0/lowbit_1/mux1_0/a_n65_5# quotient_6 dp8_0/lowbit_1/mux1_0/Vdd 2 9 -635 -73
n inputCombLogic2_0/sel0 quotient_6 dp8_0/lowbit_1/mux1_0/a_n90_n12# 2 4 -678 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_1/mux1_0/a_n90_n12# dividendin_6 2 4 -670 -93
n inputCombLogic2_0/s1 quotient_6 quotient_6 2 4 -606 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_6 quotient_6 2 4 -598 -91
n dp8_0/lowbit_1/mux1_0/a_n90_n12# GND dp8_0/lowbit_1/mux1_0/a_n65_5# 2 4 -647 -95
n dp8_0/lowbit_1/mux1_0/a_n65_5# GND quotient_6 2 4 -631 -95
p clk quotient_6 dp8_0/lowbit_1/rr1_0/a_n109_n98# 2 4 -632 183
p reset Vdd dp8_0/lowbit_1/rr1_0/a_n59_n133# 2 4 -585 188
n reset GND dp8_0/lowbit_1/rr1_0/a_n59_n133# 2 4 -571 188
n clkn quotient_6 dp8_0/lowbit_1/rr1_0/a_n109_n98# 2 4 -624 169
n clk dp8_0/lowbit_1/rr1_0/a_n109_n98# dp8_0/lowbit_1/rr1_0/a_n102_n98# 2 4 -632 155
p dp8_0/lowbit_1/rr1_0/a_n59_n133# dp8_0/lowbit_1/rr1_0/a_n102_n154# Vdd 2 4 -585 172
n dp8_0/lowbit_1/rr1_0/a_n59_n133# dp8_0/lowbit_1/rr1_0/a_n43_n83# dp8_0/lowbit_1/rr1_0/a_n102_n154# 2 4 -571 172
n dp8_0/lowbit_1/rr1_0/a_n109_n98# GND dp8_0/lowbit_1/rr1_0/a_n43_n83# 2 4 -571 168
p dp8_0/lowbit_1/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_1/rr1_0/a_n102_n154# 2 4 -585 164
p clkn dp8_0/lowbit_1/rr1_0/a_n109_n98# dp8_0/lowbit_1/rr1_0/a_n102_n98# 2 4 -624 141
p dp8_0/lowbit_1/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_1/rr1_0/a_n102_n98# 2 4 -585 142
n dp8_0/lowbit_1/rr1_0/a_n102_n154# GND dp8_0/lowbit_1/rr1_0/a_n102_n98# 2 4 -571 142
p clk dp8_0/lowbit_1/rr1_0/a_n109_n126# dp8_0/lowbit_1/rr1_0/a_n109_n154# 2 4 -632 127
n clkn dp8_0/lowbit_1/rr1_0/a_n109_n126# dp8_0/lowbit_1/rr1_0/a_n109_n154# 2 4 -624 113
p dp8_0/lowbit_1/rr1_0/a_n59_n133# dp8_0/lowbit_1/rr1_0/a_n109_n126# Vdd 2 4 -585 120
n dp8_0/lowbit_1/rr1_0/a_n59_n133# dp8_0/lowbit_1/rr1_0/a_n42_n135# dp8_0/lowbit_1/rr1_0/a_n109_n126# 2 4 -570 120
n quotient_6 GND dp8_0/lowbit_1/rr1_0/a_n42_n135# 2 4 -570 116
n clk dp8_0/lowbit_1/rr1_0/a_n109_n154# dp8_0/lowbit_1/rr1_0/a_n102_n154# 2 4 -632 99
p quotient_6 Vdd dp8_0/lowbit_1/rr1_0/a_n109_n126# 2 4 -585 112
p dp8_0/lowbit_1/rr1_0/a_n109_n154# Vdd quotient_6 2 4 -585 96
n dp8_0/lowbit_1/rr1_0/a_n109_n154# GND quotient_6 2 4 -571 96
p clkn dp8_0/lowbit_1/rr1_0/a_n109_n154# dp8_0/lowbit_1/rr1_0/a_n102_n154# 2 4 -624 85
n a_562_n138# dp8_0/lowbit_0/shift1_0/a_21_n179# dp8_0/dp1v4_0/m1_159_n199# 2 4 -856 -129
n dp8_0/lowbit_0/shift1_0/a_21_n179# GND dp8_0/lowbit_0/shift1_0/a_67_n189# 2 4 -812 -131
n dp8_0/lowbit_0/shift1_0/a_67_n189# GND quotient_7 2 4 -792 -131
n inputCombLogic2_0/shift dp8_0/lowbit_1/m1_n22_n271# dp8_0/lowbit_0/shift1_0/a_21_n179# 2 4 -856 -137
p dp8_0/lowbit_0/shift1_0/a_21_n179# Vdd dp8_0/lowbit_0/shift1_0/a_67_n189# 2 4 -812 -145
p dp8_0/lowbit_0/shift1_0/a_67_n189# Vdd quotient_7 2 4 -792 -145
p dp8_0/dp1v4_7/mux1_0/S0n quotient_7 dp8_0/lowbit_0/mux1_0/a_n90_n12# 2 4 -851 -73
p inputCombLogic2_0/sel0 dp8_0/lowbit_0/mux1_0/a_n90_n12# dividendin_7 2 4 -843 -73
p dp8_0/dp1v4_7/mux1_0/S1n quotient_7 quotient_7 2 4 -779 -71
p inputCombLogic2_0/s1 quotient_7 quotient_7 2 4 -771 -71
p dp8_0/lowbit_0/mux1_0/a_n90_n12# dp8_0/lowbit_0/mux1_0/a_n65_5# dp8_0/lowbit_0/mux1_0/Vdd 2 9 -824 -73
p dp8_0/lowbit_0/mux1_0/a_n65_5# quotient_7 dp8_0/lowbit_0/mux1_0/Vdd 2 9 -808 -73
n inputCombLogic2_0/sel0 quotient_7 dp8_0/lowbit_0/mux1_0/a_n90_n12# 2 4 -851 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_0/mux1_0/a_n90_n12# dividendin_7 2 4 -843 -93
n inputCombLogic2_0/s1 quotient_7 quotient_7 2 4 -779 -91
n dp8_0/dp1v4_7/mux1_0/S1n quotient_7 quotient_7 2 4 -771 -91
n dp8_0/lowbit_0/mux1_0/a_n90_n12# GND dp8_0/lowbit_0/mux1_0/a_n65_5# 2 4 -820 -95
n dp8_0/lowbit_0/mux1_0/a_n65_5# GND quotient_7 2 4 -804 -95
p clk quotient_7 dp8_0/lowbit_0/rr1_0/a_n109_n98# 2 4 -805 183
p reset Vdd dp8_0/lowbit_0/rr1_0/a_n59_n133# 2 4 -758 188
n reset GND dp8_0/lowbit_0/rr1_0/a_n59_n133# 2 4 -744 188
n clkn quotient_7 dp8_0/lowbit_0/rr1_0/a_n109_n98# 2 4 -797 169
n clk dp8_0/lowbit_0/rr1_0/a_n109_n98# dp8_0/lowbit_0/rr1_0/a_n102_n98# 2 4 -805 155
p dp8_0/lowbit_0/rr1_0/a_n59_n133# dp8_0/lowbit_0/rr1_0/a_n102_n154# Vdd 2 4 -758 172
n dp8_0/lowbit_0/rr1_0/a_n59_n133# dp8_0/lowbit_0/rr1_0/a_n43_n83# dp8_0/lowbit_0/rr1_0/a_n102_n154# 2 4 -744 172
n dp8_0/lowbit_0/rr1_0/a_n109_n98# GND dp8_0/lowbit_0/rr1_0/a_n43_n83# 2 4 -744 168
p dp8_0/lowbit_0/rr1_0/a_n109_n98# Vdd dp8_0/lowbit_0/rr1_0/a_n102_n154# 2 4 -758 164
p clkn dp8_0/lowbit_0/rr1_0/a_n109_n98# dp8_0/lowbit_0/rr1_0/a_n102_n98# 2 4 -797 141
p dp8_0/lowbit_0/rr1_0/a_n102_n154# Vdd dp8_0/lowbit_0/rr1_0/a_n102_n98# 2 4 -758 142
n dp8_0/lowbit_0/rr1_0/a_n102_n154# GND dp8_0/lowbit_0/rr1_0/a_n102_n98# 2 4 -744 142
p clk dp8_0/lowbit_0/rr1_0/a_n109_n126# dp8_0/lowbit_0/rr1_0/a_n109_n154# 2 4 -805 127
n clkn dp8_0/lowbit_0/rr1_0/a_n109_n126# dp8_0/lowbit_0/rr1_0/a_n109_n154# 2 4 -797 113
p dp8_0/lowbit_0/rr1_0/a_n59_n133# dp8_0/lowbit_0/rr1_0/a_n109_n126# Vdd 2 4 -758 120
n dp8_0/lowbit_0/rr1_0/a_n59_n133# dp8_0/lowbit_0/rr1_0/a_n42_n135# dp8_0/lowbit_0/rr1_0/a_n109_n126# 2 4 -743 120
n quotient_7 GND dp8_0/lowbit_0/rr1_0/a_n42_n135# 2 4 -743 116
n clk dp8_0/lowbit_0/rr1_0/a_n109_n154# dp8_0/lowbit_0/rr1_0/a_n102_n154# 2 4 -805 99
p quotient_7 Vdd dp8_0/lowbit_0/rr1_0/a_n109_n126# 2 4 -758 112
p dp8_0/lowbit_0/rr1_0/a_n109_n154# Vdd quotient_7 2 4 -758 96
n dp8_0/lowbit_0/rr1_0/a_n109_n154# GND quotient_7 2 4 -744 96
p clkn dp8_0/lowbit_0/rr1_0/a_n109_n154# dp8_0/lowbit_0/rr1_0/a_n102_n154# 2 4 -797 85
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/m1_166_n85# GND 2 6 -1077 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_0/mux1_0/A GND 2 6 -1056 45
n remainder_0 dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# 2 6 -1034 45
n inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# GND 2 6 -1017 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_43# 2 6 -1007 45
n dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_43# 2 6 -1003 45
n inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# 2 6 -999 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# 2 6 -982 45
n inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# GND 2 6 -973 45
n dp8_0/dp1v4_0/reg1_0/Q GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# 2 6 -962 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# GND 2 6 -952 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_43# 2 6 -942 45
n dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 2 6 -938 45
n inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# 2 6 -927 45
n dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# GND 2 6 -916 45
n dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# 2 6 -904 45
p remainder_0 inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# 2 4 -1044 31
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/m1_166_n85# Vdd 2 6 -1077 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_0/mux1_0/A Vdd 2 6 -1045 -29
p inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -1017 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_n31# 2 6 -1007 -29
p dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_n31# 2 6 -1003 -29
p inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# 2 6 -999 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# 2 6 -982 -29
p inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -973 -29
p dp8_0/dp1v4_0/reg1_0/Q Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# 2 6 -962 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -952 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_n31# 2 6 -942 -29
p dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 2 6 -938 -29
p inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# 2 6 -927 -29
p dp8_0/dp1v4_0/reg1_0/Q dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -916 -29
p dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# 2 6 -904 -29
n a_562_n138# dp8_0/dp1v4_0/shift1_0/a_n6_n203# dp8_0/dp1v4_0/mux1_0/out 2 4 -1045 -129
n dp8_0/dp1v4_0/shift1_0/a_n6_n203# GND dp8_0/dp1v4_0/shift1_0/a_40_n213# 2 4 -1001 -131
n dp8_0/dp1v4_0/shift1_0/a_40_n213# GND dp8_0/dp1v4_0/m2_99_n9# 2 4 -981 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_0/m1_159_n199# dp8_0/dp1v4_0/shift1_0/a_n6_n203# 2 4 -1045 -137
p dp8_0/dp1v4_0/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_0/shift1_0/a_40_n213# 2 4 -1001 -145
p dp8_0/dp1v4_0/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_0/m2_99_n9# 2 4 -981 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_0/mux1_0/A dp8_0/dp1v4_0/mux1_0/a_n90_n12# 2 4 -1040 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_0/mux1_0/a_n90_n12# GND 2 4 -1032 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_0/mux1_0/a_n49_5# dp8_0/dp1v4_0/mux1_0/out 2 4 -968 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_0/mux1_0/out remainder_0 2 4 -960 -71
p dp8_0/dp1v4_0/mux1_0/a_n90_n12# dp8_0/dp1v4_0/mux1_0/a_n65_5# Vdd 2 9 -1013 -73
p dp8_0/dp1v4_0/mux1_0/a_n65_5# dp8_0/dp1v4_0/mux1_0/a_n49_5# Vdd 2 9 -997 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_0/mux1_0/A dp8_0/dp1v4_0/mux1_0/a_n90_n12# 2 4 -1040 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_0/mux1_0/a_n90_n12# GND 2 4 -1032 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_0/mux1_0/a_n49_5# dp8_0/dp1v4_0/mux1_0/out 2 4 -968 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_0/mux1_0/out remainder_0 2 4 -960 -91
n dp8_0/dp1v4_0/mux1_0/a_n90_n12# GND dp8_0/dp1v4_0/mux1_0/a_n65_5# 2 4 -1009 -95
n dp8_0/dp1v4_0/mux1_0/a_n65_5# GND dp8_0/dp1v4_0/mux1_0/a_n49_5# 2 4 -993 -95
p clk dp8_0/dp1v4_0/m2_99_n9# dp8_0/dp1v4_0/rr1_0/a_n109_n98# 2 4 -957 183
p reset Vdd dp8_0/dp1v4_0/rr1_0/a_n59_n133# 2 4 -910 188
n reset GND dp8_0/dp1v4_0/rr1_0/a_n59_n133# 2 4 -896 188
n clkn dp8_0/dp1v4_0/m2_99_n9# dp8_0/dp1v4_0/rr1_0/a_n109_n98# 2 4 -949 169
n clk dp8_0/dp1v4_0/rr1_0/a_n109_n98# dp8_0/dp1v4_0/rr1_0/a_n102_n98# 2 4 -957 155
p dp8_0/dp1v4_0/rr1_0/a_n59_n133# dp8_0/dp1v4_0/rr1_0/a_n102_n154# Vdd 2 4 -910 172
n dp8_0/dp1v4_0/rr1_0/a_n59_n133# dp8_0/dp1v4_0/rr1_0/a_n43_n83# dp8_0/dp1v4_0/rr1_0/a_n102_n154# 2 4 -896 172
n dp8_0/dp1v4_0/rr1_0/a_n109_n98# GND dp8_0/dp1v4_0/rr1_0/a_n43_n83# 2 4 -896 168
p dp8_0/dp1v4_0/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_0/rr1_0/a_n102_n154# 2 4 -910 164
p clkn dp8_0/dp1v4_0/rr1_0/a_n109_n98# dp8_0/dp1v4_0/rr1_0/a_n102_n98# 2 4 -949 141
p dp8_0/dp1v4_0/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_0/rr1_0/a_n102_n98# 2 4 -910 142
n dp8_0/dp1v4_0/rr1_0/a_n102_n154# GND dp8_0/dp1v4_0/rr1_0/a_n102_n98# 2 4 -896 142
p clk dp8_0/dp1v4_0/rr1_0/a_n109_n126# dp8_0/dp1v4_0/rr1_0/a_n109_n154# 2 4 -957 127
n clkn dp8_0/dp1v4_0/rr1_0/a_n109_n126# dp8_0/dp1v4_0/rr1_0/a_n109_n154# 2 4 -949 113
p dp8_0/dp1v4_0/rr1_0/a_n59_n133# dp8_0/dp1v4_0/rr1_0/a_n109_n126# Vdd 2 4 -910 120
n dp8_0/dp1v4_0/rr1_0/a_n59_n133# dp8_0/dp1v4_0/rr1_0/a_n42_n135# dp8_0/dp1v4_0/rr1_0/a_n109_n126# 2 4 -895 120
n remainder_0 GND dp8_0/dp1v4_0/rr1_0/a_n42_n135# 2 4 -895 116
n clk dp8_0/dp1v4_0/rr1_0/a_n109_n154# dp8_0/dp1v4_0/rr1_0/a_n102_n154# 2 4 -957 99
p remainder_0 Vdd dp8_0/dp1v4_0/rr1_0/a_n109_n126# 2 4 -910 112
p dp8_0/dp1v4_0/rr1_0/a_n109_n154# Vdd remainder_0 2 4 -910 96
n dp8_0/dp1v4_0/rr1_0/a_n109_n154# GND remainder_0 2 4 -896 96
p clkn dp8_0/dp1v4_0/rr1_0/a_n109_n154# dp8_0/dp1v4_0/rr1_0/a_n102_n154# 2 4 -949 85
p andgate_0/out divisorin_0 dp8_0/dp1v4_0/reg1_0/a_n109_n98# 2 4 -1048 183
p reset Vdd dp8_0/dp1v4_0/reg1_0/a_n59_n133# 2 4 -1001 188
n reset GND dp8_0/dp1v4_0/reg1_0/a_n59_n133# 2 4 -987 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_0 dp8_0/dp1v4_0/reg1_0/a_n109_n98# 2 4 -1040 169
n andgate_0/out dp8_0/dp1v4_0/reg1_0/a_n109_n98# dp8_0/dp1v4_0/reg1_0/a_n102_n98# 2 4 -1048 155
p dp8_0/dp1v4_0/reg1_0/a_n59_n133# dp8_0/dp1v4_0/reg1_0/a_n102_n154# Vdd 2 4 -1001 172
n dp8_0/dp1v4_0/reg1_0/a_n59_n133# dp8_0/dp1v4_0/reg1_0/a_n43_n83# dp8_0/dp1v4_0/reg1_0/a_n102_n154# 2 4 -987 172
n dp8_0/dp1v4_0/reg1_0/a_n109_n98# GND dp8_0/dp1v4_0/reg1_0/a_n43_n83# 2 4 -987 168
p dp8_0/dp1v4_0/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_0/reg1_0/a_n102_n154# 2 4 -1001 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_0/reg1_0/a_n109_n98# dp8_0/dp1v4_0/reg1_0/a_n102_n98# 2 4 -1040 141
p dp8_0/dp1v4_0/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_0/reg1_0/a_n102_n98# 2 4 -1001 142
n dp8_0/dp1v4_0/reg1_0/a_n102_n154# GND dp8_0/dp1v4_0/reg1_0/a_n102_n98# 2 4 -987 142
p andgate_0/out dp8_0/dp1v4_0/reg1_0/a_n109_n126# dp8_0/dp1v4_0/reg1_0/a_n109_n154# 2 4 -1048 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_0/reg1_0/a_n109_n126# dp8_0/dp1v4_0/reg1_0/a_n109_n154# 2 4 -1040 113
p dp8_0/dp1v4_0/reg1_0/a_n59_n133# dp8_0/dp1v4_0/reg1_0/a_n109_n126# Vdd 2 4 -1001 120
n dp8_0/dp1v4_0/reg1_0/a_n59_n133# dp8_0/dp1v4_0/reg1_0/a_n42_n135# dp8_0/dp1v4_0/reg1_0/a_n109_n126# 2 4 -986 120
n dp8_0/dp1v4_0/reg1_0/Q GND dp8_0/dp1v4_0/reg1_0/a_n42_n135# 2 4 -986 116
n andgate_0/out dp8_0/dp1v4_0/reg1_0/a_n109_n154# dp8_0/dp1v4_0/reg1_0/a_n102_n154# 2 4 -1048 99
p dp8_0/dp1v4_0/reg1_0/Q Vdd dp8_0/dp1v4_0/reg1_0/a_n109_n126# 2 4 -1001 112
p dp8_0/dp1v4_0/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_0/reg1_0/Q 2 4 -1001 96
n dp8_0/dp1v4_0/reg1_0/a_n109_n154# GND dp8_0/dp1v4_0/reg1_0/Q 2 4 -987 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_0/reg1_0/a_n109_n154# dp8_0/dp1v4_0/reg1_0/a_n102_n154# 2 4 -1040 85
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/m1_166_n85# GND 2 6 -1290 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_1/mux1_0/A GND 2 6 -1269 45
n remainder_1 dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# 2 6 -1247 45
n inputCombLogic2_0/add dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# GND 2 6 -1230 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_43# 2 6 -1220 45
n dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_43# 2 6 -1216 45
n dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# 2 6 -1212 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# 2 6 -1195 45
n dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# GND 2 6 -1186 45
n dp8_0/dp1v4_1/reg1_0/Q GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# 2 6 -1175 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# GND 2 6 -1165 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_43# 2 6 -1155 45
n dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 2 6 -1151 45
n dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# 2 6 -1140 45
n dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# GND 2 6 -1129 45
n dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# 2 6 -1117 45
p remainder_1 inputCombLogic2_0/add dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# 2 4 -1257 31
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/m1_166_n85# Vdd 2 6 -1290 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_1/mux1_0/A Vdd 2 6 -1258 -29
p inputCombLogic2_0/add dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -1230 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_n31# 2 6 -1220 -29
p dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_n31# 2 6 -1216 -29
p dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# 2 6 -1212 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# 2 6 -1195 -29
p dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1186 -29
p dp8_0/dp1v4_1/reg1_0/Q Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# 2 6 -1175 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1165 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_n31# 2 6 -1155 -29
p dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 2 6 -1151 -29
p dp8_0/dp1v4_1/m1_166_n85# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# 2 6 -1140 -29
p dp8_0/dp1v4_1/reg1_0/Q dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -1129 -29
p dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# 2 6 -1117 -29
n a_562_n138# dp8_0/dp1v4_1/shift1_0/a_n6_n203# dp8_0/dp1v4_1/mux1_0/out 2 4 -1258 -129
n dp8_0/dp1v4_1/shift1_0/a_n6_n203# GND dp8_0/dp1v4_1/shift1_0/a_40_n213# 2 4 -1214 -131
n dp8_0/dp1v4_1/shift1_0/a_40_n213# GND dp8_0/dp1v4_1/m2_99_n9# 2 4 -1194 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_0/mux1_0/out dp8_0/dp1v4_1/shift1_0/a_n6_n203# 2 4 -1258 -137
p dp8_0/dp1v4_1/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_1/shift1_0/a_40_n213# 2 4 -1214 -145
p dp8_0/dp1v4_1/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_1/m2_99_n9# 2 4 -1194 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_1/mux1_0/A dp8_0/dp1v4_1/mux1_0/a_n90_n12# 2 4 -1253 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_1/mux1_0/a_n90_n12# GND 2 4 -1245 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_1/mux1_0/a_n49_5# dp8_0/dp1v4_1/mux1_0/out 2 4 -1181 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_1/mux1_0/out remainder_1 2 4 -1173 -71
p dp8_0/dp1v4_1/mux1_0/a_n90_n12# dp8_0/dp1v4_1/mux1_0/a_n65_5# Vdd 2 9 -1226 -73
p dp8_0/dp1v4_1/mux1_0/a_n65_5# dp8_0/dp1v4_1/mux1_0/a_n49_5# Vdd 2 9 -1210 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_1/mux1_0/A dp8_0/dp1v4_1/mux1_0/a_n90_n12# 2 4 -1253 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_1/mux1_0/a_n90_n12# GND 2 4 -1245 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_1/mux1_0/a_n49_5# dp8_0/dp1v4_1/mux1_0/out 2 4 -1181 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_1/mux1_0/out remainder_1 2 4 -1173 -91
n dp8_0/dp1v4_1/mux1_0/a_n90_n12# GND dp8_0/dp1v4_1/mux1_0/a_n65_5# 2 4 -1222 -95
n dp8_0/dp1v4_1/mux1_0/a_n65_5# GND dp8_0/dp1v4_1/mux1_0/a_n49_5# 2 4 -1206 -95
p clk dp8_0/dp1v4_1/m2_99_n9# dp8_0/dp1v4_1/rr1_0/a_n109_n98# 2 4 -1170 183
p reset Vdd dp8_0/dp1v4_1/rr1_0/a_n59_n133# 2 4 -1123 188
n reset GND dp8_0/dp1v4_1/rr1_0/a_n59_n133# 2 4 -1109 188
n clkn dp8_0/dp1v4_1/m2_99_n9# dp8_0/dp1v4_1/rr1_0/a_n109_n98# 2 4 -1162 169
n clk dp8_0/dp1v4_1/rr1_0/a_n109_n98# dp8_0/dp1v4_1/rr1_0/a_n102_n98# 2 4 -1170 155
p dp8_0/dp1v4_1/rr1_0/a_n59_n133# dp8_0/dp1v4_1/rr1_0/a_n102_n154# Vdd 2 4 -1123 172
n dp8_0/dp1v4_1/rr1_0/a_n59_n133# dp8_0/dp1v4_1/rr1_0/a_n43_n83# dp8_0/dp1v4_1/rr1_0/a_n102_n154# 2 4 -1109 172
n dp8_0/dp1v4_1/rr1_0/a_n109_n98# GND dp8_0/dp1v4_1/rr1_0/a_n43_n83# 2 4 -1109 168
p dp8_0/dp1v4_1/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_1/rr1_0/a_n102_n154# 2 4 -1123 164
p clkn dp8_0/dp1v4_1/rr1_0/a_n109_n98# dp8_0/dp1v4_1/rr1_0/a_n102_n98# 2 4 -1162 141
p dp8_0/dp1v4_1/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_1/rr1_0/a_n102_n98# 2 4 -1123 142
n dp8_0/dp1v4_1/rr1_0/a_n102_n154# GND dp8_0/dp1v4_1/rr1_0/a_n102_n98# 2 4 -1109 142
p clk dp8_0/dp1v4_1/rr1_0/a_n109_n126# dp8_0/dp1v4_1/rr1_0/a_n109_n154# 2 4 -1170 127
n clkn dp8_0/dp1v4_1/rr1_0/a_n109_n126# dp8_0/dp1v4_1/rr1_0/a_n109_n154# 2 4 -1162 113
p dp8_0/dp1v4_1/rr1_0/a_n59_n133# dp8_0/dp1v4_1/rr1_0/a_n109_n126# Vdd 2 4 -1123 120
n dp8_0/dp1v4_1/rr1_0/a_n59_n133# dp8_0/dp1v4_1/rr1_0/a_n42_n135# dp8_0/dp1v4_1/rr1_0/a_n109_n126# 2 4 -1108 120
n remainder_1 GND dp8_0/dp1v4_1/rr1_0/a_n42_n135# 2 4 -1108 116
n clk dp8_0/dp1v4_1/rr1_0/a_n109_n154# dp8_0/dp1v4_1/rr1_0/a_n102_n154# 2 4 -1170 99
p remainder_1 Vdd dp8_0/dp1v4_1/rr1_0/a_n109_n126# 2 4 -1123 112
p dp8_0/dp1v4_1/rr1_0/a_n109_n154# Vdd remainder_1 2 4 -1123 96
n dp8_0/dp1v4_1/rr1_0/a_n109_n154# GND remainder_1 2 4 -1109 96
p clkn dp8_0/dp1v4_1/rr1_0/a_n109_n154# dp8_0/dp1v4_1/rr1_0/a_n102_n154# 2 4 -1162 85
p andgate_0/out divisorin_1 dp8_0/dp1v4_1/reg1_0/a_n109_n98# 2 4 -1261 183
p reset Vdd dp8_0/dp1v4_1/reg1_0/a_n59_n133# 2 4 -1214 188
n reset GND dp8_0/dp1v4_1/reg1_0/a_n59_n133# 2 4 -1200 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_1 dp8_0/dp1v4_1/reg1_0/a_n109_n98# 2 4 -1253 169
n andgate_0/out dp8_0/dp1v4_1/reg1_0/a_n109_n98# dp8_0/dp1v4_1/reg1_0/a_n102_n98# 2 4 -1261 155
p dp8_0/dp1v4_1/reg1_0/a_n59_n133# dp8_0/dp1v4_1/reg1_0/a_n102_n154# Vdd 2 4 -1214 172
n dp8_0/dp1v4_1/reg1_0/a_n59_n133# dp8_0/dp1v4_1/reg1_0/a_n43_n83# dp8_0/dp1v4_1/reg1_0/a_n102_n154# 2 4 -1200 172
n dp8_0/dp1v4_1/reg1_0/a_n109_n98# GND dp8_0/dp1v4_1/reg1_0/a_n43_n83# 2 4 -1200 168
p dp8_0/dp1v4_1/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_1/reg1_0/a_n102_n154# 2 4 -1214 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_1/reg1_0/a_n109_n98# dp8_0/dp1v4_1/reg1_0/a_n102_n98# 2 4 -1253 141
p dp8_0/dp1v4_1/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_1/reg1_0/a_n102_n98# 2 4 -1214 142
n dp8_0/dp1v4_1/reg1_0/a_n102_n154# GND dp8_0/dp1v4_1/reg1_0/a_n102_n98# 2 4 -1200 142
p andgate_0/out dp8_0/dp1v4_1/reg1_0/a_n109_n126# dp8_0/dp1v4_1/reg1_0/a_n109_n154# 2 4 -1261 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_1/reg1_0/a_n109_n126# dp8_0/dp1v4_1/reg1_0/a_n109_n154# 2 4 -1253 113
p dp8_0/dp1v4_1/reg1_0/a_n59_n133# dp8_0/dp1v4_1/reg1_0/a_n109_n126# Vdd 2 4 -1214 120
n dp8_0/dp1v4_1/reg1_0/a_n59_n133# dp8_0/dp1v4_1/reg1_0/a_n42_n135# dp8_0/dp1v4_1/reg1_0/a_n109_n126# 2 4 -1199 120
n dp8_0/dp1v4_1/reg1_0/Q GND dp8_0/dp1v4_1/reg1_0/a_n42_n135# 2 4 -1199 116
n andgate_0/out dp8_0/dp1v4_1/reg1_0/a_n109_n154# dp8_0/dp1v4_1/reg1_0/a_n102_n154# 2 4 -1261 99
p dp8_0/dp1v4_1/reg1_0/Q Vdd dp8_0/dp1v4_1/reg1_0/a_n109_n126# 2 4 -1214 112
p dp8_0/dp1v4_1/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_1/reg1_0/Q 2 4 -1214 96
n dp8_0/dp1v4_1/reg1_0/a_n109_n154# GND dp8_0/dp1v4_1/reg1_0/Q 2 4 -1200 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_1/reg1_0/a_n109_n154# dp8_0/dp1v4_1/reg1_0/a_n102_n154# 2 4 -1253 85
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/m1_166_n85# GND 2 6 -1503 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_2/mux1_0/A GND 2 6 -1482 45
n remainder_2 dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# 2 6 -1460 45
n inputCombLogic2_0/add dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# GND 2 6 -1443 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_43# 2 6 -1433 45
n dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_43# 2 6 -1429 45
n dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# 2 6 -1425 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# 2 6 -1408 45
n dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# GND 2 6 -1399 45
n dp8_0/dp1v4_2/reg1_0/Q GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# 2 6 -1388 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# GND 2 6 -1378 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_43# 2 6 -1368 45
n dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 2 6 -1364 45
n dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# 2 6 -1353 45
n dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# GND 2 6 -1342 45
n dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# 2 6 -1330 45
p remainder_2 inputCombLogic2_0/add dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# 2 4 -1470 31
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/m1_166_n85# Vdd 2 6 -1503 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_2/mux1_0/A Vdd 2 6 -1471 -29
p inputCombLogic2_0/add dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -1443 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_n31# 2 6 -1433 -29
p dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_n31# 2 6 -1429 -29
p dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# 2 6 -1425 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# 2 6 -1408 -29
p dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1399 -29
p dp8_0/dp1v4_2/reg1_0/Q Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# 2 6 -1388 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1378 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_n31# 2 6 -1368 -29
p dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 2 6 -1364 -29
p dp8_0/dp1v4_2/m1_166_n85# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# 2 6 -1353 -29
p dp8_0/dp1v4_2/reg1_0/Q dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -1342 -29
p dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# 2 6 -1330 -29
n a_562_n138# dp8_0/dp1v4_2/shift1_0/a_n6_n203# dp8_0/dp1v4_2/mux1_0/out 2 4 -1471 -129
n dp8_0/dp1v4_2/shift1_0/a_n6_n203# GND dp8_0/dp1v4_2/shift1_0/a_40_n213# 2 4 -1427 -131
n dp8_0/dp1v4_2/shift1_0/a_40_n213# GND dp8_0/dp1v4_2/m2_99_n9# 2 4 -1407 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_1/mux1_0/out dp8_0/dp1v4_2/shift1_0/a_n6_n203# 2 4 -1471 -137
p dp8_0/dp1v4_2/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_2/shift1_0/a_40_n213# 2 4 -1427 -145
p dp8_0/dp1v4_2/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_2/m2_99_n9# 2 4 -1407 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_2/mux1_0/A dp8_0/dp1v4_2/mux1_0/a_n90_n12# 2 4 -1466 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_2/mux1_0/a_n90_n12# GND 2 4 -1458 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_2/mux1_0/a_n49_5# dp8_0/dp1v4_2/mux1_0/out 2 4 -1394 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_2/mux1_0/out remainder_2 2 4 -1386 -71
p dp8_0/dp1v4_2/mux1_0/a_n90_n12# dp8_0/dp1v4_2/mux1_0/a_n65_5# Vdd 2 9 -1439 -73
p dp8_0/dp1v4_2/mux1_0/a_n65_5# dp8_0/dp1v4_2/mux1_0/a_n49_5# Vdd 2 9 -1423 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_2/mux1_0/A dp8_0/dp1v4_2/mux1_0/a_n90_n12# 2 4 -1466 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_2/mux1_0/a_n90_n12# GND 2 4 -1458 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_2/mux1_0/a_n49_5# dp8_0/dp1v4_2/mux1_0/out 2 4 -1394 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_2/mux1_0/out remainder_2 2 4 -1386 -91
n dp8_0/dp1v4_2/mux1_0/a_n90_n12# GND dp8_0/dp1v4_2/mux1_0/a_n65_5# 2 4 -1435 -95
n dp8_0/dp1v4_2/mux1_0/a_n65_5# GND dp8_0/dp1v4_2/mux1_0/a_n49_5# 2 4 -1419 -95
p clk dp8_0/dp1v4_2/m2_99_n9# dp8_0/dp1v4_2/rr1_0/a_n109_n98# 2 4 -1383 183
p reset Vdd dp8_0/dp1v4_2/rr1_0/a_n59_n133# 2 4 -1336 188
n reset GND dp8_0/dp1v4_2/rr1_0/a_n59_n133# 2 4 -1322 188
n clkn dp8_0/dp1v4_2/m2_99_n9# dp8_0/dp1v4_2/rr1_0/a_n109_n98# 2 4 -1375 169
n clk dp8_0/dp1v4_2/rr1_0/a_n109_n98# dp8_0/dp1v4_2/rr1_0/a_n102_n98# 2 4 -1383 155
p dp8_0/dp1v4_2/rr1_0/a_n59_n133# dp8_0/dp1v4_2/rr1_0/a_n102_n154# Vdd 2 4 -1336 172
n dp8_0/dp1v4_2/rr1_0/a_n59_n133# dp8_0/dp1v4_2/rr1_0/a_n43_n83# dp8_0/dp1v4_2/rr1_0/a_n102_n154# 2 4 -1322 172
n dp8_0/dp1v4_2/rr1_0/a_n109_n98# GND dp8_0/dp1v4_2/rr1_0/a_n43_n83# 2 4 -1322 168
p dp8_0/dp1v4_2/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_2/rr1_0/a_n102_n154# 2 4 -1336 164
p clkn dp8_0/dp1v4_2/rr1_0/a_n109_n98# dp8_0/dp1v4_2/rr1_0/a_n102_n98# 2 4 -1375 141
p dp8_0/dp1v4_2/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_2/rr1_0/a_n102_n98# 2 4 -1336 142
n dp8_0/dp1v4_2/rr1_0/a_n102_n154# GND dp8_0/dp1v4_2/rr1_0/a_n102_n98# 2 4 -1322 142
p clk dp8_0/dp1v4_2/rr1_0/a_n109_n126# dp8_0/dp1v4_2/rr1_0/a_n109_n154# 2 4 -1383 127
n clkn dp8_0/dp1v4_2/rr1_0/a_n109_n126# dp8_0/dp1v4_2/rr1_0/a_n109_n154# 2 4 -1375 113
p dp8_0/dp1v4_2/rr1_0/a_n59_n133# dp8_0/dp1v4_2/rr1_0/a_n109_n126# Vdd 2 4 -1336 120
n dp8_0/dp1v4_2/rr1_0/a_n59_n133# dp8_0/dp1v4_2/rr1_0/a_n42_n135# dp8_0/dp1v4_2/rr1_0/a_n109_n126# 2 4 -1321 120
n remainder_2 GND dp8_0/dp1v4_2/rr1_0/a_n42_n135# 2 4 -1321 116
n clk dp8_0/dp1v4_2/rr1_0/a_n109_n154# dp8_0/dp1v4_2/rr1_0/a_n102_n154# 2 4 -1383 99
p remainder_2 Vdd dp8_0/dp1v4_2/rr1_0/a_n109_n126# 2 4 -1336 112
p dp8_0/dp1v4_2/rr1_0/a_n109_n154# Vdd remainder_2 2 4 -1336 96
n dp8_0/dp1v4_2/rr1_0/a_n109_n154# GND remainder_2 2 4 -1322 96
p clkn dp8_0/dp1v4_2/rr1_0/a_n109_n154# dp8_0/dp1v4_2/rr1_0/a_n102_n154# 2 4 -1375 85
p andgate_0/out divisorin_2 dp8_0/dp1v4_2/reg1_0/a_n109_n98# 2 4 -1474 183
p reset Vdd dp8_0/dp1v4_2/reg1_0/a_n59_n133# 2 4 -1427 188
n reset GND dp8_0/dp1v4_2/reg1_0/a_n59_n133# 2 4 -1413 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_2 dp8_0/dp1v4_2/reg1_0/a_n109_n98# 2 4 -1466 169
n andgate_0/out dp8_0/dp1v4_2/reg1_0/a_n109_n98# dp8_0/dp1v4_2/reg1_0/a_n102_n98# 2 4 -1474 155
p dp8_0/dp1v4_2/reg1_0/a_n59_n133# dp8_0/dp1v4_2/reg1_0/a_n102_n154# Vdd 2 4 -1427 172
n dp8_0/dp1v4_2/reg1_0/a_n59_n133# dp8_0/dp1v4_2/reg1_0/a_n43_n83# dp8_0/dp1v4_2/reg1_0/a_n102_n154# 2 4 -1413 172
n dp8_0/dp1v4_2/reg1_0/a_n109_n98# GND dp8_0/dp1v4_2/reg1_0/a_n43_n83# 2 4 -1413 168
p dp8_0/dp1v4_2/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_2/reg1_0/a_n102_n154# 2 4 -1427 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_2/reg1_0/a_n109_n98# dp8_0/dp1v4_2/reg1_0/a_n102_n98# 2 4 -1466 141
p dp8_0/dp1v4_2/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_2/reg1_0/a_n102_n98# 2 4 -1427 142
n dp8_0/dp1v4_2/reg1_0/a_n102_n154# GND dp8_0/dp1v4_2/reg1_0/a_n102_n98# 2 4 -1413 142
p andgate_0/out dp8_0/dp1v4_2/reg1_0/a_n109_n126# dp8_0/dp1v4_2/reg1_0/a_n109_n154# 2 4 -1474 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_2/reg1_0/a_n109_n126# dp8_0/dp1v4_2/reg1_0/a_n109_n154# 2 4 -1466 113
p dp8_0/dp1v4_2/reg1_0/a_n59_n133# dp8_0/dp1v4_2/reg1_0/a_n109_n126# Vdd 2 4 -1427 120
n dp8_0/dp1v4_2/reg1_0/a_n59_n133# dp8_0/dp1v4_2/reg1_0/a_n42_n135# dp8_0/dp1v4_2/reg1_0/a_n109_n126# 2 4 -1412 120
n dp8_0/dp1v4_2/reg1_0/Q GND dp8_0/dp1v4_2/reg1_0/a_n42_n135# 2 4 -1412 116
n andgate_0/out dp8_0/dp1v4_2/reg1_0/a_n109_n154# dp8_0/dp1v4_2/reg1_0/a_n102_n154# 2 4 -1474 99
p dp8_0/dp1v4_2/reg1_0/Q Vdd dp8_0/dp1v4_2/reg1_0/a_n109_n126# 2 4 -1427 112
p dp8_0/dp1v4_2/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_2/reg1_0/Q 2 4 -1427 96
n dp8_0/dp1v4_2/reg1_0/a_n109_n154# GND dp8_0/dp1v4_2/reg1_0/Q 2 4 -1413 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_2/reg1_0/a_n109_n154# dp8_0/dp1v4_2/reg1_0/a_n102_n154# 2 4 -1466 85
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/m1_166_n85# GND 2 6 -1716 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_3/mux1_0/A GND 2 6 -1695 45
n remainder_3 dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# 2 6 -1673 45
n inputCombLogic2_0/add dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# GND 2 6 -1656 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_43# 2 6 -1646 45
n dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_43# 2 6 -1642 45
n dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# 2 6 -1638 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# 2 6 -1621 45
n dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# GND 2 6 -1612 45
n dp8_0/dp1v4_3/reg1_0/Q GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# 2 6 -1601 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# GND 2 6 -1591 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_43# 2 6 -1581 45
n dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 2 6 -1577 45
n dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# 2 6 -1566 45
n dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# GND 2 6 -1555 45
n dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# 2 6 -1543 45
p remainder_3 inputCombLogic2_0/add dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# 2 4 -1683 31
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/m1_166_n85# Vdd 2 6 -1716 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_3/mux1_0/A Vdd 2 6 -1684 -29
p inputCombLogic2_0/add dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -1656 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_n31# 2 6 -1646 -29
p dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_n31# 2 6 -1642 -29
p dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# 2 6 -1638 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# 2 6 -1621 -29
p dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1612 -29
p dp8_0/dp1v4_3/reg1_0/Q Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# 2 6 -1601 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1591 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_n31# 2 6 -1581 -29
p dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 2 6 -1577 -29
p dp8_0/dp1v4_3/m1_166_n85# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# 2 6 -1566 -29
p dp8_0/dp1v4_3/reg1_0/Q dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -1555 -29
p dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# 2 6 -1543 -29
n a_562_n138# dp8_0/dp1v4_3/shift1_0/a_n6_n203# dp8_0/dp1v4_3/mux1_0/out 2 4 -1684 -129
n dp8_0/dp1v4_3/shift1_0/a_n6_n203# GND dp8_0/dp1v4_3/shift1_0/a_40_n213# 2 4 -1640 -131
n dp8_0/dp1v4_3/shift1_0/a_40_n213# GND dp8_0/dp1v4_3/m2_99_n9# 2 4 -1620 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_2/mux1_0/out dp8_0/dp1v4_3/shift1_0/a_n6_n203# 2 4 -1684 -137
p dp8_0/dp1v4_3/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_3/shift1_0/a_40_n213# 2 4 -1640 -145
p dp8_0/dp1v4_3/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_3/m2_99_n9# 2 4 -1620 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_3/mux1_0/A dp8_0/dp1v4_3/mux1_0/a_n90_n12# 2 4 -1679 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_3/mux1_0/a_n90_n12# GND 2 4 -1671 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_3/mux1_0/a_n49_5# dp8_0/dp1v4_3/mux1_0/out 2 4 -1607 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_3/mux1_0/out remainder_3 2 4 -1599 -71
p dp8_0/dp1v4_3/mux1_0/a_n90_n12# dp8_0/dp1v4_3/mux1_0/a_n65_5# Vdd 2 9 -1652 -73
p dp8_0/dp1v4_3/mux1_0/a_n65_5# dp8_0/dp1v4_3/mux1_0/a_n49_5# Vdd 2 9 -1636 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_3/mux1_0/A dp8_0/dp1v4_3/mux1_0/a_n90_n12# 2 4 -1679 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_3/mux1_0/a_n90_n12# GND 2 4 -1671 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_3/mux1_0/a_n49_5# dp8_0/dp1v4_3/mux1_0/out 2 4 -1607 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_3/mux1_0/out remainder_3 2 4 -1599 -91
n dp8_0/dp1v4_3/mux1_0/a_n90_n12# GND dp8_0/dp1v4_3/mux1_0/a_n65_5# 2 4 -1648 -95
n dp8_0/dp1v4_3/mux1_0/a_n65_5# GND dp8_0/dp1v4_3/mux1_0/a_n49_5# 2 4 -1632 -95
p clk dp8_0/dp1v4_3/m2_99_n9# dp8_0/dp1v4_3/rr1_0/a_n109_n98# 2 4 -1596 183
p reset Vdd dp8_0/dp1v4_3/rr1_0/a_n59_n133# 2 4 -1549 188
n reset GND dp8_0/dp1v4_3/rr1_0/a_n59_n133# 2 4 -1535 188
n clkn dp8_0/dp1v4_3/m2_99_n9# dp8_0/dp1v4_3/rr1_0/a_n109_n98# 2 4 -1588 169
n clk dp8_0/dp1v4_3/rr1_0/a_n109_n98# dp8_0/dp1v4_3/rr1_0/a_n102_n98# 2 4 -1596 155
p dp8_0/dp1v4_3/rr1_0/a_n59_n133# dp8_0/dp1v4_3/rr1_0/a_n102_n154# Vdd 2 4 -1549 172
n dp8_0/dp1v4_3/rr1_0/a_n59_n133# dp8_0/dp1v4_3/rr1_0/a_n43_n83# dp8_0/dp1v4_3/rr1_0/a_n102_n154# 2 4 -1535 172
n dp8_0/dp1v4_3/rr1_0/a_n109_n98# GND dp8_0/dp1v4_3/rr1_0/a_n43_n83# 2 4 -1535 168
p dp8_0/dp1v4_3/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_3/rr1_0/a_n102_n154# 2 4 -1549 164
p clkn dp8_0/dp1v4_3/rr1_0/a_n109_n98# dp8_0/dp1v4_3/rr1_0/a_n102_n98# 2 4 -1588 141
p dp8_0/dp1v4_3/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_3/rr1_0/a_n102_n98# 2 4 -1549 142
n dp8_0/dp1v4_3/rr1_0/a_n102_n154# GND dp8_0/dp1v4_3/rr1_0/a_n102_n98# 2 4 -1535 142
p clk dp8_0/dp1v4_3/rr1_0/a_n109_n126# dp8_0/dp1v4_3/rr1_0/a_n109_n154# 2 4 -1596 127
n clkn dp8_0/dp1v4_3/rr1_0/a_n109_n126# dp8_0/dp1v4_3/rr1_0/a_n109_n154# 2 4 -1588 113
p dp8_0/dp1v4_3/rr1_0/a_n59_n133# dp8_0/dp1v4_3/rr1_0/a_n109_n126# Vdd 2 4 -1549 120
n dp8_0/dp1v4_3/rr1_0/a_n59_n133# dp8_0/dp1v4_3/rr1_0/a_n42_n135# dp8_0/dp1v4_3/rr1_0/a_n109_n126# 2 4 -1534 120
n remainder_3 GND dp8_0/dp1v4_3/rr1_0/a_n42_n135# 2 4 -1534 116
n clk dp8_0/dp1v4_3/rr1_0/a_n109_n154# dp8_0/dp1v4_3/rr1_0/a_n102_n154# 2 4 -1596 99
p remainder_3 Vdd dp8_0/dp1v4_3/rr1_0/a_n109_n126# 2 4 -1549 112
p dp8_0/dp1v4_3/rr1_0/a_n109_n154# Vdd remainder_3 2 4 -1549 96
n dp8_0/dp1v4_3/rr1_0/a_n109_n154# GND remainder_3 2 4 -1535 96
p clkn dp8_0/dp1v4_3/rr1_0/a_n109_n154# dp8_0/dp1v4_3/rr1_0/a_n102_n154# 2 4 -1588 85
p andgate_0/out divisorin_3 dp8_0/dp1v4_3/reg1_0/a_n109_n98# 2 4 -1687 183
p reset Vdd dp8_0/dp1v4_3/reg1_0/a_n59_n133# 2 4 -1640 188
n reset GND dp8_0/dp1v4_3/reg1_0/a_n59_n133# 2 4 -1626 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_3 dp8_0/dp1v4_3/reg1_0/a_n109_n98# 2 4 -1679 169
n andgate_0/out dp8_0/dp1v4_3/reg1_0/a_n109_n98# dp8_0/dp1v4_3/reg1_0/a_n102_n98# 2 4 -1687 155
p dp8_0/dp1v4_3/reg1_0/a_n59_n133# dp8_0/dp1v4_3/reg1_0/a_n102_n154# Vdd 2 4 -1640 172
n dp8_0/dp1v4_3/reg1_0/a_n59_n133# dp8_0/dp1v4_3/reg1_0/a_n43_n83# dp8_0/dp1v4_3/reg1_0/a_n102_n154# 2 4 -1626 172
n dp8_0/dp1v4_3/reg1_0/a_n109_n98# GND dp8_0/dp1v4_3/reg1_0/a_n43_n83# 2 4 -1626 168
p dp8_0/dp1v4_3/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_3/reg1_0/a_n102_n154# 2 4 -1640 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_3/reg1_0/a_n109_n98# dp8_0/dp1v4_3/reg1_0/a_n102_n98# 2 4 -1679 141
p dp8_0/dp1v4_3/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_3/reg1_0/a_n102_n98# 2 4 -1640 142
n dp8_0/dp1v4_3/reg1_0/a_n102_n154# GND dp8_0/dp1v4_3/reg1_0/a_n102_n98# 2 4 -1626 142
p andgate_0/out dp8_0/dp1v4_3/reg1_0/a_n109_n126# dp8_0/dp1v4_3/reg1_0/a_n109_n154# 2 4 -1687 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_3/reg1_0/a_n109_n126# dp8_0/dp1v4_3/reg1_0/a_n109_n154# 2 4 -1679 113
p dp8_0/dp1v4_3/reg1_0/a_n59_n133# dp8_0/dp1v4_3/reg1_0/a_n109_n126# Vdd 2 4 -1640 120
n dp8_0/dp1v4_3/reg1_0/a_n59_n133# dp8_0/dp1v4_3/reg1_0/a_n42_n135# dp8_0/dp1v4_3/reg1_0/a_n109_n126# 2 4 -1625 120
n dp8_0/dp1v4_3/reg1_0/Q GND dp8_0/dp1v4_3/reg1_0/a_n42_n135# 2 4 -1625 116
n andgate_0/out dp8_0/dp1v4_3/reg1_0/a_n109_n154# dp8_0/dp1v4_3/reg1_0/a_n102_n154# 2 4 -1687 99
p dp8_0/dp1v4_3/reg1_0/Q Vdd dp8_0/dp1v4_3/reg1_0/a_n109_n126# 2 4 -1640 112
p dp8_0/dp1v4_3/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_3/reg1_0/Q 2 4 -1640 96
n dp8_0/dp1v4_3/reg1_0/a_n109_n154# GND dp8_0/dp1v4_3/reg1_0/Q 2 4 -1626 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_3/reg1_0/a_n109_n154# dp8_0/dp1v4_3/reg1_0/a_n102_n154# 2 4 -1679 85
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/m1_166_n85# GND 2 6 -1929 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_4/mux1_0/A GND 2 6 -1908 45
n remainder_4 dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# 2 6 -1886 45
n inputCombLogic2_0/add dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# GND 2 6 -1869 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_43# 2 6 -1859 45
n dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_43# 2 6 -1855 45
n dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# 2 6 -1851 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# 2 6 -1834 45
n dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# GND 2 6 -1825 45
n dp8_0/dp1v4_4/reg1_0/Q GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# 2 6 -1814 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# GND 2 6 -1804 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_43# 2 6 -1794 45
n dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 2 6 -1790 45
n dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# 2 6 -1779 45
n dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# GND 2 6 -1768 45
n dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# 2 6 -1756 45
p remainder_4 inputCombLogic2_0/add dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# 2 4 -1896 31
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/m1_166_n85# Vdd 2 6 -1929 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_4/mux1_0/A Vdd 2 6 -1897 -29
p inputCombLogic2_0/add dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -1869 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_n31# 2 6 -1859 -29
p dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_n31# 2 6 -1855 -29
p dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# 2 6 -1851 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# 2 6 -1834 -29
p dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1825 -29
p dp8_0/dp1v4_4/reg1_0/Q Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# 2 6 -1814 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -1804 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_n31# 2 6 -1794 -29
p dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 2 6 -1790 -29
p dp8_0/dp1v4_4/m1_166_n85# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# 2 6 -1779 -29
p dp8_0/dp1v4_4/reg1_0/Q dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -1768 -29
p dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# 2 6 -1756 -29
n a_562_n138# dp8_0/dp1v4_4/shift1_0/a_n6_n203# dp8_0/dp1v4_4/mux1_0/out 2 4 -1897 -129
n dp8_0/dp1v4_4/shift1_0/a_n6_n203# GND dp8_0/dp1v4_4/shift1_0/a_40_n213# 2 4 -1853 -131
n dp8_0/dp1v4_4/shift1_0/a_40_n213# GND dp8_0/dp1v4_4/m2_99_n9# 2 4 -1833 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_3/mux1_0/out dp8_0/dp1v4_4/shift1_0/a_n6_n203# 2 4 -1897 -137
p dp8_0/dp1v4_4/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_4/shift1_0/a_40_n213# 2 4 -1853 -145
p dp8_0/dp1v4_4/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_4/m2_99_n9# 2 4 -1833 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_4/mux1_0/A dp8_0/dp1v4_4/mux1_0/a_n90_n12# 2 4 -1892 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_4/mux1_0/a_n90_n12# GND 2 4 -1884 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_4/mux1_0/a_n49_5# dp8_0/dp1v4_4/mux1_0/out 2 4 -1820 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_4/mux1_0/out remainder_4 2 4 -1812 -71
p dp8_0/dp1v4_4/mux1_0/a_n90_n12# dp8_0/dp1v4_4/mux1_0/a_n65_5# Vdd 2 9 -1865 -73
p dp8_0/dp1v4_4/mux1_0/a_n65_5# dp8_0/dp1v4_4/mux1_0/a_n49_5# Vdd 2 9 -1849 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_4/mux1_0/A dp8_0/dp1v4_4/mux1_0/a_n90_n12# 2 4 -1892 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_4/mux1_0/a_n90_n12# GND 2 4 -1884 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_4/mux1_0/a_n49_5# dp8_0/dp1v4_4/mux1_0/out 2 4 -1820 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_4/mux1_0/out remainder_4 2 4 -1812 -91
n dp8_0/dp1v4_4/mux1_0/a_n90_n12# GND dp8_0/dp1v4_4/mux1_0/a_n65_5# 2 4 -1861 -95
n dp8_0/dp1v4_4/mux1_0/a_n65_5# GND dp8_0/dp1v4_4/mux1_0/a_n49_5# 2 4 -1845 -95
p clk dp8_0/dp1v4_4/m2_99_n9# dp8_0/dp1v4_4/rr1_0/a_n109_n98# 2 4 -1809 183
p reset Vdd dp8_0/dp1v4_4/rr1_0/a_n59_n133# 2 4 -1762 188
n reset GND dp8_0/dp1v4_4/rr1_0/a_n59_n133# 2 4 -1748 188
n clkn dp8_0/dp1v4_4/m2_99_n9# dp8_0/dp1v4_4/rr1_0/a_n109_n98# 2 4 -1801 169
n clk dp8_0/dp1v4_4/rr1_0/a_n109_n98# dp8_0/dp1v4_4/rr1_0/a_n102_n98# 2 4 -1809 155
p dp8_0/dp1v4_4/rr1_0/a_n59_n133# dp8_0/dp1v4_4/rr1_0/a_n102_n154# Vdd 2 4 -1762 172
n dp8_0/dp1v4_4/rr1_0/a_n59_n133# dp8_0/dp1v4_4/rr1_0/a_n43_n83# dp8_0/dp1v4_4/rr1_0/a_n102_n154# 2 4 -1748 172
n dp8_0/dp1v4_4/rr1_0/a_n109_n98# GND dp8_0/dp1v4_4/rr1_0/a_n43_n83# 2 4 -1748 168
p dp8_0/dp1v4_4/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_4/rr1_0/a_n102_n154# 2 4 -1762 164
p clkn dp8_0/dp1v4_4/rr1_0/a_n109_n98# dp8_0/dp1v4_4/rr1_0/a_n102_n98# 2 4 -1801 141
p dp8_0/dp1v4_4/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_4/rr1_0/a_n102_n98# 2 4 -1762 142
n dp8_0/dp1v4_4/rr1_0/a_n102_n154# GND dp8_0/dp1v4_4/rr1_0/a_n102_n98# 2 4 -1748 142
p clk dp8_0/dp1v4_4/rr1_0/a_n109_n126# dp8_0/dp1v4_4/rr1_0/a_n109_n154# 2 4 -1809 127
n clkn dp8_0/dp1v4_4/rr1_0/a_n109_n126# dp8_0/dp1v4_4/rr1_0/a_n109_n154# 2 4 -1801 113
p dp8_0/dp1v4_4/rr1_0/a_n59_n133# dp8_0/dp1v4_4/rr1_0/a_n109_n126# Vdd 2 4 -1762 120
n dp8_0/dp1v4_4/rr1_0/a_n59_n133# dp8_0/dp1v4_4/rr1_0/a_n42_n135# dp8_0/dp1v4_4/rr1_0/a_n109_n126# 2 4 -1747 120
n remainder_4 GND dp8_0/dp1v4_4/rr1_0/a_n42_n135# 2 4 -1747 116
n clk dp8_0/dp1v4_4/rr1_0/a_n109_n154# dp8_0/dp1v4_4/rr1_0/a_n102_n154# 2 4 -1809 99
p remainder_4 Vdd dp8_0/dp1v4_4/rr1_0/a_n109_n126# 2 4 -1762 112
p dp8_0/dp1v4_4/rr1_0/a_n109_n154# Vdd remainder_4 2 4 -1762 96
n dp8_0/dp1v4_4/rr1_0/a_n109_n154# GND remainder_4 2 4 -1748 96
p clkn dp8_0/dp1v4_4/rr1_0/a_n109_n154# dp8_0/dp1v4_4/rr1_0/a_n102_n154# 2 4 -1801 85
p andgate_0/out divisorin_4 dp8_0/dp1v4_4/reg1_0/a_n109_n98# 2 4 -1900 183
p reset Vdd dp8_0/dp1v4_4/reg1_0/a_n59_n133# 2 4 -1853 188
n reset GND dp8_0/dp1v4_4/reg1_0/a_n59_n133# 2 4 -1839 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_4 dp8_0/dp1v4_4/reg1_0/a_n109_n98# 2 4 -1892 169
n andgate_0/out dp8_0/dp1v4_4/reg1_0/a_n109_n98# dp8_0/dp1v4_4/reg1_0/a_n102_n98# 2 4 -1900 155
p dp8_0/dp1v4_4/reg1_0/a_n59_n133# dp8_0/dp1v4_4/reg1_0/a_n102_n154# Vdd 2 4 -1853 172
n dp8_0/dp1v4_4/reg1_0/a_n59_n133# dp8_0/dp1v4_4/reg1_0/a_n43_n83# dp8_0/dp1v4_4/reg1_0/a_n102_n154# 2 4 -1839 172
n dp8_0/dp1v4_4/reg1_0/a_n109_n98# GND dp8_0/dp1v4_4/reg1_0/a_n43_n83# 2 4 -1839 168
p dp8_0/dp1v4_4/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_4/reg1_0/a_n102_n154# 2 4 -1853 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_4/reg1_0/a_n109_n98# dp8_0/dp1v4_4/reg1_0/a_n102_n98# 2 4 -1892 141
p dp8_0/dp1v4_4/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_4/reg1_0/a_n102_n98# 2 4 -1853 142
n dp8_0/dp1v4_4/reg1_0/a_n102_n154# GND dp8_0/dp1v4_4/reg1_0/a_n102_n98# 2 4 -1839 142
p andgate_0/out dp8_0/dp1v4_4/reg1_0/a_n109_n126# dp8_0/dp1v4_4/reg1_0/a_n109_n154# 2 4 -1900 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_4/reg1_0/a_n109_n126# dp8_0/dp1v4_4/reg1_0/a_n109_n154# 2 4 -1892 113
p dp8_0/dp1v4_4/reg1_0/a_n59_n133# dp8_0/dp1v4_4/reg1_0/a_n109_n126# Vdd 2 4 -1853 120
n dp8_0/dp1v4_4/reg1_0/a_n59_n133# dp8_0/dp1v4_4/reg1_0/a_n42_n135# dp8_0/dp1v4_4/reg1_0/a_n109_n126# 2 4 -1838 120
n dp8_0/dp1v4_4/reg1_0/Q GND dp8_0/dp1v4_4/reg1_0/a_n42_n135# 2 4 -1838 116
n andgate_0/out dp8_0/dp1v4_4/reg1_0/a_n109_n154# dp8_0/dp1v4_4/reg1_0/a_n102_n154# 2 4 -1900 99
p dp8_0/dp1v4_4/reg1_0/Q Vdd dp8_0/dp1v4_4/reg1_0/a_n109_n126# 2 4 -1853 112
p dp8_0/dp1v4_4/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_4/reg1_0/Q 2 4 -1853 96
n dp8_0/dp1v4_4/reg1_0/a_n109_n154# GND dp8_0/dp1v4_4/reg1_0/Q 2 4 -1839 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_4/reg1_0/a_n109_n154# dp8_0/dp1v4_4/reg1_0/a_n102_n154# 2 4 -1892 85
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/m1_166_n85# GND 2 6 -2142 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_5/mux1_0/A GND 2 6 -2121 45
n remainder_5 dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# 2 6 -2099 45
n inputCombLogic2_0/add dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# GND 2 6 -2082 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_43# 2 6 -2072 45
n dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_43# 2 6 -2068 45
n dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# 2 6 -2064 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# 2 6 -2047 45
n dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# GND 2 6 -2038 45
n dp8_0/dp1v4_5/reg1_0/Q GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# 2 6 -2027 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# GND 2 6 -2017 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_43# 2 6 -2007 45
n dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 2 6 -2003 45
n dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# 2 6 -1992 45
n dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# GND 2 6 -1981 45
n dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# 2 6 -1969 45
p remainder_5 inputCombLogic2_0/add dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# 2 4 -2109 31
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/m1_166_n85# Vdd 2 6 -2142 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_5/mux1_0/A Vdd 2 6 -2110 -29
p inputCombLogic2_0/add dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -2082 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_n31# 2 6 -2072 -29
p dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_n31# 2 6 -2068 -29
p dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# 2 6 -2064 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# 2 6 -2047 -29
p dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2038 -29
p dp8_0/dp1v4_5/reg1_0/Q Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# 2 6 -2027 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2017 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_n31# 2 6 -2007 -29
p dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 2 6 -2003 -29
p dp8_0/dp1v4_5/m1_166_n85# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# 2 6 -1992 -29
p dp8_0/dp1v4_5/reg1_0/Q dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -1981 -29
p dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# 2 6 -1969 -29
n a_562_n138# dp8_0/dp1v4_5/shift1_0/a_n6_n203# dp8_0/dp1v4_5/mux1_0/out 2 4 -2110 -129
n dp8_0/dp1v4_5/shift1_0/a_n6_n203# GND dp8_0/dp1v4_5/shift1_0/a_40_n213# 2 4 -2066 -131
n dp8_0/dp1v4_5/shift1_0/a_40_n213# GND dp8_0/dp1v4_5/m2_99_n9# 2 4 -2046 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_4/mux1_0/out dp8_0/dp1v4_5/shift1_0/a_n6_n203# 2 4 -2110 -137
p dp8_0/dp1v4_5/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_5/shift1_0/a_40_n213# 2 4 -2066 -145
p dp8_0/dp1v4_5/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_5/m2_99_n9# 2 4 -2046 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_5/mux1_0/A dp8_0/dp1v4_5/mux1_0/a_n90_n12# 2 4 -2105 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_5/mux1_0/a_n90_n12# GND 2 4 -2097 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_5/mux1_0/a_n49_5# dp8_0/dp1v4_5/mux1_0/out 2 4 -2033 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_5/mux1_0/out remainder_5 2 4 -2025 -71
p dp8_0/dp1v4_5/mux1_0/a_n90_n12# dp8_0/dp1v4_5/mux1_0/a_n65_5# Vdd 2 9 -2078 -73
p dp8_0/dp1v4_5/mux1_0/a_n65_5# dp8_0/dp1v4_5/mux1_0/a_n49_5# Vdd 2 9 -2062 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_5/mux1_0/A dp8_0/dp1v4_5/mux1_0/a_n90_n12# 2 4 -2105 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_5/mux1_0/a_n90_n12# GND 2 4 -2097 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_5/mux1_0/a_n49_5# dp8_0/dp1v4_5/mux1_0/out 2 4 -2033 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_5/mux1_0/out remainder_5 2 4 -2025 -91
n dp8_0/dp1v4_5/mux1_0/a_n90_n12# GND dp8_0/dp1v4_5/mux1_0/a_n65_5# 2 4 -2074 -95
n dp8_0/dp1v4_5/mux1_0/a_n65_5# GND dp8_0/dp1v4_5/mux1_0/a_n49_5# 2 4 -2058 -95
p clk dp8_0/dp1v4_5/m2_99_n9# dp8_0/dp1v4_5/rr1_0/a_n109_n98# 2 4 -2022 183
p reset Vdd dp8_0/dp1v4_5/rr1_0/a_n59_n133# 2 4 -1975 188
n reset GND dp8_0/dp1v4_5/rr1_0/a_n59_n133# 2 4 -1961 188
n clkn dp8_0/dp1v4_5/m2_99_n9# dp8_0/dp1v4_5/rr1_0/a_n109_n98# 2 4 -2014 169
n clk dp8_0/dp1v4_5/rr1_0/a_n109_n98# dp8_0/dp1v4_5/rr1_0/a_n102_n98# 2 4 -2022 155
p dp8_0/dp1v4_5/rr1_0/a_n59_n133# dp8_0/dp1v4_5/rr1_0/a_n102_n154# Vdd 2 4 -1975 172
n dp8_0/dp1v4_5/rr1_0/a_n59_n133# dp8_0/dp1v4_5/rr1_0/a_n43_n83# dp8_0/dp1v4_5/rr1_0/a_n102_n154# 2 4 -1961 172
n dp8_0/dp1v4_5/rr1_0/a_n109_n98# GND dp8_0/dp1v4_5/rr1_0/a_n43_n83# 2 4 -1961 168
p dp8_0/dp1v4_5/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_5/rr1_0/a_n102_n154# 2 4 -1975 164
p clkn dp8_0/dp1v4_5/rr1_0/a_n109_n98# dp8_0/dp1v4_5/rr1_0/a_n102_n98# 2 4 -2014 141
p dp8_0/dp1v4_5/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_5/rr1_0/a_n102_n98# 2 4 -1975 142
n dp8_0/dp1v4_5/rr1_0/a_n102_n154# GND dp8_0/dp1v4_5/rr1_0/a_n102_n98# 2 4 -1961 142
p clk dp8_0/dp1v4_5/rr1_0/a_n109_n126# dp8_0/dp1v4_5/rr1_0/a_n109_n154# 2 4 -2022 127
n clkn dp8_0/dp1v4_5/rr1_0/a_n109_n126# dp8_0/dp1v4_5/rr1_0/a_n109_n154# 2 4 -2014 113
p dp8_0/dp1v4_5/rr1_0/a_n59_n133# dp8_0/dp1v4_5/rr1_0/a_n109_n126# Vdd 2 4 -1975 120
n dp8_0/dp1v4_5/rr1_0/a_n59_n133# dp8_0/dp1v4_5/rr1_0/a_n42_n135# dp8_0/dp1v4_5/rr1_0/a_n109_n126# 2 4 -1960 120
n remainder_5 GND dp8_0/dp1v4_5/rr1_0/a_n42_n135# 2 4 -1960 116
n clk dp8_0/dp1v4_5/rr1_0/a_n109_n154# dp8_0/dp1v4_5/rr1_0/a_n102_n154# 2 4 -2022 99
p remainder_5 Vdd dp8_0/dp1v4_5/rr1_0/a_n109_n126# 2 4 -1975 112
p dp8_0/dp1v4_5/rr1_0/a_n109_n154# Vdd remainder_5 2 4 -1975 96
n dp8_0/dp1v4_5/rr1_0/a_n109_n154# GND remainder_5 2 4 -1961 96
p clkn dp8_0/dp1v4_5/rr1_0/a_n109_n154# dp8_0/dp1v4_5/rr1_0/a_n102_n154# 2 4 -2014 85
p andgate_0/out divisorin_5 dp8_0/dp1v4_5/reg1_0/a_n109_n98# 2 4 -2113 183
p reset Vdd dp8_0/dp1v4_5/reg1_0/a_n59_n133# 2 4 -2066 188
n reset GND dp8_0/dp1v4_5/reg1_0/a_n59_n133# 2 4 -2052 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_5 dp8_0/dp1v4_5/reg1_0/a_n109_n98# 2 4 -2105 169
n andgate_0/out dp8_0/dp1v4_5/reg1_0/a_n109_n98# dp8_0/dp1v4_5/reg1_0/a_n102_n98# 2 4 -2113 155
p dp8_0/dp1v4_5/reg1_0/a_n59_n133# dp8_0/dp1v4_5/reg1_0/a_n102_n154# Vdd 2 4 -2066 172
n dp8_0/dp1v4_5/reg1_0/a_n59_n133# dp8_0/dp1v4_5/reg1_0/a_n43_n83# dp8_0/dp1v4_5/reg1_0/a_n102_n154# 2 4 -2052 172
n dp8_0/dp1v4_5/reg1_0/a_n109_n98# GND dp8_0/dp1v4_5/reg1_0/a_n43_n83# 2 4 -2052 168
p dp8_0/dp1v4_5/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_5/reg1_0/a_n102_n154# 2 4 -2066 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_5/reg1_0/a_n109_n98# dp8_0/dp1v4_5/reg1_0/a_n102_n98# 2 4 -2105 141
p dp8_0/dp1v4_5/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_5/reg1_0/a_n102_n98# 2 4 -2066 142
n dp8_0/dp1v4_5/reg1_0/a_n102_n154# GND dp8_0/dp1v4_5/reg1_0/a_n102_n98# 2 4 -2052 142
p andgate_0/out dp8_0/dp1v4_5/reg1_0/a_n109_n126# dp8_0/dp1v4_5/reg1_0/a_n109_n154# 2 4 -2113 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_5/reg1_0/a_n109_n126# dp8_0/dp1v4_5/reg1_0/a_n109_n154# 2 4 -2105 113
p dp8_0/dp1v4_5/reg1_0/a_n59_n133# dp8_0/dp1v4_5/reg1_0/a_n109_n126# Vdd 2 4 -2066 120
n dp8_0/dp1v4_5/reg1_0/a_n59_n133# dp8_0/dp1v4_5/reg1_0/a_n42_n135# dp8_0/dp1v4_5/reg1_0/a_n109_n126# 2 4 -2051 120
n dp8_0/dp1v4_5/reg1_0/Q GND dp8_0/dp1v4_5/reg1_0/a_n42_n135# 2 4 -2051 116
n andgate_0/out dp8_0/dp1v4_5/reg1_0/a_n109_n154# dp8_0/dp1v4_5/reg1_0/a_n102_n154# 2 4 -2113 99
p dp8_0/dp1v4_5/reg1_0/Q Vdd dp8_0/dp1v4_5/reg1_0/a_n109_n126# 2 4 -2066 112
p dp8_0/dp1v4_5/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_5/reg1_0/Q 2 4 -2066 96
n dp8_0/dp1v4_5/reg1_0/a_n109_n154# GND dp8_0/dp1v4_5/reg1_0/Q 2 4 -2052 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_5/reg1_0/a_n109_n154# dp8_0/dp1v4_5/reg1_0/a_n102_n154# 2 4 -2105 85
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/m1_166_n85# GND 2 6 -2355 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_6/mux1_0/A GND 2 6 -2334 45
n remainder_6 dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# 2 6 -2312 45
n inputCombLogic2_0/add dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# GND 2 6 -2295 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_43# 2 6 -2285 45
n dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_43# 2 6 -2281 45
n dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# 2 6 -2277 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# 2 6 -2260 45
n dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# GND 2 6 -2251 45
n dp8_0/dp1v4_6/reg1_0/Q GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# 2 6 -2240 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# GND 2 6 -2230 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_43# 2 6 -2220 45
n dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 2 6 -2216 45
n dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# 2 6 -2205 45
n dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# GND 2 6 -2194 45
n dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# 2 6 -2182 45
p remainder_6 inputCombLogic2_0/add dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# 2 4 -2322 31
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/m1_166_n85# Vdd 2 6 -2355 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_6/mux1_0/A Vdd 2 6 -2323 -29
p inputCombLogic2_0/add dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -2295 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_n31# 2 6 -2285 -29
p dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_n31# 2 6 -2281 -29
p dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# 2 6 -2277 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# 2 6 -2260 -29
p dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2251 -29
p dp8_0/dp1v4_6/reg1_0/Q Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# 2 6 -2240 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2230 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_n31# 2 6 -2220 -29
p dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 2 6 -2216 -29
p dp8_0/dp1v4_6/m1_166_n85# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# 2 6 -2205 -29
p dp8_0/dp1v4_6/reg1_0/Q dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -2194 -29
p dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# 2 6 -2182 -29
n a_562_n138# dp8_0/dp1v4_6/shift1_0/a_n6_n203# dp8_0/dp1v4_6/mux1_0/out 2 4 -2323 -129
n dp8_0/dp1v4_6/shift1_0/a_n6_n203# GND dp8_0/dp1v4_6/shift1_0/a_40_n213# 2 4 -2279 -131
n dp8_0/dp1v4_6/shift1_0/a_40_n213# GND dp8_0/dp1v4_6/m2_99_n9# 2 4 -2259 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_5/mux1_0/out dp8_0/dp1v4_6/shift1_0/a_n6_n203# 2 4 -2323 -137
p dp8_0/dp1v4_6/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_6/shift1_0/a_40_n213# 2 4 -2279 -145
p dp8_0/dp1v4_6/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_6/m2_99_n9# 2 4 -2259 -145
p dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_6/mux1_0/A dp8_0/dp1v4_6/mux1_0/a_n90_n12# 2 4 -2318 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_6/mux1_0/a_n90_n12# GND 2 4 -2310 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_6/mux1_0/a_n49_5# dp8_0/dp1v4_6/mux1_0/out 2 4 -2246 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_6/mux1_0/out remainder_6 2 4 -2238 -71
p dp8_0/dp1v4_6/mux1_0/a_n90_n12# dp8_0/dp1v4_6/mux1_0/a_n65_5# Vdd 2 9 -2291 -73
p dp8_0/dp1v4_6/mux1_0/a_n65_5# dp8_0/dp1v4_6/mux1_0/a_n49_5# Vdd 2 9 -2275 -73
n inputCombLogic2_0/sel0 dp8_0/dp1v4_6/mux1_0/A dp8_0/dp1v4_6/mux1_0/a_n90_n12# 2 4 -2318 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_6/mux1_0/a_n90_n12# GND 2 4 -2310 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_6/mux1_0/a_n49_5# dp8_0/dp1v4_6/mux1_0/out 2 4 -2246 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_6/mux1_0/out remainder_6 2 4 -2238 -91
n dp8_0/dp1v4_6/mux1_0/a_n90_n12# GND dp8_0/dp1v4_6/mux1_0/a_n65_5# 2 4 -2287 -95
n dp8_0/dp1v4_6/mux1_0/a_n65_5# GND dp8_0/dp1v4_6/mux1_0/a_n49_5# 2 4 -2271 -95
p clk dp8_0/dp1v4_6/m2_99_n9# dp8_0/dp1v4_6/rr1_0/a_n109_n98# 2 4 -2235 183
p reset Vdd dp8_0/dp1v4_6/rr1_0/a_n59_n133# 2 4 -2188 188
n reset GND dp8_0/dp1v4_6/rr1_0/a_n59_n133# 2 4 -2174 188
n clkn dp8_0/dp1v4_6/m2_99_n9# dp8_0/dp1v4_6/rr1_0/a_n109_n98# 2 4 -2227 169
n clk dp8_0/dp1v4_6/rr1_0/a_n109_n98# dp8_0/dp1v4_6/rr1_0/a_n102_n98# 2 4 -2235 155
p dp8_0/dp1v4_6/rr1_0/a_n59_n133# dp8_0/dp1v4_6/rr1_0/a_n102_n154# Vdd 2 4 -2188 172
n dp8_0/dp1v4_6/rr1_0/a_n59_n133# dp8_0/dp1v4_6/rr1_0/a_n43_n83# dp8_0/dp1v4_6/rr1_0/a_n102_n154# 2 4 -2174 172
n dp8_0/dp1v4_6/rr1_0/a_n109_n98# GND dp8_0/dp1v4_6/rr1_0/a_n43_n83# 2 4 -2174 168
p dp8_0/dp1v4_6/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_6/rr1_0/a_n102_n154# 2 4 -2188 164
p clkn dp8_0/dp1v4_6/rr1_0/a_n109_n98# dp8_0/dp1v4_6/rr1_0/a_n102_n98# 2 4 -2227 141
p dp8_0/dp1v4_6/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_6/rr1_0/a_n102_n98# 2 4 -2188 142
n dp8_0/dp1v4_6/rr1_0/a_n102_n154# GND dp8_0/dp1v4_6/rr1_0/a_n102_n98# 2 4 -2174 142
p clk dp8_0/dp1v4_6/rr1_0/a_n109_n126# dp8_0/dp1v4_6/rr1_0/a_n109_n154# 2 4 -2235 127
n clkn dp8_0/dp1v4_6/rr1_0/a_n109_n126# dp8_0/dp1v4_6/rr1_0/a_n109_n154# 2 4 -2227 113
p dp8_0/dp1v4_6/rr1_0/a_n59_n133# dp8_0/dp1v4_6/rr1_0/a_n109_n126# Vdd 2 4 -2188 120
n dp8_0/dp1v4_6/rr1_0/a_n59_n133# dp8_0/dp1v4_6/rr1_0/a_n42_n135# dp8_0/dp1v4_6/rr1_0/a_n109_n126# 2 4 -2173 120
n remainder_6 GND dp8_0/dp1v4_6/rr1_0/a_n42_n135# 2 4 -2173 116
n clk dp8_0/dp1v4_6/rr1_0/a_n109_n154# dp8_0/dp1v4_6/rr1_0/a_n102_n154# 2 4 -2235 99
p remainder_6 Vdd dp8_0/dp1v4_6/rr1_0/a_n109_n126# 2 4 -2188 112
p dp8_0/dp1v4_6/rr1_0/a_n109_n154# Vdd remainder_6 2 4 -2188 96
n dp8_0/dp1v4_6/rr1_0/a_n109_n154# GND remainder_6 2 4 -2174 96
p clkn dp8_0/dp1v4_6/rr1_0/a_n109_n154# dp8_0/dp1v4_6/rr1_0/a_n102_n154# 2 4 -2227 85
p andgate_0/out divisorin_6 dp8_0/dp1v4_6/reg1_0/a_n109_n98# 2 4 -2326 183
p reset Vdd dp8_0/dp1v4_6/reg1_0/a_n59_n133# 2 4 -2279 188
n reset GND dp8_0/dp1v4_6/reg1_0/a_n59_n133# 2 4 -2265 188
n dp8_0/dp1v4_7/reg1_0/Clkn divisorin_6 dp8_0/dp1v4_6/reg1_0/a_n109_n98# 2 4 -2318 169
n andgate_0/out dp8_0/dp1v4_6/reg1_0/a_n109_n98# dp8_0/dp1v4_6/reg1_0/a_n102_n98# 2 4 -2326 155
p dp8_0/dp1v4_6/reg1_0/a_n59_n133# dp8_0/dp1v4_6/reg1_0/a_n102_n154# Vdd 2 4 -2279 172
n dp8_0/dp1v4_6/reg1_0/a_n59_n133# dp8_0/dp1v4_6/reg1_0/a_n43_n83# dp8_0/dp1v4_6/reg1_0/a_n102_n154# 2 4 -2265 172
n dp8_0/dp1v4_6/reg1_0/a_n109_n98# GND dp8_0/dp1v4_6/reg1_0/a_n43_n83# 2 4 -2265 168
p dp8_0/dp1v4_6/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_6/reg1_0/a_n102_n154# 2 4 -2279 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_6/reg1_0/a_n109_n98# dp8_0/dp1v4_6/reg1_0/a_n102_n98# 2 4 -2318 141
p dp8_0/dp1v4_6/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_6/reg1_0/a_n102_n98# 2 4 -2279 142
n dp8_0/dp1v4_6/reg1_0/a_n102_n154# GND dp8_0/dp1v4_6/reg1_0/a_n102_n98# 2 4 -2265 142
p andgate_0/out dp8_0/dp1v4_6/reg1_0/a_n109_n126# dp8_0/dp1v4_6/reg1_0/a_n109_n154# 2 4 -2326 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_6/reg1_0/a_n109_n126# dp8_0/dp1v4_6/reg1_0/a_n109_n154# 2 4 -2318 113
p dp8_0/dp1v4_6/reg1_0/a_n59_n133# dp8_0/dp1v4_6/reg1_0/a_n109_n126# Vdd 2 4 -2279 120
n dp8_0/dp1v4_6/reg1_0/a_n59_n133# dp8_0/dp1v4_6/reg1_0/a_n42_n135# dp8_0/dp1v4_6/reg1_0/a_n109_n126# 2 4 -2264 120
n dp8_0/dp1v4_6/reg1_0/Q GND dp8_0/dp1v4_6/reg1_0/a_n42_n135# 2 4 -2264 116
n andgate_0/out dp8_0/dp1v4_6/reg1_0/a_n109_n154# dp8_0/dp1v4_6/reg1_0/a_n102_n154# 2 4 -2326 99
p dp8_0/dp1v4_6/reg1_0/Q Vdd dp8_0/dp1v4_6/reg1_0/a_n109_n126# 2 4 -2279 112
p dp8_0/dp1v4_6/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_6/reg1_0/Q 2 4 -2279 96
n dp8_0/dp1v4_6/reg1_0/a_n109_n154# GND dp8_0/dp1v4_6/reg1_0/Q 2 4 -2265 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_6/reg1_0/a_n109_n154# dp8_0/dp1v4_6/reg1_0/a_n102_n154# 2 4 -2318 85
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/m1_n1491_147# GND 2 6 -2568 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# GND GND 2 6 -2547 45
n dp8_0/dp1v4_7/mux1_0/C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# 2 6 -2525 45
n inputCombLogic2_0/add dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# GND 2 6 -2508 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_43# 2 6 -2498 45
n dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_43# 2 6 -2494 45
n dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# 2 6 -2490 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# 2 6 -2473 45
n dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# GND 2 6 -2464 45
n dp8_0/dp1v4_7/reg1_0/Q GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# 2 6 -2453 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# GND 2 6 -2443 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_43# 2 6 -2433 45
n dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 2 6 -2429 45
n dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# 2 6 -2418 45
n dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# GND 2 6 -2407 45
n dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# 2 6 -2395 45
p dp8_0/dp1v4_7/mux1_0/C inputCombLogic2_0/add dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# 2 4 -2535 31
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/m1_n1491_147# Vdd 2 6 -2568 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# GND Vdd 2 6 -2536 -29
p inputCombLogic2_0/add dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# Vdd 2 6 -2508 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_n31# 2 6 -2498 -29
p dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_n31# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_n31# 2 6 -2494 -29
p dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_n31# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# 2 6 -2490 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# 2 6 -2473 -29
p dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2464 -29
p dp8_0/dp1v4_7/reg1_0/Q Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# 2 6 -2453 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# Vdd 2 6 -2443 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_n31# 2 6 -2433 -29
p dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_n31# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 2 6 -2429 -29
p dp8_0/dp1v4_7/m1_166_n85# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# 2 6 -2418 -29
p dp8_0/dp1v4_7/reg1_0/Q dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# Vdd 2 6 -2407 -29
p dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# 2 6 -2395 -29
n a_562_n138# dp8_0/dp1v4_7/shift1_0/a_n6_n203# dp8_0/dp1v4_7/mux1_0/out 2 4 -2536 -129
n dp8_0/dp1v4_7/shift1_0/a_n6_n203# GND dp8_0/dp1v4_7/shift1_0/a_40_n213# 2 4 -2492 -131
n dp8_0/dp1v4_7/shift1_0/a_40_n213# GND dp8_0/dp1v4_7/m2_99_n9# 2 4 -2472 -131
n inputCombLogic2_0/shift dp8_0/dp1v4_6/mux1_0/out dp8_0/dp1v4_7/shift1_0/a_n6_n203# 2 4 -2536 -137
p dp8_0/dp1v4_7/shift1_0/a_n6_n203# Vdd dp8_0/dp1v4_7/shift1_0/a_40_n213# 2 4 -2492 -145
p dp8_0/dp1v4_7/shift1_0/a_40_n213# Vdd dp8_0/dp1v4_7/m2_99_n9# 2 4 -2472 -145
p dp8_0/dp1v4_7/mux1_0/S0n GND dp8_0/dp1v4_7/mux1_0/a_n90_n12# 2 4 -2531 -73
p inputCombLogic2_0/sel0 dp8_0/dp1v4_7/mux1_0/a_n90_n12# GND 2 4 -2523 -73
p dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_7/mux1_0/a_n49_5# dp8_0/dp1v4_7/mux1_0/out 2 4 -2459 -71
p inputCombLogic2_0/s1 dp8_0/dp1v4_7/mux1_0/out dp8_0/dp1v4_7/mux1_0/C 2 4 -2451 -71
p dp8_0/dp1v4_7/mux1_0/a_n90_n12# dp8_0/dp1v4_7/mux1_0/a_n65_5# Vdd 2 9 -2504 -73
p dp8_0/dp1v4_7/mux1_0/a_n65_5# dp8_0/dp1v4_7/mux1_0/a_n49_5# Vdd 2 9 -2488 -73
n inputCombLogic2_0/sel0 GND dp8_0/dp1v4_7/mux1_0/a_n90_n12# 2 4 -2531 -93
n dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_7/mux1_0/a_n90_n12# GND 2 4 -2523 -93
n inputCombLogic2_0/s1 dp8_0/dp1v4_7/mux1_0/a_n49_5# dp8_0/dp1v4_7/mux1_0/out 2 4 -2459 -91
n dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_7/mux1_0/out dp8_0/dp1v4_7/mux1_0/C 2 4 -2451 -91
n dp8_0/dp1v4_7/mux1_0/a_n90_n12# GND dp8_0/dp1v4_7/mux1_0/a_n65_5# 2 4 -2500 -95
n dp8_0/dp1v4_7/mux1_0/a_n65_5# GND dp8_0/dp1v4_7/mux1_0/a_n49_5# 2 4 -2484 -95
p clk dp8_0/dp1v4_7/m2_99_n9# dp8_0/dp1v4_7/rr1_0/a_n109_n98# 2 4 -2448 183
p reset Vdd dp8_0/dp1v4_7/rr1_0/a_n59_n133# 2 4 -2401 188
n reset GND dp8_0/dp1v4_7/rr1_0/a_n59_n133# 2 4 -2387 188
n clkn dp8_0/dp1v4_7/m2_99_n9# dp8_0/dp1v4_7/rr1_0/a_n109_n98# 2 4 -2440 169
n clk dp8_0/dp1v4_7/rr1_0/a_n109_n98# dp8_0/dp1v4_7/rr1_0/a_n102_n98# 2 4 -2448 155
p dp8_0/dp1v4_7/rr1_0/a_n59_n133# dp8_0/dp1v4_7/rr1_0/a_n102_n154# Vdd 2 4 -2401 172
n dp8_0/dp1v4_7/rr1_0/a_n59_n133# dp8_0/dp1v4_7/rr1_0/a_n43_n83# dp8_0/dp1v4_7/rr1_0/a_n102_n154# 2 4 -2387 172
n dp8_0/dp1v4_7/rr1_0/a_n109_n98# GND dp8_0/dp1v4_7/rr1_0/a_n43_n83# 2 4 -2387 168
p dp8_0/dp1v4_7/rr1_0/a_n109_n98# Vdd dp8_0/dp1v4_7/rr1_0/a_n102_n154# 2 4 -2401 164
p clkn dp8_0/dp1v4_7/rr1_0/a_n109_n98# dp8_0/dp1v4_7/rr1_0/a_n102_n98# 2 4 -2440 141
p dp8_0/dp1v4_7/rr1_0/a_n102_n154# Vdd dp8_0/dp1v4_7/rr1_0/a_n102_n98# 2 4 -2401 142
n dp8_0/dp1v4_7/rr1_0/a_n102_n154# GND dp8_0/dp1v4_7/rr1_0/a_n102_n98# 2 4 -2387 142
p clk dp8_0/dp1v4_7/rr1_0/a_n109_n126# dp8_0/dp1v4_7/rr1_0/a_n109_n154# 2 4 -2448 127
n clkn dp8_0/dp1v4_7/rr1_0/a_n109_n126# dp8_0/dp1v4_7/rr1_0/a_n109_n154# 2 4 -2440 113
p dp8_0/dp1v4_7/rr1_0/a_n59_n133# dp8_0/dp1v4_7/rr1_0/a_n109_n126# Vdd 2 4 -2401 120
n dp8_0/dp1v4_7/rr1_0/a_n59_n133# dp8_0/dp1v4_7/rr1_0/a_n42_n135# dp8_0/dp1v4_7/rr1_0/a_n109_n126# 2 4 -2386 120
n dp8_0/dp1v4_7/mux1_0/C GND dp8_0/dp1v4_7/rr1_0/a_n42_n135# 2 4 -2386 116
n clk dp8_0/dp1v4_7/rr1_0/a_n109_n154# dp8_0/dp1v4_7/rr1_0/a_n102_n154# 2 4 -2448 99
p dp8_0/dp1v4_7/mux1_0/C Vdd dp8_0/dp1v4_7/rr1_0/a_n109_n126# 2 4 -2401 112
p dp8_0/dp1v4_7/rr1_0/a_n109_n154# Vdd dp8_0/dp1v4_7/mux1_0/C 2 4 -2401 96
n dp8_0/dp1v4_7/rr1_0/a_n109_n154# GND dp8_0/dp1v4_7/mux1_0/C 2 4 -2387 96
p clkn dp8_0/dp1v4_7/rr1_0/a_n109_n154# dp8_0/dp1v4_7/rr1_0/a_n102_n154# 2 4 -2440 85
p andgate_0/out GND dp8_0/dp1v4_7/reg1_0/a_n109_n98# 2 4 -2539 183
p reset Vdd dp8_0/dp1v4_7/reg1_0/a_n59_n133# 2 4 -2492 188
n reset GND dp8_0/dp1v4_7/reg1_0/a_n59_n133# 2 4 -2478 188
n dp8_0/dp1v4_7/reg1_0/Clkn GND dp8_0/dp1v4_7/reg1_0/a_n109_n98# 2 4 -2531 169
n andgate_0/out dp8_0/dp1v4_7/reg1_0/a_n109_n98# dp8_0/dp1v4_7/reg1_0/a_n102_n98# 2 4 -2539 155
p dp8_0/dp1v4_7/reg1_0/a_n59_n133# dp8_0/dp1v4_7/reg1_0/a_n102_n154# Vdd 2 4 -2492 172
n dp8_0/dp1v4_7/reg1_0/a_n59_n133# dp8_0/dp1v4_7/reg1_0/a_n43_n83# dp8_0/dp1v4_7/reg1_0/a_n102_n154# 2 4 -2478 172
n dp8_0/dp1v4_7/reg1_0/a_n109_n98# GND dp8_0/dp1v4_7/reg1_0/a_n43_n83# 2 4 -2478 168
p dp8_0/dp1v4_7/reg1_0/a_n109_n98# Vdd dp8_0/dp1v4_7/reg1_0/a_n102_n154# 2 4 -2492 164
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_7/reg1_0/a_n109_n98# dp8_0/dp1v4_7/reg1_0/a_n102_n98# 2 4 -2531 141
p dp8_0/dp1v4_7/reg1_0/a_n102_n154# Vdd dp8_0/dp1v4_7/reg1_0/a_n102_n98# 2 4 -2492 142
n dp8_0/dp1v4_7/reg1_0/a_n102_n154# GND dp8_0/dp1v4_7/reg1_0/a_n102_n98# 2 4 -2478 142
p andgate_0/out dp8_0/dp1v4_7/reg1_0/a_n109_n126# dp8_0/dp1v4_7/reg1_0/a_n109_n154# 2 4 -2539 127
n dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_7/reg1_0/a_n109_n126# dp8_0/dp1v4_7/reg1_0/a_n109_n154# 2 4 -2531 113
p dp8_0/dp1v4_7/reg1_0/a_n59_n133# dp8_0/dp1v4_7/reg1_0/a_n109_n126# Vdd 2 4 -2492 120
n dp8_0/dp1v4_7/reg1_0/a_n59_n133# dp8_0/dp1v4_7/reg1_0/a_n42_n135# dp8_0/dp1v4_7/reg1_0/a_n109_n126# 2 4 -2477 120
n dp8_0/dp1v4_7/reg1_0/Q GND dp8_0/dp1v4_7/reg1_0/a_n42_n135# 2 4 -2477 116
n andgate_0/out dp8_0/dp1v4_7/reg1_0/a_n109_n154# dp8_0/dp1v4_7/reg1_0/a_n102_n154# 2 4 -2539 99
p dp8_0/dp1v4_7/reg1_0/Q Vdd dp8_0/dp1v4_7/reg1_0/a_n109_n126# 2 4 -2492 112
p dp8_0/dp1v4_7/reg1_0/a_n109_n154# Vdd dp8_0/dp1v4_7/reg1_0/Q 2 4 -2492 96
n dp8_0/dp1v4_7/reg1_0/a_n109_n154# GND dp8_0/dp1v4_7/reg1_0/Q 2 4 -2478 96
p dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_7/reg1_0/a_n109_n154# dp8_0/dp1v4_7/reg1_0/a_n102_n154# 2 4 -2531 85
n start GND inputCombLogic2_0/Startn 2 4 1033 166
n GND GND inputCombLogic2_0/Signn 2 4 1057 166
p start Vdd inputCombLogic2_0/Startn 2 4 1033 152
p GND Vdd inputCombLogic2_0/Signn 2 4 1057 152
n andgate_0/out GND dp8_0/dp1v4_7/reg1_0/Clkn 2 4 562 137
p andgate_0/out Vdd dp8_0/dp1v4_7/reg1_0/Clkn 2 4 579 137
n clk GND clkn 2 4 562 113
p clk Vdd clkn 2 4 579 113
n inputCombLogic2_0/sel0 dp8_0/dp1v4_7/mux1_0/S0n GND 2 4 562 -49
p inputCombLogic2_0/sel0 dp8_0/dp1v4_7/mux1_0/S0n Vdd 2 4 579 -49
n inputCombLogic2_0/s1 GND dp8_0/dp1v4_7/mux1_0/S1n 2 4 562 -66
p inputCombLogic2_0/s1 Vdd dp8_0/dp1v4_7/mux1_0/S1n 2 4 579 -66
n inputCombLogic2_0/shift a_562_n138# GND 2 4 562 -133
p inputCombLogic2_0/shift a_562_n138# Vdd 2 4 579 -133
C dp8_0/lowbit_2/rr1_0/w_n113_n158# dp8_0/lowbit_2/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_4/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_1/reg1_0/a_n109_n98# 9.2
C GND quotient_1 21.7
C GND dp8_0/dp1v4_4/reg1_0/a_n59_n133# 30.3
C andgate_0/out reset 2.6
C Vdd dp8_0/lowbit_6/rr1_0/a_n59_n133# 5.3
C inputCombLogic2_0/Bn Vdd 7.0
C Vdd dp8_0/dp1v4_6/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_3/reg1_0/a_n109_n98# 9.2
C remainder_0 dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# 2.2
C GND dp8_0/dp1v4_6/reg1_0/a_n59_n133# 30.3
C GND dp8_0/dp1v4_1/reg1_0/a_n109_n126# 3.1
C Vdd dp8_0/dp1v4_5/reg1_0/a_n109_n98# 9.2
C GND inputCombLogic2_0/controller_part2_0/a_n83_n161# 3.8
C GND dp8_0/dp1v4_3/reg1_0/a_n109_n126# 3.1
C clk dp8_0/lowbit_3/rr1_0/w_n113_n158# 5.2
C Vdd dp8_0/lowbit_0/rr1_0/a_n102_n154# 21.5
C Vdd dp8_0/dp1v4_7/reg1_0/a_n109_n98# 9.2
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_1/mux1_0/Vdd 3.6
C GND dp8_0/dp1v4_5/reg1_0/a_n109_n126# 3.1
C GND dp8_0/dp1v4_1/reg1_0/Q 34.7
C clk dp8_0/lowbit_4/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_6/mux1_0/w_n100_5# 2.1
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# Vdd 9.2
C dp8_0/lowbit_1/mux1_0/a_n90_n12# dp8_0/lowbit_1/mux1_0/w_n100_5# 2.9
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# Vdd 13.7
C a_562_n138# dp8_0/dp1v4_1/mux1_0/out 4.9
C GND dp8_0/lowbit_2/shift1_0/a_21_n179# 8.6
C GND dp8_0/dp1v4_7/reg1_0/a_n109_n126# 3.1
C GND dp8_0/dp1v4_3/reg1_0/Q 34.7
C a_562_n138# dp8_0/dp1v4_3/mux1_0/out 4.9
C GND dp8_0/dp1v4_5/reg1_0/Q 34.7
C clkn dp8_0/dp1v4_7/reg1_0/Clkn 3.4
C GND dp8_0/dp1v4_2/mux1_0/A 2.1
C a_562_n138# dp8_0/dp1v4_5/mux1_0/out 4.9
C dp8_0/lowbit_5/rr1_0/w_n113_n158# dp8_0/lowbit_5/rr1_0/a_n109_n154# 7.5
C GND inputCombLogic2_0/shift 430.6
C GND dp8_0/dp1v4_7/reg1_0/Q 34.7
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# 43.6
C GND dp8_0/dp1v4_4/mux1_0/A 2.1
C Vdd dp8_0/lowbit_0/rr1_0/a_n109_n98# 9.2
C inputCombLogic2_0/add dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 2.4
C inputCombLogic2_0/controller_part2_0/w_n119_n190# inputCombLogic2_0/inbit 2.8
C GND andgate_0/out 10.2
C dp8_0/lowbit_0/mux1_0/w_n100_5# dp8_0/lowbit_0/mux1_0/a_n65_5# 2.4
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# 43.6
C GND inputCombLogic2_0/add 32.3
C andgate_0/out dp8_0/dp1v4_1/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_1/m1_166_n85# 2.9
C inputCombLogic2_0/s1 quotient_7 2.2
C GND dp8_0/dp1v4_6/mux1_0/A 2.1
C GND dp8_0/dp1v4_0/mux1_0/w_n100_5# 2.0
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# 43.6
C andgate_0/out dp8_0/dp1v4_3/reg1_0/w_n113_n102# 5.6
C inputCombLogic2_0/controller_part2_0/w_n119_n190# inputCombLogic2_0/s1 3.4
C dp8_0/lowbit_2/rr1_0/w_n113_n102# quotient_5 3.4
C dp8_0/dp1v4_0/reg1_0/w_n113_n102# dp8_0/dp1v4_0/reg1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_3/mux1_0/w_n100_5# 2.5
C GND dp8_0/dp1v4_2/mux1_0/w_n100_5# 2.0
C inputCombLogic2_0/A inputCombLogic2_0/B 4.7
C inputCombLogic2_0/and3gate_3/out GND 7.4
C dp8_0/lowbit_3/mux1_0/w_n100_5# dividendin_4 2.0
C Vdd dp8_0/lowbit_6/rr1_0/a_n109_n154# 11.3
C andgate_0/out dp8_0/dp1v4_5/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_1/reg1_0/a_n109_n98# 2.5
C GND dp8_0/lowbit_6/rr1_0/a_n59_n133# 29.8
C inputCombLogic2_0/Bn GND 5.6
C dp8_0/dp1v4_1/reg1_0/w_n113_n102# dp8_0/dp1v4_1/reg1_0/a_n109_n98# 7.7
C GND dp8_0/dp1v4_4/mux1_0/w_n100_5# 2.0
C Vdd dp8_0/lowbit_7/rr1_0/a_n109_n126# 13.7
C GND dp8_0/lowbit_4/mux1_0/a_n65_5# 5.0
C andgate_0/out dp8_0/dp1v4_7/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_3/reg1_0/a_n109_n98# 2.5
C dp8_0/dp1v4_2/reg1_0/w_n113_n102# dp8_0/dp1v4_2/reg1_0/a_n109_n98# 7.7
C GND dp8_0/dp1v4_6/mux1_0/w_n100_5# 2.0
C GND dp8_0/dp1v4_5/reg1_0/a_n109_n98# 2.5
C dp8_0/dp1v4_0/m2_99_n9# dp8_0/dp1v4_0/rr1_0/w_n113_n102# 3.4
C dp8_0/lowbit_2/mux1_0/w_n100_5# quotient_5 4.3
C GND dp8_0/lowbit_2/m1_n22_n271# 16.5
C andgate_0/a_n88_39# GND 3.8
C dp8_0/dp1v4_3/reg1_0/w_n113_n102# dp8_0/dp1v4_3/reg1_0/a_n109_n98# 7.7
C GND dp8_0/lowbit_0/rr1_0/a_n102_n154# 3.4
C inputCombLogic2_0/s1 dp8_0/lowbit_7/mux1_0/w_n100_5# 2.5
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# Vdd 9.2
C GND dp8_0/dp1v4_7/reg1_0/a_n109_n98# 2.5
C dp8_0/dp1v4_7/mux1_0/S1n quotient_3 2.6
C dp8_0/dp1v4_4/reg1_0/w_n113_n102# dp8_0/dp1v4_4/reg1_0/a_n109_n98# 7.7
C inputCombLogic2_0/s1 dp8_0/lowbit_4/mux1_0/w_n100_5# 2.5
C GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# 2.4
C andgate_0/out dp8_0/dp1v4_0/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_0/rr1_0/a_n102_n154# 21.5
C dp8_0/dp1v4_5/reg1_0/w_n113_n102# dp8_0/dp1v4_5/reg1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_0/reg1_0/w_n113_n158# dp8_0/dp1v4_0/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# 15.5
C dp8_0/lowbit_3/rr1_0/w_n113_n158# dp8_0/lowbit_3/rr1_0/a_n102_n154# 2.6
C GND inputCombLogic2_0/controller_part2_0/a_n83_n81# 3.8
C inputCombLogic2_0/and3gate_3/a_n83_47# Vdd 2.7
C andgate_0/out dp8_0/dp1v4_2/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_2/rr1_0/a_n102_n154# 21.5
C dp8_0/dp1v4_6/reg1_0/w_n113_n102# dp8_0/dp1v4_6/reg1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_1/reg1_0/w_n113_n158# dp8_0/dp1v4_1/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# 15.5
C GND dp8_0/dp1v4_0/shift1_0/a_n6_n203# 8.6
C andgate_0/out dp8_0/dp1v4_4/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_1/mux1_0/out 11.0
C Vdd dp8_0/dp1v4_4/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# 32.8
C dp8_0/dp1v4_7/reg1_0/w_n113_n102# dp8_0/dp1v4_7/reg1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_2/reg1_0/w_n113_n158# dp8_0/dp1v4_2/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# 15.5
C GND dp8_0/lowbit_0/rr1_0/a_n109_n98# 2.4
C GND dp8_0/dp1v4_2/shift1_0/a_n6_n203# 8.6
C andgate_0/out dp8_0/dp1v4_6/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_3/mux1_0/out 11.0
C Vdd dp8_0/lowbit_1/rr1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_6/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# 32.8
C dp8_0/dp1v4_3/reg1_0/w_n113_n158# dp8_0/dp1v4_3/reg1_0/a_n109_n154# 7.5
C GND dp8_0/dp1v4_4/shift1_0/a_n6_n203# 8.6
C clkn dp8_0/lowbit_0/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_2/rr1_0/a_n102_n154# 21.5
C clk dp8_0/lowbit_5/rr1_0/w_n113_n158# 5.2
C Vdd remainder_2 12.1
C Vdd dp8_0/dp1v4_5/mux1_0/out 11.0
C GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# 32.8
C dp8_0/dp1v4_4/reg1_0/w_n113_n158# dp8_0/dp1v4_4/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_0/rr1_0/a_n109_n98# 9.2
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_3/mux1_0/Vdd 3.6
C GND dividendin_6 3.6
C clk dp8_0/lowbit_6/rr1_0/w_n113_n102# 5.6
C dp8_0/lowbit_7/mux1_0/a_n65_5# dp8_0/lowbit_7/mux1_0/w_n100_5# 2.4
C GND dp8_0/dp1v4_6/shift1_0/a_n6_n203# 8.6
C Vdd remainder_4 12.1
C andgate_0/out dp8_0/dp1v4_7/reg1_0/Clkn 3.6
C dp8_0/dp1v4_7/mux1_0/S0n quotient_6 2.2
C Vdd dp8_0/dp1v4_7/mux1_0/out 11.0
C dp8_0/lowbit_2/mux1_0/a_n90_n12# dp8_0/lowbit_2/mux1_0/w_n100_5# 2.9
C dp8_0/dp1v4_5/reg1_0/w_n113_n158# dp8_0/dp1v4_5/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_2/rr1_0/a_n109_n98# 9.2
C Vdd a_562_n138# 6.6
C GND dp8_0/lowbit_4/shift1_0/a_21_n179# 8.6
C andgate_0/B Vdd 4.4
C Vdd remainder_6 12.1
C dp8_0/dp1v4_6/reg1_0/w_n113_n158# dp8_0/dp1v4_6/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_4/rr1_0/a_n109_n98# 9.2
C inputCombLogic2_0/sel0 dp8_0/dp1v4_0/mux1_0/w_n100_5# 2.3
C inputCombLogic2_0/andgate_1/B Vdd 5.8
C a_562_n138# dp8_0/m2_1282_41# 4.0
C dp8_0/dp1v4_7/reg1_0/w_n113_n158# dp8_0/dp1v4_7/reg1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_6/rr1_0/a_n109_n98# 9.2
C inputCombLogic2_0/sel0 dp8_0/dp1v4_2/mux1_0/w_n100_5# 2.3
C Vdd dp8_0/dp1v4_1/rr1_0/a_n102_n98# 8.2
C dp8_0/lowbit_6/rr1_0/w_n113_n158# dp8_0/lowbit_6/rr1_0/a_n109_n154# 7.5
C Vdd dp8_0/lowbit_0/shift1_0/a_67_n189# 2.6
C Vdd dp8_0/lowbit_2/rr1_0/a_n109_n98# 9.2
C GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# 2.4
C inputCombLogic2_0/sel0 dp8_0/dp1v4_4/mux1_0/w_n100_5# 2.3
C Vdd dp8_0/dp1v4_3/rr1_0/a_n102_n98# 8.2
C dp8_0/lowbit_1/mux1_0/w_n100_5# dp8_0/lowbit_1/mux1_0/a_n65_5# 2.4
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# 4.7
C inputCombLogic2_0/s1 quotient_5 2.2
C inputCombLogic2_0/sel0 dp8_0/lowbit_1/mux1_0/w_n100_5# 2.3
C inputCombLogic2_0/sel0 dp8_0/dp1v4_6/mux1_0/w_n100_5# 2.3
C Vdd dp8_0/dp1v4_5/rr1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_7/mux1_0/S0n 9.2
C GND dp8_0/dp1v4_0/rr1_0/a_n102_n154# 3.4
C remainder_0 dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# 2.2
C dp8_0/lowbit_3/rr1_0/w_n113_n102# quotient_4 3.4
C dp8_0/dp1v4_1/shift1_0/addsub_0/w_n71_25# remainder_1 2.5
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_5/mux1_0/w_n100_5# 2.5
C inputCombLogic2_0/and3gate_3/a_n83_47# GND 3.8
C Vdd dp8_0/dp1v4_7/rr1_0/a_n102_n98# 8.2
C dp8_0/lowbit_4/mux1_0/w_n100_5# dividendin_3 2.0
C GND dp8_0/dp1v4_2/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_2/shift1_0/addsub_0/w_n71_25# remainder_2 2.5
C GND dp8_0/lowbit_6/mux1_0/a_n65_5# 5.0
C GND inputCombLogic2_0/controller_part2_0/a_n113_n121# 11.0
C GND dp8_0/dp1v4_1/mux1_0/out 21.4
C GND dp8_0/dp1v4_4/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_3/shift1_0/addsub_0/w_n71_25# remainder_3 2.5
C Vdd quotient_6 19.8
C GND dp8_0/dp1v4_3/mux1_0/out 21.4
C GND dp8_0/dp1v4_6/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_4/shift1_0/addsub_0/w_n71_25# remainder_4 2.5
C dp8_0/lowbit_3/mux1_0/w_n100_5# quotient_4 4.3
C GND dp8_0/lowbit_2/rr1_0/a_n102_n154# 3.4
C GND dp8_0/dp1v4_5/mux1_0/out 21.4
C GND remainder_2 14.4
C dp8_0/dp1v4_5/shift1_0/addsub_0/w_n71_25# remainder_5 2.5
C GND dp8_0/dp1v4_0/rr1_0/a_n109_n98# 2.4
C inputCombLogic2_0/add remainder_0 2.4
C dp8_0/dp1v4_7/mux1_0/S1n quotient_1 2.6
C inputCombLogic2_0/s1 dp8_0/lowbit_6/mux1_0/w_n100_5# 2.5
C GND dp8_0/dp1v4_7/mux1_0/out 8.9
C GND remainder_4 14.4
C GND a_562_n138# 441.1
C dp8_0/dp1v4_6/shift1_0/addsub_0/w_n71_25# remainder_6 2.5
C GND dp8_0/dp1v4_2/rr1_0/a_n109_n98# 2.4
C clkn dp8_0/dp1v4_0/rr1_0/w_n113_n102# 5.6
C GND andgate_0/B 10.8
C GND remainder_6 14.4
C dp8_0/lowbit_4/rr1_0/w_n113_n158# dp8_0/lowbit_4/rr1_0/a_n102_n154# 2.6
C dp8_0/dp1v4_7/shift1_0/addsub_0/w_n71_25# dp8_0/dp1v4_7/mux1_0/C 2.5
C GND dp8_0/dp1v4_4/rr1_0/a_n109_n98# 2.4
C clkn dp8_0/dp1v4_2/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/andgate_1/B GND 3.2
C inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n102# clkn 5.6
C Vdd dp8_0/dp1v4_3/m1_166_n85# 39.1
C GND dp8_0/dp1v4_6/rr1_0/a_n109_n98# 2.4
C clkn dp8_0/dp1v4_4/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_0/rr1_0/a_n109_n126# 13.7
C GND dp8_0/lowbit_0/shift1_0/a_67_n189# 2.6
C Vdd dp8_0/dp1v4_5/m1_166_n85# 39.1
C GND dp8_0/lowbit_2/rr1_0/a_n109_n98# 2.4
C inputCombLogic2_0/and3gate_0/out GND 17.5
C clkn dp8_0/lowbit_1/rr1_0/w_n113_n158# 5.6
C clkn dp8_0/dp1v4_6/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_3/rr1_0/a_n102_n98# 8.2
C inputCombLogic2_0/Bn inputCombLogic2_0/An 4.6
C Vdd dp8_0/dp1v4_7/m1_166_n85# 39.1
C clkn dp8_0/lowbit_2/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_4/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_7/mux1_0/S0n 63.8
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_5/mux1_0/Vdd 3.6
C GND dividendin_4 3.6
C Vdd reset 423.4
C dp8_0/dp1v4_7/mux1_0/S0n quotient_4 2.2
C inputCombLogic2_0/and3gate_2/out GND 7.9
C dp8_0/lowbit_3/mux1_0/a_n90_n12# dp8_0/lowbit_3/mux1_0/w_n100_5# 2.9
C GND dp8_0/lowbit_6/shift1_0/a_21_n179# 8.6
C inputCombLogic2_0/controller_part2_0/a_n89_15# Vdd 8.5
C GND quotient_6 21.7
C Vdd dp8_0/lowbit_1/rr1_0/a_n59_n133# 5.3
C clkn dp8_0/dp1v4_1/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_0/reg1_0/a_n102_n154# 21.5
C dp8_0/dp1v4_0/shift1_0/addsub_0/w_n71_25# remainder_0 2.5
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_0/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/lowbit_2/shift1_0/a_67_n189# 2.6
C Vdd dp8_0/lowbit_4/rr1_0/a_n109_n98# 9.2
C inputCombLogic2_0/and3gate_0/a_n83_47# Vdd 2.7
C clkn dp8_0/dp1v4_3/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_2/reg1_0/a_n102_n154# 21.5
C GND dp8_0/lowbit_7/mux1_0/a_n90_n12# 5.7
C dp8_0/lowbit_2/mux1_0/w_n100_5# dp8_0/lowbit_2/mux1_0/a_n65_5# 2.4
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_2/mux1_0/w_n100_5# 2.1
C inputCombLogic2_0/s1 quotient_3 2.2
C clkn dp8_0/dp1v4_5/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_4/reg1_0/a_n102_n154# 21.5
C inputCombLogic2_0/sel0 dp8_0/lowbit_3/mux1_0/w_n100_5# 2.3
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_4/mux1_0/w_n100_5# 2.1
C dp8_0/lowbit_4/rr1_0/w_n113_n102# quotient_3 3.4
C dividendin_0 GND 3.6
C inputCombLogic2_0/and3gate_2/a_n83_47# Vdd 2.7
C clkn dp8_0/dp1v4_7/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_6/reg1_0/a_n102_n154# 21.5
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_1/mux1_0/w_n100_5# 2.1
C inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n102# clkn 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_6/mux1_0/w_n100_5# 2.1
C dp8_0/lowbit_5/mux1_0/w_n100_5# dividendin_2 2.0
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 39.3
C clk clkn 5.8
C GND dp8_0/dp1v4_3/m1_166_n85# 2.9
C dp8_0/lowbit_0/rr1_0/w_n113_n102# dp8_0/lowbit_0/rr1_0/a_n109_n98# 7.7
C Vdd dp8_0/dp1v4_1/rr1_0/a_n59_n133# 5.3
C GND Vdd 492.2
C Vdd quotient_4 19.8
C GND dp8_0/dp1v4_5/m1_166_n85# 2.9
C Vdd dp8_0/dp1v4_3/rr1_0/a_n59_n133# 5.3
C dp8_0/lowbit_4/mux1_0/w_n100_5# quotient_3 4.3
C GND dp8_0/m2_1282_41# 16.5
C dp8_0/lowbit_7/shift1_0/a_67_n189# Vdd 2.6
C GND dp8_0/dp1v4_7/m1_166_n85# 2.9
C Vdd dp8_0/dp1v4_5/rr1_0/a_n59_n133# 5.3
C GND dp8_0/lowbit_4/rr1_0/a_n102_n154# 3.4
C Vdd dp8_0/dp1v4_0/rr1_0/a_n109_n126# 13.7
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# 4.7
C inputCombLogic2_0/andgate_0/B Vdd 5.8
C GND dp8_0/lowbit_1/mux1_0/a_n90_n12# 5.7
C GND reset 58.9
C Vdd dp8_0/dp1v4_7/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_1/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_2/rr1_0/a_n109_n126# 13.7
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# 4.7
C remainder_1 dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# 2.2
C GND inputCombLogic2_0/controller_part2_0/a_n89_15# 3.6
C Vdd dp8_0/dp1v4_3/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_4/rr1_0/a_n109_n126# 13.7
C dp8_0/lowbit_5/rr1_0/w_n113_n158# dp8_0/lowbit_5/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# 4.7
C remainder_2 dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# 2.2
C Vdd dp8_0/lowbit_1/rr1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_5/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_6/rr1_0/a_n109_n126# 13.7
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# 4.7
C GND dp8_0/lowbit_1/rr1_0/a_n59_n133# 29.8
C remainder_3 dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# 2.2
C GND dp8_0/dp1v4_0/reg1_0/a_n102_n154# 4.6
C a_562_n138# dp8_0/dp1v4_0/mux1_0/out 4.9
C Vdd dp8_0/lowbit_2/rr1_0/a_n109_n126# 13.7
C GND dp8_0/lowbit_2/shift1_0/a_67_n189# 2.6
C Vdd dp8_0/dp1v4_7/reg1_0/a_n102_n98# 8.2
C GND dp8_0/lowbit_4/rr1_0/a_n109_n98# 2.4
C inputCombLogic2_0/and3gate_0/a_n83_47# GND 3.8
C remainder_4 dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# 2.2
C GND dp8_0/dp1v4_2/reg1_0/a_n102_n154# 4.6
C clkn dp8_0/lowbit_3/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/lowbit_5/rr1_0/a_n102_n98# 8.2
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# Vdd 8.2
C Vdd dp8_0/dp1v4_2/m2_99_n9# 8.1
C clkn dp8_0/lowbit_4/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_6/rr1_0/a_n102_n154# 21.5
C remainder_5 dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# 2.2
C GND dp8_0/dp1v4_4/reg1_0/a_n102_n154# 4.6
C clk dp8_0/lowbit_7/rr1_0/w_n113_n158# 5.2
C GND dividendin_2 3.6
C Vdd dp8_0/dp1v4_4/m2_99_n9# 8.1
C GND dp8_0/dp1v4_6/reg1_0/a_n102_n154# 4.6
C remainder_6 dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# 2.2
C dp8_0/dp1v4_7/mux1_0/S0n quotient_2 2.2
C inputCombLogic2_0/and3gate_2/a_n83_47# GND 3.8
C dp8_0/lowbit_4/mux1_0/a_n90_n12# dp8_0/lowbit_4/mux1_0/w_n100_5# 2.9
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# 2.1
C Vdd dp8_0/dp1v4_6/m2_99_n9# 8.1
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# 2.1
C GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 2.6
C Vdd dp8_0/dp1v4_1/rr1_0/a_n109_n154# 11.3
C inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n102# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# 7.7
C dp8_0/dp1v4_7/mux1_0/C dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# 2.2
C GND dp8_0/dp1v4_1/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# 2.1
C Vdd dp8_0/dp1v4_3/rr1_0/a_n109_n154# 11.3
C GND quotient_4 21.7
C GND dp8_0/dp1v4_3/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/lowbit_3/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# 2.1
C dp8_0/lowbit_7/rr1_0/w_n113_n158# dp8_0/lowbit_7/rr1_0/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_5/rr1_0/a_n109_n154# 11.3
C Vdd dp8_0/lowbit_4/shift1_0/a_67_n189# 2.6
C dp8_0/lowbit_7/shift1_0/a_67_n189# GND 2.6
C Vdd dp8_0/lowbit_6/rr1_0/a_n109_n98# 9.2
C GND dp8_0/dp1v4_5/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_7/reg1_0/Clkn 260.7
C dp8_0/lowbit_3/mux1_0/w_n100_5# dp8_0/lowbit_3/mux1_0/a_n65_5# 2.4
C inputCombLogic2_0/andgate_0/B GND 2.8
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# 2.1
C dp8_0/dp1v4_0/reg1_0/w_n113_n158# dp8_0/dp1v4_0/reg1_0/a_n102_n154# 2.6
C Vdd inputCombLogic2_0/sel0 8.5
C dp8_0/lowbit_7/rr1_0/w_n113_n102# quotient_0 3.4
C Vdd dp8_0/dp1v4_7/rr1_0/a_n109_n154# 11.3
C dp8_0/lowbit_7/m1_n22_n271# a_562_n138# 4.0
C inputCombLogic2_0/s1 quotient_1 2.2
C GND dp8_0/dp1v4_7/rr1_0/a_n59_n133# 29.8
C inputCombLogic2_0/sel0 dp8_0/lowbit_5/mux1_0/w_n100_5# 2.3
C dp8_0/dp1v4_1/reg1_0/w_n113_n158# dp8_0/dp1v4_1/reg1_0/a_n102_n154# 2.6
C clk andgate_0/out 2.6
C clk dp8_0/lowbit_0/rr1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_0/shift1_0/a_40_n213# 2.6
C Vdd dp8_0/dp1v4_0/mux1_0/A 4.1
C dp8_0/lowbit_5/rr1_0/w_n113_n102# quotient_2 3.4
C inputCombLogic2_0/and3gate_1/out GND 9.4
C clk dp8_0/lowbit_1/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_3/mux1_0/w_n100_5# 2.1
C dp8_0/dp1v4_2/reg1_0/w_n113_n158# dp8_0/dp1v4_2/reg1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_2/shift1_0/a_40_n213# 2.6
C dp8_0/lowbit_6/mux1_0/w_n100_5# dividendin_1 2.0
C reset dp8_0/dp1v4_7/reg1_0/Clkn 2.6
C inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n158# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# 7.5
C GND inputCombLogic2_0/controller_part2_0/w_n38_n190# 46.6
C dp8_0/lowbit_1/rr1_0/w_n113_n102# dp8_0/lowbit_1/rr1_0/a_n109_n98# 7.7
C remainder_1 dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# 2.2
C dp8_0/dp1v4_3/reg1_0/w_n113_n158# dp8_0/dp1v4_3/reg1_0/a_n102_n154# 2.6
C GND inputCombLogic2_0/controller_part2_0/a_n83_n41# 3.8
C Vdd dp8_0/dp1v4_4/shift1_0/a_40_n213# 2.6
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# Vdd 8.2
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 39.3
C Vdd quotient_2 19.8
C remainder_2 dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# 2.2
C dp8_0/dp1v4_4/reg1_0/w_n113_n158# dp8_0/dp1v4_4/reg1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_6/shift1_0/a_40_n213# 2.6
C a_562_n138# dp8_0/lowbit_1/m1_n22_n271# 4.0
C Vdd inputCombLogic2_0/controller_part2_0/a_n89_n65# 8.5
C dp8_0/lowbit_5/mux1_0/w_n100_5# quotient_2 4.3
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 39.3
C GND dp8_0/dp1v4_2/m2_99_n9# 8.1
C remainder_3 dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# 2.2
C GND dp8_0/lowbit_6/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_5/reg1_0/w_n113_n158# dp8_0/dp1v4_5/reg1_0/a_n102_n154# 2.6
C GND dp8_0/dp1v4_1/mux1_0/a_n90_n12# 6.4
C Vdd dp8_0/dp1v4_0/mux1_0/out 11.0
C Vdd divisorin_0 2.2
C GND dp8_0/lowbit_3/mux1_0/a_n90_n12# 5.7
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 39.3
C GND dp8_0/dp1v4_4/m2_99_n9# 8.1
C remainder_4 dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# 2.2
C dp8_0/dp1v4_6/reg1_0/w_n113_n158# dp8_0/dp1v4_6/reg1_0/a_n102_n154# 2.6
C GND dp8_0/dp1v4_3/mux1_0/a_n90_n12# 6.4
C clk dp8_0/dp1v4_1/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/controller_part2_0/w_n119_n190# inputCombLogic2_0/shift 3.4
C Vdd divisorin_2 2.2
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 39.3
C GND dp8_0/dp1v4_6/m2_99_n9# 8.1
C remainder_5 dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# 2.2
C inputCombLogic2_0/and3gate_1/a_n83_47# Vdd 2.7
C dp8_0/dp1v4_7/reg1_0/w_n113_n158# dp8_0/dp1v4_7/reg1_0/a_n102_n154# 2.6
C GND dp8_0/dp1v4_5/mux1_0/a_n90_n12# 6.4
C clk dp8_0/dp1v4_3/rr1_0/w_n113_n102# 5.6
C dp8_0/lowbit_6/rr1_0/w_n113_n158# dp8_0/lowbit_6/rr1_0/a_n102_n154# 2.6
C Vdd divisorin_4 2.2
C inputCombLogic2_0/add inputCombLogic2_0/controller_part2_0/w_n119_n190# 2.8
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_0/mux1_0/w_n100_5# 2.5
C remainder_6 dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# 2.2
C Vdd dp8_0/lowbit_3/rr1_0/a_n109_n154# 11.3
C GND dp8_0/dp1v4_7/mux1_0/a_n90_n12# 6.4
C clk dp8_0/dp1v4_5/rr1_0/w_n113_n102# 5.6
C GND dp8_0/lowbit_3/rr1_0/a_n59_n133# 29.8
C Vdd divisorin_6 2.2
C Vdd remainder_0 12.1
C GND dp8_0/dp1v4_0/mux1_0/a_n49_5# 2.7
C inputCombLogic2_0/s1 dp8_0/dp1v4_0/mux1_0/w_n100_5# 2.5
C GND dp8_0/lowbit_1/mux1_0/a_n65_5# 5.0
C Vdd dp8_0/lowbit_4/rr1_0/a_n109_n126# 13.7
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_7/mux1_0/S0n 3.8
C dp8_0/dp1v4_7/mux1_0/C dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# 2.2
C GND dp8_0/lowbit_4/shift1_0/a_67_n189# 2.6
C GND dp8_0/lowbit_6/rr1_0/a_n109_n98# 2.4
C clk dp8_0/dp1v4_7/rr1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_7/reg1_0/Clkn 10.2
C clkn dp8_0/lowbit_5/rr1_0/w_n113_n158# 5.6
C GND dp8_0/dp1v4_2/mux1_0/a_n49_5# 2.7
C Vdd dp8_0/lowbit_7/rr1_0/a_n102_n98# 8.2
C GND inputCombLogic2_0/sel0 491.4
C inputCombLogic2_0/s1 dp8_0/dp1v4_2/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_1/reg1_0/w_n113_n102# 5.6
C inputCombLogic2_0/A Vdd 50.6
C Vdd dp8_0/dp1v4_1/reg1_0/a_n59_n133# 5.3
C clkn dp8_0/lowbit_6/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/An Vdd 7.0
C GND dp8_0/dp1v4_4/mux1_0/a_n49_5# 2.7
C dp8_0/dp1v4_0/rr1_0/w_n113_n102# dp8_0/dp1v4_0/rr1_0/a_n109_n98# 7.7
C inputCombLogic2_0/s1 dp8_0/dp1v4_4/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_3/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_0/shift1_0/a_40_n213# 2.6
C GND inputCombLogic2_0/controller_part2_0/a_n83_39# 3.8
C GND dp8_0/dp1v4_0/mux1_0/A 2.1
C Vdd dp8_0/dp1v4_3/reg1_0/a_n59_n133# 5.3
C dp8_0/dp1v4_7/mux1_0/S1n quotient_6 2.6
C dp8_0/dp1v4_7/mux1_0/S0n quotient_0 2.2
C GND dp8_0/dp1v4_6/mux1_0/a_n49_5# 2.7
C dp8_0/dp1v4_1/rr1_0/w_n113_n102# dp8_0/dp1v4_1/rr1_0/a_n109_n98# 7.7
C inputCombLogic2_0/s1 dp8_0/lowbit_1/mux1_0/w_n100_5# 2.5
C dp8_0/lowbit_5/mux1_0/a_n90_n12# dp8_0/lowbit_5/mux1_0/w_n100_5# 2.9
C inputCombLogic2_0/s1 dp8_0/dp1v4_6/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_5/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_2/shift1_0/a_40_n213# 2.6
C Vdd dp8_0/dp1v4_5/reg1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_0/reg1_0/a_n109_n126# 13.7
C clk dp8_0/dp1v4_0/rr1_0/w_n113_n158# 5.2
C dp8_0/dp1v4_2/rr1_0/w_n113_n102# dp8_0/dp1v4_2/rr1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_7/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_4/shift1_0/a_40_n213# 2.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_1/mux1_0/w_n100_5# 2.5
C Vdd dp8_0/dp1v4_7/reg1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_2/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_1/mux1_0/a_n65_5# 5.0
C GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 2.6
C clk dp8_0/dp1v4_2/rr1_0/w_n113_n158# 5.2
C GND quotient_2 21.7
C dp8_0/dp1v4_3/rr1_0/w_n113_n102# dp8_0/dp1v4_3/rr1_0/a_n109_n98# 7.7
C Vdd dp8_0/lowbit_5/rr1_0/a_n59_n133# 5.3
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# Vdd 5.3
C GND dp8_0/dp1v4_6/shift1_0/a_40_n213# 2.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_3/mux1_0/w_n100_5# 2.5
C GND inputCombLogic2_0/controller_part2_0/a_n89_n65# 3.6
C clk inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_4/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_3/mux1_0/a_n65_5# 5.0
C inputCombLogic2_0/andgate_1/a_n88_39# GND 3.8
C GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 2.6
C Vdd dp8_0/lowbit_6/shift1_0/a_67_n189# 2.6
C clk dp8_0/dp1v4_4/rr1_0/w_n113_n158# 5.2
C dp8_0/dp1v4_4/rr1_0/w_n113_n102# dp8_0/dp1v4_4/rr1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_5/mux1_0/w_n100_5# 2.5
C GND dp8_0/dp1v4_0/mux1_0/out 21.4
C dp8_0/lowbit_4/mux1_0/w_n100_5# dp8_0/lowbit_4/mux1_0/a_n65_5# 2.4
C Vdd dp8_0/dp1v4_6/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_5/mux1_0/a_n65_5# 5.0
C Vdd dp8_0/dp1v4_2/reg1_0/Q 49.4
C inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n102# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# 7.7
C GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 2.6
C clk dp8_0/dp1v4_6/rr1_0/w_n113_n158# 5.2
C dp8_0/dp1v4_5/rr1_0/w_n113_n102# dp8_0/dp1v4_5/rr1_0/a_n109_n98# 7.7
C clk dp8_0/lowbit_7/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_7/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_0/reg1_0/w_n113_n158# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n Vdd 30.3
C clk dp8_0/lowbit_2/rr1_0/w_n113_n158# 5.2
C GND dp8_0/dp1v4_7/mux1_0/a_n65_5# 5.0
C Vdd dp8_0/dp1v4_4/reg1_0/Q 49.4
C GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 3.4
C dp8_0/lowbit_6/rr1_0/w_n113_n102# quotient_1 3.4
C inputCombLogic2_0/and3gate_1/a_n83_47# GND 3.8
C dp8_0/dp1v4_6/rr1_0/w_n113_n102# dp8_0/dp1v4_6/rr1_0/a_n109_n98# 7.7
C Vdd dp8_0/dp1v4_1/mux1_0/A 4.1
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_0/mux1_0/Vdd 3.6
C clk dp8_0/lowbit_3/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_2/reg1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_5/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/dp1v4_6/reg1_0/Q 49.4
C dp8_0/lowbit_6/mux1_0/a_n90_n12# dp8_0/lowbit_6/mux1_0/w_n100_5# 2.9
C dp8_0/dp1v4_7/rr1_0/w_n113_n102# dp8_0/dp1v4_7/rr1_0/a_n109_n98# 7.7
C Vdd dp8_0/dp1v4_3/mux1_0/A 4.1
C GND dp8_0/lowbit_1/shift1_0/a_21_n179# 8.6
C dp8_0/lowbit_2/rr1_0/w_n113_n102# dp8_0/lowbit_2/rr1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_4/reg1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# 5.6
C GND remainder_0 14.4
C Vdd dp8_0/dp1v4_5/mux1_0/A 4.1
C Vdd quotient_0 19.8
C inputCombLogic2_0/reg2bit2_0/reg11_0/dividendin Vdd 11.8
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_6/reg1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# 5.6
C a_562_n138# dp8_0/lowbit_3/m1_n22_n271# 4.0
C Vdd dp8_0/dp1v4_1/reg1_0/a_n109_n154# 11.3
C inputCombLogic2_0/A GND 24.8
C dp8_0/lowbit_6/mux1_0/w_n100_5# quotient_1 4.3
C GND dp8_0/dp1v4_1/reg1_0/a_n59_n133# 30.3
C inputCombLogic2_0/An GND 5.5
C inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n158# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# 7.5
C Vdd dp8_0/dp1v4_3/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_0/reg1_0/a_n109_n98# 9.2
C GND dp8_0/lowbit_5/mux1_0/a_n90_n12# 5.7
C GND dp8_0/dp1v4_3/reg1_0/a_n59_n133# 30.3
C Vdd dp8_0/dp1v4_5/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_2/reg1_0/a_n109_n98# 9.2
C dp8_0/lowbit_7/m1_n22_n271# GND 16.5
C GND dp8_0/dp1v4_5/reg1_0/a_n59_n133# 30.3
C GND dp8_0/dp1v4_0/reg1_0/a_n109_n126# 3.1
C Vdd dp8_0/dp1v4_7/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_4/reg1_0/a_n109_n98# 9.2
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_2/mux1_0/w_n100_5# 2.5
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# Vdd 5.3
C clk inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n158# 5.2
C GND dp8_0/dp1v4_7/reg1_0/a_n59_n133# 30.3
C GND dp8_0/dp1v4_2/reg1_0/a_n109_n126# 3.1
C Vdd dp8_0/lowbit_5/rr1_0/a_n109_n154# 11.3
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# Vdd 11.3
C GND dp8_0/lowbit_5/rr1_0/a_n59_n133# 29.8
C GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_6/reg1_0/a_n109_n98# 9.2
C Vdd dp8_0/lowbit_6/rr1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_4/reg1_0/a_n109_n126# 3.1
C GND dp8_0/lowbit_3/mux1_0/a_n65_5# 5.0
C GND dp8_0/lowbit_6/shift1_0/a_67_n189# 2.6
C inputCombLogic2_0/A inputCombLogic2_0/controller_part2_0/w_n38_n190# 26.7
C GND dp8_0/dp1v4_6/reg1_0/a_n109_n126# 3.1
C GND dp8_0/dp1v4_2/reg1_0/Q 34.7
C Vdd start 2.6
C dp8_0/lowbit_0/rr1_0/w_n113_n158# dp8_0/lowbit_0/rr1_0/a_n109_n154# 7.5
C GND dp8_0/lowbit_1/m1_n22_n271# 16.5
C a_562_n138# dp8_0/dp1v4_2/mux1_0/out 4.9
C GND dp8_0/dp1v4_4/reg1_0/Q 34.7
C GND dp8_0/dp1v4_7/mux1_0/S1n 62.5
C GND dp8_0/dp1v4_1/mux1_0/A 2.1
C dp8_0/dp1v4_7/mux1_0/S1n quotient_4 2.6
C a_562_n138# dp8_0/dp1v4_4/mux1_0/out 4.9
C inputCombLogic2_0/s1 dp8_0/lowbit_3/mux1_0/w_n100_5# 2.5
C GND dp8_0/dp1v4_6/reg1_0/Q 34.7
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# 43.6
C GND dp8_0/dp1v4_3/mux1_0/A 2.1
C a_562_n138# dp8_0/dp1v4_6/mux1_0/out 4.9
C inputCombLogic2_0/inbit a_562_n138# 3.7
C inputCombLogic2_0/reg2bit2_0/reg11_1/dividendin Vdd 11.5
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# 43.6
C andgate_0/out dp8_0/dp1v4_0/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_5/mux1_0/A 2.1
C GND quotient_0 21.7
C Vdd dp8_0/lowbit_7/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# 43.6
C andgate_0/out dp8_0/dp1v4_2/reg1_0/w_n113_n102# 5.6
C andgate_0/B inputCombLogic2_0/controller_part2_0/w_n119_n190# 2.8
C GND dp8_0/dp1v4_1/mux1_0/w_n100_5# 2.0
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# 43.6
C dp8_0/lowbit_5/mux1_0/w_n100_5# dp8_0/lowbit_5/mux1_0/a_n65_5# 2.4
C andgate_0/out dp8_0/dp1v4_4/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_0/reg1_0/a_n109_n98# 2.5
C Vdd dp8_0/lowbit_0/rr1_0/a_n102_n98# 8.2
C GND dp8_0/dp1v4_3/mux1_0/w_n100_5# 2.0
C andgate_0/out dp8_0/dp1v4_6/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_2/reg1_0/a_n109_n98# 2.5
C Vdd dp8_0/lowbit_1/rr1_0/a_n102_n154# 21.5
C clk dp8_0/lowbit_4/rr1_0/w_n113_n158# 5.2
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_2/mux1_0/Vdd 3.6
C GND dp8_0/dp1v4_5/mux1_0/w_n100_5# 2.0
C GND dividendin_7 3.6
C clk dp8_0/lowbit_5/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# Vdd 11.3
C GND dp8_0/dp1v4_4/reg1_0/a_n109_n98# 2.5
C dp8_0/dp1v4_7/mux1_0/S0n quotient_7 2.2
C inputCombLogic2_0/Startn Vdd 13.2
C GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# 29.8
C GND dp8_0/lowbit_3/shift1_0/a_21_n179# 8.6
C inputCombLogic2_0/Signn Vdd 4.4
C GND dp8_0/dp1v4_7/mux1_0/w_n100_5# 2.6
C dp8_0/lowbit_3/rr1_0/w_n113_n102# dp8_0/lowbit_3/rr1_0/a_n109_n98# 7.7
C GND dp8_0/dp1v4_6/reg1_0/a_n109_n98# 2.5
C a_562_n138# dp8_0/lowbit_5/m1_n22_n271# 4.0
C clk Vdd 338.4
C GND start 3.7
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# 15.5
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# 15.5
C Vdd inputCombLogic2_0/controller_part2_0/a_n89_n185# 8.4
C andgate_0/out dp8_0/dp1v4_1/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/lowbit_1/rr1_0/a_n109_n98# 9.2
C Vdd dp8_0/dp1v4_1/rr1_0/a_n102_n154# 21.5
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# 15.5
C dp8_0/dp1v4_0/mux1_0/w_n100_5# dp8_0/dp1v4_0/mux1_0/a_n90_n12# 2.9
C andgate_0/out dp8_0/dp1v4_3/reg1_0/w_n113_n158# 5.2
C inputCombLogic2_0/s1 quotient_6 2.2
C Vdd dp8_0/dp1v4_3/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# 32.8
C inputCombLogic2_0/sel0 dp8_0/lowbit_0/mux1_0/w_n100_5# 2.3
C inputCombLogic2_0/andgate_0/a_n88_39# GND 3.8
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# 15.5
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_7/mux1_0/w_n100_5# 2.5
C clk reset 5.8
C dp8_0/dp1v4_1/mux1_0/w_n100_5# dp8_0/dp1v4_1/mux1_0/a_n90_n12# 2.9
C GND dp8_0/dp1v4_1/shift1_0/a_n6_n203# 8.6
C andgate_0/out dp8_0/dp1v4_5/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_2/mux1_0/out 11.0
C dp8_0/lowbit_7/rr1_0/w_n113_n158# dp8_0/lowbit_7/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_5/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# 32.8
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_4/mux1_0/w_n100_5# 2.5
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# 15.5
C Vdd dp8_0/lowbit_7/rr1_0/a_n109_n154# 11.3
C GND dp8_0/dp1v4_3/shift1_0/a_n6_n203# 8.6
C dp8_0/dp1v4_2/mux1_0/w_n100_5# dp8_0/dp1v4_2/mux1_0/a_n90_n12# 2.9
C andgate_0/out dp8_0/dp1v4_7/reg1_0/w_n113_n158# 5.2
C Vdd dp8_0/dp1v4_4/mux1_0/out 11.0
C Vdd remainder_1 12.1
C GND dp8_0/lowbit_7/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_7/rr1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# 32.8
C GND dp8_0/lowbit_5/mux1_0/a_n65_5# 5.0
C GND dp8_0/dp1v4_5/shift1_0/a_n6_n203# 8.6
C dp8_0/dp1v4_3/mux1_0/w_n100_5# dp8_0/dp1v4_3/mux1_0/a_n90_n12# 2.9
C Vdd dp8_0/dp1v4_6/mux1_0/out 11.0
C Vdd remainder_3 12.1
C Vdd inputCombLogic2_0/inbit 5.4
C GND dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# 32.8
C Vdd quotient_7 19.8
C Vdd dp8_0/dp1v4_1/rr1_0/a_n109_n98# 9.2
C dp8_0/lowbit_7/rr1_0/w_n113_n158# clkn 5.6
C dp8_0/dp1v4_1/m2_99_n9# dp8_0/dp1v4_1/rr1_0/w_n113_n102# 3.4
C GND dp8_0/dp1v4_7/shift1_0/a_n6_n203# 8.6
C dp8_0/dp1v4_4/mux1_0/w_n100_5# dp8_0/dp1v4_4/mux1_0/a_n90_n12# 2.9
C Vdd remainder_5 12.1
C dp8_0/lowbit_1/rr1_0/w_n113_n158# dp8_0/lowbit_1/rr1_0/a_n109_n154# 7.5
C GND dp8_0/lowbit_3/m1_n22_n271# 16.5
C inputCombLogic2_0/controller_part2_0/w_n119_n190# Vdd 16.1
C Vdd dp8_0/dp1v4_3/rr1_0/a_n109_n98# 9.2
C GND dp8_0/lowbit_1/rr1_0/a_n102_n154# 3.4
C inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n158# inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 2.6
C Vdd inputCombLogic2_0/s1 8.5
C dp8_0/dp1v4_2/m2_99_n9# dp8_0/dp1v4_2/rr1_0/w_n113_n102# 3.4
C dp8_0/lowbit_7/mux1_0/a_n90_n12# dp8_0/lowbit_7/mux1_0/w_n100_5# 2.9
C dp8_0/dp1v4_5/mux1_0/w_n100_5# dp8_0/dp1v4_5/mux1_0/a_n90_n12# 2.9
C Vdd dp8_0/dp1v4_7/mux1_0/C 12.1
C dp8_0/dp1v4_7/mux1_0/S1n quotient_2 2.6
C Vdd dp8_0/dp1v4_5/rr1_0/a_n109_n98# 9.2
C Vdd dp8_0/dp1v4_0/rr1_0/a_n102_n98# 8.2
C inputCombLogic2_0/s1 dp8_0/lowbit_5/mux1_0/w_n100_5# 2.5
C inputCombLogic2_0/Startn GND 5.2
C inputCombLogic2_0/sel0 dp8_0/dp1v4_1/mux1_0/w_n100_5# 2.3
C dp8_0/dp1v4_3/m2_99_n9# dp8_0/dp1v4_3/rr1_0/w_n113_n102# 3.4
C dp8_0/dp1v4_6/mux1_0/w_n100_5# dp8_0/dp1v4_6/mux1_0/a_n90_n12# 2.9
C inputCombLogic2_0/Signn GND 3.1
C Vdd dp8_0/dp1v4_7/rr1_0/a_n109_n98# 9.2
C Vdd dp8_0/dp1v4_2/rr1_0/a_n102_n98# 8.2
C inputCombLogic2_0/sel0 dp8_0/dp1v4_3/mux1_0/w_n100_5# 2.3
C dividendin_0 dp8_0/lowbit_7/mux1_0/w_n100_5# 2.0
C dp8_0/dp1v4_4/m2_99_n9# dp8_0/dp1v4_4/rr1_0/w_n113_n102# 3.4
C dp8_0/dp1v4_7/mux1_0/w_n100_5# dp8_0/dp1v4_7/mux1_0/a_n90_n12# 2.9
C Vdd dp8_0/dp1v4_4/rr1_0/a_n102_n98# 8.2
C inputCombLogic2_0/sel0 dp8_0/dp1v4_5/mux1_0/w_n100_5# 2.3
C clk GND 12.5
C dp8_0/dp1v4_5/m2_99_n9# dp8_0/dp1v4_5/rr1_0/w_n113_n102# 3.4
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# 2.4
C dp8_0/dp1v4_0/mux1_0/w_n100_5# dp8_0/dp1v4_0/mux1_0/a_n65_5# 2.4
C Vdd dp8_0/dp1v4_6/rr1_0/a_n102_n98# 8.2
C GND inputCombLogic2_0/controller_part2_0/a_n89_n185# 4.9
C inputCombLogic2_0/sel0 dp8_0/dp1v4_7/mux1_0/w_n100_5# 2.3
C GND dp8_0/lowbit_1/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_6/m2_99_n9# dp8_0/dp1v4_6/rr1_0/w_n113_n102# 3.4
C dp8_0/lowbit_6/mux1_0/w_n100_5# dp8_0/lowbit_6/mux1_0/a_n65_5# 2.4
C GND dp8_0/dp1v4_1/rr1_0/a_n102_n154# 3.4
C clkn andgate_0/out 3.4
C clkn dp8_0/lowbit_0/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/lowbit_2/rr1_0/a_n102_n98# 8.2
C dp8_0/dp1v4_1/mux1_0/w_n100_5# dp8_0/dp1v4_1/mux1_0/a_n65_5# 2.4
C dp8_0/dp1v4_7/m2_99_n9# dp8_0/dp1v4_7/rr1_0/w_n113_n102# 3.4
C clkn dp8_0/lowbit_1/rr1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_3/rr1_0/a_n102_n154# 3.4
C Vdd dp8_0/lowbit_3/rr1_0/a_n102_n154# 21.5
C clk dp8_0/lowbit_6/rr1_0/w_n113_n158# 5.2
C dp8_0/dp1v4_2/mux1_0/w_n100_5# dp8_0/dp1v4_2/mux1_0/a_n65_5# 2.4
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_4/mux1_0/Vdd 3.6
C GND dividendin_5 3.6
C GND dp8_0/dp1v4_2/mux1_0/out 21.4
C GND dp8_0/dp1v4_5/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_7/mux1_0/S0n quotient_5 2.2
C inputCombLogic2_0/controller_part2_0/a_n89_n17# Vdd 9.6
C dp8_0/dp1v4_3/mux1_0/w_n100_5# dp8_0/dp1v4_3/mux1_0/a_n65_5# 2.4
C GND dp8_0/lowbit_5/shift1_0/a_21_n179# 8.6
C GND remainder_1 14.4
C dp8_0/lowbit_4/rr1_0/w_n113_n102# dp8_0/lowbit_4/rr1_0/a_n109_n98# 7.7
C GND dp8_0/dp1v4_4/mux1_0/out 21.4
C GND dp8_0/dp1v4_7/rr1_0/a_n102_n154# 3.4
C dp8_0/dp1v4_0/rr1_0/w_n113_n158# dp8_0/dp1v4_0/rr1_0/a_n109_n154# 7.5
C dp8_0/dp1v4_4/mux1_0/w_n100_5# dp8_0/dp1v4_4/mux1_0/a_n65_5# 2.4
C GND remainder_3 14.4
C Vdd dp8_0/dp1v4_0/reg1_0/Q 49.4
C GND inputCombLogic2_0/inbit 27.3
C GND dp8_0/dp1v4_6/mux1_0/out 21.4
C GND quotient_7 21.7
C GND dp8_0/dp1v4_1/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_1/rr1_0/w_n113_n158# dp8_0/dp1v4_1/rr1_0/a_n109_n154# 7.5
C dp8_0/dp1v4_5/mux1_0/w_n100_5# dp8_0/dp1v4_5/mux1_0/a_n65_5# 2.4
C Vdd dp8_0/lowbit_0/rr1_0/a_n59_n133# 5.3
C GND remainder_5 14.4
C GND inputCombLogic2_0/controller_part2_0/w_n119_n190# 2.8
C Vdd dp8_0/lowbit_1/shift1_0/a_67_n189# 2.6
C GND dp8_0/dp1v4_3/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_2/rr1_0/w_n113_n158# dp8_0/dp1v4_2/rr1_0/a_n109_n154# 7.5
C Vdd dp8_0/lowbit_3/rr1_0/a_n109_n98# 9.2
C dp8_0/dp1v4_6/mux1_0/w_n100_5# dp8_0/dp1v4_6/mux1_0/a_n65_5# 2.4
C clkn dp8_0/dp1v4_1/rr1_0/w_n113_n102# 5.6
C GND inputCombLogic2_0/s1 411.1
C GND dp8_0/dp1v4_7/mux1_0/C 14.4
C Vdd dp8_0/dp1v4_2/m1_166_n85# 39.1
C GND dp8_0/dp1v4_5/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_3/rr1_0/w_n113_n158# dp8_0/dp1v4_3/rr1_0/a_n109_n154# 7.5
C inputCombLogic2_0/s1 quotient_4 2.2
C dp8_0/dp1v4_7/mux1_0/w_n100_5# dp8_0/dp1v4_7/mux1_0/a_n65_5# 2.4
C clkn dp8_0/dp1v4_3/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/sel0 dp8_0/lowbit_2/mux1_0/w_n100_5# 2.3
C Vdd dp8_0/dp1v4_4/m1_166_n85# 39.1
C inputCombLogic2_0/andgate_1/A Vdd 3.7
C GND dp8_0/dp1v4_7/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_4/rr1_0/w_n113_n158# dp8_0/dp1v4_4/rr1_0/a_n109_n154# 7.5
C clkn dp8_0/dp1v4_5/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_6/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_0/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/dp1v4_6/m1_166_n85# 39.1
C GND inputCombLogic2_0/controller_part2_0/a_n83_n121# 3.8
C dp8_0/dp1v4_5/rr1_0/w_n113_n158# dp8_0/dp1v4_5/rr1_0/a_n109_n154# 7.5
C clkn dp8_0/dp1v4_7/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/m1_n1491_147# 3.4
C GND inputCombLogic2_0/controller_part2_0/a_n83_n1# 3.8
C dp8_0/dp1v4_6/rr1_0/w_n113_n158# dp8_0/dp1v4_6/rr1_0/a_n109_n154# 7.5
C Vdd quotient_5 19.8
C dp8_0/dp1v4_7/rr1_0/w_n113_n158# dp8_0/dp1v4_7/rr1_0/a_n109_n154# 7.5
C dp8_0/lowbit_2/rr1_0/w_n113_n158# dp8_0/lowbit_2/rr1_0/a_n109_n154# 7.5
C GND dp8_0/lowbit_5/m1_n22_n271# 16.5
C clk dp8_0/dp1v4_7/reg1_0/Clkn 2.6
C GND dp8_0/lowbit_3/rr1_0/a_n102_n154# 3.4
C Vdd inputCombLogic2_0/controller_part2_0/a_n89_n57# 9.6
C GND dp8_0/lowbit_0/mux1_0/a_n90_n12# 5.7
C GND dp8_0/lowbit_7/mux1_0/a_n65_5# 5.0
C clkn dp8_0/dp1v4_0/rr1_0/w_n113_n158# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n quotient_0 2.6
C GND inputCombLogic2_0/controller_part2_0/a_n89_n17# 3.6
C clkn dp8_0/dp1v4_2/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_1/reg1_0/a_n102_n154# 21.5
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_1/mux1_0/w_n100_5# 2.1
C GND dp8_0/lowbit_7/shift1_0/a_21_n179# 8.6
C inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n158# clkn 5.6
C GND dp8_0/dp1v4_0/reg1_0/Q 34.7
C inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n158# inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 2.6
C clkn dp8_0/dp1v4_4/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_3/reg1_0/a_n102_n154# 21.5
C Vdd dp8_0/lowbit_0/rr1_0/a_n109_n154# 11.3
C dp8_0/lowbit_0/mux1_0/w_n100_5# dividendin_7 2.0
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_3/mux1_0/w_n100_5# 2.1
C GND dp8_0/lowbit_0/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/lowbit_1/rr1_0/a_n109_n126# 13.7
C clkn dp8_0/dp1v4_6/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_5/reg1_0/a_n102_n154# 21.5
C GND dp8_0/lowbit_1/shift1_0/a_67_n189# 2.6
C dp8_0/lowbit_7/rr1_0/w_n113_n102# clkn 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_5/mux1_0/w_n100_5# 2.1
C GND dp8_0/lowbit_3/rr1_0/a_n109_n98# 2.4
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 2.4
C clkn dp8_0/lowbit_2/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/lowbit_4/rr1_0/a_n102_n98# 8.2
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_7/mux1_0/Vdd 3.6
C Vdd dp8_0/dp1v4_7/reg1_0/a_n102_n154# 21.5
C GND dp8_0/dp1v4_2/m1_166_n85# 2.9
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/dp1v4_7/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/dp1v4_0/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_0/m2_99_n9# 8.1
C clkn dp8_0/lowbit_3/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 2.4
C Vdd dp8_0/lowbit_5/rr1_0/a_n102_n154# 21.5
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# Vdd 21.5
C GND inputCombLogic2_0/controller_part2_0/a_n113_n81# 11.0
C GND dp8_0/dp1v4_4/m1_166_n85# 2.9
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_6/mux1_0/Vdd 3.6
C dp8_0/lowbit_7/rr1_0/w_n113_n102# dp8_0/lowbit_7/rr1_0/a_n109_n98# 7.7
C GND dividendin_3 3.6
C inputCombLogic2_0/andgate_1/A GND 3.2
C Vdd dp8_0/dp1v4_2/rr1_0/a_n59_n133# 5.3
C inputCombLogic2_0/controller_part2_0/w_n119_n190# inputCombLogic2_0/sel0 3.4
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 2.4
C dp8_0/dp1v4_7/mux1_0/S0n quotient_3 2.2
C inputCombLogic2_0/s1 inputCombLogic2_0/sel0 10.9
C Vdd inputCombLogic2_0/controller_part2_0/a_n89_n105# 8.5
C GND dp8_0/dp1v4_6/m1_166_n85# 2.9
C Vdd dp8_0/dp1v4_4/rr1_0/a_n59_n133# 5.3
C dp8_0/lowbit_5/rr1_0/w_n113_n102# dp8_0/lowbit_5/rr1_0/a_n109_n98# 7.7
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 2.4
C dp8_0/lowbit_0/rr1_0/w_n113_n158# dp8_0/lowbit_0/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_0/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_6/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_1/rr1_0/a_n109_n126# 13.7
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 2.4
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# 4.7
C GND quotient_5 21.7
C Vdd dp8_0/lowbit_2/rr1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_2/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_3/rr1_0/a_n109_n126# 13.7
C Vdd dp8_0/lowbit_3/shift1_0/a_67_n189# 2.6
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 2.4
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# 4.7
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# 5.6
C Vdd dp8_0/lowbit_5/rr1_0/a_n109_n98# 9.2
C GND inputCombLogic2_0/controller_part2_0/a_n89_n57# 3.6
C Vdd dp8_0/dp1v4_4/reg1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_5/rr1_0/a_n109_n126# 13.7
C inputCombLogic2_0/sel0 dp8_0/lowbit_7/mux1_0/w_n100_5# 2.3
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 2.4
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# 4.7
C inputCombLogic2_0/s1 quotient_2 2.2
C inputCombLogic2_0/sel0 dp8_0/lowbit_4/mux1_0/w_n100_5# 2.3
C Vdd dp8_0/dp1v4_7/rr1_0/a_n109_n126# 13.7
C Vdd dp8_0/dp1v4_6/reg1_0/a_n102_n98# 8.2
C inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n158# clkn 5.6
C GND dp8_0/dp1v4_1/reg1_0/a_n102_n154# 4.6
C a_562_n138# dp8_0/lowbit_4/m1_n22_n271# 4.0
C Vdd dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# 43.6
C clk dp8_0/lowbit_0/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_2/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/dp1v4_1/m2_99_n9# 8.1
C GND dp8_0/dp1v4_3/reg1_0/a_n102_n154# 4.6
C Vdd dp8_0/dp1v4_3/m2_99_n9# 8.1
C GND dp8_0/dp1v4_5/reg1_0/a_n102_n154# 4.6
C Vdd quotient_3 19.8
C Vdd dp8_0/dp1v4_5/m2_99_n9# 8.1
C a_562_n138# dp8_0/dp1v4_0/m1_159_n199# 4.0
C Vdd dp8_0/dp1v4_0/rr1_0/a_n109_n154# 11.3
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# Vdd 21.5
C GND dp8_0/dp1v4_7/reg1_0/a_n102_n154# 4.6
C inputCombLogic2_0/controller_part2_0/a_n89_23# Vdd 9.6
C GND dp8_0/dp1v4_0/rr1_0/a_n59_n133# 29.8
C dp8_0/lowbit_3/rr1_0/w_n113_n158# dp8_0/lowbit_3/rr1_0/a_n109_n154# 7.5
C GND dp8_0/dp1v4_0/m2_99_n9# 8.1
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# 2.1
C GND dp8_0/lowbit_5/rr1_0/a_n102_n154# 3.4
C GND inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 3.4
C Vdd dp8_0/dp1v4_7/m2_99_n9# 8.1
C Vdd dp8_0/dp1v4_2/rr1_0/a_n109_n154# 11.3
C GND dp8_0/lowbit_2/mux1_0/a_n90_n12# 5.7
C GND dp8_0/dp1v4_2/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# 2.1
C Vdd dp8_0/dp1v4_4/rr1_0/a_n109_n154# 11.3
C GND inputCombLogic2_0/controller_part2_0/a_n89_n105# 3.6
C inputCombLogic2_0/B Vdd 42.6
C GND dp8_0/dp1v4_4/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# 2.1
C dp8_0/lowbit_0/rr1_0/w_n113_n102# quotient_7 3.4
C Vdd dp8_0/dp1v4_6/rr1_0/a_n109_n154# 11.3
C GND dp8_0/dp1v4_6/rr1_0/a_n59_n133# 29.8
C dp8_0/lowbit_1/mux1_0/w_n100_5# dividendin_6 2.0
C Vdd dp8_0/lowbit_2/rr1_0/a_n109_n154# 11.3
C GND dp8_0/lowbit_2/rr1_0/a_n59_n133# 29.8
C Vdd dp8_0/lowbit_3/rr1_0/a_n109_n126# 13.7
C inputCombLogic2_0/andgate_0/A Vdd 3.7
C GND dp8_0/lowbit_0/mux1_0/a_n65_5# 5.0
C GND dp8_0/lowbit_3/shift1_0/a_67_n189# 2.6
C Vdd dp8_0/dp1v4_1/shift1_0/a_40_n213# 2.6
C GND dp8_0/lowbit_5/rr1_0/a_n109_n98# 2.4
C clkn dp8_0/lowbit_4/rr1_0/w_n113_n158# 5.6
C Vdd dp8_0/lowbit_6/rr1_0/a_n102_n98# 8.2
C Vdd dp8_0/dp1v4_3/shift1_0/a_40_n213# 2.6
C dp8_0/lowbit_0/mux1_0/w_n100_5# quotient_7 4.3
C clkn dp8_0/lowbit_5/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_7/rr1_0/a_n102_n154# 21.5
C GND dividendin_1 3.6
C Vdd dp8_0/dp1v4_5/shift1_0/a_40_n213# 2.6
C GND dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# 32.8
C dp8_0/dp1v4_7/mux1_0/S1n quotient_7 2.6
C dp8_0/dp1v4_7/mux1_0/S0n quotient_1 2.2
C inputCombLogic2_0/s1 dp8_0/lowbit_0/mux1_0/w_n100_5# 2.5
C Vdd dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 39.3
C GND dp8_0/dp1v4_1/m2_99_n9# 8.1
C GND dp8_0/dp1v4_0/mux1_0/a_n90_n12# 6.4
C Vdd dp8_0/dp1v4_7/shift1_0/a_40_n213# 2.6
C dp8_0/lowbit_6/rr1_0/w_n113_n102# dp8_0/lowbit_6/rr1_0/a_n109_n98# 7.7
C Vdd dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 39.3
C Vdd clkn 368.7
C GND dp8_0/dp1v4_3/m2_99_n9# 8.1
C dp8_0/lowbit_1/rr1_0/w_n113_n158# dp8_0/lowbit_1/rr1_0/a_n102_n154# 2.6
C GND dp8_0/dp1v4_2/mux1_0/a_n90_n12# 6.4
C clk dp8_0/dp1v4_0/rr1_0/w_n113_n102# 5.6
C GND quotient_3 21.7
C Vdd divisorin_1 2.2
C Vdd dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 39.3
C Vdd dp8_0/lowbit_4/rr1_0/a_n59_n133# 5.3
C GND dp8_0/dp1v4_5/m2_99_n9# 8.1
C GND inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 3.4
C GND dp8_0/dp1v4_4/mux1_0/a_n90_n12# 6.4
C GND inputCombLogic2_0/controller_part2_0/a_n89_23# 3.6
C clk dp8_0/dp1v4_2/rr1_0/w_n113_n102# 5.6
C Vdd dp8_0/lowbit_5/shift1_0/a_67_n189# 2.6
C Vdd divisorin_3 2.2
C Vdd dp8_0/lowbit_7/rr1_0/a_n109_n98# 9.2
C clk inputCombLogic2_0/reg2bit2_0/reg11_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_7/m2_99_n9# 8.1
C GND dp8_0/dp1v4_6/mux1_0/a_n90_n12# 6.4
C clk dp8_0/dp1v4_4/rr1_0/w_n113_n102# 5.6
C inputCombLogic2_0/s1 quotient_0 2.2
C clkn reset 7.2
C Vdd divisorin_5 2.2
C inputCombLogic2_0/sel0 dp8_0/lowbit_6/mux1_0/w_n100_5# 2.3
C clk dp8_0/lowbit_1/rr1_0/w_n113_n158# 5.2
C inputCombLogic2_0/B GND 21.9
C clk dp8_0/dp1v4_6/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_7/mux1_0/w_n100_5# 2.1
C GND dp8_0/dp1v4_1/mux1_0/a_n49_5# 2.7
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_0/reg1_0/w_n113_n102# 5.6
C inputCombLogic2_0/s1 dp8_0/dp1v4_1/mux1_0/w_n100_5# 2.5
C clk dp8_0/lowbit_2/rr1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S1n dp8_0/lowbit_4/mux1_0/w_n100_5# 2.1
C Vdd dp8_0/dp1v4_0/reg1_0/a_n59_n133# 5.3
C inputCombLogic2_0/Bout Vdd 16.3
C dp8_0/lowbit_0/mux1_0/a_n90_n12# dp8_0/lowbit_0/mux1_0/w_n100_5# 2.9
C GND dp8_0/dp1v4_3/mux1_0/a_n49_5# 2.7
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_2/reg1_0/w_n113_n102# 5.6
C GND dp8_0/lowbit_0/shift1_0/a_21_n179# 8.6
C inputCombLogic2_0/s1 dp8_0/dp1v4_3/mux1_0/w_n100_5# 2.5
C Vdd dp8_0/dp1v4_2/reg1_0/a_n59_n133# 5.3
C inputCombLogic2_0/andgate_0/A GND 2.8
C GND dp8_0/dp1v4_5/mux1_0/a_n49_5# 2.7
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_4/reg1_0/w_n113_n102# 5.6
C GND dp8_0/dp1v4_1/shift1_0/a_40_n213# 2.6
C inputCombLogic2_0/s1 dp8_0/dp1v4_5/mux1_0/w_n100_5# 2.5
C Vdd quotient_1 19.8
C dp8_0/lowbit_7/mux1_0/w_n100_5# quotient_0 4.3
C Vdd dp8_0/dp1v4_4/reg1_0/a_n59_n133# 5.3
C a_562_n138# dp8_0/lowbit_2/m1_n22_n271# 4.0
C GND dp8_0/dp1v4_7/mux1_0/a_n49_5# 2.7
C GND dp8_0/dp1v4_3/shift1_0/a_40_n213# 2.6
C dp8_0/lowbit_4/rr1_0/w_n113_n158# dp8_0/lowbit_4/rr1_0/a_n109_n154# 7.5
C inputCombLogic2_0/s1 dp8_0/dp1v4_7/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_6/reg1_0/w_n113_n102# 5.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_0/mux1_0/w_n100_5# 2.5
C GND dp8_0/lowbit_7/rr1_0/a_n102_n154# 3.4
C Vdd dp8_0/dp1v4_6/reg1_0/a_n59_n133# 5.3
C Vdd dp8_0/dp1v4_1/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_0/mux1_0/a_n65_5# 5.0
C clk dp8_0/dp1v4_1/rr1_0/w_n113_n158# 5.2
C GND dp8_0/lowbit_4/mux1_0/a_n90_n12# 5.7
C GND dp8_0/dp1v4_5/shift1_0/a_40_n213# 2.6
C dp8_0/dp1v4_0/rr1_0/w_n113_n158# dp8_0/dp1v4_0/rr1_0/a_n102_n154# 2.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_2/mux1_0/w_n100_5# 2.5
C inputCombLogic2_0/B inputCombLogic2_0/controller_part2_0/w_n38_n190# 22.2
C Vdd dp8_0/dp1v4_3/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_2/mux1_0/a_n65_5# 5.0
C clk dp8_0/dp1v4_3/rr1_0/w_n113_n158# 5.2
C GND dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 2.6
C GND inputCombLogic2_0/controller_part2_0/a_n113_n41# 11.0
C GND dp8_0/dp1v4_7/shift1_0/a_40_n213# 2.6
C dp8_0/dp1v4_1/rr1_0/w_n113_n158# dp8_0/dp1v4_1/rr1_0/a_n102_n154# 2.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_4/mux1_0/w_n100_5# 2.5
C Vdd dp8_0/dp1v4_5/reg1_0/a_n109_n126# 13.7
C dp8_0/lowbit_1/rr1_0/w_n113_n102# quotient_6 3.4
C GND dp8_0/dp1v4_4/mux1_0/a_n65_5# 5.0
C Vdd dp8_0/dp1v4_1/reg1_0/Q 49.4
C GND clkn 10.9
C clk dp8_0/dp1v4_5/rr1_0/w_n113_n158# 5.2
C GND dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 2.6
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/lowbit_1/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_2/rr1_0/w_n113_n158# dp8_0/dp1v4_2/rr1_0/a_n102_n154# 2.6
C GND dp8_0/lowbit_4/m1_n22_n271# 16.5
C dp8_0/dp1v4_7/mux1_0/S0n dp8_0/dp1v4_6/mux1_0/w_n100_5# 2.5
C dp8_0/lowbit_2/mux1_0/w_n100_5# dividendin_5 2.0
C Vdd dp8_0/lowbit_4/rr1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_7/reg1_0/a_n109_n126# 13.7
C GND dp8_0/dp1v4_6/mux1_0/a_n65_5# 5.0
C Vdd dp8_0/dp1v4_3/reg1_0/Q 49.4
C GND dp8_0/lowbit_4/rr1_0/a_n59_n133# 29.8
C clk dp8_0/dp1v4_7/rr1_0/w_n113_n158# 5.2
C GND dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 2.6
C clk inputCombLogic2_0/reg2bit2_0/reg11_1/w_n113_n102# 5.6
C dp8_0/dp1v4_3/rr1_0/w_n113_n158# dp8_0/dp1v4_3/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/lowbit_5/rr1_0/a_n109_n126# 13.7
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# Vdd 13.7
C Vdd dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# 5.6
C GND dp8_0/lowbit_2/mux1_0/a_n65_5# 5.0
C GND dp8_0/lowbit_5/shift1_0/a_67_n189# 2.6
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_1/reg1_0/w_n113_n158# 5.6
C GND dp8_0/lowbit_7/rr1_0/a_n109_n98# 2.4
C Vdd dp8_0/dp1v4_5/reg1_0/Q 49.4
C clkn dp8_0/lowbit_6/rr1_0/w_n113_n158# 5.6
C dp8_0/dp1v4_4/rr1_0/w_n113_n158# dp8_0/dp1v4_4/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_2/mux1_0/A 4.1
C Vdd dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# 5.6
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_3/reg1_0/w_n113_n158# 5.6
C Vdd inputCombLogic2_0/shift 122.9
C Vdd dp8_0/dp1v4_7/reg1_0/Q 49.4
C dp8_0/lowbit_1/mux1_0/w_n100_5# quotient_6 4.3
C GND dp8_0/dp1v4_0/m1_159_n199# 16.5
C dp8_0/dp1v4_5/rr1_0/w_n113_n158# dp8_0/dp1v4_5/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_4/mux1_0/A 4.1
C Vdd dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# 5.6
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_5/reg1_0/w_n113_n158# 5.6
C Vdd andgate_0/out 229.1
C inputCombLogic2_0/Aout Vdd 9.3
C inputCombLogic2_0/add Vdd 88.0
C Vdd dp8_0/dp1v4_0/reg1_0/a_n109_n154# 11.3
C Vdd dp8_0/dp1v4_1/m1_166_n85# 39.1
C dp8_0/dp1v4_7/mux1_0/S1n quotient_5 2.6
C GND dp8_0/lowbit_6/mux1_0/a_n90_n12# 5.7
C inputCombLogic2_0/s1 dp8_0/lowbit_2/mux1_0/w_n100_5# 2.5
C dp8_0/dp1v4_6/rr1_0/w_n113_n158# dp8_0/dp1v4_6/rr1_0/a_n102_n154# 2.6
C Vdd dp8_0/dp1v4_6/mux1_0/A 4.1
C GND dp8_0/dp1v4_0/reg1_0/a_n59_n133# 30.3
C Vdd dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# 5.6
C dp8_0/dp1v4_7/reg1_0/Clkn dp8_0/dp1v4_7/reg1_0/w_n113_n158# 5.6
C Vdd dp8_0/dp1v4_2/reg1_0/a_n109_n154# 11.3
C dp8_0/dp1v4_7/rr1_0/w_n113_n158# dp8_0/dp1v4_7/rr1_0/a_n102_n154# 2.6
C GND dp8_0/dp1v4_2/reg1_0/a_n59_n133# 30.3
C start GND 94.4
R start 1031
R dp8_0/dp1v4_7/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_7/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_7/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_7/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_7/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_7/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_7/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_7/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_7/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_7/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_7/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_7/reg1_0/a_n109_n98# 1287
R dp8_0/dp1v4_7/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_7/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_7/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_7/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_7/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_7/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_7/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_7/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_7/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_7/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_7/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_7/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_7/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_7/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_7/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_7/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_7/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_7/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_7/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_7/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_7/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_7/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_7/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_7/mux1_0/out GND 10.4
R dp8_0/dp1v4_7/mux1_0/out 253
C dp8_0/dp1v4_7/m2_99_n9# GND 16.5
R dp8_0/dp1v4_7/m2_99_n9# 515
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/m1_n1491_147# GND 4.4
R dp8_0/m1_n1491_147# 130
C dp8_0/dp1v4_7/reg1_0/Q GND 49.4
R dp8_0/dp1v4_7/reg1_0/Q 5646
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n97_n15# 2125
C dp8_0/dp1v4_7/mux1_0/C GND 48.8
R dp8_0/dp1v4_7/mux1_0/C 1506
C dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_7/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_7/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_6/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_6/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_6/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_6/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_6/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_6/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_6/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_6/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_6/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_6/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_6/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_6/reg1_0/a_n109_n98# 1287
C divisorin_6 GND 3.2
R divisorin_6 109
R dp8_0/dp1v4_6/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_6/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_6/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_6/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_6/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_6/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_6/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_6/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_6/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_6/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_6/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_6/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_6/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_6/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_6/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_6/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_6/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_6/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_6/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_6/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_6/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_6/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_6/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_6/mux1_0/out GND 25.6
R dp8_0/dp1v4_6/mux1_0/out 365
C dp8_0/dp1v4_6/m2_99_n9# GND 16.5
R dp8_0/dp1v4_6/m2_99_n9# 515
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_6/mux1_0/A GND 7.3
R dp8_0/dp1v4_6/mux1_0/A 494
C dp8_0/dp1v4_7/m1_166_n85# GND 43.4
R dp8_0/dp1v4_7/m1_166_n85# 3472
C dp8_0/dp1v4_6/reg1_0/Q GND 49.4
R dp8_0/dp1v4_6/reg1_0/Q 5646
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_6 GND 48.9
R remainder_6 1506
C dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_6/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_6/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_5/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_5/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_5/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_5/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_5/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_5/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_5/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_5/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_5/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_5/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_5/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_5/reg1_0/a_n109_n98# 1287
C divisorin_5 GND 3.2
R divisorin_5 109
R dp8_0/dp1v4_5/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_5/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_5/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_5/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_5/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_5/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_5/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_5/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_5/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_5/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_5/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_5/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_5/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_5/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_5/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_5/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_5/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_5/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_5/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_5/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_5/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_5/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_5/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_5/mux1_0/out GND 25.6
R dp8_0/dp1v4_5/mux1_0/out 365
C dp8_0/dp1v4_5/m2_99_n9# GND 16.5
R dp8_0/dp1v4_5/m2_99_n9# 515
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_5/mux1_0/A GND 7.3
R dp8_0/dp1v4_5/mux1_0/A 494
C dp8_0/dp1v4_6/m1_166_n85# GND 43.4
R dp8_0/dp1v4_6/m1_166_n85# 3472
C dp8_0/dp1v4_5/reg1_0/Q GND 49.4
R dp8_0/dp1v4_5/reg1_0/Q 5646
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_5 GND 48.9
R remainder_5 1506
C dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_5/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_5/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_4/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_4/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_4/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_4/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_4/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_4/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_4/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_4/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_4/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_4/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_4/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_4/reg1_0/a_n109_n98# 1287
C divisorin_4 GND 3.2
R divisorin_4 109
R dp8_0/dp1v4_4/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_4/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_4/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_4/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_4/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_4/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_4/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_4/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_4/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_4/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_4/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_4/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_4/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_4/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_4/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_4/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_4/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_4/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_4/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_4/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_4/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_4/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_4/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_4/mux1_0/out GND 25.6
R dp8_0/dp1v4_4/mux1_0/out 365
C dp8_0/dp1v4_4/m2_99_n9# GND 16.5
R dp8_0/dp1v4_4/m2_99_n9# 515
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_4/mux1_0/A GND 7.3
R dp8_0/dp1v4_4/mux1_0/A 494
C dp8_0/dp1v4_5/m1_166_n85# GND 43.4
R dp8_0/dp1v4_5/m1_166_n85# 3472
C dp8_0/dp1v4_4/reg1_0/Q GND 49.4
R dp8_0/dp1v4_4/reg1_0/Q 5646
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_4 GND 48.9
R remainder_4 1506
C dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_4/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_4/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_3/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_3/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_3/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_3/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_3/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_3/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_3/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_3/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_3/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_3/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_3/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_3/reg1_0/a_n109_n98# 1287
C divisorin_3 GND 3.2
R divisorin_3 109
R dp8_0/dp1v4_3/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_3/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_3/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_3/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_3/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_3/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_3/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_3/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_3/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_3/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_3/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_3/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_3/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_3/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_3/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_3/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_3/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_3/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_3/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_3/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_3/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_3/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_3/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_3/mux1_0/out GND 25.6
R dp8_0/dp1v4_3/mux1_0/out 365
C dp8_0/dp1v4_3/m2_99_n9# GND 16.5
R dp8_0/dp1v4_3/m2_99_n9# 515
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_3/mux1_0/A GND 7.3
R dp8_0/dp1v4_3/mux1_0/A 494
C dp8_0/dp1v4_4/m1_166_n85# GND 43.4
R dp8_0/dp1v4_4/m1_166_n85# 3472
C dp8_0/dp1v4_3/reg1_0/Q GND 49.4
R dp8_0/dp1v4_3/reg1_0/Q 5646
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_3 GND 48.9
R remainder_3 1506
C dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_3/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_3/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_2/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_2/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_2/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_2/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_2/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_2/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_2/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_2/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_2/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_2/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_2/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_2/reg1_0/a_n109_n98# 1287
C divisorin_2 GND 3.2
R divisorin_2 109
R dp8_0/dp1v4_2/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_2/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_2/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_2/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_2/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_2/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_2/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_2/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_2/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_2/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_2/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_2/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_2/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_2/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_2/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_2/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_2/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_2/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_2/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_2/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_2/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_2/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_2/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_2/mux1_0/out GND 25.6
R dp8_0/dp1v4_2/mux1_0/out 365
C dp8_0/dp1v4_2/m2_99_n9# GND 16.5
R dp8_0/dp1v4_2/m2_99_n9# 515
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_2/mux1_0/A GND 7.3
R dp8_0/dp1v4_2/mux1_0/A 494
C dp8_0/dp1v4_3/m1_166_n85# GND 43.4
R dp8_0/dp1v4_3/m1_166_n85# 3472
C dp8_0/dp1v4_2/reg1_0/Q GND 49.4
R dp8_0/dp1v4_2/reg1_0/Q 5646
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_2 GND 48.9
R remainder_2 1506
C dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_2/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_2/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_1/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_1/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_1/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_1/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_1/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_1/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_1/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_1/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_1/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_1/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_1/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_1/reg1_0/a_n109_n98# 1287
C divisorin_1 GND 3.2
R divisorin_1 109
R dp8_0/dp1v4_1/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_1/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_1/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_1/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_1/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_1/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_1/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_1/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_1/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_1/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_1/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_1/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_1/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_1/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_1/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_1/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_1/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_1/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_1/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_1/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_1/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_1/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_1/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_1/mux1_0/out GND 25.6
R dp8_0/dp1v4_1/mux1_0/out 365
C dp8_0/dp1v4_1/m2_99_n9# GND 16.5
R dp8_0/dp1v4_1/m2_99_n9# 515
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_1/mux1_0/A GND 7.3
R dp8_0/dp1v4_1/mux1_0/A 494
C dp8_0/dp1v4_2/m1_166_n85# GND 43.4
R dp8_0/dp1v4_2/m1_166_n85# 3472
C dp8_0/dp1v4_1/reg1_0/Q GND 49.4
R dp8_0/dp1v4_1/reg1_0/Q 5646
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_1 GND 48.9
R remainder_1 1506
C dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_1/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_1/shift1_0/addsub_0/w_n71_25# 4100
R dp8_0/dp1v4_0/reg1_0/a_n42_n135# 53
C dp8_0/dp1v4_0/reg1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_0/reg1_0/a_n109_n154# 1287
R dp8_0/dp1v4_0/reg1_0/a_n109_n126# 519
R dp8_0/dp1v4_0/reg1_0/a_n43_n83# 53
R dp8_0/dp1v4_0/reg1_0/a_n102_n98# 512
C dp8_0/dp1v4_0/reg1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_0/reg1_0/a_n102_n154# 1330
C dp8_0/dp1v4_0/reg1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_0/reg1_0/a_n59_n133# 1802
C dp8_0/dp1v4_0/reg1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_0/reg1_0/a_n109_n98# 1287
C divisorin_0 GND 3.2
R divisorin_0 109
R dp8_0/dp1v4_0/rr1_0/a_n42_n135# 53
C dp8_0/dp1v4_0/rr1_0/a_n109_n154# GND 4.8
R dp8_0/dp1v4_0/rr1_0/a_n109_n154# 1287
R dp8_0/dp1v4_0/rr1_0/a_n109_n126# 519
R dp8_0/dp1v4_0/rr1_0/a_n43_n83# 53
R dp8_0/dp1v4_0/rr1_0/a_n102_n98# 512
C dp8_0/dp1v4_0/rr1_0/a_n102_n154# GND 9.7
R dp8_0/dp1v4_0/rr1_0/a_n102_n154# 1330
C dp8_0/dp1v4_0/rr1_0/a_n59_n133# GND 3.3
R dp8_0/dp1v4_0/rr1_0/a_n59_n133# 1802
C dp8_0/dp1v4_0/rr1_0/a_n109_n98# GND 6.5
R dp8_0/dp1v4_0/rr1_0/a_n109_n98# 1287
C dp8_0/dp1v4_0/mux1_0/a_n65_5# GND 4.7
R dp8_0/dp1v4_0/mux1_0/a_n65_5# 766
C dp8_0/dp1v4_0/mux1_0/a_n49_5# GND 3.3
R dp8_0/dp1v4_0/mux1_0/a_n49_5# 605
C dp8_0/dp1v4_0/mux1_0/a_n90_n12# GND 5.2
R dp8_0/dp1v4_0/mux1_0/a_n90_n12# 666
R dp8_0/dp1v4_0/mux1_0/w_n100_5# 23911
C dp8_0/dp1v4_0/shift1_0/a_40_n213# GND 4.9
R dp8_0/dp1v4_0/shift1_0/a_40_n213# 548
C dp8_0/dp1v4_0/shift1_0/a_n6_n203# GND 4.0
R dp8_0/dp1v4_0/shift1_0/a_n6_n203# 672
C dp8_0/dp1v4_0/mux1_0/out GND 25.6
R dp8_0/dp1v4_0/mux1_0/out 365
C dp8_0/dp1v4_0/m2_99_n9# GND 16.5
R dp8_0/dp1v4_0/m2_99_n9# 515
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_n31# 368
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_n31# 179
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_n31# 354
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_n31# 179
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_n31# 179
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# GND 6.0
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_56_43# 165
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_41_43# 80
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# GND 4.7
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_1_43# 159
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n20_43# 80
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n24_43# 80
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# GND 3.1
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n51_43# 157
C dp8_0/dp1v4_0/mux1_0/A GND 7.3
R dp8_0/dp1v4_0/mux1_0/A 494
C dp8_0/dp1v4_1/m1_166_n85# GND 43.4
R dp8_0/dp1v4_1/m1_166_n85# 3472
C dp8_0/dp1v4_0/reg1_0/Q GND 49.4
R dp8_0/dp1v4_0/reg1_0/Q 5646
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# GND 21.0
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n75_3# 1351
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# GND 34.2
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n97_n15# 2125
C remainder_0 GND 48.9
R remainder_0 1506
C dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# GND 24.0
R dp8_0/dp1v4_0/shift1_0/addsub_0/a_n62_43# 5105
R dp8_0/dp1v4_0/shift1_0/addsub_0/w_n71_25# 4100
C quotient_7 GND 66.1
R quotient_7 3178
R dp8_0/lowbit_0/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_0/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_0/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_0/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_0/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_0/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_0/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_0/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_0/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_0/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_0/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_0/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_0/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_0/mux1_0/a_n65_5# 766
C dividendin_7 GND 23.5
R dividendin_7 111
C dp8_0/lowbit_0/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_0/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_0/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_0/mux1_0/Vdd 449
R dp8_0/lowbit_0/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_0/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_0/shift1_0/a_67_n189# 548
C dp8_0/lowbit_0/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_0/shift1_0/a_21_n179# 672
C dp8_0/dp1v4_0/m1_159_n199# GND 18.1
R dp8_0/dp1v4_0/m1_159_n199# 161
C quotient_6 GND 66.4
R quotient_6 3178
R dp8_0/lowbit_1/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_1/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_1/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_1/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_1/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_1/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_1/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_1/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_1/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_1/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_1/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_1/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_1/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_1/mux1_0/a_n65_5# 766
C dividendin_6 GND 23.5
R dividendin_6 111
C dp8_0/lowbit_1/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_1/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_1/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_1/mux1_0/Vdd 449
R dp8_0/lowbit_1/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_1/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_1/shift1_0/a_67_n189# 548
C dp8_0/lowbit_1/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_1/shift1_0/a_21_n179# 672
C dp8_0/lowbit_1/m1_n22_n271# GND 16.0
R dp8_0/lowbit_1/m1_n22_n271# 161
C quotient_5 GND 66.1
R quotient_5 3178
R dp8_0/lowbit_2/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_2/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_2/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_2/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_2/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_2/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_2/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_2/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_2/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_2/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_2/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_2/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_2/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_2/mux1_0/a_n65_5# 766
C dividendin_5 GND 23.5
R dividendin_5 111
C dp8_0/lowbit_2/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_2/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_2/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_2/mux1_0/Vdd 449
R dp8_0/lowbit_2/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_2/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_2/shift1_0/a_67_n189# 548
C dp8_0/lowbit_2/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_2/shift1_0/a_21_n179# 672
C dp8_0/lowbit_2/m1_n22_n271# GND 16.2
R dp8_0/lowbit_2/m1_n22_n271# 161
C quotient_4 GND 66.1
R quotient_4 3178
R dp8_0/lowbit_3/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_3/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_3/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_3/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_3/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_3/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_3/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_3/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_3/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_3/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_3/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_3/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_3/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_3/mux1_0/a_n65_5# 766
C dividendin_4 GND 23.5
R dividendin_4 111
C dp8_0/lowbit_3/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_3/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_3/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_3/mux1_0/Vdd 449
R dp8_0/lowbit_3/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_4/m1_n22_n271# GND 16.0
R dp8_0/lowbit_4/m1_n22_n271# 161
C dp8_0/lowbit_3/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_3/shift1_0/a_67_n189# 548
C dp8_0/lowbit_3/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_3/shift1_0/a_21_n179# 672
C dp8_0/lowbit_3/m1_n22_n271# GND 16.2
R dp8_0/lowbit_3/m1_n22_n271# 161
C quotient_3 GND 66.1
R quotient_3 3178
R dp8_0/lowbit_4/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_4/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_4/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_4/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_4/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_4/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_4/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_4/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_4/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_4/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_4/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_4/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_4/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_4/mux1_0/a_n65_5# 766
C dividendin_3 GND 23.5
R dividendin_3 111
C dp8_0/lowbit_4/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_4/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_4/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_4/mux1_0/Vdd 449
R dp8_0/lowbit_4/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_4/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_4/shift1_0/a_67_n189# 548
C dp8_0/lowbit_4/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_4/shift1_0/a_21_n179# 672
C quotient_2 GND 66.4
R quotient_2 3178
R dp8_0/lowbit_5/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_5/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_5/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_5/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_5/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_5/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_5/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_5/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_5/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_5/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_5/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_5/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_5/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_5/mux1_0/a_n65_5# 766
C dividendin_2 GND 23.5
R dividendin_2 111
C dp8_0/lowbit_5/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_5/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_5/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_5/mux1_0/Vdd 449
R dp8_0/lowbit_5/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_5/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_5/shift1_0/a_67_n189# 548
C dp8_0/lowbit_5/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_5/shift1_0/a_21_n179# 672
C dp8_0/lowbit_5/m1_n22_n271# GND 16.2
R dp8_0/lowbit_5/m1_n22_n271# 161
C quotient_1 GND 64.3
R quotient_1 3178
R dp8_0/lowbit_6/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_6/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_6/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_6/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_6/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_6/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_6/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_6/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_6/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_6/rr1_0/a_n59_n133# 1802
C dp8_0/lowbit_6/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_6/rr1_0/a_n109_n98# 1287
C dp8_0/lowbit_6/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_6/mux1_0/a_n65_5# 766
C dividendin_1 GND 23.5
R dividendin_1 111
C dp8_0/lowbit_6/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_6/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_6/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_6/mux1_0/Vdd 449
R dp8_0/lowbit_6/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_6/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_6/shift1_0/a_67_n189# 548
C dp8_0/lowbit_6/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_6/shift1_0/a_21_n179# 672
C dp8_0/m2_1282_41# GND 16.5
R dp8_0/m2_1282_41# 161
C dp8_0/dp1v4_7/reg1_0/Clkn GND 523.3
R dp8_0/dp1v4_7/reg1_0/Clkn 14321
C quotient_0 GND 66.1
R quotient_0 3178
R dp8_0/lowbit_7/rr1_0/a_n42_n135# 53
C dp8_0/lowbit_7/rr1_0/a_n109_n154# GND 4.8
R dp8_0/lowbit_7/rr1_0/a_n109_n154# 1287
R dp8_0/lowbit_7/rr1_0/a_n109_n126# 519
R dp8_0/lowbit_7/rr1_0/a_n43_n83# 53
R dp8_0/lowbit_7/rr1_0/a_n102_n98# 512
C dp8_0/lowbit_7/rr1_0/a_n102_n154# GND 9.7
R dp8_0/lowbit_7/rr1_0/a_n102_n154# 1330
C dp8_0/lowbit_7/rr1_0/a_n59_n133# GND 3.3
R dp8_0/lowbit_7/rr1_0/a_n59_n133# 1802
C reset GND 618.8
R reset 22641
C dp8_0/lowbit_7/rr1_0/a_n109_n98# GND 6.5
R dp8_0/lowbit_7/rr1_0/a_n109_n98# 1287
C clkn GND 654.7
R clkn 29096
C dp8_0/lowbit_7/mux1_0/a_n65_5# GND 4.7
R dp8_0/lowbit_7/mux1_0/a_n65_5# 766
C dividendin_0 GND 23.5
R dividendin_0 111
C dp8_0/lowbit_7/mux1_0/a_n90_n12# GND 5.2
R dp8_0/lowbit_7/mux1_0/a_n90_n12# 666
C dp8_0/lowbit_7/mux1_0/Vdd GND 4.3
R dp8_0/lowbit_7/mux1_0/Vdd 449
C dp8_0/dp1v4_7/mux1_0/S1n GND 642.8
R dp8_0/dp1v4_7/mux1_0/S1n 13081
C dp8_0/dp1v4_7/mux1_0/S0n GND 918.7
R dp8_0/dp1v4_7/mux1_0/S0n 22461
R dp8_0/lowbit_7/mux1_0/w_n100_5# 23911
C dp8_0/lowbit_7/shift1_0/a_67_n189# GND 4.9
R dp8_0/lowbit_7/shift1_0/a_67_n189# 548
C dp8_0/lowbit_7/shift1_0/a_21_n179# GND 4.0
R dp8_0/lowbit_7/shift1_0/a_21_n179# 672
C dp8_0/lowbit_7/m1_n22_n271# GND 16.2
R dp8_0/lowbit_7/m1_n22_n271# 161
C a_562_n138# GND 384.4
R a_562_n138# 26622
R andgate_0/a_n86_17# 40
C clk GND 687.5
R clk 29228
C andgate_0/a_n88_39# GND 5.4
R andgate_0/a_n88_39# 551
C andgate_0/out GND 532.1
R andgate_0/out 15360
C inputCombLogic2_0/controller_part2_0/a_n89_n185# GND 2.4
R inputCombLogic2_0/controller_part2_0/a_n89_n185# 775
R inputCombLogic2_0/controller_part2_0/a_n81_n183# 40
C inputCombLogic2_0/controller_part2_0/a_n83_n161# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_n161# 551
C inputCombLogic2_0/inbit GND 37.9
R inputCombLogic2_0/inbit 569
R inputCombLogic2_0/controller_part2_0/a_n81_n143# 40
C inputCombLogic2_0/shift GND 342.0
R inputCombLogic2_0/shift 26125
C inputCombLogic2_0/controller_part2_0/a_n83_n121# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_n121# 551
C inputCombLogic2_0/controller_part2_0/a_n113_n121# GND 3.7
R inputCombLogic2_0/controller_part2_0/a_n113_n121# 868
C inputCombLogic2_0/controller_part2_0/a_n89_n105# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_n105# 775
R inputCombLogic2_0/controller_part2_0/a_n81_n103# 40
C inputCombLogic2_0/sel0 GND 496.3
R inputCombLogic2_0/sel0 33819
C inputCombLogic2_0/controller_part2_0/a_n83_n81# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_n81# 551
C inputCombLogic2_0/controller_part2_0/a_n113_n81# GND 3.7
R inputCombLogic2_0/controller_part2_0/a_n113_n81# 868
C inputCombLogic2_0/controller_part2_0/a_n89_n65# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_n65# 775
R inputCombLogic2_0/controller_part2_0/a_n81_n63# 40
C inputCombLogic2_0/controller_part2_0/a_n89_n57# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_n57# 823
C inputCombLogic2_0/s1 GND 599.1
R inputCombLogic2_0/s1 34045
C inputCombLogic2_0/controller_part2_0/a_n83_n41# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_n41# 551
C Vdd GND 1076.2
R Vdd 1478227
C inputCombLogic2_0/controller_part2_0/a_n113_n41# GND 3.7
R inputCombLogic2_0/controller_part2_0/a_n113_n41# 868
R inputCombLogic2_0/controller_part2_0/a_n81_n23# 40
C inputCombLogic2_0/controller_part2_0/a_n89_n17# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_n17# 823
C inputCombLogic2_0/controller_part2_0/a_n83_n1# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_n1# 551
C inputCombLogic2_0/add GND 472.5
R inputCombLogic2_0/add 14256
C inputCombLogic2_0/controller_part2_0/a_n89_15# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_15# 775
R inputCombLogic2_0/controller_part2_0/a_n81_17# 40
C inputCombLogic2_0/controller_part2_0/a_n89_23# GND 2.2
R inputCombLogic2_0/controller_part2_0/a_n89_23# 823
C inputCombLogic2_0/controller_part2_0/a_n83_39# GND 5.4
R inputCombLogic2_0/controller_part2_0/a_n83_39# 551
C andgate_0/B GND 15.5
R andgate_0/B 1406
R inputCombLogic2_0/controller_part2_0/w_n119_n190# 40093
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n42_n135# 53
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# GND 4.8
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n154# 1287
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n126# 519
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n43_n83# 53
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n98# 512
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# GND 9.7
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n102_n154# 1330
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# GND 3.3
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n59_n133# 1802
C inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# GND 6.5
R inputCombLogic2_0/reg2bit2_0/reg11_0/a_n109_n98# 1287
C inputCombLogic2_0/Bout GND 24.2
R inputCombLogic2_0/Bout 769
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n42_n135# 53
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# GND 4.8
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n154# 1287
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n126# 519
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n43_n83# 53
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n98# 512
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# GND 9.7
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n102_n154# 1330
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# GND 3.3
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n59_n133# 1802
C inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# GND 6.5
R inputCombLogic2_0/reg2bit2_0/reg11_1/a_n109_n98# 1287
C inputCombLogic2_0/Aout GND 29.0
R inputCombLogic2_0/Aout 824
C GND GND 2001.5
R GND 56709
R inputCombLogic2_0/and3gate_3/a_n81_17# 40
C inputCombLogic2_0/B GND 168.5
R inputCombLogic2_0/B 7132
R inputCombLogic2_0/and3gate_3/a_n81_25# 40
C inputCombLogic2_0/A GND 158.5
R inputCombLogic2_0/A 7228
C inputCombLogic2_0/and3gate_3/a_n83_47# GND 6.8
R inputCombLogic2_0/and3gate_3/a_n83_47# 822
C inputCombLogic2_0/and3gate_3/out GND 20.1
R inputCombLogic2_0/and3gate_3/out 1489
C inputCombLogic2_0/andgate_1/B GND 5.9
R inputCombLogic2_0/andgate_1/B 772
R inputCombLogic2_0/andgate_1/a_n86_17# 40
C inputCombLogic2_0/andgate_1/A GND 8.6
R inputCombLogic2_0/andgate_1/A 796
C inputCombLogic2_0/andgate_1/a_n88_39# GND 5.4
R inputCombLogic2_0/andgate_1/a_n88_39# 551
C inputCombLogic2_0/An GND 47.9
R inputCombLogic2_0/An 1491
R inputCombLogic2_0/and3gate_0/a_n81_17# 40
C inputCombLogic2_0/Bn GND 49.0
R inputCombLogic2_0/Bn 1396
R inputCombLogic2_0/and3gate_0/a_n81_25# 40
C inputCombLogic2_0/Startn GND 39.2
R inputCombLogic2_0/Startn 1088
C inputCombLogic2_0/and3gate_0/a_n83_47# GND 6.8
R inputCombLogic2_0/and3gate_0/a_n83_47# 822
C inputCombLogic2_0/and3gate_0/out GND 3.6
R inputCombLogic2_0/and3gate_0/out 1119
C inputCombLogic2_0/andgate_0/B GND 6.2
R inputCombLogic2_0/andgate_0/B 772
R inputCombLogic2_0/andgate_0/a_n86_17# 40
C inputCombLogic2_0/andgate_0/A GND 8.9
R inputCombLogic2_0/andgate_0/A 796
C inputCombLogic2_0/andgate_0/a_n88_39# GND 5.4
R inputCombLogic2_0/andgate_0/a_n88_39# 551
C inputCombLogic2_0/Signn GND 37.2
R inputCombLogic2_0/Signn 861
R inputCombLogic2_0/and3gate_1/a_n81_17# 40
R inputCombLogic2_0/and3gate_1/a_n81_25# 40
C inputCombLogic2_0/and3gate_1/a_n83_47# GND 6.8
R inputCombLogic2_0/and3gate_1/a_n83_47# 822
C inputCombLogic2_0/and3gate_1/out GND 6.2
R inputCombLogic2_0/and3gate_1/out 940
R inputCombLogic2_0/and3gate_2/a_n81_17# 40
R inputCombLogic2_0/and3gate_2/a_n81_25# 40
C inputCombLogic2_0/and3gate_2/a_n83_47# GND 6.8
R inputCombLogic2_0/and3gate_2/a_n83_47# 822
C inputCombLogic2_0/and3gate_2/out GND 8.4
R inputCombLogic2_0/and3gate_2/out 975
