

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 20:04:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17537|  69393|  17537|  69393|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  17536|  69392| 2192 ~ 8674 |          -|          -|       8|    no    |
        | + Loop 1.1              |     18|     18|            2|          -|          -|       9|    no    |
        | + Loop 1.2              |   2170|   8652|  310 ~ 618  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.2.1          |    308|    616|           44|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.2.1.1      |     42|     42|           14|          -|          -|       3|    no    |
        |    ++++ Loop 1.2.1.1.1  |     12|     12|            4|          -|          -|       3|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca [9 x i16], align 2"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 18 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln37_6_cast = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'zext' 'zext_ln37_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 20 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'zext' 'zext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_65 = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_66 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit8" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit8.loopexit ]"   --->   Operation 25 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln22_3, %.loopexit8.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln22, %.loopexit8.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 27 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln22 = add i7 %phi_mul2, %zext_ln45" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 28 'add' 'add_ln22' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln22_3 = add i7 %phi_mul, %zext_ln37" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 29 'add' 'add_ln22_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %out_d_0, -8" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 31 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 32 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %5, label %.preheader7.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln26, i3 0)" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %shl_ln to i7" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 36 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 37 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 40 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 41 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %out_d_0, %i_0" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 44 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %add_ln26_1 to i7" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 45 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln26 = add i7 %zext_ln26, %zext_ln26_4" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 46 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln26_5" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 48 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 49 'load' 'kernel_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 50 'zext' 'zext_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 51 'getelementptr' 'bias_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 52 'load' 'bias_load' <Predicate = (icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 53 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %i_0 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln26_3" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 55 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "store i16 %kernel_0_load, i16* %p_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 58 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 58 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_6 = sext i16 %bias_load to i32" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 59 'sext' 'buffer_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 5.61>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %2 ], [ %out_h, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 62 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %out_h_0, %empty_66" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 63 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 64 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit8.loopexit, label %.preheader6.preheader" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln37_7_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 66 'zext' 'zext_ln37_7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.87ns)   --->   "%tmp7 = add i7 %phi_mul2, %zext_ln37_7_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 67 'add' 'tmp7' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i7 %tmp7 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 68 'zext' 'tmp7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.74ns)   --->   "%tmp8 = mul i11 %tmp7_cast, %zext_ln45_1_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 69 'mul' 'tmp8' <Predicate = (!icmp_ln31)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 70 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.loopexit8"   --->   Operation 71 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader6.preheader ]"   --->   Operation 72 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 73 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln32 = icmp eq i4 %out_w_0, %empty_65" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 74 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 75 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 77 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 78 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 79 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.34>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ %buffer_6, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]"   --->   Operation 80 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]"   --->   Operation 81 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 82 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 83 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 84 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %4, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 86 'zext' 'zext_ln37_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i2 %k_h_0 to i4" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 87 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 88 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln37_17 = zext i4 %shl_ln5 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 89 'zext' 'zext_ln37_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i5 %zext_ln37_17, %zext_ln37_15" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 90 'sub' 'sub_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (1.73ns)   --->   "%tmp2 = add i4 %zext_ln37_16, %out_h_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 91 'add' 'tmp2' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i7" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 92 'zext' 'tmp2_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.87ns)   --->   "%tmp = add i7 %phi_mul, %tmp2_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 93 'add' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 94 'zext' 'tmp_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.74ns)   --->   "%tmp6 = mul i11 %zext_ln37_6_cast, %tmp_cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 95 'mul' 'tmp6' <Predicate = (!icmp_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 96 'br' <Predicate = (!icmp_ln35)> <Delay = 1.76>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %buffer_0 to i16" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 97 'trunc' 'trunc_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln45 = add i11 %tmp8, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 98 'add' 'add_ln45' <Predicate = (icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i11 %add_ln45 to i64" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 99 'zext' 'zext_ln45_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45_2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 100 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store i16 %trunc_ln45, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 101 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 102 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.62>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer, %3 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 103 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 104 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 105 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 106 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 107 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader5.loopexit, label %3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 109 'zext' 'zext_ln37_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_19 = zext i2 %k_w_0 to i4" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 110 'zext' 'zext_ln37_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %zext_ln37_19, %out_w_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 111 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i4 %add_ln37 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 112 'zext' 'zext_ln37_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln37_4 = add i11 %zext_ln37_20, %tmp6" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 113 'add' 'add_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_21 = zext i11 %add_ln37_4 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 114 'zext' 'zext_ln37_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_21" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 115 'getelementptr' 'input_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 116 'load' 'input_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln37_5 = add i5 %sub_ln37, %zext_ln37_18" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 117 'add' 'add_ln37_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 118 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 119 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i5 %add_ln37_5 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 120 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i32 %sext_ln37 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 121 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln37_11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 122 'getelementptr' 'p_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (2.32ns)   --->   "%empty_73 = load i16* %p_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 123 'load' 'empty_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 9> <Delay = 8.70>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %input_load to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 124 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (2.32ns)   --->   "%empty_73 = load i16* %p_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 125 'load' 'empty_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln37_11 = sext i16 %empty_73 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 126 'sext' 'sext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_11, %sext_ln37_2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 127 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 128 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.55>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i19 %trunc_ln to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 129 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.55ns)   --->   "%buffer = add nsw i32 %sext_ln37_3, %buffer_1" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 130 'add' 'buffer' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:22) [22]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../layers_c/depthwise_conv2d.cpp:22) with incoming values : ('add_ln22_3', ../layers_c/depthwise_conv2d.cpp:22) [23]  (0 ns)
	'add' operation ('add_ln22_3', ../layers_c/depthwise_conv2d.cpp:22) [26]  (1.87 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../layers_c/depthwise_conv2d.cpp:24) [37]  (0 ns)
	'add' operation ('add_ln26_1', ../layers_c/depthwise_conv2d.cpp:26) [43]  (1.74 ns)
	'add' operation ('add_ln26', ../layers_c/depthwise_conv2d.cpp:26) [45]  (1.83 ns)
	'getelementptr' operation ('kernel_0_addr', ../layers_c/depthwise_conv2d.cpp:26) [47]  (0 ns)
	'load' operation ('kernel_0_load', ../layers_c/depthwise_conv2d.cpp:26) on array 'kernel_0' [48]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('kernel_0_load', ../layers_c/depthwise_conv2d.cpp:26) on array 'kernel_0' [48]  (3.25 ns)
	'store' operation ('store_ln26', ../layers_c/depthwise_conv2d.cpp:26) of variable 'kernel_0_load', ../layers_c/depthwise_conv2d.cpp:26 on array 'empty' [51]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', ../layers_c/depthwise_conv2d.cpp:29) on array 'bias' [56]  (2.32 ns)

 <State 6>: 5.61ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:31) [60]  (0 ns)
	'add' operation ('tmp7', ../layers_c/depthwise_conv2d.cpp:22) [67]  (1.87 ns)
	'mul' operation ('tmp8', ../layers_c/depthwise_conv2d.cpp:22) [69]  (3.74 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bias_buffer') with incoming values : ('buffer', ../layers_c/depthwise_conv2d.cpp:29) ('buffer', ../layers_c/depthwise_conv2d.cpp:37) [81]  (1.77 ns)

 <State 8>: 7.35ns
The critical path consists of the following:
	'phi' operation ('k_h') with incoming values : ('k_h', ../layers_c/depthwise_conv2d.cpp:35) [82]  (0 ns)
	'add' operation ('tmp2', ../layers_c/depthwise_conv2d.cpp:37) [93]  (1.74 ns)
	'add' operation ('tmp', ../layers_c/depthwise_conv2d.cpp:22) [95]  (1.87 ns)
	'mul' operation ('tmp6', ../layers_c/depthwise_conv2d.cpp:4) [97]  (3.74 ns)

 <State 9>: 6.63ns
The critical path consists of the following:
	'phi' operation ('k_w') with incoming values : ('k_w', ../layers_c/depthwise_conv2d.cpp:36) [101]  (0 ns)
	'add' operation ('add_ln37', ../layers_c/depthwise_conv2d.cpp:37) [109]  (1.74 ns)
	'add' operation ('add_ln37_4', ../layers_c/depthwise_conv2d.cpp:37) [111]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:37) [113]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:37) on array 'input_r' [114]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:37) on array 'input_r' [114]  (3.25 ns)

 <State 11>: 8.7ns
The critical path consists of the following:
	'load' operation ('empty_73', ../layers_c/depthwise_conv2d.cpp:37) on array 'empty' [120]  (2.32 ns)
	'mul' operation of DSP[122] ('mul_ln37', ../layers_c/depthwise_conv2d.cpp:37) [122]  (6.38 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/depthwise_conv2d.cpp:37) [125]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
