Running: /home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/karol/Desktop/UCISW/Projek1/test/pierwszy_pierwszy_sch_tb_isim_beh.exe -prj /home/karol/Desktop/UCISW/Projek1/test/pierwszy_pierwszy_sch_tb_beh.prj work.pierwszy_pierwszy_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/karol/Desktop/UCISW/Projek1/test/pierwszy.vhf" into library work
Parsing VHDL file "/home/karol/Desktop/UCISW/Projek1/test/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100596 KB
Fuse CPU Usage: 440 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity pierwszy [pierwszy_default]
Compiling architecture behavioral of entity pierwszy_pierwszy_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/karol/Desktop/UCISW/Projek1/test/pierwszy_pierwszy_sch_tb_isim_beh.exe
Fuse Memory Usage: 2246484 KB
Fuse CPU Usage: 510 ms
GCC CPU Usage: 240 ms
