

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Wed May  7 15:15:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.265 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       14|     6155|  70.000 ns|  30.775 us|   14|  6155|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_merge_1_Pipeline_merge_label1_fu_56  |merge_1_Pipeline_merge_label1  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        |grp_merge_1_Pipeline_merge_label2_fu_67  |merge_1_Pipeline_merge_label2  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        |grp_merge_1_Pipeline_merge_label3_fu_77  |merge_1_Pipeline_merge_label3  |        3|     2050|  15.000 ns|  10.250 us|    3|  2050|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      152|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      481|      539|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      163|    -|
|Register             |        -|     -|      128|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      609|      854|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_merge_1_Pipeline_merge_label1_fu_56  |merge_1_Pipeline_merge_label1  |        0|   0|   67|   97|    0|
    |grp_merge_1_Pipeline_merge_label2_fu_67  |merge_1_Pipeline_merge_label2  |        0|   0|  143|  156|    0|
    |grp_merge_1_Pipeline_merge_label3_fu_77  |merge_1_Pipeline_merge_label3  |        0|   0|  271|  286|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   0|  481|  539|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |merge_1_temp_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                            |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add9_fu_118_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln12_fu_125_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln5_fu_113_p2   |         +|   0|  0|  17|          11|           1|
    |add_ln7_fu_92_p2    |         +|   0|  0|  40|          33|           1|
    |j_fu_107_p2         |         +|   0|  0|  39|          32|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 152|         119|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |a_address0     |  20|          4|   11|         44|
    |a_ce0          |  20|          4|    1|          4|
    |a_we0          |   9|          2|    1|          2|
    |ap_NS_fsm      |  37|          7|    1|          7|
    |temp_address0  |  20|          4|   11|         44|
    |temp_ce0       |  20|          4|    1|          4|
    |temp_ce1       |   9|          2|    1|          2|
    |temp_d0        |  14|          3|   32|         96|
    |temp_we0       |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 163|         33|   60|        206|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add9_reg_164                                          |  11|   0|   11|          0|
    |add_ln12_reg_169                                      |  32|   0|   32|          0|
    |add_ln7_reg_144                                       |  33|   0|   33|          0|
    |ap_CS_fsm                                             |   6|   0|    6|          0|
    |grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |j_reg_159                                             |  32|   0|   32|          0|
    |trunc_ln12_reg_149                                    |  11|   0|   11|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 128|   0|  128|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       merge.1|  return value|
|a_address0  |  out|   11|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_we0       |  out|    1|   ap_memory|             a|         array|
|a_d0        |  out|   32|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|start_r     |   in|   32|     ap_none|       start_r|        scalar|
|m           |   in|   32|     ap_none|             m|        scalar|
|stop        |   in|   32|     ap_none|          stop|        scalar|
+------------+-----+-----+------------+--------------+--------------+

