============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 22 2024  12:14:02 am
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock CLK)                    launch                                     0 R 
IR_reg[13]/CK                                             100    +0       0 R 
IR_reg[13]/Q                   SDFFRHQX1LVT       3  1.0   23  +174     174 F 
g18769/A                                                         +0     174   
g18769/Y                       INVX1LVT           2  0.4   13   +20     194 R 
ADD_TC_OP_spec1_g1070/B                                          +0     194   
ADD_TC_OP_spec1_g1070/Y        AND2X1LVT          3  1.0   24   +83     277 R 
ADD_TC_OP_spec1_g1049/A                                          +0     277   
ADD_TC_OP_spec1_g1049/Y        NAND2X1LVT         1  0.8   47   +48     325 F 
g33028/C                                                         +0     325   
g33028/Y                       NOR3X2LVT          1  1.8   72   +61     386 R 
ADD_TC_OP_spec1_g1004/B                                          +0     386   
ADD_TC_OP_spec1_g1004/Y        NAND2X4LVT        11  4.4   66   +66     452 F 
g33022/D                                                         +0     452   
g33022/Y                       NOR4BX1LVT         1  0.5   83   +72     523 R 
g33003/B                                                         +0     523   
g33003/Y                       XNOR2XLLVT         1  0.2   14   +84     607 R 
g27433__1881/B1                                                  +0     607   
g27433__1881/Y                 AO22X1LVT         28 12.7  195  +186     793 R 
g32927/A                                                         +0     793   
g32927/Y                       INVX1LVT          41 13.6  250  +221    1014 F 
g27268__5526/B                                                   +0    1014   
g27268__5526/Y                 NAND2XLLVT         1  0.2   51  +136    1150 R 
g27232__5107/B0                                                  +0    1150   
g27232__5107/Y                 OAI21XLLVT         1  0.2   50   +63    1214 F 
g27194__6260/C                                                   +0    1214   
g27194__6260/Y                 MX3XLLVT          14  5.0  160  +166    1380 F 
ADD_TC_OP2_g1040/B                                               +0    1380   
ADD_TC_OP2_g1040/Y             NOR2X1LVT          3  0.8   56   +97    1477 R 
ADD_TC_OP2_g975__2398/A1                                         +0    1477   
ADD_TC_OP2_g975__2398/Y        OAI21X1LVT         1  0.4   47   +57    1534 F 
ADD_TC_OP2_g929__4733/A                                          +0    1534   
ADD_TC_OP2_g929__4733/Y        NOR2X1LVT          4  1.3   56   +60    1595 R 
ADD_TC_OP2_g926__1881/B                                          +0    1595   
ADD_TC_OP2_g926__1881/Y        NOR2XLLVT          2  0.6   34   +48    1643 F 
ADD_TC_OP2_g921__1705/B1                                         +0    1643   
ADD_TC_OP2_g921__1705/Y        AOI221X1LVT        5  2.0  139  +114    1757 R 
ADD_TC_OP2_g920/A                                                +0    1757   
ADD_TC_OP2_g920/Y              INVX1LVT           5  1.6   52   +88    1845 F 
ADD_TC_OP2_g914__8428/A1N                                        +0    1845   
ADD_TC_OP2_g914__8428/Y        OAI2BB1X1LVT       8  2.8  114  +110    1955 F 
ADD_TC_OP2_g902__9945/B                                          +0    1955   
ADD_TC_OP2_g902__9945/Y        NAND2X1LVT         3  1.0   38   +68    2024 R 
ADD_TC_OP2_g883__4319/A1                                         +0    2024   
ADD_TC_OP2_g883__4319/Y        OAI221X1LVT        1  0.4   98  +100    2124 F 
ADD_TC_OP2_g867__5115/B                                          +0    2124   
ADD_TC_OP2_g867__5115/Y        XNOR2X1LVT         3  1.2   30  +108    2233 F 
g32522__2346/C1                                                  +0    2233   
g32522__2346/Y                 AOI222X1LVT        1  0.4   99   +65    2297 R 
g32473__4319/C0                                                  +0    2297   
g32473__4319/Y                 OAI211X1LVT        2  0.8  105  +117    2414 F 
reg1_reg[28]/D            <<<  SDFFRHQX1LVT                      +0    2414   
reg1_reg[28]/CK                setup                      100   +71    2485 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                    capture                                 2500 R 
                               uncertainty                      -10    2490 R 
------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :       5ps 
Start-point  : IR_reg[13]/CK
End-point    : reg1_reg[28]/D

