[2025-09-17 08:08:54] START suite=qualcomm_srv trace=srv153_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv153_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2581226 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4996301 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4996301 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4996302 heartbeat IPC: 4.141 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13093847 heartbeat IPC: 1.235 cumulative IPC: 1.235 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21188281 heartbeat IPC: 1.235 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29264755 heartbeat IPC: 1.238 cumulative IPC: 1.236 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 37310683 heartbeat IPC: 1.243 cumulative IPC: 1.238 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45390049 heartbeat IPC: 1.238 cumulative IPC: 1.238 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 53451997 heartbeat IPC: 1.24 cumulative IPC: 1.238 (Simulation time: 00 hr 07 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv153_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000023 cycles: 61531261 heartbeat IPC: 1.238 cumulative IPC: 1.238 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 69606996 heartbeat IPC: 1.238 cumulative IPC: 1.238 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 77722385 heartbeat IPC: 1.232 cumulative IPC: 1.238 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80897641 cumulative IPC: 1.236 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80897641 cumulative IPC: 1.236 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv153_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.236 instructions: 100000000 cycles: 80897641
CPU 0 Branch Prediction Accuracy: 92.69% MPKI: 12.98 Average ROB Occupancy at Mispredict: 30.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08549
BRANCH_INDIRECT: 0.3699
BRANCH_CONDITIONAL: 11.15
BRANCH_DIRECT_CALL: 0.4205
BRANCH_INDIRECT_CALL: 0.5442
BRANCH_RETURN: 0.4057


====Backend Stall Breakdown====
ROB_STALL: 150
LQ_STALL: 0
SQ_STALL: 41695


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.1666665

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 150

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 36

cpu0->cpu0_STLB TOTAL        ACCESS:    2115832 HIT:    2115186 MISS:        646 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115832 HIT:    2115186 MISS:        646 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 107.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9454370 HIT:    8904155 MISS:     550215 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7727787 HIT:    7232664 MISS:     495123 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580689 HIT:     536700 MISS:      43989 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144730 HIT:    1134260 MISS:      10470 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1164 HIT:        531 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15855898 HIT:    7744557 MISS:    8111341 MSHR_MERGE:    2010033
cpu0->cpu0_L1I LOAD         ACCESS:   15855898 HIT:    7744557 MISS:    8111341 MSHR_MERGE:    2010033
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30497506 HIT:   26646195 MISS:    3851311 MSHR_MERGE:    1642974
cpu0->cpu0_L1D LOAD         ACCESS:   16635091 HIT:   14530903 MISS:    2104188 MSHR_MERGE:     477713
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13861115 HIT:   12115187 MISS:    1745928 MSHR_MERGE:    1165230
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1300 HIT:        105 MISS:       1195 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13005288 HIT:   10716836 MISS:    2288452 MSHR_MERGE:    1157911
cpu0->cpu0_ITLB LOAD         ACCESS:   13005288 HIT:   10716836 MISS:    2288452 MSHR_MERGE:    1157911
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28998948 HIT:   27677041 MISS:    1321907 MSHR_MERGE:     336616
cpu0->cpu0_DTLB LOAD         ACCESS:   28998948 HIT:   27677041 MISS:    1321907 MSHR_MERGE:     336616
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.074 cycles
cpu0->LLC TOTAL        ACCESS:     615931 HIT:     606009 MISS:       9922 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     495123 HIT:     485402 MISS:       9721 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      43989 HIT:      43972 MISS:         17 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      76186 HIT:      76184 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        633 HIT:        451 MISS:        182 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9904
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6741

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545724       549614        40693          705
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           48           49           11
  STLB miss resolved @ L2C                0           37          271          271           32
  STLB miss resolved @ LLC                0           29          178          309           32
  STLB miss resolved @ MEM                0            0           64          112           86

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198282        52800      1579696        89986           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            4            2
  STLB miss resolved @ L2C                0            0            0            1            0
  STLB miss resolved @ LLC                0            5            8           22            0
  STLB miss resolved @ MEM                0            0            0           13            5
[2025-09-17 08:21:22] END   suite=qualcomm_srv trace=srv153_ap (rc=0)
