
2DRoboPrac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c4e8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000153c  0801c6e8  0801c6e8  0002c6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dc24  0801dc24  000303e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801dc24  0801dc24  0002dc24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dc2c  0801dc2c  000303e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801dc2c  0801dc2c  0002dc2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801dc3c  0801dc3c  0002dc3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20000000  0801dc40  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011298  200003e0  0801e020  000303e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011678  0801e020  00031678  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000303e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  0003040e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000272e4  00000000  00000000  00030484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055db  00000000  00000000  00057768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ca8  00000000  00000000  0005cd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000160c  00000000  00000000  0005e9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002fad0  00000000  00000000  0005fffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000259a6  00000000  00000000  0008facc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001152f1  00000000  00000000  000b5472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000085e4  00000000  00000000  001ca764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001d2d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200003e0 	.word	0x200003e0
 800021c:	00000000 	.word	0x00000000
 8000220:	0801c6d0 	.word	0x0801c6d0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200003e4 	.word	0x200003e4
 800023c:	0801c6d0 	.word	0x0801c6d0

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800032e:	f000 b9bb 	b.w	80006a8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b970 	b.w	80006a8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	460d      	mov	r5, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	460f      	mov	r7, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4694      	mov	ip, r2
 80003f4:	d965      	bls.n	80004c2 <__udivmoddi4+0xe2>
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	b143      	cbz	r3, 800040e <__udivmoddi4+0x2e>
 80003fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000400:	f1c3 0220 	rsb	r2, r3, #32
 8000404:	409f      	lsls	r7, r3
 8000406:	fa20 f202 	lsr.w	r2, r0, r2
 800040a:	4317      	orrs	r7, r2
 800040c:	409c      	lsls	r4, r3
 800040e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000412:	fa1f f58c 	uxth.w	r5, ip
 8000416:	fbb7 f1fe 	udiv	r1, r7, lr
 800041a:	0c22      	lsrs	r2, r4, #16
 800041c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000420:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000424:	fb01 f005 	mul.w	r0, r1, r5
 8000428:	4290      	cmp	r0, r2
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x62>
 800042c:	eb1c 0202 	adds.w	r2, ip, r2
 8000430:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000434:	f080 811c 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000438:	4290      	cmp	r0, r2
 800043a:	f240 8119 	bls.w	8000670 <__udivmoddi4+0x290>
 800043e:	3902      	subs	r1, #2
 8000440:	4462      	add	r2, ip
 8000442:	1a12      	subs	r2, r2, r0
 8000444:	b2a4      	uxth	r4, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000452:	fb00 f505 	mul.w	r5, r0, r5
 8000456:	42a5      	cmp	r5, r4
 8000458:	d90a      	bls.n	8000470 <__udivmoddi4+0x90>
 800045a:	eb1c 0404 	adds.w	r4, ip, r4
 800045e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000462:	f080 8107 	bcs.w	8000674 <__udivmoddi4+0x294>
 8000466:	42a5      	cmp	r5, r4
 8000468:	f240 8104 	bls.w	8000674 <__udivmoddi4+0x294>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	2100      	movs	r1, #0
 8000478:	b11e      	cbz	r6, 8000482 <__udivmoddi4+0xa2>
 800047a:	40dc      	lsrs	r4, r3
 800047c:	2300      	movs	r3, #0
 800047e:	e9c6 4300 	strd	r4, r3, [r6]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0xbc>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80ed 	beq.w	800066a <__udivmoddi4+0x28a>
 8000490:	2100      	movs	r1, #0
 8000492:	e9c6 0500 	strd	r0, r5, [r6]
 8000496:	4608      	mov	r0, r1
 8000498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049c:	fab3 f183 	clz	r1, r3
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d149      	bne.n	8000538 <__udivmoddi4+0x158>
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	d302      	bcc.n	80004ae <__udivmoddi4+0xce>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	f200 80f8 	bhi.w	800069e <__udivmoddi4+0x2be>
 80004ae:	1a84      	subs	r4, r0, r2
 80004b0:	eb65 0203 	sbc.w	r2, r5, r3
 80004b4:	2001      	movs	r0, #1
 80004b6:	4617      	mov	r7, r2
 80004b8:	2e00      	cmp	r6, #0
 80004ba:	d0e2      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	e9c6 4700 	strd	r4, r7, [r6]
 80004c0:	e7df      	b.n	8000482 <__udivmoddi4+0xa2>
 80004c2:	b902      	cbnz	r2, 80004c6 <__udivmoddi4+0xe6>
 80004c4:	deff      	udf	#255	; 0xff
 80004c6:	fab2 f382 	clz	r3, r2
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	f040 8090 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d0:	1a8a      	subs	r2, r1, r2
 80004d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d6:	fa1f fe8c 	uxth.w	lr, ip
 80004da:	2101      	movs	r1, #1
 80004dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004e0:	fb07 2015 	mls	r0, r7, r5, r2
 80004e4:	0c22      	lsrs	r2, r4, #16
 80004e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ea:	fb0e f005 	mul.w	r0, lr, r5
 80004ee:	4290      	cmp	r0, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f2:	eb1c 0202 	adds.w	r2, ip, r2
 80004f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4290      	cmp	r0, r2
 80004fe:	f200 80cb 	bhi.w	8000698 <__udivmoddi4+0x2b8>
 8000502:	4645      	mov	r5, r8
 8000504:	1a12      	subs	r2, r2, r0
 8000506:	b2a4      	uxth	r4, r4
 8000508:	fbb2 f0f7 	udiv	r0, r2, r7
 800050c:	fb07 2210 	mls	r2, r7, r0, r2
 8000510:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000514:	fb0e fe00 	mul.w	lr, lr, r0
 8000518:	45a6      	cmp	lr, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x14e>
 800051c:	eb1c 0404 	adds.w	r4, ip, r4
 8000520:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000524:	d202      	bcs.n	800052c <__udivmoddi4+0x14c>
 8000526:	45a6      	cmp	lr, r4
 8000528:	f200 80bb 	bhi.w	80006a2 <__udivmoddi4+0x2c2>
 800052c:	4610      	mov	r0, r2
 800052e:	eba4 040e 	sub.w	r4, r4, lr
 8000532:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000536:	e79f      	b.n	8000478 <__udivmoddi4+0x98>
 8000538:	f1c1 0720 	rsb	r7, r1, #32
 800053c:	408b      	lsls	r3, r1
 800053e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000542:	ea4c 0c03 	orr.w	ip, ip, r3
 8000546:	fa05 f401 	lsl.w	r4, r5, r1
 800054a:	fa20 f307 	lsr.w	r3, r0, r7
 800054e:	40fd      	lsrs	r5, r7
 8000550:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000554:	4323      	orrs	r3, r4
 8000556:	fbb5 f8f9 	udiv	r8, r5, r9
 800055a:	fa1f fe8c 	uxth.w	lr, ip
 800055e:	fb09 5518 	mls	r5, r9, r8, r5
 8000562:	0c1c      	lsrs	r4, r3, #16
 8000564:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000568:	fb08 f50e 	mul.w	r5, r8, lr
 800056c:	42a5      	cmp	r5, r4
 800056e:	fa02 f201 	lsl.w	r2, r2, r1
 8000572:	fa00 f001 	lsl.w	r0, r0, r1
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000580:	f080 8088 	bcs.w	8000694 <__udivmoddi4+0x2b4>
 8000584:	42a5      	cmp	r5, r4
 8000586:	f240 8085 	bls.w	8000694 <__udivmoddi4+0x2b4>
 800058a:	f1a8 0802 	sub.w	r8, r8, #2
 800058e:	4464      	add	r4, ip
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	b29d      	uxth	r5, r3
 8000594:	fbb4 f3f9 	udiv	r3, r4, r9
 8000598:	fb09 4413 	mls	r4, r9, r3, r4
 800059c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005a4:	45a6      	cmp	lr, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80005b0:	d26c      	bcs.n	800068c <__udivmoddi4+0x2ac>
 80005b2:	45a6      	cmp	lr, r4
 80005b4:	d96a      	bls.n	800068c <__udivmoddi4+0x2ac>
 80005b6:	3b02      	subs	r3, #2
 80005b8:	4464      	add	r4, ip
 80005ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005be:	fba3 9502 	umull	r9, r5, r3, r2
 80005c2:	eba4 040e 	sub.w	r4, r4, lr
 80005c6:	42ac      	cmp	r4, r5
 80005c8:	46c8      	mov	r8, r9
 80005ca:	46ae      	mov	lr, r5
 80005cc:	d356      	bcc.n	800067c <__udivmoddi4+0x29c>
 80005ce:	d053      	beq.n	8000678 <__udivmoddi4+0x298>
 80005d0:	b156      	cbz	r6, 80005e8 <__udivmoddi4+0x208>
 80005d2:	ebb0 0208 	subs.w	r2, r0, r8
 80005d6:	eb64 040e 	sbc.w	r4, r4, lr
 80005da:	fa04 f707 	lsl.w	r7, r4, r7
 80005de:	40ca      	lsrs	r2, r1
 80005e0:	40cc      	lsrs	r4, r1
 80005e2:	4317      	orrs	r7, r2
 80005e4:	e9c6 7400 	strd	r7, r4, [r6]
 80005e8:	4618      	mov	r0, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f0:	f1c3 0120 	rsb	r1, r3, #32
 80005f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005f8:	fa20 f201 	lsr.w	r2, r0, r1
 80005fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000600:	409d      	lsls	r5, r3
 8000602:	432a      	orrs	r2, r5
 8000604:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000610:	fb07 1510 	mls	r5, r7, r0, r1
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800061a:	fb00 f50e 	mul.w	r5, r0, lr
 800061e:	428d      	cmp	r5, r1
 8000620:	fa04 f403 	lsl.w	r4, r4, r3
 8000624:	d908      	bls.n	8000638 <__udivmoddi4+0x258>
 8000626:	eb1c 0101 	adds.w	r1, ip, r1
 800062a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800062e:	d22f      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000630:	428d      	cmp	r5, r1
 8000632:	d92d      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000634:	3802      	subs	r0, #2
 8000636:	4461      	add	r1, ip
 8000638:	1b49      	subs	r1, r1, r5
 800063a:	b292      	uxth	r2, r2
 800063c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000640:	fb07 1115 	mls	r1, r7, r5, r1
 8000644:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000648:	fb05 f10e 	mul.w	r1, r5, lr
 800064c:	4291      	cmp	r1, r2
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x282>
 8000650:	eb1c 0202 	adds.w	r2, ip, r2
 8000654:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000658:	d216      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 800065a:	4291      	cmp	r1, r2
 800065c:	d914      	bls.n	8000688 <__udivmoddi4+0x2a8>
 800065e:	3d02      	subs	r5, #2
 8000660:	4462      	add	r2, ip
 8000662:	1a52      	subs	r2, r2, r1
 8000664:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000668:	e738      	b.n	80004dc <__udivmoddi4+0xfc>
 800066a:	4631      	mov	r1, r6
 800066c:	4630      	mov	r0, r6
 800066e:	e708      	b.n	8000482 <__udivmoddi4+0xa2>
 8000670:	4639      	mov	r1, r7
 8000672:	e6e6      	b.n	8000442 <__udivmoddi4+0x62>
 8000674:	4610      	mov	r0, r2
 8000676:	e6fb      	b.n	8000470 <__udivmoddi4+0x90>
 8000678:	4548      	cmp	r0, r9
 800067a:	d2a9      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 800067c:	ebb9 0802 	subs.w	r8, r9, r2
 8000680:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000684:	3b01      	subs	r3, #1
 8000686:	e7a3      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000688:	4645      	mov	r5, r8
 800068a:	e7ea      	b.n	8000662 <__udivmoddi4+0x282>
 800068c:	462b      	mov	r3, r5
 800068e:	e794      	b.n	80005ba <__udivmoddi4+0x1da>
 8000690:	4640      	mov	r0, r8
 8000692:	e7d1      	b.n	8000638 <__udivmoddi4+0x258>
 8000694:	46d0      	mov	r8, sl
 8000696:	e77b      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000698:	3d02      	subs	r5, #2
 800069a:	4462      	add	r2, ip
 800069c:	e732      	b.n	8000504 <__udivmoddi4+0x124>
 800069e:	4608      	mov	r0, r1
 80006a0:	e70a      	b.n	80004b8 <__udivmoddi4+0xd8>
 80006a2:	4464      	add	r4, ip
 80006a4:	3802      	subs	r0, #2
 80006a6:	e742      	b.n	800052e <__udivmoddi4+0x14e>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80006b8:	f00a fe4e 	bl	800b358 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80006bc:	4b5b      	ldr	r3, [pc, #364]	; (800082c <pvPortMallocMicroROS+0x180>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d101      	bne.n	80006c8 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80006c4:	f000 f98a 	bl	80009dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80006c8:	4b59      	ldr	r3, [pc, #356]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4013      	ands	r3, r2
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	f040 8092 	bne.w	80007fa <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d01f      	beq.n	800071c <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 80006dc:	2208      	movs	r2, #8
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d016      	beq.n	800071c <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	3308      	adds	r3, #8
 80006f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d00c      	beq.n	800071c <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000706:	b672      	cpsid	i
 8000708:	f383 8811 	msr	BASEPRI, r3
 800070c:	f3bf 8f6f 	isb	sy
 8000710:	f3bf 8f4f 	dsb	sy
 8000714:	b662      	cpsie	i
 8000716:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000718:	bf00      	nop
 800071a:	e7fe      	b.n	800071a <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d06b      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
 8000722:	4b44      	ldr	r3, [pc, #272]	; (8000834 <pvPortMallocMicroROS+0x188>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	429a      	cmp	r2, r3
 800072a:	d866      	bhi.n	80007fa <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800072c:	4b42      	ldr	r3, [pc, #264]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 800072e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000730:	4b41      	ldr	r3, [pc, #260]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000736:	e004      	b.n	8000742 <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	d903      	bls.n	8000754 <pvPortMallocMicroROS+0xa8>
 800074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d1f1      	bne.n	8000738 <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000754:	4b35      	ldr	r3, [pc, #212]	; (800082c <pvPortMallocMicroROS+0x180>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800075a:	429a      	cmp	r2, r3
 800075c:	d04d      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800075e:	6a3b      	ldr	r3, [r7, #32]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2208      	movs	r2, #8
 8000764:	4413      	add	r3, r2
 8000766:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	6a3b      	ldr	r3, [r7, #32]
 800076e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000772:	685a      	ldr	r2, [r3, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	1ad2      	subs	r2, r2, r3
 8000778:	2308      	movs	r3, #8
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	429a      	cmp	r2, r3
 800077e:	d921      	bls.n	80007c4 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	2b00      	cmp	r3, #0
 8000790:	d00c      	beq.n	80007ac <pvPortMallocMicroROS+0x100>
	__asm volatile
 8000792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000796:	b672      	cpsid	i
 8000798:	f383 8811 	msr	BASEPRI, r3
 800079c:	f3bf 8f6f 	isb	sy
 80007a0:	f3bf 8f4f 	dsb	sy
 80007a4:	b662      	cpsie	i
 80007a6:	613b      	str	r3, [r7, #16]
}
 80007a8:	bf00      	nop
 80007aa:	e7fe      	b.n	80007aa <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80007ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ae:	685a      	ldr	r2, [r3, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	1ad2      	subs	r2, r2, r3
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80007b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80007be:	69b8      	ldr	r0, [r7, #24]
 80007c0:	f000 f96e 	bl	8000aa0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	4a19      	ldr	r2, [pc, #100]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b19      	ldr	r3, [pc, #100]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d203      	bcs.n	80007e6 <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a16      	ldr	r2, [pc, #88]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80007e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007e8:	685a      	ldr	r2, [r3, #4]
 80007ea:	4b11      	ldr	r3, [pc, #68]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	431a      	orrs	r2, r3
 80007f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80007f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80007fa:	f00a fdbb 	bl	800b374 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	f003 0307 	and.w	r3, r3, #7
 8000804:	2b00      	cmp	r3, #0
 8000806:	d00c      	beq.n	8000822 <pvPortMallocMicroROS+0x176>
	__asm volatile
 8000808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800080c:	b672      	cpsid	i
 800080e:	f383 8811 	msr	BASEPRI, r3
 8000812:	f3bf 8f6f 	isb	sy
 8000816:	f3bf 8f4f 	dsb	sy
 800081a:	b662      	cpsie	i
 800081c:	60fb      	str	r3, [r7, #12]
}
 800081e:	bf00      	nop
 8000820:	e7fe      	b.n	8000820 <pvPortMallocMicroROS+0x174>
	return pvReturn;
 8000822:	69fb      	ldr	r3, [r7, #28]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3728      	adds	r7, #40	; 0x28
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	20004004 	.word	0x20004004
 8000830:	20004010 	.word	0x20004010
 8000834:	20004008 	.word	0x20004008
 8000838:	20003ffc 	.word	0x20003ffc
 800083c:	2000400c 	.word	0x2000400c

08000840 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d04c      	beq.n	80008ec <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8000852:	2308      	movs	r3, #8
 8000854:	425b      	negs	r3, r3
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	4413      	add	r3, r2
 800085a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4013      	ands	r3, r2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10c      	bne.n	8000888 <vPortFreeMicroROS+0x48>
	__asm volatile
 800086e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000872:	b672      	cpsid	i
 8000874:	f383 8811 	msr	BASEPRI, r3
 8000878:	f3bf 8f6f 	isb	sy
 800087c:	f3bf 8f4f 	dsb	sy
 8000880:	b662      	cpsie	i
 8000882:	60fb      	str	r3, [r7, #12]
}
 8000884:	bf00      	nop
 8000886:	e7fe      	b.n	8000886 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00c      	beq.n	80008aa <vPortFreeMicroROS+0x6a>
	__asm volatile
 8000890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000894:	b672      	cpsid	i
 8000896:	f383 8811 	msr	BASEPRI, r3
 800089a:	f3bf 8f6f 	isb	sy
 800089e:	f3bf 8f4f 	dsb	sy
 80008a2:	b662      	cpsie	i
 80008a4:	60bb      	str	r3, [r7, #8]
}
 80008a6:	bf00      	nop
 80008a8:	e7fe      	b.n	80008a8 <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	685a      	ldr	r2, [r3, #4]
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4013      	ands	r3, r2
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d019      	beq.n	80008ec <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d115      	bne.n	80008ec <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	685a      	ldr	r2, [r3, #4]
 80008c4:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	401a      	ands	r2, r3
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80008d0:	f00a fd42 	bl	800b358 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	685a      	ldr	r2, [r3, #4]
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4413      	add	r3, r2
 80008de:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80008e2:	6938      	ldr	r0, [r7, #16]
 80008e4:	f000 f8dc 	bl	8000aa0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80008e8:	f00a fd44 	bl	800b374 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80008ec:	bf00      	nop
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20004010 	.word	0x20004010
 80008f8:	20004008 	.word	0x20004008

080008fc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80008fc:	b480      	push	{r7}
 80008fe:	b087      	sub	sp, #28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000908:	2308      	movs	r3, #8
 800090a:	425b      	negs	r3, r3
 800090c:	697a      	ldr	r2, [r7, #20]
 800090e:	4413      	add	r3, r2
 8000910:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <getBlockSize+0x38>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	43db      	mvns	r3, r3
 8000920:	4013      	ands	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]

	return count;
 8000924:	68fb      	ldr	r3, [r7, #12]
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20004010 	.word	0x20004010

08000938 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000942:	f00a fd09 	bl	800b358 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8000946:	6838      	ldr	r0, [r7, #0]
 8000948:	f7ff feb0 	bl	80006ac <pvPortMallocMicroROS>
 800094c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d017      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d014      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffce 	bl	80008fc <getBlockSize>
 8000960:	4603      	mov	r3, r0
 8000962:	2208      	movs	r2, #8
 8000964:	1a9b      	subs	r3, r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	429a      	cmp	r2, r3
 800096e:	d201      	bcs.n	8000974 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	68b8      	ldr	r0, [r7, #8]
 800097a:	f01b f860 	bl	801ba3e <memcpy>

		vPortFreeMicroROS(pv);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ff5e 	bl	8000840 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000984:	f00a fcf6 	bl	800b374 <xTaskResumeAll>

	return newmem;
 8000988:	68bb      	ldr	r3, [r7, #8]
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800099c:	f00a fcdc 	bl	800b358 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	fb02 f303 	mul.w	r3, r2, r3
 80009a8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80009aa:	6978      	ldr	r0, [r7, #20]
 80009ac:	f7ff fe7e 	bl	80006ac <pvPortMallocMicroROS>
 80009b0:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	613b      	str	r3, [r7, #16]

  	while(count--)
 80009b6:	e004      	b.n	80009c2 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	613a      	str	r2, [r7, #16]
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	1e5a      	subs	r2, r3, #1
 80009c6:	617a      	str	r2, [r7, #20]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1f5      	bne.n	80009b8 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80009cc:	f00a fcd2 	bl	800b374 <xTaskResumeAll>
  	return mem;
 80009d0:	68fb      	ldr	r3, [r7, #12]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80009e2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80009e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80009e8:	4b27      	ldr	r3, [pc, #156]	; (8000a88 <prvHeapInit+0xac>)
 80009ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f003 0307 	and.w	r3, r3, #7
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00c      	beq.n	8000a10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3307      	adds	r3, #7
 80009fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f023 0307 	bic.w	r3, r3, #7
 8000a02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4a1f      	ldr	r2, [pc, #124]	; (8000a88 <prvHeapInit+0xac>)
 8000a0c:	4413      	add	r3, r2
 8000a0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000a14:	4a1d      	ldr	r2, [pc, #116]	; (8000a8c <prvHeapInit+0xb0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	; (8000a8c <prvHeapInit+0xb0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	4413      	add	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8000a28:	2208      	movs	r2, #8
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f023 0307 	bic.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	4a15      	ldr	r2, [pc, #84]	; (8000a90 <prvHeapInit+0xb4>)
 8000a3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <prvHeapInit+0xb4>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2200      	movs	r2, #0
 8000a44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <prvHeapInit+0xb4>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	1ad2      	subs	r2, r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <prvHeapInit+0xb4>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <prvHeapInit+0xb8>)
 8000a6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <prvHeapInit+0xbc>)
 8000a72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <prvHeapInit+0xc0>)
 8000a76:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	200003fc 	.word	0x200003fc
 8000a8c:	20003ffc 	.word	0x20003ffc
 8000a90:	20004004 	.word	0x20004004
 8000a94:	2000400c 	.word	0x2000400c
 8000a98:	20004008 	.word	0x20004008
 8000a9c:	20004010 	.word	0x20004010

08000aa0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000aa8:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <prvInsertBlockIntoFreeList+0xac>)
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	e002      	b.n	8000ab4 <prvInsertBlockIntoFreeList+0x14>
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d8f7      	bhi.n	8000aae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d108      	bne.n	8000ae2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	441a      	add	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	441a      	add	r2, r3
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d118      	bne.n	8000b28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d00d      	beq.n	8000b1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685a      	ldr	r2, [r3, #4]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	441a      	add	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	e008      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	e003      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d002      	beq.n	8000b3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000b3e:	bf00      	nop
 8000b40:	3714      	adds	r7, #20
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20003ffc 	.word	0x20003ffc
 8000b50:	20004004 	.word	0x20004004

08000b54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b64:	6313      	str	r3, [r2, #48]	; 0x30
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2105      	movs	r1, #5
 8000b76:	200c      	movs	r0, #12
 8000b78:	f001 fb46 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b7c:	200c      	movs	r0, #12
 8000b7e:	f001 fb5f 	bl	8002240 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2105      	movs	r1, #5
 8000b86:	200e      	movs	r0, #14
 8000b88:	f001 fb3e 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b8c:	200e      	movs	r0, #14
 8000b8e:	f001 fb57 	bl	8002240 <HAL_NVIC_EnableIRQ>

}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bae:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	4904      	ldr	r1, [pc, #16]	; (8000bc8 <cubemx_transport_open+0x28>)
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f005 fd12 	bl	80065e0 <HAL_UART_Receive_DMA>
    return true;
 8000bbc:	2301      	movs	r3, #1
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20004014 	.word	0x20004014

08000bcc <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bda:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f005 fd43 	bl	8006668 <HAL_UART_DMAStop>
    return true;
 8000be2:	2301      	movs	r3, #1
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
 8000bf8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c00:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c06:	2b20      	cmp	r3, #32
 8000c08:	d11a      	bne.n	8000c40 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	6978      	ldr	r0, [r7, #20]
 8000c14:	f005 fc68 	bl	80064e8 <HAL_UART_Transmit_DMA>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c1c:	e002      	b.n	8000c24 <cubemx_transport_write+0x38>
            osDelay(1);
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f009 fb30 	bl	800a284 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c24:	7cfb      	ldrb	r3, [r7, #19]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d103      	bne.n	8000c32 <cubemx_transport_write+0x46>
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c2e:	2b20      	cmp	r3, #32
 8000c30:	d1f5      	bne.n	8000c1e <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8000c32:	7cfb      	ldrb	r3, [r7, #19]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <cubemx_transport_write+0x50>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	e002      	b.n	8000c42 <cubemx_transport_write+0x56>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	e000      	b.n	8000c42 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8000c40:	2300      	movs	r3, #0
    }
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c60:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c66:	b672      	cpsid	i
}
 8000c68:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c78:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c7a:	b662      	cpsie	i
}
 8000c7c:	bf00      	nop
        __enable_irq();
        ms_used++;
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3301      	adds	r3, #1
 8000c82:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f009 fafd 	bl	800a284 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <cubemx_transport_read+0xa0>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d103      	bne.n	8000c9e <cubemx_transport_read+0x52>
 8000c96:	69fa      	ldr	r2, [r7, #28]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	dbe3      	blt.n	8000c66 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000ca2:	e011      	b.n	8000cc8 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <cubemx_transport_read+0xa0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	440b      	add	r3, r1
 8000cae:	4910      	ldr	r1, [pc, #64]	; (8000cf0 <cubemx_transport_read+0xa4>)
 8000cb0:	5c8a      	ldrb	r2, [r1, r2]
 8000cb2:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000cbe:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cc0:	6013      	str	r3, [r2, #0]
        wrote++;
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d003      	beq.n	8000cdc <cubemx_transport_read+0x90>
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d3e3      	bcc.n	8000ca4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8000cdc:	69bb      	ldr	r3, [r7, #24]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20004818 	.word	0x20004818
 8000cec:	20004814 	.word	0x20004814
 8000cf0:	20004014 	.word	0x20004014

08000cf4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000cf8:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <MX_FREERTOS_Init+0x18>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <MX_FREERTOS_Init+0x1c>)
 8000cfe:	f009 fa1b 	bl	800a138 <osThreadNew>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4a03      	ldr	r2, [pc, #12]	; (8000d14 <MX_FREERTOS_Init+0x20>)
 8000d06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	0801c830 	.word	0x0801c830
 8000d10:	08000fc9 	.word	0x08000fc9
 8000d14:	20004880 	.word	0x20004880

08000d18 <duty_limmiter>:
  * @param  argument: Not used
  * @retval None
  */
//duty
double limit = 250.0;
double duty_limmiter(double input){
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	ed87 0b00 	vstr	d0, [r7]
	if(input > limit){
 8000d22:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <duty_limmiter+0x40>)
 8000d24:	ed93 7b00 	vldr	d7, [r3]
 8000d28:	ed97 6b00 	vldr	d6, [r7]
 8000d2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d34:	dd04      	ble.n	8000d40 <duty_limmiter+0x28>
		input = limit;
 8000d36:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <duty_limmiter+0x40>)
 8000d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d3c:	e9c7 2300 	strd	r2, r3, [r7]
	}
	return input;
 8000d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d44:	ec43 2b17 	vmov	d7, r2, r3
}
 8000d48:	eeb0 0b47 	vmov.f64	d0, d7
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	00000000 	.word	0x00000000

08000d60 <run_motor>:
//
void run_motor(double m1,double m2){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	ed87 0b02 	vstr	d0, [r7, #8]
 8000d6a:	ed87 1b00 	vstr	d1, [r7]

	//
	HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d74:	485e      	ldr	r0, [pc, #376]	; (8000ef0 <run_motor+0x190>)
 8000d76:	f002 f833 	bl	8002de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d80:	485b      	ldr	r0, [pc, #364]	; (8000ef0 <run_motor+0x190>)
 8000d82:	f002 f82d 	bl	8002de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d8c:	4858      	ldr	r0, [pc, #352]	; (8000ef0 <run_motor+0x190>)
 8000d8e:	f002 f827 	bl	8002de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d98:	4855      	ldr	r0, [pc, #340]	; (8000ef0 <run_motor+0x190>)
 8000d9a:	f002 f821 	bl	8002de0 <HAL_GPIO_WritePin>

	//
	if(m1 > 0){
 8000d9e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000da2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000daa:	dd1f      	ble.n	8000dec <run_motor+0x8c>
		HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	484f      	ldr	r0, [pc, #316]	; (8000ef0 <run_motor+0x190>)
 8000db4:	f002 f814 	bl	8002de0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dbe:	484c      	ldr	r0, [pc, #304]	; (8000ef0 <run_motor+0x190>)
 8000dc0:	f002 f80e 	bl	8002de0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_limmiter(m1*100.0));
 8000dc4:	ed97 7b02 	vldr	d7, [r7, #8]
 8000dc8:	ed9f 6b47 	vldr	d6, [pc, #284]	; 8000ee8 <run_motor+0x188>
 8000dcc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000dd0:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd4:	f7ff ffa0 	bl	8000d18 <duty_limmiter>
 8000dd8:	eeb0 7b40 	vmov.f64	d7, d0
 8000ddc:	4b45      	ldr	r3, [pc, #276]	; (8000ef4 <run_motor+0x194>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000de4:	ee17 2a90 	vmov	r2, s15
 8000de8:	635a      	str	r2, [r3, #52]	; 0x34
 8000dea:	e027      	b.n	8000e3c <run_motor+0xdc>
	}else if(m1 < 0){
 8000dec:	ed97 7b02 	vldr	d7, [r7, #8]
 8000df0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df8:	d520      	bpl.n	8000e3c <run_motor+0xdc>
		HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e00:	483b      	ldr	r0, [pc, #236]	; (8000ef0 <run_motor+0x190>)
 8000e02:	f001 ffed 	bl	8002de0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e0c:	4838      	ldr	r0, [pc, #224]	; (8000ef0 <run_motor+0x190>)
 8000e0e:	f001 ffe7 	bl	8002de0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_limmiter(m1*100.0*-1.0));
 8000e12:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e16:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8000ee8 <run_motor+0x188>
 8000e1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e1e:	eeb1 7b47 	vneg.f64	d7, d7
 8000e22:	eeb0 0b47 	vmov.f64	d0, d7
 8000e26:	f7ff ff77 	bl	8000d18 <duty_limmiter>
 8000e2a:	eeb0 7b40 	vmov.f64	d7, d0
 8000e2e:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <run_motor+0x194>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e36:	ee17 2a90 	vmov	r2, s15
 8000e3a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	if(m2 > 0){
 8000e3c:	ed97 7b00 	vldr	d7, [r7]
 8000e40:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e48:	dd1f      	ble.n	8000e8a <run_motor+0x12a>
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e50:	4827      	ldr	r0, [pc, #156]	; (8000ef0 <run_motor+0x190>)
 8000e52:	f001 ffc5 	bl	8002de0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e5c:	4824      	ldr	r0, [pc, #144]	; (8000ef0 <run_motor+0x190>)
 8000e5e:	f001 ffbf 	bl	8002de0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty_limmiter(m2*100.0));
 8000e62:	ed97 7b00 	vldr	d7, [r7]
 8000e66:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8000ee8 <run_motor+0x188>
 8000e6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e6e:	eeb0 0b47 	vmov.f64	d0, d7
 8000e72:	f7ff ff51 	bl	8000d18 <duty_limmiter>
 8000e76:	eeb0 7b40 	vmov.f64	d7, d0
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ef4 <run_motor+0x194>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e82:	ee17 2a90 	vmov	r2, s15
 8000e86:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty_limmiter(m2*100.0*-1.0));
	}

}
 8000e88:	e028      	b.n	8000edc <run_motor+0x17c>
	}else if(m2 < 0){
 8000e8a:	ed97 7b00 	vldr	d7, [r7]
 8000e8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e96:	d400      	bmi.n	8000e9a <run_motor+0x13a>
}
 8000e98:	e020      	b.n	8000edc <run_motor+0x17c>
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea0:	4813      	ldr	r0, [pc, #76]	; (8000ef0 <run_motor+0x190>)
 8000ea2:	f001 ff9d 	bl	8002de0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eac:	4810      	ldr	r0, [pc, #64]	; (8000ef0 <run_motor+0x190>)
 8000eae:	f001 ff97 	bl	8002de0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty_limmiter(m2*100.0*-1.0));
 8000eb2:	ed97 7b00 	vldr	d7, [r7]
 8000eb6:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8000ee8 <run_motor+0x188>
 8000eba:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ebe:	eeb1 7b47 	vneg.f64	d7, d7
 8000ec2:	eeb0 0b47 	vmov.f64	d0, d7
 8000ec6:	f7ff ff27 	bl	8000d18 <duty_limmiter>
 8000eca:	eeb0 7b40 	vmov.f64	d7, d0
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <run_motor+0x194>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ed6:	ee17 2a90 	vmov	r2, s15
 8000eda:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000edc:	bf00      	nop
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	f3af 8000 	nop.w
 8000ee8:	00000000 	.word	0x00000000
 8000eec:	40590000 	.word	0x40590000
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	2000781c 	.word	0x2000781c

08000ef8 <service_callback>:
// 
void service_callback(const void *request, void *response)
{
 8000ef8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000efc:	b084      	sub	sp, #16
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
 8000f02:	6039      	str	r1, [r7, #0]
	// 
	custom_test_msgs__srv__AddThreeInts_Request *_req = (custom_test_msgs__srv__AddThreeInts_Request *)request;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	60fb      	str	r3, [r7, #12]
	custom_test_msgs__srv__AddThreeInts_Response *_res = (custom_test_msgs__srv__AddThreeInts_Response *)response;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	60bb      	str	r3, [r7, #8]
	// 1
	osDelay(1000);
 8000f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f10:	f009 f9b8 	bl	800a284 <osDelay>
	// 
	_res->sum = _req->a + _req->b + _req->c;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000f20:	1884      	adds	r4, r0, r2
 8000f22:	eb41 0503 	adc.w	r5, r1, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000f2c:	eb14 0802 	adds.w	r8, r4, r2
 8000f30:	eb45 0903 	adc.w	r9, r5, r3
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	e9c3 8900 	strd	r8, r9, [r3]
}
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000f44 <subscription_callback>:

void subscription_callback(const void * msgin)
{
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b08a      	sub	sp, #40	; 0x28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const drive_msgs__msg__DiffDrive * sub = (const drive_msgs__msg__DiffDrive *)msgin;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	627b      	str	r3, [r7, #36]	; 0x24

	  char hearing[] = "I'm hearing from f7";
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <subscription_callback+0x70>)
 8000f52:	f107 040c 	add.w	r4, r7, #12
 8000f56:	461d      	mov	r5, r3
 8000f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f5c:	682b      	ldr	r3, [r5, #0]
 8000f5e:	6023      	str	r3, [r4, #0]
	  rosidl_runtime_c__String__assignn(&pub.data, hearing, sizeof(hearing));
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2214      	movs	r2, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <subscription_callback+0x74>)
 8000f6a:	f011 fde1 	bl	8012b30 <rosidl_runtime_c__String__assignn>

	  //publish
	  RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4911      	ldr	r1, [pc, #68]	; (8000fb8 <subscription_callback+0x74>)
 8000f72:	4812      	ldr	r0, [pc, #72]	; (8000fbc <subscription_callback+0x78>)
 8000f74:	f00e f9f8 	bl	800f368 <rcl_publish>
 8000f78:	6238      	str	r0, [r7, #32]
 8000f7a:	6a3b      	ldr	r3, [r7, #32]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d004      	beq.n	8000f8a <subscription_callback+0x46>
 8000f80:	6a3a      	ldr	r2, [r7, #32]
 8000f82:	21d5      	movs	r1, #213	; 0xd5
 8000f84:	480e      	ldr	r0, [pc, #56]	; (8000fc0 <subscription_callback+0x7c>)
 8000f86:	f01a fa05 	bl	801b394 <iprintf>

	  run_motor(sub->m1,sub->m2);
 8000f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8c:	ed93 7b04 	vldr	d7, [r3, #16]
 8000f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f92:	ed93 6b06 	vldr	d6, [r3, #24]
 8000f96:	eeb0 1b46 	vmov.f64	d1, d6
 8000f9a:	eeb0 0b47 	vmov.f64	d0, d7
 8000f9e:	f7ff fedf 	bl	8000d60 <run_motor>

	  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	2180      	movs	r1, #128	; 0x80
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <subscription_callback+0x80>)
 8000fa8:	f001 ff1a 	bl	8002de0 <HAL_GPIO_WritePin>
}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	; 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8000fb4:	0801c720 	.word	0x0801c720
 8000fb8:	20004870 	.word	0x20004870
 8000fbc:	2000487c 	.word	0x2000487c
 8000fc0:	0801c6f4 	.word	0x0801c6f4
 8000fc4:	40020400 	.word	0x40020400

08000fc8 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fc8:	b5b0      	push	{r4, r5, r7, lr}
 8000fca:	b0ec      	sub	sp, #432	; 0x1b0
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000fd2:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8000fd6:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  //MX_USB_DEVICE_Init();
  /* USER CODE BEGIN StartDefaultTask */
  // micro-ROS
  	printf("start default task");
 8000fd8:	48bd      	ldr	r0, [pc, #756]	; (80012d0 <StartDefaultTask+0x308>)
 8000fda:	f01a f9db 	bl	801b394 <iprintf>
  	rmw_uros_set_custom_transport(
 8000fde:	4bbd      	ldr	r3, [pc, #756]	; (80012d4 <StartDefaultTask+0x30c>)
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	4bbd      	ldr	r3, [pc, #756]	; (80012d8 <StartDefaultTask+0x310>)
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	4bbd      	ldr	r3, [pc, #756]	; (80012dc <StartDefaultTask+0x314>)
 8000fe8:	4abd      	ldr	r2, [pc, #756]	; (80012e0 <StartDefaultTask+0x318>)
 8000fea:	49be      	ldr	r1, [pc, #760]	; (80012e4 <StartDefaultTask+0x31c>)
 8000fec:	2001      	movs	r0, #1
 8000fee:	f00f ff75 	bl	8010edc <rmw_uros_set_custom_transport>
  	    cubemx_transport_open,
  	    cubemx_transport_close,
  	    cubemx_transport_write,
  	    cubemx_transport_read);

  	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8000ff2:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f00f fc06 	bl	8010808 <rcutils_get_zero_initialized_allocator>
  	freeRTOS_allocator.allocate = microros_allocate;
 8000ffc:	4bba      	ldr	r3, [pc, #744]	; (80012e8 <StartDefaultTask+0x320>)
 8000ffe:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  	freeRTOS_allocator.deallocate = microros_deallocate;
 8001002:	4bba      	ldr	r3, [pc, #744]	; (80012ec <StartDefaultTask+0x324>)
 8001004:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  	freeRTOS_allocator.reallocate = microros_reallocate;
 8001008:	4bb9      	ldr	r3, [pc, #740]	; (80012f0 <StartDefaultTask+0x328>)
 800100a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800100e:	4bb9      	ldr	r3, [pc, #740]	; (80012f4 <StartDefaultTask+0x32c>)
 8001010:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001014:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001018:	4618      	mov	r0, r3
 800101a:	f00f fc03 	bl	8010824 <rcutils_set_default_allocator>
 800101e:	4603      	mov	r3, r0
 8001020:	f083 0301 	eor.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <StartDefaultTask+0x6a>
  		printf("Error on default allocators (line %d)\n", __LINE__);
 800102a:	21f1      	movs	r1, #241	; 0xf1
 800102c:	48b2      	ldr	r0, [pc, #712]	; (80012f8 <StartDefaultTask+0x330>)
 800102e:	f01a f9b1 	bl	801b394 <iprintf>
  	}

      // 
  	setvbuf(stdout, NULL, _IONBF, BUFSIZ);
 8001032:	4bb2      	ldr	r3, [pc, #712]	; (80012fc <StartDefaultTask+0x334>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6898      	ldr	r0, [r3, #8]
 8001038:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800103c:	2202      	movs	r2, #2
 800103e:	2100      	movs	r1, #0
 8001040:	f01a fa16 	bl	801b470 <setvbuf>
  	rcl_init_options_t init_options = rcl_get_zero_initialized_init_options();
 8001044:	f00d fe10 	bl	800ec68 <rcl_get_zero_initialized_init_options>
 8001048:	4603      	mov	r3, r0
 800104a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  	rcl_allocator_t allocator = rcl_get_default_allocator();
 800104e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001052:	4618      	mov	r0, r3
 8001054:	f00f fc04 	bl	8010860 <rcutils_get_default_allocator>
  	rclc_support_t support;
  	rcl_node_t node = rcl_get_zero_initialized_node();
 8001058:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800105c:	4618      	mov	r0, r3
 800105e:	f00d ff0b 	bl	800ee78 <rcl_get_zero_initialized_node>
  	rcl_service_t service = rcl_get_zero_initialized_service();
 8001062:	f00e f9c7 	bl	800f3f4 <rcl_get_zero_initialized_service>
 8001066:	4603      	mov	r3, r0
 8001068:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  	publisher = rcl_get_zero_initialized_publisher();
 800106c:	f00e f8ae 	bl	800f1cc <rcl_get_zero_initialized_publisher>
 8001070:	4603      	mov	r3, r0
 8001072:	4aa3      	ldr	r2, [pc, #652]	; (8001300 <StartDefaultTask+0x338>)
 8001074:	6013      	str	r3, [r2, #0]
  	rcl_subscription_t subscriber = rcl_get_zero_initialized_subscription();
 8001076:	f00e fae1 	bl	800f63c <rcl_get_zero_initialized_subscription>
 800107a:	4603      	mov	r3, r0
 800107c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8001080:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001084:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001088:	4618      	mov	r0, r3
 800108a:	f00e ff67 	bl	800ff5c <rclc_executor_get_zero_initialized_executor>
  	rcl_node_options_t node_ops = rcl_node_get_default_options();
 800108e:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001092:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001096:	4618      	mov	r0, r3
 8001098:	f00e f868 	bl	800f16c <rcl_node_get_default_options>

  	RCCHECK(rcl_init_options_init(&init_options, allocator));
 800109c:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 80010a0:	466a      	mov	r2, sp
 80010a2:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 80010a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010aa:	e882 0003 	stmia.w	r2, {r0, r1}
 80010ae:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80010b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010b4:	4620      	mov	r0, r4
 80010b6:	f00d fdd9 	bl	800ec6c <rcl_init_options_init>
 80010ba:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
 80010be:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d006      	beq.n	80010d4 <StartDefaultTask+0x10c>
 80010c6:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80010ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ce:	488d      	ldr	r0, [pc, #564]	; (8001304 <StartDefaultTask+0x33c>)
 80010d0:	f01a f960 	bl	801b394 <iprintf>
      // ROS_DOMAIN_ID
  	RCCHECK(rcl_init_options_set_domain_id(&init_options, 0));
 80010d4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f00d fec4 	bl	800ee68 <rcl_init_options_set_domain_id>
 80010e0:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
 80010e4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d006      	beq.n	80010fa <StartDefaultTask+0x132>
 80010ec:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 80010f0:	f44f 7181 	mov.w	r1, #258	; 0x102
 80010f4:	4883      	ldr	r0, [pc, #524]	; (8001304 <StartDefaultTask+0x33c>)
 80010f6:	f01a f94d 	bl	801b394 <iprintf>
  	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 80010fa:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80010fe:	f507 7090 	add.w	r0, r7, #288	; 0x120
 8001102:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	4613      	mov	r3, r2
 800110a:	2200      	movs	r2, #0
 800110c:	2100      	movs	r1, #0
 800110e:	f00f fa53 	bl	80105b8 <rclc_support_init_with_options>
      // 
  	RCCHECK(rclc_node_init_with_options(&node, "f7_node", "", &support, &node_ops));
 8001112:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001116:	f507 708c 	add.w	r0, r7, #280	; 0x118
 800111a:	f107 0320 	add.w	r3, r7, #32
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	4613      	mov	r3, r2
 8001122:	4a79      	ldr	r2, [pc, #484]	; (8001308 <StartDefaultTask+0x340>)
 8001124:	4979      	ldr	r1, [pc, #484]	; (800130c <StartDefaultTask+0x344>)
 8001126:	f00f fa7d 	bl	8010624 <rclc_node_init_with_options>
 800112a:	f8c7 019c 	str.w	r0, [r7, #412]	; 0x19c
 800112e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001132:	2b00      	cmp	r3, #0
 8001134:	d006      	beq.n	8001144 <StartDefaultTask+0x17c>
 8001136:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800113a:	f240 1105 	movw	r1, #261	; 0x105
 800113e:	4871      	ldr	r0, [pc, #452]	; (8001304 <StartDefaultTask+0x33c>)
 8001140:	f01a f928 	bl	801b394 <iprintf>
      // 
  	RCCHECK(rclc_service_init_default(&service, &node, ROSIDL_GET_SRV_TYPE_SUPPORT(custom_test_msgs, srv, AddThreeInts), "add_three_ints"));
 8001144:	f00b ffe6 	bl	800d114 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>
 8001148:	4602      	mov	r2, r0
 800114a:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800114e:	f507 708a 	add.w	r0, r7, #276	; 0x114
 8001152:	4b6f      	ldr	r3, [pc, #444]	; (8001310 <StartDefaultTask+0x348>)
 8001154:	f00f fadc 	bl	8010710 <rclc_service_init_default>
 8001158:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
 800115c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001160:	2b00      	cmp	r3, #0
 8001162:	d006      	beq.n	8001172 <StartDefaultTask+0x1aa>
 8001164:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001168:	f240 1107 	movw	r1, #263	; 0x107
 800116c:	4865      	ldr	r0, [pc, #404]	; (8001304 <StartDefaultTask+0x33c>)
 800116e:	f01a f911 	bl	801b394 <iprintf>

  	 //publisher
	RCCHECK(rclc_publisher_init_default(
 8001172:	f011 fd6d 	bl	8012c50 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>
 8001176:	4602      	mov	r2, r0
 8001178:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800117c:	4b65      	ldr	r3, [pc, #404]	; (8001314 <StartDefaultTask+0x34c>)
 800117e:	4860      	ldr	r0, [pc, #384]	; (8001300 <StartDefaultTask+0x338>)
 8001180:	f00f fa8c 	bl	801069c <rclc_publisher_init_default>
 8001184:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 8001188:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800118c:	2b00      	cmp	r3, #0
 800118e:	d006      	beq.n	800119e <StartDefaultTask+0x1d6>
 8001190:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001194:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8001198:	485a      	ldr	r0, [pc, #360]	; (8001304 <StartDefaultTask+0x33c>)
 800119a:	f01a f8fb 	bl	801b394 <iprintf>
	  &node,
	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, String),
	  "/from_f767zi"));

	 //subscriber
		RCCHECK(rclc_subscription_init_default(
 800119e:	f00c f8d1 	bl	800d344 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>
 80011a2:	4602      	mov	r2, r0
 80011a4:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80011a8:	f507 7088 	add.w	r0, r7, #272	; 0x110
 80011ac:	4b5a      	ldr	r3, [pc, #360]	; (8001318 <StartDefaultTask+0x350>)
 80011ae:	f00f fae9 	bl	8010784 <rclc_subscription_init_default>
 80011b2:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 80011b6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d006      	beq.n	80011cc <StartDefaultTask+0x204>
 80011be:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 80011c2:	f240 1111 	movw	r1, #273	; 0x111
 80011c6:	484f      	ldr	r0, [pc, #316]	; (8001304 <StartDefaultTask+0x33c>)
 80011c8:	f01a f8e4 	bl	801b394 <iprintf>
		  &subscriber,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, DiffDrive),
		  "/cmd_ras"));
      // extecuter
  	RCCHECK(rclc_executor_init(&executor, &support.context, 2, &allocator));
 80011cc:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80011d0:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80011d4:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80011d8:	2202      	movs	r2, #2
 80011da:	f00e fec9 	bl	800ff70 <rclc_executor_init>
 80011de:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
 80011e2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <StartDefaultTask+0x230>
 80011ea:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 80011ee:	f240 1117 	movw	r1, #279	; 0x117
 80011f2:	4844      	ldr	r0, [pc, #272]	; (8001304 <StartDefaultTask+0x33c>)
 80011f4:	f01a f8ce 	bl	801b394 <iprintf>

      // 
  	RCCHECK(rclc_executor_add_service(&executor, &service, &req, &res, &service_callback));
 80011f8:	f507 718a 	add.w	r1, r7, #276	; 0x114
 80011fc:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001200:	4b46      	ldr	r3, [pc, #280]	; (800131c <StartDefaultTask+0x354>)
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	4b46      	ldr	r3, [pc, #280]	; (8001320 <StartDefaultTask+0x358>)
 8001206:	4a47      	ldr	r2, [pc, #284]	; (8001324 <StartDefaultTask+0x35c>)
 8001208:	f00e ff6c 	bl	80100e4 <rclc_executor_add_service>
 800120c:	f8c7 0188 	str.w	r0, [r7, #392]	; 0x188
 8001210:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001214:	2b00      	cmp	r3, #0
 8001216:	d006      	beq.n	8001226 <StartDefaultTask+0x25e>
 8001218:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 800121c:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8001220:	4838      	ldr	r0, [pc, #224]	; (8001304 <StartDefaultTask+0x33c>)
 8001222:	f01a f8b7 	bl	801b394 <iprintf>
  	RCCHECK(rclc_executor_add_subscription(
 8001226:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800122a:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800122e:	2300      	movs	r3, #0
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	4b3d      	ldr	r3, [pc, #244]	; (8001328 <StartDefaultTask+0x360>)
 8001234:	4a3d      	ldr	r2, [pc, #244]	; (800132c <StartDefaultTask+0x364>)
 8001236:	f00e ff17 	bl	8010068 <rclc_executor_add_subscription>
 800123a:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 800123e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001242:	2b00      	cmp	r3, #0
 8001244:	d006      	beq.n	8001254 <StartDefaultTask+0x28c>
 8001246:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 800124a:	f240 111b 	movw	r1, #283	; 0x11b
 800124e:	482d      	ldr	r0, [pc, #180]	; (8001304 <StartDefaultTask+0x33c>)
 8001250:	f01a f8a0 	bl	801b394 <iprintf>
  		  &executor, &subscriber, &sub,
  		  &subscription_callback, ON_NEW_DATA));

    //
    rosidl_runtime_c__String__init(&pub);
 8001254:	4836      	ldr	r0, [pc, #216]	; (8001330 <StartDefaultTask+0x368>)
 8001256:	f011 fc0d 	bl	8012a74 <rosidl_runtime_c__String__init>
    char hello[] = "initialized from f7";
 800125a:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 800125e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001262:	4a34      	ldr	r2, [pc, #208]	; (8001334 <StartDefaultTask+0x36c>)
 8001264:	461c      	mov	r4, r3
 8001266:	4615      	mov	r5, r2
 8001268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800126a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126c:	682b      	ldr	r3, [r5, #0]
 800126e:	6023      	str	r3, [r4, #0]
    rosidl_runtime_c__String__assignn(&pub.data, hello, sizeof(hello));
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	2214      	movs	r2, #20
 8001276:	4619      	mov	r1, r3
 8001278:	482d      	ldr	r0, [pc, #180]	; (8001330 <StartDefaultTask+0x368>)
 800127a:	f011 fc59 	bl	8012b30 <rosidl_runtime_c__String__assignn>

    RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 800127e:	2200      	movs	r2, #0
 8001280:	492b      	ldr	r1, [pc, #172]	; (8001330 <StartDefaultTask+0x368>)
 8001282:	481f      	ldr	r0, [pc, #124]	; (8001300 <StartDefaultTask+0x338>)
 8001284:	f00e f870 	bl	800f368 <rcl_publish>
 8001288:	f8c7 0180 	str.w	r0, [r7, #384]	; 0x180
 800128c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <StartDefaultTask+0x2da>
 8001294:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8001298:	f44f 7192 	mov.w	r1, #292	; 0x124
 800129c:	4826      	ldr	r0, [pc, #152]	; (8001338 <StartDefaultTask+0x370>)
 800129e:	f01a f879 	bl	801b394 <iprintf>

    //
    HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	4825      	ldr	r0, [pc, #148]	; (800133c <StartDefaultTask+0x374>)
 80012a8:	f001 fd9a 	bl	8002de0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  // 
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80012ac:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80012b0:	a305      	add	r3, pc, #20	; (adr r3, 80012c8 <StartDefaultTask+0x300>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	4608      	mov	r0, r1
 80012b8:	f00f f944 	bl	8010544 <rclc_executor_spin_some>

	  osDelay(100);
 80012bc:	2064      	movs	r0, #100	; 0x64
 80012be:	f008 ffe1 	bl	800a284 <osDelay>
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80012c2:	e7f3      	b.n	80012ac <StartDefaultTask+0x2e4>
 80012c4:	f3af 8000 	nop.w
 80012c8:	05f5e100 	.word	0x05f5e100
 80012cc:	00000000 	.word	0x00000000
 80012d0:	0801c734 	.word	0x0801c734
 80012d4:	08000c4d 	.word	0x08000c4d
 80012d8:	08000bed 	.word	0x08000bed
 80012dc:	08000bcd 	.word	0x08000bcd
 80012e0:	08000ba1 	.word	0x08000ba1
 80012e4:	20007868 	.word	0x20007868
 80012e8:	080015b5 	.word	0x080015b5
 80012ec:	080015f9 	.word	0x080015f9
 80012f0:	08001631 	.word	0x08001631
 80012f4:	0800169d 	.word	0x0800169d
 80012f8:	0801c748 	.word	0x0801c748
 80012fc:	200003dc 	.word	0x200003dc
 8001300:	2000487c 	.word	0x2000487c
 8001304:	0801c770 	.word	0x0801c770
 8001308:	0801c79c 	.word	0x0801c79c
 800130c:	0801c7a0 	.word	0x0801c7a0
 8001310:	0801c7a8 	.word	0x0801c7a8
 8001314:	0801c7b8 	.word	0x0801c7b8
 8001318:	0801c7c8 	.word	0x0801c7c8
 800131c:	08000ef9 	.word	0x08000ef9
 8001320:	20004838 	.word	0x20004838
 8001324:	20004820 	.word	0x20004820
 8001328:	08000f45 	.word	0x08000f45
 800132c:	20004840 	.word	0x20004840
 8001330:	20004870 	.word	0x20004870
 8001334:	0801c7d4 	.word	0x0801c7d4
 8001338:	0801c6f4 	.word	0x0801c6f4
 800133c:	40020400 	.word	0x40020400

08001340 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	; 0x28
 8001344:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001356:	4b2a      	ldr	r3, [pc, #168]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a29      	ldr	r2, [pc, #164]	; (8001400 <MX_GPIO_Init+0xc0>)
 800135c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b27      	ldr	r3, [pc, #156]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	4a23      	ldr	r2, [pc, #140]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6313      	str	r3, [r2, #48]	; 0x30
 800137a:	4b21      	ldr	r3, [pc, #132]	; (8001400 <MX_GPIO_Init+0xc0>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <MX_GPIO_Init+0xc0>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <MX_GPIO_Init+0xc0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a17      	ldr	r2, [pc, #92]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013a4:	f043 0308 	orr.w	r3, r3, #8
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a11      	ldr	r2, [pc, #68]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_GPIO_Init+0xc0>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 80013d4:	480b      	ldr	r0, [pc, #44]	; (8001404 <MX_GPIO_Init+0xc4>)
 80013d6:	f001 fd03 	bl	8002de0 <HAL_GPIO_WritePin>
                          |M22_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 80013da:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 80013de:	617b      	str	r3, [r7, #20]
                          |M22_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	4619      	mov	r1, r3
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <MX_GPIO_Init+0xc4>)
 80013f4:	f001 fb48 	bl	8002a88 <HAL_GPIO_Init>

}
 80013f8:	bf00      	nop
 80013fa:	3728      	adds	r7, #40	; 0x28
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40023800 	.word	0x40023800
 8001404:	40020400 	.word	0x40020400

08001408 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


PUTCHAR_PROTOTYPE {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 8001412:	1df9      	adds	r1, r7, #7
 8001414:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001418:	2201      	movs	r2, #1
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <__io_putchar+0x24>)
 800141c:	f004 ffe0 	bl	80063e0 <HAL_UART_Transmit>
    return ch;
 8001420:	79fb      	ldrb	r3, [r7, #7]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20007868 	.word	0x20007868

08001430 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001434:	f000 fe03 	bl	800203e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001438:	f000 f840 	bl	80014bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800143c:	f7ff ff80 	bl	8001340 <MX_GPIO_Init>
  MX_DMA_Init();
 8001440:	f7ff fb88 	bl	8000b54 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001444:	f000 fcd2 	bl	8001dec <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001448:	f000 fbdc 	bl	8001c04 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("startProgram\r\n");
 800144c:	4818      	ldr	r0, [pc, #96]	; (80014b0 <main+0x80>)
 800144e:	f01a f807 	bl	801b460 <puts>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001452:	2100      	movs	r1, #0
 8001454:	4817      	ldr	r0, [pc, #92]	; (80014b4 <main+0x84>)
 8001456:	f003 ffd1 	bl	80053fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800145a:	2104      	movs	r1, #4
 800145c:	4815      	ldr	r0, [pc, #84]	; (80014b4 <main+0x84>)
 800145e:	f003 ffcd 	bl	80053fc <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <main+0x84>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2200      	movs	r2, #0
 8001468:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <main+0x84>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2200      	movs	r2, #0
 8001470:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_SET);
 8001472:	2201      	movs	r2, #1
 8001474:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001478:	480f      	ldr	r0, [pc, #60]	; (80014b8 <main+0x88>)
 800147a:	f001 fcb1 	bl	8002de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001484:	480c      	ldr	r0, [pc, #48]	; (80014b8 <main+0x88>)
 8001486:	f001 fcab 	bl	8002de0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001490:	4809      	ldr	r0, [pc, #36]	; (80014b8 <main+0x88>)
 8001492:	f001 fca5 	bl	8002de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 7100 	mov.w	r1, #512	; 0x200
 800149c:	4806      	ldr	r0, [pc, #24]	; (80014b8 <main+0x88>)
 800149e:	f001 fc9f 	bl	8002de0 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80014a2:	f008 fddf 	bl	800a064 <osKernelInitialize>
  MX_FREERTOS_Init();
 80014a6:	f7ff fc25 	bl	8000cf4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014aa:	f008 fe0f 	bl	800a0cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014ae:	e7fe      	b.n	80014ae <main+0x7e>
 80014b0:	0801c7e8 	.word	0x0801c7e8
 80014b4:	2000781c 	.word	0x2000781c
 80014b8:	40020400 	.word	0x40020400

080014bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b094      	sub	sp, #80	; 0x50
 80014c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	2234      	movs	r2, #52	; 0x34
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f01a f9ee 	bl	801b8ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d0:	f107 0308 	add.w	r3, r7, #8
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e0:	4b28      	ldr	r3, [pc, #160]	; (8001584 <SystemClock_Config+0xc8>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	4a27      	ldr	r2, [pc, #156]	; (8001584 <SystemClock_Config+0xc8>)
 80014e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ea:	6413      	str	r3, [r2, #64]	; 0x40
 80014ec:	4b25      	ldr	r3, [pc, #148]	; (8001584 <SystemClock_Config+0xc8>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f8:	4b23      	ldr	r3, [pc, #140]	; (8001588 <SystemClock_Config+0xcc>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a22      	ldr	r2, [pc, #136]	; (8001588 <SystemClock_Config+0xcc>)
 80014fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	4b20      	ldr	r3, [pc, #128]	; (8001588 <SystemClock_Config+0xcc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001510:	2301      	movs	r3, #1
 8001512:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001518:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800151a:	2302      	movs	r3, #2
 800151c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800151e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001522:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001524:	2308      	movs	r3, #8
 8001526:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001528:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800152c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800152e:	2302      	movs	r3, #2
 8001530:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001532:	2302      	movs	r3, #2
 8001534:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001536:	2302      	movs	r3, #2
 8001538:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153a:	f107 031c 	add.w	r3, r7, #28
 800153e:	4618      	mov	r0, r3
 8001540:	f002 fcfc 	bl	8003f3c <HAL_RCC_OscConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800154a:	f000 f82e 	bl	80015aa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800154e:	230f      	movs	r3, #15
 8001550:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001552:	2302      	movs	r3, #2
 8001554:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800155a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800155e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001564:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	2105      	movs	r1, #5
 800156c:	4618      	mov	r0, r3
 800156e:	f002 ff93 	bl	8004498 <HAL_RCC_ClockConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001578:	f000 f817 	bl	80015aa <Error_Handler>
  }
}
 800157c:	bf00      	nop
 800157e:	3750      	adds	r7, #80	; 0x50
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40023800 	.word	0x40023800
 8001588:	40007000 	.word	0x40007000

0800158c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800159c:	d101      	bne.n	80015a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800159e:	f000 fd5b 	bl	8002058 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015ae:	b672      	cpsid	i
}
 80015b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <Error_Handler+0x8>

080015b4 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <microros_allocate+0x3c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <microros_allocate+0x3c>)
 80015cc:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <microros_allocate+0x40>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	461a      	mov	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4413      	add	r3, r2
 80015d8:	461a      	mov	r2, r3
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <microros_allocate+0x40>)
 80015dc:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff f864 	bl	80006ac <pvPortMallocMicroROS>
 80015e4:	4603      	mov	r3, r0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200077c0 	.word	0x200077c0
 80015f4:	200077c4 	.word	0x200077c4

080015f8 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00c      	beq.n	8001622 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff f977 	bl	80008fc <getBlockSize>
 800160e:	4603      	mov	r3, r0
 8001610:	4a06      	ldr	r2, [pc, #24]	; (800162c <microros_deallocate+0x34>)
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	461a      	mov	r2, r3
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <microros_deallocate+0x34>)
 800161a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff f90f 	bl	8000840 <vPortFreeMicroROS>
  }
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200077c4 	.word	0x200077c4

08001630 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800163c:	4b15      	ldr	r3, [pc, #84]	; (8001694 <microros_reallocate+0x64>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	4413      	add	r3, r2
 8001646:	461a      	mov	r2, r3
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <microros_reallocate+0x64>)
 800164a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800164c:	4b12      	ldr	r3, [pc, #72]	; (8001698 <microros_reallocate+0x68>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	4413      	add	r3, r2
 8001656:	461a      	mov	r2, r3
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <microros_reallocate+0x68>)
 800165a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d104      	bne.n	800166c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001662:	68b8      	ldr	r0, [r7, #8]
 8001664:	f7ff f822 	bl	80006ac <pvPortMallocMicroROS>
 8001668:	4603      	mov	r3, r0
 800166a:	e00e      	b.n	800168a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f7ff f945 	bl	80008fc <getBlockSize>
 8001672:	4603      	mov	r3, r0
 8001674:	4a08      	ldr	r2, [pc, #32]	; (8001698 <microros_reallocate+0x68>)
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	461a      	mov	r2, r3
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <microros_reallocate+0x68>)
 800167e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f7ff f958 	bl	8000938 <pvPortReallocMicroROS>
 8001688:	4603      	mov	r3, r0
  }
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200077c0 	.word	0x200077c0
 8001698:	200077c4 	.word	0x200077c4

0800169c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	68ba      	ldr	r2, [r7, #8]
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
 80016b0:	4a0c      	ldr	r2, [pc, #48]	; (80016e4 <microros_zero_allocate+0x48>)
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	4413      	add	r3, r2
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <microros_zero_allocate+0x48>)
 80016ba:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	fb02 f303 	mul.w	r3, r2, r3
 80016c4:	4a08      	ldr	r2, [pc, #32]	; (80016e8 <microros_zero_allocate+0x4c>)
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	4413      	add	r3, r2
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <microros_zero_allocate+0x4c>)
 80016ce:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 80016d0:	68b9      	ldr	r1, [r7, #8]
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7ff f95d 	bl	8000992 <pvPortCallocMicroROS>
 80016d8:	4603      	mov	r3, r0
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200077c0 	.word	0x200077c0
 80016e8:	200077c4 	.word	0x200077c4
 80016ec:	00000000 	.word	0x00000000

080016f0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80016f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016f4:	b086      	sub	sp, #24
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8001702:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001706:	a320      	add	r3, pc, #128	; (adr r3, 8001788 <UTILS_NanosecondsToTimespec+0x98>)
 8001708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170c:	f7fe fe00 	bl	8000310 <__aeabi_ldivmod>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800171a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800171e:	a31a      	add	r3, pc, #104	; (adr r3, 8001788 <UTILS_NanosecondsToTimespec+0x98>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	f7fe fdf4 	bl	8000310 <__aeabi_ldivmod>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	2b00      	cmp	r3, #0
 8001732:	da20      	bge.n	8001776 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	4a11      	ldr	r2, [pc, #68]	; (8001780 <UTILS_NanosecondsToTimespec+0x90>)
 800173a:	fb82 1203 	smull	r1, r2, r2, r3
 800173e:	1712      	asrs	r2, r2, #28
 8001740:	17db      	asrs	r3, r3, #31
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	6979      	ldr	r1, [r7, #20]
 8001750:	17c8      	asrs	r0, r1, #31
 8001752:	460c      	mov	r4, r1
 8001754:	4605      	mov	r5, r0
 8001756:	ebb2 0804 	subs.w	r8, r2, r4
 800175a:	eb63 0905 	sbc.w	r9, r3, r5
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	4906      	ldr	r1, [pc, #24]	; (8001784 <UTILS_NanosecondsToTimespec+0x94>)
 800176c:	fb01 f303 	mul.w	r3, r1, r3
 8001770:	441a      	add	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	609a      	str	r2, [r3, #8]
    }
}
 8001776:	bf00      	nop
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001780:	44b82fa1 	.word	0x44b82fa1
 8001784:	3b9aca00 	.word	0x3b9aca00
 8001788:	3b9aca00 	.word	0x3b9aca00
 800178c:	00000000 	.word	0x00000000

08001790 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8001790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001794:	b08e      	sub	sp, #56	; 0x38
 8001796:	af00      	add	r7, sp, #0
 8001798:	6278      	str	r0, [r7, #36]	; 0x24
 800179a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800179c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017a0:	2300      	movs	r3, #0
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80017b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b6:	4618      	mov	r0, r3
 80017b8:	f00a f862 	bl	800b880 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80017bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017be:	17da      	asrs	r2, r3, #31
 80017c0:	61bb      	str	r3, [r7, #24]
 80017c2:	61fa      	str	r2, [r7, #28]
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	69b9      	ldr	r1, [r7, #24]
 80017ce:	000b      	movs	r3, r1
 80017d0:	2200      	movs	r2, #0
 80017d2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80017d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d8:	2200      	movs	r2, #0
 80017da:	461c      	mov	r4, r3
 80017dc:	4615      	mov	r5, r2
 80017de:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80017e2:	1911      	adds	r1, r2, r4
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	416b      	adcs	r3, r5
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80017ee:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80017f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	f04f 0400 	mov.w	r4, #0
 80017fe:	f04f 0500 	mov.w	r5, #0
 8001802:	015d      	lsls	r5, r3, #5
 8001804:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001808:	0154      	lsls	r4, r2, #5
 800180a:	4622      	mov	r2, r4
 800180c:	462b      	mov	r3, r5
 800180e:	ebb2 0800 	subs.w	r8, r2, r0
 8001812:	eb63 0901 	sbc.w	r9, r3, r1
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001822:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001826:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800182a:	4690      	mov	r8, r2
 800182c:	4699      	mov	r9, r3
 800182e:	eb18 0a00 	adds.w	sl, r8, r0
 8001832:	eb49 0b01 	adc.w	fp, r9, r1
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001842:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001846:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800184a:	ebb2 040a 	subs.w	r4, r2, sl
 800184e:	603c      	str	r4, [r7, #0]
 8001850:	eb63 030b 	sbc.w	r3, r3, fp
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	e9d7 4500 	ldrd	r4, r5, [r7]
 800185a:	4623      	mov	r3, r4
 800185c:	181b      	adds	r3, r3, r0
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	462b      	mov	r3, r5
 8001862:	eb41 0303 	adc.w	r3, r1, r3
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	6a3a      	ldr	r2, [r7, #32]
 800186a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800186e:	f7ff ff3f 	bl	80016f0 <UTILS_NanosecondsToTimespec>

    return 0;
 8001872:	2300      	movs	r3, #0
 8001874:	4618      	mov	r0, r3
 8001876:	3738      	adds	r7, #56	; 0x38
 8001878:	46bd      	mov	sp, r7
 800187a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <HAL_MspInit+0x4c>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a10      	ldr	r2, [pc, #64]	; (80018cc <HAL_MspInit+0x4c>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <HAL_MspInit+0x4c>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_MspInit+0x4c>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <HAL_MspInit+0x4c>)
 80018a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a8:	6453      	str	r3, [r2, #68]	; 0x44
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_MspInit+0x4c>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	210f      	movs	r1, #15
 80018ba:	f06f 0001 	mvn.w	r0, #1
 80018be:	f000 fca3 	bl	8002208 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800

080018d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08e      	sub	sp, #56	; 0x38
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80018d8:	2300      	movs	r3, #0
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80018e0:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <HAL_InitTick+0xe4>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	4a33      	ldr	r2, [pc, #204]	; (80019b4 <HAL_InitTick+0xe4>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	6413      	str	r3, [r2, #64]	; 0x40
 80018ec:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <HAL_InitTick+0xe4>)
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018f8:	f107 0210 	add.w	r2, r7, #16
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4611      	mov	r1, r2
 8001902:	4618      	mov	r0, r3
 8001904:	f002 ffee 	bl	80048e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800190c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800190e:	2b00      	cmp	r3, #0
 8001910:	d103      	bne.n	800191a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001912:	f002 ffbf 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8001916:	6378      	str	r0, [r7, #52]	; 0x34
 8001918:	e004      	b.n	8001924 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800191a:	f002 ffbb 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 800191e:	4603      	mov	r3, r0
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001926:	4a24      	ldr	r2, [pc, #144]	; (80019b8 <HAL_InitTick+0xe8>)
 8001928:	fba2 2303 	umull	r2, r3, r2, r3
 800192c:	0c9b      	lsrs	r3, r3, #18
 800192e:	3b01      	subs	r3, #1
 8001930:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001932:	4b22      	ldr	r3, [pc, #136]	; (80019bc <HAL_InitTick+0xec>)
 8001934:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001938:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800193a:	4b20      	ldr	r3, [pc, #128]	; (80019bc <HAL_InitTick+0xec>)
 800193c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001940:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001942:	4a1e      	ldr	r2, [pc, #120]	; (80019bc <HAL_InitTick+0xec>)
 8001944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001946:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001948:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <HAL_InitTick+0xec>)
 800194a:	2200      	movs	r2, #0
 800194c:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194e:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <HAL_InitTick+0xec>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001954:	4b19      	ldr	r3, [pc, #100]	; (80019bc <HAL_InitTick+0xec>)
 8001956:	2200      	movs	r2, #0
 8001958:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800195a:	4818      	ldr	r0, [pc, #96]	; (80019bc <HAL_InitTick+0xec>)
 800195c:	f003 fc1c 	bl	8005198 <HAL_TIM_Base_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001966:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800196a:	2b00      	cmp	r3, #0
 800196c:	d11b      	bne.n	80019a6 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800196e:	4813      	ldr	r0, [pc, #76]	; (80019bc <HAL_InitTick+0xec>)
 8001970:	f003 fc74 	bl	800525c <HAL_TIM_Base_Start_IT>
 8001974:	4603      	mov	r3, r0
 8001976:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800197a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800197e:	2b00      	cmp	r3, #0
 8001980:	d111      	bne.n	80019a6 <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001982:	201c      	movs	r0, #28
 8001984:	f000 fc5c 	bl	8002240 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b0f      	cmp	r3, #15
 800198c:	d808      	bhi.n	80019a0 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800198e:	2200      	movs	r2, #0
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	201c      	movs	r0, #28
 8001994:	f000 fc38 	bl	8002208 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001998:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <HAL_InitTick+0xf0>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e002      	b.n	80019a6 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3738      	adds	r7, #56	; 0x38
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800
 80019b8:	431bde83 	.word	0x431bde83
 80019bc:	200077c8 	.word	0x200077c8
 80019c0:	20000010 	.word	0x20000010

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <DMA1_Stream1_IRQHandler+0x10>)
 80019f6:	f000 fdd1 	bl	800259c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200078f0 	.word	0x200078f0

08001a04 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001a08:	4802      	ldr	r0, [pc, #8]	; (8001a14 <DMA1_Stream3_IRQHandler+0x10>)
 8001a0a:	f000 fdc7 	bl	800259c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20007950 	.word	0x20007950

08001a18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a1c:	4802      	ldr	r0, [pc, #8]	; (8001a28 <TIM2_IRQHandler+0x10>)
 8001a1e:	f003 fde7 	bl	80055f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200077c8 	.word	0x200077c8

08001a2c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <USART3_IRQHandler+0x10>)
 8001a32:	f004 feab 	bl	800678c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20007868 	.word	0x20007868

08001a40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a44:	4802      	ldr	r0, [pc, #8]	; (8001a50 <OTG_FS_IRQHandler+0x10>)
 8001a46:	f001 f9e4 	bl	8002e12 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	2000c300 	.word	0x2000c300

08001a54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return 1;
 8001a58:	2301      	movs	r3, #1
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <_kill>:

int _kill(int pid, int sig)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a6e:	f019 ffb1 	bl	801b9d4 <__errno>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2216      	movs	r2, #22
 8001a76:	601a      	str	r2, [r3, #0]
  return -1;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <_exit>:

void _exit (int status)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ffe7 	bl	8001a64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a96:	e7fe      	b.n	8001a96 <_exit+0x12>

08001a98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e00a      	b.n	8001ac0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aaa:	f3af 8000 	nop.w
 8001aae:	4601      	mov	r1, r0
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	60ba      	str	r2, [r7, #8]
 8001ab6:	b2ca      	uxtb	r2, r1
 8001ab8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dbf0      	blt.n	8001aaa <_read+0x12>
  }

  return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b086      	sub	sp, #24
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	e009      	b.n	8001af8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fc8b 	bl	8001408 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3301      	adds	r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	dbf1      	blt.n	8001ae4 <_write+0x12>
  }
  return len;
 8001b00:	687b      	ldr	r3, [r7, #4]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <_close>:

int _close(int file)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b32:	605a      	str	r2, [r3, #4]
  return 0;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_isatty>:

int _isatty(int file)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b7c:	4a14      	ldr	r2, [pc, #80]	; (8001bd0 <_sbrk+0x5c>)
 8001b7e:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <_sbrk+0x60>)
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b88:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d102      	bne.n	8001b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <_sbrk+0x64>)
 8001b92:	4a12      	ldr	r2, [pc, #72]	; (8001bdc <_sbrk+0x68>)
 8001b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d207      	bcs.n	8001bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba4:	f019 ff16 	bl	801b9d4 <__errno>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	220c      	movs	r2, #12
 8001bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bb2:	e009      	b.n	8001bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bba:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <_sbrk+0x64>)
 8001bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20080000 	.word	0x20080000
 8001bd4:	00000400 	.word	0x00000400
 8001bd8:	20007818 	.word	0x20007818
 8001bdc:	20011678 	.word	0x20011678

08001be0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <SystemInit+0x20>)
 8001be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bea:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <SystemInit+0x20>)
 8001bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b096      	sub	sp, #88	; 0x58
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c0a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	611a      	str	r2, [r3, #16]
 8001c26:	615a      	str	r2, [r3, #20]
 8001c28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	222c      	movs	r2, #44	; 0x2c
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f019 fe3b 	bl	801b8ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c36:	4b3f      	ldr	r3, [pc, #252]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c38:	4a3f      	ldr	r2, [pc, #252]	; (8001d38 <MX_TIM1_Init+0x134>)
 8001c3a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001c3c:	4b3d      	ldr	r3, [pc, #244]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c42:	4b3c      	ldr	r3, [pc, #240]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8001c48:	4b3a      	ldr	r3, [pc, #232]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c4a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c4e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c50:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c56:	4b37      	ldr	r3, [pc, #220]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5c:	4b35      	ldr	r3, [pc, #212]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c62:	4834      	ldr	r0, [pc, #208]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c64:	f003 fb72 	bl	800534c <HAL_TIM_PWM_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c6e:	f7ff fc9c 	bl	80015aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c72:	2300      	movs	r3, #0
 8001c74:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c76:	2300      	movs	r3, #0
 8001c78:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c7e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c82:	4619      	mov	r1, r3
 8001c84:	482b      	ldr	r0, [pc, #172]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001c86:	f004 fa33 	bl	80060f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c90:	f7ff fc8b 	bl	80015aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c94:	2360      	movs	r3, #96	; 0x60
 8001c96:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	481e      	ldr	r0, [pc, #120]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001cba:	f003 fdb9 	bl	8005830 <HAL_TIM_PWM_ConfigChannel>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001cc4:	f7ff fc71 	bl	80015aa <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ccc:	2204      	movs	r2, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4818      	ldr	r0, [pc, #96]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001cd2:	f003 fdad 	bl	8005830 <HAL_TIM_PWM_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001cdc:	f7ff fc65 	bl	80015aa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cf4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cf8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	4619      	mov	r1, r3
 8001d14:	4807      	ldr	r0, [pc, #28]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001d16:	f004 fa79 	bl	800620c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001d20:	f7ff fc43 	bl	80015aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d24:	4803      	ldr	r0, [pc, #12]	; (8001d34 <MX_TIM1_Init+0x130>)
 8001d26:	f000 f829 	bl	8001d7c <HAL_TIM_MspPostInit>

}
 8001d2a:	bf00      	nop
 8001d2c:	3758      	adds	r7, #88	; 0x58
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000781c 	.word	0x2000781c
 8001d38:	40010000 	.word	0x40010000

08001d3c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0a      	ldr	r2, [pc, #40]	; (8001d74 <HAL_TIM_PWM_MspInit+0x38>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d10b      	bne.n	8001d66 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d52:	4a09      	ldr	r2, [pc, #36]	; (8001d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6453      	str	r3, [r2, #68]	; 0x44
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001d66:	bf00      	nop
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40010000 	.word	0x40010000
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 030c 	add.w	r3, r7, #12
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a11      	ldr	r2, [pc, #68]	; (8001de0 <HAL_TIM_MspPostInit+0x64>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d11c      	bne.n	8001dd8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <HAL_TIM_MspPostInit+0x68>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a10      	ldr	r2, [pc, #64]	; (8001de4 <HAL_TIM_MspPostInit+0x68>)
 8001da4:	f043 0310 	orr.w	r3, r3, #16
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <HAL_TIM_MspPostInit+0x68>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001db6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001dba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4805      	ldr	r0, [pc, #20]	; (8001de8 <HAL_TIM_MspPostInit+0x6c>)
 8001dd4:	f000 fe58 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40010000 	.word	0x40010000
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40021000 	.word	0x40021000

08001dec <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001df0:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001df2:	4a15      	ldr	r2, [pc, #84]	; (8001e48 <MX_USART3_UART_Init+0x5c>)
 8001df4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001df6:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001df8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dfc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dfe:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e04:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e10:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e12:	220c      	movs	r2, #12
 8001e14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e2e:	4805      	ldr	r0, [pc, #20]	; (8001e44 <MX_USART3_UART_Init+0x58>)
 8001e30:	f004 fa88 	bl	8006344 <HAL_UART_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e3a:	f7ff fbb6 	bl	80015aa <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20007868 	.word	0x20007868
 8001e48:	40004800 	.word	0x40004800

08001e4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0ae      	sub	sp, #184	; 0xb8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2290      	movs	r2, #144	; 0x90
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f019 fd1d 	bl	801b8ac <memset>
  if(uartHandle->Instance==USART3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a56      	ldr	r2, [pc, #344]	; (8001fd0 <HAL_UART_MspInit+0x184>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	f040 80a4 	bne.w	8001fc6 <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e82:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f002 fd5b 	bl	8004948 <HAL_RCCEx_PeriphCLKConfig>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001e98:	f7ff fb87 	bl	80015aa <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9c:	4b4d      	ldr	r3, [pc, #308]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	4a4c      	ldr	r2, [pc, #304]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001ea2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea8:	4b4a      	ldr	r3, [pc, #296]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb4:	4b47      	ldr	r3, [pc, #284]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4a46      	ldr	r2, [pc, #280]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001eba:	f043 0308 	orr.w	r3, r3, #8
 8001ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec0:	4b44      	ldr	r3, [pc, #272]	; (8001fd4 <HAL_UART_MspInit+0x188>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ecc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ed0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4839      	ldr	r0, [pc, #228]	; (8001fd8 <HAL_UART_MspInit+0x18c>)
 8001ef4:	f000 fdc8 	bl	8002a88 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001ef8:	4b38      	ldr	r3, [pc, #224]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001efa:	4a39      	ldr	r2, [pc, #228]	; (8001fe0 <HAL_UART_MspInit+0x194>)
 8001efc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001efe:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f04:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f06:	4b35      	ldr	r3, [pc, #212]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f0c:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f12:	4b32      	ldr	r3, [pc, #200]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f18:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f1a:	4b30      	ldr	r3, [pc, #192]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f20:	4b2e      	ldr	r3, [pc, #184]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001f26:	4b2d      	ldr	r3, [pc, #180]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f2c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f2e:	4b2b      	ldr	r3, [pc, #172]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f30:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001f34:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f36:	4b29      	ldr	r3, [pc, #164]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001f3c:	4827      	ldr	r0, [pc, #156]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f3e:	f000 f98d 	bl	800225c <HAL_DMA_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8001f48:	f7ff fb2f 	bl	80015aa <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a23      	ldr	r2, [pc, #140]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f50:	675a      	str	r2, [r3, #116]	; 0x74
 8001f52:	4a22      	ldr	r2, [pc, #136]	; (8001fdc <HAL_UART_MspInit+0x190>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001f58:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f5a:	4a23      	ldr	r2, [pc, #140]	; (8001fe8 <HAL_UART_MspInit+0x19c>)
 8001f5c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001f5e:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f60:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f64:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f66:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f68:	2240      	movs	r2, #64	; 0x40
 8001f6a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f78:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001f86:	4b17      	ldr	r3, [pc, #92]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f8c:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001f92:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f94:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001f9a:	4812      	ldr	r0, [pc, #72]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001f9c:	f000 f95e 	bl	800225c <HAL_DMA_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8001fa6:	f7ff fb00 	bl	80015aa <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001fae:	671a      	str	r2, [r3, #112]	; 0x70
 8001fb0:	4a0c      	ldr	r2, [pc, #48]	; (8001fe4 <HAL_UART_MspInit+0x198>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2105      	movs	r1, #5
 8001fba:	2027      	movs	r0, #39	; 0x27
 8001fbc:	f000 f924 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001fc0:	2027      	movs	r0, #39	; 0x27
 8001fc2:	f000 f93d 	bl	8002240 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	37b8      	adds	r7, #184	; 0xb8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40004800 	.word	0x40004800
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020c00 	.word	0x40020c00
 8001fdc:	200078f0 	.word	0x200078f0
 8001fe0:	40026028 	.word	0x40026028
 8001fe4:	20007950 	.word	0x20007950
 8001fe8:	40026058 	.word	0x40026058

08001fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002024 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff0:	480d      	ldr	r0, [pc, #52]	; (8002028 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ff2:	490e      	ldr	r1, [pc, #56]	; (800202c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff8:	e002      	b.n	8002000 <LoopCopyDataInit>

08001ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffe:	3304      	adds	r3, #4

08002000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002004:	d3f9      	bcc.n	8001ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002006:	4a0b      	ldr	r2, [pc, #44]	; (8002034 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002008:	4c0b      	ldr	r4, [pc, #44]	; (8002038 <LoopFillZerobss+0x26>)
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800200c:	e001      	b.n	8002012 <LoopFillZerobss>

0800200e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002010:	3204      	adds	r2, #4

08002012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002014:	d3fb      	bcc.n	800200e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002016:	f7ff fde3 	bl	8001be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f019 fce1 	bl	801b9e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800201e:	f7ff fa07 	bl	8001430 <main>
  bx  lr    
 8002022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002024:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800202c:	200003e0 	.word	0x200003e0
  ldr r2, =_sidata
 8002030:	0801dc40 	.word	0x0801dc40
  ldr r2, =_sbss
 8002034:	200003e0 	.word	0x200003e0
  ldr r4, =_ebss
 8002038:	20011678 	.word	0x20011678

0800203c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800203c:	e7fe      	b.n	800203c <ADC_IRQHandler>

0800203e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002042:	2003      	movs	r0, #3
 8002044:	f000 f8d5 	bl	80021f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002048:	200f      	movs	r0, #15
 800204a:	f7ff fc41 	bl	80018d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800204e:	f7ff fc17 	bl	8001880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_IncTick+0x20>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b06      	ldr	r3, [pc, #24]	; (800207c <HAL_IncTick+0x24>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a04      	ldr	r2, [pc, #16]	; (800207c <HAL_IncTick+0x24>)
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	20000014 	.word	0x20000014
 800207c:	200079b0 	.word	0x200079b0

08002080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  return uwTick;
 8002084:	4b03      	ldr	r3, [pc, #12]	; (8002094 <HAL_GetTick+0x14>)
 8002086:	681b      	ldr	r3, [r3, #0]
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	200079b0 	.word	0x200079b0

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <__NVIC_SetPriorityGrouping+0x40>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020c0:	4b06      	ldr	r3, [pc, #24]	; (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020c6:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <__NVIC_SetPriorityGrouping+0x40>)
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	60d3      	str	r3, [r2, #12]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000ed00 	.word	0xe000ed00
 80020dc:	05fa0000 	.word	0x05fa0000

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <__NVIC_EnableIRQ+0x38>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
 8002150:	490c      	ldr	r1, [pc, #48]	; (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4908      	ldr	r1, [pc, #32]	; (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	bf28      	it	cs
 80021aa:	2304      	movcs	r3, #4
 80021ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3304      	adds	r3, #4
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b03      	subs	r3, #3
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
         );
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	; 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff ff4c 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800221a:	f7ff ff61 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 800221e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	6978      	ldr	r0, [r7, #20]
 8002226:	f7ff ffb1 	bl	800218c <NVIC_EncodePriority>
 800222a:	4602      	mov	r2, r0
 800222c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002230:	4611      	mov	r1, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff80 	bl	8002138 <__NVIC_SetPriority>
}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff ff54 	bl	80020fc <__NVIC_EnableIRQ>
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002268:	f7ff ff0a 	bl	8002080 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e099      	b.n	80023ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2202      	movs	r2, #2
 800227c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0201 	bic.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002298:	e00f      	b.n	80022ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800229a:	f7ff fef1 	bl	8002080 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b05      	cmp	r3, #5
 80022a6:	d908      	bls.n	80022ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2220      	movs	r2, #32
 80022ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2203      	movs	r2, #3
 80022b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e078      	b.n	80023ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1e8      	bne.n	800229a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	4b38      	ldr	r3, [pc, #224]	; (80023b4 <HAL_DMA_Init+0x158>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4313      	orrs	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	2b04      	cmp	r3, #4
 8002312:	d107      	bne.n	8002324 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231c:	4313      	orrs	r3, r2
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	4313      	orrs	r3, r2
 8002322:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f023 0307 	bic.w	r3, r3, #7
 800233a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	4313      	orrs	r3, r2
 8002344:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	2b04      	cmp	r3, #4
 800234c:	d117      	bne.n	800237e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	4313      	orrs	r3, r2
 8002356:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00e      	beq.n	800237e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 fb15 	bl	8002990 <DMA_CheckFifoParam>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d008      	beq.n	800237e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2240      	movs	r2, #64	; 0x40
 8002370:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800237a:	2301      	movs	r3, #1
 800237c:	e016      	b.n	80023ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f000 facc 	bl	8002924 <DMA_CalcBaseAndBitshift>
 800238c:	4603      	mov	r3, r0
 800238e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002394:	223f      	movs	r2, #63	; 0x3f
 8002396:	409a      	lsls	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	e010803f 	.word	0xe010803f

080023b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023c6:	2300      	movs	r3, #0
 80023c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d101      	bne.n	80023de <HAL_DMA_Start_IT+0x26>
 80023da:	2302      	movs	r3, #2
 80023dc:	e048      	b.n	8002470 <HAL_DMA_Start_IT+0xb8>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d137      	bne.n	8002462 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2202      	movs	r2, #2
 80023f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 fa5e 	bl	80028c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002410:	223f      	movs	r2, #63	; 0x3f
 8002412:	409a      	lsls	r2, r3
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0216 	orr.w	r2, r2, #22
 8002426:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	695a      	ldr	r2, [r3, #20]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002436:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	2b00      	cmp	r3, #0
 800243e:	d007      	beq.n	8002450 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f042 0208 	orr.w	r2, r2, #8
 800244e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	e005      	b.n	800246e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800246a:	2302      	movs	r3, #2
 800246c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800246e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002484:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002486:	f7ff fdfb 	bl	8002080 <HAL_GetTick>
 800248a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d008      	beq.n	80024aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2280      	movs	r2, #128	; 0x80
 800249c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e052      	b.n	8002550 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0216 	bic.w	r2, r2, #22
 80024b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	695a      	ldr	r2, [r3, #20]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <HAL_DMA_Abort+0x62>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 0208 	bic.w	r2, r2, #8
 80024e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0201 	bic.w	r2, r2, #1
 80024f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024fa:	e013      	b.n	8002524 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024fc:	f7ff fdc0 	bl	8002080 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b05      	cmp	r3, #5
 8002508:	d90c      	bls.n	8002524 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2220      	movs	r2, #32
 800250e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2203      	movs	r2, #3
 8002514:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e015      	b.n	8002550 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1e4      	bne.n	80024fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002536:	223f      	movs	r2, #63	; 0x3f
 8002538:	409a      	lsls	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d004      	beq.n	8002576 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2280      	movs	r2, #128	; 0x80
 8002570:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e00c      	b.n	8002590 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2205      	movs	r2, #5
 800257a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 0201 	bic.w	r2, r2, #1
 800258c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80025a8:	4b8e      	ldr	r3, [pc, #568]	; (80027e4 <HAL_DMA_IRQHandler+0x248>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a8e      	ldr	r2, [pc, #568]	; (80027e8 <HAL_DMA_IRQHandler+0x24c>)
 80025ae:	fba2 2303 	umull	r2, r3, r2, r3
 80025b2:	0a9b      	lsrs	r3, r3, #10
 80025b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c6:	2208      	movs	r2, #8
 80025c8:	409a      	lsls	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	4013      	ands	r3, r2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d01a      	beq.n	8002608 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d013      	beq.n	8002608 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 0204 	bic.w	r2, r2, #4
 80025ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f4:	2208      	movs	r2, #8
 80025f6:	409a      	lsls	r2, r3
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002600:	f043 0201 	orr.w	r2, r3, #1
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260c:	2201      	movs	r2, #1
 800260e:	409a      	lsls	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d012      	beq.n	800263e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00b      	beq.n	800263e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800262a:	2201      	movs	r2, #1
 800262c:	409a      	lsls	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002636:	f043 0202 	orr.w	r2, r3, #2
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002642:	2204      	movs	r2, #4
 8002644:	409a      	lsls	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d012      	beq.n	8002674 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00b      	beq.n	8002674 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002660:	2204      	movs	r2, #4
 8002662:	409a      	lsls	r2, r3
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266c:	f043 0204 	orr.w	r2, r3, #4
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002678:	2210      	movs	r2, #16
 800267a:	409a      	lsls	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d043      	beq.n	800270c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d03c      	beq.n	800270c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002696:	2210      	movs	r2, #16
 8002698:	409a      	lsls	r2, r3
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d018      	beq.n	80026de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d108      	bne.n	80026cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d024      	beq.n	800270c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	4798      	blx	r3
 80026ca:	e01f      	b.n	800270c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d01b      	beq.n	800270c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	4798      	blx	r3
 80026dc:	e016      	b.n	800270c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d107      	bne.n	80026fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0208 	bic.w	r2, r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002710:	2220      	movs	r2, #32
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4013      	ands	r3, r2
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 808f 	beq.w	800283c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8087 	beq.w	800283c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002732:	2220      	movs	r2, #32
 8002734:	409a      	lsls	r2, r3
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b05      	cmp	r3, #5
 8002744:	d136      	bne.n	80027b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0216 	bic.w	r2, r2, #22
 8002754:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002764:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	2b00      	cmp	r3, #0
 800276c:	d103      	bne.n	8002776 <HAL_DMA_IRQHandler+0x1da>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002772:	2b00      	cmp	r3, #0
 8002774:	d007      	beq.n	8002786 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0208 	bic.w	r2, r2, #8
 8002784:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278a:	223f      	movs	r2, #63	; 0x3f
 800278c:	409a      	lsls	r2, r3
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d07e      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	4798      	blx	r3
        }
        return;
 80027b2:	e079      	b.n	80028a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d01d      	beq.n	80027fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10d      	bne.n	80027ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d031      	beq.n	800283c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	4798      	blx	r3
 80027e0:	e02c      	b.n	800283c <HAL_DMA_IRQHandler+0x2a0>
 80027e2:	bf00      	nop
 80027e4:	2000000c 	.word	0x2000000c
 80027e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d023      	beq.n	800283c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
 80027fc:	e01e      	b.n	800283c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10f      	bne.n	800282c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f022 0210 	bic.w	r2, r2, #16
 800281a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002840:	2b00      	cmp	r3, #0
 8002842:	d032      	beq.n	80028aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d022      	beq.n	8002896 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2205      	movs	r2, #5
 8002854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0201 	bic.w	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	3301      	adds	r3, #1
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	429a      	cmp	r2, r3
 8002872:	d307      	bcc.n	8002884 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f2      	bne.n	8002868 <HAL_DMA_IRQHandler+0x2cc>
 8002882:	e000      	b.n	8002886 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002884:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289a:	2b00      	cmp	r3, #0
 800289c:	d005      	beq.n	80028aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	4798      	blx	r3
 80028a6:	e000      	b.n	80028aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80028a8:	bf00      	nop
    }
  }
}
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
 80028d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2b40      	cmp	r3, #64	; 0x40
 80028f4:	d108      	bne.n	8002908 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002906:	e007      	b.n	8002918 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	60da      	str	r2, [r3, #12]
}
 8002918:	bf00      	nop
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	3b10      	subs	r3, #16
 8002934:	4a13      	ldr	r2, [pc, #76]	; (8002984 <DMA_CalcBaseAndBitshift+0x60>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800293e:	4a12      	ldr	r2, [pc, #72]	; (8002988 <DMA_CalcBaseAndBitshift+0x64>)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4413      	add	r3, r2
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	461a      	mov	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d908      	bls.n	8002964 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	461a      	mov	r2, r3
 8002958:	4b0c      	ldr	r3, [pc, #48]	; (800298c <DMA_CalcBaseAndBitshift+0x68>)
 800295a:	4013      	ands	r3, r2
 800295c:	1d1a      	adds	r2, r3, #4
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	659a      	str	r2, [r3, #88]	; 0x58
 8002962:	e006      	b.n	8002972 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <DMA_CalcBaseAndBitshift+0x68>)
 800296c:	4013      	ands	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	aaaaaaab 	.word	0xaaaaaaab
 8002988:	0801c86c 	.word	0x0801c86c
 800298c:	fffffc00 	.word	0xfffffc00

08002990 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002998:	2300      	movs	r3, #0
 800299a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d11f      	bne.n	80029ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	d856      	bhi.n	8002a5e <DMA_CheckFifoParam+0xce>
 80029b0:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <DMA_CheckFifoParam+0x28>)
 80029b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b6:	bf00      	nop
 80029b8:	080029c9 	.word	0x080029c9
 80029bc:	080029db 	.word	0x080029db
 80029c0:	080029c9 	.word	0x080029c9
 80029c4:	08002a5f 	.word	0x08002a5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d046      	beq.n	8002a62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d8:	e043      	b.n	8002a62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029de:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029e2:	d140      	bne.n	8002a66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029e8:	e03d      	b.n	8002a66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029f2:	d121      	bne.n	8002a38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d837      	bhi.n	8002a6a <DMA_CheckFifoParam+0xda>
 80029fa:	a201      	add	r2, pc, #4	; (adr r2, 8002a00 <DMA_CheckFifoParam+0x70>)
 80029fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a00:	08002a11 	.word	0x08002a11
 8002a04:	08002a17 	.word	0x08002a17
 8002a08:	08002a11 	.word	0x08002a11
 8002a0c:	08002a29 	.word	0x08002a29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
      break;
 8002a14:	e030      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d025      	beq.n	8002a6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a26:	e022      	b.n	8002a6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a30:	d11f      	bne.n	8002a72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a36:	e01c      	b.n	8002a72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d903      	bls.n	8002a46 <DMA_CheckFifoParam+0xb6>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d003      	beq.n	8002a4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a44:	e018      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
      break;
 8002a4a:	e015      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00e      	beq.n	8002a76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a5c:	e00b      	b.n	8002a76 <DMA_CheckFifoParam+0xe6>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e00a      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;
 8002a62:	bf00      	nop
 8002a64:	e008      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;
 8002a66:	bf00      	nop
 8002a68:	e006      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;
 8002a6a:	bf00      	nop
 8002a6c:	e004      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;
 8002a6e:	bf00      	nop
 8002a70:	e002      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a72:	bf00      	nop
 8002a74:	e000      	b.n	8002a78 <DMA_CheckFifoParam+0xe8>
      break;
 8002a76:	bf00      	nop
    }
  } 
  
  return status; 
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop

08002a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b089      	sub	sp, #36	; 0x24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	e175      	b.n	8002d94 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	f040 8164 	bne.w	8002d8e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d005      	beq.n	8002ade <HAL_GPIO_Init+0x56>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d130      	bne.n	8002b40 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	2203      	movs	r2, #3
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4013      	ands	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68da      	ldr	r2, [r3, #12]
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b14:	2201      	movs	r2, #1
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0201 	and.w	r2, r3, #1
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d017      	beq.n	8002b7c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	2203      	movs	r2, #3
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4013      	ands	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d123      	bne.n	8002bd0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	08da      	lsrs	r2, r3, #3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3208      	adds	r2, #8
 8002b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	220f      	movs	r2, #15
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	08da      	lsrs	r2, r3, #3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3208      	adds	r2, #8
 8002bca:	69b9      	ldr	r1, [r7, #24]
 8002bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	2203      	movs	r2, #3
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 0203 	and.w	r2, r3, #3
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80be 	beq.w	8002d8e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c12:	4b66      	ldr	r3, [pc, #408]	; (8002dac <HAL_GPIO_Init+0x324>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	4a65      	ldr	r2, [pc, #404]	; (8002dac <HAL_GPIO_Init+0x324>)
 8002c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c1e:	4b63      	ldr	r3, [pc, #396]	; (8002dac <HAL_GPIO_Init+0x324>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c2a:	4a61      	ldr	r2, [pc, #388]	; (8002db0 <HAL_GPIO_Init+0x328>)
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	089b      	lsrs	r3, r3, #2
 8002c30:	3302      	adds	r3, #2
 8002c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	220f      	movs	r2, #15
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43db      	mvns	r3, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a58      	ldr	r2, [pc, #352]	; (8002db4 <HAL_GPIO_Init+0x32c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d037      	beq.n	8002cc6 <HAL_GPIO_Init+0x23e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a57      	ldr	r2, [pc, #348]	; (8002db8 <HAL_GPIO_Init+0x330>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d031      	beq.n	8002cc2 <HAL_GPIO_Init+0x23a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a56      	ldr	r2, [pc, #344]	; (8002dbc <HAL_GPIO_Init+0x334>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d02b      	beq.n	8002cbe <HAL_GPIO_Init+0x236>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a55      	ldr	r2, [pc, #340]	; (8002dc0 <HAL_GPIO_Init+0x338>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d025      	beq.n	8002cba <HAL_GPIO_Init+0x232>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a54      	ldr	r2, [pc, #336]	; (8002dc4 <HAL_GPIO_Init+0x33c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d01f      	beq.n	8002cb6 <HAL_GPIO_Init+0x22e>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a53      	ldr	r2, [pc, #332]	; (8002dc8 <HAL_GPIO_Init+0x340>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d019      	beq.n	8002cb2 <HAL_GPIO_Init+0x22a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a52      	ldr	r2, [pc, #328]	; (8002dcc <HAL_GPIO_Init+0x344>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d013      	beq.n	8002cae <HAL_GPIO_Init+0x226>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a51      	ldr	r2, [pc, #324]	; (8002dd0 <HAL_GPIO_Init+0x348>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00d      	beq.n	8002caa <HAL_GPIO_Init+0x222>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a50      	ldr	r2, [pc, #320]	; (8002dd4 <HAL_GPIO_Init+0x34c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d007      	beq.n	8002ca6 <HAL_GPIO_Init+0x21e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a4f      	ldr	r2, [pc, #316]	; (8002dd8 <HAL_GPIO_Init+0x350>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_GPIO_Init+0x21a>
 8002c9e:	2309      	movs	r3, #9
 8002ca0:	e012      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002ca2:	230a      	movs	r3, #10
 8002ca4:	e010      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002ca6:	2308      	movs	r3, #8
 8002ca8:	e00e      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002caa:	2307      	movs	r3, #7
 8002cac:	e00c      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cae:	2306      	movs	r3, #6
 8002cb0:	e00a      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cb2:	2305      	movs	r3, #5
 8002cb4:	e008      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cb6:	2304      	movs	r3, #4
 8002cb8:	e006      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e004      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e002      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <HAL_GPIO_Init+0x240>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	69fa      	ldr	r2, [r7, #28]
 8002cca:	f002 0203 	and.w	r2, r2, #3
 8002cce:	0092      	lsls	r2, r2, #2
 8002cd0:	4093      	lsls	r3, r2
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002cd8:	4935      	ldr	r1, [pc, #212]	; (8002db0 <HAL_GPIO_Init+0x328>)
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	089b      	lsrs	r3, r3, #2
 8002cde:	3302      	adds	r3, #2
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ce6:	4b3d      	ldr	r3, [pc, #244]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d0a:	4a34      	ldr	r2, [pc, #208]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d10:	4b32      	ldr	r3, [pc, #200]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d34:	4a29      	ldr	r2, [pc, #164]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d3a:	4b28      	ldr	r3, [pc, #160]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	43db      	mvns	r3, r3
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	4013      	ands	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d5e:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d64:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d88:	4a14      	ldr	r2, [pc, #80]	; (8002ddc <HAL_GPIO_Init+0x354>)
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3301      	adds	r3, #1
 8002d92:	61fb      	str	r3, [r7, #28]
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	2b0f      	cmp	r3, #15
 8002d98:	f67f ae86 	bls.w	8002aa8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d9c:	bf00      	nop
 8002d9e:	bf00      	nop
 8002da0:	3724      	adds	r7, #36	; 0x24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40013800 	.word	0x40013800
 8002db4:	40020000 	.word	0x40020000
 8002db8:	40020400 	.word	0x40020400
 8002dbc:	40020800 	.word	0x40020800
 8002dc0:	40020c00 	.word	0x40020c00
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40021400 	.word	0x40021400
 8002dcc:	40021800 	.word	0x40021800
 8002dd0:	40021c00 	.word	0x40021c00
 8002dd4:	40022000 	.word	0x40022000
 8002dd8:	40022400 	.word	0x40022400
 8002ddc:	40013c00 	.word	0x40013c00

08002de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	807b      	strh	r3, [r7, #2]
 8002dec:	4613      	mov	r3, r2
 8002dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002df0:	787b      	ldrb	r3, [r7, #1]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002df6:	887a      	ldrh	r2, [r7, #2]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002dfc:	e003      	b.n	8002e06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002dfe:	887b      	ldrh	r3, [r7, #2]
 8002e00:	041a      	lsls	r2, r3, #16
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	619a      	str	r2, [r3, #24]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e12:	b590      	push	{r4, r7, lr}
 8002e14:	b08d      	sub	sp, #52	; 0x34
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f005 feac 	bl	8008b86 <USB_GetMode>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f040 84b7 	bne.w	80037a4 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f005 fe10 	bl	8008a60 <USB_ReadInterrupts>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 84ad 	beq.w	80037a2 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	0a1b      	lsrs	r3, r3, #8
 8002e52:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f005 fdfd 	bl	8008a60 <USB_ReadInterrupts>
 8002e66:	4603      	mov	r3, r0
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d107      	bne.n	8002e80 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695a      	ldr	r2, [r3, #20]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f002 0202 	and.w	r2, r2, #2
 8002e7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f005 fdeb 	bl	8008a60 <USB_ReadInterrupts>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b10      	cmp	r3, #16
 8002e92:	d161      	bne.n	8002f58 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0210 	bic.w	r2, r2, #16
 8002ea2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002ea4:	6a3b      	ldr	r3, [r7, #32]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f003 020f 	and.w	r2, r3, #15
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	0c5b      	lsrs	r3, r3, #17
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d124      	bne.n	8002f1a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d035      	beq.n	8002f48 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	091b      	lsrs	r3, r3, #4
 8002ee4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002ee6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	6a38      	ldr	r0, [r7, #32]
 8002ef0:	f005 fc64 	bl	80087bc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	091b      	lsrs	r3, r3, #4
 8002efc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f00:	441a      	add	r2, r3
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	6a1a      	ldr	r2, [r3, #32]
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	091b      	lsrs	r3, r3, #4
 8002f0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f12:	441a      	add	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	621a      	str	r2, [r3, #32]
 8002f18:	e016      	b.n	8002f48 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	0c5b      	lsrs	r3, r3, #17
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	2b06      	cmp	r3, #6
 8002f24:	d110      	bne.n	8002f48 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002f2c:	2208      	movs	r2, #8
 8002f2e:	4619      	mov	r1, r3
 8002f30:	6a38      	ldr	r0, [r7, #32]
 8002f32:	f005 fc43 	bl	80087bc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	6a1a      	ldr	r2, [r3, #32]
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f42:	441a      	add	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0210 	orr.w	r2, r2, #16
 8002f56:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f005 fd7f 	bl	8008a60 <USB_ReadInterrupts>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002f6c:	f040 80a7 	bne.w	80030be <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f005 fd84 	bl	8008a86 <USB_ReadDevAllOutEpInterrupt>
 8002f7e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002f80:	e099      	b.n	80030b6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 808e 	beq.w	80030aa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f005 fda8 	bl	8008aee <USB_ReadDevOutEPInterrupt>
 8002f9e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00c      	beq.n	8002fc4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	015a      	lsls	r2, r3, #5
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2301      	movs	r3, #1
 8002fba:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002fbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 fe8e 	bl	8003ce0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00c      	beq.n	8002fe8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd0:	015a      	lsls	r2, r3, #5
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fda:	461a      	mov	r2, r3
 8002fdc:	2308      	movs	r3, #8
 8002fde:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002fe0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 ff64 	bl	8003eb0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f003 0310 	and.w	r3, r3, #16
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	015a      	lsls	r2, r3, #5
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ffe:	461a      	mov	r2, r3
 8003000:	2310      	movs	r3, #16
 8003002:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d030      	beq.n	8003070 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003016:	2b80      	cmp	r3, #128	; 0x80
 8003018:	d109      	bne.n	800302e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	69fa      	ldr	r2, [r7, #28]
 8003024:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003028:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800302c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800302e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003030:	4613      	mov	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	4413      	add	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	3304      	adds	r3, #4
 8003042:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	78db      	ldrb	r3, [r3, #3]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d108      	bne.n	800305e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2200      	movs	r2, #0
 8003050:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	b2db      	uxtb	r3, r3
 8003056:	4619      	mov	r1, r3
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f009 fea9 	bl	800cdb0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	015a      	lsls	r2, r3, #5
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	4413      	add	r3, r2
 8003066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800306a:	461a      	mov	r2, r3
 800306c:	2302      	movs	r3, #2
 800306e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	f003 0320 	and.w	r3, r3, #32
 8003076:	2b00      	cmp	r3, #0
 8003078:	d008      	beq.n	800308c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	015a      	lsls	r2, r3, #5
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	4413      	add	r3, r2
 8003082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003086:	461a      	mov	r2, r3
 8003088:	2320      	movs	r3, #32
 800308a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d009      	beq.n	80030aa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	015a      	lsls	r2, r3, #5
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	4413      	add	r3, r2
 800309e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030a2:	461a      	mov	r2, r3
 80030a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030a8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	3301      	adds	r3, #1
 80030ae:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80030b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b2:	085b      	lsrs	r3, r3, #1
 80030b4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f47f af62 	bne.w	8002f82 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f005 fccc 	bl	8008a60 <USB_ReadInterrupts>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030d2:	f040 80db 	bne.w	800328c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f005 fced 	bl	8008aba <USB_ReadDevAllInEpInterrupt>
 80030e0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80030e6:	e0cd      	b.n	8003284 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80030e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80c2 	beq.w	8003278 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	4611      	mov	r1, r2
 80030fe:	4618      	mov	r0, r3
 8003100:	f005 fd13 	bl	8008b2a <USB_ReadDevInEPInterrupt>
 8003104:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d057      	beq.n	80031c0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	2201      	movs	r2, #1
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003124:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	43db      	mvns	r3, r3
 800312a:	69f9      	ldr	r1, [r7, #28]
 800312c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003130:	4013      	ands	r3, r2
 8003132:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	015a      	lsls	r2, r3, #5
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	4413      	add	r3, r2
 800313c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003140:	461a      	mov	r2, r3
 8003142:	2301      	movs	r3, #1
 8003144:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d132      	bne.n	80031b4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003152:	4613      	mov	r3, r2
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	4413      	add	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	334c      	adds	r3, #76	; 0x4c
 800315e:	6819      	ldr	r1, [r3, #0]
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003164:	4613      	mov	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4403      	add	r3, r0
 800316e:	3348      	adds	r3, #72	; 0x48
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4419      	add	r1, r3
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003178:	4613      	mov	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4403      	add	r3, r0
 8003182:	334c      	adds	r3, #76	; 0x4c
 8003184:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	2b00      	cmp	r3, #0
 800318a:	d113      	bne.n	80031b4 <HAL_PCD_IRQHandler+0x3a2>
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003190:	4613      	mov	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	440b      	add	r3, r1
 800319a:	3354      	adds	r3, #84	; 0x54
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d108      	bne.n	80031b4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80031ac:	461a      	mov	r2, r3
 80031ae:	2101      	movs	r1, #1
 80031b0:	f005 fd1c 	bl	8008bec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80031b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	4619      	mov	r1, r3
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f009 fd73 	bl	800cca6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80031ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031cc:	015a      	lsls	r2, r3, #5
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	4413      	add	r3, r2
 80031d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031d6:	461a      	mov	r2, r3
 80031d8:	2308      	movs	r3, #8
 80031da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	f003 0310 	and.w	r3, r3, #16
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d008      	beq.n	80031f8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	015a      	lsls	r2, r3, #5
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	4413      	add	r3, r2
 80031ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031f2:	461a      	mov	r2, r3
 80031f4:	2310      	movs	r3, #16
 80031f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d008      	beq.n	8003214 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003204:	015a      	lsls	r2, r3, #5
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	4413      	add	r3, r2
 800320a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800320e:	461a      	mov	r2, r3
 8003210:	2340      	movs	r3, #64	; 0x40
 8003212:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d023      	beq.n	8003266 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800321e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003220:	6a38      	ldr	r0, [r7, #32]
 8003222:	f004 fd55 	bl	8007cd0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	3338      	adds	r3, #56	; 0x38
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	3304      	adds	r3, #4
 8003238:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	78db      	ldrb	r3, [r3, #3]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d108      	bne.n	8003254 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2200      	movs	r2, #0
 8003246:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324a:	b2db      	uxtb	r3, r3
 800324c:	4619      	mov	r1, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f009 fdc0 	bl	800cdd4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	015a      	lsls	r2, r3, #5
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	4413      	add	r3, r2
 800325c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003260:	461a      	mov	r2, r3
 8003262:	2302      	movs	r3, #2
 8003264:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003270:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 fca6 	bl	8003bc4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	3301      	adds	r3, #1
 800327c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800327e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003280:	085b      	lsrs	r3, r3, #1
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003286:	2b00      	cmp	r3, #0
 8003288:	f47f af2e 	bne.w	80030e8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f005 fbe5 	bl	8008a60 <USB_ReadInterrupts>
 8003296:	4603      	mov	r3, r0
 8003298:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800329c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032a0:	d122      	bne.n	80032e8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	69fa      	ldr	r2, [r7, #28]
 80032ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032b0:	f023 0301 	bic.w	r3, r3, #1
 80032b4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d108      	bne.n	80032d2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80032c8:	2100      	movs	r1, #0
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f009 fea2 	bl	800d014 <HAL_PCDEx_LPM_Callback>
 80032d0:	e002      	b.n	80032d8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f009 fd5e 	bl	800cd94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695a      	ldr	r2, [r3, #20]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80032e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f005 fbb7 	bl	8008a60 <USB_ReadInterrupts>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032fc:	d112      	bne.n	8003324 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b01      	cmp	r3, #1
 800330c:	d102      	bne.n	8003314 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f009 fd1a 	bl	800cd48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	695a      	ldr	r2, [r3, #20]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003322:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f005 fb99 	bl	8008a60 <USB_ReadInterrupts>
 800332e:	4603      	mov	r3, r0
 8003330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003334:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003338:	d121      	bne.n	800337e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003348:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003350:	2b00      	cmp	r3, #0
 8003352:	d111      	bne.n	8003378 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003362:	089b      	lsrs	r3, r3, #2
 8003364:	f003 020f 	and.w	r2, r3, #15
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800336e:	2101      	movs	r1, #1
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f009 fe4f 	bl	800d014 <HAL_PCDEx_LPM_Callback>
 8003376:	e002      	b.n	800337e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f009 fce5 	bl	800cd48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f005 fb6c 	bl	8008a60 <USB_ReadInterrupts>
 8003388:	4603      	mov	r3, r0
 800338a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800338e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003392:	f040 80b7 	bne.w	8003504 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	69fa      	ldr	r2, [r7, #28]
 80033a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2110      	movs	r1, #16
 80033b0:	4618      	mov	r0, r3
 80033b2:	f004 fc8d 	bl	8007cd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033b6:	2300      	movs	r3, #0
 80033b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ba:	e046      	b.n	800344a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80033bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033be:	015a      	lsls	r2, r3, #5
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	4413      	add	r3, r2
 80033c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033c8:	461a      	mov	r2, r3
 80033ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80033ce:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80033d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d2:	015a      	lsls	r2, r3, #5
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	4413      	add	r3, r2
 80033d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033e0:	0151      	lsls	r1, r2, #5
 80033e2:	69fa      	ldr	r2, [r7, #28]
 80033e4:	440a      	add	r2, r1
 80033e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80033ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80033ee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80033f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f2:	015a      	lsls	r2, r3, #5
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	4413      	add	r3, r2
 80033f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033fc:	461a      	mov	r2, r3
 80033fe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003402:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	4413      	add	r3, r2
 800340c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003414:	0151      	lsls	r1, r2, #5
 8003416:	69fa      	ldr	r2, [r7, #28]
 8003418:	440a      	add	r2, r1
 800341a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800341e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003422:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003426:	015a      	lsls	r2, r3, #5
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	4413      	add	r3, r2
 800342c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003434:	0151      	lsls	r1, r2, #5
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	440a      	add	r2, r1
 800343a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800343e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003442:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003446:	3301      	adds	r3, #1
 8003448:	62fb      	str	r3, [r7, #44]	; 0x2c
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003450:	429a      	cmp	r2, r3
 8003452:	d3b3      	bcc.n	80033bc <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800345a:	69db      	ldr	r3, [r3, #28]
 800345c:	69fa      	ldr	r2, [r7, #28]
 800345e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003462:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003466:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346c:	2b00      	cmp	r3, #0
 800346e:	d016      	beq.n	800349e <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003476:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800347a:	69fa      	ldr	r2, [r7, #28]
 800347c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003480:	f043 030b 	orr.w	r3, r3, #11
 8003484:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	69fa      	ldr	r2, [r7, #28]
 8003492:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003496:	f043 030b 	orr.w	r3, r3, #11
 800349a:	6453      	str	r3, [r2, #68]	; 0x44
 800349c:	e015      	b.n	80034ca <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ac:	4619      	mov	r1, r3
 80034ae:	f242 032b 	movw	r3, #8235	; 0x202b
 80034b2:	4313      	orrs	r3, r2
 80034b4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	69fa      	ldr	r2, [r7, #28]
 80034c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034c4:	f043 030b 	orr.w	r3, r3, #11
 80034c8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69fa      	ldr	r2, [r7, #28]
 80034d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034d8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80034dc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6818      	ldr	r0, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80034ee:	461a      	mov	r2, r3
 80034f0:	f005 fb7c 	bl	8008bec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	695a      	ldr	r2, [r3, #20]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003502:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f005 faa9 	bl	8008a60 <USB_ReadInterrupts>
 800350e:	4603      	mov	r3, r0
 8003510:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003514:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003518:	d124      	bne.n	8003564 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f005 fb40 	bl	8008ba4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f004 fc05 	bl	8007d38 <USB_GetDevSpeed>
 800352e:	4603      	mov	r3, r0
 8003530:	461a      	mov	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681c      	ldr	r4, [r3, #0]
 800353a:	f001 f99f 	bl	800487c <HAL_RCC_GetHCLKFreq>
 800353e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003544:	b2db      	uxtb	r3, r3
 8003546:	461a      	mov	r2, r3
 8003548:	4620      	mov	r0, r4
 800354a:	f004 fb1f 	bl	8007b8c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f009 fbd1 	bl	800ccf6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003562:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f005 fa79 	bl	8008a60 <USB_ReadInterrupts>
 800356e:	4603      	mov	r3, r0
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b08      	cmp	r3, #8
 8003576:	d10a      	bne.n	800358e <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f009 fbae 	bl	800ccda <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695a      	ldr	r2, [r3, #20]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f002 0208 	and.w	r2, r2, #8
 800358c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f005 fa64 	bl	8008a60 <USB_ReadInterrupts>
 8003598:	4603      	mov	r3, r0
 800359a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800359e:	2b80      	cmp	r3, #128	; 0x80
 80035a0:	d122      	bne.n	80035e8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035ae:	2301      	movs	r3, #1
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
 80035b2:	e014      	b.n	80035de <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d105      	bne.n	80035d8 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80035cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	4619      	mov	r1, r3
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fac5 	bl	8003b62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	3301      	adds	r3, #1
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d3e5      	bcc.n	80035b4 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f005 fa37 	bl	8008a60 <USB_ReadInterrupts>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035fc:	d13b      	bne.n	8003676 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035fe:	2301      	movs	r3, #1
 8003600:	627b      	str	r3, [r7, #36]	; 0x24
 8003602:	e02b      	b.n	800365c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003606:	015a      	lsls	r2, r3, #5
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	4413      	add	r3, r2
 800360c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3340      	adds	r3, #64	; 0x40
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d115      	bne.n	8003656 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800362a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800362c:	2b00      	cmp	r3, #0
 800362e:	da12      	bge.n	8003656 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003634:	4613      	mov	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	333f      	adds	r3, #63	; 0x3f
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	b2db      	uxtb	r3, r3
 8003648:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4619      	mov	r1, r3
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fa86 	bl	8003b62 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	3301      	adds	r3, #1
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003662:	429a      	cmp	r2, r3
 8003664:	d3ce      	bcc.n	8003604 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695a      	ldr	r2, [r3, #20]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003674:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f005 f9f0 	bl	8008a60 <USB_ReadInterrupts>
 8003680:	4603      	mov	r3, r0
 8003682:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003686:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800368a:	d155      	bne.n	8003738 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800368c:	2301      	movs	r3, #1
 800368e:	627b      	str	r3, [r7, #36]	; 0x24
 8003690:	e045      	b.n	800371e <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	4413      	add	r3, r2
 800369a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a6:	4613      	mov	r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4413      	add	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	440b      	add	r3, r1
 80036b0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d12e      	bne.n	8003718 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80036ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80036bc:	2b00      	cmp	r3, #0
 80036be:	da2b      	bge.n	8003718 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80036cc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d121      	bne.n	8003718 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d8:	4613      	mov	r3, r2
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	4413      	add	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80036e6:	2201      	movs	r2, #1
 80036e8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10a      	bne.n	8003718 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	69fa      	ldr	r2, [r7, #28]
 800370c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003710:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003714:	6053      	str	r3, [r2, #4]
            break;
 8003716:	e007      	b.n	8003728 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371a:	3301      	adds	r3, #1
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003724:	429a      	cmp	r2, r3
 8003726:	d3b4      	bcc.n	8003692 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695a      	ldr	r2, [r3, #20]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003736:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f005 f98f 	bl	8008a60 <USB_ReadInterrupts>
 8003742:	4603      	mov	r3, r0
 8003744:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800374c:	d10a      	bne.n	8003764 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f009 fb52 	bl	800cdf8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003762:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f005 f979 	bl	8008a60 <USB_ReadInterrupts>
 800376e:	4603      	mov	r3, r0
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b04      	cmp	r3, #4
 8003776:	d115      	bne.n	80037a4 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f009 fb42 	bl	800ce14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6859      	ldr	r1, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	430a      	orrs	r2, r1
 800379e:	605a      	str	r2, [r3, #4]
 80037a0:	e000      	b.n	80037a4 <HAL_PCD_IRQHandler+0x992>
      return;
 80037a2:	bf00      	nop
    }
  }
}
 80037a4:	3734      	adds	r7, #52	; 0x34
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd90      	pop	{r4, r7, pc}

080037aa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
 80037b2:	460b      	mov	r3, r1
 80037b4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_PCD_SetAddress+0x1a>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e013      	b.n	80037ec <HAL_PCD_SetAddress+0x42>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	78fa      	ldrb	r2, [r7, #3]
 80037d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	4611      	mov	r1, r2
 80037dc:	4618      	mov	r0, r3
 80037de:	f005 f919 	bl	8008a14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	4608      	mov	r0, r1
 80037fe:	4611      	mov	r1, r2
 8003800:	461a      	mov	r2, r3
 8003802:	4603      	mov	r3, r0
 8003804:	70fb      	strb	r3, [r7, #3]
 8003806:	460b      	mov	r3, r1
 8003808:	803b      	strh	r3, [r7, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003812:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003816:	2b00      	cmp	r3, #0
 8003818:	da0f      	bge.n	800383a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800381a:	78fb      	ldrb	r3, [r7, #3]
 800381c:	f003 020f 	and.w	r2, r3, #15
 8003820:	4613      	mov	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	3338      	adds	r3, #56	; 0x38
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	3304      	adds	r3, #4
 8003830:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	705a      	strb	r2, [r3, #1]
 8003838:	e00f      	b.n	800385a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800383a:	78fb      	ldrb	r3, [r7, #3]
 800383c:	f003 020f 	and.w	r2, r3, #15
 8003840:	4613      	mov	r3, r2
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	4413      	add	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	4413      	add	r3, r2
 8003850:	3304      	adds	r3, #4
 8003852:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800385a:	78fb      	ldrb	r3, [r7, #3]
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003866:	883a      	ldrh	r2, [r7, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	78ba      	ldrb	r2, [r7, #2]
 8003870:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	785b      	ldrb	r3, [r3, #1]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d004      	beq.n	8003884 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003884:	78bb      	ldrb	r3, [r7, #2]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d102      	bne.n	8003890 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_PCD_EP_Open+0xaa>
 800389a:	2302      	movs	r3, #2
 800389c:	e00e      	b.n	80038bc <HAL_PCD_EP_Open+0xc8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68f9      	ldr	r1, [r7, #12]
 80038ac:	4618      	mov	r0, r3
 80038ae:	f004 fa69 	bl	8007d84 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80038ba:	7afb      	ldrb	r3, [r7, #11]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	603b      	str	r3, [r7, #0]
 80038d0:	460b      	mov	r3, r1
 80038d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038d4:	7afb      	ldrb	r3, [r7, #11]
 80038d6:	f003 020f 	and.w	r2, r3, #15
 80038da:	4613      	mov	r3, r2
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	4413      	add	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4413      	add	r3, r2
 80038ea:	3304      	adds	r3, #4
 80038ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2200      	movs	r2, #0
 80038fe:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2200      	movs	r2, #0
 8003904:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003906:	7afb      	ldrb	r3, [r7, #11]
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	b2da      	uxtb	r2, r3
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d102      	bne.n	8003920 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003920:	7afb      	ldrb	r3, [r7, #11]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	2b00      	cmp	r3, #0
 8003928:	d109      	bne.n	800393e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	b2db      	uxtb	r3, r3
 8003934:	461a      	mov	r2, r3
 8003936:	6979      	ldr	r1, [r7, #20]
 8003938:	f004 fcfc 	bl	8008334 <USB_EP0StartXfer>
 800393c:	e008      	b.n	8003950 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	b2db      	uxtb	r3, r3
 8003948:	461a      	mov	r2, r3
 800394a:	6979      	ldr	r1, [r7, #20]
 800394c:	f004 faa2 	bl	8007e94 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b086      	sub	sp, #24
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	607a      	str	r2, [r7, #4]
 8003964:	603b      	str	r3, [r7, #0]
 8003966:	460b      	mov	r3, r1
 8003968:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800396a:	7afb      	ldrb	r3, [r7, #11]
 800396c:	f003 020f 	and.w	r2, r3, #15
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	3338      	adds	r3, #56	; 0x38
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	4413      	add	r3, r2
 800397e:	3304      	adds	r3, #4
 8003980:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2200      	movs	r2, #0
 8003992:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2201      	movs	r2, #1
 8003998:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800399a:	7afb      	ldrb	r3, [r7, #11]
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d102      	bne.n	80039b4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039b4:	7afb      	ldrb	r3, [r7, #11]
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d109      	bne.n	80039d2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	461a      	mov	r2, r3
 80039ca:	6979      	ldr	r1, [r7, #20]
 80039cc:	f004 fcb2 	bl	8008334 <USB_EP0StartXfer>
 80039d0:	e008      	b.n	80039e4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	461a      	mov	r2, r3
 80039de:	6979      	ldr	r1, [r7, #20]
 80039e0:	f004 fa58 	bl	8007e94 <USB_EPStartXfer>
  }

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b084      	sub	sp, #16
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	f003 020f 	and.w	r2, r3, #15
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d901      	bls.n	8003a0c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e050      	b.n	8003aae <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	da0f      	bge.n	8003a34 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a14:	78fb      	ldrb	r3, [r7, #3]
 8003a16:	f003 020f 	and.w	r2, r3, #15
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	4413      	add	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	3338      	adds	r3, #56	; 0x38
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	4413      	add	r3, r2
 8003a28:	3304      	adds	r3, #4
 8003a2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	705a      	strb	r2, [r3, #1]
 8003a32:	e00d      	b.n	8003a50 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003a34:	78fa      	ldrb	r2, [r7, #3]
 8003a36:	4613      	mov	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	4413      	add	r3, r2
 8003a46:	3304      	adds	r3, #4
 8003a48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a56:	78fb      	ldrb	r3, [r7, #3]
 8003a58:	f003 030f 	and.w	r3, r3, #15
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <HAL_PCD_EP_SetStall+0x82>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e01e      	b.n	8003aae <HAL_PCD_EP_SetStall+0xc0>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68f9      	ldr	r1, [r7, #12]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f004 fef4 	bl	800886c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a84:	78fb      	ldrb	r3, [r7, #3]
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10a      	bne.n	8003aa4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	b2d9      	uxtb	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	f005 f8a4 	bl	8008bec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
 8003abe:	460b      	mov	r3, r1
 8003ac0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	f003 020f 	and.w	r2, r3, #15
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d901      	bls.n	8003ad4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e042      	b.n	8003b5a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ad4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	da0f      	bge.n	8003afc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	f003 020f 	and.w	r2, r3, #15
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	3338      	adds	r3, #56	; 0x38
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	4413      	add	r3, r2
 8003af0:	3304      	adds	r3, #4
 8003af2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	705a      	strb	r2, [r3, #1]
 8003afa:	e00f      	b.n	8003b1c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	f003 020f 	and.w	r2, r3, #15
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	4413      	add	r3, r2
 8003b12:	3304      	adds	r3, #4
 8003b14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b22:	78fb      	ldrb	r3, [r7, #3]
 8003b24:	f003 030f 	and.w	r3, r3, #15
 8003b28:	b2da      	uxtb	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d101      	bne.n	8003b3c <HAL_PCD_EP_ClrStall+0x86>
 8003b38:	2302      	movs	r3, #2
 8003b3a:	e00e      	b.n	8003b5a <HAL_PCD_EP_ClrStall+0xa4>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68f9      	ldr	r1, [r7, #12]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f004 fefc 	bl	8008948 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b084      	sub	sp, #16
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003b6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	da0c      	bge.n	8003b90 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b76:	78fb      	ldrb	r3, [r7, #3]
 8003b78:	f003 020f 	and.w	r2, r3, #15
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	3338      	adds	r3, #56	; 0x38
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	4413      	add	r3, r2
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	e00c      	b.n	8003baa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b90:	78fb      	ldrb	r3, [r7, #3]
 8003b92:	f003 020f 	and.w	r2, r3, #15
 8003b96:	4613      	mov	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	4413      	add	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68f9      	ldr	r1, [r7, #12]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f004 fd1b 	bl	80085ec <USB_EPStopXfer>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003bba:	7afb      	ldrb	r3, [r7, #11]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08a      	sub	sp, #40	; 0x28
 8003bc8:	af02      	add	r7, sp, #8
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	3338      	adds	r3, #56	; 0x38
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	4413      	add	r3, r2
 8003be8:	3304      	adds	r3, #4
 8003bea:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a1a      	ldr	r2, [r3, #32]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d901      	bls.n	8003bfc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e06c      	b.n	8003cd6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	699a      	ldr	r2, [r3, #24]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	69fa      	ldr	r2, [r7, #28]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d902      	bls.n	8003c18 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	3303      	adds	r3, #3
 8003c1c:	089b      	lsrs	r3, r3, #2
 8003c1e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c20:	e02b      	b.n	8003c7a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	69fa      	ldr	r2, [r7, #28]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d902      	bls.n	8003c3e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3303      	adds	r3, #3
 8003c42:	089b      	lsrs	r3, r3, #2
 8003c44:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6919      	ldr	r1, [r3, #16]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6978      	ldr	r0, [r7, #20]
 8003c5e:	f004 fd6f 	bl	8008740 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	691a      	ldr	r2, [r3, #16]
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	441a      	add	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6a1a      	ldr	r2, [r3, #32]
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	441a      	add	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d809      	bhi.n	8003ca4 <PCD_WriteEmptyTxFifo+0xe0>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a1a      	ldr	r2, [r3, #32]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d203      	bcs.n	8003ca4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1be      	bne.n	8003c22 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	699a      	ldr	r2, [r3, #24]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d811      	bhi.n	8003cd4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	6939      	ldr	r1, [r7, #16]
 8003ccc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3720      	adds	r7, #32
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	333c      	adds	r3, #60	; 0x3c
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	015a      	lsls	r2, r3, #5
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	4413      	add	r3, r2
 8003d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d17b      	bne.n	8003e0e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d015      	beq.n	8003d4c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	4a61      	ldr	r2, [pc, #388]	; (8003ea8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	f240 80b9 	bls.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 80b3 	beq.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d42:	461a      	mov	r2, r3
 8003d44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d48:	6093      	str	r3, [r2, #8]
 8003d4a:	e0a7      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d009      	beq.n	8003d6a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	015a      	lsls	r2, r3, #5
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d62:	461a      	mov	r2, r3
 8003d64:	2320      	movs	r3, #32
 8003d66:	6093      	str	r3, [r2, #8]
 8003d68:	e098      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f040 8093 	bne.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	4a4b      	ldr	r2, [pc, #300]	; (8003ea8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d90f      	bls.n	8003d9e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	015a      	lsls	r2, r3, #5
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d94:	461a      	mov	r2, r3
 8003d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d9a:	6093      	str	r3, [r2, #8]
 8003d9c:	e07e      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	4613      	mov	r3, r2
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4413      	add	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	4413      	add	r3, r2
 8003db0:	3304      	adds	r3, #4
 8003db2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	69da      	ldr	r2, [r3, #28]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	0159      	lsls	r1, r3, #5
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	440b      	add	r3, r1
 8003dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dca:	1ad2      	subs	r2, r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d114      	bne.n	8003e00 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d109      	bne.n	8003df2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003de8:	461a      	mov	r2, r3
 8003dea:	2101      	movs	r1, #1
 8003dec:	f004 fefe 	bl	8008bec <USB_EP0_OutStart>
 8003df0:	e006      	b.n	8003e00 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	441a      	add	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	4619      	mov	r1, r3
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f008 ff32 	bl	800cc70 <HAL_PCD_DataOutStageCallback>
 8003e0c:	e046      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	4a26      	ldr	r2, [pc, #152]	; (8003eac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d124      	bne.n	8003e60 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	015a      	lsls	r2, r3, #5
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	4413      	add	r3, r2
 8003e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e32:	6093      	str	r3, [r2, #8]
 8003e34:	e032      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	015a      	lsls	r2, r3, #5
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2320      	movs	r3, #32
 8003e50:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	4619      	mov	r1, r3
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f008 ff09 	bl	800cc70 <HAL_PCD_DataOutStageCallback>
 8003e5e:	e01d      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d114      	bne.n	8003e90 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	4413      	add	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	440b      	add	r3, r1
 8003e74:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d108      	bne.n	8003e90 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	f004 feae 	bl	8008bec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	4619      	mov	r1, r3
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f008 feea 	bl	800cc70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	4f54300a 	.word	0x4f54300a
 8003eac:	4f54310a 	.word	0x4f54310a

08003eb0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	333c      	adds	r3, #60	; 0x3c
 8003ec8:	3304      	adds	r3, #4
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4a15      	ldr	r2, [pc, #84]	; (8003f38 <PCD_EP_OutSetupPacket_int+0x88>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d90e      	bls.n	8003f04 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d009      	beq.n	8003f04 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003efc:	461a      	mov	r2, r3
 8003efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f02:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f008 fea1 	bl	800cc4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4a0a      	ldr	r2, [pc, #40]	; (8003f38 <PCD_EP_OutSetupPacket_int+0x88>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d90c      	bls.n	8003f2c <PCD_EP_OutSetupPacket_int+0x7c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d108      	bne.n	8003f2c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f24:	461a      	mov	r2, r3
 8003f26:	2101      	movs	r1, #1
 8003f28:	f004 fe60 	bl	8008bec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	4f54300a 	.word	0x4f54300a

08003f3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003f44:	2300      	movs	r3, #0
 8003f46:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e29b      	b.n	800448a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 8087 	beq.w	800406e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f60:	4b96      	ldr	r3, [pc, #600]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 030c 	and.w	r3, r3, #12
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d00c      	beq.n	8003f86 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f6c:	4b93      	ldr	r3, [pc, #588]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 030c 	and.w	r3, r3, #12
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d112      	bne.n	8003f9e <HAL_RCC_OscConfig+0x62>
 8003f78:	4b90      	ldr	r3, [pc, #576]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f84:	d10b      	bne.n	8003f9e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f86:	4b8d      	ldr	r3, [pc, #564]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d06c      	beq.n	800406c <HAL_RCC_OscConfig+0x130>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d168      	bne.n	800406c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e275      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa6:	d106      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x7a>
 8003fa8:	4b84      	ldr	r3, [pc, #528]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a83      	ldr	r2, [pc, #524]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	e02e      	b.n	8004014 <HAL_RCC_OscConfig+0xd8>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10c      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x9c>
 8003fbe:	4b7f      	ldr	r3, [pc, #508]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a7e      	ldr	r2, [pc, #504]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	4b7c      	ldr	r3, [pc, #496]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a7b      	ldr	r2, [pc, #492]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	e01d      	b.n	8004014 <HAL_RCC_OscConfig+0xd8>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fe0:	d10c      	bne.n	8003ffc <HAL_RCC_OscConfig+0xc0>
 8003fe2:	4b76      	ldr	r3, [pc, #472]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a75      	ldr	r2, [pc, #468]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003fe8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fec:	6013      	str	r3, [r2, #0]
 8003fee:	4b73      	ldr	r3, [pc, #460]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a72      	ldr	r2, [pc, #456]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	e00b      	b.n	8004014 <HAL_RCC_OscConfig+0xd8>
 8003ffc:	4b6f      	ldr	r3, [pc, #444]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a6e      	ldr	r2, [pc, #440]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004006:	6013      	str	r3, [r2, #0]
 8004008:	4b6c      	ldr	r3, [pc, #432]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a6b      	ldr	r2, [pc, #428]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800400e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d013      	beq.n	8004044 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fe f830 	bl	8002080 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004024:	f7fe f82c 	bl	8002080 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b64      	cmp	r3, #100	; 0x64
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e229      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004036:	4b61      	ldr	r3, [pc, #388]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0xe8>
 8004042:	e014      	b.n	800406e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004044:	f7fe f81c 	bl	8002080 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404a:	e008      	b.n	800405e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800404c:	f7fe f818 	bl	8002080 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b64      	cmp	r3, #100	; 0x64
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e215      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800405e:	4b57      	ldr	r3, [pc, #348]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1f0      	bne.n	800404c <HAL_RCC_OscConfig+0x110>
 800406a:	e000      	b.n	800406e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d069      	beq.n	800414e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800407a:	4b50      	ldr	r3, [pc, #320]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 030c 	and.w	r3, r3, #12
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00b      	beq.n	800409e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004086:	4b4d      	ldr	r3, [pc, #308]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b08      	cmp	r3, #8
 8004090:	d11c      	bne.n	80040cc <HAL_RCC_OscConfig+0x190>
 8004092:	4b4a      	ldr	r3, [pc, #296]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d116      	bne.n	80040cc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800409e:	4b47      	ldr	r3, [pc, #284]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <HAL_RCC_OscConfig+0x17a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d001      	beq.n	80040b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e1e9      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b6:	4b41      	ldr	r3, [pc, #260]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	493d      	ldr	r1, [pc, #244]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ca:	e040      	b.n	800414e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d023      	beq.n	800411c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040d4:	4b39      	ldr	r3, [pc, #228]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a38      	ldr	r2, [pc, #224]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040da:	f043 0301 	orr.w	r3, r3, #1
 80040de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e0:	f7fd ffce 	bl	8002080 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e8:	f7fd ffca 	bl	8002080 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e1c7      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fa:	4b30      	ldr	r3, [pc, #192]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004106:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	4929      	ldr	r1, [pc, #164]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]
 800411a:	e018      	b.n	800414e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800411c:	4b27      	ldr	r3, [pc, #156]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a26      	ldr	r2, [pc, #152]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004122:	f023 0301 	bic.w	r3, r3, #1
 8004126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fd ffaa 	bl	8002080 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004130:	f7fd ffa6 	bl	8002080 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e1a3      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004142:	4b1e      	ldr	r3, [pc, #120]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b00      	cmp	r3, #0
 8004158:	d038      	beq.n	80041cc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d019      	beq.n	8004196 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004162:	4b16      	ldr	r3, [pc, #88]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004166:	4a15      	ldr	r2, [pc, #84]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004168:	f043 0301 	orr.w	r3, r3, #1
 800416c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800416e:	f7fd ff87 	bl	8002080 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004176:	f7fd ff83 	bl	8002080 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e180      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004188:	4b0c      	ldr	r3, [pc, #48]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800418a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x23a>
 8004194:	e01a      	b.n	80041cc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004196:	4b09      	ldr	r3, [pc, #36]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 8004198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419a:	4a08      	ldr	r2, [pc, #32]	; (80041bc <HAL_RCC_OscConfig+0x280>)
 800419c:	f023 0301 	bic.w	r3, r3, #1
 80041a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a2:	f7fd ff6d 	bl	8002080 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a8:	e00a      	b.n	80041c0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041aa:	f7fd ff69 	bl	8002080 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d903      	bls.n	80041c0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e166      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
 80041bc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c0:	4b92      	ldr	r3, [pc, #584]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80041c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ee      	bne.n	80041aa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 80a4 	beq.w	8004322 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041da:	4b8c      	ldr	r3, [pc, #560]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10d      	bne.n	8004202 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e6:	4b89      	ldr	r3, [pc, #548]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	4a88      	ldr	r2, [pc, #544]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80041ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f0:	6413      	str	r3, [r2, #64]	; 0x40
 80041f2:	4b86      	ldr	r3, [pc, #536]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004202:	4b83      	ldr	r3, [pc, #524]	; (8004410 <HAL_RCC_OscConfig+0x4d4>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d118      	bne.n	8004240 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800420e:	4b80      	ldr	r3, [pc, #512]	; (8004410 <HAL_RCC_OscConfig+0x4d4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a7f      	ldr	r2, [pc, #508]	; (8004410 <HAL_RCC_OscConfig+0x4d4>)
 8004214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421a:	f7fd ff31 	bl	8002080 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004222:	f7fd ff2d 	bl	8002080 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b64      	cmp	r3, #100	; 0x64
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e12a      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004234:	4b76      	ldr	r3, [pc, #472]	; (8004410 <HAL_RCC_OscConfig+0x4d4>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0f0      	beq.n	8004222 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d106      	bne.n	8004256 <HAL_RCC_OscConfig+0x31a>
 8004248:	4b70      	ldr	r3, [pc, #448]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424c:	4a6f      	ldr	r2, [pc, #444]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6713      	str	r3, [r2, #112]	; 0x70
 8004254:	e02d      	b.n	80042b2 <HAL_RCC_OscConfig+0x376>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0x33c>
 800425e:	4b6b      	ldr	r3, [pc, #428]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004262:	4a6a      	ldr	r2, [pc, #424]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004264:	f023 0301 	bic.w	r3, r3, #1
 8004268:	6713      	str	r3, [r2, #112]	; 0x70
 800426a:	4b68      	ldr	r3, [pc, #416]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426e:	4a67      	ldr	r2, [pc, #412]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004270:	f023 0304 	bic.w	r3, r3, #4
 8004274:	6713      	str	r3, [r2, #112]	; 0x70
 8004276:	e01c      	b.n	80042b2 <HAL_RCC_OscConfig+0x376>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b05      	cmp	r3, #5
 800427e:	d10c      	bne.n	800429a <HAL_RCC_OscConfig+0x35e>
 8004280:	4b62      	ldr	r3, [pc, #392]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004284:	4a61      	ldr	r2, [pc, #388]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004286:	f043 0304 	orr.w	r3, r3, #4
 800428a:	6713      	str	r3, [r2, #112]	; 0x70
 800428c:	4b5f      	ldr	r3, [pc, #380]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004290:	4a5e      	ldr	r2, [pc, #376]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004292:	f043 0301 	orr.w	r3, r3, #1
 8004296:	6713      	str	r3, [r2, #112]	; 0x70
 8004298:	e00b      	b.n	80042b2 <HAL_RCC_OscConfig+0x376>
 800429a:	4b5c      	ldr	r3, [pc, #368]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800429c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429e:	4a5b      	ldr	r2, [pc, #364]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80042a0:	f023 0301 	bic.w	r3, r3, #1
 80042a4:	6713      	str	r3, [r2, #112]	; 0x70
 80042a6:	4b59      	ldr	r3, [pc, #356]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042aa:	4a58      	ldr	r2, [pc, #352]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80042ac:	f023 0304 	bic.w	r3, r3, #4
 80042b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d015      	beq.n	80042e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ba:	f7fd fee1 	bl	8002080 <HAL_GetTick>
 80042be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c0:	e00a      	b.n	80042d8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c2:	f7fd fedd 	bl	8002080 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e0d8      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d8:	4b4c      	ldr	r3, [pc, #304]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80042da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0ee      	beq.n	80042c2 <HAL_RCC_OscConfig+0x386>
 80042e4:	e014      	b.n	8004310 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e6:	f7fd fecb 	bl	8002080 <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ec:	e00a      	b.n	8004304 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ee:	f7fd fec7 	bl	8002080 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e0c2      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004304:	4b41      	ldr	r3, [pc, #260]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1ee      	bne.n	80042ee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004310:	7dfb      	ldrb	r3, [r7, #23]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d105      	bne.n	8004322 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004316:	4b3d      	ldr	r3, [pc, #244]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	4a3c      	ldr	r2, [pc, #240]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800431c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004320:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 80ae 	beq.w	8004488 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800432c:	4b37      	ldr	r3, [pc, #220]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f003 030c 	and.w	r3, r3, #12
 8004334:	2b08      	cmp	r3, #8
 8004336:	d06d      	beq.n	8004414 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	2b02      	cmp	r3, #2
 800433e:	d14b      	bne.n	80043d8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004340:	4b32      	ldr	r3, [pc, #200]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a31      	ldr	r2, [pc, #196]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004346:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800434a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fd fe98 	bl	8002080 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004354:	f7fd fe94 	bl	8002080 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e091      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004366:	4b29      	ldr	r3, [pc, #164]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69da      	ldr	r2, [r3, #28]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	019b      	lsls	r3, r3, #6
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	085b      	lsrs	r3, r3, #1
 800438a:	3b01      	subs	r3, #1
 800438c:	041b      	lsls	r3, r3, #16
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	061b      	lsls	r3, r3, #24
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439c:	071b      	lsls	r3, r3, #28
 800439e:	491b      	ldr	r1, [pc, #108]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043a4:	4b19      	ldr	r3, [pc, #100]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a18      	ldr	r2, [pc, #96]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fd fe66 	bl	8002080 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fd fe62 	bl	8002080 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e05f      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ca:	4b10      	ldr	r3, [pc, #64]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0x47c>
 80043d6:	e057      	b.n	8004488 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a0b      	ldr	r2, [pc, #44]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 80043de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e4:	f7fd fe4c 	bl	8002080 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ec:	f7fd fe48 	bl	8002080 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e045      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fe:	4b03      	ldr	r3, [pc, #12]	; (800440c <HAL_RCC_OscConfig+0x4d0>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x4b0>
 800440a:	e03d      	b.n	8004488 <HAL_RCC_OscConfig+0x54c>
 800440c:	40023800 	.word	0x40023800
 8004410:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004414:	4b1f      	ldr	r3, [pc, #124]	; (8004494 <HAL_RCC_OscConfig+0x558>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d030      	beq.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800442c:	429a      	cmp	r2, r3
 800442e:	d129      	bne.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800443a:	429a      	cmp	r2, r3
 800443c:	d122      	bne.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004444:	4013      	ands	r3, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800444a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800444c:	4293      	cmp	r3, r2
 800444e:	d119      	bne.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445a:	085b      	lsrs	r3, r3, #1
 800445c:	3b01      	subs	r3, #1
 800445e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004460:	429a      	cmp	r2, r3
 8004462:	d10f      	bne.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d107      	bne.n	8004484 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004480:	429a      	cmp	r2, r3
 8004482:	d001      	beq.n	8004488 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e000      	b.n	800448a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40023800 	.word	0x40023800

08004498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80044a2:	2300      	movs	r3, #0
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e0d0      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044b0:	4b6a      	ldr	r3, [pc, #424]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 030f 	and.w	r3, r3, #15
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d910      	bls.n	80044e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044be:	4b67      	ldr	r3, [pc, #412]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f023 020f 	bic.w	r2, r3, #15
 80044c6:	4965      	ldr	r1, [pc, #404]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ce:	4b63      	ldr	r3, [pc, #396]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 030f 	and.w	r3, r3, #15
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d001      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0b8      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d020      	beq.n	800452e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d005      	beq.n	8004504 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044f8:	4b59      	ldr	r3, [pc, #356]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4a58      	ldr	r2, [pc, #352]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 80044fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004502:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0308 	and.w	r3, r3, #8
 800450c:	2b00      	cmp	r3, #0
 800450e:	d005      	beq.n	800451c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004510:	4b53      	ldr	r3, [pc, #332]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	4a52      	ldr	r2, [pc, #328]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004516:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800451a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800451c:	4b50      	ldr	r3, [pc, #320]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	494d      	ldr	r1, [pc, #308]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 800452a:	4313      	orrs	r3, r2
 800452c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	d040      	beq.n	80045bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d107      	bne.n	8004552 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004542:	4b47      	ldr	r3, [pc, #284]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d115      	bne.n	800457a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e07f      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b02      	cmp	r3, #2
 8004558:	d107      	bne.n	800456a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800455a:	4b41      	ldr	r3, [pc, #260]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d109      	bne.n	800457a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e073      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800456a:	4b3d      	ldr	r3, [pc, #244]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e06b      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800457a:	4b39      	ldr	r3, [pc, #228]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f023 0203 	bic.w	r2, r3, #3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	4936      	ldr	r1, [pc, #216]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004588:	4313      	orrs	r3, r2
 800458a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800458c:	f7fd fd78 	bl	8002080 <HAL_GetTick>
 8004590:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004592:	e00a      	b.n	80045aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004594:	f7fd fd74 	bl	8002080 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	f241 3288 	movw	r2, #5000	; 0x1388
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e053      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045aa:	4b2d      	ldr	r3, [pc, #180]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 020c 	and.w	r2, r3, #12
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d1eb      	bne.n	8004594 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045bc:	4b27      	ldr	r3, [pc, #156]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 030f 	and.w	r3, r3, #15
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d210      	bcs.n	80045ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ca:	4b24      	ldr	r3, [pc, #144]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f023 020f 	bic.w	r2, r3, #15
 80045d2:	4922      	ldr	r1, [pc, #136]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045da:	4b20      	ldr	r3, [pc, #128]	; (800465c <HAL_RCC_ClockConfig+0x1c4>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 030f 	and.w	r3, r3, #15
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d001      	beq.n	80045ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e032      	b.n	8004652 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d008      	beq.n	800460a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045f8:	4b19      	ldr	r3, [pc, #100]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4916      	ldr	r1, [pc, #88]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004606:	4313      	orrs	r3, r2
 8004608:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004616:	4b12      	ldr	r3, [pc, #72]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	490e      	ldr	r1, [pc, #56]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004626:	4313      	orrs	r3, r2
 8004628:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800462a:	f000 f821 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 800462e:	4602      	mov	r2, r0
 8004630:	4b0b      	ldr	r3, [pc, #44]	; (8004660 <HAL_RCC_ClockConfig+0x1c8>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	091b      	lsrs	r3, r3, #4
 8004636:	f003 030f 	and.w	r3, r3, #15
 800463a:	490a      	ldr	r1, [pc, #40]	; (8004664 <HAL_RCC_ClockConfig+0x1cc>)
 800463c:	5ccb      	ldrb	r3, [r1, r3]
 800463e:	fa22 f303 	lsr.w	r3, r2, r3
 8004642:	4a09      	ldr	r2, [pc, #36]	; (8004668 <HAL_RCC_ClockConfig+0x1d0>)
 8004644:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004646:	4b09      	ldr	r3, [pc, #36]	; (800466c <HAL_RCC_ClockConfig+0x1d4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f7fd f940 	bl	80018d0 <HAL_InitTick>

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40023c00 	.word	0x40023c00
 8004660:	40023800 	.word	0x40023800
 8004664:	0801c854 	.word	0x0801c854
 8004668:	2000000c 	.word	0x2000000c
 800466c:	20000010 	.word	0x20000010

08004670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004674:	b094      	sub	sp, #80	; 0x50
 8004676:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004678:	2300      	movs	r3, #0
 800467a:	647b      	str	r3, [r7, #68]	; 0x44
 800467c:	2300      	movs	r3, #0
 800467e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004680:	2300      	movs	r3, #0
 8004682:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004688:	4b79      	ldr	r3, [pc, #484]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 030c 	and.w	r3, r3, #12
 8004690:	2b08      	cmp	r3, #8
 8004692:	d00d      	beq.n	80046b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004694:	2b08      	cmp	r3, #8
 8004696:	f200 80e1 	bhi.w	800485c <HAL_RCC_GetSysClockFreq+0x1ec>
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <HAL_RCC_GetSysClockFreq+0x34>
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d003      	beq.n	80046aa <HAL_RCC_GetSysClockFreq+0x3a>
 80046a2:	e0db      	b.n	800485c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046a4:	4b73      	ldr	r3, [pc, #460]	; (8004874 <HAL_RCC_GetSysClockFreq+0x204>)
 80046a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046a8:	e0db      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046aa:	4b73      	ldr	r3, [pc, #460]	; (8004878 <HAL_RCC_GetSysClockFreq+0x208>)
 80046ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046ae:	e0d8      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046b0:	4b6f      	ldr	r3, [pc, #444]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046b8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80046ba:	4b6d      	ldr	r3, [pc, #436]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d063      	beq.n	800478e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046c6:	4b6a      	ldr	r3, [pc, #424]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	099b      	lsrs	r3, r3, #6
 80046cc:	2200      	movs	r2, #0
 80046ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80046d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80046d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046d8:	633b      	str	r3, [r7, #48]	; 0x30
 80046da:	2300      	movs	r3, #0
 80046dc:	637b      	str	r3, [r7, #52]	; 0x34
 80046de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046e2:	4622      	mov	r2, r4
 80046e4:	462b      	mov	r3, r5
 80046e6:	f04f 0000 	mov.w	r0, #0
 80046ea:	f04f 0100 	mov.w	r1, #0
 80046ee:	0159      	lsls	r1, r3, #5
 80046f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046f4:	0150      	lsls	r0, r2, #5
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	4621      	mov	r1, r4
 80046fc:	1a51      	subs	r1, r2, r1
 80046fe:	6139      	str	r1, [r7, #16]
 8004700:	4629      	mov	r1, r5
 8004702:	eb63 0301 	sbc.w	r3, r3, r1
 8004706:	617b      	str	r3, [r7, #20]
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004714:	4659      	mov	r1, fp
 8004716:	018b      	lsls	r3, r1, #6
 8004718:	4651      	mov	r1, sl
 800471a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800471e:	4651      	mov	r1, sl
 8004720:	018a      	lsls	r2, r1, #6
 8004722:	4651      	mov	r1, sl
 8004724:	ebb2 0801 	subs.w	r8, r2, r1
 8004728:	4659      	mov	r1, fp
 800472a:	eb63 0901 	sbc.w	r9, r3, r1
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800473a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800473e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004742:	4690      	mov	r8, r2
 8004744:	4699      	mov	r9, r3
 8004746:	4623      	mov	r3, r4
 8004748:	eb18 0303 	adds.w	r3, r8, r3
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	462b      	mov	r3, r5
 8004750:	eb49 0303 	adc.w	r3, r9, r3
 8004754:	60fb      	str	r3, [r7, #12]
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004762:	4629      	mov	r1, r5
 8004764:	024b      	lsls	r3, r1, #9
 8004766:	4621      	mov	r1, r4
 8004768:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800476c:	4621      	mov	r1, r4
 800476e:	024a      	lsls	r2, r1, #9
 8004770:	4610      	mov	r0, r2
 8004772:	4619      	mov	r1, r3
 8004774:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004776:	2200      	movs	r2, #0
 8004778:	62bb      	str	r3, [r7, #40]	; 0x28
 800477a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800477c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004780:	f7fb fe16 	bl	80003b0 <__aeabi_uldivmod>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4613      	mov	r3, r2
 800478a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800478c:	e058      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800478e:	4b38      	ldr	r3, [pc, #224]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	099b      	lsrs	r3, r3, #6
 8004794:	2200      	movs	r2, #0
 8004796:	4618      	mov	r0, r3
 8004798:	4611      	mov	r1, r2
 800479a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800479e:	623b      	str	r3, [r7, #32]
 80047a0:	2300      	movs	r3, #0
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
 80047a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80047a8:	4642      	mov	r2, r8
 80047aa:	464b      	mov	r3, r9
 80047ac:	f04f 0000 	mov.w	r0, #0
 80047b0:	f04f 0100 	mov.w	r1, #0
 80047b4:	0159      	lsls	r1, r3, #5
 80047b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047ba:	0150      	lsls	r0, r2, #5
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4641      	mov	r1, r8
 80047c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80047c6:	4649      	mov	r1, r9
 80047c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80047cc:	f04f 0200 	mov.w	r2, #0
 80047d0:	f04f 0300 	mov.w	r3, #0
 80047d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047e0:	ebb2 040a 	subs.w	r4, r2, sl
 80047e4:	eb63 050b 	sbc.w	r5, r3, fp
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	00eb      	lsls	r3, r5, #3
 80047f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047f6:	00e2      	lsls	r2, r4, #3
 80047f8:	4614      	mov	r4, r2
 80047fa:	461d      	mov	r5, r3
 80047fc:	4643      	mov	r3, r8
 80047fe:	18e3      	adds	r3, r4, r3
 8004800:	603b      	str	r3, [r7, #0]
 8004802:	464b      	mov	r3, r9
 8004804:	eb45 0303 	adc.w	r3, r5, r3
 8004808:	607b      	str	r3, [r7, #4]
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004816:	4629      	mov	r1, r5
 8004818:	028b      	lsls	r3, r1, #10
 800481a:	4621      	mov	r1, r4
 800481c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004820:	4621      	mov	r1, r4
 8004822:	028a      	lsls	r2, r1, #10
 8004824:	4610      	mov	r0, r2
 8004826:	4619      	mov	r1, r3
 8004828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800482a:	2200      	movs	r2, #0
 800482c:	61bb      	str	r3, [r7, #24]
 800482e:	61fa      	str	r2, [r7, #28]
 8004830:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004834:	f7fb fdbc 	bl	80003b0 <__aeabi_uldivmod>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4613      	mov	r3, r2
 800483e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004840:	4b0b      	ldr	r3, [pc, #44]	; (8004870 <HAL_RCC_GetSysClockFreq+0x200>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	0c1b      	lsrs	r3, r3, #16
 8004846:	f003 0303 	and.w	r3, r3, #3
 800484a:	3301      	adds	r3, #1
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004850:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004852:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004854:	fbb2 f3f3 	udiv	r3, r2, r3
 8004858:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800485a:	e002      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800485c:	4b05      	ldr	r3, [pc, #20]	; (8004874 <HAL_RCC_GetSysClockFreq+0x204>)
 800485e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004860:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004862:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004864:	4618      	mov	r0, r3
 8004866:	3750      	adds	r7, #80	; 0x50
 8004868:	46bd      	mov	sp, r7
 800486a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800486e:	bf00      	nop
 8004870:	40023800 	.word	0x40023800
 8004874:	00f42400 	.word	0x00f42400
 8004878:	007a1200 	.word	0x007a1200

0800487c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004880:	4b03      	ldr	r3, [pc, #12]	; (8004890 <HAL_RCC_GetHCLKFreq+0x14>)
 8004882:	681b      	ldr	r3, [r3, #0]
}
 8004884:	4618      	mov	r0, r3
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	2000000c 	.word	0x2000000c

08004894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004898:	f7ff fff0 	bl	800487c <HAL_RCC_GetHCLKFreq>
 800489c:	4602      	mov	r2, r0
 800489e:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	0a9b      	lsrs	r3, r3, #10
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	4903      	ldr	r1, [pc, #12]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048aa:	5ccb      	ldrb	r3, [r1, r3]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40023800 	.word	0x40023800
 80048b8:	0801c864 	.word	0x0801c864

080048bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048c0:	f7ff ffdc 	bl	800487c <HAL_RCC_GetHCLKFreq>
 80048c4:	4602      	mov	r2, r0
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	0b5b      	lsrs	r3, r3, #13
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	4903      	ldr	r1, [pc, #12]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d2:	5ccb      	ldrb	r3, [r1, r3]
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d8:	4618      	mov	r0, r3
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40023800 	.word	0x40023800
 80048e0:	0801c864 	.word	0x0801c864

080048e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	220f      	movs	r2, #15
 80048f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048f4:	4b12      	ldr	r3, [pc, #72]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 0203 	and.w	r2, r3, #3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004900:	4b0f      	ldr	r3, [pc, #60]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800490c:	4b0c      	ldr	r3, [pc, #48]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	08db      	lsrs	r3, r3, #3
 800491e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004926:	4b07      	ldr	r3, [pc, #28]	; (8004944 <HAL_RCC_GetClockConfig+0x60>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 020f 	and.w	r2, r3, #15
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	601a      	str	r2, [r3, #0]
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40023800 	.word	0x40023800
 8004944:	40023c00 	.word	0x40023c00

08004948 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004950:	2300      	movs	r3, #0
 8004952:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004954:	2300      	movs	r3, #0
 8004956:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004958:	2300      	movs	r3, #0
 800495a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800495c:	2300      	movs	r3, #0
 800495e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	d012      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004970:	4b69      	ldr	r3, [pc, #420]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	4a68      	ldr	r2, [pc, #416]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004976:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800497a:	6093      	str	r3, [r2, #8]
 800497c:	4b66      	ldr	r3, [pc, #408]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004984:	4964      	ldr	r1, [pc, #400]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004986:	4313      	orrs	r3, r2
 8004988:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004992:	2301      	movs	r3, #1
 8004994:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d017      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049a2:	4b5d      	ldr	r3, [pc, #372]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b0:	4959      	ldr	r1, [pc, #356]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049c0:	d101      	bne.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80049c2:	2301      	movs	r3, #1
 80049c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80049ce:	2301      	movs	r3, #1
 80049d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d017      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049de:	4b4e      	ldr	r3, [pc, #312]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ec:	494a      	ldr	r1, [pc, #296]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049fc:	d101      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80049fe:	2301      	movs	r3, #1
 8004a00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 808b 	beq.w	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a2c:	4b3a      	ldr	r3, [pc, #232]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	4a39      	ldr	r2, [pc, #228]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a36:	6413      	str	r3, [r2, #64]	; 0x40
 8004a38:	4b37      	ldr	r3, [pc, #220]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a44:	4b35      	ldr	r3, [pc, #212]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a34      	ldr	r2, [pc, #208]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a50:	f7fd fb16 	bl	8002080 <HAL_GetTick>
 8004a54:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a58:	f7fd fb12 	bl	8002080 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b64      	cmp	r3, #100	; 0x64
 8004a64:	d901      	bls.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e38f      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a6a:	4b2c      	ldr	r3, [pc, #176]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0f0      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a76:	4b28      	ldr	r3, [pc, #160]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a7e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d035      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d02e      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a94:	4b20      	ldr	r3, [pc, #128]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a9c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a9e:	4b1e      	ldr	r3, [pc, #120]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa2:	4a1d      	ldr	r2, [pc, #116]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aae:	4a1a      	ldr	r2, [pc, #104]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004ab6:	4a18      	ldr	r2, [pc, #96]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004abc:	4b16      	ldr	r3, [pc, #88]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d114      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac8:	f7fd fada 	bl	8002080 <HAL_GetTick>
 8004acc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ace:	e00a      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad0:	f7fd fad6 	bl	8002080 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e351      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae6:	4b0c      	ldr	r3, [pc, #48]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0ee      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004afa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004afe:	d111      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004b00:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b0c:	4b04      	ldr	r3, [pc, #16]	; (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004b0e:	400b      	ands	r3, r1
 8004b10:	4901      	ldr	r1, [pc, #4]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	608b      	str	r3, [r1, #8]
 8004b16:	e00b      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	40007000 	.word	0x40007000
 8004b20:	0ffffcff 	.word	0x0ffffcff
 8004b24:	4bac      	ldr	r3, [pc, #688]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	4aab      	ldr	r2, [pc, #684]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b2e:	6093      	str	r3, [r2, #8]
 8004b30:	4ba9      	ldr	r3, [pc, #676]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b3c:	49a6      	ldr	r1, [pc, #664]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0310 	and.w	r3, r3, #16
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d010      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b4e:	4ba2      	ldr	r3, [pc, #648]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b54:	4aa0      	ldr	r2, [pc, #640]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b5a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004b5e:	4b9e      	ldr	r3, [pc, #632]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b60:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b68:	499b      	ldr	r1, [pc, #620]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b7c:	4b96      	ldr	r3, [pc, #600]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b8a:	4993      	ldr	r1, [pc, #588]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b9e:	4b8e      	ldr	r3, [pc, #568]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bac:	498a      	ldr	r1, [pc, #552]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bc0:	4b85      	ldr	r3, [pc, #532]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bce:	4982      	ldr	r1, [pc, #520]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004be2:	4b7d      	ldr	r3, [pc, #500]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf0:	4979      	ldr	r1, [pc, #484]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00a      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c04:	4b74      	ldr	r3, [pc, #464]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0a:	f023 0203 	bic.w	r2, r3, #3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	4971      	ldr	r1, [pc, #452]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00a      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c26:	4b6c      	ldr	r3, [pc, #432]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c2c:	f023 020c 	bic.w	r2, r3, #12
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c34:	4968      	ldr	r1, [pc, #416]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00a      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c48:	4b63      	ldr	r3, [pc, #396]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c4e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c56:	4960      	ldr	r1, [pc, #384]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c6a:	4b5b      	ldr	r3, [pc, #364]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c70:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c78:	4957      	ldr	r1, [pc, #348]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00a      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c8c:	4b52      	ldr	r3, [pc, #328]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9a:	494f      	ldr	r1, [pc, #316]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00a      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004cae:	4b4a      	ldr	r3, [pc, #296]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cbc:	4946      	ldr	r1, [pc, #280]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00a      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004cd0:	4b41      	ldr	r3, [pc, #260]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cde:	493e      	ldr	r1, [pc, #248]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004cf2:	4b39      	ldr	r3, [pc, #228]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cf8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d00:	4935      	ldr	r1, [pc, #212]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00a      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d14:	4b30      	ldr	r3, [pc, #192]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d1a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d22:	492d      	ldr	r1, [pc, #180]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d011      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004d36:	4b28      	ldr	r3, [pc, #160]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d3c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d44:	4924      	ldr	r1, [pc, #144]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d54:	d101      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004d56:	2301      	movs	r3, #1
 8004d58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004d66:	2301      	movs	r3, #1
 8004d68:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d76:	4b18      	ldr	r3, [pc, #96]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d7c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d84:	4914      	ldr	r1, [pc, #80]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00b      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d98:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d9e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004da8:	490b      	ldr	r1, [pc, #44]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00f      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004dbc:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dcc:	4902      	ldr	r1, [pc, #8]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004dd4:	e002      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004dd6:	bf00      	nop
 8004dd8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00b      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004de8:	4b8a      	ldr	r3, [pc, #552]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df8:	4986      	ldr	r1, [pc, #536]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00b      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e0c:	4b81      	ldr	r3, [pc, #516]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e12:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e1c:	497d      	ldr	r1, [pc, #500]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d006      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 80d6 	beq.w	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e38:	4b76      	ldr	r3, [pc, #472]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a75      	ldr	r2, [pc, #468]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e3e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e44:	f7fd f91c 	bl	8002080 <HAL_GetTick>
 8004e48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e4c:	f7fd f918 	bl	8002080 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b64      	cmp	r3, #100	; 0x64
 8004e58:	d901      	bls.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e195      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e5e:	4b6d      	ldr	r3, [pc, #436]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d021      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d11d      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e7e:	4b65      	ldr	r3, [pc, #404]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e84:	0c1b      	lsrs	r3, r3, #16
 8004e86:	f003 0303 	and.w	r3, r3, #3
 8004e8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e8c:	4b61      	ldr	r3, [pc, #388]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e92:	0e1b      	lsrs	r3, r3, #24
 8004e94:	f003 030f 	and.w	r3, r3, #15
 8004e98:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	019a      	lsls	r2, r3, #6
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	041b      	lsls	r3, r3, #16
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	061b      	lsls	r3, r3, #24
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	071b      	lsls	r3, r3, #28
 8004eb2:	4958      	ldr	r1, [pc, #352]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d004      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d02e      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ee4:	d129      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ee6:	4b4b      	ldr	r3, [pc, #300]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ef4:	4b47      	ldr	r3, [pc, #284]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004efa:	0f1b      	lsrs	r3, r3, #28
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	019a      	lsls	r2, r3, #6
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	041b      	lsls	r3, r3, #16
 8004f0c:	431a      	orrs	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	061b      	lsls	r3, r3, #24
 8004f14:	431a      	orrs	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	071b      	lsls	r3, r3, #28
 8004f1a:	493e      	ldr	r1, [pc, #248]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f22:	4b3c      	ldr	r3, [pc, #240]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f28:	f023 021f 	bic.w	r2, r3, #31
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f30:	3b01      	subs	r3, #1
 8004f32:	4938      	ldr	r1, [pc, #224]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d01d      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f46:	4b33      	ldr	r3, [pc, #204]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4c:	0e1b      	lsrs	r3, r3, #24
 8004f4e:	f003 030f 	and.w	r3, r3, #15
 8004f52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f54:	4b2f      	ldr	r3, [pc, #188]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f5a:	0f1b      	lsrs	r3, r3, #28
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	019a      	lsls	r2, r3, #6
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	061b      	lsls	r3, r3, #24
 8004f74:	431a      	orrs	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	071b      	lsls	r3, r3, #28
 8004f7a:	4926      	ldr	r1, [pc, #152]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d011      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	019a      	lsls	r2, r3, #6
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	041b      	lsls	r3, r3, #16
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	061b      	lsls	r3, r3, #24
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	071b      	lsls	r3, r3, #28
 8004faa:	491a      	ldr	r1, [pc, #104]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fb2:	4b18      	ldr	r3, [pc, #96]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a17      	ldr	r2, [pc, #92]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fbe:	f7fd f85f 	bl	8002080 <HAL_GetTick>
 8004fc2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fc4:	e008      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fc6:	f7fd f85b 	bl	8002080 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	2b64      	cmp	r3, #100	; 0x64
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e0d8      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fd8:	4b0e      	ldr	r3, [pc, #56]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0f0      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	f040 80ce 	bne.w	8005188 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004fec:	4b09      	ldr	r3, [pc, #36]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a08      	ldr	r2, [pc, #32]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ff8:	f7fd f842 	bl	8002080 <HAL_GetTick>
 8004ffc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ffe:	e00b      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005000:	f7fd f83e 	bl	8002080 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	2b64      	cmp	r3, #100	; 0x64
 800500c:	d904      	bls.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e0bb      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005018:	4b5e      	ldr	r3, [pc, #376]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005020:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005024:	d0ec      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005042:	2b00      	cmp	r3, #0
 8005044:	d02e      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	d12a      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800504e:	4b51      	ldr	r3, [pc, #324]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005054:	0c1b      	lsrs	r3, r3, #16
 8005056:	f003 0303 	and.w	r3, r3, #3
 800505a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800505c:	4b4d      	ldr	r3, [pc, #308]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005062:	0f1b      	lsrs	r3, r3, #28
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	019a      	lsls	r2, r3, #6
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	041b      	lsls	r3, r3, #16
 8005074:	431a      	orrs	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	061b      	lsls	r3, r3, #24
 800507c:	431a      	orrs	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	071b      	lsls	r3, r3, #28
 8005082:	4944      	ldr	r1, [pc, #272]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800508a:	4b42      	ldr	r3, [pc, #264]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800508c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005090:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005098:	3b01      	subs	r3, #1
 800509a:	021b      	lsls	r3, r3, #8
 800509c:	493d      	ldr	r1, [pc, #244]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d022      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050b8:	d11d      	bne.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050ba:	4b36      	ldr	r3, [pc, #216]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c0:	0e1b      	lsrs	r3, r3, #24
 80050c2:	f003 030f 	and.w	r3, r3, #15
 80050c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050c8:	4b32      	ldr	r3, [pc, #200]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ce:	0f1b      	lsrs	r3, r3, #28
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	019a      	lsls	r2, r3, #6
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	041b      	lsls	r3, r3, #16
 80050e2:	431a      	orrs	r2, r3
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	061b      	lsls	r3, r3, #24
 80050e8:	431a      	orrs	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	071b      	lsls	r3, r3, #28
 80050ee:	4929      	ldr	r1, [pc, #164]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0308 	and.w	r3, r3, #8
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d028      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005102:	4b24      	ldr	r3, [pc, #144]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005108:	0e1b      	lsrs	r3, r3, #24
 800510a:	f003 030f 	and.w	r3, r3, #15
 800510e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005110:	4b20      	ldr	r3, [pc, #128]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005116:	0c1b      	lsrs	r3, r3, #16
 8005118:	f003 0303 	and.w	r3, r3, #3
 800511c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	019a      	lsls	r2, r3, #6
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	041b      	lsls	r3, r3, #16
 8005128:	431a      	orrs	r2, r3
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	061b      	lsls	r3, r3, #24
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
 8005134:	071b      	lsls	r3, r3, #28
 8005136:	4917      	ldr	r1, [pc, #92]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800513e:	4b15      	ldr	r3, [pc, #84]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005144:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514c:	4911      	ldr	r1, [pc, #68]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005154:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a0e      	ldr	r2, [pc, #56]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800515a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800515e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005160:	f7fc ff8e 	bl	8002080 <HAL_GetTick>
 8005164:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005166:	e008      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005168:	f7fc ff8a 	bl	8002080 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b64      	cmp	r3, #100	; 0x64
 8005174:	d901      	bls.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e007      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800517a:	4b06      	ldr	r3, [pc, #24]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005182:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005186:	d1ef      	bne.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800

08005198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e049      	b.n	800523e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f841 	bl	8005246 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	3304      	adds	r3, #4
 80051d4:	4619      	mov	r1, r3
 80051d6:	4610      	mov	r0, r2
 80051d8:	f000 fc66 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	d001      	beq.n	8005274 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e054      	b.n	800531e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a26      	ldr	r2, [pc, #152]	; (800532c <HAL_TIM_Base_Start_IT+0xd0>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d022      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800529e:	d01d      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a22      	ldr	r2, [pc, #136]	; (8005330 <HAL_TIM_Base_Start_IT+0xd4>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d018      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a21      	ldr	r2, [pc, #132]	; (8005334 <HAL_TIM_Base_Start_IT+0xd8>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d013      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a1f      	ldr	r2, [pc, #124]	; (8005338 <HAL_TIM_Base_Start_IT+0xdc>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d00e      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a1e      	ldr	r2, [pc, #120]	; (800533c <HAL_TIM_Base_Start_IT+0xe0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d009      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a1c      	ldr	r2, [pc, #112]	; (8005340 <HAL_TIM_Base_Start_IT+0xe4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d004      	beq.n	80052dc <HAL_TIM_Base_Start_IT+0x80>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a1b      	ldr	r2, [pc, #108]	; (8005344 <HAL_TIM_Base_Start_IT+0xe8>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d115      	bne.n	8005308 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	689a      	ldr	r2, [r3, #8]
 80052e2:	4b19      	ldr	r3, [pc, #100]	; (8005348 <HAL_TIM_Base_Start_IT+0xec>)
 80052e4:	4013      	ands	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2b06      	cmp	r3, #6
 80052ec:	d015      	beq.n	800531a <HAL_TIM_Base_Start_IT+0xbe>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f4:	d011      	beq.n	800531a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f042 0201 	orr.w	r2, r2, #1
 8005304:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005306:	e008      	b.n	800531a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0201 	orr.w	r2, r2, #1
 8005316:	601a      	str	r2, [r3, #0]
 8005318:	e000      	b.n	800531c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800531a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40010000 	.word	0x40010000
 8005330:	40000400 	.word	0x40000400
 8005334:	40000800 	.word	0x40000800
 8005338:	40000c00 	.word	0x40000c00
 800533c:	40010400 	.word	0x40010400
 8005340:	40014000 	.word	0x40014000
 8005344:	40001800 	.word	0x40001800
 8005348:	00010007 	.word	0x00010007

0800534c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e049      	b.n	80053f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc fce2 	bl	8001d3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3304      	adds	r3, #4
 8005388:	4619      	mov	r1, r3
 800538a:	4610      	mov	r0, r2
 800538c:	f000 fb8c 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d109      	bne.n	8005420 <HAL_TIM_PWM_Start+0x24>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b01      	cmp	r3, #1
 8005416:	bf14      	ite	ne
 8005418:	2301      	movne	r3, #1
 800541a:	2300      	moveq	r3, #0
 800541c:	b2db      	uxtb	r3, r3
 800541e:	e03c      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	2b04      	cmp	r3, #4
 8005424:	d109      	bne.n	800543a <HAL_TIM_PWM_Start+0x3e>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	bf14      	ite	ne
 8005432:	2301      	movne	r3, #1
 8005434:	2300      	moveq	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	e02f      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d109      	bne.n	8005454 <HAL_TIM_PWM_Start+0x58>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b01      	cmp	r3, #1
 800544a:	bf14      	ite	ne
 800544c:	2301      	movne	r3, #1
 800544e:	2300      	moveq	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	e022      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b0c      	cmp	r3, #12
 8005458:	d109      	bne.n	800546e <HAL_TIM_PWM_Start+0x72>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b01      	cmp	r3, #1
 8005464:	bf14      	ite	ne
 8005466:	2301      	movne	r3, #1
 8005468:	2300      	moveq	r3, #0
 800546a:	b2db      	uxtb	r3, r3
 800546c:	e015      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b10      	cmp	r3, #16
 8005472:	d109      	bne.n	8005488 <HAL_TIM_PWM_Start+0x8c>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	e008      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	bf14      	ite	ne
 8005494:	2301      	movne	r3, #1
 8005496:	2300      	moveq	r3, #0
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e092      	b.n	80055c8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d104      	bne.n	80054b2 <HAL_TIM_PWM_Start+0xb6>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054b0:	e023      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d104      	bne.n	80054c2 <HAL_TIM_PWM_Start+0xc6>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054c0:	e01b      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d104      	bne.n	80054d2 <HAL_TIM_PWM_Start+0xd6>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2202      	movs	r2, #2
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054d0:	e013      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b0c      	cmp	r3, #12
 80054d6:	d104      	bne.n	80054e2 <HAL_TIM_PWM_Start+0xe6>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054e0:	e00b      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b10      	cmp	r3, #16
 80054e6:	d104      	bne.n	80054f2 <HAL_TIM_PWM_Start+0xf6>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054f0:	e003      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2202      	movs	r2, #2
 80054f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2201      	movs	r2, #1
 8005500:	6839      	ldr	r1, [r7, #0]
 8005502:	4618      	mov	r0, r3
 8005504:	f000 fdce 	bl	80060a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a30      	ldr	r2, [pc, #192]	; (80055d0 <HAL_TIM_PWM_Start+0x1d4>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d004      	beq.n	800551c <HAL_TIM_PWM_Start+0x120>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a2f      	ldr	r2, [pc, #188]	; (80055d4 <HAL_TIM_PWM_Start+0x1d8>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d101      	bne.n	8005520 <HAL_TIM_PWM_Start+0x124>
 800551c:	2301      	movs	r3, #1
 800551e:	e000      	b.n	8005522 <HAL_TIM_PWM_Start+0x126>
 8005520:	2300      	movs	r3, #0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005534:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a25      	ldr	r2, [pc, #148]	; (80055d0 <HAL_TIM_PWM_Start+0x1d4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d022      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005548:	d01d      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a22      	ldr	r2, [pc, #136]	; (80055d8 <HAL_TIM_PWM_Start+0x1dc>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d018      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a20      	ldr	r2, [pc, #128]	; (80055dc <HAL_TIM_PWM_Start+0x1e0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a1f      	ldr	r2, [pc, #124]	; (80055e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d00e      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a19      	ldr	r2, [pc, #100]	; (80055d4 <HAL_TIM_PWM_Start+0x1d8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d009      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a1b      	ldr	r2, [pc, #108]	; (80055e4 <HAL_TIM_PWM_Start+0x1e8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d004      	beq.n	8005586 <HAL_TIM_PWM_Start+0x18a>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a19      	ldr	r2, [pc, #100]	; (80055e8 <HAL_TIM_PWM_Start+0x1ec>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d115      	bne.n	80055b2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	689a      	ldr	r2, [r3, #8]
 800558c:	4b17      	ldr	r3, [pc, #92]	; (80055ec <HAL_TIM_PWM_Start+0x1f0>)
 800558e:	4013      	ands	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b06      	cmp	r3, #6
 8005596:	d015      	beq.n	80055c4 <HAL_TIM_PWM_Start+0x1c8>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800559e:	d011      	beq.n	80055c4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0201 	orr.w	r2, r2, #1
 80055ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b0:	e008      	b.n	80055c4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f042 0201 	orr.w	r2, r2, #1
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e000      	b.n	80055c6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	40010000 	.word	0x40010000
 80055d4:	40010400 	.word	0x40010400
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800
 80055e0:	40000c00 	.word	0x40000c00
 80055e4:	40014000 	.word	0x40014000
 80055e8:	40001800 	.word	0x40001800
 80055ec:	00010007 	.word	0x00010007

080055f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b02      	cmp	r3, #2
 8005604:	d122      	bne.n	800564c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b02      	cmp	r3, #2
 8005612:	d11b      	bne.n	800564c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f06f 0202 	mvn.w	r2, #2
 800561c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fa1a 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 8005638:	e005      	b.n	8005646 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 fa0c 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 fa1d 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f003 0304 	and.w	r3, r3, #4
 8005656:	2b04      	cmp	r3, #4
 8005658:	d122      	bne.n	80056a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b04      	cmp	r3, #4
 8005666:	d11b      	bne.n	80056a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f06f 0204 	mvn.w	r2, #4
 8005670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f9f0 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 800568c:	e005      	b.n	800569a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f9e2 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f9f3 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f003 0308 	and.w	r3, r3, #8
 80056aa:	2b08      	cmp	r3, #8
 80056ac:	d122      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f003 0308 	and.w	r3, r3, #8
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	d11b      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0208 	mvn.w	r2, #8
 80056c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2204      	movs	r2, #4
 80056ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f9c6 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 80056e0:	e005      	b.n	80056ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f9b8 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f9c9 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0310 	and.w	r3, r3, #16
 80056fe:	2b10      	cmp	r3, #16
 8005700:	d122      	bne.n	8005748 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0310 	and.w	r3, r3, #16
 800570c:	2b10      	cmp	r3, #16
 800570e:	d11b      	bne.n	8005748 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0210 	mvn.w	r2, #16
 8005718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2208      	movs	r2, #8
 800571e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f99c 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 8005734:	e005      	b.n	8005742 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f98e 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f99f 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b01      	cmp	r3, #1
 8005754:	d10e      	bne.n	8005774 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	2b01      	cmp	r3, #1
 8005762:	d107      	bne.n	8005774 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0201 	mvn.w	r2, #1
 800576c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fb ff0c 	bl	800158c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800577e:	2b80      	cmp	r3, #128	; 0x80
 8005780:	d10e      	bne.n	80057a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578c:	2b80      	cmp	r3, #128	; 0x80
 800578e:	d107      	bne.n	80057a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fdbe 	bl	800631c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ae:	d10e      	bne.n	80057ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ba:	2b80      	cmp	r3, #128	; 0x80
 80057bc:	d107      	bne.n	80057ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80057c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fdb1 	bl	8006330 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d8:	2b40      	cmp	r3, #64	; 0x40
 80057da:	d10e      	bne.n	80057fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e6:	2b40      	cmp	r3, #64	; 0x40
 80057e8:	d107      	bne.n	80057fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80057f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f94d 	bl	8005a94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f003 0320 	and.w	r3, r3, #32
 8005804:	2b20      	cmp	r3, #32
 8005806:	d10e      	bne.n	8005826 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b20      	cmp	r3, #32
 8005814:	d107      	bne.n	8005826 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f06f 0220 	mvn.w	r2, #32
 800581e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 fd71 	bl	8006308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005826:	bf00      	nop
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005846:	2b01      	cmp	r3, #1
 8005848:	d101      	bne.n	800584e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800584a:	2302      	movs	r3, #2
 800584c:	e0ff      	b.n	8005a4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b14      	cmp	r3, #20
 800585a:	f200 80f0 	bhi.w	8005a3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800585e:	a201      	add	r2, pc, #4	; (adr r2, 8005864 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005864:	080058b9 	.word	0x080058b9
 8005868:	08005a3f 	.word	0x08005a3f
 800586c:	08005a3f 	.word	0x08005a3f
 8005870:	08005a3f 	.word	0x08005a3f
 8005874:	080058f9 	.word	0x080058f9
 8005878:	08005a3f 	.word	0x08005a3f
 800587c:	08005a3f 	.word	0x08005a3f
 8005880:	08005a3f 	.word	0x08005a3f
 8005884:	0800593b 	.word	0x0800593b
 8005888:	08005a3f 	.word	0x08005a3f
 800588c:	08005a3f 	.word	0x08005a3f
 8005890:	08005a3f 	.word	0x08005a3f
 8005894:	0800597b 	.word	0x0800597b
 8005898:	08005a3f 	.word	0x08005a3f
 800589c:	08005a3f 	.word	0x08005a3f
 80058a0:	08005a3f 	.word	0x08005a3f
 80058a4:	080059bd 	.word	0x080059bd
 80058a8:	08005a3f 	.word	0x08005a3f
 80058ac:	08005a3f 	.word	0x08005a3f
 80058b0:	08005a3f 	.word	0x08005a3f
 80058b4:	080059fd 	.word	0x080059fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 f992 	bl	8005be8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699a      	ldr	r2, [r3, #24]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0208 	orr.w	r2, r2, #8
 80058d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	699a      	ldr	r2, [r3, #24]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0204 	bic.w	r2, r2, #4
 80058e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6999      	ldr	r1, [r3, #24]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	691a      	ldr	r2, [r3, #16]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	619a      	str	r2, [r3, #24]
      break;
 80058f6:	e0a5      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68b9      	ldr	r1, [r7, #8]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 f9e4 	bl	8005ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6999      	ldr	r1, [r3, #24]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	021a      	lsls	r2, r3, #8
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	430a      	orrs	r2, r1
 8005936:	619a      	str	r2, [r3, #24]
      break;
 8005938:	e084      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68b9      	ldr	r1, [r7, #8]
 8005940:	4618      	mov	r0, r3
 8005942:	f000 fa3b 	bl	8005dbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	69da      	ldr	r2, [r3, #28]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f042 0208 	orr.w	r2, r2, #8
 8005954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	69da      	ldr	r2, [r3, #28]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0204 	bic.w	r2, r2, #4
 8005964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	69d9      	ldr	r1, [r3, #28]
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	691a      	ldr	r2, [r3, #16]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	61da      	str	r2, [r3, #28]
      break;
 8005978:	e064      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68b9      	ldr	r1, [r7, #8]
 8005980:	4618      	mov	r0, r3
 8005982:	f000 fa91 	bl	8005ea8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69d9      	ldr	r1, [r3, #28]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	021a      	lsls	r2, r3, #8
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	61da      	str	r2, [r3, #28]
      break;
 80059ba:	e043      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 fac8 	bl	8005f58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0208 	orr.w	r2, r2, #8
 80059d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0204 	bic.w	r2, r2, #4
 80059e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	691a      	ldr	r2, [r3, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059fa:	e023      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 fafa 	bl	8005ffc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	021a      	lsls	r2, r3, #8
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005a3c:	e002      	b.n	8005a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	75fb      	strb	r3, [r7, #23]
      break;
 8005a42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop

08005a58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a40      	ldr	r2, [pc, #256]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d013      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac6:	d00f      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a3d      	ldr	r2, [pc, #244]	; (8005bc0 <TIM_Base_SetConfig+0x118>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00b      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a3c      	ldr	r2, [pc, #240]	; (8005bc4 <TIM_Base_SetConfig+0x11c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d007      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a3b      	ldr	r2, [pc, #236]	; (8005bc8 <TIM_Base_SetConfig+0x120>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d003      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a3a      	ldr	r2, [pc, #232]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d108      	bne.n	8005afa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a2f      	ldr	r2, [pc, #188]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d02b      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b08:	d027      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a2c      	ldr	r2, [pc, #176]	; (8005bc0 <TIM_Base_SetConfig+0x118>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d023      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a2b      	ldr	r2, [pc, #172]	; (8005bc4 <TIM_Base_SetConfig+0x11c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01f      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a2a      	ldr	r2, [pc, #168]	; (8005bc8 <TIM_Base_SetConfig+0x120>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d01b      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a29      	ldr	r2, [pc, #164]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d017      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a28      	ldr	r2, [pc, #160]	; (8005bd0 <TIM_Base_SetConfig+0x128>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d013      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a27      	ldr	r2, [pc, #156]	; (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00f      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a26      	ldr	r2, [pc, #152]	; (8005bd8 <TIM_Base_SetConfig+0x130>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d00b      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a25      	ldr	r2, [pc, #148]	; (8005bdc <TIM_Base_SetConfig+0x134>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d007      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a24      	ldr	r2, [pc, #144]	; (8005be0 <TIM_Base_SetConfig+0x138>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d003      	beq.n	8005b5a <TIM_Base_SetConfig+0xb2>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a23      	ldr	r2, [pc, #140]	; (8005be4 <TIM_Base_SetConfig+0x13c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d108      	bne.n	8005b6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a0a      	ldr	r2, [pc, #40]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a0c      	ldr	r2, [pc, #48]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d103      	bne.n	8005ba8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	615a      	str	r2, [r3, #20]
}
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40010000 	.word	0x40010000
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40010400 	.word	0x40010400
 8005bd0:	40014000 	.word	0x40014000
 8005bd4:	40014400 	.word	0x40014400
 8005bd8:	40014800 	.word	0x40014800
 8005bdc:	40001800 	.word	0x40001800
 8005be0:	40001c00 	.word	0x40001c00
 8005be4:	40002000 	.word	0x40002000

08005be8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0201 	bic.w	r2, r3, #1
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4b2b      	ldr	r3, [pc, #172]	; (8005cc0 <TIM_OC1_SetConfig+0xd8>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f023 0303 	bic.w	r3, r3, #3
 8005c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f023 0302 	bic.w	r3, r3, #2
 8005c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a21      	ldr	r2, [pc, #132]	; (8005cc4 <TIM_OC1_SetConfig+0xdc>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_OC1_SetConfig+0x64>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a20      	ldr	r2, [pc, #128]	; (8005cc8 <TIM_OC1_SetConfig+0xe0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d10c      	bne.n	8005c66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f023 0308 	bic.w	r3, r3, #8
 8005c52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f023 0304 	bic.w	r3, r3, #4
 8005c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a16      	ldr	r2, [pc, #88]	; (8005cc4 <TIM_OC1_SetConfig+0xdc>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_OC1_SetConfig+0x8e>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a15      	ldr	r2, [pc, #84]	; (8005cc8 <TIM_OC1_SetConfig+0xe0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d111      	bne.n	8005c9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	621a      	str	r2, [r3, #32]
}
 8005cb4:	bf00      	nop
 8005cb6:	371c      	adds	r7, #28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	fffeff8f 	.word	0xfffeff8f
 8005cc4:	40010000 	.word	0x40010000
 8005cc8:	40010400 	.word	0x40010400

08005ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	f023 0210 	bic.w	r2, r3, #16
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4b2e      	ldr	r3, [pc, #184]	; (8005db0 <TIM_OC2_SetConfig+0xe4>)
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	021b      	lsls	r3, r3, #8
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f023 0320 	bic.w	r3, r3, #32
 8005d16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a23      	ldr	r2, [pc, #140]	; (8005db4 <TIM_OC2_SetConfig+0xe8>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_OC2_SetConfig+0x68>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a22      	ldr	r2, [pc, #136]	; (8005db8 <TIM_OC2_SetConfig+0xec>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d10d      	bne.n	8005d50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a18      	ldr	r2, [pc, #96]	; (8005db4 <TIM_OC2_SetConfig+0xe8>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d003      	beq.n	8005d60 <TIM_OC2_SetConfig+0x94>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a17      	ldr	r2, [pc, #92]	; (8005db8 <TIM_OC2_SetConfig+0xec>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d113      	bne.n	8005d88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	621a      	str	r2, [r3, #32]
}
 8005da2:	bf00      	nop
 8005da4:	371c      	adds	r7, #28
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	feff8fff 	.word	0xfeff8fff
 8005db4:	40010000 	.word	0x40010000
 8005db8:	40010400 	.word	0x40010400

08005dbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	4b2d      	ldr	r3, [pc, #180]	; (8005e9c <TIM_OC3_SetConfig+0xe0>)
 8005de8:	4013      	ands	r3, r2
 8005dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 0303 	bic.w	r3, r3, #3
 8005df2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	021b      	lsls	r3, r3, #8
 8005e0c:	697a      	ldr	r2, [r7, #20]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a22      	ldr	r2, [pc, #136]	; (8005ea0 <TIM_OC3_SetConfig+0xe4>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d003      	beq.n	8005e22 <TIM_OC3_SetConfig+0x66>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a21      	ldr	r2, [pc, #132]	; (8005ea4 <TIM_OC3_SetConfig+0xe8>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d10d      	bne.n	8005e3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	021b      	lsls	r3, r3, #8
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a17      	ldr	r2, [pc, #92]	; (8005ea0 <TIM_OC3_SetConfig+0xe4>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d003      	beq.n	8005e4e <TIM_OC3_SetConfig+0x92>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a16      	ldr	r2, [pc, #88]	; (8005ea4 <TIM_OC3_SetConfig+0xe8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d113      	bne.n	8005e76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	695b      	ldr	r3, [r3, #20]
 8005e62:	011b      	lsls	r3, r3, #4
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	011b      	lsls	r3, r3, #4
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	621a      	str	r2, [r3, #32]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	fffeff8f 	.word	0xfffeff8f
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40010400 	.word	0x40010400

08005ea8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69db      	ldr	r3, [r3, #28]
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	4b1e      	ldr	r3, [pc, #120]	; (8005f4c <TIM_OC4_SetConfig+0xa4>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	021b      	lsls	r3, r3, #8
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ef2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	031b      	lsls	r3, r3, #12
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a13      	ldr	r2, [pc, #76]	; (8005f50 <TIM_OC4_SetConfig+0xa8>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d003      	beq.n	8005f10 <TIM_OC4_SetConfig+0x68>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a12      	ldr	r2, [pc, #72]	; (8005f54 <TIM_OC4_SetConfig+0xac>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d109      	bne.n	8005f24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	019b      	lsls	r3, r3, #6
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	621a      	str	r2, [r3, #32]
}
 8005f3e:	bf00      	nop
 8005f40:	371c      	adds	r7, #28
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	feff8fff 	.word	0xfeff8fff
 8005f50:	40010000 	.word	0x40010000
 8005f54:	40010400 	.word	0x40010400

08005f58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	4b1b      	ldr	r3, [pc, #108]	; (8005ff0 <TIM_OC5_SetConfig+0x98>)
 8005f84:	4013      	ands	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	041b      	lsls	r3, r3, #16
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a12      	ldr	r2, [pc, #72]	; (8005ff4 <TIM_OC5_SetConfig+0x9c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d003      	beq.n	8005fb6 <TIM_OC5_SetConfig+0x5e>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a11      	ldr	r2, [pc, #68]	; (8005ff8 <TIM_OC5_SetConfig+0xa0>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d109      	bne.n	8005fca <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	621a      	str	r2, [r3, #32]
}
 8005fe4:	bf00      	nop
 8005fe6:	371c      	adds	r7, #28
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	fffeff8f 	.word	0xfffeff8f
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40010400 	.word	0x40010400

08005ffc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	4b1c      	ldr	r3, [pc, #112]	; (8006098 <TIM_OC6_SetConfig+0x9c>)
 8006028:	4013      	ands	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	021b      	lsls	r3, r3, #8
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800603e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	051b      	lsls	r3, r3, #20
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a13      	ldr	r2, [pc, #76]	; (800609c <TIM_OC6_SetConfig+0xa0>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d003      	beq.n	800605c <TIM_OC6_SetConfig+0x60>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a12      	ldr	r2, [pc, #72]	; (80060a0 <TIM_OC6_SetConfig+0xa4>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d109      	bne.n	8006070 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006062:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	029b      	lsls	r3, r3, #10
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4313      	orrs	r3, r2
 800606e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	621a      	str	r2, [r3, #32]
}
 800608a:	bf00      	nop
 800608c:	371c      	adds	r7, #28
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	feff8fff 	.word	0xfeff8fff
 800609c:	40010000 	.word	0x40010000
 80060a0:	40010400 	.word	0x40010400

080060a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b087      	sub	sp, #28
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f003 031f 	and.w	r3, r3, #31
 80060b6:	2201      	movs	r2, #1
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a1a      	ldr	r2, [r3, #32]
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	43db      	mvns	r3, r3
 80060c6:	401a      	ands	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a1a      	ldr	r2, [r3, #32]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	f003 031f 	and.w	r3, r3, #31
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	fa01 f303 	lsl.w	r3, r1, r3
 80060dc:	431a      	orrs	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	621a      	str	r2, [r3, #32]
}
 80060e2:	bf00      	nop
 80060e4:	371c      	adds	r7, #28
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
	...

080060f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006100:	2b01      	cmp	r3, #1
 8006102:	d101      	bne.n	8006108 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006104:	2302      	movs	r3, #2
 8006106:	e06d      	b.n	80061e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a30      	ldr	r2, [pc, #192]	; (80061f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d004      	beq.n	800613c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a2f      	ldr	r2, [pc, #188]	; (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d108      	bne.n	800614e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006142:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006154:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	4313      	orrs	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a20      	ldr	r2, [pc, #128]	; (80061f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d022      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800617a:	d01d      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a1d      	ldr	r2, [pc, #116]	; (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d018      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a1c      	ldr	r2, [pc, #112]	; (80061fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d013      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a1a      	ldr	r2, [pc, #104]	; (8006200 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00e      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a15      	ldr	r2, [pc, #84]	; (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d009      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a16      	ldr	r2, [pc, #88]	; (8006204 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d004      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a15      	ldr	r2, [pc, #84]	; (8006208 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d10c      	bne.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	40010000 	.word	0x40010000
 80061f4:	40010400 	.word	0x40010400
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	40000c00 	.word	0x40000c00
 8006204:	40014000 	.word	0x40014000
 8006208:	40001800 	.word	0x40001800

0800620c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006216:	2300      	movs	r3, #0
 8006218:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006224:	2302      	movs	r3, #2
 8006226:	e065      	b.n	80062f4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	4313      	orrs	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	4313      	orrs	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	041b      	lsls	r3, r3, #16
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a16      	ldr	r2, [pc, #88]	; (8006300 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a14      	ldr	r2, [pc, #80]	; (8006304 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d115      	bne.n	80062e2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c0:	051b      	lsls	r3, r3, #20
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	69db      	ldr	r3, [r3, #28]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	4313      	orrs	r3, r2
 80062e0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3714      	adds	r7, #20
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr
 8006300:	40010000 	.word	0x40010000
 8006304:	40010400 	.word	0x40010400

08006308 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e040      	b.n	80063d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800635a:	2b00      	cmp	r3, #0
 800635c:	d106      	bne.n	800636c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7fb fd70 	bl	8001e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2224      	movs	r2, #36	; 0x24
 8006370:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 0201 	bic.w	r2, r2, #1
 8006380:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fd32 	bl	8006dec <UART_SetConfig>
 8006388:	4603      	mov	r3, r0
 800638a:	2b01      	cmp	r3, #1
 800638c:	d101      	bne.n	8006392 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e022      	b.n	80063d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 ff8a 	bl	80072b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f042 0201 	orr.w	r2, r2, #1
 80063ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f001 f811 	bl	80073f8 <UART_CheckIdleState>
 80063d6:	4603      	mov	r3, r0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08a      	sub	sp, #40	; 0x28
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	603b      	str	r3, [r7, #0]
 80063ec:	4613      	mov	r3, r2
 80063ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	d171      	bne.n	80064dc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <HAL_UART_Transmit+0x24>
 80063fe:	88fb      	ldrh	r3, [r7, #6]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e06a      	b.n	80064de <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2221      	movs	r2, #33	; 0x21
 8006414:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006416:	f7fb fe33 	bl	8002080 <HAL_GetTick>
 800641a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	88fa      	ldrh	r2, [r7, #6]
 8006420:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	88fa      	ldrh	r2, [r7, #6]
 8006428:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006434:	d108      	bne.n	8006448 <HAL_UART_Transmit+0x68>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d104      	bne.n	8006448 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800643e:	2300      	movs	r3, #0
 8006440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	61bb      	str	r3, [r7, #24]
 8006446:	e003      	b.n	8006450 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800644c:	2300      	movs	r3, #0
 800644e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006450:	e02c      	b.n	80064ac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	2200      	movs	r2, #0
 800645a:	2180      	movs	r1, #128	; 0x80
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f001 f818 	bl	8007492 <UART_WaitOnFlagUntilTimeout>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e038      	b.n	80064de <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10b      	bne.n	800648a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	881b      	ldrh	r3, [r3, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006480:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	3302      	adds	r3, #2
 8006486:	61bb      	str	r3, [r7, #24]
 8006488:	e007      	b.n	800649a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	781a      	ldrb	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	3301      	adds	r3, #1
 8006498:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	3b01      	subs	r3, #1
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1cc      	bne.n	8006452 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	2200      	movs	r2, #0
 80064c0:	2140      	movs	r1, #64	; 0x40
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 ffe5 	bl	8007492 <UART_WaitOnFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e005      	b.n	80064de <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2220      	movs	r2, #32
 80064d6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	e000      	b.n	80064de <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80064dc:	2302      	movs	r3, #2
  }
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3720      	adds	r7, #32
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
	...

080064e8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08a      	sub	sp, #40	; 0x28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	4613      	mov	r3, r2
 80064f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064fa:	2b20      	cmp	r3, #32
 80064fc:	d165      	bne.n	80065ca <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <HAL_UART_Transmit_DMA+0x22>
 8006504:	88fb      	ldrh	r3, [r7, #6]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e05e      	b.n	80065cc <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	88fa      	ldrh	r2, [r7, #6]
 8006518:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	88fa      	ldrh	r2, [r7, #6]
 8006520:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2221      	movs	r2, #33	; 0x21
 8006530:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006536:	2b00      	cmp	r3, #0
 8006538:	d027      	beq.n	800658a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653e:	4a25      	ldr	r2, [pc, #148]	; (80065d4 <HAL_UART_Transmit_DMA+0xec>)
 8006540:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006546:	4a24      	ldr	r2, [pc, #144]	; (80065d8 <HAL_UART_Transmit_DMA+0xf0>)
 8006548:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654e:	4a23      	ldr	r2, [pc, #140]	; (80065dc <HAL_UART_Transmit_DMA+0xf4>)
 8006550:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006556:	2200      	movs	r2, #0
 8006558:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006562:	4619      	mov	r1, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3328      	adds	r3, #40	; 0x28
 800656a:	461a      	mov	r2, r3
 800656c:	88fb      	ldrh	r3, [r7, #6]
 800656e:	f7fb ff23 	bl	80023b8 <HAL_DMA_Start_IT>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d008      	beq.n	800658a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2210      	movs	r2, #16
 800657c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2220      	movs	r2, #32
 8006584:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e020      	b.n	80065cc <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2240      	movs	r2, #64	; 0x40
 8006590:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3308      	adds	r3, #8
 8006598:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	613b      	str	r3, [r7, #16]
   return(result);
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3308      	adds	r3, #8
 80065b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065b2:	623a      	str	r2, [r7, #32]
 80065b4:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	69f9      	ldr	r1, [r7, #28]
 80065b8:	6a3a      	ldr	r2, [r7, #32]
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	61bb      	str	r3, [r7, #24]
   return(result);
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e5      	bne.n	8006592 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	e000      	b.n	80065cc <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80065ca:	2302      	movs	r3, #2
  }
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3728      	adds	r7, #40	; 0x28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	08007875 	.word	0x08007875
 80065d8:	0800790b 	.word	0x0800790b
 80065dc:	08007a8d 	.word	0x08007a8d

080065e0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b08a      	sub	sp, #40	; 0x28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	4613      	mov	r3, r2
 80065ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065f4:	2b20      	cmp	r3, #32
 80065f6:	d132      	bne.n	800665e <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d002      	beq.n	8006604 <HAL_UART_Receive_DMA+0x24>
 80065fe:	88fb      	ldrh	r3, [r7, #6]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e02b      	b.n	8006660 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d018      	beq.n	800664e <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	613b      	str	r3, [r7, #16]
   return(result);
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006630:	627b      	str	r3, [r7, #36]	; 0x24
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	623b      	str	r3, [r7, #32]
 800663c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	69f9      	ldr	r1, [r7, #28]
 8006640:	6a3a      	ldr	r2, [r7, #32]
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	61bb      	str	r3, [r7, #24]
   return(result);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e6      	bne.n	800661c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	461a      	mov	r2, r3
 8006652:	68b9      	ldr	r1, [r7, #8]
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 ffe3 	bl	8007620 <UART_Start_Receive_DMA>
 800665a:	4603      	mov	r3, r0
 800665c:	e000      	b.n	8006660 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800665e:	2302      	movs	r3, #2
  }
}
 8006660:	4618      	mov	r0, r3
 8006662:	3728      	adds	r7, #40	; 0x28
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b090      	sub	sp, #64	; 0x40
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006674:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800667c:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006688:	2b80      	cmp	r3, #128	; 0x80
 800668a:	d139      	bne.n	8006700 <HAL_UART_DMAStop+0x98>
 800668c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800668e:	2b21      	cmp	r3, #33	; 0x21
 8006690:	d136      	bne.n	8006700 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3308      	adds	r3, #8
 8006698:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066a8:	637b      	str	r3, [r7, #52]	; 0x34
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	3308      	adds	r3, #8
 80066b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1e5      	bne.n	8006692 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d015      	beq.n	80066fa <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7fb fed0 	bl	8002478 <HAL_DMA_Abort>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00d      	beq.n	80066fa <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fc f8e4 	bl	80028b0 <HAL_DMA_GetError>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d105      	bne.n	80066fa <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2210      	movs	r2, #16
 80066f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e044      	b.n	8006784 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f001 f830 	bl	8007760 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	d139      	bne.n	8006782 <HAL_UART_DMAStop+0x11a>
 800670e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006710:	2b22      	cmp	r3, #34	; 0x22
 8006712:	d136      	bne.n	8006782 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3308      	adds	r3, #8
 800671a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	e853 3f00 	ldrex	r3, [r3]
 8006722:	60bb      	str	r3, [r7, #8]
   return(result);
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800672a:	633b      	str	r3, [r7, #48]	; 0x30
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3308      	adds	r3, #8
 8006732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006734:	61ba      	str	r2, [r7, #24]
 8006736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	6979      	ldr	r1, [r7, #20]
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	613b      	str	r3, [r7, #16]
   return(result);
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e5      	bne.n	8006714 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800674c:	2b00      	cmp	r3, #0
 800674e:	d015      	beq.n	800677c <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006754:	4618      	mov	r0, r3
 8006756:	f7fb fe8f 	bl	8002478 <HAL_DMA_Abort>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00d      	beq.n	800677c <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006764:	4618      	mov	r0, r3
 8006766:	f7fc f8a3 	bl	80028b0 <HAL_DMA_GetError>
 800676a:	4603      	mov	r3, r0
 800676c:	2b20      	cmp	r3, #32
 800676e:	d105      	bne.n	800677c <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2210      	movs	r2, #16
 8006774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e003      	b.n	8006784 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f001 f815 	bl	80077ac <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3740      	adds	r7, #64	; 0x40
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b0ba      	sub	sp, #232	; 0xe8
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80067b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80067ba:	4013      	ands	r3, r2
 80067bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80067c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d115      	bne.n	80067f4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067cc:	f003 0320 	and.w	r3, r3, #32
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00f      	beq.n	80067f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067d8:	f003 0320 	and.w	r3, r3, #32
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d009      	beq.n	80067f4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 82ac 	beq.w	8006d42 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	4798      	blx	r3
      }
      return;
 80067f2:	e2a6      	b.n	8006d42 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80067f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 8117 	beq.w	8006a2c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d106      	bne.n	8006818 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800680a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800680e:	4b85      	ldr	r3, [pc, #532]	; (8006a24 <HAL_UART_IRQHandler+0x298>)
 8006810:	4013      	ands	r3, r2
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 810a 	beq.w	8006a2c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d011      	beq.n	8006848 <HAL_UART_IRQHandler+0xbc>
 8006824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00b      	beq.n	8006848 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2201      	movs	r2, #1
 8006836:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800683e:	f043 0201 	orr.w	r2, r3, #1
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d011      	beq.n	8006878 <HAL_UART_IRQHandler+0xec>
 8006854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00b      	beq.n	8006878 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2202      	movs	r2, #2
 8006866:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800686e:	f043 0204 	orr.w	r2, r3, #4
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b00      	cmp	r3, #0
 8006882:	d011      	beq.n	80068a8 <HAL_UART_IRQHandler+0x11c>
 8006884:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00b      	beq.n	80068a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2204      	movs	r2, #4
 8006896:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800689e:	f043 0202 	orr.w	r2, r3, #2
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ac:	f003 0308 	and.w	r3, r3, #8
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d017      	beq.n	80068e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068b8:	f003 0320 	and.w	r3, r3, #32
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d105      	bne.n	80068cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00b      	beq.n	80068e4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2208      	movs	r2, #8
 80068d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068da:	f043 0208 	orr.w	r2, r3, #8
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d012      	beq.n	8006916 <HAL_UART_IRQHandler+0x18a>
 80068f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00c      	beq.n	8006916 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006904:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800690c:	f043 0220 	orr.w	r2, r3, #32
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800691c:	2b00      	cmp	r3, #0
 800691e:	f000 8212 	beq.w	8006d46 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00d      	beq.n	800694a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800692e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d007      	beq.n	800694a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006950:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695e:	2b40      	cmp	r3, #64	; 0x40
 8006960:	d005      	beq.n	800696e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006962:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006966:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800696a:	2b00      	cmp	r3, #0
 800696c:	d04f      	beq.n	8006a0e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 ff1c 	bl	80077ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800697e:	2b40      	cmp	r3, #64	; 0x40
 8006980:	d141      	bne.n	8006a06 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3308      	adds	r3, #8
 8006988:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006990:	e853 3f00 	ldrex	r3, [r3]
 8006994:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006998:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800699c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	3308      	adds	r3, #8
 80069aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069be:	e841 2300 	strex	r3, r2, [r1]
 80069c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80069c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1d9      	bne.n	8006982 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d013      	beq.n	80069fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069da:	4a13      	ldr	r2, [pc, #76]	; (8006a28 <HAL_UART_IRQHandler+0x29c>)
 80069dc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7fb fdb8 	bl	8002558 <HAL_DMA_Abort_IT>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d017      	beq.n	8006a1e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80069f8:	4610      	mov	r0, r2
 80069fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069fc:	e00f      	b.n	8006a1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f9d4 	bl	8006dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a04:	e00b      	b.n	8006a1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f9d0 	bl	8006dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0c:	e007      	b.n	8006a1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f9cc 	bl	8006dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006a1c:	e193      	b.n	8006d46 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a1e:	bf00      	nop
    return;
 8006a20:	e191      	b.n	8006d46 <HAL_UART_IRQHandler+0x5ba>
 8006a22:	bf00      	nop
 8006a24:	04000120 	.word	0x04000120
 8006a28:	08007b0b 	.word	0x08007b0b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	f040 814c 	bne.w	8006cce <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a3a:	f003 0310 	and.w	r3, r3, #16
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f000 8145 	beq.w	8006cce <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a48:	f003 0310 	and.w	r3, r3, #16
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 813e 	beq.w	8006cce <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2210      	movs	r2, #16
 8006a58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a64:	2b40      	cmp	r3, #64	; 0x40
 8006a66:	f040 80b6 	bne.w	8006bd6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a76:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 8165 	beq.w	8006d4a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	f080 815d 	bcs.w	8006d4a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a96:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a9e:	69db      	ldr	r3, [r3, #28]
 8006aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aa4:	f000 8086 	beq.w	8006bb4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ab4:	e853 3f00 	ldrex	r3, [r3]
 8006ab8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ac0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	461a      	mov	r2, r3
 8006ace:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ad2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ad6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ada:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ade:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006ae2:	e841 2300 	strex	r3, r2, [r1]
 8006ae6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006aea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1da      	bne.n	8006aa8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3308      	adds	r3, #8
 8006af8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b04:	f023 0301 	bic.w	r3, r3, #1
 8006b08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3308      	adds	r3, #8
 8006b12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b16:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b1a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b22:	e841 2300 	strex	r3, r2, [r1]
 8006b26:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1e1      	bne.n	8006af2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3308      	adds	r3, #8
 8006b34:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3308      	adds	r3, #8
 8006b4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b52:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b54:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b58:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e3      	bne.n	8006b2e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b7c:	e853 3f00 	ldrex	r3, [r3]
 8006b80:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b84:	f023 0310 	bic.w	r3, r3, #16
 8006b88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b96:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b98:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b9e:	e841 2300 	strex	r3, r2, [r1]
 8006ba2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ba4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1e4      	bne.n	8006b74 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fb fc62 	bl	8002478 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2202      	movs	r2, #2
 8006bb8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	1ad3      	subs	r3, r2, r3
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	4619      	mov	r1, r3
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f8f6 	bl	8006dc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bd4:	e0b9      	b.n	8006d4a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f000 80ab 	beq.w	8006d4e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80a6 	beq.w	8006d4e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0a:	e853 3f00 	ldrex	r3, [r3]
 8006c0e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c24:	647b      	str	r3, [r7, #68]	; 0x44
 8006c26:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c2c:	e841 2300 	strex	r3, r2, [r1]
 8006c30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1e4      	bne.n	8006c02 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c42:	e853 3f00 	ldrex	r3, [r3]
 8006c46:	623b      	str	r3, [r7, #32]
   return(result);
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	f023 0301 	bic.w	r3, r3, #1
 8006c4e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	3308      	adds	r3, #8
 8006c58:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c5c:	633a      	str	r2, [r7, #48]	; 0x30
 8006c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e3      	bne.n	8006c38 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	e853 3f00 	ldrex	r3, [r3]
 8006c90:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f023 0310 	bic.w	r3, r3, #16
 8006c98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006ca6:	61fb      	str	r3, [r7, #28]
 8006ca8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006caa:	69b9      	ldr	r1, [r7, #24]
 8006cac:	69fa      	ldr	r2, [r7, #28]
 8006cae:	e841 2300 	strex	r3, r2, [r1]
 8006cb2:	617b      	str	r3, [r7, #20]
   return(result);
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d1e4      	bne.n	8006c84 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2202      	movs	r2, #2
 8006cbe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f87a 	bl	8006dc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ccc:	e03f      	b.n	8006d4e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00e      	beq.n	8006cf8 <HAL_UART_IRQHandler+0x56c>
 8006cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d008      	beq.n	8006cf8 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006cee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f871 	bl	8006dd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cf6:	e02d      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006cf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d00e      	beq.n	8006d22 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d008      	beq.n	8006d22 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d01c      	beq.n	8006d52 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	4798      	blx	r3
    }
    return;
 8006d20:	e017      	b.n	8006d52 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d012      	beq.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
 8006d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00c      	beq.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fefb 	bl	8007b36 <UART_EndTransmit_IT>
    return;
 8006d40:	e008      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006d42:	bf00      	nop
 8006d44:	e006      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006d46:	bf00      	nop
 8006d48:	e004      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006d4a:	bf00      	nop
 8006d4c:	e002      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006d4e:	bf00      	nop
 8006d50:	e000      	b.n	8006d54 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006d52:	bf00      	nop
  }

}
 8006d54:	37e8      	adds	r7, #232	; 0xe8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop

08006d5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b088      	sub	sp, #32
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006df4:	2300      	movs	r3, #0
 8006df6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	69db      	ldr	r3, [r3, #28]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	4ba6      	ldr	r3, [pc, #664]	; (80070b0 <UART_SetConfig+0x2c4>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6812      	ldr	r2, [r2, #0]
 8006e1e:	6979      	ldr	r1, [r7, #20]
 8006e20:	430b      	orrs	r3, r1
 8006e22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68da      	ldr	r2, [r3, #12]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a1b      	ldr	r3, [r3, #32]
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	697a      	ldr	r2, [r7, #20]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a94      	ldr	r2, [pc, #592]	; (80070b4 <UART_SetConfig+0x2c8>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d120      	bne.n	8006eaa <UART_SetConfig+0xbe>
 8006e68:	4b93      	ldr	r3, [pc, #588]	; (80070b8 <UART_SetConfig+0x2cc>)
 8006e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e6e:	f003 0303 	and.w	r3, r3, #3
 8006e72:	2b03      	cmp	r3, #3
 8006e74:	d816      	bhi.n	8006ea4 <UART_SetConfig+0xb8>
 8006e76:	a201      	add	r2, pc, #4	; (adr r2, 8006e7c <UART_SetConfig+0x90>)
 8006e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e7c:	08006e8d 	.word	0x08006e8d
 8006e80:	08006e99 	.word	0x08006e99
 8006e84:	08006e93 	.word	0x08006e93
 8006e88:	08006e9f 	.word	0x08006e9f
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	77fb      	strb	r3, [r7, #31]
 8006e90:	e150      	b.n	8007134 <UART_SetConfig+0x348>
 8006e92:	2302      	movs	r3, #2
 8006e94:	77fb      	strb	r3, [r7, #31]
 8006e96:	e14d      	b.n	8007134 <UART_SetConfig+0x348>
 8006e98:	2304      	movs	r3, #4
 8006e9a:	77fb      	strb	r3, [r7, #31]
 8006e9c:	e14a      	b.n	8007134 <UART_SetConfig+0x348>
 8006e9e:	2308      	movs	r3, #8
 8006ea0:	77fb      	strb	r3, [r7, #31]
 8006ea2:	e147      	b.n	8007134 <UART_SetConfig+0x348>
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	77fb      	strb	r3, [r7, #31]
 8006ea8:	e144      	b.n	8007134 <UART_SetConfig+0x348>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a83      	ldr	r2, [pc, #524]	; (80070bc <UART_SetConfig+0x2d0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d132      	bne.n	8006f1a <UART_SetConfig+0x12e>
 8006eb4:	4b80      	ldr	r3, [pc, #512]	; (80070b8 <UART_SetConfig+0x2cc>)
 8006eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eba:	f003 030c 	and.w	r3, r3, #12
 8006ebe:	2b0c      	cmp	r3, #12
 8006ec0:	d828      	bhi.n	8006f14 <UART_SetConfig+0x128>
 8006ec2:	a201      	add	r2, pc, #4	; (adr r2, 8006ec8 <UART_SetConfig+0xdc>)
 8006ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec8:	08006efd 	.word	0x08006efd
 8006ecc:	08006f15 	.word	0x08006f15
 8006ed0:	08006f15 	.word	0x08006f15
 8006ed4:	08006f15 	.word	0x08006f15
 8006ed8:	08006f09 	.word	0x08006f09
 8006edc:	08006f15 	.word	0x08006f15
 8006ee0:	08006f15 	.word	0x08006f15
 8006ee4:	08006f15 	.word	0x08006f15
 8006ee8:	08006f03 	.word	0x08006f03
 8006eec:	08006f15 	.word	0x08006f15
 8006ef0:	08006f15 	.word	0x08006f15
 8006ef4:	08006f15 	.word	0x08006f15
 8006ef8:	08006f0f 	.word	0x08006f0f
 8006efc:	2300      	movs	r3, #0
 8006efe:	77fb      	strb	r3, [r7, #31]
 8006f00:	e118      	b.n	8007134 <UART_SetConfig+0x348>
 8006f02:	2302      	movs	r3, #2
 8006f04:	77fb      	strb	r3, [r7, #31]
 8006f06:	e115      	b.n	8007134 <UART_SetConfig+0x348>
 8006f08:	2304      	movs	r3, #4
 8006f0a:	77fb      	strb	r3, [r7, #31]
 8006f0c:	e112      	b.n	8007134 <UART_SetConfig+0x348>
 8006f0e:	2308      	movs	r3, #8
 8006f10:	77fb      	strb	r3, [r7, #31]
 8006f12:	e10f      	b.n	8007134 <UART_SetConfig+0x348>
 8006f14:	2310      	movs	r3, #16
 8006f16:	77fb      	strb	r3, [r7, #31]
 8006f18:	e10c      	b.n	8007134 <UART_SetConfig+0x348>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a68      	ldr	r2, [pc, #416]	; (80070c0 <UART_SetConfig+0x2d4>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d120      	bne.n	8006f66 <UART_SetConfig+0x17a>
 8006f24:	4b64      	ldr	r3, [pc, #400]	; (80070b8 <UART_SetConfig+0x2cc>)
 8006f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f2e:	2b30      	cmp	r3, #48	; 0x30
 8006f30:	d013      	beq.n	8006f5a <UART_SetConfig+0x16e>
 8006f32:	2b30      	cmp	r3, #48	; 0x30
 8006f34:	d814      	bhi.n	8006f60 <UART_SetConfig+0x174>
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d009      	beq.n	8006f4e <UART_SetConfig+0x162>
 8006f3a:	2b20      	cmp	r3, #32
 8006f3c:	d810      	bhi.n	8006f60 <UART_SetConfig+0x174>
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <UART_SetConfig+0x15c>
 8006f42:	2b10      	cmp	r3, #16
 8006f44:	d006      	beq.n	8006f54 <UART_SetConfig+0x168>
 8006f46:	e00b      	b.n	8006f60 <UART_SetConfig+0x174>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	77fb      	strb	r3, [r7, #31]
 8006f4c:	e0f2      	b.n	8007134 <UART_SetConfig+0x348>
 8006f4e:	2302      	movs	r3, #2
 8006f50:	77fb      	strb	r3, [r7, #31]
 8006f52:	e0ef      	b.n	8007134 <UART_SetConfig+0x348>
 8006f54:	2304      	movs	r3, #4
 8006f56:	77fb      	strb	r3, [r7, #31]
 8006f58:	e0ec      	b.n	8007134 <UART_SetConfig+0x348>
 8006f5a:	2308      	movs	r3, #8
 8006f5c:	77fb      	strb	r3, [r7, #31]
 8006f5e:	e0e9      	b.n	8007134 <UART_SetConfig+0x348>
 8006f60:	2310      	movs	r3, #16
 8006f62:	77fb      	strb	r3, [r7, #31]
 8006f64:	e0e6      	b.n	8007134 <UART_SetConfig+0x348>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a56      	ldr	r2, [pc, #344]	; (80070c4 <UART_SetConfig+0x2d8>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d120      	bne.n	8006fb2 <UART_SetConfig+0x1c6>
 8006f70:	4b51      	ldr	r3, [pc, #324]	; (80070b8 <UART_SetConfig+0x2cc>)
 8006f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006f7a:	2bc0      	cmp	r3, #192	; 0xc0
 8006f7c:	d013      	beq.n	8006fa6 <UART_SetConfig+0x1ba>
 8006f7e:	2bc0      	cmp	r3, #192	; 0xc0
 8006f80:	d814      	bhi.n	8006fac <UART_SetConfig+0x1c0>
 8006f82:	2b80      	cmp	r3, #128	; 0x80
 8006f84:	d009      	beq.n	8006f9a <UART_SetConfig+0x1ae>
 8006f86:	2b80      	cmp	r3, #128	; 0x80
 8006f88:	d810      	bhi.n	8006fac <UART_SetConfig+0x1c0>
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d002      	beq.n	8006f94 <UART_SetConfig+0x1a8>
 8006f8e:	2b40      	cmp	r3, #64	; 0x40
 8006f90:	d006      	beq.n	8006fa0 <UART_SetConfig+0x1b4>
 8006f92:	e00b      	b.n	8006fac <UART_SetConfig+0x1c0>
 8006f94:	2300      	movs	r3, #0
 8006f96:	77fb      	strb	r3, [r7, #31]
 8006f98:	e0cc      	b.n	8007134 <UART_SetConfig+0x348>
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	77fb      	strb	r3, [r7, #31]
 8006f9e:	e0c9      	b.n	8007134 <UART_SetConfig+0x348>
 8006fa0:	2304      	movs	r3, #4
 8006fa2:	77fb      	strb	r3, [r7, #31]
 8006fa4:	e0c6      	b.n	8007134 <UART_SetConfig+0x348>
 8006fa6:	2308      	movs	r3, #8
 8006fa8:	77fb      	strb	r3, [r7, #31]
 8006faa:	e0c3      	b.n	8007134 <UART_SetConfig+0x348>
 8006fac:	2310      	movs	r3, #16
 8006fae:	77fb      	strb	r3, [r7, #31]
 8006fb0:	e0c0      	b.n	8007134 <UART_SetConfig+0x348>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a44      	ldr	r2, [pc, #272]	; (80070c8 <UART_SetConfig+0x2dc>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d125      	bne.n	8007008 <UART_SetConfig+0x21c>
 8006fbc:	4b3e      	ldr	r3, [pc, #248]	; (80070b8 <UART_SetConfig+0x2cc>)
 8006fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fca:	d017      	beq.n	8006ffc <UART_SetConfig+0x210>
 8006fcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fd0:	d817      	bhi.n	8007002 <UART_SetConfig+0x216>
 8006fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fd6:	d00b      	beq.n	8006ff0 <UART_SetConfig+0x204>
 8006fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fdc:	d811      	bhi.n	8007002 <UART_SetConfig+0x216>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <UART_SetConfig+0x1fe>
 8006fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fe6:	d006      	beq.n	8006ff6 <UART_SetConfig+0x20a>
 8006fe8:	e00b      	b.n	8007002 <UART_SetConfig+0x216>
 8006fea:	2300      	movs	r3, #0
 8006fec:	77fb      	strb	r3, [r7, #31]
 8006fee:	e0a1      	b.n	8007134 <UART_SetConfig+0x348>
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	77fb      	strb	r3, [r7, #31]
 8006ff4:	e09e      	b.n	8007134 <UART_SetConfig+0x348>
 8006ff6:	2304      	movs	r3, #4
 8006ff8:	77fb      	strb	r3, [r7, #31]
 8006ffa:	e09b      	b.n	8007134 <UART_SetConfig+0x348>
 8006ffc:	2308      	movs	r3, #8
 8006ffe:	77fb      	strb	r3, [r7, #31]
 8007000:	e098      	b.n	8007134 <UART_SetConfig+0x348>
 8007002:	2310      	movs	r3, #16
 8007004:	77fb      	strb	r3, [r7, #31]
 8007006:	e095      	b.n	8007134 <UART_SetConfig+0x348>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a2f      	ldr	r2, [pc, #188]	; (80070cc <UART_SetConfig+0x2e0>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d125      	bne.n	800705e <UART_SetConfig+0x272>
 8007012:	4b29      	ldr	r3, [pc, #164]	; (80070b8 <UART_SetConfig+0x2cc>)
 8007014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007018:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800701c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007020:	d017      	beq.n	8007052 <UART_SetConfig+0x266>
 8007022:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007026:	d817      	bhi.n	8007058 <UART_SetConfig+0x26c>
 8007028:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800702c:	d00b      	beq.n	8007046 <UART_SetConfig+0x25a>
 800702e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007032:	d811      	bhi.n	8007058 <UART_SetConfig+0x26c>
 8007034:	2b00      	cmp	r3, #0
 8007036:	d003      	beq.n	8007040 <UART_SetConfig+0x254>
 8007038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800703c:	d006      	beq.n	800704c <UART_SetConfig+0x260>
 800703e:	e00b      	b.n	8007058 <UART_SetConfig+0x26c>
 8007040:	2301      	movs	r3, #1
 8007042:	77fb      	strb	r3, [r7, #31]
 8007044:	e076      	b.n	8007134 <UART_SetConfig+0x348>
 8007046:	2302      	movs	r3, #2
 8007048:	77fb      	strb	r3, [r7, #31]
 800704a:	e073      	b.n	8007134 <UART_SetConfig+0x348>
 800704c:	2304      	movs	r3, #4
 800704e:	77fb      	strb	r3, [r7, #31]
 8007050:	e070      	b.n	8007134 <UART_SetConfig+0x348>
 8007052:	2308      	movs	r3, #8
 8007054:	77fb      	strb	r3, [r7, #31]
 8007056:	e06d      	b.n	8007134 <UART_SetConfig+0x348>
 8007058:	2310      	movs	r3, #16
 800705a:	77fb      	strb	r3, [r7, #31]
 800705c:	e06a      	b.n	8007134 <UART_SetConfig+0x348>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a1b      	ldr	r2, [pc, #108]	; (80070d0 <UART_SetConfig+0x2e4>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d138      	bne.n	80070da <UART_SetConfig+0x2ee>
 8007068:	4b13      	ldr	r3, [pc, #76]	; (80070b8 <UART_SetConfig+0x2cc>)
 800706a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800706e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007072:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007076:	d017      	beq.n	80070a8 <UART_SetConfig+0x2bc>
 8007078:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800707c:	d82a      	bhi.n	80070d4 <UART_SetConfig+0x2e8>
 800707e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007082:	d00b      	beq.n	800709c <UART_SetConfig+0x2b0>
 8007084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007088:	d824      	bhi.n	80070d4 <UART_SetConfig+0x2e8>
 800708a:	2b00      	cmp	r3, #0
 800708c:	d003      	beq.n	8007096 <UART_SetConfig+0x2aa>
 800708e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007092:	d006      	beq.n	80070a2 <UART_SetConfig+0x2b6>
 8007094:	e01e      	b.n	80070d4 <UART_SetConfig+0x2e8>
 8007096:	2300      	movs	r3, #0
 8007098:	77fb      	strb	r3, [r7, #31]
 800709a:	e04b      	b.n	8007134 <UART_SetConfig+0x348>
 800709c:	2302      	movs	r3, #2
 800709e:	77fb      	strb	r3, [r7, #31]
 80070a0:	e048      	b.n	8007134 <UART_SetConfig+0x348>
 80070a2:	2304      	movs	r3, #4
 80070a4:	77fb      	strb	r3, [r7, #31]
 80070a6:	e045      	b.n	8007134 <UART_SetConfig+0x348>
 80070a8:	2308      	movs	r3, #8
 80070aa:	77fb      	strb	r3, [r7, #31]
 80070ac:	e042      	b.n	8007134 <UART_SetConfig+0x348>
 80070ae:	bf00      	nop
 80070b0:	efff69f3 	.word	0xefff69f3
 80070b4:	40011000 	.word	0x40011000
 80070b8:	40023800 	.word	0x40023800
 80070bc:	40004400 	.word	0x40004400
 80070c0:	40004800 	.word	0x40004800
 80070c4:	40004c00 	.word	0x40004c00
 80070c8:	40005000 	.word	0x40005000
 80070cc:	40011400 	.word	0x40011400
 80070d0:	40007800 	.word	0x40007800
 80070d4:	2310      	movs	r3, #16
 80070d6:	77fb      	strb	r3, [r7, #31]
 80070d8:	e02c      	b.n	8007134 <UART_SetConfig+0x348>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a72      	ldr	r2, [pc, #456]	; (80072a8 <UART_SetConfig+0x4bc>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d125      	bne.n	8007130 <UART_SetConfig+0x344>
 80070e4:	4b71      	ldr	r3, [pc, #452]	; (80072ac <UART_SetConfig+0x4c0>)
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80070ee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80070f2:	d017      	beq.n	8007124 <UART_SetConfig+0x338>
 80070f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80070f8:	d817      	bhi.n	800712a <UART_SetConfig+0x33e>
 80070fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070fe:	d00b      	beq.n	8007118 <UART_SetConfig+0x32c>
 8007100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007104:	d811      	bhi.n	800712a <UART_SetConfig+0x33e>
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <UART_SetConfig+0x326>
 800710a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800710e:	d006      	beq.n	800711e <UART_SetConfig+0x332>
 8007110:	e00b      	b.n	800712a <UART_SetConfig+0x33e>
 8007112:	2300      	movs	r3, #0
 8007114:	77fb      	strb	r3, [r7, #31]
 8007116:	e00d      	b.n	8007134 <UART_SetConfig+0x348>
 8007118:	2302      	movs	r3, #2
 800711a:	77fb      	strb	r3, [r7, #31]
 800711c:	e00a      	b.n	8007134 <UART_SetConfig+0x348>
 800711e:	2304      	movs	r3, #4
 8007120:	77fb      	strb	r3, [r7, #31]
 8007122:	e007      	b.n	8007134 <UART_SetConfig+0x348>
 8007124:	2308      	movs	r3, #8
 8007126:	77fb      	strb	r3, [r7, #31]
 8007128:	e004      	b.n	8007134 <UART_SetConfig+0x348>
 800712a:	2310      	movs	r3, #16
 800712c:	77fb      	strb	r3, [r7, #31]
 800712e:	e001      	b.n	8007134 <UART_SetConfig+0x348>
 8007130:	2310      	movs	r3, #16
 8007132:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	69db      	ldr	r3, [r3, #28]
 8007138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800713c:	d15b      	bne.n	80071f6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800713e:	7ffb      	ldrb	r3, [r7, #31]
 8007140:	2b08      	cmp	r3, #8
 8007142:	d828      	bhi.n	8007196 <UART_SetConfig+0x3aa>
 8007144:	a201      	add	r2, pc, #4	; (adr r2, 800714c <UART_SetConfig+0x360>)
 8007146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714a:	bf00      	nop
 800714c:	08007171 	.word	0x08007171
 8007150:	08007179 	.word	0x08007179
 8007154:	08007181 	.word	0x08007181
 8007158:	08007197 	.word	0x08007197
 800715c:	08007187 	.word	0x08007187
 8007160:	08007197 	.word	0x08007197
 8007164:	08007197 	.word	0x08007197
 8007168:	08007197 	.word	0x08007197
 800716c:	0800718f 	.word	0x0800718f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007170:	f7fd fb90 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8007174:	61b8      	str	r0, [r7, #24]
        break;
 8007176:	e013      	b.n	80071a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007178:	f7fd fba0 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 800717c:	61b8      	str	r0, [r7, #24]
        break;
 800717e:	e00f      	b.n	80071a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007180:	4b4b      	ldr	r3, [pc, #300]	; (80072b0 <UART_SetConfig+0x4c4>)
 8007182:	61bb      	str	r3, [r7, #24]
        break;
 8007184:	e00c      	b.n	80071a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007186:	f7fd fa73 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 800718a:	61b8      	str	r0, [r7, #24]
        break;
 800718c:	e008      	b.n	80071a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800718e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007192:	61bb      	str	r3, [r7, #24]
        break;
 8007194:	e004      	b.n	80071a0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007196:	2300      	movs	r3, #0
 8007198:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	77bb      	strb	r3, [r7, #30]
        break;
 800719e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d074      	beq.n	8007290 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	005a      	lsls	r2, r3, #1
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	085b      	lsrs	r3, r3, #1
 80071b0:	441a      	add	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b0f      	cmp	r3, #15
 80071c0:	d916      	bls.n	80071f0 <UART_SetConfig+0x404>
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071c8:	d212      	bcs.n	80071f0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	f023 030f 	bic.w	r3, r3, #15
 80071d2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	085b      	lsrs	r3, r3, #1
 80071d8:	b29b      	uxth	r3, r3
 80071da:	f003 0307 	and.w	r3, r3, #7
 80071de:	b29a      	uxth	r2, r3
 80071e0:	89fb      	ldrh	r3, [r7, #14]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	89fa      	ldrh	r2, [r7, #14]
 80071ec:	60da      	str	r2, [r3, #12]
 80071ee:	e04f      	b.n	8007290 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	77bb      	strb	r3, [r7, #30]
 80071f4:	e04c      	b.n	8007290 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071f6:	7ffb      	ldrb	r3, [r7, #31]
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d828      	bhi.n	800724e <UART_SetConfig+0x462>
 80071fc:	a201      	add	r2, pc, #4	; (adr r2, 8007204 <UART_SetConfig+0x418>)
 80071fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007202:	bf00      	nop
 8007204:	08007229 	.word	0x08007229
 8007208:	08007231 	.word	0x08007231
 800720c:	08007239 	.word	0x08007239
 8007210:	0800724f 	.word	0x0800724f
 8007214:	0800723f 	.word	0x0800723f
 8007218:	0800724f 	.word	0x0800724f
 800721c:	0800724f 	.word	0x0800724f
 8007220:	0800724f 	.word	0x0800724f
 8007224:	08007247 	.word	0x08007247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007228:	f7fd fb34 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 800722c:	61b8      	str	r0, [r7, #24]
        break;
 800722e:	e013      	b.n	8007258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007230:	f7fd fb44 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 8007234:	61b8      	str	r0, [r7, #24]
        break;
 8007236:	e00f      	b.n	8007258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007238:	4b1d      	ldr	r3, [pc, #116]	; (80072b0 <UART_SetConfig+0x4c4>)
 800723a:	61bb      	str	r3, [r7, #24]
        break;
 800723c:	e00c      	b.n	8007258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800723e:	f7fd fa17 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 8007242:	61b8      	str	r0, [r7, #24]
        break;
 8007244:	e008      	b.n	8007258 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724a:	61bb      	str	r3, [r7, #24]
        break;
 800724c:	e004      	b.n	8007258 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	77bb      	strb	r3, [r7, #30]
        break;
 8007256:	bf00      	nop
    }

    if (pclk != 0U)
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d018      	beq.n	8007290 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	085a      	lsrs	r2, r3, #1
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	441a      	add	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007270:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	2b0f      	cmp	r3, #15
 8007276:	d909      	bls.n	800728c <UART_SetConfig+0x4a0>
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800727e:	d205      	bcs.n	800728c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	b29a      	uxth	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	60da      	str	r2, [r3, #12]
 800728a:	e001      	b.n	8007290 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800729c:	7fbb      	ldrb	r3, [r7, #30]
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3720      	adds	r7, #32
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	40007c00 	.word	0x40007c00
 80072ac:	40023800 	.word	0x40023800
 80072b0:	00f42400 	.word	0x00f42400

080072b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00a      	beq.n	80072de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00a      	beq.n	8007300 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	430a      	orrs	r2, r1
 80072fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00a      	beq.n	8007322 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00a      	beq.n	8007344 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	430a      	orrs	r2, r1
 8007342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007348:	f003 0310 	and.w	r3, r3, #16
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00a      	beq.n	8007366 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736a:	f003 0320 	and.w	r3, r3, #32
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00a      	beq.n	8007388 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	430a      	orrs	r2, r1
 8007386:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01a      	beq.n	80073ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	430a      	orrs	r2, r1
 80073a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073b2:	d10a      	bne.n	80073ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d00a      	beq.n	80073ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	430a      	orrs	r2, r1
 80073ea:	605a      	str	r2, [r3, #4]
  }
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af02      	add	r7, sp, #8
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007408:	f7fa fe3a 	bl	8002080 <HAL_GetTick>
 800740c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0308 	and.w	r3, r3, #8
 8007418:	2b08      	cmp	r3, #8
 800741a:	d10e      	bne.n	800743a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800741c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007420:	9300      	str	r3, [sp, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f831 	bl	8007492 <UART_WaitOnFlagUntilTimeout>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d001      	beq.n	800743a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e027      	b.n	800748a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	2b04      	cmp	r3, #4
 8007446:	d10e      	bne.n	8007466 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007448:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f81b 	bl	8007492 <UART_WaitOnFlagUntilTimeout>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d001      	beq.n	8007466 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e011      	b.n	800748a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2220      	movs	r2, #32
 800746a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2220      	movs	r2, #32
 8007470:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b09c      	sub	sp, #112	; 0x70
 8007496:	af00      	add	r7, sp, #0
 8007498:	60f8      	str	r0, [r7, #12]
 800749a:	60b9      	str	r1, [r7, #8]
 800749c:	603b      	str	r3, [r7, #0]
 800749e:	4613      	mov	r3, r2
 80074a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074a2:	e0a7      	b.n	80075f4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074aa:	f000 80a3 	beq.w	80075f4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074ae:	f7fa fde7 	bl	8002080 <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d302      	bcc.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80074be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d13f      	bne.n	8007544 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80074d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074d8:	667b      	str	r3, [r7, #100]	; 0x64
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80074e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80074f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e6      	bne.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	3308      	adds	r3, #8
 80074fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007508:	f023 0301 	bic.w	r3, r3, #1
 800750c:	663b      	str	r3, [r7, #96]	; 0x60
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3308      	adds	r3, #8
 8007514:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007516:	64ba      	str	r2, [r7, #72]	; 0x48
 8007518:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800751c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007524:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1e5      	bne.n	80074f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2220      	movs	r2, #32
 800752e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2220      	movs	r2, #32
 8007534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	e068      	b.n	8007616 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0304 	and.w	r3, r3, #4
 800754e:	2b00      	cmp	r3, #0
 8007550:	d050      	beq.n	80075f4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800755c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007560:	d148      	bne.n	80075f4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800756a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007574:	e853 3f00 	ldrex	r3, [r3]
 8007578:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800757a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007580:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	461a      	mov	r2, r3
 8007588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800758a:	637b      	str	r3, [r7, #52]	; 0x34
 800758c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007592:	e841 2300 	strex	r3, r2, [r1]
 8007596:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1e6      	bne.n	800756c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3308      	adds	r3, #8
 80075a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	e853 3f00 	ldrex	r3, [r3]
 80075ac:	613b      	str	r3, [r7, #16]
   return(result);
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f023 0301 	bic.w	r3, r3, #1
 80075b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3308      	adds	r3, #8
 80075bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075be:	623a      	str	r2, [r7, #32]
 80075c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c2:	69f9      	ldr	r1, [r7, #28]
 80075c4:	6a3a      	ldr	r2, [r7, #32]
 80075c6:	e841 2300 	strex	r3, r2, [r1]
 80075ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1e5      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2220      	movs	r2, #32
 80075d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2220      	movs	r2, #32
 80075dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2220      	movs	r2, #32
 80075e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	e010      	b.n	8007616 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	69da      	ldr	r2, [r3, #28]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	4013      	ands	r3, r2
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	429a      	cmp	r2, r3
 8007602:	bf0c      	ite	eq
 8007604:	2301      	moveq	r3, #1
 8007606:	2300      	movne	r3, #0
 8007608:	b2db      	uxtb	r3, r3
 800760a:	461a      	mov	r2, r3
 800760c:	79fb      	ldrb	r3, [r7, #7]
 800760e:	429a      	cmp	r2, r3
 8007610:	f43f af48 	beq.w	80074a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3770      	adds	r7, #112	; 0x70
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
	...

08007620 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b096      	sub	sp, #88	; 0x58
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	4613      	mov	r3, r2
 800762c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	88fa      	ldrh	r2, [r7, #6]
 8007638:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2222      	movs	r2, #34	; 0x22
 8007648:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007650:	2b00      	cmp	r3, #0
 8007652:	d028      	beq.n	80076a6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007658:	4a3e      	ldr	r2, [pc, #248]	; (8007754 <UART_Start_Receive_DMA+0x134>)
 800765a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007660:	4a3d      	ldr	r2, [pc, #244]	; (8007758 <UART_Start_Receive_DMA+0x138>)
 8007662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007668:	4a3c      	ldr	r2, [pc, #240]	; (800775c <UART_Start_Receive_DMA+0x13c>)
 800766a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007670:	2200      	movs	r2, #0
 8007672:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3324      	adds	r3, #36	; 0x24
 800767e:	4619      	mov	r1, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007684:	461a      	mov	r2, r3
 8007686:	88fb      	ldrh	r3, [r7, #6]
 8007688:	f7fa fe96 	bl	80023b8 <HAL_DMA_Start_IT>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d009      	beq.n	80076a6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2210      	movs	r2, #16
 8007696:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2220      	movs	r2, #32
 800769e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e051      	b.n	800774a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	691b      	ldr	r3, [r3, #16]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d018      	beq.n	80076e0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b6:	e853 3f00 	ldrex	r3, [r3]
 80076ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076c2:	657b      	str	r3, [r7, #84]	; 0x54
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80076ce:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076d4:	e841 2300 	strex	r3, r2, [r1]
 80076d8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1e6      	bne.n	80076ae <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3308      	adds	r3, #8
 80076e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ea:	e853 3f00 	ldrex	r3, [r3]
 80076ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f2:	f043 0301 	orr.w	r3, r3, #1
 80076f6:	653b      	str	r3, [r7, #80]	; 0x50
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3308      	adds	r3, #8
 80076fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007700:	637a      	str	r2, [r7, #52]	; 0x34
 8007702:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007704:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007706:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007708:	e841 2300 	strex	r3, r2, [r1]
 800770c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800770e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007710:	2b00      	cmp	r3, #0
 8007712:	d1e5      	bne.n	80076e0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	e853 3f00 	ldrex	r3, [r3]
 8007722:	613b      	str	r3, [r7, #16]
   return(result);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800772a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007734:	623a      	str	r2, [r7, #32]
 8007736:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007738:	69f9      	ldr	r1, [r7, #28]
 800773a:	6a3a      	ldr	r2, [r7, #32]
 800773c:	e841 2300 	strex	r3, r2, [r1]
 8007740:	61bb      	str	r3, [r7, #24]
   return(result);
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d1e5      	bne.n	8007714 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3758      	adds	r7, #88	; 0x58
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	08007927 	.word	0x08007927
 8007758:	08007a4f 	.word	0x08007a4f
 800775c:	08007a8d 	.word	0x08007a8d

08007760 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007760:	b480      	push	{r7}
 8007762:	b089      	sub	sp, #36	; 0x24
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	60bb      	str	r3, [r7, #8]
   return(result);
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800777c:	61fb      	str	r3, [r7, #28]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	461a      	mov	r2, r3
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	61bb      	str	r3, [r7, #24]
 8007788:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6979      	ldr	r1, [r7, #20]
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	613b      	str	r3, [r7, #16]
   return(result);
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e6      	bne.n	8007768 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2220      	movs	r2, #32
 800779e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80077a0:	bf00      	nop
 80077a2:	3724      	adds	r7, #36	; 0x24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b095      	sub	sp, #84	; 0x54
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077d2:	643b      	str	r3, [r7, #64]	; 0x40
 80077d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e6      	bne.n	80077b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3308      	adds	r3, #8
 80077ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f023 0301 	bic.w	r3, r3, #1
 80077fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3308      	adds	r3, #8
 8007804:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007806:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007808:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800780c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e5      	bne.n	80077e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800781e:	2b01      	cmp	r3, #1
 8007820:	d118      	bne.n	8007854 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	f023 0310 	bic.w	r3, r3, #16
 8007836:	647b      	str	r3, [r7, #68]	; 0x44
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007840:	61bb      	str	r3, [r7, #24]
 8007842:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6979      	ldr	r1, [r7, #20]
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	613b      	str	r3, [r7, #16]
   return(result);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e6      	bne.n	8007822 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007868:	bf00      	nop
 800786a:	3754      	adds	r7, #84	; 0x54
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b090      	sub	sp, #64	; 0x40
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007880:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	69db      	ldr	r3, [r3, #28]
 8007886:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800788a:	d037      	beq.n	80078fc <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800788c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800788e:	2200      	movs	r2, #0
 8007890:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789e:	e853 3f00 	ldrex	r3, [r3]
 80078a2:	623b      	str	r3, [r7, #32]
   return(result);
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80078ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3308      	adds	r3, #8
 80078b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078b4:	633a      	str	r2, [r7, #48]	; 0x30
 80078b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80078ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078bc:	e841 2300 	strex	r3, r2, [r1]
 80078c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80078c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e5      	bne.n	8007894 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	e853 3f00 	ldrex	r3, [r3]
 80078d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078dc:	637b      	str	r3, [r7, #52]	; 0x34
 80078de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	461a      	mov	r2, r3
 80078e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e6:	61fb      	str	r3, [r7, #28]
 80078e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	69b9      	ldr	r1, [r7, #24]
 80078ec:	69fa      	ldr	r2, [r7, #28]
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	617b      	str	r3, [r7, #20]
   return(result);
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1e6      	bne.n	80078c8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078fa:	e002      	b.n	8007902 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 80078fc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80078fe:	f7ff fa2d 	bl	8006d5c <HAL_UART_TxCpltCallback>
}
 8007902:	bf00      	nop
 8007904:	3740      	adds	r7, #64	; 0x40
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b084      	sub	sp, #16
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007916:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f7ff fa29 	bl	8006d70 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800791e:	bf00      	nop
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b09c      	sub	sp, #112	; 0x70
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007932:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800793c:	d071      	beq.n	8007a22 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800793e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007940:	2200      	movs	r2, #0
 8007942:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800794e:	e853 3f00 	ldrex	r3, [r3]
 8007952:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007954:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007956:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800795a:	66bb      	str	r3, [r7, #104]	; 0x68
 800795c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007964:	65bb      	str	r3, [r7, #88]	; 0x58
 8007966:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800796a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800796c:	e841 2300 	strex	r3, r2, [r1]
 8007970:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e6      	bne.n	8007946 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	3308      	adds	r3, #8
 800797e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007982:	e853 3f00 	ldrex	r3, [r3]
 8007986:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800798a:	f023 0301 	bic.w	r3, r3, #1
 800798e:	667b      	str	r3, [r7, #100]	; 0x64
 8007990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3308      	adds	r3, #8
 8007996:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007998:	647a      	str	r2, [r7, #68]	; 0x44
 800799a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800799e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079a0:	e841 2300 	strex	r3, r2, [r1]
 80079a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1e5      	bne.n	8007978 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3308      	adds	r3, #8
 80079b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	e853 3f00 	ldrex	r3, [r3]
 80079ba:	623b      	str	r3, [r7, #32]
   return(result);
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079c2:	663b      	str	r3, [r7, #96]	; 0x60
 80079c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3308      	adds	r3, #8
 80079ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80079cc:	633a      	str	r2, [r7, #48]	; 0x30
 80079ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079d4:	e841 2300 	strex	r3, r2, [r1]
 80079d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1e5      	bne.n	80079ac <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079e2:	2220      	movs	r2, #32
 80079e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d118      	bne.n	8007a22 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	e853 3f00 	ldrex	r3, [r3]
 80079fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f023 0310 	bic.w	r3, r3, #16
 8007a04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a0e:	61fb      	str	r3, [r7, #28]
 8007a10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	69b9      	ldr	r1, [r7, #24]
 8007a14:	69fa      	ldr	r2, [r7, #28]
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e6      	bne.n	80079f0 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a24:	2200      	movs	r2, #0
 8007a26:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d107      	bne.n	8007a40 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a36:	4619      	mov	r1, r3
 8007a38:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007a3a:	f7ff f9c1 	bl	8006dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a3e:	e002      	b.n	8007a46 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8007a40:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007a42:	f7ff f99f 	bl	8006d84 <HAL_UART_RxCpltCallback>
}
 8007a46:	bf00      	nop
 8007a48:	3770      	adds	r7, #112	; 0x70
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b084      	sub	sp, #16
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d109      	bne.n	8007a7e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a70:	085b      	lsrs	r3, r3, #1
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	4619      	mov	r1, r3
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f7ff f9a2 	bl	8006dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a7c:	e002      	b.n	8007a84 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f7ff f98a 	bl	8006d98 <HAL_UART_RxHalfCpltCallback>
}
 8007a84:	bf00      	nop
 8007a86:	3710      	adds	r7, #16
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b086      	sub	sp, #24
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a98:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a9e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ab2:	2b80      	cmp	r3, #128	; 0x80
 8007ab4:	d109      	bne.n	8007aca <UART_DMAError+0x3e>
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b21      	cmp	r3, #33	; 0x21
 8007aba:	d106      	bne.n	8007aca <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007ac4:	6978      	ldr	r0, [r7, #20]
 8007ac6:	f7ff fe4b 	bl	8007760 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad4:	2b40      	cmp	r3, #64	; 0x40
 8007ad6:	d109      	bne.n	8007aec <UART_DMAError+0x60>
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2b22      	cmp	r3, #34	; 0x22
 8007adc:	d106      	bne.n	8007aec <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007ae6:	6978      	ldr	r0, [r7, #20]
 8007ae8:	f7ff fe60 	bl	80077ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007af2:	f043 0210 	orr.w	r2, r3, #16
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007afc:	6978      	ldr	r0, [r7, #20]
 8007afe:	f7ff f955 	bl	8006dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b02:	bf00      	nop
 8007b04:	3718      	adds	r7, #24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b084      	sub	sp, #16
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f7ff f93f 	bl	8006dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b2e:	bf00      	nop
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}

08007b36 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b088      	sub	sp, #32
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	e853 3f00 	ldrex	r3, [r3]
 8007b4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b52:	61fb      	str	r3, [r7, #28]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	461a      	mov	r2, r3
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	61bb      	str	r3, [r7, #24]
 8007b5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b60:	6979      	ldr	r1, [r7, #20]
 8007b62:	69ba      	ldr	r2, [r7, #24]
 8007b64:	e841 2300 	strex	r3, r2, [r1]
 8007b68:	613b      	str	r3, [r7, #16]
   return(result);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d1e6      	bne.n	8007b3e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2220      	movs	r2, #32
 8007b74:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff f8ed 	bl	8006d5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b82:	bf00      	nop
 8007b84:	3720      	adds	r7, #32
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
	...

08007b8c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	4613      	mov	r3, r2
 8007b98:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	2b02      	cmp	r3, #2
 8007b9e:	d165      	bne.n	8007c6c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	4a41      	ldr	r2, [pc, #260]	; (8007ca8 <USB_SetTurnaroundTime+0x11c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d906      	bls.n	8007bb6 <USB_SetTurnaroundTime+0x2a>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	4a40      	ldr	r2, [pc, #256]	; (8007cac <USB_SetTurnaroundTime+0x120>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d202      	bcs.n	8007bb6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007bb0:	230f      	movs	r3, #15
 8007bb2:	617b      	str	r3, [r7, #20]
 8007bb4:	e062      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	4a3c      	ldr	r2, [pc, #240]	; (8007cac <USB_SetTurnaroundTime+0x120>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d306      	bcc.n	8007bcc <USB_SetTurnaroundTime+0x40>
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	4a3b      	ldr	r2, [pc, #236]	; (8007cb0 <USB_SetTurnaroundTime+0x124>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d202      	bcs.n	8007bcc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007bc6:	230e      	movs	r3, #14
 8007bc8:	617b      	str	r3, [r7, #20]
 8007bca:	e057      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	4a38      	ldr	r2, [pc, #224]	; (8007cb0 <USB_SetTurnaroundTime+0x124>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d306      	bcc.n	8007be2 <USB_SetTurnaroundTime+0x56>
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	4a37      	ldr	r2, [pc, #220]	; (8007cb4 <USB_SetTurnaroundTime+0x128>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d202      	bcs.n	8007be2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007bdc:	230d      	movs	r3, #13
 8007bde:	617b      	str	r3, [r7, #20]
 8007be0:	e04c      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	4a33      	ldr	r2, [pc, #204]	; (8007cb4 <USB_SetTurnaroundTime+0x128>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d306      	bcc.n	8007bf8 <USB_SetTurnaroundTime+0x6c>
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	4a32      	ldr	r2, [pc, #200]	; (8007cb8 <USB_SetTurnaroundTime+0x12c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d802      	bhi.n	8007bf8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bf2:	230c      	movs	r3, #12
 8007bf4:	617b      	str	r3, [r7, #20]
 8007bf6:	e041      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	4a2f      	ldr	r2, [pc, #188]	; (8007cb8 <USB_SetTurnaroundTime+0x12c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d906      	bls.n	8007c0e <USB_SetTurnaroundTime+0x82>
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	4a2e      	ldr	r2, [pc, #184]	; (8007cbc <USB_SetTurnaroundTime+0x130>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d802      	bhi.n	8007c0e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007c08:	230b      	movs	r3, #11
 8007c0a:	617b      	str	r3, [r7, #20]
 8007c0c:	e036      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	4a2a      	ldr	r2, [pc, #168]	; (8007cbc <USB_SetTurnaroundTime+0x130>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d906      	bls.n	8007c24 <USB_SetTurnaroundTime+0x98>
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	4a29      	ldr	r2, [pc, #164]	; (8007cc0 <USB_SetTurnaroundTime+0x134>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d802      	bhi.n	8007c24 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007c1e:	230a      	movs	r3, #10
 8007c20:	617b      	str	r3, [r7, #20]
 8007c22:	e02b      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	4a26      	ldr	r2, [pc, #152]	; (8007cc0 <USB_SetTurnaroundTime+0x134>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d906      	bls.n	8007c3a <USB_SetTurnaroundTime+0xae>
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	4a25      	ldr	r2, [pc, #148]	; (8007cc4 <USB_SetTurnaroundTime+0x138>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d202      	bcs.n	8007c3a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c34:	2309      	movs	r3, #9
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	e020      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	4a21      	ldr	r2, [pc, #132]	; (8007cc4 <USB_SetTurnaroundTime+0x138>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d306      	bcc.n	8007c50 <USB_SetTurnaroundTime+0xc4>
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	4a20      	ldr	r2, [pc, #128]	; (8007cc8 <USB_SetTurnaroundTime+0x13c>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d802      	bhi.n	8007c50 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c4a:	2308      	movs	r3, #8
 8007c4c:	617b      	str	r3, [r7, #20]
 8007c4e:	e015      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	4a1d      	ldr	r2, [pc, #116]	; (8007cc8 <USB_SetTurnaroundTime+0x13c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d906      	bls.n	8007c66 <USB_SetTurnaroundTime+0xda>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	4a1c      	ldr	r2, [pc, #112]	; (8007ccc <USB_SetTurnaroundTime+0x140>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d202      	bcs.n	8007c66 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c60:	2307      	movs	r3, #7
 8007c62:	617b      	str	r3, [r7, #20]
 8007c64:	e00a      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c66:	2306      	movs	r3, #6
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	e007      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d102      	bne.n	8007c78 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c72:	2309      	movs	r3, #9
 8007c74:	617b      	str	r3, [r7, #20]
 8007c76:	e001      	b.n	8007c7c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c78:	2309      	movs	r3, #9
 8007c7a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	68da      	ldr	r2, [r3, #12]
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	029b      	lsls	r3, r3, #10
 8007c90:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007c94:	431a      	orrs	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	371c      	adds	r7, #28
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr
 8007ca8:	00d8acbf 	.word	0x00d8acbf
 8007cac:	00e4e1c0 	.word	0x00e4e1c0
 8007cb0:	00f42400 	.word	0x00f42400
 8007cb4:	01067380 	.word	0x01067380
 8007cb8:	011a499f 	.word	0x011a499f
 8007cbc:	01312cff 	.word	0x01312cff
 8007cc0:	014ca43f 	.word	0x014ca43f
 8007cc4:	016e3600 	.word	0x016e3600
 8007cc8:	01a6ab1f 	.word	0x01a6ab1f
 8007ccc:	01e84800 	.word	0x01e84800

08007cd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4a13      	ldr	r2, [pc, #76]	; (8007d34 <USB_FlushTxFifo+0x64>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d901      	bls.n	8007cf0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e01b      	b.n	8007d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	daf2      	bge.n	8007cde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	019b      	lsls	r3, r3, #6
 8007d00:	f043 0220 	orr.w	r2, r3, #32
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	4a08      	ldr	r2, [pc, #32]	; (8007d34 <USB_FlushTxFifo+0x64>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d901      	bls.n	8007d1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e006      	b.n	8007d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	f003 0320 	and.w	r3, r3, #32
 8007d22:	2b20      	cmp	r3, #32
 8007d24:	d0f0      	beq.n	8007d08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	00030d40 	.word	0x00030d40

08007d38 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f003 0306 	and.w	r3, r3, #6
 8007d50:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d102      	bne.n	8007d5e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	75fb      	strb	r3, [r7, #23]
 8007d5c:	e00a      	b.n	8007d74 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	d002      	beq.n	8007d6a <USB_GetDevSpeed+0x32>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b06      	cmp	r3, #6
 8007d68:	d102      	bne.n	8007d70 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	75fb      	strb	r3, [r7, #23]
 8007d6e:	e001      	b.n	8007d74 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007d70:	230f      	movs	r3, #15
 8007d72:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	371c      	adds	r7, #28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
	...

08007d84 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	785b      	ldrb	r3, [r3, #1]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d139      	bne.n	8007e14 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007da6:	69da      	ldr	r2, [r3, #28]
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	f003 030f 	and.w	r3, r3, #15
 8007db0:	2101      	movs	r1, #1
 8007db2:	fa01 f303 	lsl.w	r3, r1, r3
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	68f9      	ldr	r1, [r7, #12]
 8007dba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	015a      	lsls	r2, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4413      	add	r3, r2
 8007dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d153      	bne.n	8007e80 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	015a      	lsls	r2, r3, #5
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	791b      	ldrb	r3, [r3, #4]
 8007df2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007df4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	059b      	lsls	r3, r3, #22
 8007dfa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	0159      	lsls	r1, r3, #5
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	440b      	add	r3, r1
 8007e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4b20      	ldr	r3, [pc, #128]	; (8007e90 <USB_ActivateEndpoint+0x10c>)
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	600b      	str	r3, [r1, #0]
 8007e12:	e035      	b.n	8007e80 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e1a:	69da      	ldr	r2, [r3, #28]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	f003 030f 	and.w	r3, r3, #15
 8007e24:	2101      	movs	r1, #1
 8007e26:	fa01 f303 	lsl.w	r3, r1, r3
 8007e2a:	041b      	lsls	r3, r3, #16
 8007e2c:	68f9      	ldr	r1, [r7, #12]
 8007e2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e32:	4313      	orrs	r3, r2
 8007e34:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	015a      	lsls	r2, r3, #5
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d119      	bne.n	8007e80 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	015a      	lsls	r2, r3, #5
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	4413      	add	r3, r2
 8007e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	791b      	ldrb	r3, [r3, #4]
 8007e66:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e68:	430b      	orrs	r3, r1
 8007e6a:	431a      	orrs	r2, r3
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	0159      	lsls	r1, r3, #5
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	440b      	add	r3, r1
 8007e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e78:	4619      	mov	r1, r3
 8007e7a:	4b05      	ldr	r3, [pc, #20]	; (8007e90 <USB_ActivateEndpoint+0x10c>)
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	10008000 	.word	0x10008000

08007e94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b08a      	sub	sp, #40	; 0x28
 8007e98:	af02      	add	r7, sp, #8
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	785b      	ldrb	r3, [r3, #1]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	f040 8163 	bne.w	800817c <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d132      	bne.n	8007f24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eca:	691a      	ldr	r2, [r3, #16]
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	0159      	lsls	r1, r3, #5
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	440b      	add	r3, r1
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed8:	4619      	mov	r1, r3
 8007eda:	4ba5      	ldr	r3, [pc, #660]	; (8008170 <USB_EPStartXfer+0x2dc>)
 8007edc:	4013      	ands	r3, r2
 8007ede:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	69ba      	ldr	r2, [r7, #24]
 8007ef0:	0151      	lsls	r1, r2, #5
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	440a      	add	r2, r1
 8007ef6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007efa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007efe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f0c:	691a      	ldr	r2, [r3, #16]
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	0159      	lsls	r1, r3, #5
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	440b      	add	r3, r1
 8007f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	4b95      	ldr	r3, [pc, #596]	; (8008174 <USB_EPStartXfer+0x2e0>)
 8007f1e:	4013      	ands	r3, r2
 8007f20:	610b      	str	r3, [r1, #16]
 8007f22:	e074      	b.n	800800e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f24:	69bb      	ldr	r3, [r7, #24]
 8007f26:	015a      	lsls	r2, r3, #5
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f30:	691a      	ldr	r2, [r3, #16]
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	0159      	lsls	r1, r3, #5
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	440b      	add	r3, r1
 8007f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f3e:	4619      	mov	r1, r3
 8007f40:	4b8c      	ldr	r3, [pc, #560]	; (8008174 <USB_EPStartXfer+0x2e0>)
 8007f42:	4013      	ands	r3, r2
 8007f44:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	015a      	lsls	r2, r3, #5
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f52:	691a      	ldr	r2, [r3, #16]
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	0159      	lsls	r1, r3, #5
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	440b      	add	r3, r1
 8007f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f60:	4619      	mov	r1, r3
 8007f62:	4b83      	ldr	r3, [pc, #524]	; (8008170 <USB_EPStartXfer+0x2dc>)
 8007f64:	4013      	ands	r3, r2
 8007f66:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f74:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	6999      	ldr	r1, [r3, #24]
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	440b      	add	r3, r1
 8007f80:	1e59      	subs	r1, r3, #1
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f8a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f8c:	4b7a      	ldr	r3, [pc, #488]	; (8008178 <USB_EPStartXfer+0x2e4>)
 8007f8e:	400b      	ands	r3, r1
 8007f90:	69b9      	ldr	r1, [r7, #24]
 8007f92:	0148      	lsls	r0, r1, #5
 8007f94:	69f9      	ldr	r1, [r7, #28]
 8007f96:	4401      	add	r1, r0
 8007f98:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	015a      	lsls	r2, r3, #5
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fac:	691a      	ldr	r2, [r3, #16]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fb6:	69b9      	ldr	r1, [r7, #24]
 8007fb8:	0148      	lsls	r0, r1, #5
 8007fba:	69f9      	ldr	r1, [r7, #28]
 8007fbc:	4401      	add	r1, r0
 8007fbe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	791b      	ldrb	r3, [r3, #4]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d11f      	bne.n	800800e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	015a      	lsls	r2, r3, #5
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	0151      	lsls	r1, r2, #5
 8007fe0:	69fa      	ldr	r2, [r7, #28]
 8007fe2:	440a      	add	r2, r1
 8007fe4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fe8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007fec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	015a      	lsls	r2, r3, #5
 8007ff2:	69fb      	ldr	r3, [r7, #28]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	69ba      	ldr	r2, [r7, #24]
 8007ffe:	0151      	lsls	r1, r2, #5
 8008000:	69fa      	ldr	r2, [r7, #28]
 8008002:	440a      	add	r2, r1
 8008004:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008008:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800800c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800800e:	79fb      	ldrb	r3, [r7, #7]
 8008010:	2b01      	cmp	r3, #1
 8008012:	d14b      	bne.n	80080ac <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d009      	beq.n	8008030 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	015a      	lsls	r2, r3, #5
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	4413      	add	r3, r2
 8008024:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008028:	461a      	mov	r2, r3
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	791b      	ldrb	r3, [r3, #4]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d128      	bne.n	800808a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008044:	2b00      	cmp	r3, #0
 8008046:	d110      	bne.n	800806a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	4413      	add	r3, r2
 8008050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	69ba      	ldr	r2, [r7, #24]
 8008058:	0151      	lsls	r1, r2, #5
 800805a:	69fa      	ldr	r2, [r7, #28]
 800805c:	440a      	add	r2, r1
 800805e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008062:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008066:	6013      	str	r3, [r2, #0]
 8008068:	e00f      	b.n	800808a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	4413      	add	r3, r2
 8008072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	0151      	lsls	r1, r2, #5
 800807c:	69fa      	ldr	r2, [r7, #28]
 800807e:	440a      	add	r2, r1
 8008080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008088:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	69ba      	ldr	r2, [r7, #24]
 800809a:	0151      	lsls	r1, r2, #5
 800809c:	69fa      	ldr	r2, [r7, #28]
 800809e:	440a      	add	r2, r1
 80080a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	e137      	b.n	800831c <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080ac:	69bb      	ldr	r3, [r7, #24]
 80080ae:	015a      	lsls	r2, r3, #5
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	69ba      	ldr	r2, [r7, #24]
 80080bc:	0151      	lsls	r1, r2, #5
 80080be:	69fa      	ldr	r2, [r7, #28]
 80080c0:	440a      	add	r2, r1
 80080c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080ca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	791b      	ldrb	r3, [r3, #4]
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d015      	beq.n	8008100 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	f000 811f 	beq.w	800831c <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	2101      	movs	r1, #1
 80080f0:	fa01 f303 	lsl.w	r3, r1, r3
 80080f4:	69f9      	ldr	r1, [r7, #28]
 80080f6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80080fa:	4313      	orrs	r3, r2
 80080fc:	634b      	str	r3, [r1, #52]	; 0x34
 80080fe:	e10d      	b.n	800831c <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800810c:	2b00      	cmp	r3, #0
 800810e:	d110      	bne.n	8008132 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	69ba      	ldr	r2, [r7, #24]
 8008120:	0151      	lsls	r1, r2, #5
 8008122:	69fa      	ldr	r2, [r7, #28]
 8008124:	440a      	add	r2, r1
 8008126:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800812a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800812e:	6013      	str	r3, [r2, #0]
 8008130:	e00f      	b.n	8008152 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	015a      	lsls	r2, r3, #5
 8008136:	69fb      	ldr	r3, [r7, #28]
 8008138:	4413      	add	r3, r2
 800813a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	69ba      	ldr	r2, [r7, #24]
 8008142:	0151      	lsls	r1, r2, #5
 8008144:	69fa      	ldr	r2, [r7, #28]
 8008146:	440a      	add	r2, r1
 8008148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800814c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008150:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	6919      	ldr	r1, [r3, #16]
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	781a      	ldrb	r2, [r3, #0]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	b298      	uxth	r0, r3
 8008160:	79fb      	ldrb	r3, [r7, #7]
 8008162:	9300      	str	r3, [sp, #0]
 8008164:	4603      	mov	r3, r0
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 faea 	bl	8008740 <USB_WritePacket>
 800816c:	e0d6      	b.n	800831c <USB_EPStartXfer+0x488>
 800816e:	bf00      	nop
 8008170:	e007ffff 	.word	0xe007ffff
 8008174:	fff80000 	.word	0xfff80000
 8008178:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	015a      	lsls	r2, r3, #5
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	4413      	add	r3, r2
 8008184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008188:	691a      	ldr	r2, [r3, #16]
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	0159      	lsls	r1, r3, #5
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	440b      	add	r3, r1
 8008192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008196:	4619      	mov	r1, r3
 8008198:	4b63      	ldr	r3, [pc, #396]	; (8008328 <USB_EPStartXfer+0x494>)
 800819a:	4013      	ands	r3, r2
 800819c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	015a      	lsls	r2, r3, #5
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	4413      	add	r3, r2
 80081a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081aa:	691a      	ldr	r2, [r3, #16]
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	0159      	lsls	r1, r3, #5
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	440b      	add	r3, r1
 80081b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b8:	4619      	mov	r1, r3
 80081ba:	4b5c      	ldr	r3, [pc, #368]	; (800832c <USB_EPStartXfer+0x498>)
 80081bc:	4013      	ands	r3, r2
 80081be:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d123      	bne.n	8008210 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081de:	69b9      	ldr	r1, [r7, #24]
 80081e0:	0148      	lsls	r0, r1, #5
 80081e2:	69f9      	ldr	r1, [r7, #28]
 80081e4:	4401      	add	r1, r0
 80081e6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80081ea:	4313      	orrs	r3, r2
 80081ec:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	69ba      	ldr	r2, [r7, #24]
 80081fe:	0151      	lsls	r1, r2, #5
 8008200:	69fa      	ldr	r2, [r7, #28]
 8008202:	440a      	add	r2, r1
 8008204:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008208:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800820c:	6113      	str	r3, [r2, #16]
 800820e:	e037      	b.n	8008280 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	699a      	ldr	r2, [r3, #24]
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	4413      	add	r3, r2
 800821a:	1e5a      	subs	r2, r3, #1
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	fbb2 f3f3 	udiv	r3, r2, r3
 8008224:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	8afa      	ldrh	r2, [r7, #22]
 800822c:	fb03 f202 	mul.w	r2, r3, r2
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	4413      	add	r3, r2
 800823c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008240:	691a      	ldr	r2, [r3, #16]
 8008242:	8afb      	ldrh	r3, [r7, #22]
 8008244:	04d9      	lsls	r1, r3, #19
 8008246:	4b3a      	ldr	r3, [pc, #232]	; (8008330 <USB_EPStartXfer+0x49c>)
 8008248:	400b      	ands	r3, r1
 800824a:	69b9      	ldr	r1, [r7, #24]
 800824c:	0148      	lsls	r0, r1, #5
 800824e:	69f9      	ldr	r1, [r7, #28]
 8008250:	4401      	add	r1, r0
 8008252:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008256:	4313      	orrs	r3, r2
 8008258:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	015a      	lsls	r2, r3, #5
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	4413      	add	r3, r2
 8008262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008266:	691a      	ldr	r2, [r3, #16]
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	69db      	ldr	r3, [r3, #28]
 800826c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008270:	69b9      	ldr	r1, [r7, #24]
 8008272:	0148      	lsls	r0, r1, #5
 8008274:	69f9      	ldr	r1, [r7, #28]
 8008276:	4401      	add	r1, r0
 8008278:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800827c:	4313      	orrs	r3, r2
 800827e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008280:	79fb      	ldrb	r3, [r7, #7]
 8008282:	2b01      	cmp	r3, #1
 8008284:	d10d      	bne.n	80082a2 <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d009      	beq.n	80082a2 <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	6919      	ldr	r1, [r3, #16]
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	4413      	add	r3, r2
 800829a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800829e:	460a      	mov	r2, r1
 80082a0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	791b      	ldrb	r3, [r3, #4]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d128      	bne.n	80082fc <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d110      	bne.n	80082dc <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	69ba      	ldr	r2, [r7, #24]
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	69fa      	ldr	r2, [r7, #28]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082d8:	6013      	str	r3, [r2, #0]
 80082da:	e00f      	b.n	80082fc <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	015a      	lsls	r2, r3, #5
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	4413      	add	r3, r2
 80082e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69ba      	ldr	r2, [r7, #24]
 80082ec:	0151      	lsls	r1, r2, #5
 80082ee:	69fa      	ldr	r2, [r7, #28]
 80082f0:	440a      	add	r2, r1
 80082f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082fa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	015a      	lsls	r2, r3, #5
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	4413      	add	r3, r2
 8008304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69ba      	ldr	r2, [r7, #24]
 800830c:	0151      	lsls	r1, r2, #5
 800830e:	69fa      	ldr	r2, [r7, #28]
 8008310:	440a      	add	r2, r1
 8008312:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008316:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800831a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3720      	adds	r7, #32
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	fff80000 	.word	0xfff80000
 800832c:	e007ffff 	.word	0xe007ffff
 8008330:	1ff80000 	.word	0x1ff80000

08008334 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008334:	b480      	push	{r7}
 8008336:	b087      	sub	sp, #28
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	4613      	mov	r3, r2
 8008340:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	785b      	ldrb	r3, [r3, #1]
 8008350:	2b01      	cmp	r3, #1
 8008352:	f040 80ce 	bne.w	80084f2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d132      	bne.n	80083c4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800836a:	691a      	ldr	r2, [r3, #16]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	0159      	lsls	r1, r3, #5
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	440b      	add	r3, r1
 8008374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008378:	4619      	mov	r1, r3
 800837a:	4b9a      	ldr	r3, [pc, #616]	; (80085e4 <USB_EP0StartXfer+0x2b0>)
 800837c:	4013      	ands	r3, r2
 800837e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	015a      	lsls	r2, r3, #5
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	4413      	add	r3, r2
 8008388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	0151      	lsls	r1, r2, #5
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	440a      	add	r2, r1
 8008396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800839a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800839e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ac:	691a      	ldr	r2, [r3, #16]
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	0159      	lsls	r1, r3, #5
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	440b      	add	r3, r1
 80083b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ba:	4619      	mov	r1, r3
 80083bc:	4b8a      	ldr	r3, [pc, #552]	; (80085e8 <USB_EP0StartXfer+0x2b4>)
 80083be:	4013      	ands	r3, r2
 80083c0:	610b      	str	r3, [r1, #16]
 80083c2:	e04e      	b.n	8008462 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	691a      	ldr	r2, [r3, #16]
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	0159      	lsls	r1, r3, #5
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	440b      	add	r3, r1
 80083da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083de:	4619      	mov	r1, r3
 80083e0:	4b81      	ldr	r3, [pc, #516]	; (80085e8 <USB_EP0StartXfer+0x2b4>)
 80083e2:	4013      	ands	r3, r2
 80083e4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	015a      	lsls	r2, r3, #5
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	4413      	add	r3, r2
 80083ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f2:	691a      	ldr	r2, [r3, #16]
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	0159      	lsls	r1, r3, #5
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	440b      	add	r3, r1
 80083fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008400:	4619      	mov	r1, r3
 8008402:	4b78      	ldr	r3, [pc, #480]	; (80085e4 <USB_EP0StartXfer+0x2b0>)
 8008404:	4013      	ands	r3, r2
 8008406:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	699a      	ldr	r2, [r3, #24]
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	429a      	cmp	r2, r3
 8008412:	d903      	bls.n	800841c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	68da      	ldr	r2, [r3, #12]
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	693a      	ldr	r2, [r7, #16]
 800842c:	0151      	lsls	r1, r2, #5
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	440a      	add	r2, r1
 8008432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008436:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800843a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008448:	691a      	ldr	r2, [r3, #16]
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008452:	6939      	ldr	r1, [r7, #16]
 8008454:	0148      	lsls	r0, r1, #5
 8008456:	6979      	ldr	r1, [r7, #20]
 8008458:	4401      	add	r1, r0
 800845a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800845e:	4313      	orrs	r3, r2
 8008460:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008462:	79fb      	ldrb	r3, [r7, #7]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d11e      	bne.n	80084a6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	695b      	ldr	r3, [r3, #20]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d009      	beq.n	8008484 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	015a      	lsls	r2, r3, #5
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	4413      	add	r3, r2
 8008478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800847c:	461a      	mov	r2, r3
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	4413      	add	r3, r2
 800848c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	0151      	lsls	r1, r2, #5
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	440a      	add	r2, r1
 800849a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800849e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084a2:	6013      	str	r3, [r2, #0]
 80084a4:	e097      	b.n	80085d6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	697a      	ldr	r2, [r7, #20]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084c4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	699b      	ldr	r3, [r3, #24]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	f000 8083 	beq.w	80085d6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f003 030f 	and.w	r3, r3, #15
 80084e0:	2101      	movs	r1, #1
 80084e2:	fa01 f303 	lsl.w	r3, r1, r3
 80084e6:	6979      	ldr	r1, [r7, #20]
 80084e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084ec:	4313      	orrs	r3, r2
 80084ee:	634b      	str	r3, [r1, #52]	; 0x34
 80084f0:	e071      	b.n	80085d6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	015a      	lsls	r2, r3, #5
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	4413      	add	r3, r2
 80084fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084fe:	691a      	ldr	r2, [r3, #16]
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	0159      	lsls	r1, r3, #5
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	440b      	add	r3, r1
 8008508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800850c:	4619      	mov	r1, r3
 800850e:	4b36      	ldr	r3, [pc, #216]	; (80085e8 <USB_EP0StartXfer+0x2b4>)
 8008510:	4013      	ands	r3, r2
 8008512:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008520:	691a      	ldr	r2, [r3, #16]
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	0159      	lsls	r1, r3, #5
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	440b      	add	r3, r1
 800852a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800852e:	4619      	mov	r1, r3
 8008530:	4b2c      	ldr	r3, [pc, #176]	; (80085e4 <USB_EP0StartXfer+0x2b0>)
 8008532:	4013      	ands	r3, r2
 8008534:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	68da      	ldr	r2, [r3, #12]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	015a      	lsls	r2, r3, #5
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	4413      	add	r3, r2
 8008556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	693a      	ldr	r2, [r7, #16]
 800855e:	0151      	lsls	r1, r2, #5
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	440a      	add	r2, r1
 8008564:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008568:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800856c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	015a      	lsls	r2, r3, #5
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	4413      	add	r3, r2
 8008576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800857a:	691a      	ldr	r2, [r3, #16]
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	69db      	ldr	r3, [r3, #28]
 8008580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008584:	6939      	ldr	r1, [r7, #16]
 8008586:	0148      	lsls	r0, r1, #5
 8008588:	6979      	ldr	r1, [r7, #20]
 800858a:	4401      	add	r1, r0
 800858c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008590:	4313      	orrs	r3, r2
 8008592:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008594:	79fb      	ldrb	r3, [r7, #7]
 8008596:	2b01      	cmp	r3, #1
 8008598:	d10d      	bne.n	80085b6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d009      	beq.n	80085b6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	6919      	ldr	r1, [r3, #16]
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	015a      	lsls	r2, r3, #5
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	4413      	add	r3, r2
 80085ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b2:	460a      	mov	r2, r1
 80085b4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	693a      	ldr	r2, [r7, #16]
 80085c6:	0151      	lsls	r1, r2, #5
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	440a      	add	r2, r1
 80085cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085d6:	2300      	movs	r3, #0
}
 80085d8:	4618      	mov	r0, r3
 80085da:	371c      	adds	r7, #28
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr
 80085e4:	e007ffff 	.word	0xe007ffff
 80085e8:	fff80000 	.word	0xfff80000

080085ec <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b087      	sub	sp, #28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	785b      	ldrb	r3, [r3, #1]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d14a      	bne.n	80086a0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	015a      	lsls	r2, r3, #5
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	4413      	add	r3, r2
 8008614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800861e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008622:	f040 8086 	bne.w	8008732 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	015a      	lsls	r2, r3, #5
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	4413      	add	r3, r2
 8008630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	7812      	ldrb	r2, [r2, #0]
 800863a:	0151      	lsls	r1, r2, #5
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	440a      	add	r2, r1
 8008640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008644:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008648:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	683a      	ldr	r2, [r7, #0]
 800865c:	7812      	ldrb	r2, [r2, #0]
 800865e:	0151      	lsls	r1, r2, #5
 8008660:	693a      	ldr	r2, [r7, #16]
 8008662:	440a      	add	r2, r1
 8008664:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008668:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800866c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3301      	adds	r3, #1
 8008672:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f242 7210 	movw	r2, #10000	; 0x2710
 800867a:	4293      	cmp	r3, r2
 800867c:	d902      	bls.n	8008684 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	75fb      	strb	r3, [r7, #23]
          break;
 8008682:	e056      	b.n	8008732 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	015a      	lsls	r2, r3, #5
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	4413      	add	r3, r2
 800868e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008698:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800869c:	d0e7      	beq.n	800866e <USB_EPStopXfer+0x82>
 800869e:	e048      	b.n	8008732 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	015a      	lsls	r2, r3, #5
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	4413      	add	r3, r2
 80086aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086b8:	d13b      	bne.n	8008732 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	015a      	lsls	r2, r3, #5
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	4413      	add	r3, r2
 80086c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	683a      	ldr	r2, [r7, #0]
 80086cc:	7812      	ldrb	r2, [r2, #0]
 80086ce:	0151      	lsls	r1, r2, #5
 80086d0:	693a      	ldr	r2, [r7, #16]
 80086d2:	440a      	add	r2, r1
 80086d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086dc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	7812      	ldrb	r2, [r2, #0]
 80086f2:	0151      	lsls	r1, r2, #5
 80086f4:	693a      	ldr	r2, [r7, #16]
 80086f6:	440a      	add	r2, r1
 80086f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008700:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	3301      	adds	r3, #1
 8008706:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f242 7210 	movw	r2, #10000	; 0x2710
 800870e:	4293      	cmp	r3, r2
 8008710:	d902      	bls.n	8008718 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	75fb      	strb	r3, [r7, #23]
          break;
 8008716:	e00c      	b.n	8008732 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	015a      	lsls	r2, r3, #5
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	4413      	add	r3, r2
 8008722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800872c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008730:	d0e7      	beq.n	8008702 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008732:	7dfb      	ldrb	r3, [r7, #23]
}
 8008734:	4618      	mov	r0, r3
 8008736:	371c      	adds	r7, #28
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008740:	b480      	push	{r7}
 8008742:	b089      	sub	sp, #36	; 0x24
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	4611      	mov	r1, r2
 800874c:	461a      	mov	r2, r3
 800874e:	460b      	mov	r3, r1
 8008750:	71fb      	strb	r3, [r7, #7]
 8008752:	4613      	mov	r3, r2
 8008754:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800875e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008762:	2b00      	cmp	r3, #0
 8008764:	d123      	bne.n	80087ae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008766:	88bb      	ldrh	r3, [r7, #4]
 8008768:	3303      	adds	r3, #3
 800876a:	089b      	lsrs	r3, r3, #2
 800876c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800876e:	2300      	movs	r3, #0
 8008770:	61bb      	str	r3, [r7, #24]
 8008772:	e018      	b.n	80087a6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008774:	79fb      	ldrb	r3, [r7, #7]
 8008776:	031a      	lsls	r2, r3, #12
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	4413      	add	r3, r2
 800877c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008780:	461a      	mov	r2, r3
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	3301      	adds	r3, #1
 800878c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	3301      	adds	r3, #1
 8008792:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	3301      	adds	r3, #1
 8008798:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	3301      	adds	r3, #1
 800879e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	3301      	adds	r3, #1
 80087a4:	61bb      	str	r3, [r7, #24]
 80087a6:	69ba      	ldr	r2, [r7, #24]
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d3e2      	bcc.n	8008774 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3724      	adds	r7, #36	; 0x24
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80087bc:	b480      	push	{r7}
 80087be:	b08b      	sub	sp, #44	; 0x2c
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	4613      	mov	r3, r2
 80087c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80087d2:	88fb      	ldrh	r3, [r7, #6]
 80087d4:	089b      	lsrs	r3, r3, #2
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80087da:	88fb      	ldrh	r3, [r7, #6]
 80087dc:	f003 0303 	and.w	r3, r3, #3
 80087e0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80087e2:	2300      	movs	r3, #0
 80087e4:	623b      	str	r3, [r7, #32]
 80087e6:	e014      	b.n	8008812 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f2:	601a      	str	r2, [r3, #0]
    pDest++;
 80087f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f6:	3301      	adds	r3, #1
 80087f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80087fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fc:	3301      	adds	r3, #1
 80087fe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008802:	3301      	adds	r3, #1
 8008804:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008808:	3301      	adds	r3, #1
 800880a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800880c:	6a3b      	ldr	r3, [r7, #32]
 800880e:	3301      	adds	r3, #1
 8008810:	623b      	str	r3, [r7, #32]
 8008812:	6a3a      	ldr	r2, [r7, #32]
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	429a      	cmp	r2, r3
 8008818:	d3e6      	bcc.n	80087e8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800881a:	8bfb      	ldrh	r3, [r7, #30]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d01e      	beq.n	800885e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008820:	2300      	movs	r3, #0
 8008822:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800882a:	461a      	mov	r2, r3
 800882c:	f107 0310 	add.w	r3, r7, #16
 8008830:	6812      	ldr	r2, [r2, #0]
 8008832:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	6a3b      	ldr	r3, [r7, #32]
 8008838:	b2db      	uxtb	r3, r3
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	fa22 f303 	lsr.w	r3, r2, r3
 8008840:	b2da      	uxtb	r2, r3
 8008842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008844:	701a      	strb	r2, [r3, #0]
      i++;
 8008846:	6a3b      	ldr	r3, [r7, #32]
 8008848:	3301      	adds	r3, #1
 800884a:	623b      	str	r3, [r7, #32]
      pDest++;
 800884c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884e:	3301      	adds	r3, #1
 8008850:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008852:	8bfb      	ldrh	r3, [r7, #30]
 8008854:	3b01      	subs	r3, #1
 8008856:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008858:	8bfb      	ldrh	r3, [r7, #30]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1ea      	bne.n	8008834 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008860:	4618      	mov	r0, r3
 8008862:	372c      	adds	r7, #44	; 0x2c
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	785b      	ldrb	r3, [r3, #1]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d12c      	bne.n	80088e2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	015a      	lsls	r2, r3, #5
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	4413      	add	r3, r2
 8008890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	2b00      	cmp	r3, #0
 8008898:	db12      	blt.n	80088c0 <USB_EPSetStall+0x54>
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00f      	beq.n	80088c0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	015a      	lsls	r2, r3, #5
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4413      	add	r3, r2
 80088a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	0151      	lsls	r1, r2, #5
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	440a      	add	r2, r1
 80088b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80088be:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	0151      	lsls	r1, r2, #5
 80088d2:	68fa      	ldr	r2, [r7, #12]
 80088d4:	440a      	add	r2, r1
 80088d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088de:	6013      	str	r3, [r2, #0]
 80088e0:	e02b      	b.n	800893a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	db12      	blt.n	800891a <USB_EPSetStall+0xae>
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00f      	beq.n	800891a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	4413      	add	r3, r2
 8008902:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	68ba      	ldr	r2, [r7, #8]
 800890a:	0151      	lsls	r1, r2, #5
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	440a      	add	r2, r1
 8008910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008914:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008918:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	015a      	lsls	r2, r3, #5
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	4413      	add	r3, r2
 8008922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68ba      	ldr	r2, [r7, #8]
 800892a:	0151      	lsls	r1, r2, #5
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	440a      	add	r2, r1
 8008930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008934:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008938:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3714      	adds	r7, #20
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	785b      	ldrb	r3, [r3, #1]
 8008960:	2b01      	cmp	r3, #1
 8008962:	d128      	bne.n	80089b6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	015a      	lsls	r2, r3, #5
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	4413      	add	r3, r2
 800896c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	0151      	lsls	r1, r2, #5
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	440a      	add	r2, r1
 800897a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800897e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008982:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	791b      	ldrb	r3, [r3, #4]
 8008988:	2b03      	cmp	r3, #3
 800898a:	d003      	beq.n	8008994 <USB_EPClearStall+0x4c>
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	791b      	ldrb	r3, [r3, #4]
 8008990:	2b02      	cmp	r3, #2
 8008992:	d138      	bne.n	8008a06 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4413      	add	r3, r2
 800899c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	0151      	lsls	r1, r2, #5
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	440a      	add	r2, r1
 80089aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089b2:	6013      	str	r3, [r2, #0]
 80089b4:	e027      	b.n	8008a06 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	015a      	lsls	r2, r3, #5
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	4413      	add	r3, r2
 80089be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	0151      	lsls	r1, r2, #5
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	440a      	add	r2, r1
 80089cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80089d4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	791b      	ldrb	r3, [r3, #4]
 80089da:	2b03      	cmp	r3, #3
 80089dc:	d003      	beq.n	80089e6 <USB_EPClearStall+0x9e>
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	791b      	ldrb	r3, [r3, #4]
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d10f      	bne.n	8008a06 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	015a      	lsls	r2, r3, #5
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	4413      	add	r3, r2
 80089ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	0151      	lsls	r1, r2, #5
 80089f8:	68fa      	ldr	r2, [r7, #12]
 80089fa:	440a      	add	r2, r1
 80089fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a04:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3714      	adds	r7, #20
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a32:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008a36:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	78fb      	ldrb	r3, [r7, #3]
 8008a42:	011b      	lsls	r3, r3, #4
 8008a44:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008a48:	68f9      	ldr	r1, [r7, #12]
 8008a4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	695b      	ldr	r3, [r3, #20]
 8008a6c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	4013      	ands	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008a78:	68fb      	ldr	r3, [r7, #12]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b085      	sub	sp, #20
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	0c1b      	lsrs	r3, r3, #16
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b085      	sub	sp, #20
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008acc:	699b      	ldr	r3, [r3, #24]
 8008ace:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ad6:	69db      	ldr	r3, [r3, #28]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	4013      	ands	r3, r2
 8008adc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	b29b      	uxth	r3, r3
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3714      	adds	r7, #20
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b085      	sub	sp, #20
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	460b      	mov	r3, r1
 8008af8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008afe:	78fb      	ldrb	r3, [r7, #3]
 8008b00:	015a      	lsls	r2, r3, #5
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b14:	695b      	ldr	r3, [r3, #20]
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	4013      	ands	r3, r2
 8008b1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b1c:	68bb      	ldr	r3, [r7, #8]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr

08008b2a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008b2a:	b480      	push	{r7}
 8008b2c:	b087      	sub	sp, #28
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
 8008b32:	460b      	mov	r3, r1
 8008b34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b4c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008b4e:	78fb      	ldrb	r3, [r7, #3]
 8008b50:	f003 030f 	and.w	r3, r3, #15
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	fa22 f303 	lsr.w	r3, r2, r3
 8008b5a:	01db      	lsls	r3, r3, #7
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008b64:	78fb      	ldrb	r3, [r7, #3]
 8008b66:	015a      	lsls	r2, r3, #5
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	4013      	ands	r3, r2
 8008b76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b78:	68bb      	ldr	r3, [r7, #8]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	371c      	adds	r7, #28
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b083      	sub	sp, #12
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	f003 0301 	and.w	r3, r3, #1
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	370c      	adds	r7, #12
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
	...

08008ba4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	4b09      	ldr	r3, [pc, #36]	; (8008be8 <USB_ActivateSetup+0x44>)
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bd8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3714      	adds	r7, #20
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr
 8008be8:	fffff800 	.word	0xfffff800

08008bec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	607a      	str	r2, [r7, #4]
 8008bf8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	333c      	adds	r3, #60	; 0x3c
 8008c02:	3304      	adds	r3, #4
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	4a26      	ldr	r2, [pc, #152]	; (8008ca4 <USB_EP0_OutStart+0xb8>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d90a      	bls.n	8008c26 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c20:	d101      	bne.n	8008c26 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008c22:	2300      	movs	r3, #0
 8008c24:	e037      	b.n	8008c96 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	2300      	movs	r3, #0
 8008c30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	697a      	ldr	r2, [r7, #20]
 8008c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c54:	f043 0318 	orr.w	r3, r3, #24
 8008c58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c60:	691b      	ldr	r3, [r3, #16]
 8008c62:	697a      	ldr	r2, [r7, #20]
 8008c64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c68:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008c6c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008c6e:	7afb      	ldrb	r3, [r7, #11]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d10f      	bne.n	8008c94 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c8e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008c92:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	4f54300a 	.word	0x4f54300a

08008ca8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cb0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	370c      	adds	r7, #12
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b084      	sub	sp, #16
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d009      	beq.n	8008cec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	78fa      	ldrb	r2, [r7, #3]
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	4798      	blx	r3
 8008ce8:	4603      	mov	r3, r0
 8008cea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b084      	sub	sp, #16
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
 8008cfe:	460b      	mov	r3, r1
 8008d00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	78fa      	ldrb	r2, [r7, #3]
 8008d10:	4611      	mov	r1, r2
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	4798      	blx	r3
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b084      	sub	sp, #16
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
 8008d32:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d3a:	6839      	ldr	r1, [r7, #0]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f001 f8dc 	bl	8009efa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008d50:	461a      	mov	r2, r3
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008d5e:	f003 031f 	and.w	r3, r3, #31
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d01a      	beq.n	8008d9c <USBD_LL_SetupStage+0x72>
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d822      	bhi.n	8008db0 <USBD_LL_SetupStage+0x86>
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d002      	beq.n	8008d74 <USBD_LL_SetupStage+0x4a>
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d00a      	beq.n	8008d88 <USBD_LL_SetupStage+0x5e>
 8008d72:	e01d      	b.n	8008db0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fb09 	bl	8009394 <USBD_StdDevReq>
 8008d82:	4603      	mov	r3, r0
 8008d84:	73fb      	strb	r3, [r7, #15]
      break;
 8008d86:	e020      	b.n	8008dca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008d8e:	4619      	mov	r1, r3
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fb71 	bl	8009478 <USBD_StdItfReq>
 8008d96:	4603      	mov	r3, r0
 8008d98:	73fb      	strb	r3, [r7, #15]
      break;
 8008d9a:	e016      	b.n	8008dca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008da2:	4619      	mov	r1, r3
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 fbd3 	bl	8009550 <USBD_StdEPReq>
 8008daa:	4603      	mov	r3, r0
 8008dac:	73fb      	strb	r3, [r7, #15]
      break;
 8008dae:	e00c      	b.n	8008dca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008db6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f004 f85c 	bl	800ce7c <USBD_LL_StallEP>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8008dc8:	bf00      	nop
  }

  return ret;
 8008dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3710      	adds	r7, #16
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b086      	sub	sp, #24
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	460b      	mov	r3, r1
 8008dde:	607a      	str	r2, [r7, #4]
 8008de0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008de2:	2300      	movs	r3, #0
 8008de4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008de6:	7afb      	ldrb	r3, [r7, #11]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d16e      	bne.n	8008eca <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008df2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	f040 8098 	bne.w	8008f30 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	689a      	ldr	r2, [r3, #8]
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d913      	bls.n	8008e34 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	689a      	ldr	r2, [r3, #8]
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	68db      	ldr	r3, [r3, #12]
 8008e14:	1ad2      	subs	r2, r2, r3
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	4293      	cmp	r3, r2
 8008e24:	bf28      	it	cs
 8008e26:	4613      	movcs	r3, r2
 8008e28:	461a      	mov	r2, r3
 8008e2a:	6879      	ldr	r1, [r7, #4]
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f001 f8db 	bl	8009fe8 <USBD_CtlContinueRx>
 8008e32:	e07d      	b.n	8008f30 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008e3a:	f003 031f 	and.w	r3, r3, #31
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d014      	beq.n	8008e6c <USBD_LL_DataOutStage+0x98>
 8008e42:	2b02      	cmp	r3, #2
 8008e44:	d81d      	bhi.n	8008e82 <USBD_LL_DataOutStage+0xae>
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d002      	beq.n	8008e50 <USBD_LL_DataOutStage+0x7c>
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d003      	beq.n	8008e56 <USBD_LL_DataOutStage+0x82>
 8008e4e:	e018      	b.n	8008e82 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008e50:	2300      	movs	r3, #0
 8008e52:	75bb      	strb	r3, [r7, #22]
            break;
 8008e54:	e018      	b.n	8008e88 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	4619      	mov	r1, r3
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 fa5e 	bl	8009322 <USBD_CoreFindIF>
 8008e66:	4603      	mov	r3, r0
 8008e68:	75bb      	strb	r3, [r7, #22]
            break;
 8008e6a:	e00d      	b.n	8008e88 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	4619      	mov	r1, r3
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 fa60 	bl	800933c <USBD_CoreFindEP>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	75bb      	strb	r3, [r7, #22]
            break;
 8008e80:	e002      	b.n	8008e88 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008e82:	2300      	movs	r3, #0
 8008e84:	75bb      	strb	r3, [r7, #22]
            break;
 8008e86:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008e88:	7dbb      	ldrb	r3, [r7, #22]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d119      	bne.n	8008ec2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e94:	b2db      	uxtb	r3, r3
 8008e96:	2b03      	cmp	r3, #3
 8008e98:	d113      	bne.n	8008ec2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008e9a:	7dba      	ldrb	r2, [r7, #22]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	32ae      	adds	r2, #174	; 0xae
 8008ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00b      	beq.n	8008ec2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008eaa:	7dba      	ldrb	r2, [r7, #22]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008eb2:	7dba      	ldrb	r2, [r7, #22]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	32ae      	adds	r2, #174	; 0xae
 8008eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f001 f8a1 	bl	800a00a <USBD_CtlSendStatus>
 8008ec8:	e032      	b.n	8008f30 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008eca:	7afb      	ldrb	r3, [r7, #11]
 8008ecc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f000 fa31 	bl	800933c <USBD_CoreFindEP>
 8008eda:	4603      	mov	r3, r0
 8008edc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ede:	7dbb      	ldrb	r3, [r7, #22]
 8008ee0:	2bff      	cmp	r3, #255	; 0xff
 8008ee2:	d025      	beq.n	8008f30 <USBD_LL_DataOutStage+0x15c>
 8008ee4:	7dbb      	ldrb	r3, [r7, #22]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d122      	bne.n	8008f30 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	2b03      	cmp	r3, #3
 8008ef4:	d117      	bne.n	8008f26 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008ef6:	7dba      	ldrb	r2, [r7, #22]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	32ae      	adds	r2, #174	; 0xae
 8008efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00f      	beq.n	8008f26 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008f06:	7dba      	ldrb	r2, [r7, #22]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008f0e:	7dba      	ldrb	r2, [r7, #22]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	32ae      	adds	r2, #174	; 0xae
 8008f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f18:	699b      	ldr	r3, [r3, #24]
 8008f1a:	7afa      	ldrb	r2, [r7, #11]
 8008f1c:	4611      	mov	r1, r2
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	4798      	blx	r3
 8008f22:	4603      	mov	r3, r0
 8008f24:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d001      	beq.n	8008f30 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008f2c:	7dfb      	ldrb	r3, [r7, #23]
 8008f2e:	e000      	b.n	8008f32 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3718      	adds	r7, #24
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b086      	sub	sp, #24
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	60f8      	str	r0, [r7, #12]
 8008f42:	460b      	mov	r3, r1
 8008f44:	607a      	str	r2, [r7, #4]
 8008f46:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008f48:	7afb      	ldrb	r3, [r7, #11]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d16f      	bne.n	800902e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	3314      	adds	r3, #20
 8008f52:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d15a      	bne.n	8009014 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	689a      	ldr	r2, [r3, #8]
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d914      	bls.n	8008f94 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	1ad2      	subs	r2, r2, r3
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	6879      	ldr	r1, [r7, #4]
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f001 f820 	bl	8009fc6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f86:	2300      	movs	r3, #0
 8008f88:	2200      	movs	r2, #0
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f004 f81f 	bl	800cfd0 <USBD_LL_PrepareReceive>
 8008f92:	e03f      	b.n	8009014 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	68da      	ldr	r2, [r3, #12]
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d11c      	bne.n	8008fda <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	685a      	ldr	r2, [r3, #4]
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d316      	bcc.n	8008fda <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	685a      	ldr	r2, [r3, #4]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d20f      	bcs.n	8008fda <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008fba:	2200      	movs	r2, #0
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	68f8      	ldr	r0, [r7, #12]
 8008fc0:	f001 f801 	bl	8009fc6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fcc:	2300      	movs	r3, #0
 8008fce:	2200      	movs	r2, #0
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f003 fffc 	bl	800cfd0 <USBD_LL_PrepareReceive>
 8008fd8:	e01c      	b.n	8009014 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	2b03      	cmp	r3, #3
 8008fe4:	d10f      	bne.n	8009006 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d009      	beq.n	8009006 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009006:	2180      	movs	r1, #128	; 0x80
 8009008:	68f8      	ldr	r0, [r7, #12]
 800900a:	f003 ff37 	bl	800ce7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f001 f80e 	bl	800a030 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d03a      	beq.n	8009094 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f7ff fe42 	bl	8008ca8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800902c:	e032      	b.n	8009094 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800902e:	7afb      	ldrb	r3, [r7, #11]
 8009030:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009034:	b2db      	uxtb	r3, r3
 8009036:	4619      	mov	r1, r3
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f000 f97f 	bl	800933c <USBD_CoreFindEP>
 800903e:	4603      	mov	r3, r0
 8009040:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009042:	7dfb      	ldrb	r3, [r7, #23]
 8009044:	2bff      	cmp	r3, #255	; 0xff
 8009046:	d025      	beq.n	8009094 <USBD_LL_DataInStage+0x15a>
 8009048:	7dfb      	ldrb	r3, [r7, #23]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d122      	bne.n	8009094 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009054:	b2db      	uxtb	r3, r3
 8009056:	2b03      	cmp	r3, #3
 8009058:	d11c      	bne.n	8009094 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800905a:	7dfa      	ldrb	r2, [r7, #23]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	32ae      	adds	r2, #174	; 0xae
 8009060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d014      	beq.n	8009094 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800906a:	7dfa      	ldrb	r2, [r7, #23]
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009072:	7dfa      	ldrb	r2, [r7, #23]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	32ae      	adds	r2, #174	; 0xae
 8009078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800907c:	695b      	ldr	r3, [r3, #20]
 800907e:	7afa      	ldrb	r2, [r7, #11]
 8009080:	4611      	mov	r1, r2
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	4798      	blx	r3
 8009086:	4603      	mov	r3, r0
 8009088:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800908a:	7dbb      	ldrb	r3, [r7, #22]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d001      	beq.n	8009094 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009090:	7dbb      	ldrb	r3, [r7, #22]
 8009092:	e000      	b.n	8009096 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3718      	adds	r7, #24
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800909e:	b580      	push	{r7, lr}
 80090a0:	b084      	sub	sp, #16
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2201      	movs	r2, #1
 80090ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d014      	beq.n	8009104 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00e      	beq.n	8009104 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	6852      	ldr	r2, [r2, #4]
 80090f2:	b2d2      	uxtb	r2, r2
 80090f4:	4611      	mov	r1, r2
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	4798      	blx	r3
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009100:	2303      	movs	r3, #3
 8009102:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009104:	2340      	movs	r3, #64	; 0x40
 8009106:	2200      	movs	r2, #0
 8009108:	2100      	movs	r1, #0
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f003 fe90 	bl	800ce30 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2201      	movs	r2, #1
 8009114:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2240      	movs	r2, #64	; 0x40
 800911c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009120:	2340      	movs	r3, #64	; 0x40
 8009122:	2200      	movs	r2, #0
 8009124:	2180      	movs	r1, #128	; 0x80
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f003 fe82 	bl	800ce30 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2240      	movs	r2, #64	; 0x40
 8009136:	621a      	str	r2, [r3, #32]

  return ret;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009142:	b480      	push	{r7}
 8009144:	b083      	sub	sp, #12
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	460b      	mov	r3, r1
 800914c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	78fa      	ldrb	r2, [r7, #3]
 8009152:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	370c      	adds	r7, #12
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr

08009162 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009162:	b480      	push	{r7}
 8009164:	b083      	sub	sp, #12
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009170:	b2da      	uxtb	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2204      	movs	r2, #4
 800917c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	370c      	adds	r7, #12
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr

0800918e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800918e:	b480      	push	{r7}
 8009190:	b083      	sub	sp, #12
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800919c:	b2db      	uxtb	r3, r3
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d106      	bne.n	80091b0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b082      	sub	sp, #8
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	2b03      	cmp	r3, #3
 80091d0:	d110      	bne.n	80091f4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d00b      	beq.n	80091f4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d005      	beq.n	80091f4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091ee:	69db      	ldr	r3, [r3, #28]
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b082      	sub	sp, #8
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	460b      	mov	r3, r1
 8009208:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	32ae      	adds	r2, #174	; 0xae
 8009214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800921c:	2303      	movs	r3, #3
 800921e:	e01c      	b.n	800925a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b03      	cmp	r3, #3
 800922a:	d115      	bne.n	8009258 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	32ae      	adds	r2, #174	; 0xae
 8009236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800923a:	6a1b      	ldr	r3, [r3, #32]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00b      	beq.n	8009258 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	32ae      	adds	r2, #174	; 0xae
 800924a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800924e:	6a1b      	ldr	r3, [r3, #32]
 8009250:	78fa      	ldrb	r2, [r7, #3]
 8009252:	4611      	mov	r1, r2
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009258:	2300      	movs	r3, #0
}
 800925a:	4618      	mov	r0, r3
 800925c:	3708      	adds	r7, #8
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}

08009262 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009262:	b580      	push	{r7, lr}
 8009264:	b082      	sub	sp, #8
 8009266:	af00      	add	r7, sp, #0
 8009268:	6078      	str	r0, [r7, #4]
 800926a:	460b      	mov	r3, r1
 800926c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	32ae      	adds	r2, #174	; 0xae
 8009278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d101      	bne.n	8009284 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009280:	2303      	movs	r3, #3
 8009282:	e01c      	b.n	80092be <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800928a:	b2db      	uxtb	r3, r3
 800928c:	2b03      	cmp	r3, #3
 800928e:	d115      	bne.n	80092bc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	32ae      	adds	r2, #174	; 0xae
 800929a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800929e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00b      	beq.n	80092bc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	32ae      	adds	r2, #174	; 0xae
 80092ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b4:	78fa      	ldrb	r2, [r7, #3]
 80092b6:	4611      	mov	r1, r2
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092bc:	2300      	movs	r3, #0
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3708      	adds	r7, #8
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}

080092c6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092c6:	b480      	push	{r7}
 80092c8:	b083      	sub	sp, #12
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80092e4:	2300      	movs	r3, #0
 80092e6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00e      	beq.n	8009318 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	6852      	ldr	r2, [r2, #4]
 8009306:	b2d2      	uxtb	r2, r2
 8009308:	4611      	mov	r1, r2
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	4798      	blx	r3
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d001      	beq.n	8009318 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009314:	2303      	movs	r3, #3
 8009316:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009318:	7bfb      	ldrb	r3, [r7, #15]
}
 800931a:	4618      	mov	r0, r3
 800931c:	3710      	adds	r7, #16
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}

08009322 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009322:	b480      	push	{r7}
 8009324:	b083      	sub	sp, #12
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
 800932a:	460b      	mov	r3, r1
 800932c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800932e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009330:	4618      	mov	r0, r3
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009348:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800934a:	4618      	mov	r0, r3
 800934c:	370c      	adds	r7, #12
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009356:	b480      	push	{r7}
 8009358:	b087      	sub	sp, #28
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	3301      	adds	r3, #1
 800936c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009374:	8a3b      	ldrh	r3, [r7, #16]
 8009376:	021b      	lsls	r3, r3, #8
 8009378:	b21a      	sxth	r2, r3
 800937a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800937e:	4313      	orrs	r3, r2
 8009380:	b21b      	sxth	r3, r3
 8009382:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009384:	89fb      	ldrh	r3, [r7, #14]
}
 8009386:	4618      	mov	r0, r3
 8009388:	371c      	adds	r7, #28
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
	...

08009394 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800939e:	2300      	movs	r3, #0
 80093a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093aa:	2b40      	cmp	r3, #64	; 0x40
 80093ac:	d005      	beq.n	80093ba <USBD_StdDevReq+0x26>
 80093ae:	2b40      	cmp	r3, #64	; 0x40
 80093b0:	d857      	bhi.n	8009462 <USBD_StdDevReq+0xce>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00f      	beq.n	80093d6 <USBD_StdDevReq+0x42>
 80093b6:	2b20      	cmp	r3, #32
 80093b8:	d153      	bne.n	8009462 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	32ae      	adds	r2, #174	; 0xae
 80093c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c8:	689b      	ldr	r3, [r3, #8]
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	4798      	blx	r3
 80093d0:	4603      	mov	r3, r0
 80093d2:	73fb      	strb	r3, [r7, #15]
      break;
 80093d4:	e04a      	b.n	800946c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	785b      	ldrb	r3, [r3, #1]
 80093da:	2b09      	cmp	r3, #9
 80093dc:	d83b      	bhi.n	8009456 <USBD_StdDevReq+0xc2>
 80093de:	a201      	add	r2, pc, #4	; (adr r2, 80093e4 <USBD_StdDevReq+0x50>)
 80093e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e4:	08009439 	.word	0x08009439
 80093e8:	0800944d 	.word	0x0800944d
 80093ec:	08009457 	.word	0x08009457
 80093f0:	08009443 	.word	0x08009443
 80093f4:	08009457 	.word	0x08009457
 80093f8:	08009417 	.word	0x08009417
 80093fc:	0800940d 	.word	0x0800940d
 8009400:	08009457 	.word	0x08009457
 8009404:	0800942f 	.word	0x0800942f
 8009408:	08009421 	.word	0x08009421
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800940c:	6839      	ldr	r1, [r7, #0]
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fa3c 	bl	800988c <USBD_GetDescriptor>
          break;
 8009414:	e024      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009416:	6839      	ldr	r1, [r7, #0]
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 fbcb 	bl	8009bb4 <USBD_SetAddress>
          break;
 800941e:	e01f      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009420:	6839      	ldr	r1, [r7, #0]
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 fc0a 	bl	8009c3c <USBD_SetConfig>
 8009428:	4603      	mov	r3, r0
 800942a:	73fb      	strb	r3, [r7, #15]
          break;
 800942c:	e018      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fcad 	bl	8009d90 <USBD_GetConfig>
          break;
 8009436:	e013      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009438:	6839      	ldr	r1, [r7, #0]
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 fcde 	bl	8009dfc <USBD_GetStatus>
          break;
 8009440:	e00e      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009442:	6839      	ldr	r1, [r7, #0]
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 fd0d 	bl	8009e64 <USBD_SetFeature>
          break;
 800944a:	e009      	b.n	8009460 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800944c:	6839      	ldr	r1, [r7, #0]
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fd31 	bl	8009eb6 <USBD_ClrFeature>
          break;
 8009454:	e004      	b.n	8009460 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009456:	6839      	ldr	r1, [r7, #0]
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fd88 	bl	8009f6e <USBD_CtlError>
          break;
 800945e:	bf00      	nop
      }
      break;
 8009460:	e004      	b.n	800946c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fd82 	bl	8009f6e <USBD_CtlError>
      break;
 800946a:	bf00      	nop
  }

  return ret;
 800946c:	7bfb      	ldrb	r3, [r7, #15]
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop

08009478 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009482:	2300      	movs	r3, #0
 8009484:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800948e:	2b40      	cmp	r3, #64	; 0x40
 8009490:	d005      	beq.n	800949e <USBD_StdItfReq+0x26>
 8009492:	2b40      	cmp	r3, #64	; 0x40
 8009494:	d852      	bhi.n	800953c <USBD_StdItfReq+0xc4>
 8009496:	2b00      	cmp	r3, #0
 8009498:	d001      	beq.n	800949e <USBD_StdItfReq+0x26>
 800949a:	2b20      	cmp	r3, #32
 800949c:	d14e      	bne.n	800953c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	3b01      	subs	r3, #1
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d840      	bhi.n	800952e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	889b      	ldrh	r3, [r3, #4]
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d836      	bhi.n	8009524 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	889b      	ldrh	r3, [r3, #4]
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	4619      	mov	r1, r3
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f7ff ff2f 	bl	8009322 <USBD_CoreFindIF>
 80094c4:	4603      	mov	r3, r0
 80094c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094c8:	7bbb      	ldrb	r3, [r7, #14]
 80094ca:	2bff      	cmp	r3, #255	; 0xff
 80094cc:	d01d      	beq.n	800950a <USBD_StdItfReq+0x92>
 80094ce:	7bbb      	ldrb	r3, [r7, #14]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d11a      	bne.n	800950a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80094d4:	7bba      	ldrb	r2, [r7, #14]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	32ae      	adds	r2, #174	; 0xae
 80094da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d00f      	beq.n	8009504 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80094e4:	7bba      	ldrb	r2, [r7, #14]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80094ec:	7bba      	ldrb	r2, [r7, #14]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	32ae      	adds	r2, #174	; 0xae
 80094f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	6839      	ldr	r1, [r7, #0]
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	4798      	blx	r3
 80094fe:	4603      	mov	r3, r0
 8009500:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009502:	e004      	b.n	800950e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009504:	2303      	movs	r3, #3
 8009506:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009508:	e001      	b.n	800950e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800950a:	2303      	movs	r3, #3
 800950c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	88db      	ldrh	r3, [r3, #6]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d110      	bne.n	8009538 <USBD_StdItfReq+0xc0>
 8009516:	7bfb      	ldrb	r3, [r7, #15]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10d      	bne.n	8009538 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 fd74 	bl	800a00a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009522:	e009      	b.n	8009538 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fd21 	bl	8009f6e <USBD_CtlError>
          break;
 800952c:	e004      	b.n	8009538 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800952e:	6839      	ldr	r1, [r7, #0]
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 fd1c 	bl	8009f6e <USBD_CtlError>
          break;
 8009536:	e000      	b.n	800953a <USBD_StdItfReq+0xc2>
          break;
 8009538:	bf00      	nop
      }
      break;
 800953a:	e004      	b.n	8009546 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800953c:	6839      	ldr	r1, [r7, #0]
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 fd15 	bl	8009f6e <USBD_CtlError>
      break;
 8009544:	bf00      	nop
  }

  return ret;
 8009546:	7bfb      	ldrb	r3, [r7, #15]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800955a:	2300      	movs	r3, #0
 800955c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	889b      	ldrh	r3, [r3, #4]
 8009562:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800956c:	2b40      	cmp	r3, #64	; 0x40
 800956e:	d007      	beq.n	8009580 <USBD_StdEPReq+0x30>
 8009570:	2b40      	cmp	r3, #64	; 0x40
 8009572:	f200 817f 	bhi.w	8009874 <USBD_StdEPReq+0x324>
 8009576:	2b00      	cmp	r3, #0
 8009578:	d02a      	beq.n	80095d0 <USBD_StdEPReq+0x80>
 800957a:	2b20      	cmp	r3, #32
 800957c:	f040 817a 	bne.w	8009874 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009580:	7bbb      	ldrb	r3, [r7, #14]
 8009582:	4619      	mov	r1, r3
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff fed9 	bl	800933c <USBD_CoreFindEP>
 800958a:	4603      	mov	r3, r0
 800958c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800958e:	7b7b      	ldrb	r3, [r7, #13]
 8009590:	2bff      	cmp	r3, #255	; 0xff
 8009592:	f000 8174 	beq.w	800987e <USBD_StdEPReq+0x32e>
 8009596:	7b7b      	ldrb	r3, [r7, #13]
 8009598:	2b00      	cmp	r3, #0
 800959a:	f040 8170 	bne.w	800987e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800959e:	7b7a      	ldrb	r2, [r7, #13]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80095a6:	7b7a      	ldrb	r2, [r7, #13]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	32ae      	adds	r2, #174	; 0xae
 80095ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 8163 	beq.w	800987e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80095b8:	7b7a      	ldrb	r2, [r7, #13]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	32ae      	adds	r2, #174	; 0xae
 80095be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	6839      	ldr	r1, [r7, #0]
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	4798      	blx	r3
 80095ca:	4603      	mov	r3, r0
 80095cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80095ce:	e156      	b.n	800987e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	785b      	ldrb	r3, [r3, #1]
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	d008      	beq.n	80095ea <USBD_StdEPReq+0x9a>
 80095d8:	2b03      	cmp	r3, #3
 80095da:	f300 8145 	bgt.w	8009868 <USBD_StdEPReq+0x318>
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 809b 	beq.w	800971a <USBD_StdEPReq+0x1ca>
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d03c      	beq.n	8009662 <USBD_StdEPReq+0x112>
 80095e8:	e13e      	b.n	8009868 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d002      	beq.n	80095fc <USBD_StdEPReq+0xac>
 80095f6:	2b03      	cmp	r3, #3
 80095f8:	d016      	beq.n	8009628 <USBD_StdEPReq+0xd8>
 80095fa:	e02c      	b.n	8009656 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095fc:	7bbb      	ldrb	r3, [r7, #14]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00d      	beq.n	800961e <USBD_StdEPReq+0xce>
 8009602:	7bbb      	ldrb	r3, [r7, #14]
 8009604:	2b80      	cmp	r3, #128	; 0x80
 8009606:	d00a      	beq.n	800961e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009608:	7bbb      	ldrb	r3, [r7, #14]
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f003 fc35 	bl	800ce7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009612:	2180      	movs	r1, #128	; 0x80
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f003 fc31 	bl	800ce7c <USBD_LL_StallEP>
 800961a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800961c:	e020      	b.n	8009660 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800961e:	6839      	ldr	r1, [r7, #0]
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 fca4 	bl	8009f6e <USBD_CtlError>
              break;
 8009626:	e01b      	b.n	8009660 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	885b      	ldrh	r3, [r3, #2]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d10e      	bne.n	800964e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00b      	beq.n	800964e <USBD_StdEPReq+0xfe>
 8009636:	7bbb      	ldrb	r3, [r7, #14]
 8009638:	2b80      	cmp	r3, #128	; 0x80
 800963a:	d008      	beq.n	800964e <USBD_StdEPReq+0xfe>
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	88db      	ldrh	r3, [r3, #6]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d104      	bne.n	800964e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	4619      	mov	r1, r3
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f003 fc17 	bl	800ce7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 fcdb 	bl	800a00a <USBD_CtlSendStatus>

              break;
 8009654:	e004      	b.n	8009660 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009656:	6839      	ldr	r1, [r7, #0]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 fc88 	bl	8009f6e <USBD_CtlError>
              break;
 800965e:	bf00      	nop
          }
          break;
 8009660:	e107      	b.n	8009872 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009668:	b2db      	uxtb	r3, r3
 800966a:	2b02      	cmp	r3, #2
 800966c:	d002      	beq.n	8009674 <USBD_StdEPReq+0x124>
 800966e:	2b03      	cmp	r3, #3
 8009670:	d016      	beq.n	80096a0 <USBD_StdEPReq+0x150>
 8009672:	e04b      	b.n	800970c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009674:	7bbb      	ldrb	r3, [r7, #14]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00d      	beq.n	8009696 <USBD_StdEPReq+0x146>
 800967a:	7bbb      	ldrb	r3, [r7, #14]
 800967c:	2b80      	cmp	r3, #128	; 0x80
 800967e:	d00a      	beq.n	8009696 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009680:	7bbb      	ldrb	r3, [r7, #14]
 8009682:	4619      	mov	r1, r3
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f003 fbf9 	bl	800ce7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800968a:	2180      	movs	r1, #128	; 0x80
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f003 fbf5 	bl	800ce7c <USBD_LL_StallEP>
 8009692:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009694:	e040      	b.n	8009718 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009696:	6839      	ldr	r1, [r7, #0]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 fc68 	bl	8009f6e <USBD_CtlError>
              break;
 800969e:	e03b      	b.n	8009718 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	885b      	ldrh	r3, [r3, #2]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d136      	bne.n	8009716 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80096a8:	7bbb      	ldrb	r3, [r7, #14]
 80096aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d004      	beq.n	80096bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80096b2:	7bbb      	ldrb	r3, [r7, #14]
 80096b4:	4619      	mov	r1, r3
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f003 fbff 	bl	800ceba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fca4 	bl	800a00a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80096c2:	7bbb      	ldrb	r3, [r7, #14]
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f7ff fe38 	bl	800933c <USBD_CoreFindEP>
 80096cc:	4603      	mov	r3, r0
 80096ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096d0:	7b7b      	ldrb	r3, [r7, #13]
 80096d2:	2bff      	cmp	r3, #255	; 0xff
 80096d4:	d01f      	beq.n	8009716 <USBD_StdEPReq+0x1c6>
 80096d6:	7b7b      	ldrb	r3, [r7, #13]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d11c      	bne.n	8009716 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80096dc:	7b7a      	ldrb	r2, [r7, #13]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80096e4:	7b7a      	ldrb	r2, [r7, #13]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	32ae      	adds	r2, #174	; 0xae
 80096ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d010      	beq.n	8009716 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80096f4:	7b7a      	ldrb	r2, [r7, #13]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	32ae      	adds	r2, #174	; 0xae
 80096fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	6839      	ldr	r1, [r7, #0]
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	4798      	blx	r3
 8009706:	4603      	mov	r3, r0
 8009708:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800970a:	e004      	b.n	8009716 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800970c:	6839      	ldr	r1, [r7, #0]
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 fc2d 	bl	8009f6e <USBD_CtlError>
              break;
 8009714:	e000      	b.n	8009718 <USBD_StdEPReq+0x1c8>
              break;
 8009716:	bf00      	nop
          }
          break;
 8009718:	e0ab      	b.n	8009872 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009720:	b2db      	uxtb	r3, r3
 8009722:	2b02      	cmp	r3, #2
 8009724:	d002      	beq.n	800972c <USBD_StdEPReq+0x1dc>
 8009726:	2b03      	cmp	r3, #3
 8009728:	d032      	beq.n	8009790 <USBD_StdEPReq+0x240>
 800972a:	e097      	b.n	800985c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d007      	beq.n	8009742 <USBD_StdEPReq+0x1f2>
 8009732:	7bbb      	ldrb	r3, [r7, #14]
 8009734:	2b80      	cmp	r3, #128	; 0x80
 8009736:	d004      	beq.n	8009742 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009738:	6839      	ldr	r1, [r7, #0]
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fc17 	bl	8009f6e <USBD_CtlError>
                break;
 8009740:	e091      	b.n	8009866 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009742:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009746:	2b00      	cmp	r3, #0
 8009748:	da0b      	bge.n	8009762 <USBD_StdEPReq+0x212>
 800974a:	7bbb      	ldrb	r3, [r7, #14]
 800974c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009750:	4613      	mov	r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	4413      	add	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	3310      	adds	r3, #16
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	4413      	add	r3, r2
 800975e:	3304      	adds	r3, #4
 8009760:	e00b      	b.n	800977a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009762:	7bbb      	ldrb	r3, [r7, #14]
 8009764:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009768:	4613      	mov	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	4413      	add	r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	4413      	add	r3, r2
 8009778:	3304      	adds	r3, #4
 800977a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	2200      	movs	r2, #0
 8009780:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	2202      	movs	r2, #2
 8009786:	4619      	mov	r1, r3
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 fc01 	bl	8009f90 <USBD_CtlSendData>
              break;
 800978e:	e06a      	b.n	8009866 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009794:	2b00      	cmp	r3, #0
 8009796:	da11      	bge.n	80097bc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009798:	7bbb      	ldrb	r3, [r7, #14]
 800979a:	f003 020f 	and.w	r2, r3, #15
 800979e:	6879      	ldr	r1, [r7, #4]
 80097a0:	4613      	mov	r3, r2
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3324      	adds	r3, #36	; 0x24
 80097ac:	881b      	ldrh	r3, [r3, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d117      	bne.n	80097e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 fbda 	bl	8009f6e <USBD_CtlError>
                  break;
 80097ba:	e054      	b.n	8009866 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80097bc:	7bbb      	ldrb	r3, [r7, #14]
 80097be:	f003 020f 	and.w	r2, r3, #15
 80097c2:	6879      	ldr	r1, [r7, #4]
 80097c4:	4613      	mov	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	440b      	add	r3, r1
 80097ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80097d2:	881b      	ldrh	r3, [r3, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d104      	bne.n	80097e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 fbc7 	bl	8009f6e <USBD_CtlError>
                  break;
 80097e0:	e041      	b.n	8009866 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	da0b      	bge.n	8009802 <USBD_StdEPReq+0x2b2>
 80097ea:	7bbb      	ldrb	r3, [r7, #14]
 80097ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097f0:	4613      	mov	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	4413      	add	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	3310      	adds	r3, #16
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	4413      	add	r3, r2
 80097fe:	3304      	adds	r3, #4
 8009800:	e00b      	b.n	800981a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009802:	7bbb      	ldrb	r3, [r7, #14]
 8009804:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009808:	4613      	mov	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	4413      	add	r3, r2
 8009818:	3304      	adds	r3, #4
 800981a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800981c:	7bbb      	ldrb	r3, [r7, #14]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <USBD_StdEPReq+0x2d8>
 8009822:	7bbb      	ldrb	r3, [r7, #14]
 8009824:	2b80      	cmp	r3, #128	; 0x80
 8009826:	d103      	bne.n	8009830 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2200      	movs	r2, #0
 800982c:	601a      	str	r2, [r3, #0]
 800982e:	e00e      	b.n	800984e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009830:	7bbb      	ldrb	r3, [r7, #14]
 8009832:	4619      	mov	r1, r3
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f003 fb5f 	bl	800cef8 <USBD_LL_IsStallEP>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d003      	beq.n	8009848 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2201      	movs	r2, #1
 8009844:	601a      	str	r2, [r3, #0]
 8009846:	e002      	b.n	800984e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	2200      	movs	r2, #0
 800984c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	2202      	movs	r2, #2
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fb9b 	bl	8009f90 <USBD_CtlSendData>
              break;
 800985a:	e004      	b.n	8009866 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800985c:	6839      	ldr	r1, [r7, #0]
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 fb85 	bl	8009f6e <USBD_CtlError>
              break;
 8009864:	bf00      	nop
          }
          break;
 8009866:	e004      	b.n	8009872 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009868:	6839      	ldr	r1, [r7, #0]
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fb7f 	bl	8009f6e <USBD_CtlError>
          break;
 8009870:	bf00      	nop
      }
      break;
 8009872:	e005      	b.n	8009880 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 fb79 	bl	8009f6e <USBD_CtlError>
      break;
 800987c:	e000      	b.n	8009880 <USBD_StdEPReq+0x330>
      break;
 800987e:	bf00      	nop
  }

  return ret;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
	...

0800988c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009896:	2300      	movs	r3, #0
 8009898:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800989a:	2300      	movs	r3, #0
 800989c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800989e:	2300      	movs	r3, #0
 80098a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	885b      	ldrh	r3, [r3, #2]
 80098a6:	0a1b      	lsrs	r3, r3, #8
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	3b01      	subs	r3, #1
 80098ac:	2b0e      	cmp	r3, #14
 80098ae:	f200 8152 	bhi.w	8009b56 <USBD_GetDescriptor+0x2ca>
 80098b2:	a201      	add	r2, pc, #4	; (adr r2, 80098b8 <USBD_GetDescriptor+0x2c>)
 80098b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b8:	08009929 	.word	0x08009929
 80098bc:	08009941 	.word	0x08009941
 80098c0:	08009981 	.word	0x08009981
 80098c4:	08009b57 	.word	0x08009b57
 80098c8:	08009b57 	.word	0x08009b57
 80098cc:	08009af7 	.word	0x08009af7
 80098d0:	08009b23 	.word	0x08009b23
 80098d4:	08009b57 	.word	0x08009b57
 80098d8:	08009b57 	.word	0x08009b57
 80098dc:	08009b57 	.word	0x08009b57
 80098e0:	08009b57 	.word	0x08009b57
 80098e4:	08009b57 	.word	0x08009b57
 80098e8:	08009b57 	.word	0x08009b57
 80098ec:	08009b57 	.word	0x08009b57
 80098f0:	080098f5 	.word	0x080098f5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00b      	beq.n	8009918 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009906:	69db      	ldr	r3, [r3, #28]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	7c12      	ldrb	r2, [r2, #16]
 800990c:	f107 0108 	add.w	r1, r7, #8
 8009910:	4610      	mov	r0, r2
 8009912:	4798      	blx	r3
 8009914:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009916:	e126      	b.n	8009b66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fb27 	bl	8009f6e <USBD_CtlError>
        err++;
 8009920:	7afb      	ldrb	r3, [r7, #11]
 8009922:	3301      	adds	r3, #1
 8009924:	72fb      	strb	r3, [r7, #11]
      break;
 8009926:	e11e      	b.n	8009b66 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	7c12      	ldrb	r2, [r2, #16]
 8009934:	f107 0108 	add.w	r1, r7, #8
 8009938:	4610      	mov	r0, r2
 800993a:	4798      	blx	r3
 800993c:	60f8      	str	r0, [r7, #12]
      break;
 800993e:	e112      	b.n	8009b66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	7c1b      	ldrb	r3, [r3, #16]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10d      	bne.n	8009964 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800994e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009950:	f107 0208 	add.w	r2, r7, #8
 8009954:	4610      	mov	r0, r2
 8009956:	4798      	blx	r3
 8009958:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	3301      	adds	r3, #1
 800995e:	2202      	movs	r2, #2
 8009960:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009962:	e100      	b.n	8009b66 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800996a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800996c:	f107 0208 	add.w	r2, r7, #8
 8009970:	4610      	mov	r0, r2
 8009972:	4798      	blx	r3
 8009974:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	3301      	adds	r3, #1
 800997a:	2202      	movs	r2, #2
 800997c:	701a      	strb	r2, [r3, #0]
      break;
 800997e:	e0f2      	b.n	8009b66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	885b      	ldrh	r3, [r3, #2]
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b05      	cmp	r3, #5
 8009988:	f200 80ac 	bhi.w	8009ae4 <USBD_GetDescriptor+0x258>
 800998c:	a201      	add	r2, pc, #4	; (adr r2, 8009994 <USBD_GetDescriptor+0x108>)
 800998e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009992:	bf00      	nop
 8009994:	080099ad 	.word	0x080099ad
 8009998:	080099e1 	.word	0x080099e1
 800999c:	08009a15 	.word	0x08009a15
 80099a0:	08009a49 	.word	0x08009a49
 80099a4:	08009a7d 	.word	0x08009a7d
 80099a8:	08009ab1 	.word	0x08009ab1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00b      	beq.n	80099d0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	7c12      	ldrb	r2, [r2, #16]
 80099c4:	f107 0108 	add.w	r1, r7, #8
 80099c8:	4610      	mov	r0, r2
 80099ca:	4798      	blx	r3
 80099cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099ce:	e091      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80099d0:	6839      	ldr	r1, [r7, #0]
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 facb 	bl	8009f6e <USBD_CtlError>
            err++;
 80099d8:	7afb      	ldrb	r3, [r7, #11]
 80099da:	3301      	adds	r3, #1
 80099dc:	72fb      	strb	r3, [r7, #11]
          break;
 80099de:	e089      	b.n	8009af4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00b      	beq.n	8009a04 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	7c12      	ldrb	r2, [r2, #16]
 80099f8:	f107 0108 	add.w	r1, r7, #8
 80099fc:	4610      	mov	r0, r2
 80099fe:	4798      	blx	r3
 8009a00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a02:	e077      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a04:	6839      	ldr	r1, [r7, #0]
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fab1 	bl	8009f6e <USBD_CtlError>
            err++;
 8009a0c:	7afb      	ldrb	r3, [r7, #11]
 8009a0e:	3301      	adds	r3, #1
 8009a10:	72fb      	strb	r3, [r7, #11]
          break;
 8009a12:	e06f      	b.n	8009af4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00b      	beq.n	8009a38 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	7c12      	ldrb	r2, [r2, #16]
 8009a2c:	f107 0108 	add.w	r1, r7, #8
 8009a30:	4610      	mov	r0, r2
 8009a32:	4798      	blx	r3
 8009a34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a36:	e05d      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 fa97 	bl	8009f6e <USBD_CtlError>
            err++;
 8009a40:	7afb      	ldrb	r3, [r7, #11]
 8009a42:	3301      	adds	r3, #1
 8009a44:	72fb      	strb	r3, [r7, #11]
          break;
 8009a46:	e055      	b.n	8009af4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a4e:	691b      	ldr	r3, [r3, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00b      	beq.n	8009a6c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	7c12      	ldrb	r2, [r2, #16]
 8009a60:	f107 0108 	add.w	r1, r7, #8
 8009a64:	4610      	mov	r0, r2
 8009a66:	4798      	blx	r3
 8009a68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a6a:	e043      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a6c:	6839      	ldr	r1, [r7, #0]
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fa7d 	bl	8009f6e <USBD_CtlError>
            err++;
 8009a74:	7afb      	ldrb	r3, [r7, #11]
 8009a76:	3301      	adds	r3, #1
 8009a78:	72fb      	strb	r3, [r7, #11]
          break;
 8009a7a:	e03b      	b.n	8009af4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a82:	695b      	ldr	r3, [r3, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d00b      	beq.n	8009aa0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	7c12      	ldrb	r2, [r2, #16]
 8009a94:	f107 0108 	add.w	r1, r7, #8
 8009a98:	4610      	mov	r0, r2
 8009a9a:	4798      	blx	r3
 8009a9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a9e:	e029      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009aa0:	6839      	ldr	r1, [r7, #0]
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 fa63 	bl	8009f6e <USBD_CtlError>
            err++;
 8009aa8:	7afb      	ldrb	r3, [r7, #11]
 8009aaa:	3301      	adds	r3, #1
 8009aac:	72fb      	strb	r3, [r7, #11]
          break;
 8009aae:	e021      	b.n	8009af4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ab6:	699b      	ldr	r3, [r3, #24]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d00b      	beq.n	8009ad4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	7c12      	ldrb	r2, [r2, #16]
 8009ac8:	f107 0108 	add.w	r1, r7, #8
 8009acc:	4610      	mov	r0, r2
 8009ace:	4798      	blx	r3
 8009ad0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ad2:	e00f      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009ad4:	6839      	ldr	r1, [r7, #0]
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 fa49 	bl	8009f6e <USBD_CtlError>
            err++;
 8009adc:	7afb      	ldrb	r3, [r7, #11]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ae2:	e007      	b.n	8009af4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009ae4:	6839      	ldr	r1, [r7, #0]
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 fa41 	bl	8009f6e <USBD_CtlError>
          err++;
 8009aec:	7afb      	ldrb	r3, [r7, #11]
 8009aee:	3301      	adds	r3, #1
 8009af0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009af2:	bf00      	nop
      }
      break;
 8009af4:	e037      	b.n	8009b66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	7c1b      	ldrb	r3, [r3, #16]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d109      	bne.n	8009b12 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b06:	f107 0208 	add.w	r2, r7, #8
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	4798      	blx	r3
 8009b0e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b10:	e029      	b.n	8009b66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009b12:	6839      	ldr	r1, [r7, #0]
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fa2a 	bl	8009f6e <USBD_CtlError>
        err++;
 8009b1a:	7afb      	ldrb	r3, [r7, #11]
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b20:	e021      	b.n	8009b66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	7c1b      	ldrb	r3, [r3, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10d      	bne.n	8009b46 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b32:	f107 0208 	add.w	r2, r7, #8
 8009b36:	4610      	mov	r0, r2
 8009b38:	4798      	blx	r3
 8009b3a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	2207      	movs	r2, #7
 8009b42:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b44:	e00f      	b.n	8009b66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009b46:	6839      	ldr	r1, [r7, #0]
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fa10 	bl	8009f6e <USBD_CtlError>
        err++;
 8009b4e:	7afb      	ldrb	r3, [r7, #11]
 8009b50:	3301      	adds	r3, #1
 8009b52:	72fb      	strb	r3, [r7, #11]
      break;
 8009b54:	e007      	b.n	8009b66 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009b56:	6839      	ldr	r1, [r7, #0]
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 fa08 	bl	8009f6e <USBD_CtlError>
      err++;
 8009b5e:	7afb      	ldrb	r3, [r7, #11]
 8009b60:	3301      	adds	r3, #1
 8009b62:	72fb      	strb	r3, [r7, #11]
      break;
 8009b64:	bf00      	nop
  }

  if (err != 0U)
 8009b66:	7afb      	ldrb	r3, [r7, #11]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d11e      	bne.n	8009baa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	88db      	ldrh	r3, [r3, #6]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d016      	beq.n	8009ba2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009b74:	893b      	ldrh	r3, [r7, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00e      	beq.n	8009b98 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	88da      	ldrh	r2, [r3, #6]
 8009b7e:	893b      	ldrh	r3, [r7, #8]
 8009b80:	4293      	cmp	r3, r2
 8009b82:	bf28      	it	cs
 8009b84:	4613      	movcs	r3, r2
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b8a:	893b      	ldrh	r3, [r7, #8]
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	68f9      	ldr	r1, [r7, #12]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f9fd 	bl	8009f90 <USBD_CtlSendData>
 8009b96:	e009      	b.n	8009bac <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009b98:	6839      	ldr	r1, [r7, #0]
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f9e7 	bl	8009f6e <USBD_CtlError>
 8009ba0:	e004      	b.n	8009bac <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fa31 	bl	800a00a <USBD_CtlSendStatus>
 8009ba8:	e000      	b.n	8009bac <USBD_GetDescriptor+0x320>
    return;
 8009baa:	bf00      	nop
  }
}
 8009bac:	3710      	adds	r7, #16
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop

08009bb4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b084      	sub	sp, #16
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	889b      	ldrh	r3, [r3, #4]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d131      	bne.n	8009c2a <USBD_SetAddress+0x76>
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	88db      	ldrh	r3, [r3, #6]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d12d      	bne.n	8009c2a <USBD_SetAddress+0x76>
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	885b      	ldrh	r3, [r3, #2]
 8009bd2:	2b7f      	cmp	r3, #127	; 0x7f
 8009bd4:	d829      	bhi.n	8009c2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	885b      	ldrh	r3, [r3, #2]
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009be0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009be8:	b2db      	uxtb	r3, r3
 8009bea:	2b03      	cmp	r3, #3
 8009bec:	d104      	bne.n	8009bf8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009bee:	6839      	ldr	r1, [r7, #0]
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 f9bc 	bl	8009f6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bf6:	e01d      	b.n	8009c34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	7bfa      	ldrb	r2, [r7, #15]
 8009bfc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c00:	7bfb      	ldrb	r3, [r7, #15]
 8009c02:	4619      	mov	r1, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f003 f9a3 	bl	800cf50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f9fd 	bl	800a00a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c10:	7bfb      	ldrb	r3, [r7, #15]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d004      	beq.n	8009c20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2202      	movs	r2, #2
 8009c1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c1e:	e009      	b.n	8009c34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c28:	e004      	b.n	8009c34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 f99e 	bl	8009f6e <USBD_CtlError>
  }
}
 8009c32:	bf00      	nop
 8009c34:	bf00      	nop
 8009c36:	3710      	adds	r7, #16
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c46:	2300      	movs	r3, #0
 8009c48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	885b      	ldrh	r3, [r3, #2]
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	4b4e      	ldr	r3, [pc, #312]	; (8009d8c <USBD_SetConfig+0x150>)
 8009c52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c54:	4b4d      	ldr	r3, [pc, #308]	; (8009d8c <USBD_SetConfig+0x150>)
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d905      	bls.n	8009c68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c5c:	6839      	ldr	r1, [r7, #0]
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 f985 	bl	8009f6e <USBD_CtlError>
    return USBD_FAIL;
 8009c64:	2303      	movs	r3, #3
 8009c66:	e08c      	b.n	8009d82 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d002      	beq.n	8009c7a <USBD_SetConfig+0x3e>
 8009c74:	2b03      	cmp	r3, #3
 8009c76:	d029      	beq.n	8009ccc <USBD_SetConfig+0x90>
 8009c78:	e075      	b.n	8009d66 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009c7a:	4b44      	ldr	r3, [pc, #272]	; (8009d8c <USBD_SetConfig+0x150>)
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d020      	beq.n	8009cc4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009c82:	4b42      	ldr	r3, [pc, #264]	; (8009d8c <USBD_SetConfig+0x150>)
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	461a      	mov	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c8c:	4b3f      	ldr	r3, [pc, #252]	; (8009d8c <USBD_SetConfig+0x150>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	4619      	mov	r1, r3
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f7ff f813 	bl	8008cbe <USBD_SetClassConfig>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009c9c:	7bfb      	ldrb	r3, [r7, #15]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d008      	beq.n	8009cb4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009ca2:	6839      	ldr	r1, [r7, #0]
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 f962 	bl	8009f6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2202      	movs	r2, #2
 8009cae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cb2:	e065      	b.n	8009d80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 f9a8 	bl	800a00a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2203      	movs	r2, #3
 8009cbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009cc2:	e05d      	b.n	8009d80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 f9a0 	bl	800a00a <USBD_CtlSendStatus>
      break;
 8009cca:	e059      	b.n	8009d80 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009ccc:	4b2f      	ldr	r3, [pc, #188]	; (8009d8c <USBD_SetConfig+0x150>)
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d112      	bne.n	8009cfa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2202      	movs	r2, #2
 8009cd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009cdc:	4b2b      	ldr	r3, [pc, #172]	; (8009d8c <USBD_SetConfig+0x150>)
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009ce6:	4b29      	ldr	r3, [pc, #164]	; (8009d8c <USBD_SetConfig+0x150>)
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	4619      	mov	r1, r3
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f7ff f802 	bl	8008cf6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f989 	bl	800a00a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cf8:	e042      	b.n	8009d80 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009cfa:	4b24      	ldr	r3, [pc, #144]	; (8009d8c <USBD_SetConfig+0x150>)
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d02a      	beq.n	8009d5e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	4619      	mov	r1, r3
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f7fe fff0 	bl	8008cf6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d16:	4b1d      	ldr	r3, [pc, #116]	; (8009d8c <USBD_SetConfig+0x150>)
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	461a      	mov	r2, r3
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d20:	4b1a      	ldr	r3, [pc, #104]	; (8009d8c <USBD_SetConfig+0x150>)
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	4619      	mov	r1, r3
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f7fe ffc9 	bl	8008cbe <USBD_SetClassConfig>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d30:	7bfb      	ldrb	r3, [r7, #15]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00f      	beq.n	8009d56 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d36:	6839      	ldr	r1, [r7, #0]
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 f918 	bl	8009f6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	4619      	mov	r1, r3
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f7fe ffd5 	bl	8008cf6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2202      	movs	r2, #2
 8009d50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009d54:	e014      	b.n	8009d80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 f957 	bl	800a00a <USBD_CtlSendStatus>
      break;
 8009d5c:	e010      	b.n	8009d80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 f953 	bl	800a00a <USBD_CtlSendStatus>
      break;
 8009d64:	e00c      	b.n	8009d80 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009d66:	6839      	ldr	r1, [r7, #0]
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f900 	bl	8009f6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d6e:	4b07      	ldr	r3, [pc, #28]	; (8009d8c <USBD_SetConfig+0x150>)
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	4619      	mov	r1, r3
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f7fe ffbe 	bl	8008cf6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009d7e:	bf00      	nop
  }

  return ret;
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3710      	adds	r7, #16
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	200079b4 	.word	0x200079b4

08009d90 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	88db      	ldrh	r3, [r3, #6]
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d004      	beq.n	8009dac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009da2:	6839      	ldr	r1, [r7, #0]
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 f8e2 	bl	8009f6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009daa:	e023      	b.n	8009df4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	dc02      	bgt.n	8009dbe <USBD_GetConfig+0x2e>
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	dc03      	bgt.n	8009dc4 <USBD_GetConfig+0x34>
 8009dbc:	e015      	b.n	8009dea <USBD_GetConfig+0x5a>
 8009dbe:	2b03      	cmp	r3, #3
 8009dc0:	d00b      	beq.n	8009dda <USBD_GetConfig+0x4a>
 8009dc2:	e012      	b.n	8009dea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	3308      	adds	r3, #8
 8009dce:	2201      	movs	r2, #1
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 f8dc 	bl	8009f90 <USBD_CtlSendData>
        break;
 8009dd8:	e00c      	b.n	8009df4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	3304      	adds	r3, #4
 8009dde:	2201      	movs	r2, #1
 8009de0:	4619      	mov	r1, r3
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f8d4 	bl	8009f90 <USBD_CtlSendData>
        break;
 8009de8:	e004      	b.n	8009df4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009dea:	6839      	ldr	r1, [r7, #0]
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 f8be 	bl	8009f6e <USBD_CtlError>
        break;
 8009df2:	bf00      	nop
}
 8009df4:	bf00      	nop
 8009df6:	3708      	adds	r7, #8
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	d81e      	bhi.n	8009e52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	88db      	ldrh	r3, [r3, #6]
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	d004      	beq.n	8009e26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e1c:	6839      	ldr	r1, [r7, #0]
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f8a5 	bl	8009f6e <USBD_CtlError>
        break;
 8009e24:	e01a      	b.n	8009e5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2201      	movs	r2, #1
 8009e2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d005      	beq.n	8009e42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	f043 0202 	orr.w	r2, r3, #2
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	330c      	adds	r3, #12
 8009e46:	2202      	movs	r2, #2
 8009e48:	4619      	mov	r1, r3
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f8a0 	bl	8009f90 <USBD_CtlSendData>
      break;
 8009e50:	e004      	b.n	8009e5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e52:	6839      	ldr	r1, [r7, #0]
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f000 f88a 	bl	8009f6e <USBD_CtlError>
      break;
 8009e5a:	bf00      	nop
  }
}
 8009e5c:	bf00      	nop
 8009e5e:	3708      	adds	r7, #8
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	885b      	ldrh	r3, [r3, #2]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d107      	bne.n	8009e86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 f8c3 	bl	800a00a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009e84:	e013      	b.n	8009eae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	885b      	ldrh	r3, [r3, #2]
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d10b      	bne.n	8009ea6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	889b      	ldrh	r3, [r3, #4]
 8009e92:	0a1b      	lsrs	r3, r3, #8
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	b2da      	uxtb	r2, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 f8b3 	bl	800a00a <USBD_CtlSendStatus>
}
 8009ea4:	e003      	b.n	8009eae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009ea6:	6839      	ldr	r1, [r7, #0]
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f860 	bl	8009f6e <USBD_CtlError>
}
 8009eae:	bf00      	nop
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b082      	sub	sp, #8
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d80b      	bhi.n	8009ee6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	885b      	ldrh	r3, [r3, #2]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d10c      	bne.n	8009ef0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 f893 	bl	800a00a <USBD_CtlSendStatus>
      }
      break;
 8009ee4:	e004      	b.n	8009ef0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 f840 	bl	8009f6e <USBD_CtlError>
      break;
 8009eee:	e000      	b.n	8009ef2 <USBD_ClrFeature+0x3c>
      break;
 8009ef0:	bf00      	nop
  }
}
 8009ef2:	bf00      	nop
 8009ef4:	3708      	adds	r7, #8
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b084      	sub	sp, #16
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
 8009f02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	781a      	ldrb	r2, [r3, #0]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	3301      	adds	r3, #1
 8009f14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	781a      	ldrb	r2, [r3, #0]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	3301      	adds	r3, #1
 8009f22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f7ff fa16 	bl	8009356 <SWAPBYTE>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	3301      	adds	r3, #1
 8009f36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f3e:	68f8      	ldr	r0, [r7, #12]
 8009f40:	f7ff fa09 	bl	8009356 <SWAPBYTE>
 8009f44:	4603      	mov	r3, r0
 8009f46:	461a      	mov	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	3301      	adds	r3, #1
 8009f56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f58:	68f8      	ldr	r0, [r7, #12]
 8009f5a:	f7ff f9fc 	bl	8009356 <SWAPBYTE>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	461a      	mov	r2, r3
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	80da      	strh	r2, [r3, #6]
}
 8009f66:	bf00      	nop
 8009f68:	3710      	adds	r7, #16
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b082      	sub	sp, #8
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f78:	2180      	movs	r1, #128	; 0x80
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f002 ff7e 	bl	800ce7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009f80:	2100      	movs	r1, #0
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f002 ff7a 	bl	800ce7c <USBD_LL_StallEP>
}
 8009f88:	bf00      	nop
 8009f8a:	3708      	adds	r7, #8
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2202      	movs	r2, #2
 8009fa0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	68ba      	ldr	r2, [r7, #8]
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	68f8      	ldr	r0, [r7, #12]
 8009fb8:	f002 ffe9 	bl	800cf8e <USBD_LL_Transmit>

  return USBD_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	60f8      	str	r0, [r7, #12]
 8009fce:	60b9      	str	r1, [r7, #8]
 8009fd0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	68ba      	ldr	r2, [r7, #8]
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	68f8      	ldr	r0, [r7, #12]
 8009fda:	f002 ffd8 	bl	800cf8e <USBD_LL_Transmit>

  return USBD_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3710      	adds	r7, #16
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b084      	sub	sp, #16
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	68ba      	ldr	r2, [r7, #8]
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	68f8      	ldr	r0, [r7, #12]
 8009ffc:	f002 ffe8 	bl	800cfd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b082      	sub	sp, #8
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2204      	movs	r2, #4
 800a016:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a01a:	2300      	movs	r3, #0
 800a01c:	2200      	movs	r2, #0
 800a01e:	2100      	movs	r1, #0
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f002 ffb4 	bl	800cf8e <USBD_LL_Transmit>

  return USBD_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3708      	adds	r7, #8
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b082      	sub	sp, #8
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2205      	movs	r2, #5
 800a03c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a040:	2300      	movs	r3, #0
 800a042:	2200      	movs	r2, #0
 800a044:	2100      	movs	r1, #0
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f002 ffc2 	bl	800cfd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3708      	adds	r7, #8
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a056:	b480      	push	{r7}
 800a058:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800a05a:	bf00      	nop
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a064:	b480      	push	{r7}
 800a066:	b085      	sub	sp, #20
 800a068:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a06a:	f3ef 8305 	mrs	r3, IPSR
 800a06e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a070:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a072:	2b00      	cmp	r3, #0
 800a074:	d10f      	bne.n	800a096 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a076:	f3ef 8310 	mrs	r3, PRIMASK
 800a07a:	607b      	str	r3, [r7, #4]
  return(result);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d105      	bne.n	800a08e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a082:	f3ef 8311 	mrs	r3, BASEPRI
 800a086:	603b      	str	r3, [r7, #0]
  return(result);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d007      	beq.n	800a09e <osKernelInitialize+0x3a>
 800a08e:	4b0e      	ldr	r3, [pc, #56]	; (800a0c8 <osKernelInitialize+0x64>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2b02      	cmp	r3, #2
 800a094:	d103      	bne.n	800a09e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800a096:	f06f 0305 	mvn.w	r3, #5
 800a09a:	60fb      	str	r3, [r7, #12]
 800a09c:	e00c      	b.n	800a0b8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a09e:	4b0a      	ldr	r3, [pc, #40]	; (800a0c8 <osKernelInitialize+0x64>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d105      	bne.n	800a0b2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a0a6:	4b08      	ldr	r3, [pc, #32]	; (800a0c8 <osKernelInitialize+0x64>)
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	60fb      	str	r3, [r7, #12]
 800a0b0:	e002      	b.n	800a0b8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800a0b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3714      	adds	r7, #20
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr
 800a0c6:	bf00      	nop
 800a0c8:	200079b8 	.word	0x200079b8

0800a0cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0d2:	f3ef 8305 	mrs	r3, IPSR
 800a0d6:	60bb      	str	r3, [r7, #8]
  return(result);
 800a0d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10f      	bne.n	800a0fe <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0de:	f3ef 8310 	mrs	r3, PRIMASK
 800a0e2:	607b      	str	r3, [r7, #4]
  return(result);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d105      	bne.n	800a0f6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a0ea:	f3ef 8311 	mrs	r3, BASEPRI
 800a0ee:	603b      	str	r3, [r7, #0]
  return(result);
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d007      	beq.n	800a106 <osKernelStart+0x3a>
 800a0f6:	4b0f      	ldr	r3, [pc, #60]	; (800a134 <osKernelStart+0x68>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	d103      	bne.n	800a106 <osKernelStart+0x3a>
    stat = osErrorISR;
 800a0fe:	f06f 0305 	mvn.w	r3, #5
 800a102:	60fb      	str	r3, [r7, #12]
 800a104:	e010      	b.n	800a128 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a106:	4b0b      	ldr	r3, [pc, #44]	; (800a134 <osKernelStart+0x68>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d109      	bne.n	800a122 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a10e:	f7ff ffa2 	bl	800a056 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a112:	4b08      	ldr	r3, [pc, #32]	; (800a134 <osKernelStart+0x68>)
 800a114:	2202      	movs	r2, #2
 800a116:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a118:	f001 f8b4 	bl	800b284 <vTaskStartScheduler>
      stat = osOK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	60fb      	str	r3, [r7, #12]
 800a120:	e002      	b.n	800a128 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a122:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a126:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a128:	68fb      	ldr	r3, [r7, #12]
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	200079b8 	.word	0x200079b8

0800a138 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a138:	b580      	push	{r7, lr}
 800a13a:	b090      	sub	sp, #64	; 0x40
 800a13c:	af04      	add	r7, sp, #16
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a144:	2300      	movs	r3, #0
 800a146:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a148:	f3ef 8305 	mrs	r3, IPSR
 800a14c:	61fb      	str	r3, [r7, #28]
  return(result);
 800a14e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a150:	2b00      	cmp	r3, #0
 800a152:	f040 808f 	bne.w	800a274 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a156:	f3ef 8310 	mrs	r3, PRIMASK
 800a15a:	61bb      	str	r3, [r7, #24]
  return(result);
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d105      	bne.n	800a16e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a162:	f3ef 8311 	mrs	r3, BASEPRI
 800a166:	617b      	str	r3, [r7, #20]
  return(result);
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d003      	beq.n	800a176 <osThreadNew+0x3e>
 800a16e:	4b44      	ldr	r3, [pc, #272]	; (800a280 <osThreadNew+0x148>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b02      	cmp	r3, #2
 800a174:	d07e      	beq.n	800a274 <osThreadNew+0x13c>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d07b      	beq.n	800a274 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a17c:	2380      	movs	r3, #128	; 0x80
 800a17e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a180:	2318      	movs	r3, #24
 800a182:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a184:	2300      	movs	r3, #0
 800a186:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a188:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a18c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d045      	beq.n	800a220 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d002      	beq.n	800a1a2 <osThreadNew+0x6a>
        name = attr->name;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	699b      	ldr	r3, [r3, #24]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d008      	beq.n	800a1c8 <osThreadNew+0x90>
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	2b38      	cmp	r3, #56	; 0x38
 800a1ba:	d805      	bhi.n	800a1c8 <osThreadNew+0x90>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	f003 0301 	and.w	r3, r3, #1
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d001      	beq.n	800a1cc <osThreadNew+0x94>
        return (NULL);
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	e054      	b.n	800a276 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	695b      	ldr	r3, [r3, #20]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d003      	beq.n	800a1dc <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	695b      	ldr	r3, [r3, #20]
 800a1d8:	089b      	lsrs	r3, r3, #2
 800a1da:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00e      	beq.n	800a202 <osThreadNew+0xca>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	2b5b      	cmp	r3, #91	; 0x5b
 800a1ea:	d90a      	bls.n	800a202 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d006      	beq.n	800a202 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	695b      	ldr	r3, [r3, #20]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <osThreadNew+0xca>
        mem = 1;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	623b      	str	r3, [r7, #32]
 800a200:	e010      	b.n	800a224 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10c      	bne.n	800a224 <osThreadNew+0xec>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d108      	bne.n	800a224 <osThreadNew+0xec>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	691b      	ldr	r3, [r3, #16]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d104      	bne.n	800a224 <osThreadNew+0xec>
          mem = 0;
 800a21a:	2300      	movs	r3, #0
 800a21c:	623b      	str	r3, [r7, #32]
 800a21e:	e001      	b.n	800a224 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a220:	2300      	movs	r3, #0
 800a222:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d110      	bne.n	800a24c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a232:	9202      	str	r2, [sp, #8]
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a23e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f000 fe3f 	bl	800aec4 <xTaskCreateStatic>
 800a246:	4603      	mov	r3, r0
 800a248:	613b      	str	r3, [r7, #16]
 800a24a:	e013      	b.n	800a274 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a24c:	6a3b      	ldr	r3, [r7, #32]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d110      	bne.n	800a274 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a254:	b29a      	uxth	r2, r3
 800a256:	f107 0310 	add.w	r3, r7, #16
 800a25a:	9301      	str	r3, [sp, #4]
 800a25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a264:	68f8      	ldr	r0, [r7, #12]
 800a266:	f000 fe90 	bl	800af8a <xTaskCreate>
 800a26a:	4603      	mov	r3, r0
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d001      	beq.n	800a274 <osThreadNew+0x13c>
          hTask = NULL;
 800a270:	2300      	movs	r3, #0
 800a272:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a274:	693b      	ldr	r3, [r7, #16]
}
 800a276:	4618      	mov	r0, r3
 800a278:	3730      	adds	r7, #48	; 0x30
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	200079b8 	.word	0x200079b8

0800a284 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a284:	b580      	push	{r7, lr}
 800a286:	b086      	sub	sp, #24
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a28c:	f3ef 8305 	mrs	r3, IPSR
 800a290:	613b      	str	r3, [r7, #16]
  return(result);
 800a292:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10f      	bne.n	800a2b8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a298:	f3ef 8310 	mrs	r3, PRIMASK
 800a29c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d105      	bne.n	800a2b0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a2a4:	f3ef 8311 	mrs	r3, BASEPRI
 800a2a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d007      	beq.n	800a2c0 <osDelay+0x3c>
 800a2b0:	4b0a      	ldr	r3, [pc, #40]	; (800a2dc <osDelay+0x58>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	2b02      	cmp	r3, #2
 800a2b6:	d103      	bne.n	800a2c0 <osDelay+0x3c>
    stat = osErrorISR;
 800a2b8:	f06f 0305 	mvn.w	r3, #5
 800a2bc:	617b      	str	r3, [r7, #20]
 800a2be:	e007      	b.n	800a2d0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 ffa4 	bl	800b218 <vTaskDelay>
    }
  }

  return (stat);
 800a2d0:	697b      	ldr	r3, [r7, #20]
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3718      	adds	r7, #24
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
 800a2da:	bf00      	nop
 800a2dc:	200079b8 	.word	0x200079b8

0800a2e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	60f8      	str	r0, [r7, #12]
 800a2e8:	60b9      	str	r1, [r7, #8]
 800a2ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	4a07      	ldr	r2, [pc, #28]	; (800a30c <vApplicationGetIdleTaskMemory+0x2c>)
 800a2f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	4a06      	ldr	r2, [pc, #24]	; (800a310 <vApplicationGetIdleTaskMemory+0x30>)
 800a2f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2280      	movs	r2, #128	; 0x80
 800a2fc:	601a      	str	r2, [r3, #0]
}
 800a2fe:	bf00      	nop
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	200079bc 	.word	0x200079bc
 800a310:	20007a18 	.word	0x20007a18

0800a314 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	60f8      	str	r0, [r7, #12]
 800a31c:	60b9      	str	r1, [r7, #8]
 800a31e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	4a07      	ldr	r2, [pc, #28]	; (800a340 <vApplicationGetTimerTaskMemory+0x2c>)
 800a324:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	4a06      	ldr	r2, [pc, #24]	; (800a344 <vApplicationGetTimerTaskMemory+0x30>)
 800a32a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a332:	601a      	str	r2, [r3, #0]
}
 800a334:	bf00      	nop
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr
 800a340:	20007c18 	.word	0x20007c18
 800a344:	20007c74 	.word	0x20007c74

0800a348 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f103 0208 	add.w	r2, r3, #8
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a360:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f103 0208 	add.w	r2, r3, #8
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f103 0208 	add.w	r2, r3, #8
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a37c:	bf00      	nop
 800a37e:	370c      	adds	r7, #12
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a396:	bf00      	nop
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr

0800a3a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	b085      	sub	sp, #20
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
 800a3aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	689b      	ldr	r3, [r3, #8]
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	683a      	ldr	r2, [r7, #0]
 800a3cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	1c5a      	adds	r2, r3, #1
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	601a      	str	r2, [r3, #0]
}
 800a3de:	bf00      	nop
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr

0800a3ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a3ea:	b480      	push	{r7}
 800a3ec:	b085      	sub	sp, #20
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
 800a3f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a400:	d103      	bne.n	800a40a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	691b      	ldr	r3, [r3, #16]
 800a406:	60fb      	str	r3, [r7, #12]
 800a408:	e00c      	b.n	800a424 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	3308      	adds	r3, #8
 800a40e:	60fb      	str	r3, [r7, #12]
 800a410:	e002      	b.n	800a418 <vListInsert+0x2e>
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	60fb      	str	r3, [r7, #12]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	68ba      	ldr	r2, [r7, #8]
 800a420:	429a      	cmp	r2, r3
 800a422:	d2f6      	bcs.n	800a412 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	685a      	ldr	r2, [r3, #4]
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	683a      	ldr	r2, [r7, #0]
 800a432:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	683a      	ldr	r2, [r7, #0]
 800a43e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	1c5a      	adds	r2, r3, #1
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	601a      	str	r2, [r3, #0]
}
 800a450:	bf00      	nop
 800a452:	3714      	adds	r7, #20
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	6892      	ldr	r2, [r2, #8]
 800a472:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	6852      	ldr	r2, [r2, #4]
 800a47c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	429a      	cmp	r2, r3
 800a486:	d103      	bne.n	800a490 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	689a      	ldr	r2, [r3, #8]
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	1e5a      	subs	r2, r3, #1
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3714      	adds	r7, #20
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ae:	4770      	bx	lr

0800a4b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d10c      	bne.n	800a4de <xQueueGenericReset+0x2e>
	__asm volatile
 800a4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c8:	b672      	cpsid	i
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	b662      	cpsie	i
 800a4d8:	60bb      	str	r3, [r7, #8]
}
 800a4da:	bf00      	nop
 800a4dc:	e7fe      	b.n	800a4dc <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800a4de:	f002 f8a5 	bl	800c62c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ea:	68f9      	ldr	r1, [r7, #12]
 800a4ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a4ee:	fb01 f303 	mul.w	r3, r1, r3
 800a4f2:	441a      	add	r2, r3
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a50e:	3b01      	subs	r3, #1
 800a510:	68f9      	ldr	r1, [r7, #12]
 800a512:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a514:	fb01 f303 	mul.w	r3, r1, r3
 800a518:	441a      	add	r2, r3
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	22ff      	movs	r2, #255	; 0xff
 800a522:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	22ff      	movs	r2, #255	; 0xff
 800a52a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d114      	bne.n	800a55e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d01a      	beq.n	800a572 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	3310      	adds	r3, #16
 800a540:	4618      	mov	r0, r3
 800a542:	f001 f937 	bl	800b7b4 <xTaskRemoveFromEventList>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d012      	beq.n	800a572 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a54c:	4b0c      	ldr	r3, [pc, #48]	; (800a580 <xQueueGenericReset+0xd0>)
 800a54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	f3bf 8f4f 	dsb	sy
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	e009      	b.n	800a572 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	3310      	adds	r3, #16
 800a562:	4618      	mov	r0, r3
 800a564:	f7ff fef0 	bl	800a348 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	3324      	adds	r3, #36	; 0x24
 800a56c:	4618      	mov	r0, r3
 800a56e:	f7ff feeb 	bl	800a348 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a572:	f002 f88f 	bl	800c694 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a576:	2301      	movs	r3, #1
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3710      	adds	r7, #16
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	e000ed04 	.word	0xe000ed04

0800a584 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a584:	b580      	push	{r7, lr}
 800a586:	b08e      	sub	sp, #56	; 0x38
 800a588:	af02      	add	r7, sp, #8
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10c      	bne.n	800a5b2 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800a598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a59c:	b672      	cpsid	i
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	b662      	cpsie	i
 800a5ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a5ae:	bf00      	nop
 800a5b0:	e7fe      	b.n	800a5b0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d10c      	bne.n	800a5d2 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800a5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5bc:	b672      	cpsid	i
 800a5be:	f383 8811 	msr	BASEPRI, r3
 800a5c2:	f3bf 8f6f 	isb	sy
 800a5c6:	f3bf 8f4f 	dsb	sy
 800a5ca:	b662      	cpsie	i
 800a5cc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a5ce:	bf00      	nop
 800a5d0:	e7fe      	b.n	800a5d0 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d002      	beq.n	800a5de <xQueueGenericCreateStatic+0x5a>
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <xQueueGenericCreateStatic+0x5e>
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e000      	b.n	800a5e4 <xQueueGenericCreateStatic+0x60>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d10c      	bne.n	800a602 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800a5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ec:	b672      	cpsid	i
 800a5ee:	f383 8811 	msr	BASEPRI, r3
 800a5f2:	f3bf 8f6f 	isb	sy
 800a5f6:	f3bf 8f4f 	dsb	sy
 800a5fa:	b662      	cpsie	i
 800a5fc:	623b      	str	r3, [r7, #32]
}
 800a5fe:	bf00      	nop
 800a600:	e7fe      	b.n	800a600 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d102      	bne.n	800a60e <xQueueGenericCreateStatic+0x8a>
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <xQueueGenericCreateStatic+0x8e>
 800a60e:	2301      	movs	r3, #1
 800a610:	e000      	b.n	800a614 <xQueueGenericCreateStatic+0x90>
 800a612:	2300      	movs	r3, #0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10c      	bne.n	800a632 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800a618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61c:	b672      	cpsid	i
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	b662      	cpsie	i
 800a62c:	61fb      	str	r3, [r7, #28]
}
 800a62e:	bf00      	nop
 800a630:	e7fe      	b.n	800a630 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a632:	2350      	movs	r3, #80	; 0x50
 800a634:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2b50      	cmp	r3, #80	; 0x50
 800a63a:	d00c      	beq.n	800a656 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a640:	b672      	cpsid	i
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	b662      	cpsie	i
 800a650:	61bb      	str	r3, [r7, #24]
}
 800a652:	bf00      	nop
 800a654:	e7fe      	b.n	800a654 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a656:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00d      	beq.n	800a67e <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a664:	2201      	movs	r2, #1
 800a666:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a66a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a670:	9300      	str	r3, [sp, #0]
 800a672:	4613      	mov	r3, r2
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	68b9      	ldr	r1, [r7, #8]
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f000 f805 	bl	800a688 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a680:	4618      	mov	r0, r3
 800a682:	3730      	adds	r7, #48	; 0x30
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
 800a694:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d103      	bne.n	800a6a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	69ba      	ldr	r2, [r7, #24]
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	e002      	b.n	800a6aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a6b0:	69bb      	ldr	r3, [r7, #24]
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	69b8      	ldr	r0, [r7, #24]
 800a6ba:	f7ff fef9 	bl	800a4b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	78fa      	ldrb	r2, [r7, #3]
 800a6c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a6c6:	bf00      	nop
 800a6c8:	3710      	adds	r7, #16
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
	...

0800a6d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b08e      	sub	sp, #56	; 0x38
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
 800a6dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d10c      	bne.n	800a706 <xQueueGenericSend+0x36>
	__asm volatile
 800a6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f0:	b672      	cpsid	i
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	b662      	cpsie	i
 800a700:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a702:	bf00      	nop
 800a704:	e7fe      	b.n	800a704 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d103      	bne.n	800a714 <xQueueGenericSend+0x44>
 800a70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a710:	2b00      	cmp	r3, #0
 800a712:	d101      	bne.n	800a718 <xQueueGenericSend+0x48>
 800a714:	2301      	movs	r3, #1
 800a716:	e000      	b.n	800a71a <xQueueGenericSend+0x4a>
 800a718:	2300      	movs	r3, #0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d10c      	bne.n	800a738 <xQueueGenericSend+0x68>
	__asm volatile
 800a71e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a722:	b672      	cpsid	i
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	b662      	cpsie	i
 800a732:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a734:	bf00      	nop
 800a736:	e7fe      	b.n	800a736 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	2b02      	cmp	r3, #2
 800a73c:	d103      	bne.n	800a746 <xQueueGenericSend+0x76>
 800a73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a742:	2b01      	cmp	r3, #1
 800a744:	d101      	bne.n	800a74a <xQueueGenericSend+0x7a>
 800a746:	2301      	movs	r3, #1
 800a748:	e000      	b.n	800a74c <xQueueGenericSend+0x7c>
 800a74a:	2300      	movs	r3, #0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d10c      	bne.n	800a76a <xQueueGenericSend+0x9a>
	__asm volatile
 800a750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a754:	b672      	cpsid	i
 800a756:	f383 8811 	msr	BASEPRI, r3
 800a75a:	f3bf 8f6f 	isb	sy
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	b662      	cpsie	i
 800a764:	623b      	str	r3, [r7, #32]
}
 800a766:	bf00      	nop
 800a768:	e7fe      	b.n	800a768 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a76a:	f001 fa11 	bl	800bb90 <xTaskGetSchedulerState>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d102      	bne.n	800a77a <xQueueGenericSend+0xaa>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d101      	bne.n	800a77e <xQueueGenericSend+0xae>
 800a77a:	2301      	movs	r3, #1
 800a77c:	e000      	b.n	800a780 <xQueueGenericSend+0xb0>
 800a77e:	2300      	movs	r3, #0
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10c      	bne.n	800a79e <xQueueGenericSend+0xce>
	__asm volatile
 800a784:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a788:	b672      	cpsid	i
 800a78a:	f383 8811 	msr	BASEPRI, r3
 800a78e:	f3bf 8f6f 	isb	sy
 800a792:	f3bf 8f4f 	dsb	sy
 800a796:	b662      	cpsie	i
 800a798:	61fb      	str	r3, [r7, #28]
}
 800a79a:	bf00      	nop
 800a79c:	e7fe      	b.n	800a79c <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a79e:	f001 ff45 	bl	800c62c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d302      	bcc.n	800a7b4 <xQueueGenericSend+0xe4>
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d129      	bne.n	800a808 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7b4:	683a      	ldr	r2, [r7, #0]
 800a7b6:	68b9      	ldr	r1, [r7, #8]
 800a7b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7ba:	f000 fa15 	bl	800abe8 <prvCopyDataToQueue>
 800a7be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d010      	beq.n	800a7ea <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ca:	3324      	adds	r3, #36	; 0x24
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f000 fff1 	bl	800b7b4 <xTaskRemoveFromEventList>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d013      	beq.n	800a800 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a7d8:	4b3f      	ldr	r3, [pc, #252]	; (800a8d8 <xQueueGenericSend+0x208>)
 800a7da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7de:	601a      	str	r2, [r3, #0]
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	f3bf 8f6f 	isb	sy
 800a7e8:	e00a      	b.n	800a800 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d007      	beq.n	800a800 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a7f0:	4b39      	ldr	r3, [pc, #228]	; (800a8d8 <xQueueGenericSend+0x208>)
 800a7f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7f6:	601a      	str	r2, [r3, #0]
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a800:	f001 ff48 	bl	800c694 <vPortExitCritical>
				return pdPASS;
 800a804:	2301      	movs	r3, #1
 800a806:	e063      	b.n	800a8d0 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d103      	bne.n	800a816 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a80e:	f001 ff41 	bl	800c694 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a812:	2300      	movs	r3, #0
 800a814:	e05c      	b.n	800a8d0 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d106      	bne.n	800a82a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a81c:	f107 0314 	add.w	r3, r7, #20
 800a820:	4618      	mov	r0, r3
 800a822:	f001 f855 	bl	800b8d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a826:	2301      	movs	r3, #1
 800a828:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a82a:	f001 ff33 	bl	800c694 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a82e:	f000 fd93 	bl	800b358 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a832:	f001 fefb 	bl	800c62c <vPortEnterCritical>
 800a836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a838:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a83c:	b25b      	sxtb	r3, r3
 800a83e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a842:	d103      	bne.n	800a84c <xQueueGenericSend+0x17c>
 800a844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a846:	2200      	movs	r2, #0
 800a848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a84c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a852:	b25b      	sxtb	r3, r3
 800a854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a858:	d103      	bne.n	800a862 <xQueueGenericSend+0x192>
 800a85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a862:	f001 ff17 	bl	800c694 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a866:	1d3a      	adds	r2, r7, #4
 800a868:	f107 0314 	add.w	r3, r7, #20
 800a86c:	4611      	mov	r1, r2
 800a86e:	4618      	mov	r0, r3
 800a870:	f001 f844 	bl	800b8fc <xTaskCheckForTimeOut>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d124      	bne.n	800a8c4 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a87a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a87c:	f000 faac 	bl	800add8 <prvIsQueueFull>
 800a880:	4603      	mov	r3, r0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d018      	beq.n	800a8b8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a888:	3310      	adds	r3, #16
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	4611      	mov	r1, r2
 800a88e:	4618      	mov	r0, r3
 800a890:	f000 ff3c 	bl	800b70c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a896:	f000 fa37 	bl	800ad08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a89a:	f000 fd6b 	bl	800b374 <xTaskResumeAll>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	f47f af7c 	bne.w	800a79e <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800a8a6:	4b0c      	ldr	r3, [pc, #48]	; (800a8d8 <xQueueGenericSend+0x208>)
 800a8a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8ac:	601a      	str	r2, [r3, #0]
 800a8ae:	f3bf 8f4f 	dsb	sy
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	e772      	b.n	800a79e <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a8b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8ba:	f000 fa25 	bl	800ad08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8be:	f000 fd59 	bl	800b374 <xTaskResumeAll>
 800a8c2:	e76c      	b.n	800a79e <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a8c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8c6:	f000 fa1f 	bl	800ad08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8ca:	f000 fd53 	bl	800b374 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a8ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3738      	adds	r7, #56	; 0x38
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	e000ed04 	.word	0xe000ed04

0800a8dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b08e      	sub	sp, #56	; 0x38
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
 800a8e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d10c      	bne.n	800a90e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800a8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f8:	b672      	cpsid	i
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	b662      	cpsie	i
 800a908:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a90a:	bf00      	nop
 800a90c:	e7fe      	b.n	800a90c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d103      	bne.n	800a91c <xQueueGenericSendFromISR+0x40>
 800a914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d101      	bne.n	800a920 <xQueueGenericSendFromISR+0x44>
 800a91c:	2301      	movs	r3, #1
 800a91e:	e000      	b.n	800a922 <xQueueGenericSendFromISR+0x46>
 800a920:	2300      	movs	r3, #0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d10c      	bne.n	800a940 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800a926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a92a:	b672      	cpsid	i
 800a92c:	f383 8811 	msr	BASEPRI, r3
 800a930:	f3bf 8f6f 	isb	sy
 800a934:	f3bf 8f4f 	dsb	sy
 800a938:	b662      	cpsie	i
 800a93a:	623b      	str	r3, [r7, #32]
}
 800a93c:	bf00      	nop
 800a93e:	e7fe      	b.n	800a93e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	2b02      	cmp	r3, #2
 800a944:	d103      	bne.n	800a94e <xQueueGenericSendFromISR+0x72>
 800a946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d101      	bne.n	800a952 <xQueueGenericSendFromISR+0x76>
 800a94e:	2301      	movs	r3, #1
 800a950:	e000      	b.n	800a954 <xQueueGenericSendFromISR+0x78>
 800a952:	2300      	movs	r3, #0
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10c      	bne.n	800a972 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800a958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95c:	b672      	cpsid	i
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	b662      	cpsie	i
 800a96c:	61fb      	str	r3, [r7, #28]
}
 800a96e:	bf00      	nop
 800a970:	e7fe      	b.n	800a970 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a972:	f001 ff43 	bl	800c7fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a976:	f3ef 8211 	mrs	r2, BASEPRI
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	b672      	cpsid	i
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	b662      	cpsie	i
 800a98e:	61ba      	str	r2, [r7, #24]
 800a990:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a992:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a994:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a99c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d302      	bcc.n	800a9a8 <xQueueGenericSendFromISR+0xcc>
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d12c      	bne.n	800aa02 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a9b2:	683a      	ldr	r2, [r7, #0]
 800a9b4:	68b9      	ldr	r1, [r7, #8]
 800a9b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a9b8:	f000 f916 	bl	800abe8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a9bc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a9c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9c4:	d112      	bne.n	800a9ec <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d016      	beq.n	800a9fc <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d0:	3324      	adds	r3, #36	; 0x24
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f000 feee 	bl	800b7b4 <xTaskRemoveFromEventList>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00e      	beq.n	800a9fc <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00b      	beq.n	800a9fc <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	e007      	b.n	800a9fc <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a9ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	b2db      	uxtb	r3, r3
 800a9f4:	b25a      	sxtb	r2, r3
 800a9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800aa00:	e001      	b.n	800aa06 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa02:	2300      	movs	r3, #0
 800aa04:	637b      	str	r3, [r7, #52]	; 0x34
 800aa06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa08:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aa10:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3738      	adds	r7, #56	; 0x38
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b08c      	sub	sp, #48	; 0x30
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	60b9      	str	r1, [r7, #8]
 800aa26:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d10c      	bne.n	800aa50 <xQueueReceive+0x34>
	__asm volatile
 800aa36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3a:	b672      	cpsid	i
 800aa3c:	f383 8811 	msr	BASEPRI, r3
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	f3bf 8f4f 	dsb	sy
 800aa48:	b662      	cpsie	i
 800aa4a:	623b      	str	r3, [r7, #32]
}
 800aa4c:	bf00      	nop
 800aa4e:	e7fe      	b.n	800aa4e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d103      	bne.n	800aa5e <xQueueReceive+0x42>
 800aa56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <xQueueReceive+0x46>
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e000      	b.n	800aa64 <xQueueReceive+0x48>
 800aa62:	2300      	movs	r3, #0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10c      	bne.n	800aa82 <xQueueReceive+0x66>
	__asm volatile
 800aa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6c:	b672      	cpsid	i
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	b662      	cpsie	i
 800aa7c:	61fb      	str	r3, [r7, #28]
}
 800aa7e:	bf00      	nop
 800aa80:	e7fe      	b.n	800aa80 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa82:	f001 f885 	bl	800bb90 <xTaskGetSchedulerState>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d102      	bne.n	800aa92 <xQueueReceive+0x76>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d101      	bne.n	800aa96 <xQueueReceive+0x7a>
 800aa92:	2301      	movs	r3, #1
 800aa94:	e000      	b.n	800aa98 <xQueueReceive+0x7c>
 800aa96:	2300      	movs	r3, #0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d10c      	bne.n	800aab6 <xQueueReceive+0x9a>
	__asm volatile
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	b672      	cpsid	i
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	b662      	cpsie	i
 800aab0:	61bb      	str	r3, [r7, #24]
}
 800aab2:	bf00      	nop
 800aab4:	e7fe      	b.n	800aab4 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aab6:	f001 fdb9 	bl	800c62c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aaba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aabc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aabe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d01f      	beq.n	800ab06 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aac6:	68b9      	ldr	r1, [r7, #8]
 800aac8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaca:	f000 f8f7 	bl	800acbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad0:	1e5a      	subs	r2, r3, #1
 800aad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d00f      	beq.n	800aafe <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae0:	3310      	adds	r3, #16
 800aae2:	4618      	mov	r0, r3
 800aae4:	f000 fe66 	bl	800b7b4 <xTaskRemoveFromEventList>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d007      	beq.n	800aafe <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aaee:	4b3d      	ldr	r3, [pc, #244]	; (800abe4 <xQueueReceive+0x1c8>)
 800aaf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaf4:	601a      	str	r2, [r3, #0]
 800aaf6:	f3bf 8f4f 	dsb	sy
 800aafa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aafe:	f001 fdc9 	bl	800c694 <vPortExitCritical>
				return pdPASS;
 800ab02:	2301      	movs	r3, #1
 800ab04:	e069      	b.n	800abda <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d103      	bne.n	800ab14 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab0c:	f001 fdc2 	bl	800c694 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab10:	2300      	movs	r3, #0
 800ab12:	e062      	b.n	800abda <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d106      	bne.n	800ab28 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab1a:	f107 0310 	add.w	r3, r7, #16
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 fed6 	bl	800b8d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab24:	2301      	movs	r3, #1
 800ab26:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab28:	f001 fdb4 	bl	800c694 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab2c:	f000 fc14 	bl	800b358 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab30:	f001 fd7c 	bl	800c62c <vPortEnterCritical>
 800ab34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab3a:	b25b      	sxtb	r3, r3
 800ab3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab40:	d103      	bne.n	800ab4a <xQueueReceive+0x12e>
 800ab42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab44:	2200      	movs	r2, #0
 800ab46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab50:	b25b      	sxtb	r3, r3
 800ab52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab56:	d103      	bne.n	800ab60 <xQueueReceive+0x144>
 800ab58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab60:	f001 fd98 	bl	800c694 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab64:	1d3a      	adds	r2, r7, #4
 800ab66:	f107 0310 	add.w	r3, r7, #16
 800ab6a:	4611      	mov	r1, r2
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f000 fec5 	bl	800b8fc <xTaskCheckForTimeOut>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d123      	bne.n	800abc0 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab7a:	f000 f917 	bl	800adac <prvIsQueueEmpty>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d017      	beq.n	800abb4 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab86:	3324      	adds	r3, #36	; 0x24
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	4611      	mov	r1, r2
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f000 fdbd 	bl	800b70c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab94:	f000 f8b8 	bl	800ad08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab98:	f000 fbec 	bl	800b374 <xTaskResumeAll>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d189      	bne.n	800aab6 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800aba2:	4b10      	ldr	r3, [pc, #64]	; (800abe4 <xQueueReceive+0x1c8>)
 800aba4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aba8:	601a      	str	r2, [r3, #0]
 800abaa:	f3bf 8f4f 	dsb	sy
 800abae:	f3bf 8f6f 	isb	sy
 800abb2:	e780      	b.n	800aab6 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800abb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abb6:	f000 f8a7 	bl	800ad08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800abba:	f000 fbdb 	bl	800b374 <xTaskResumeAll>
 800abbe:	e77a      	b.n	800aab6 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800abc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abc2:	f000 f8a1 	bl	800ad08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abc6:	f000 fbd5 	bl	800b374 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abcc:	f000 f8ee 	bl	800adac <prvIsQueueEmpty>
 800abd0:	4603      	mov	r3, r0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f43f af6f 	beq.w	800aab6 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800abd8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3730      	adds	r7, #48	; 0x30
 800abde:	46bd      	mov	sp, r7
 800abe0:	bd80      	pop	{r7, pc}
 800abe2:	bf00      	nop
 800abe4:	e000ed04 	.word	0xe000ed04

0800abe8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b086      	sub	sp, #24
 800abec:	af00      	add	r7, sp, #0
 800abee:	60f8      	str	r0, [r7, #12]
 800abf0:	60b9      	str	r1, [r7, #8]
 800abf2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800abf4:	2300      	movs	r3, #0
 800abf6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abfc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d10d      	bne.n	800ac22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d14d      	bne.n	800acaa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	689b      	ldr	r3, [r3, #8]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 ffda 	bl	800bbcc <xTaskPriorityDisinherit>
 800ac18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	609a      	str	r2, [r3, #8]
 800ac20:	e043      	b.n	800acaa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d119      	bne.n	800ac5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6858      	ldr	r0, [r3, #4]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac30:	461a      	mov	r2, r3
 800ac32:	68b9      	ldr	r1, [r7, #8]
 800ac34:	f010 ff03 	bl	801ba3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	685a      	ldr	r2, [r3, #4]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac40:	441a      	add	r2, r3
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	685a      	ldr	r2, [r3, #4]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d32b      	bcc.n	800acaa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	605a      	str	r2, [r3, #4]
 800ac5a:	e026      	b.n	800acaa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	68d8      	ldr	r0, [r3, #12]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac64:	461a      	mov	r2, r3
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	f010 fee9 	bl	801ba3e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	68da      	ldr	r2, [r3, #12]
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac74:	425b      	negs	r3, r3
 800ac76:	441a      	add	r2, r3
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	68da      	ldr	r2, [r3, #12]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d207      	bcs.n	800ac98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	689a      	ldr	r2, [r3, #8]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac90:	425b      	negs	r3, r3
 800ac92:	441a      	add	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2b02      	cmp	r3, #2
 800ac9c:	d105      	bne.n	800acaa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d002      	beq.n	800acaa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	3b01      	subs	r3, #1
 800aca8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	1c5a      	adds	r2, r3, #1
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800acb2:	697b      	ldr	r3, [r7, #20]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3718      	adds	r7, #24
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acca:	2b00      	cmp	r3, #0
 800accc:	d018      	beq.n	800ad00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	68da      	ldr	r2, [r3, #12]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd6:	441a      	add	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	68da      	ldr	r2, [r3, #12]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d303      	bcc.n	800acf0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681a      	ldr	r2, [r3, #0]
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	68d9      	ldr	r1, [r3, #12]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acf8:	461a      	mov	r2, r3
 800acfa:	6838      	ldr	r0, [r7, #0]
 800acfc:	f010 fe9f 	bl	801ba3e <memcpy>
	}
}
 800ad00:	bf00      	nop
 800ad02:	3708      	adds	r7, #8
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad10:	f001 fc8c 	bl	800c62c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad1c:	e011      	b.n	800ad42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d012      	beq.n	800ad4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3324      	adds	r3, #36	; 0x24
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 fd42 	bl	800b7b4 <xTaskRemoveFromEventList>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d001      	beq.n	800ad3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad36:	f000 fe47 	bl	800b9c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad3a:	7bfb      	ldrb	r3, [r7, #15]
 800ad3c:	3b01      	subs	r3, #1
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	dce9      	bgt.n	800ad1e <prvUnlockQueue+0x16>
 800ad4a:	e000      	b.n	800ad4e <prvUnlockQueue+0x46>
					break;
 800ad4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	22ff      	movs	r2, #255	; 0xff
 800ad52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ad56:	f001 fc9d 	bl	800c694 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ad5a:	f001 fc67 	bl	800c62c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad66:	e011      	b.n	800ad8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	691b      	ldr	r3, [r3, #16]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d012      	beq.n	800ad96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	3310      	adds	r3, #16
 800ad74:	4618      	mov	r0, r3
 800ad76:	f000 fd1d 	bl	800b7b4 <xTaskRemoveFromEventList>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d001      	beq.n	800ad84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ad80:	f000 fe22 	bl	800b9c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ad84:	7bbb      	ldrb	r3, [r7, #14]
 800ad86:	3b01      	subs	r3, #1
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	dce9      	bgt.n	800ad68 <prvUnlockQueue+0x60>
 800ad94:	e000      	b.n	800ad98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ad96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	22ff      	movs	r2, #255	; 0xff
 800ad9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ada0:	f001 fc78 	bl	800c694 <vPortExitCritical>
}
 800ada4:	bf00      	nop
 800ada6:	3710      	adds	r7, #16
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}

0800adac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b084      	sub	sp, #16
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800adb4:	f001 fc3a 	bl	800c62c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d102      	bne.n	800adc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800adc0:	2301      	movs	r3, #1
 800adc2:	60fb      	str	r3, [r7, #12]
 800adc4:	e001      	b.n	800adca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800adc6:	2300      	movs	r3, #0
 800adc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adca:	f001 fc63 	bl	800c694 <vPortExitCritical>

	return xReturn;
 800adce:	68fb      	ldr	r3, [r7, #12]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3710      	adds	r7, #16
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ade0:	f001 fc24 	bl	800c62c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adec:	429a      	cmp	r2, r3
 800adee:	d102      	bne.n	800adf6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800adf0:	2301      	movs	r3, #1
 800adf2:	60fb      	str	r3, [r7, #12]
 800adf4:	e001      	b.n	800adfa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800adf6:	2300      	movs	r3, #0
 800adf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adfa:	f001 fc4b 	bl	800c694 <vPortExitCritical>

	return xReturn;
 800adfe:	68fb      	ldr	r3, [r7, #12]
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ae08:	b480      	push	{r7}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae12:	2300      	movs	r3, #0
 800ae14:	60fb      	str	r3, [r7, #12]
 800ae16:	e014      	b.n	800ae42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ae18:	4a0f      	ldr	r2, [pc, #60]	; (800ae58 <vQueueAddToRegistry+0x50>)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d10b      	bne.n	800ae3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ae24:	490c      	ldr	r1, [pc, #48]	; (800ae58 <vQueueAddToRegistry+0x50>)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	683a      	ldr	r2, [r7, #0]
 800ae2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ae2e:	4a0a      	ldr	r2, [pc, #40]	; (800ae58 <vQueueAddToRegistry+0x50>)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	00db      	lsls	r3, r3, #3
 800ae34:	4413      	add	r3, r2
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ae3a:	e006      	b.n	800ae4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	60fb      	str	r3, [r7, #12]
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2b07      	cmp	r3, #7
 800ae46:	d9e7      	bls.n	800ae18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ae48:	bf00      	nop
 800ae4a:	bf00      	nop
 800ae4c:	3714      	adds	r7, #20
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	20008074 	.word	0x20008074

0800ae5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b086      	sub	sp, #24
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	60f8      	str	r0, [r7, #12]
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ae6c:	f001 fbde 	bl	800c62c <vPortEnterCritical>
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae76:	b25b      	sxtb	r3, r3
 800ae78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae7c:	d103      	bne.n	800ae86 <vQueueWaitForMessageRestricted+0x2a>
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	2200      	movs	r2, #0
 800ae82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae8c:	b25b      	sxtb	r3, r3
 800ae8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae92:	d103      	bne.n	800ae9c <vQueueWaitForMessageRestricted+0x40>
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	2200      	movs	r2, #0
 800ae98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae9c:	f001 fbfa 	bl	800c694 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d106      	bne.n	800aeb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	3324      	adds	r3, #36	; 0x24
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	68b9      	ldr	r1, [r7, #8]
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f000 fc51 	bl	800b758 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800aeb6:	6978      	ldr	r0, [r7, #20]
 800aeb8:	f7ff ff26 	bl	800ad08 <prvUnlockQueue>
	}
 800aebc:	bf00      	nop
 800aebe:	3718      	adds	r7, #24
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}

0800aec4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b08e      	sub	sp, #56	; 0x38
 800aec8:	af04      	add	r7, sp, #16
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
 800aed0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10c      	bne.n	800aef2 <xTaskCreateStatic+0x2e>
	__asm volatile
 800aed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aedc:	b672      	cpsid	i
 800aede:	f383 8811 	msr	BASEPRI, r3
 800aee2:	f3bf 8f6f 	isb	sy
 800aee6:	f3bf 8f4f 	dsb	sy
 800aeea:	b662      	cpsie	i
 800aeec:	623b      	str	r3, [r7, #32]
}
 800aeee:	bf00      	nop
 800aef0:	e7fe      	b.n	800aef0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800aef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d10c      	bne.n	800af12 <xTaskCreateStatic+0x4e>
	__asm volatile
 800aef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aefc:	b672      	cpsid	i
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	b662      	cpsie	i
 800af0c:	61fb      	str	r3, [r7, #28]
}
 800af0e:	bf00      	nop
 800af10:	e7fe      	b.n	800af10 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af12:	235c      	movs	r3, #92	; 0x5c
 800af14:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	2b5c      	cmp	r3, #92	; 0x5c
 800af1a:	d00c      	beq.n	800af36 <xTaskCreateStatic+0x72>
	__asm volatile
 800af1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af20:	b672      	cpsid	i
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	b662      	cpsie	i
 800af30:	61bb      	str	r3, [r7, #24]
}
 800af32:	bf00      	nop
 800af34:	e7fe      	b.n	800af34 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d01e      	beq.n	800af7c <xTaskCreateStatic+0xb8>
 800af3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af40:	2b00      	cmp	r3, #0
 800af42:	d01b      	beq.n	800af7c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af50:	2202      	movs	r2, #2
 800af52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800af56:	2300      	movs	r3, #0
 800af58:	9303      	str	r3, [sp, #12]
 800af5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5c:	9302      	str	r3, [sp, #8]
 800af5e:	f107 0314 	add.w	r3, r7, #20
 800af62:	9301      	str	r3, [sp, #4]
 800af64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af66:	9300      	str	r3, [sp, #0]
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	68b9      	ldr	r1, [r7, #8]
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f000 f850 	bl	800b014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af76:	f000 f8df 	bl	800b138 <prvAddNewTaskToReadyList>
 800af7a:	e001      	b.n	800af80 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800af7c:	2300      	movs	r3, #0
 800af7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af80:	697b      	ldr	r3, [r7, #20]
	}
 800af82:	4618      	mov	r0, r3
 800af84:	3728      	adds	r7, #40	; 0x28
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b08c      	sub	sp, #48	; 0x30
 800af8e:	af04      	add	r7, sp, #16
 800af90:	60f8      	str	r0, [r7, #12]
 800af92:	60b9      	str	r1, [r7, #8]
 800af94:	603b      	str	r3, [r7, #0]
 800af96:	4613      	mov	r3, r2
 800af98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800af9a:	88fb      	ldrh	r3, [r7, #6]
 800af9c:	009b      	lsls	r3, r3, #2
 800af9e:	4618      	mov	r0, r3
 800afa0:	f001 fc70 	bl	800c884 <pvPortMalloc>
 800afa4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d00e      	beq.n	800afca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800afac:	205c      	movs	r0, #92	; 0x5c
 800afae:	f001 fc69 	bl	800c884 <pvPortMalloc>
 800afb2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d003      	beq.n	800afc2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	697a      	ldr	r2, [r7, #20]
 800afbe:	631a      	str	r2, [r3, #48]	; 0x30
 800afc0:	e005      	b.n	800afce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800afc2:	6978      	ldr	r0, [r7, #20]
 800afc4:	f001 fd28 	bl	800ca18 <vPortFree>
 800afc8:	e001      	b.n	800afce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800afca:	2300      	movs	r3, #0
 800afcc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800afce:	69fb      	ldr	r3, [r7, #28]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d017      	beq.n	800b004 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	2200      	movs	r2, #0
 800afd8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800afdc:	88fa      	ldrh	r2, [r7, #6]
 800afde:	2300      	movs	r3, #0
 800afe0:	9303      	str	r3, [sp, #12]
 800afe2:	69fb      	ldr	r3, [r7, #28]
 800afe4:	9302      	str	r3, [sp, #8]
 800afe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afe8:	9301      	str	r3, [sp, #4]
 800afea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afec:	9300      	str	r3, [sp, #0]
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	68b9      	ldr	r1, [r7, #8]
 800aff2:	68f8      	ldr	r0, [r7, #12]
 800aff4:	f000 f80e 	bl	800b014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aff8:	69f8      	ldr	r0, [r7, #28]
 800affa:	f000 f89d 	bl	800b138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800affe:	2301      	movs	r3, #1
 800b000:	61bb      	str	r3, [r7, #24]
 800b002:	e002      	b.n	800b00a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b008:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b00a:	69bb      	ldr	r3, [r7, #24]
	}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3720      	adds	r7, #32
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b088      	sub	sp, #32
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	60b9      	str	r1, [r7, #8]
 800b01e:	607a      	str	r2, [r7, #4]
 800b020:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b024:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	461a      	mov	r2, r3
 800b02c:	21a5      	movs	r1, #165	; 0xa5
 800b02e:	f010 fc3d 	bl	801b8ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b036:	6879      	ldr	r1, [r7, #4]
 800b038:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b03c:	440b      	add	r3, r1
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	4413      	add	r3, r2
 800b042:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	f023 0307 	bic.w	r3, r3, #7
 800b04a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	f003 0307 	and.w	r3, r3, #7
 800b052:	2b00      	cmp	r3, #0
 800b054:	d00c      	beq.n	800b070 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800b056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05a:	b672      	cpsid	i
 800b05c:	f383 8811 	msr	BASEPRI, r3
 800b060:	f3bf 8f6f 	isb	sy
 800b064:	f3bf 8f4f 	dsb	sy
 800b068:	b662      	cpsie	i
 800b06a:	617b      	str	r3, [r7, #20]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d01f      	beq.n	800b0b6 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b076:	2300      	movs	r3, #0
 800b078:	61fb      	str	r3, [r7, #28]
 800b07a:	e012      	b.n	800b0a2 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b07c:	68ba      	ldr	r2, [r7, #8]
 800b07e:	69fb      	ldr	r3, [r7, #28]
 800b080:	4413      	add	r3, r2
 800b082:	7819      	ldrb	r1, [r3, #0]
 800b084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	4413      	add	r3, r2
 800b08a:	3334      	adds	r3, #52	; 0x34
 800b08c:	460a      	mov	r2, r1
 800b08e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b090:	68ba      	ldr	r2, [r7, #8]
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	4413      	add	r3, r2
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d006      	beq.n	800b0aa <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b09c:	69fb      	ldr	r3, [r7, #28]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	61fb      	str	r3, [r7, #28]
 800b0a2:	69fb      	ldr	r3, [r7, #28]
 800b0a4:	2b0f      	cmp	r3, #15
 800b0a6:	d9e9      	bls.n	800b07c <prvInitialiseNewTask+0x68>
 800b0a8:	e000      	b.n	800b0ac <prvInitialiseNewTask+0x98>
			{
				break;
 800b0aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b0b4:	e003      	b.n	800b0be <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c0:	2b37      	cmp	r3, #55	; 0x37
 800b0c2:	d901      	bls.n	800b0c8 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b0c4:	2337      	movs	r3, #55	; 0x37
 800b0c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b0c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b0d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	3304      	adds	r3, #4
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7ff f952 	bl	800a388 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e6:	3318      	adds	r3, #24
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f7ff f94d 	bl	800a388 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b102:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b106:	2200      	movs	r2, #0
 800b108:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b10c:	2200      	movs	r2, #0
 800b10e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b112:	683a      	ldr	r2, [r7, #0]
 800b114:	68f9      	ldr	r1, [r7, #12]
 800b116:	69b8      	ldr	r0, [r7, #24]
 800b118:	f001 f97a 	bl	800c410 <pxPortInitialiseStack>
 800b11c:	4602      	mov	r2, r0
 800b11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b120:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b124:	2b00      	cmp	r3, #0
 800b126:	d002      	beq.n	800b12e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b12a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b12c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b12e:	bf00      	nop
 800b130:	3720      	adds	r7, #32
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
	...

0800b138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b140:	f001 fa74 	bl	800c62c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b144:	4b2d      	ldr	r3, [pc, #180]	; (800b1fc <prvAddNewTaskToReadyList+0xc4>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	3301      	adds	r3, #1
 800b14a:	4a2c      	ldr	r2, [pc, #176]	; (800b1fc <prvAddNewTaskToReadyList+0xc4>)
 800b14c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b14e:	4b2c      	ldr	r3, [pc, #176]	; (800b200 <prvAddNewTaskToReadyList+0xc8>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d109      	bne.n	800b16a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b156:	4a2a      	ldr	r2, [pc, #168]	; (800b200 <prvAddNewTaskToReadyList+0xc8>)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b15c:	4b27      	ldr	r3, [pc, #156]	; (800b1fc <prvAddNewTaskToReadyList+0xc4>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2b01      	cmp	r3, #1
 800b162:	d110      	bne.n	800b186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b164:	f000 fc54 	bl	800ba10 <prvInitialiseTaskLists>
 800b168:	e00d      	b.n	800b186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b16a:	4b26      	ldr	r3, [pc, #152]	; (800b204 <prvAddNewTaskToReadyList+0xcc>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d109      	bne.n	800b186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b172:	4b23      	ldr	r3, [pc, #140]	; (800b200 <prvAddNewTaskToReadyList+0xc8>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d802      	bhi.n	800b186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b180:	4a1f      	ldr	r2, [pc, #124]	; (800b200 <prvAddNewTaskToReadyList+0xc8>)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b186:	4b20      	ldr	r3, [pc, #128]	; (800b208 <prvAddNewTaskToReadyList+0xd0>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	3301      	adds	r3, #1
 800b18c:	4a1e      	ldr	r2, [pc, #120]	; (800b208 <prvAddNewTaskToReadyList+0xd0>)
 800b18e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b190:	4b1d      	ldr	r3, [pc, #116]	; (800b208 <prvAddNewTaskToReadyList+0xd0>)
 800b192:	681a      	ldr	r2, [r3, #0]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b19c:	4b1b      	ldr	r3, [pc, #108]	; (800b20c <prvAddNewTaskToReadyList+0xd4>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d903      	bls.n	800b1ac <prvAddNewTaskToReadyList+0x74>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1a8:	4a18      	ldr	r2, [pc, #96]	; (800b20c <prvAddNewTaskToReadyList+0xd4>)
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1b0:	4613      	mov	r3, r2
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	4413      	add	r3, r2
 800b1b6:	009b      	lsls	r3, r3, #2
 800b1b8:	4a15      	ldr	r2, [pc, #84]	; (800b210 <prvAddNewTaskToReadyList+0xd8>)
 800b1ba:	441a      	add	r2, r3
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	3304      	adds	r3, #4
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	4610      	mov	r0, r2
 800b1c4:	f7ff f8ed 	bl	800a3a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b1c8:	f001 fa64 	bl	800c694 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b1cc:	4b0d      	ldr	r3, [pc, #52]	; (800b204 <prvAddNewTaskToReadyList+0xcc>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d00e      	beq.n	800b1f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b1d4:	4b0a      	ldr	r3, [pc, #40]	; (800b200 <prvAddNewTaskToReadyList+0xc8>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d207      	bcs.n	800b1f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b1e2:	4b0c      	ldr	r3, [pc, #48]	; (800b214 <prvAddNewTaskToReadyList+0xdc>)
 800b1e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1e8:	601a      	str	r2, [r3, #0]
 800b1ea:	f3bf 8f4f 	dsb	sy
 800b1ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1f2:	bf00      	nop
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	20008588 	.word	0x20008588
 800b200:	200080b4 	.word	0x200080b4
 800b204:	20008594 	.word	0x20008594
 800b208:	200085a4 	.word	0x200085a4
 800b20c:	20008590 	.word	0x20008590
 800b210:	200080b8 	.word	0x200080b8
 800b214:	e000ed04 	.word	0xe000ed04

0800b218 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b220:	2300      	movs	r3, #0
 800b222:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d019      	beq.n	800b25e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b22a:	4b14      	ldr	r3, [pc, #80]	; (800b27c <vTaskDelay+0x64>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00c      	beq.n	800b24c <vTaskDelay+0x34>
	__asm volatile
 800b232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b236:	b672      	cpsid	i
 800b238:	f383 8811 	msr	BASEPRI, r3
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	f3bf 8f4f 	dsb	sy
 800b244:	b662      	cpsie	i
 800b246:	60bb      	str	r3, [r7, #8]
}
 800b248:	bf00      	nop
 800b24a:	e7fe      	b.n	800b24a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b24c:	f000 f884 	bl	800b358 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b250:	2100      	movs	r1, #0
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 fd2c 	bl	800bcb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b258:	f000 f88c 	bl	800b374 <xTaskResumeAll>
 800b25c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d107      	bne.n	800b274 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800b264:	4b06      	ldr	r3, [pc, #24]	; (800b280 <vTaskDelay+0x68>)
 800b266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b26a:	601a      	str	r2, [r3, #0]
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b274:	bf00      	nop
 800b276:	3710      	adds	r7, #16
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}
 800b27c:	200085b0 	.word	0x200085b0
 800b280:	e000ed04 	.word	0xe000ed04

0800b284 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b08a      	sub	sp, #40	; 0x28
 800b288:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b28a:	2300      	movs	r3, #0
 800b28c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b28e:	2300      	movs	r3, #0
 800b290:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b292:	463a      	mov	r2, r7
 800b294:	1d39      	adds	r1, r7, #4
 800b296:	f107 0308 	add.w	r3, r7, #8
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7ff f820 	bl	800a2e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b2a0:	6839      	ldr	r1, [r7, #0]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	68ba      	ldr	r2, [r7, #8]
 800b2a6:	9202      	str	r2, [sp, #8]
 800b2a8:	9301      	str	r3, [sp, #4]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	9300      	str	r3, [sp, #0]
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	460a      	mov	r2, r1
 800b2b2:	4923      	ldr	r1, [pc, #140]	; (800b340 <vTaskStartScheduler+0xbc>)
 800b2b4:	4823      	ldr	r0, [pc, #140]	; (800b344 <vTaskStartScheduler+0xc0>)
 800b2b6:	f7ff fe05 	bl	800aec4 <xTaskCreateStatic>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	4a22      	ldr	r2, [pc, #136]	; (800b348 <vTaskStartScheduler+0xc4>)
 800b2be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b2c0:	4b21      	ldr	r3, [pc, #132]	; (800b348 <vTaskStartScheduler+0xc4>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	617b      	str	r3, [r7, #20]
 800b2cc:	e001      	b.n	800b2d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d102      	bne.n	800b2de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b2d8:	f000 fd3e 	bl	800bd58 <xTimerCreateTimerTask>
 800b2dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d118      	bne.n	800b316 <vTaskStartScheduler+0x92>
	__asm volatile
 800b2e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e8:	b672      	cpsid	i
 800b2ea:	f383 8811 	msr	BASEPRI, r3
 800b2ee:	f3bf 8f6f 	isb	sy
 800b2f2:	f3bf 8f4f 	dsb	sy
 800b2f6:	b662      	cpsie	i
 800b2f8:	613b      	str	r3, [r7, #16]
}
 800b2fa:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b2fc:	4b13      	ldr	r3, [pc, #76]	; (800b34c <vTaskStartScheduler+0xc8>)
 800b2fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b302:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b304:	4b12      	ldr	r3, [pc, #72]	; (800b350 <vTaskStartScheduler+0xcc>)
 800b306:	2201      	movs	r2, #1
 800b308:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b30a:	4b12      	ldr	r3, [pc, #72]	; (800b354 <vTaskStartScheduler+0xd0>)
 800b30c:	2200      	movs	r2, #0
 800b30e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b310:	f001 f90e 	bl	800c530 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b314:	e010      	b.n	800b338 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b31c:	d10c      	bne.n	800b338 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b322:	b672      	cpsid	i
 800b324:	f383 8811 	msr	BASEPRI, r3
 800b328:	f3bf 8f6f 	isb	sy
 800b32c:	f3bf 8f4f 	dsb	sy
 800b330:	b662      	cpsie	i
 800b332:	60fb      	str	r3, [r7, #12]
}
 800b334:	bf00      	nop
 800b336:	e7fe      	b.n	800b336 <vTaskStartScheduler+0xb2>
}
 800b338:	bf00      	nop
 800b33a:	3718      	adds	r7, #24
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}
 800b340:	0801c7f8 	.word	0x0801c7f8
 800b344:	0800b9e1 	.word	0x0800b9e1
 800b348:	200085ac 	.word	0x200085ac
 800b34c:	200085a8 	.word	0x200085a8
 800b350:	20008594 	.word	0x20008594
 800b354:	2000858c 	.word	0x2000858c

0800b358 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b358:	b480      	push	{r7}
 800b35a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b35c:	4b04      	ldr	r3, [pc, #16]	; (800b370 <vTaskSuspendAll+0x18>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	3301      	adds	r3, #1
 800b362:	4a03      	ldr	r2, [pc, #12]	; (800b370 <vTaskSuspendAll+0x18>)
 800b364:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b366:	bf00      	nop
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr
 800b370:	200085b0 	.word	0x200085b0

0800b374 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b37a:	2300      	movs	r3, #0
 800b37c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b37e:	2300      	movs	r3, #0
 800b380:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b382:	4b43      	ldr	r3, [pc, #268]	; (800b490 <xTaskResumeAll+0x11c>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d10c      	bne.n	800b3a4 <xTaskResumeAll+0x30>
	__asm volatile
 800b38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b38e:	b672      	cpsid	i
 800b390:	f383 8811 	msr	BASEPRI, r3
 800b394:	f3bf 8f6f 	isb	sy
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	b662      	cpsie	i
 800b39e:	603b      	str	r3, [r7, #0]
}
 800b3a0:	bf00      	nop
 800b3a2:	e7fe      	b.n	800b3a2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3a4:	f001 f942 	bl	800c62c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3a8:	4b39      	ldr	r3, [pc, #228]	; (800b490 <xTaskResumeAll+0x11c>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3b01      	subs	r3, #1
 800b3ae:	4a38      	ldr	r2, [pc, #224]	; (800b490 <xTaskResumeAll+0x11c>)
 800b3b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3b2:	4b37      	ldr	r3, [pc, #220]	; (800b490 <xTaskResumeAll+0x11c>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d162      	bne.n	800b480 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3ba:	4b36      	ldr	r3, [pc, #216]	; (800b494 <xTaskResumeAll+0x120>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d05e      	beq.n	800b480 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3c2:	e02f      	b.n	800b424 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3c4:	4b34      	ldr	r3, [pc, #208]	; (800b498 <xTaskResumeAll+0x124>)
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	68db      	ldr	r3, [r3, #12]
 800b3ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	3318      	adds	r3, #24
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f7ff f843 	bl	800a45c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	3304      	adds	r3, #4
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7ff f83e 	bl	800a45c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e4:	4b2d      	ldr	r3, [pc, #180]	; (800b49c <xTaskResumeAll+0x128>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d903      	bls.n	800b3f4 <xTaskResumeAll+0x80>
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3f0:	4a2a      	ldr	r2, [pc, #168]	; (800b49c <xTaskResumeAll+0x128>)
 800b3f2:	6013      	str	r3, [r2, #0]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f8:	4613      	mov	r3, r2
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	4413      	add	r3, r2
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	4a27      	ldr	r2, [pc, #156]	; (800b4a0 <xTaskResumeAll+0x12c>)
 800b402:	441a      	add	r2, r3
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	3304      	adds	r3, #4
 800b408:	4619      	mov	r1, r3
 800b40a:	4610      	mov	r0, r2
 800b40c:	f7fe ffc9 	bl	800a3a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b414:	4b23      	ldr	r3, [pc, #140]	; (800b4a4 <xTaskResumeAll+0x130>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d302      	bcc.n	800b424 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b41e:	4b22      	ldr	r3, [pc, #136]	; (800b4a8 <xTaskResumeAll+0x134>)
 800b420:	2201      	movs	r2, #1
 800b422:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b424:	4b1c      	ldr	r3, [pc, #112]	; (800b498 <xTaskResumeAll+0x124>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d1cb      	bne.n	800b3c4 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d001      	beq.n	800b436 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b432:	f000 fb8d 	bl	800bb50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b436:	4b1d      	ldr	r3, [pc, #116]	; (800b4ac <xTaskResumeAll+0x138>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d010      	beq.n	800b464 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b442:	f000 f847 	bl	800b4d4 <xTaskIncrementTick>
 800b446:	4603      	mov	r3, r0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d002      	beq.n	800b452 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b44c:	4b16      	ldr	r3, [pc, #88]	; (800b4a8 <xTaskResumeAll+0x134>)
 800b44e:	2201      	movs	r2, #1
 800b450:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	3b01      	subs	r3, #1
 800b456:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1f1      	bne.n	800b442 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b45e:	4b13      	ldr	r3, [pc, #76]	; (800b4ac <xTaskResumeAll+0x138>)
 800b460:	2200      	movs	r2, #0
 800b462:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b464:	4b10      	ldr	r3, [pc, #64]	; (800b4a8 <xTaskResumeAll+0x134>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d009      	beq.n	800b480 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b46c:	2301      	movs	r3, #1
 800b46e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b470:	4b0f      	ldr	r3, [pc, #60]	; (800b4b0 <xTaskResumeAll+0x13c>)
 800b472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b476:	601a      	str	r2, [r3, #0]
 800b478:	f3bf 8f4f 	dsb	sy
 800b47c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b480:	f001 f908 	bl	800c694 <vPortExitCritical>

	return xAlreadyYielded;
 800b484:	68bb      	ldr	r3, [r7, #8]
}
 800b486:	4618      	mov	r0, r3
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	200085b0 	.word	0x200085b0
 800b494:	20008588 	.word	0x20008588
 800b498:	20008548 	.word	0x20008548
 800b49c:	20008590 	.word	0x20008590
 800b4a0:	200080b8 	.word	0x200080b8
 800b4a4:	200080b4 	.word	0x200080b4
 800b4a8:	2000859c 	.word	0x2000859c
 800b4ac:	20008598 	.word	0x20008598
 800b4b0:	e000ed04 	.word	0xe000ed04

0800b4b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b083      	sub	sp, #12
 800b4b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b4ba:	4b05      	ldr	r3, [pc, #20]	; (800b4d0 <xTaskGetTickCount+0x1c>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b4c0:	687b      	ldr	r3, [r7, #4]
}
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	370c      	adds	r7, #12
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	2000858c 	.word	0x2000858c

0800b4d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b086      	sub	sp, #24
 800b4d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4de:	4b50      	ldr	r3, [pc, #320]	; (800b620 <xTaskIncrementTick+0x14c>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	f040 808b 	bne.w	800b5fe <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b4e8:	4b4e      	ldr	r3, [pc, #312]	; (800b624 <xTaskIncrementTick+0x150>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b4f0:	4a4c      	ldr	r2, [pc, #304]	; (800b624 <xTaskIncrementTick+0x150>)
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d122      	bne.n	800b542 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800b4fc:	4b4a      	ldr	r3, [pc, #296]	; (800b628 <xTaskIncrementTick+0x154>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00c      	beq.n	800b520 <xTaskIncrementTick+0x4c>
	__asm volatile
 800b506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b50a:	b672      	cpsid	i
 800b50c:	f383 8811 	msr	BASEPRI, r3
 800b510:	f3bf 8f6f 	isb	sy
 800b514:	f3bf 8f4f 	dsb	sy
 800b518:	b662      	cpsie	i
 800b51a:	603b      	str	r3, [r7, #0]
}
 800b51c:	bf00      	nop
 800b51e:	e7fe      	b.n	800b51e <xTaskIncrementTick+0x4a>
 800b520:	4b41      	ldr	r3, [pc, #260]	; (800b628 <xTaskIncrementTick+0x154>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	60fb      	str	r3, [r7, #12]
 800b526:	4b41      	ldr	r3, [pc, #260]	; (800b62c <xTaskIncrementTick+0x158>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4a3f      	ldr	r2, [pc, #252]	; (800b628 <xTaskIncrementTick+0x154>)
 800b52c:	6013      	str	r3, [r2, #0]
 800b52e:	4a3f      	ldr	r2, [pc, #252]	; (800b62c <xTaskIncrementTick+0x158>)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	6013      	str	r3, [r2, #0]
 800b534:	4b3e      	ldr	r3, [pc, #248]	; (800b630 <xTaskIncrementTick+0x15c>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	3301      	adds	r3, #1
 800b53a:	4a3d      	ldr	r2, [pc, #244]	; (800b630 <xTaskIncrementTick+0x15c>)
 800b53c:	6013      	str	r3, [r2, #0]
 800b53e:	f000 fb07 	bl	800bb50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b542:	4b3c      	ldr	r3, [pc, #240]	; (800b634 <xTaskIncrementTick+0x160>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	693a      	ldr	r2, [r7, #16]
 800b548:	429a      	cmp	r2, r3
 800b54a:	d349      	bcc.n	800b5e0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b54c:	4b36      	ldr	r3, [pc, #216]	; (800b628 <xTaskIncrementTick+0x154>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d104      	bne.n	800b560 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b556:	4b37      	ldr	r3, [pc, #220]	; (800b634 <xTaskIncrementTick+0x160>)
 800b558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b55c:	601a      	str	r2, [r3, #0]
					break;
 800b55e:	e03f      	b.n	800b5e0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b560:	4b31      	ldr	r3, [pc, #196]	; (800b628 <xTaskIncrementTick+0x154>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	68db      	ldr	r3, [r3, #12]
 800b566:	68db      	ldr	r3, [r3, #12]
 800b568:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b570:	693a      	ldr	r2, [r7, #16]
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	429a      	cmp	r2, r3
 800b576:	d203      	bcs.n	800b580 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b578:	4a2e      	ldr	r2, [pc, #184]	; (800b634 <xTaskIncrementTick+0x160>)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b57e:	e02f      	b.n	800b5e0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	3304      	adds	r3, #4
 800b584:	4618      	mov	r0, r3
 800b586:	f7fe ff69 	bl	800a45c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d004      	beq.n	800b59c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	3318      	adds	r3, #24
 800b596:	4618      	mov	r0, r3
 800b598:	f7fe ff60 	bl	800a45c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5a0:	4b25      	ldr	r3, [pc, #148]	; (800b638 <xTaskIncrementTick+0x164>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d903      	bls.n	800b5b0 <xTaskIncrementTick+0xdc>
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ac:	4a22      	ldr	r2, [pc, #136]	; (800b638 <xTaskIncrementTick+0x164>)
 800b5ae:	6013      	str	r3, [r2, #0]
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	009b      	lsls	r3, r3, #2
 800b5b8:	4413      	add	r3, r2
 800b5ba:	009b      	lsls	r3, r3, #2
 800b5bc:	4a1f      	ldr	r2, [pc, #124]	; (800b63c <xTaskIncrementTick+0x168>)
 800b5be:	441a      	add	r2, r3
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	3304      	adds	r3, #4
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	f7fe feeb 	bl	800a3a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5d0:	4b1b      	ldr	r3, [pc, #108]	; (800b640 <xTaskIncrementTick+0x16c>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d3b8      	bcc.n	800b54c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800b5da:	2301      	movs	r3, #1
 800b5dc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5de:	e7b5      	b.n	800b54c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b5e0:	4b17      	ldr	r3, [pc, #92]	; (800b640 <xTaskIncrementTick+0x16c>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5e6:	4915      	ldr	r1, [pc, #84]	; (800b63c <xTaskIncrementTick+0x168>)
 800b5e8:	4613      	mov	r3, r2
 800b5ea:	009b      	lsls	r3, r3, #2
 800b5ec:	4413      	add	r3, r2
 800b5ee:	009b      	lsls	r3, r3, #2
 800b5f0:	440b      	add	r3, r1
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	d907      	bls.n	800b608 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	617b      	str	r3, [r7, #20]
 800b5fc:	e004      	b.n	800b608 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b5fe:	4b11      	ldr	r3, [pc, #68]	; (800b644 <xTaskIncrementTick+0x170>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	3301      	adds	r3, #1
 800b604:	4a0f      	ldr	r2, [pc, #60]	; (800b644 <xTaskIncrementTick+0x170>)
 800b606:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b608:	4b0f      	ldr	r3, [pc, #60]	; (800b648 <xTaskIncrementTick+0x174>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d001      	beq.n	800b614 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b610:	2301      	movs	r3, #1
 800b612:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b614:	697b      	ldr	r3, [r7, #20]
}
 800b616:	4618      	mov	r0, r3
 800b618:	3718      	adds	r7, #24
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	200085b0 	.word	0x200085b0
 800b624:	2000858c 	.word	0x2000858c
 800b628:	20008540 	.word	0x20008540
 800b62c:	20008544 	.word	0x20008544
 800b630:	200085a0 	.word	0x200085a0
 800b634:	200085a8 	.word	0x200085a8
 800b638:	20008590 	.word	0x20008590
 800b63c:	200080b8 	.word	0x200080b8
 800b640:	200080b4 	.word	0x200080b4
 800b644:	20008598 	.word	0x20008598
 800b648:	2000859c 	.word	0x2000859c

0800b64c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b64c:	b480      	push	{r7}
 800b64e:	b085      	sub	sp, #20
 800b650:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b652:	4b29      	ldr	r3, [pc, #164]	; (800b6f8 <vTaskSwitchContext+0xac>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d003      	beq.n	800b662 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b65a:	4b28      	ldr	r3, [pc, #160]	; (800b6fc <vTaskSwitchContext+0xb0>)
 800b65c:	2201      	movs	r2, #1
 800b65e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b660:	e043      	b.n	800b6ea <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800b662:	4b26      	ldr	r3, [pc, #152]	; (800b6fc <vTaskSwitchContext+0xb0>)
 800b664:	2200      	movs	r2, #0
 800b666:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b668:	4b25      	ldr	r3, [pc, #148]	; (800b700 <vTaskSwitchContext+0xb4>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	60fb      	str	r3, [r7, #12]
 800b66e:	e012      	b.n	800b696 <vTaskSwitchContext+0x4a>
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d10c      	bne.n	800b690 <vTaskSwitchContext+0x44>
	__asm volatile
 800b676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67a:	b672      	cpsid	i
 800b67c:	f383 8811 	msr	BASEPRI, r3
 800b680:	f3bf 8f6f 	isb	sy
 800b684:	f3bf 8f4f 	dsb	sy
 800b688:	b662      	cpsie	i
 800b68a:	607b      	str	r3, [r7, #4]
}
 800b68c:	bf00      	nop
 800b68e:	e7fe      	b.n	800b68e <vTaskSwitchContext+0x42>
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	3b01      	subs	r3, #1
 800b694:	60fb      	str	r3, [r7, #12]
 800b696:	491b      	ldr	r1, [pc, #108]	; (800b704 <vTaskSwitchContext+0xb8>)
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	4613      	mov	r3, r2
 800b69c:	009b      	lsls	r3, r3, #2
 800b69e:	4413      	add	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	440b      	add	r3, r1
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d0e2      	beq.n	800b670 <vTaskSwitchContext+0x24>
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	4613      	mov	r3, r2
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	4413      	add	r3, r2
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	4a13      	ldr	r2, [pc, #76]	; (800b704 <vTaskSwitchContext+0xb8>)
 800b6b6:	4413      	add	r3, r2
 800b6b8:	60bb      	str	r3, [r7, #8]
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	685a      	ldr	r2, [r3, #4]
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	605a      	str	r2, [r3, #4]
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	685a      	ldr	r2, [r3, #4]
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	3308      	adds	r3, #8
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d104      	bne.n	800b6da <vTaskSwitchContext+0x8e>
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	685a      	ldr	r2, [r3, #4]
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	605a      	str	r2, [r3, #4]
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	4a09      	ldr	r2, [pc, #36]	; (800b708 <vTaskSwitchContext+0xbc>)
 800b6e2:	6013      	str	r3, [r2, #0]
 800b6e4:	4a06      	ldr	r2, [pc, #24]	; (800b700 <vTaskSwitchContext+0xb4>)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	6013      	str	r3, [r2, #0]
}
 800b6ea:	bf00      	nop
 800b6ec:	3714      	adds	r7, #20
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
 800b6f6:	bf00      	nop
 800b6f8:	200085b0 	.word	0x200085b0
 800b6fc:	2000859c 	.word	0x2000859c
 800b700:	20008590 	.word	0x20008590
 800b704:	200080b8 	.word	0x200080b8
 800b708:	200080b4 	.word	0x200080b4

0800b70c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b084      	sub	sp, #16
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d10c      	bne.n	800b736 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800b71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b720:	b672      	cpsid	i
 800b722:	f383 8811 	msr	BASEPRI, r3
 800b726:	f3bf 8f6f 	isb	sy
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	b662      	cpsie	i
 800b730:	60fb      	str	r3, [r7, #12]
}
 800b732:	bf00      	nop
 800b734:	e7fe      	b.n	800b734 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b736:	4b07      	ldr	r3, [pc, #28]	; (800b754 <vTaskPlaceOnEventList+0x48>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	3318      	adds	r3, #24
 800b73c:	4619      	mov	r1, r3
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f7fe fe53 	bl	800a3ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b744:	2101      	movs	r1, #1
 800b746:	6838      	ldr	r0, [r7, #0]
 800b748:	f000 fab2 	bl	800bcb0 <prvAddCurrentTaskToDelayedList>
}
 800b74c:	bf00      	nop
 800b74e:	3710      	adds	r7, #16
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	200080b4 	.word	0x200080b4

0800b758 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b086      	sub	sp, #24
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	60f8      	str	r0, [r7, #12]
 800b760:	60b9      	str	r1, [r7, #8]
 800b762:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d10c      	bne.n	800b784 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800b76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b76e:	b672      	cpsid	i
 800b770:	f383 8811 	msr	BASEPRI, r3
 800b774:	f3bf 8f6f 	isb	sy
 800b778:	f3bf 8f4f 	dsb	sy
 800b77c:	b662      	cpsie	i
 800b77e:	617b      	str	r3, [r7, #20]
}
 800b780:	bf00      	nop
 800b782:	e7fe      	b.n	800b782 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b784:	4b0a      	ldr	r3, [pc, #40]	; (800b7b0 <vTaskPlaceOnEventListRestricted+0x58>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	3318      	adds	r3, #24
 800b78a:	4619      	mov	r1, r3
 800b78c:	68f8      	ldr	r0, [r7, #12]
 800b78e:	f7fe fe08 	bl	800a3a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d002      	beq.n	800b79e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800b798:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b79c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b79e:	6879      	ldr	r1, [r7, #4]
 800b7a0:	68b8      	ldr	r0, [r7, #8]
 800b7a2:	f000 fa85 	bl	800bcb0 <prvAddCurrentTaskToDelayedList>
	}
 800b7a6:	bf00      	nop
 800b7a8:	3718      	adds	r7, #24
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	200080b4 	.word	0x200080b4

0800b7b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	68db      	ldr	r3, [r3, #12]
 800b7c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d10c      	bne.n	800b7e4 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800b7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ce:	b672      	cpsid	i
 800b7d0:	f383 8811 	msr	BASEPRI, r3
 800b7d4:	f3bf 8f6f 	isb	sy
 800b7d8:	f3bf 8f4f 	dsb	sy
 800b7dc:	b662      	cpsie	i
 800b7de:	60fb      	str	r3, [r7, #12]
}
 800b7e0:	bf00      	nop
 800b7e2:	e7fe      	b.n	800b7e2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	3318      	adds	r3, #24
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7fe fe37 	bl	800a45c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7ee:	4b1e      	ldr	r3, [pc, #120]	; (800b868 <xTaskRemoveFromEventList+0xb4>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d11d      	bne.n	800b832 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	3304      	adds	r3, #4
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7fe fe2e 	bl	800a45c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b804:	4b19      	ldr	r3, [pc, #100]	; (800b86c <xTaskRemoveFromEventList+0xb8>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	429a      	cmp	r2, r3
 800b80a:	d903      	bls.n	800b814 <xTaskRemoveFromEventList+0x60>
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b810:	4a16      	ldr	r2, [pc, #88]	; (800b86c <xTaskRemoveFromEventList+0xb8>)
 800b812:	6013      	str	r3, [r2, #0]
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b818:	4613      	mov	r3, r2
 800b81a:	009b      	lsls	r3, r3, #2
 800b81c:	4413      	add	r3, r2
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	4a13      	ldr	r2, [pc, #76]	; (800b870 <xTaskRemoveFromEventList+0xbc>)
 800b822:	441a      	add	r2, r3
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	3304      	adds	r3, #4
 800b828:	4619      	mov	r1, r3
 800b82a:	4610      	mov	r0, r2
 800b82c:	f7fe fdb9 	bl	800a3a2 <vListInsertEnd>
 800b830:	e005      	b.n	800b83e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	3318      	adds	r3, #24
 800b836:	4619      	mov	r1, r3
 800b838:	480e      	ldr	r0, [pc, #56]	; (800b874 <xTaskRemoveFromEventList+0xc0>)
 800b83a:	f7fe fdb2 	bl	800a3a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b842:	4b0d      	ldr	r3, [pc, #52]	; (800b878 <xTaskRemoveFromEventList+0xc4>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b848:	429a      	cmp	r2, r3
 800b84a:	d905      	bls.n	800b858 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b84c:	2301      	movs	r3, #1
 800b84e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b850:	4b0a      	ldr	r3, [pc, #40]	; (800b87c <xTaskRemoveFromEventList+0xc8>)
 800b852:	2201      	movs	r2, #1
 800b854:	601a      	str	r2, [r3, #0]
 800b856:	e001      	b.n	800b85c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800b858:	2300      	movs	r3, #0
 800b85a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b85c:	697b      	ldr	r3, [r7, #20]
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3718      	adds	r7, #24
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	200085b0 	.word	0x200085b0
 800b86c:	20008590 	.word	0x20008590
 800b870:	200080b8 	.word	0x200080b8
 800b874:	20008548 	.word	0x20008548
 800b878:	200080b4 	.word	0x200080b4
 800b87c:	2000859c 	.word	0x2000859c

0800b880 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d10c      	bne.n	800b8a8 <vTaskSetTimeOutState+0x28>
	__asm volatile
 800b88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b892:	b672      	cpsid	i
 800b894:	f383 8811 	msr	BASEPRI, r3
 800b898:	f3bf 8f6f 	isb	sy
 800b89c:	f3bf 8f4f 	dsb	sy
 800b8a0:	b662      	cpsie	i
 800b8a2:	60fb      	str	r3, [r7, #12]
}
 800b8a4:	bf00      	nop
 800b8a6:	e7fe      	b.n	800b8a6 <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800b8a8:	f000 fec0 	bl	800c62c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b8ac:	4b06      	ldr	r3, [pc, #24]	; (800b8c8 <vTaskSetTimeOutState+0x48>)
 800b8ae:	681a      	ldr	r2, [r3, #0]
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800b8b4:	4b05      	ldr	r3, [pc, #20]	; (800b8cc <vTaskSetTimeOutState+0x4c>)
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800b8bc:	f000 feea 	bl	800c694 <vPortExitCritical>
}
 800b8c0:	bf00      	nop
 800b8c2:	3710      	adds	r7, #16
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	200085a0 	.word	0x200085a0
 800b8cc:	2000858c 	.word	0x2000858c

0800b8d0 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b8d8:	4b06      	ldr	r3, [pc, #24]	; (800b8f4 <vTaskInternalSetTimeOutState+0x24>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b8e0:	4b05      	ldr	r3, [pc, #20]	; (800b8f8 <vTaskInternalSetTimeOutState+0x28>)
 800b8e2:	681a      	ldr	r2, [r3, #0]
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	605a      	str	r2, [r3, #4]
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr
 800b8f4:	200085a0 	.word	0x200085a0
 800b8f8:	2000858c 	.word	0x2000858c

0800b8fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b088      	sub	sp, #32
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d10c      	bne.n	800b926 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b910:	b672      	cpsid	i
 800b912:	f383 8811 	msr	BASEPRI, r3
 800b916:	f3bf 8f6f 	isb	sy
 800b91a:	f3bf 8f4f 	dsb	sy
 800b91e:	b662      	cpsie	i
 800b920:	613b      	str	r3, [r7, #16]
}
 800b922:	bf00      	nop
 800b924:	e7fe      	b.n	800b924 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d10c      	bne.n	800b946 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800b92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b930:	b672      	cpsid	i
 800b932:	f383 8811 	msr	BASEPRI, r3
 800b936:	f3bf 8f6f 	isb	sy
 800b93a:	f3bf 8f4f 	dsb	sy
 800b93e:	b662      	cpsie	i
 800b940:	60fb      	str	r3, [r7, #12]
}
 800b942:	bf00      	nop
 800b944:	e7fe      	b.n	800b944 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800b946:	f000 fe71 	bl	800c62c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b94a:	4b1d      	ldr	r3, [pc, #116]	; (800b9c0 <xTaskCheckForTimeOut+0xc4>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	685b      	ldr	r3, [r3, #4]
 800b954:	69ba      	ldr	r2, [r7, #24]
 800b956:	1ad3      	subs	r3, r2, r3
 800b958:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b962:	d102      	bne.n	800b96a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b964:	2300      	movs	r3, #0
 800b966:	61fb      	str	r3, [r7, #28]
 800b968:	e023      	b.n	800b9b2 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681a      	ldr	r2, [r3, #0]
 800b96e:	4b15      	ldr	r3, [pc, #84]	; (800b9c4 <xTaskCheckForTimeOut+0xc8>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	429a      	cmp	r2, r3
 800b974:	d007      	beq.n	800b986 <xTaskCheckForTimeOut+0x8a>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	69ba      	ldr	r2, [r7, #24]
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d302      	bcc.n	800b986 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b980:	2301      	movs	r3, #1
 800b982:	61fb      	str	r3, [r7, #28]
 800b984:	e015      	b.n	800b9b2 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	697a      	ldr	r2, [r7, #20]
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d20b      	bcs.n	800b9a8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	681a      	ldr	r2, [r3, #0]
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	1ad2      	subs	r2, r2, r3
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f7ff ff97 	bl	800b8d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	61fb      	str	r3, [r7, #28]
 800b9a6:	e004      	b.n	800b9b2 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b9ae:	2301      	movs	r3, #1
 800b9b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b9b2:	f000 fe6f 	bl	800c694 <vPortExitCritical>

	return xReturn;
 800b9b6:	69fb      	ldr	r3, [r7, #28]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3720      	adds	r7, #32
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}
 800b9c0:	2000858c 	.word	0x2000858c
 800b9c4:	200085a0 	.word	0x200085a0

0800b9c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b9cc:	4b03      	ldr	r3, [pc, #12]	; (800b9dc <vTaskMissedYield+0x14>)
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	601a      	str	r2, [r3, #0]
}
 800b9d2:	bf00      	nop
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr
 800b9dc:	2000859c 	.word	0x2000859c

0800b9e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b9e8:	f000 f852 	bl	800ba90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b9ec:	4b06      	ldr	r3, [pc, #24]	; (800ba08 <prvIdleTask+0x28>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2b01      	cmp	r3, #1
 800b9f2:	d9f9      	bls.n	800b9e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b9f4:	4b05      	ldr	r3, [pc, #20]	; (800ba0c <prvIdleTask+0x2c>)
 800b9f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9fa:	601a      	str	r2, [r3, #0]
 800b9fc:	f3bf 8f4f 	dsb	sy
 800ba00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ba04:	e7f0      	b.n	800b9e8 <prvIdleTask+0x8>
 800ba06:	bf00      	nop
 800ba08:	200080b8 	.word	0x200080b8
 800ba0c:	e000ed04 	.word	0xe000ed04

0800ba10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba16:	2300      	movs	r3, #0
 800ba18:	607b      	str	r3, [r7, #4]
 800ba1a:	e00c      	b.n	800ba36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	4613      	mov	r3, r2
 800ba20:	009b      	lsls	r3, r3, #2
 800ba22:	4413      	add	r3, r2
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	4a12      	ldr	r2, [pc, #72]	; (800ba70 <prvInitialiseTaskLists+0x60>)
 800ba28:	4413      	add	r3, r2
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	f7fe fc8c 	bl	800a348 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	3301      	adds	r3, #1
 800ba34:	607b      	str	r3, [r7, #4]
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2b37      	cmp	r3, #55	; 0x37
 800ba3a:	d9ef      	bls.n	800ba1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ba3c:	480d      	ldr	r0, [pc, #52]	; (800ba74 <prvInitialiseTaskLists+0x64>)
 800ba3e:	f7fe fc83 	bl	800a348 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ba42:	480d      	ldr	r0, [pc, #52]	; (800ba78 <prvInitialiseTaskLists+0x68>)
 800ba44:	f7fe fc80 	bl	800a348 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ba48:	480c      	ldr	r0, [pc, #48]	; (800ba7c <prvInitialiseTaskLists+0x6c>)
 800ba4a:	f7fe fc7d 	bl	800a348 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ba4e:	480c      	ldr	r0, [pc, #48]	; (800ba80 <prvInitialiseTaskLists+0x70>)
 800ba50:	f7fe fc7a 	bl	800a348 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ba54:	480b      	ldr	r0, [pc, #44]	; (800ba84 <prvInitialiseTaskLists+0x74>)
 800ba56:	f7fe fc77 	bl	800a348 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ba5a:	4b0b      	ldr	r3, [pc, #44]	; (800ba88 <prvInitialiseTaskLists+0x78>)
 800ba5c:	4a05      	ldr	r2, [pc, #20]	; (800ba74 <prvInitialiseTaskLists+0x64>)
 800ba5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ba60:	4b0a      	ldr	r3, [pc, #40]	; (800ba8c <prvInitialiseTaskLists+0x7c>)
 800ba62:	4a05      	ldr	r2, [pc, #20]	; (800ba78 <prvInitialiseTaskLists+0x68>)
 800ba64:	601a      	str	r2, [r3, #0]
}
 800ba66:	bf00      	nop
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
 800ba6e:	bf00      	nop
 800ba70:	200080b8 	.word	0x200080b8
 800ba74:	20008518 	.word	0x20008518
 800ba78:	2000852c 	.word	0x2000852c
 800ba7c:	20008548 	.word	0x20008548
 800ba80:	2000855c 	.word	0x2000855c
 800ba84:	20008574 	.word	0x20008574
 800ba88:	20008540 	.word	0x20008540
 800ba8c:	20008544 	.word	0x20008544

0800ba90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b082      	sub	sp, #8
 800ba94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ba96:	e019      	b.n	800bacc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ba98:	f000 fdc8 	bl	800c62c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba9c:	4b10      	ldr	r3, [pc, #64]	; (800bae0 <prvCheckTasksWaitingTermination+0x50>)
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	68db      	ldr	r3, [r3, #12]
 800baa2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	3304      	adds	r3, #4
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7fe fcd7 	bl	800a45c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800baae:	4b0d      	ldr	r3, [pc, #52]	; (800bae4 <prvCheckTasksWaitingTermination+0x54>)
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	3b01      	subs	r3, #1
 800bab4:	4a0b      	ldr	r2, [pc, #44]	; (800bae4 <prvCheckTasksWaitingTermination+0x54>)
 800bab6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bab8:	4b0b      	ldr	r3, [pc, #44]	; (800bae8 <prvCheckTasksWaitingTermination+0x58>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	3b01      	subs	r3, #1
 800babe:	4a0a      	ldr	r2, [pc, #40]	; (800bae8 <prvCheckTasksWaitingTermination+0x58>)
 800bac0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bac2:	f000 fde7 	bl	800c694 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 f810 	bl	800baec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bacc:	4b06      	ldr	r3, [pc, #24]	; (800bae8 <prvCheckTasksWaitingTermination+0x58>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d1e1      	bne.n	800ba98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bad4:	bf00      	nop
 800bad6:	bf00      	nop
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	2000855c 	.word	0x2000855c
 800bae4:	20008588 	.word	0x20008588
 800bae8:	20008570 	.word	0x20008570

0800baec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d108      	bne.n	800bb10 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 ff88 	bl	800ca18 <vPortFree>
				vPortFree( pxTCB );
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f000 ff85 	bl	800ca18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bb0e:	e01a      	b.n	800bb46 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb16:	2b01      	cmp	r3, #1
 800bb18:	d103      	bne.n	800bb22 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 ff7c 	bl	800ca18 <vPortFree>
	}
 800bb20:	e011      	b.n	800bb46 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb28:	2b02      	cmp	r3, #2
 800bb2a:	d00c      	beq.n	800bb46 <prvDeleteTCB+0x5a>
	__asm volatile
 800bb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb30:	b672      	cpsid	i
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	b662      	cpsie	i
 800bb40:	60fb      	str	r3, [r7, #12]
}
 800bb42:	bf00      	nop
 800bb44:	e7fe      	b.n	800bb44 <prvDeleteTCB+0x58>
	}
 800bb46:	bf00      	nop
 800bb48:	3710      	adds	r7, #16
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
	...

0800bb50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb56:	4b0c      	ldr	r3, [pc, #48]	; (800bb88 <prvResetNextTaskUnblockTime+0x38>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d104      	bne.n	800bb6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bb60:	4b0a      	ldr	r3, [pc, #40]	; (800bb8c <prvResetNextTaskUnblockTime+0x3c>)
 800bb62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bb68:	e008      	b.n	800bb7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb6a:	4b07      	ldr	r3, [pc, #28]	; (800bb88 <prvResetNextTaskUnblockTime+0x38>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	4a04      	ldr	r2, [pc, #16]	; (800bb8c <prvResetNextTaskUnblockTime+0x3c>)
 800bb7a:	6013      	str	r3, [r2, #0]
}
 800bb7c:	bf00      	nop
 800bb7e:	370c      	adds	r7, #12
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr
 800bb88:	20008540 	.word	0x20008540
 800bb8c:	200085a8 	.word	0x200085a8

0800bb90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bb90:	b480      	push	{r7}
 800bb92:	b083      	sub	sp, #12
 800bb94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bb96:	4b0b      	ldr	r3, [pc, #44]	; (800bbc4 <xTaskGetSchedulerState+0x34>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d102      	bne.n	800bba4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	607b      	str	r3, [r7, #4]
 800bba2:	e008      	b.n	800bbb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bba4:	4b08      	ldr	r3, [pc, #32]	; (800bbc8 <xTaskGetSchedulerState+0x38>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d102      	bne.n	800bbb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bbac:	2302      	movs	r3, #2
 800bbae:	607b      	str	r3, [r7, #4]
 800bbb0:	e001      	b.n	800bbb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bbb6:	687b      	ldr	r3, [r7, #4]
	}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	370c      	adds	r7, #12
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr
 800bbc4:	20008594 	.word	0x20008594
 800bbc8:	200085b0 	.word	0x200085b0

0800bbcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b086      	sub	sp, #24
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d05a      	beq.n	800bc98 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bbe2:	4b30      	ldr	r3, [pc, #192]	; (800bca4 <xTaskPriorityDisinherit+0xd8>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	693a      	ldr	r2, [r7, #16]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	d00c      	beq.n	800bc06 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800bbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf0:	b672      	cpsid	i
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	b662      	cpsie	i
 800bc00:	60fb      	str	r3, [r7, #12]
}
 800bc02:	bf00      	nop
 800bc04:	e7fe      	b.n	800bc04 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d10c      	bne.n	800bc28 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800bc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc12:	b672      	cpsid	i
 800bc14:	f383 8811 	msr	BASEPRI, r3
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	b662      	cpsie	i
 800bc22:	60bb      	str	r3, [r7, #8]
}
 800bc24:	bf00      	nop
 800bc26:	e7fe      	b.n	800bc26 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc2c:	1e5a      	subs	r2, r3, #1
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d02c      	beq.n	800bc98 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d128      	bne.n	800bc98 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	3304      	adds	r3, #4
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f7fe fc06 	bl	800a45c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc5c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc68:	4b0f      	ldr	r3, [pc, #60]	; (800bca8 <xTaskPriorityDisinherit+0xdc>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d903      	bls.n	800bc78 <xTaskPriorityDisinherit+0xac>
 800bc70:	693b      	ldr	r3, [r7, #16]
 800bc72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc74:	4a0c      	ldr	r2, [pc, #48]	; (800bca8 <xTaskPriorityDisinherit+0xdc>)
 800bc76:	6013      	str	r3, [r2, #0]
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc7c:	4613      	mov	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	4413      	add	r3, r2
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4a09      	ldr	r2, [pc, #36]	; (800bcac <xTaskPriorityDisinherit+0xe0>)
 800bc86:	441a      	add	r2, r3
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	3304      	adds	r3, #4
 800bc8c:	4619      	mov	r1, r3
 800bc8e:	4610      	mov	r0, r2
 800bc90:	f7fe fb87 	bl	800a3a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bc94:	2301      	movs	r3, #1
 800bc96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc98:	697b      	ldr	r3, [r7, #20]
	}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3718      	adds	r7, #24
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	200080b4 	.word	0x200080b4
 800bca8:	20008590 	.word	0x20008590
 800bcac:	200080b8 	.word	0x200080b8

0800bcb0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b084      	sub	sp, #16
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bcba:	4b21      	ldr	r3, [pc, #132]	; (800bd40 <prvAddCurrentTaskToDelayedList+0x90>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bcc0:	4b20      	ldr	r3, [pc, #128]	; (800bd44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	3304      	adds	r3, #4
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fe fbc8 	bl	800a45c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bcd2:	d10a      	bne.n	800bcea <prvAddCurrentTaskToDelayedList+0x3a>
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d007      	beq.n	800bcea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcda:	4b1a      	ldr	r3, [pc, #104]	; (800bd44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	3304      	adds	r3, #4
 800bce0:	4619      	mov	r1, r3
 800bce2:	4819      	ldr	r0, [pc, #100]	; (800bd48 <prvAddCurrentTaskToDelayedList+0x98>)
 800bce4:	f7fe fb5d 	bl	800a3a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bce8:	e026      	b.n	800bd38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bcea:	68fa      	ldr	r2, [r7, #12]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	4413      	add	r3, r2
 800bcf0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bcf2:	4b14      	ldr	r3, [pc, #80]	; (800bd44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68ba      	ldr	r2, [r7, #8]
 800bcf8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bcfa:	68ba      	ldr	r2, [r7, #8]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d209      	bcs.n	800bd16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bd02:	4b12      	ldr	r3, [pc, #72]	; (800bd4c <prvAddCurrentTaskToDelayedList+0x9c>)
 800bd04:	681a      	ldr	r2, [r3, #0]
 800bd06:	4b0f      	ldr	r3, [pc, #60]	; (800bd44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	4610      	mov	r0, r2
 800bd10:	f7fe fb6b 	bl	800a3ea <vListInsert>
}
 800bd14:	e010      	b.n	800bd38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bd16:	4b0e      	ldr	r3, [pc, #56]	; (800bd50 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	4b0a      	ldr	r3, [pc, #40]	; (800bd44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	3304      	adds	r3, #4
 800bd20:	4619      	mov	r1, r3
 800bd22:	4610      	mov	r0, r2
 800bd24:	f7fe fb61 	bl	800a3ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bd28:	4b0a      	ldr	r3, [pc, #40]	; (800bd54 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	68ba      	ldr	r2, [r7, #8]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d202      	bcs.n	800bd38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bd32:	4a08      	ldr	r2, [pc, #32]	; (800bd54 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	6013      	str	r3, [r2, #0]
}
 800bd38:	bf00      	nop
 800bd3a:	3710      	adds	r7, #16
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	2000858c 	.word	0x2000858c
 800bd44:	200080b4 	.word	0x200080b4
 800bd48:	20008574 	.word	0x20008574
 800bd4c:	20008544 	.word	0x20008544
 800bd50:	20008540 	.word	0x20008540
 800bd54:	200085a8 	.word	0x200085a8

0800bd58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b08a      	sub	sp, #40	; 0x28
 800bd5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bd62:	f000 fb15 	bl	800c390 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bd66:	4b1d      	ldr	r3, [pc, #116]	; (800bddc <xTimerCreateTimerTask+0x84>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d021      	beq.n	800bdb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bd72:	2300      	movs	r3, #0
 800bd74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bd76:	1d3a      	adds	r2, r7, #4
 800bd78:	f107 0108 	add.w	r1, r7, #8
 800bd7c:	f107 030c 	add.w	r3, r7, #12
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7fe fac7 	bl	800a314 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bd86:	6879      	ldr	r1, [r7, #4]
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	9202      	str	r2, [sp, #8]
 800bd8e:	9301      	str	r3, [sp, #4]
 800bd90:	2302      	movs	r3, #2
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	2300      	movs	r3, #0
 800bd96:	460a      	mov	r2, r1
 800bd98:	4911      	ldr	r1, [pc, #68]	; (800bde0 <xTimerCreateTimerTask+0x88>)
 800bd9a:	4812      	ldr	r0, [pc, #72]	; (800bde4 <xTimerCreateTimerTask+0x8c>)
 800bd9c:	f7ff f892 	bl	800aec4 <xTaskCreateStatic>
 800bda0:	4603      	mov	r3, r0
 800bda2:	4a11      	ldr	r2, [pc, #68]	; (800bde8 <xTimerCreateTimerTask+0x90>)
 800bda4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bda6:	4b10      	ldr	r3, [pc, #64]	; (800bde8 <xTimerCreateTimerTask+0x90>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d001      	beq.n	800bdb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d10c      	bne.n	800bdd2 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800bdb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdbc:	b672      	cpsid	i
 800bdbe:	f383 8811 	msr	BASEPRI, r3
 800bdc2:	f3bf 8f6f 	isb	sy
 800bdc6:	f3bf 8f4f 	dsb	sy
 800bdca:	b662      	cpsie	i
 800bdcc:	613b      	str	r3, [r7, #16]
}
 800bdce:	bf00      	nop
 800bdd0:	e7fe      	b.n	800bdd0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800bdd2:	697b      	ldr	r3, [r7, #20]
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3718      	adds	r7, #24
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	200085e4 	.word	0x200085e4
 800bde0:	0801c800 	.word	0x0801c800
 800bde4:	0800bf29 	.word	0x0800bf29
 800bde8:	200085e8 	.word	0x200085e8

0800bdec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b08a      	sub	sp, #40	; 0x28
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	60f8      	str	r0, [r7, #12]
 800bdf4:	60b9      	str	r1, [r7, #8]
 800bdf6:	607a      	str	r2, [r7, #4]
 800bdf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d10c      	bne.n	800be1e <xTimerGenericCommand+0x32>
	__asm volatile
 800be04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be08:	b672      	cpsid	i
 800be0a:	f383 8811 	msr	BASEPRI, r3
 800be0e:	f3bf 8f6f 	isb	sy
 800be12:	f3bf 8f4f 	dsb	sy
 800be16:	b662      	cpsie	i
 800be18:	623b      	str	r3, [r7, #32]
}
 800be1a:	bf00      	nop
 800be1c:	e7fe      	b.n	800be1c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800be1e:	4b1a      	ldr	r3, [pc, #104]	; (800be88 <xTimerGenericCommand+0x9c>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d02a      	beq.n	800be7c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	2b05      	cmp	r3, #5
 800be36:	dc18      	bgt.n	800be6a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800be38:	f7ff feaa 	bl	800bb90 <xTaskGetSchedulerState>
 800be3c:	4603      	mov	r3, r0
 800be3e:	2b02      	cmp	r3, #2
 800be40:	d109      	bne.n	800be56 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800be42:	4b11      	ldr	r3, [pc, #68]	; (800be88 <xTimerGenericCommand+0x9c>)
 800be44:	6818      	ldr	r0, [r3, #0]
 800be46:	f107 0110 	add.w	r1, r7, #16
 800be4a:	2300      	movs	r3, #0
 800be4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be4e:	f7fe fc3f 	bl	800a6d0 <xQueueGenericSend>
 800be52:	6278      	str	r0, [r7, #36]	; 0x24
 800be54:	e012      	b.n	800be7c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800be56:	4b0c      	ldr	r3, [pc, #48]	; (800be88 <xTimerGenericCommand+0x9c>)
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	f107 0110 	add.w	r1, r7, #16
 800be5e:	2300      	movs	r3, #0
 800be60:	2200      	movs	r2, #0
 800be62:	f7fe fc35 	bl	800a6d0 <xQueueGenericSend>
 800be66:	6278      	str	r0, [r7, #36]	; 0x24
 800be68:	e008      	b.n	800be7c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800be6a:	4b07      	ldr	r3, [pc, #28]	; (800be88 <xTimerGenericCommand+0x9c>)
 800be6c:	6818      	ldr	r0, [r3, #0]
 800be6e:	f107 0110 	add.w	r1, r7, #16
 800be72:	2300      	movs	r3, #0
 800be74:	683a      	ldr	r2, [r7, #0]
 800be76:	f7fe fd31 	bl	800a8dc <xQueueGenericSendFromISR>
 800be7a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800be7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3728      	adds	r7, #40	; 0x28
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}
 800be86:	bf00      	nop
 800be88:	200085e4 	.word	0x200085e4

0800be8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b088      	sub	sp, #32
 800be90:	af02      	add	r7, sp, #8
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be96:	4b23      	ldr	r3, [pc, #140]	; (800bf24 <prvProcessExpiredTimer+0x98>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	68db      	ldr	r3, [r3, #12]
 800be9c:	68db      	ldr	r3, [r3, #12]
 800be9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	3304      	adds	r3, #4
 800bea4:	4618      	mov	r0, r3
 800bea6:	f7fe fad9 	bl	800a45c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800beb0:	f003 0304 	and.w	r3, r3, #4
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d024      	beq.n	800bf02 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	699a      	ldr	r2, [r3, #24]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	18d1      	adds	r1, r2, r3
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	683a      	ldr	r2, [r7, #0]
 800bec4:	6978      	ldr	r0, [r7, #20]
 800bec6:	f000 f8d3 	bl	800c070 <prvInsertTimerInActiveList>
 800beca:	4603      	mov	r3, r0
 800becc:	2b00      	cmp	r3, #0
 800bece:	d021      	beq.n	800bf14 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bed0:	2300      	movs	r3, #0
 800bed2:	9300      	str	r3, [sp, #0]
 800bed4:	2300      	movs	r3, #0
 800bed6:	687a      	ldr	r2, [r7, #4]
 800bed8:	2100      	movs	r1, #0
 800beda:	6978      	ldr	r0, [r7, #20]
 800bedc:	f7ff ff86 	bl	800bdec <xTimerGenericCommand>
 800bee0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d115      	bne.n	800bf14 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800bee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beec:	b672      	cpsid	i
 800beee:	f383 8811 	msr	BASEPRI, r3
 800bef2:	f3bf 8f6f 	isb	sy
 800bef6:	f3bf 8f4f 	dsb	sy
 800befa:	b662      	cpsie	i
 800befc:	60fb      	str	r3, [r7, #12]
}
 800befe:	bf00      	nop
 800bf00:	e7fe      	b.n	800bf00 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf02:	697b      	ldr	r3, [r7, #20]
 800bf04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf08:	f023 0301 	bic.w	r3, r3, #1
 800bf0c:	b2da      	uxtb	r2, r3
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	6a1b      	ldr	r3, [r3, #32]
 800bf18:	6978      	ldr	r0, [r7, #20]
 800bf1a:	4798      	blx	r3
}
 800bf1c:	bf00      	nop
 800bf1e:	3718      	adds	r7, #24
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	200085dc 	.word	0x200085dc

0800bf28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bf30:	f107 0308 	add.w	r3, r7, #8
 800bf34:	4618      	mov	r0, r3
 800bf36:	f000 f857 	bl	800bfe8 <prvGetNextExpireTime>
 800bf3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	68f8      	ldr	r0, [r7, #12]
 800bf42:	f000 f803 	bl	800bf4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bf46:	f000 f8d5 	bl	800c0f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bf4a:	e7f1      	b.n	800bf30 <prvTimerTask+0x8>

0800bf4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
 800bf54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bf56:	f7ff f9ff 	bl	800b358 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bf5a:	f107 0308 	add.w	r3, r7, #8
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f000 f866 	bl	800c030 <prvSampleTimeNow>
 800bf64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d130      	bne.n	800bfce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10a      	bne.n	800bf88 <prvProcessTimerOrBlockTask+0x3c>
 800bf72:	687a      	ldr	r2, [r7, #4]
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	429a      	cmp	r2, r3
 800bf78:	d806      	bhi.n	800bf88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bf7a:	f7ff f9fb 	bl	800b374 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bf7e:	68f9      	ldr	r1, [r7, #12]
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f7ff ff83 	bl	800be8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bf86:	e024      	b.n	800bfd2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d008      	beq.n	800bfa0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bf8e:	4b13      	ldr	r3, [pc, #76]	; (800bfdc <prvProcessTimerOrBlockTask+0x90>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d101      	bne.n	800bf9c <prvProcessTimerOrBlockTask+0x50>
 800bf98:	2301      	movs	r3, #1
 800bf9a:	e000      	b.n	800bf9e <prvProcessTimerOrBlockTask+0x52>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bfa0:	4b0f      	ldr	r3, [pc, #60]	; (800bfe0 <prvProcessTimerOrBlockTask+0x94>)
 800bfa2:	6818      	ldr	r0, [r3, #0]
 800bfa4:	687a      	ldr	r2, [r7, #4]
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	1ad3      	subs	r3, r2, r3
 800bfaa:	683a      	ldr	r2, [r7, #0]
 800bfac:	4619      	mov	r1, r3
 800bfae:	f7fe ff55 	bl	800ae5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bfb2:	f7ff f9df 	bl	800b374 <xTaskResumeAll>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d10a      	bne.n	800bfd2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bfbc:	4b09      	ldr	r3, [pc, #36]	; (800bfe4 <prvProcessTimerOrBlockTask+0x98>)
 800bfbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfc2:	601a      	str	r2, [r3, #0]
 800bfc4:	f3bf 8f4f 	dsb	sy
 800bfc8:	f3bf 8f6f 	isb	sy
}
 800bfcc:	e001      	b.n	800bfd2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bfce:	f7ff f9d1 	bl	800b374 <xTaskResumeAll>
}
 800bfd2:	bf00      	nop
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}
 800bfda:	bf00      	nop
 800bfdc:	200085e0 	.word	0x200085e0
 800bfe0:	200085e4 	.word	0x200085e4
 800bfe4:	e000ed04 	.word	0xe000ed04

0800bfe8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bff0:	4b0e      	ldr	r3, [pc, #56]	; (800c02c <prvGetNextExpireTime+0x44>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d101      	bne.n	800bffe <prvGetNextExpireTime+0x16>
 800bffa:	2201      	movs	r2, #1
 800bffc:	e000      	b.n	800c000 <prvGetNextExpireTime+0x18>
 800bffe:	2200      	movs	r2, #0
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d105      	bne.n	800c018 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c00c:	4b07      	ldr	r3, [pc, #28]	; (800c02c <prvGetNextExpireTime+0x44>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	68db      	ldr	r3, [r3, #12]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	60fb      	str	r3, [r7, #12]
 800c016:	e001      	b.n	800c01c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c018:	2300      	movs	r3, #0
 800c01a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c01c:	68fb      	ldr	r3, [r7, #12]
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3714      	adds	r7, #20
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
 800c02a:	bf00      	nop
 800c02c:	200085dc 	.word	0x200085dc

0800c030 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c038:	f7ff fa3c 	bl	800b4b4 <xTaskGetTickCount>
 800c03c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c03e:	4b0b      	ldr	r3, [pc, #44]	; (800c06c <prvSampleTimeNow+0x3c>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	68fa      	ldr	r2, [r7, #12]
 800c044:	429a      	cmp	r2, r3
 800c046:	d205      	bcs.n	800c054 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c048:	f000 f93c 	bl	800c2c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2201      	movs	r2, #1
 800c050:	601a      	str	r2, [r3, #0]
 800c052:	e002      	b.n	800c05a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c05a:	4a04      	ldr	r2, [pc, #16]	; (800c06c <prvSampleTimeNow+0x3c>)
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c060:	68fb      	ldr	r3, [r7, #12]
}
 800c062:	4618      	mov	r0, r3
 800c064:	3710      	adds	r7, #16
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	200085ec 	.word	0x200085ec

0800c070 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b086      	sub	sp, #24
 800c074:	af00      	add	r7, sp, #0
 800c076:	60f8      	str	r0, [r7, #12]
 800c078:	60b9      	str	r1, [r7, #8]
 800c07a:	607a      	str	r2, [r7, #4]
 800c07c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c07e:	2300      	movs	r3, #0
 800c080:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	68ba      	ldr	r2, [r7, #8]
 800c086:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	68fa      	ldr	r2, [r7, #12]
 800c08c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	429a      	cmp	r2, r3
 800c094:	d812      	bhi.n	800c0bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c096:	687a      	ldr	r2, [r7, #4]
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	1ad2      	subs	r2, r2, r3
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	699b      	ldr	r3, [r3, #24]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d302      	bcc.n	800c0aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	617b      	str	r3, [r7, #20]
 800c0a8:	e01b      	b.n	800c0e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c0aa:	4b10      	ldr	r3, [pc, #64]	; (800c0ec <prvInsertTimerInActiveList+0x7c>)
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	3304      	adds	r3, #4
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	f7fe f998 	bl	800a3ea <vListInsert>
 800c0ba:	e012      	b.n	800c0e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d206      	bcs.n	800c0d2 <prvInsertTimerInActiveList+0x62>
 800c0c4:	68ba      	ldr	r2, [r7, #8]
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d302      	bcc.n	800c0d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	617b      	str	r3, [r7, #20]
 800c0d0:	e007      	b.n	800c0e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c0d2:	4b07      	ldr	r3, [pc, #28]	; (800c0f0 <prvInsertTimerInActiveList+0x80>)
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	3304      	adds	r3, #4
 800c0da:	4619      	mov	r1, r3
 800c0dc:	4610      	mov	r0, r2
 800c0de:	f7fe f984 	bl	800a3ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c0e2:	697b      	ldr	r3, [r7, #20]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3718      	adds	r7, #24
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	200085e0 	.word	0x200085e0
 800c0f0:	200085dc 	.word	0x200085dc

0800c0f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b08e      	sub	sp, #56	; 0x38
 800c0f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c0fa:	e0d0      	b.n	800c29e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	da1a      	bge.n	800c138 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c102:	1d3b      	adds	r3, r7, #4
 800c104:	3304      	adds	r3, #4
 800c106:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d10c      	bne.n	800c128 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800c10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c112:	b672      	cpsid	i
 800c114:	f383 8811 	msr	BASEPRI, r3
 800c118:	f3bf 8f6f 	isb	sy
 800c11c:	f3bf 8f4f 	dsb	sy
 800c120:	b662      	cpsie	i
 800c122:	61fb      	str	r3, [r7, #28]
}
 800c124:	bf00      	nop
 800c126:	e7fe      	b.n	800c126 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c12e:	6850      	ldr	r0, [r2, #4]
 800c130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c132:	6892      	ldr	r2, [r2, #8]
 800c134:	4611      	mov	r1, r2
 800c136:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	f2c0 80af 	blt.w	800c29e <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c146:	695b      	ldr	r3, [r3, #20]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d004      	beq.n	800c156 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14e:	3304      	adds	r3, #4
 800c150:	4618      	mov	r0, r3
 800c152:	f7fe f983 	bl	800a45c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c156:	463b      	mov	r3, r7
 800c158:	4618      	mov	r0, r3
 800c15a:	f7ff ff69 	bl	800c030 <prvSampleTimeNow>
 800c15e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2b09      	cmp	r3, #9
 800c164:	f200 809a 	bhi.w	800c29c <prvProcessReceivedCommands+0x1a8>
 800c168:	a201      	add	r2, pc, #4	; (adr r2, 800c170 <prvProcessReceivedCommands+0x7c>)
 800c16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c16e:	bf00      	nop
 800c170:	0800c199 	.word	0x0800c199
 800c174:	0800c199 	.word	0x0800c199
 800c178:	0800c199 	.word	0x0800c199
 800c17c:	0800c211 	.word	0x0800c211
 800c180:	0800c225 	.word	0x0800c225
 800c184:	0800c273 	.word	0x0800c273
 800c188:	0800c199 	.word	0x0800c199
 800c18c:	0800c199 	.word	0x0800c199
 800c190:	0800c211 	.word	0x0800c211
 800c194:	0800c225 	.word	0x0800c225
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c19a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c19e:	f043 0301 	orr.w	r3, r3, #1
 800c1a2:	b2da      	uxtb	r2, r3
 800c1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c1aa:	68ba      	ldr	r2, [r7, #8]
 800c1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ae:	699b      	ldr	r3, [r3, #24]
 800c1b0:	18d1      	adds	r1, r2, r3
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1b8:	f7ff ff5a 	bl	800c070 <prvInsertTimerInActiveList>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d06d      	beq.n	800c29e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c4:	6a1b      	ldr	r3, [r3, #32]
 800c1c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1d0:	f003 0304 	and.w	r3, r3, #4
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d062      	beq.n	800c29e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1dc:	699b      	ldr	r3, [r3, #24]
 800c1de:	441a      	add	r2, r3
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	9300      	str	r3, [sp, #0]
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	2100      	movs	r1, #0
 800c1e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1ea:	f7ff fdff 	bl	800bdec <xTimerGenericCommand>
 800c1ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c1f0:	6a3b      	ldr	r3, [r7, #32]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d153      	bne.n	800c29e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800c1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1fa:	b672      	cpsid	i
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	b662      	cpsie	i
 800c20a:	61bb      	str	r3, [r7, #24]
}
 800c20c:	bf00      	nop
 800c20e:	e7fe      	b.n	800c20e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c212:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c216:	f023 0301 	bic.w	r3, r3, #1
 800c21a:	b2da      	uxtb	r2, r3
 800c21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c21e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c222:	e03c      	b.n	800c29e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c226:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c22a:	f043 0301 	orr.w	r3, r3, #1
 800c22e:	b2da      	uxtb	r2, r3
 800c230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c232:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c236:	68ba      	ldr	r2, [r7, #8]
 800c238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23e:	699b      	ldr	r3, [r3, #24]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d10c      	bne.n	800c25e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800c244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c248:	b672      	cpsid	i
 800c24a:	f383 8811 	msr	BASEPRI, r3
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f3bf 8f4f 	dsb	sy
 800c256:	b662      	cpsie	i
 800c258:	617b      	str	r3, [r7, #20]
}
 800c25a:	bf00      	nop
 800c25c:	e7fe      	b.n	800c25c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c25e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c260:	699a      	ldr	r2, [r3, #24]
 800c262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c264:	18d1      	adds	r1, r2, r3
 800c266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c26a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c26c:	f7ff ff00 	bl	800c070 <prvInsertTimerInActiveList>
					break;
 800c270:	e015      	b.n	800c29e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c274:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c278:	f003 0302 	and.w	r3, r3, #2
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d103      	bne.n	800c288 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800c280:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c282:	f000 fbc9 	bl	800ca18 <vPortFree>
 800c286:	e00a      	b.n	800c29e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c28a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c28e:	f023 0301 	bic.w	r3, r3, #1
 800c292:	b2da      	uxtb	r2, r3
 800c294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c296:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c29a:	e000      	b.n	800c29e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800c29c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c29e:	4b08      	ldr	r3, [pc, #32]	; (800c2c0 <prvProcessReceivedCommands+0x1cc>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	1d39      	adds	r1, r7, #4
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7fe fbb8 	bl	800aa1c <xQueueReceive>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	f47f af24 	bne.w	800c0fc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c2b4:	bf00      	nop
 800c2b6:	bf00      	nop
 800c2b8:	3730      	adds	r7, #48	; 0x30
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	200085e4 	.word	0x200085e4

0800c2c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b088      	sub	sp, #32
 800c2c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c2ca:	e04a      	b.n	800c362 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c2cc:	4b2e      	ldr	r3, [pc, #184]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	68db      	ldr	r3, [r3, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2d6:	4b2c      	ldr	r3, [pc, #176]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	68db      	ldr	r3, [r3, #12]
 800c2dc:	68db      	ldr	r3, [r3, #12]
 800c2de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	3304      	adds	r3, #4
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7fe f8b9 	bl	800a45c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6a1b      	ldr	r3, [r3, #32]
 800c2ee:	68f8      	ldr	r0, [r7, #12]
 800c2f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c2f8:	f003 0304 	and.w	r3, r3, #4
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d030      	beq.n	800c362 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	699b      	ldr	r3, [r3, #24]
 800c304:	693a      	ldr	r2, [r7, #16]
 800c306:	4413      	add	r3, r2
 800c308:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c30a:	68ba      	ldr	r2, [r7, #8]
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	429a      	cmp	r2, r3
 800c310:	d90e      	bls.n	800c330 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	68ba      	ldr	r2, [r7, #8]
 800c316:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c31e:	4b1a      	ldr	r3, [pc, #104]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c320:	681a      	ldr	r2, [r3, #0]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	3304      	adds	r3, #4
 800c326:	4619      	mov	r1, r3
 800c328:	4610      	mov	r0, r2
 800c32a:	f7fe f85e 	bl	800a3ea <vListInsert>
 800c32e:	e018      	b.n	800c362 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c330:	2300      	movs	r3, #0
 800c332:	9300      	str	r3, [sp, #0]
 800c334:	2300      	movs	r3, #0
 800c336:	693a      	ldr	r2, [r7, #16]
 800c338:	2100      	movs	r1, #0
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f7ff fd56 	bl	800bdec <xTimerGenericCommand>
 800c340:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d10c      	bne.n	800c362 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800c348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c34c:	b672      	cpsid	i
 800c34e:	f383 8811 	msr	BASEPRI, r3
 800c352:	f3bf 8f6f 	isb	sy
 800c356:	f3bf 8f4f 	dsb	sy
 800c35a:	b662      	cpsie	i
 800c35c:	603b      	str	r3, [r7, #0]
}
 800c35e:	bf00      	nop
 800c360:	e7fe      	b.n	800c360 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c362:	4b09      	ldr	r3, [pc, #36]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d1af      	bne.n	800c2cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c36c:	4b06      	ldr	r3, [pc, #24]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c372:	4b06      	ldr	r3, [pc, #24]	; (800c38c <prvSwitchTimerLists+0xc8>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a04      	ldr	r2, [pc, #16]	; (800c388 <prvSwitchTimerLists+0xc4>)
 800c378:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c37a:	4a04      	ldr	r2, [pc, #16]	; (800c38c <prvSwitchTimerLists+0xc8>)
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	6013      	str	r3, [r2, #0]
}
 800c380:	bf00      	nop
 800c382:	3718      	adds	r7, #24
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	200085dc 	.word	0x200085dc
 800c38c:	200085e0 	.word	0x200085e0

0800c390 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c396:	f000 f949 	bl	800c62c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c39a:	4b15      	ldr	r3, [pc, #84]	; (800c3f0 <prvCheckForValidListAndQueue+0x60>)
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d120      	bne.n	800c3e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c3a2:	4814      	ldr	r0, [pc, #80]	; (800c3f4 <prvCheckForValidListAndQueue+0x64>)
 800c3a4:	f7fd ffd0 	bl	800a348 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c3a8:	4813      	ldr	r0, [pc, #76]	; (800c3f8 <prvCheckForValidListAndQueue+0x68>)
 800c3aa:	f7fd ffcd 	bl	800a348 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c3ae:	4b13      	ldr	r3, [pc, #76]	; (800c3fc <prvCheckForValidListAndQueue+0x6c>)
 800c3b0:	4a10      	ldr	r2, [pc, #64]	; (800c3f4 <prvCheckForValidListAndQueue+0x64>)
 800c3b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c3b4:	4b12      	ldr	r3, [pc, #72]	; (800c400 <prvCheckForValidListAndQueue+0x70>)
 800c3b6:	4a10      	ldr	r2, [pc, #64]	; (800c3f8 <prvCheckForValidListAndQueue+0x68>)
 800c3b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	4b11      	ldr	r3, [pc, #68]	; (800c404 <prvCheckForValidListAndQueue+0x74>)
 800c3c0:	4a11      	ldr	r2, [pc, #68]	; (800c408 <prvCheckForValidListAndQueue+0x78>)
 800c3c2:	2110      	movs	r1, #16
 800c3c4:	200a      	movs	r0, #10
 800c3c6:	f7fe f8dd 	bl	800a584 <xQueueGenericCreateStatic>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	4a08      	ldr	r2, [pc, #32]	; (800c3f0 <prvCheckForValidListAndQueue+0x60>)
 800c3ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c3d0:	4b07      	ldr	r3, [pc, #28]	; (800c3f0 <prvCheckForValidListAndQueue+0x60>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d005      	beq.n	800c3e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c3d8:	4b05      	ldr	r3, [pc, #20]	; (800c3f0 <prvCheckForValidListAndQueue+0x60>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	490b      	ldr	r1, [pc, #44]	; (800c40c <prvCheckForValidListAndQueue+0x7c>)
 800c3de:	4618      	mov	r0, r3
 800c3e0:	f7fe fd12 	bl	800ae08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c3e4:	f000 f956 	bl	800c694 <vPortExitCritical>
}
 800c3e8:	bf00      	nop
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	200085e4 	.word	0x200085e4
 800c3f4:	200085b4 	.word	0x200085b4
 800c3f8:	200085c8 	.word	0x200085c8
 800c3fc:	200085dc 	.word	0x200085dc
 800c400:	200085e0 	.word	0x200085e0
 800c404:	20008690 	.word	0x20008690
 800c408:	200085f0 	.word	0x200085f0
 800c40c:	0801c808 	.word	0x0801c808

0800c410 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c410:	b480      	push	{r7}
 800c412:	b085      	sub	sp, #20
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	3b04      	subs	r3, #4
 800c420:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c428:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	3b04      	subs	r3, #4
 800c42e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	f023 0201 	bic.w	r2, r3, #1
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	3b04      	subs	r3, #4
 800c43e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c440:	4a0c      	ldr	r2, [pc, #48]	; (800c474 <pxPortInitialiseStack+0x64>)
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	3b14      	subs	r3, #20
 800c44a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c44c:	687a      	ldr	r2, [r7, #4]
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	3b04      	subs	r3, #4
 800c456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	f06f 0202 	mvn.w	r2, #2
 800c45e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	3b20      	subs	r3, #32
 800c464:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c466:	68fb      	ldr	r3, [r7, #12]
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3714      	adds	r7, #20
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr
 800c474:	0800c479 	.word	0x0800c479

0800c478 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c478:	b480      	push	{r7}
 800c47a:	b085      	sub	sp, #20
 800c47c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c47e:	2300      	movs	r3, #0
 800c480:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c482:	4b14      	ldr	r3, [pc, #80]	; (800c4d4 <prvTaskExitError+0x5c>)
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c48a:	d00c      	beq.n	800c4a6 <prvTaskExitError+0x2e>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c490:	b672      	cpsid	i
 800c492:	f383 8811 	msr	BASEPRI, r3
 800c496:	f3bf 8f6f 	isb	sy
 800c49a:	f3bf 8f4f 	dsb	sy
 800c49e:	b662      	cpsie	i
 800c4a0:	60fb      	str	r3, [r7, #12]
}
 800c4a2:	bf00      	nop
 800c4a4:	e7fe      	b.n	800c4a4 <prvTaskExitError+0x2c>
	__asm volatile
 800c4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4aa:	b672      	cpsid	i
 800c4ac:	f383 8811 	msr	BASEPRI, r3
 800c4b0:	f3bf 8f6f 	isb	sy
 800c4b4:	f3bf 8f4f 	dsb	sy
 800c4b8:	b662      	cpsie	i
 800c4ba:	60bb      	str	r3, [r7, #8]
}
 800c4bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c4be:	bf00      	nop
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d0fc      	beq.n	800c4c0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c4c6:	bf00      	nop
 800c4c8:	bf00      	nop
 800c4ca:	3714      	adds	r7, #20
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d2:	4770      	bx	lr
 800c4d4:	20000018 	.word	0x20000018
	...

0800c4e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c4e0:	4b07      	ldr	r3, [pc, #28]	; (800c500 <pxCurrentTCBConst2>)
 800c4e2:	6819      	ldr	r1, [r3, #0]
 800c4e4:	6808      	ldr	r0, [r1, #0]
 800c4e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ea:	f380 8809 	msr	PSP, r0
 800c4ee:	f3bf 8f6f 	isb	sy
 800c4f2:	f04f 0000 	mov.w	r0, #0
 800c4f6:	f380 8811 	msr	BASEPRI, r0
 800c4fa:	4770      	bx	lr
 800c4fc:	f3af 8000 	nop.w

0800c500 <pxCurrentTCBConst2>:
 800c500:	200080b4 	.word	0x200080b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c504:	bf00      	nop
 800c506:	bf00      	nop

0800c508 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c508:	4808      	ldr	r0, [pc, #32]	; (800c52c <prvPortStartFirstTask+0x24>)
 800c50a:	6800      	ldr	r0, [r0, #0]
 800c50c:	6800      	ldr	r0, [r0, #0]
 800c50e:	f380 8808 	msr	MSP, r0
 800c512:	f04f 0000 	mov.w	r0, #0
 800c516:	f380 8814 	msr	CONTROL, r0
 800c51a:	b662      	cpsie	i
 800c51c:	b661      	cpsie	f
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	f3bf 8f6f 	isb	sy
 800c526:	df00      	svc	0
 800c528:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c52a:	bf00      	nop
 800c52c:	e000ed08 	.word	0xe000ed08

0800c530 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c536:	4b37      	ldr	r3, [pc, #220]	; (800c614 <xPortStartScheduler+0xe4>)
 800c538:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	b2db      	uxtb	r3, r3
 800c540:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	22ff      	movs	r2, #255	; 0xff
 800c546:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	b2db      	uxtb	r3, r3
 800c54e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c550:	78fb      	ldrb	r3, [r7, #3]
 800c552:	b2db      	uxtb	r3, r3
 800c554:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c558:	b2da      	uxtb	r2, r3
 800c55a:	4b2f      	ldr	r3, [pc, #188]	; (800c618 <xPortStartScheduler+0xe8>)
 800c55c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c55e:	4b2f      	ldr	r3, [pc, #188]	; (800c61c <xPortStartScheduler+0xec>)
 800c560:	2207      	movs	r2, #7
 800c562:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c564:	e009      	b.n	800c57a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c566:	4b2d      	ldr	r3, [pc, #180]	; (800c61c <xPortStartScheduler+0xec>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	3b01      	subs	r3, #1
 800c56c:	4a2b      	ldr	r2, [pc, #172]	; (800c61c <xPortStartScheduler+0xec>)
 800c56e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c570:	78fb      	ldrb	r3, [r7, #3]
 800c572:	b2db      	uxtb	r3, r3
 800c574:	005b      	lsls	r3, r3, #1
 800c576:	b2db      	uxtb	r3, r3
 800c578:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c57a:	78fb      	ldrb	r3, [r7, #3]
 800c57c:	b2db      	uxtb	r3, r3
 800c57e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c582:	2b80      	cmp	r3, #128	; 0x80
 800c584:	d0ef      	beq.n	800c566 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c586:	4b25      	ldr	r3, [pc, #148]	; (800c61c <xPortStartScheduler+0xec>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f1c3 0307 	rsb	r3, r3, #7
 800c58e:	2b04      	cmp	r3, #4
 800c590:	d00c      	beq.n	800c5ac <xPortStartScheduler+0x7c>
	__asm volatile
 800c592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c596:	b672      	cpsid	i
 800c598:	f383 8811 	msr	BASEPRI, r3
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	b662      	cpsie	i
 800c5a6:	60bb      	str	r3, [r7, #8]
}
 800c5a8:	bf00      	nop
 800c5aa:	e7fe      	b.n	800c5aa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c5ac:	4b1b      	ldr	r3, [pc, #108]	; (800c61c <xPortStartScheduler+0xec>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	021b      	lsls	r3, r3, #8
 800c5b2:	4a1a      	ldr	r2, [pc, #104]	; (800c61c <xPortStartScheduler+0xec>)
 800c5b4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c5b6:	4b19      	ldr	r3, [pc, #100]	; (800c61c <xPortStartScheduler+0xec>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c5be:	4a17      	ldr	r2, [pc, #92]	; (800c61c <xPortStartScheduler+0xec>)
 800c5c0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	b2da      	uxtb	r2, r3
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c5ca:	4b15      	ldr	r3, [pc, #84]	; (800c620 <xPortStartScheduler+0xf0>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	4a14      	ldr	r2, [pc, #80]	; (800c620 <xPortStartScheduler+0xf0>)
 800c5d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c5d4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c5d6:	4b12      	ldr	r3, [pc, #72]	; (800c620 <xPortStartScheduler+0xf0>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	4a11      	ldr	r2, [pc, #68]	; (800c620 <xPortStartScheduler+0xf0>)
 800c5dc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c5e0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c5e2:	f000 f8dd 	bl	800c7a0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c5e6:	4b0f      	ldr	r3, [pc, #60]	; (800c624 <xPortStartScheduler+0xf4>)
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c5ec:	f000 f8fc 	bl	800c7e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c5f0:	4b0d      	ldr	r3, [pc, #52]	; (800c628 <xPortStartScheduler+0xf8>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	4a0c      	ldr	r2, [pc, #48]	; (800c628 <xPortStartScheduler+0xf8>)
 800c5f6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c5fa:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c5fc:	f7ff ff84 	bl	800c508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c600:	f7ff f824 	bl	800b64c <vTaskSwitchContext>
	prvTaskExitError();
 800c604:	f7ff ff38 	bl	800c478 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c608:	2300      	movs	r3, #0
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3710      	adds	r7, #16
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
 800c612:	bf00      	nop
 800c614:	e000e400 	.word	0xe000e400
 800c618:	200086e0 	.word	0x200086e0
 800c61c:	200086e4 	.word	0x200086e4
 800c620:	e000ed20 	.word	0xe000ed20
 800c624:	20000018 	.word	0x20000018
 800c628:	e000ef34 	.word	0xe000ef34

0800c62c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c62c:	b480      	push	{r7}
 800c62e:	b083      	sub	sp, #12
 800c630:	af00      	add	r7, sp, #0
	__asm volatile
 800c632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c636:	b672      	cpsid	i
 800c638:	f383 8811 	msr	BASEPRI, r3
 800c63c:	f3bf 8f6f 	isb	sy
 800c640:	f3bf 8f4f 	dsb	sy
 800c644:	b662      	cpsie	i
 800c646:	607b      	str	r3, [r7, #4]
}
 800c648:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c64a:	4b10      	ldr	r3, [pc, #64]	; (800c68c <vPortEnterCritical+0x60>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	3301      	adds	r3, #1
 800c650:	4a0e      	ldr	r2, [pc, #56]	; (800c68c <vPortEnterCritical+0x60>)
 800c652:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c654:	4b0d      	ldr	r3, [pc, #52]	; (800c68c <vPortEnterCritical+0x60>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d111      	bne.n	800c680 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c65c:	4b0c      	ldr	r3, [pc, #48]	; (800c690 <vPortEnterCritical+0x64>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	b2db      	uxtb	r3, r3
 800c662:	2b00      	cmp	r3, #0
 800c664:	d00c      	beq.n	800c680 <vPortEnterCritical+0x54>
	__asm volatile
 800c666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c66a:	b672      	cpsid	i
 800c66c:	f383 8811 	msr	BASEPRI, r3
 800c670:	f3bf 8f6f 	isb	sy
 800c674:	f3bf 8f4f 	dsb	sy
 800c678:	b662      	cpsie	i
 800c67a:	603b      	str	r3, [r7, #0]
}
 800c67c:	bf00      	nop
 800c67e:	e7fe      	b.n	800c67e <vPortEnterCritical+0x52>
	}
}
 800c680:	bf00      	nop
 800c682:	370c      	adds	r7, #12
 800c684:	46bd      	mov	sp, r7
 800c686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68a:	4770      	bx	lr
 800c68c:	20000018 	.word	0x20000018
 800c690:	e000ed04 	.word	0xe000ed04

0800c694 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c694:	b480      	push	{r7}
 800c696:	b083      	sub	sp, #12
 800c698:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c69a:	4b13      	ldr	r3, [pc, #76]	; (800c6e8 <vPortExitCritical+0x54>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d10c      	bne.n	800c6bc <vPortExitCritical+0x28>
	__asm volatile
 800c6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a6:	b672      	cpsid	i
 800c6a8:	f383 8811 	msr	BASEPRI, r3
 800c6ac:	f3bf 8f6f 	isb	sy
 800c6b0:	f3bf 8f4f 	dsb	sy
 800c6b4:	b662      	cpsie	i
 800c6b6:	607b      	str	r3, [r7, #4]
}
 800c6b8:	bf00      	nop
 800c6ba:	e7fe      	b.n	800c6ba <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c6bc:	4b0a      	ldr	r3, [pc, #40]	; (800c6e8 <vPortExitCritical+0x54>)
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	4a09      	ldr	r2, [pc, #36]	; (800c6e8 <vPortExitCritical+0x54>)
 800c6c4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c6c6:	4b08      	ldr	r3, [pc, #32]	; (800c6e8 <vPortExitCritical+0x54>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d105      	bne.n	800c6da <vPortExitCritical+0x46>
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	f383 8811 	msr	BASEPRI, r3
}
 800c6d8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c6da:	bf00      	nop
 800c6dc:	370c      	adds	r7, #12
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr
 800c6e6:	bf00      	nop
 800c6e8:	20000018 	.word	0x20000018
 800c6ec:	00000000 	.word	0x00000000

0800c6f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c6f0:	f3ef 8009 	mrs	r0, PSP
 800c6f4:	f3bf 8f6f 	isb	sy
 800c6f8:	4b15      	ldr	r3, [pc, #84]	; (800c750 <pxCurrentTCBConst>)
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	f01e 0f10 	tst.w	lr, #16
 800c700:	bf08      	it	eq
 800c702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c70a:	6010      	str	r0, [r2, #0]
 800c70c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c710:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c714:	b672      	cpsid	i
 800c716:	f380 8811 	msr	BASEPRI, r0
 800c71a:	f3bf 8f4f 	dsb	sy
 800c71e:	f3bf 8f6f 	isb	sy
 800c722:	b662      	cpsie	i
 800c724:	f7fe ff92 	bl	800b64c <vTaskSwitchContext>
 800c728:	f04f 0000 	mov.w	r0, #0
 800c72c:	f380 8811 	msr	BASEPRI, r0
 800c730:	bc09      	pop	{r0, r3}
 800c732:	6819      	ldr	r1, [r3, #0]
 800c734:	6808      	ldr	r0, [r1, #0]
 800c736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c73a:	f01e 0f10 	tst.w	lr, #16
 800c73e:	bf08      	it	eq
 800c740:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c744:	f380 8809 	msr	PSP, r0
 800c748:	f3bf 8f6f 	isb	sy
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop

0800c750 <pxCurrentTCBConst>:
 800c750:	200080b4 	.word	0x200080b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c754:	bf00      	nop
 800c756:	bf00      	nop

0800c758 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
	__asm volatile
 800c75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c762:	b672      	cpsid	i
 800c764:	f383 8811 	msr	BASEPRI, r3
 800c768:	f3bf 8f6f 	isb	sy
 800c76c:	f3bf 8f4f 	dsb	sy
 800c770:	b662      	cpsie	i
 800c772:	607b      	str	r3, [r7, #4]
}
 800c774:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c776:	f7fe fead 	bl	800b4d4 <xTaskIncrementTick>
 800c77a:	4603      	mov	r3, r0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d003      	beq.n	800c788 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c780:	4b06      	ldr	r3, [pc, #24]	; (800c79c <SysTick_Handler+0x44>)
 800c782:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c786:	601a      	str	r2, [r3, #0]
 800c788:	2300      	movs	r3, #0
 800c78a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	f383 8811 	msr	BASEPRI, r3
}
 800c792:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c794:	bf00      	nop
 800c796:	3708      	adds	r7, #8
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}
 800c79c:	e000ed04 	.word	0xe000ed04

0800c7a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c7a4:	4b0b      	ldr	r3, [pc, #44]	; (800c7d4 <vPortSetupTimerInterrupt+0x34>)
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c7aa:	4b0b      	ldr	r3, [pc, #44]	; (800c7d8 <vPortSetupTimerInterrupt+0x38>)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c7b0:	4b0a      	ldr	r3, [pc, #40]	; (800c7dc <vPortSetupTimerInterrupt+0x3c>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4a0a      	ldr	r2, [pc, #40]	; (800c7e0 <vPortSetupTimerInterrupt+0x40>)
 800c7b6:	fba2 2303 	umull	r2, r3, r2, r3
 800c7ba:	099b      	lsrs	r3, r3, #6
 800c7bc:	4a09      	ldr	r2, [pc, #36]	; (800c7e4 <vPortSetupTimerInterrupt+0x44>)
 800c7be:	3b01      	subs	r3, #1
 800c7c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c7c2:	4b04      	ldr	r3, [pc, #16]	; (800c7d4 <vPortSetupTimerInterrupt+0x34>)
 800c7c4:	2207      	movs	r2, #7
 800c7c6:	601a      	str	r2, [r3, #0]
}
 800c7c8:	bf00      	nop
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr
 800c7d2:	bf00      	nop
 800c7d4:	e000e010 	.word	0xe000e010
 800c7d8:	e000e018 	.word	0xe000e018
 800c7dc:	2000000c 	.word	0x2000000c
 800c7e0:	10624dd3 	.word	0x10624dd3
 800c7e4:	e000e014 	.word	0xe000e014

0800c7e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c7e8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c7f8 <vPortEnableVFP+0x10>
 800c7ec:	6801      	ldr	r1, [r0, #0]
 800c7ee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c7f2:	6001      	str	r1, [r0, #0]
 800c7f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c7f6:	bf00      	nop
 800c7f8:	e000ed88 	.word	0xe000ed88

0800c7fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b085      	sub	sp, #20
 800c800:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c802:	f3ef 8305 	mrs	r3, IPSR
 800c806:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	2b0f      	cmp	r3, #15
 800c80c:	d916      	bls.n	800c83c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c80e:	4a19      	ldr	r2, [pc, #100]	; (800c874 <vPortValidateInterruptPriority+0x78>)
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	4413      	add	r3, r2
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c818:	4b17      	ldr	r3, [pc, #92]	; (800c878 <vPortValidateInterruptPriority+0x7c>)
 800c81a:	781b      	ldrb	r3, [r3, #0]
 800c81c:	7afa      	ldrb	r2, [r7, #11]
 800c81e:	429a      	cmp	r2, r3
 800c820:	d20c      	bcs.n	800c83c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800c822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c826:	b672      	cpsid	i
 800c828:	f383 8811 	msr	BASEPRI, r3
 800c82c:	f3bf 8f6f 	isb	sy
 800c830:	f3bf 8f4f 	dsb	sy
 800c834:	b662      	cpsie	i
 800c836:	607b      	str	r3, [r7, #4]
}
 800c838:	bf00      	nop
 800c83a:	e7fe      	b.n	800c83a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c83c:	4b0f      	ldr	r3, [pc, #60]	; (800c87c <vPortValidateInterruptPriority+0x80>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c844:	4b0e      	ldr	r3, [pc, #56]	; (800c880 <vPortValidateInterruptPriority+0x84>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	429a      	cmp	r2, r3
 800c84a:	d90c      	bls.n	800c866 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800c84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c850:	b672      	cpsid	i
 800c852:	f383 8811 	msr	BASEPRI, r3
 800c856:	f3bf 8f6f 	isb	sy
 800c85a:	f3bf 8f4f 	dsb	sy
 800c85e:	b662      	cpsie	i
 800c860:	603b      	str	r3, [r7, #0]
}
 800c862:	bf00      	nop
 800c864:	e7fe      	b.n	800c864 <vPortValidateInterruptPriority+0x68>
	}
 800c866:	bf00      	nop
 800c868:	3714      	adds	r7, #20
 800c86a:	46bd      	mov	sp, r7
 800c86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	e000e3f0 	.word	0xe000e3f0
 800c878:	200086e0 	.word	0x200086e0
 800c87c:	e000ed0c 	.word	0xe000ed0c
 800c880:	200086e4 	.word	0x200086e4

0800c884 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b08a      	sub	sp, #40	; 0x28
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c88c:	2300      	movs	r3, #0
 800c88e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c890:	f7fe fd62 	bl	800b358 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c894:	4b5b      	ldr	r3, [pc, #364]	; (800ca04 <pvPortMalloc+0x180>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d101      	bne.n	800c8a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c89c:	f000 f91a 	bl	800cad4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c8a0:	4b59      	ldr	r3, [pc, #356]	; (800ca08 <pvPortMalloc+0x184>)
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	4013      	ands	r3, r2
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	f040 8092 	bne.w	800c9d2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d01f      	beq.n	800c8f4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800c8b4:	2208      	movs	r2, #8
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	4413      	add	r3, r2
 800c8ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f003 0307 	and.w	r3, r3, #7
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d016      	beq.n	800c8f4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f023 0307 	bic.w	r3, r3, #7
 800c8cc:	3308      	adds	r3, #8
 800c8ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f003 0307 	and.w	r3, r3, #7
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d00c      	beq.n	800c8f4 <pvPortMalloc+0x70>
	__asm volatile
 800c8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8de:	b672      	cpsid	i
 800c8e0:	f383 8811 	msr	BASEPRI, r3
 800c8e4:	f3bf 8f6f 	isb	sy
 800c8e8:	f3bf 8f4f 	dsb	sy
 800c8ec:	b662      	cpsie	i
 800c8ee:	617b      	str	r3, [r7, #20]
}
 800c8f0:	bf00      	nop
 800c8f2:	e7fe      	b.n	800c8f2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d06b      	beq.n	800c9d2 <pvPortMalloc+0x14e>
 800c8fa:	4b44      	ldr	r3, [pc, #272]	; (800ca0c <pvPortMalloc+0x188>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	429a      	cmp	r2, r3
 800c902:	d866      	bhi.n	800c9d2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c904:	4b42      	ldr	r3, [pc, #264]	; (800ca10 <pvPortMalloc+0x18c>)
 800c906:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c908:	4b41      	ldr	r3, [pc, #260]	; (800ca10 <pvPortMalloc+0x18c>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c90e:	e004      	b.n	800c91a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800c910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c912:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	429a      	cmp	r2, r3
 800c922:	d903      	bls.n	800c92c <pvPortMalloc+0xa8>
 800c924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d1f1      	bne.n	800c910 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c92c:	4b35      	ldr	r3, [pc, #212]	; (800ca04 <pvPortMalloc+0x180>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c932:	429a      	cmp	r2, r3
 800c934:	d04d      	beq.n	800c9d2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c936:	6a3b      	ldr	r3, [r7, #32]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	2208      	movs	r2, #8
 800c93c:	4413      	add	r3, r2
 800c93e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	6a3b      	ldr	r3, [r7, #32]
 800c946:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	1ad2      	subs	r2, r2, r3
 800c950:	2308      	movs	r3, #8
 800c952:	005b      	lsls	r3, r3, #1
 800c954:	429a      	cmp	r2, r3
 800c956:	d921      	bls.n	800c99c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4413      	add	r3, r2
 800c95e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c960:	69bb      	ldr	r3, [r7, #24]
 800c962:	f003 0307 	and.w	r3, r3, #7
 800c966:	2b00      	cmp	r3, #0
 800c968:	d00c      	beq.n	800c984 <pvPortMalloc+0x100>
	__asm volatile
 800c96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96e:	b672      	cpsid	i
 800c970:	f383 8811 	msr	BASEPRI, r3
 800c974:	f3bf 8f6f 	isb	sy
 800c978:	f3bf 8f4f 	dsb	sy
 800c97c:	b662      	cpsie	i
 800c97e:	613b      	str	r3, [r7, #16]
}
 800c980:	bf00      	nop
 800c982:	e7fe      	b.n	800c982 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c986:	685a      	ldr	r2, [r3, #4]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	1ad2      	subs	r2, r2, r3
 800c98c:	69bb      	ldr	r3, [r7, #24]
 800c98e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c996:	69b8      	ldr	r0, [r7, #24]
 800c998:	f000 f8fe 	bl	800cb98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c99c:	4b1b      	ldr	r3, [pc, #108]	; (800ca0c <pvPortMalloc+0x188>)
 800c99e:	681a      	ldr	r2, [r3, #0]
 800c9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	4a19      	ldr	r2, [pc, #100]	; (800ca0c <pvPortMalloc+0x188>)
 800c9a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c9aa:	4b18      	ldr	r3, [pc, #96]	; (800ca0c <pvPortMalloc+0x188>)
 800c9ac:	681a      	ldr	r2, [r3, #0]
 800c9ae:	4b19      	ldr	r3, [pc, #100]	; (800ca14 <pvPortMalloc+0x190>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d203      	bcs.n	800c9be <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c9b6:	4b15      	ldr	r3, [pc, #84]	; (800ca0c <pvPortMalloc+0x188>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a16      	ldr	r2, [pc, #88]	; (800ca14 <pvPortMalloc+0x190>)
 800c9bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9c0:	685a      	ldr	r2, [r3, #4]
 800c9c2:	4b11      	ldr	r3, [pc, #68]	; (800ca08 <pvPortMalloc+0x184>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	431a      	orrs	r2, r3
 800c9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c9d2:	f7fe fccf 	bl	800b374 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c9d6:	69fb      	ldr	r3, [r7, #28]
 800c9d8:	f003 0307 	and.w	r3, r3, #7
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d00c      	beq.n	800c9fa <pvPortMalloc+0x176>
	__asm volatile
 800c9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e4:	b672      	cpsid	i
 800c9e6:	f383 8811 	msr	BASEPRI, r3
 800c9ea:	f3bf 8f6f 	isb	sy
 800c9ee:	f3bf 8f4f 	dsb	sy
 800c9f2:	b662      	cpsie	i
 800c9f4:	60fb      	str	r3, [r7, #12]
}
 800c9f6:	bf00      	nop
 800c9f8:	e7fe      	b.n	800c9f8 <pvPortMalloc+0x174>
	return pvReturn;
 800c9fa:	69fb      	ldr	r3, [r7, #28]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3728      	adds	r7, #40	; 0x28
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	2000c2f0 	.word	0x2000c2f0
 800ca08:	2000c2fc 	.word	0x2000c2fc
 800ca0c:	2000c2f4 	.word	0x2000c2f4
 800ca10:	2000c2e8 	.word	0x2000c2e8
 800ca14:	2000c2f8 	.word	0x2000c2f8

0800ca18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b086      	sub	sp, #24
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d04c      	beq.n	800cac4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ca2a:	2308      	movs	r3, #8
 800ca2c:	425b      	negs	r3, r3
 800ca2e:	697a      	ldr	r2, [r7, #20]
 800ca30:	4413      	add	r3, r2
 800ca32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	685a      	ldr	r2, [r3, #4]
 800ca3c:	4b23      	ldr	r3, [pc, #140]	; (800cacc <vPortFree+0xb4>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	4013      	ands	r3, r2
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d10c      	bne.n	800ca60 <vPortFree+0x48>
	__asm volatile
 800ca46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca4a:	b672      	cpsid	i
 800ca4c:	f383 8811 	msr	BASEPRI, r3
 800ca50:	f3bf 8f6f 	isb	sy
 800ca54:	f3bf 8f4f 	dsb	sy
 800ca58:	b662      	cpsie	i
 800ca5a:	60fb      	str	r3, [r7, #12]
}
 800ca5c:	bf00      	nop
 800ca5e:	e7fe      	b.n	800ca5e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d00c      	beq.n	800ca82 <vPortFree+0x6a>
	__asm volatile
 800ca68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6c:	b672      	cpsid	i
 800ca6e:	f383 8811 	msr	BASEPRI, r3
 800ca72:	f3bf 8f6f 	isb	sy
 800ca76:	f3bf 8f4f 	dsb	sy
 800ca7a:	b662      	cpsie	i
 800ca7c:	60bb      	str	r3, [r7, #8]
}
 800ca7e:	bf00      	nop
 800ca80:	e7fe      	b.n	800ca80 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	685a      	ldr	r2, [r3, #4]
 800ca86:	4b11      	ldr	r3, [pc, #68]	; (800cacc <vPortFree+0xb4>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	4013      	ands	r3, r2
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d019      	beq.n	800cac4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ca90:	693b      	ldr	r3, [r7, #16]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d115      	bne.n	800cac4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	685a      	ldr	r2, [r3, #4]
 800ca9c:	4b0b      	ldr	r3, [pc, #44]	; (800cacc <vPortFree+0xb4>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	43db      	mvns	r3, r3
 800caa2:	401a      	ands	r2, r3
 800caa4:	693b      	ldr	r3, [r7, #16]
 800caa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800caa8:	f7fe fc56 	bl	800b358 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	685a      	ldr	r2, [r3, #4]
 800cab0:	4b07      	ldr	r3, [pc, #28]	; (800cad0 <vPortFree+0xb8>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	4413      	add	r3, r2
 800cab6:	4a06      	ldr	r2, [pc, #24]	; (800cad0 <vPortFree+0xb8>)
 800cab8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800caba:	6938      	ldr	r0, [r7, #16]
 800cabc:	f000 f86c 	bl	800cb98 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cac0:	f7fe fc58 	bl	800b374 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cac4:	bf00      	nop
 800cac6:	3718      	adds	r7, #24
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd80      	pop	{r7, pc}
 800cacc:	2000c2fc 	.word	0x2000c2fc
 800cad0:	2000c2f4 	.word	0x2000c2f4

0800cad4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cad4:	b480      	push	{r7}
 800cad6:	b085      	sub	sp, #20
 800cad8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cada:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800cade:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cae0:	4b27      	ldr	r3, [pc, #156]	; (800cb80 <prvHeapInit+0xac>)
 800cae2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f003 0307 	and.w	r3, r3, #7
 800caea:	2b00      	cmp	r3, #0
 800caec:	d00c      	beq.n	800cb08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3307      	adds	r3, #7
 800caf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	f023 0307 	bic.w	r3, r3, #7
 800cafa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cafc:	68ba      	ldr	r2, [r7, #8]
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	1ad3      	subs	r3, r2, r3
 800cb02:	4a1f      	ldr	r2, [pc, #124]	; (800cb80 <prvHeapInit+0xac>)
 800cb04:	4413      	add	r3, r2
 800cb06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cb0c:	4a1d      	ldr	r2, [pc, #116]	; (800cb84 <prvHeapInit+0xb0>)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cb12:	4b1c      	ldr	r3, [pc, #112]	; (800cb84 <prvHeapInit+0xb0>)
 800cb14:	2200      	movs	r2, #0
 800cb16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	68ba      	ldr	r2, [r7, #8]
 800cb1c:	4413      	add	r3, r2
 800cb1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cb20:	2208      	movs	r2, #8
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	1a9b      	subs	r3, r3, r2
 800cb26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	f023 0307 	bic.w	r3, r3, #7
 800cb2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	4a15      	ldr	r2, [pc, #84]	; (800cb88 <prvHeapInit+0xb4>)
 800cb34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cb36:	4b14      	ldr	r3, [pc, #80]	; (800cb88 <prvHeapInit+0xb4>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cb3e:	4b12      	ldr	r3, [pc, #72]	; (800cb88 <prvHeapInit+0xb4>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2200      	movs	r2, #0
 800cb44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	68fa      	ldr	r2, [r7, #12]
 800cb4e:	1ad2      	subs	r2, r2, r3
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cb54:	4b0c      	ldr	r3, [pc, #48]	; (800cb88 <prvHeapInit+0xb4>)
 800cb56:	681a      	ldr	r2, [r3, #0]
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	4a0a      	ldr	r2, [pc, #40]	; (800cb8c <prvHeapInit+0xb8>)
 800cb62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	4a09      	ldr	r2, [pc, #36]	; (800cb90 <prvHeapInit+0xbc>)
 800cb6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cb6c:	4b09      	ldr	r3, [pc, #36]	; (800cb94 <prvHeapInit+0xc0>)
 800cb6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cb72:	601a      	str	r2, [r3, #0]
}
 800cb74:	bf00      	nop
 800cb76:	3714      	adds	r7, #20
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7e:	4770      	bx	lr
 800cb80:	200086e8 	.word	0x200086e8
 800cb84:	2000c2e8 	.word	0x2000c2e8
 800cb88:	2000c2f0 	.word	0x2000c2f0
 800cb8c:	2000c2f8 	.word	0x2000c2f8
 800cb90:	2000c2f4 	.word	0x2000c2f4
 800cb94:	2000c2fc 	.word	0x2000c2fc

0800cb98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cb98:	b480      	push	{r7}
 800cb9a:	b085      	sub	sp, #20
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cba0:	4b28      	ldr	r3, [pc, #160]	; (800cc44 <prvInsertBlockIntoFreeList+0xac>)
 800cba2:	60fb      	str	r3, [r7, #12]
 800cba4:	e002      	b.n	800cbac <prvInsertBlockIntoFreeList+0x14>
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	60fb      	str	r3, [r7, #12]
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d8f7      	bhi.n	800cba6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	685b      	ldr	r3, [r3, #4]
 800cbbe:	68ba      	ldr	r2, [r7, #8]
 800cbc0:	4413      	add	r3, r2
 800cbc2:	687a      	ldr	r2, [r7, #4]
 800cbc4:	429a      	cmp	r2, r3
 800cbc6:	d108      	bne.n	800cbda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	685a      	ldr	r2, [r3, #4]
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	441a      	add	r2, r3
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	685b      	ldr	r3, [r3, #4]
 800cbe2:	68ba      	ldr	r2, [r7, #8]
 800cbe4:	441a      	add	r2, r3
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d118      	bne.n	800cc20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681a      	ldr	r2, [r3, #0]
 800cbf2:	4b15      	ldr	r3, [pc, #84]	; (800cc48 <prvInsertBlockIntoFreeList+0xb0>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	429a      	cmp	r2, r3
 800cbf8:	d00d      	beq.n	800cc16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	685a      	ldr	r2, [r3, #4]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	441a      	add	r2, r3
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	601a      	str	r2, [r3, #0]
 800cc14:	e008      	b.n	800cc28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cc16:	4b0c      	ldr	r3, [pc, #48]	; (800cc48 <prvInsertBlockIntoFreeList+0xb0>)
 800cc18:	681a      	ldr	r2, [r3, #0]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	601a      	str	r2, [r3, #0]
 800cc1e:	e003      	b.n	800cc28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681a      	ldr	r2, [r3, #0]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cc28:	68fa      	ldr	r2, [r7, #12]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	429a      	cmp	r2, r3
 800cc2e:	d002      	beq.n	800cc36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc36:	bf00      	nop
 800cc38:	3714      	adds	r7, #20
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
 800cc42:	bf00      	nop
 800cc44:	2000c2e8 	.word	0x2000c2e8
 800cc48:	2000c2f0 	.word	0x2000c2f0

0800cc4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800cc60:	4619      	mov	r1, r3
 800cc62:	4610      	mov	r0, r2
 800cc64:	f7fc f861 	bl	8008d2a <USBD_LL_SetupStage>
}
 800cc68:	bf00      	nop
 800cc6a:	3708      	adds	r7, #8
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bd80      	pop	{r7, pc}

0800cc70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
 800cc78:	460b      	mov	r3, r1
 800cc7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800cc82:	78fa      	ldrb	r2, [r7, #3]
 800cc84:	6879      	ldr	r1, [r7, #4]
 800cc86:	4613      	mov	r3, r2
 800cc88:	00db      	lsls	r3, r3, #3
 800cc8a:	4413      	add	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	440b      	add	r3, r1
 800cc90:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800cc94:	681a      	ldr	r2, [r3, #0]
 800cc96:	78fb      	ldrb	r3, [r7, #3]
 800cc98:	4619      	mov	r1, r3
 800cc9a:	f7fc f89b 	bl	8008dd4 <USBD_LL_DataOutStage>
}
 800cc9e:	bf00      	nop
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}

0800cca6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cca6:	b580      	push	{r7, lr}
 800cca8:	b082      	sub	sp, #8
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
 800ccae:	460b      	mov	r3, r1
 800ccb0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800ccb8:	78fa      	ldrb	r2, [r7, #3]
 800ccba:	6879      	ldr	r1, [r7, #4]
 800ccbc:	4613      	mov	r3, r2
 800ccbe:	00db      	lsls	r3, r3, #3
 800ccc0:	4413      	add	r3, r2
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	440b      	add	r3, r1
 800ccc6:	334c      	adds	r3, #76	; 0x4c
 800ccc8:	681a      	ldr	r2, [r3, #0]
 800ccca:	78fb      	ldrb	r3, [r7, #3]
 800cccc:	4619      	mov	r1, r3
 800ccce:	f7fc f934 	bl	8008f3a <USBD_LL_DataInStage>
}
 800ccd2:	bf00      	nop
 800ccd4:	3708      	adds	r7, #8
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}

0800ccda <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccda:	b580      	push	{r7, lr}
 800ccdc:	b082      	sub	sp, #8
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7fc fa68 	bl	80091be <USBD_LL_SOF>
}
 800ccee:	bf00      	nop
 800ccf0:	3708      	adds	r7, #8
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}

0800ccf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b084      	sub	sp, #16
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	68db      	ldr	r3, [r3, #12]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d102      	bne.n	800cd10 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	73fb      	strb	r3, [r7, #15]
 800cd0e:	e008      	b.n	800cd22 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	68db      	ldr	r3, [r3, #12]
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	d102      	bne.n	800cd1e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	73fb      	strb	r3, [r7, #15]
 800cd1c:	e001      	b.n	800cd22 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cd1e:	f7f4 fc44 	bl	80015aa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd28:	7bfa      	ldrb	r2, [r7, #15]
 800cd2a:	4611      	mov	r1, r2
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	f7fc fa08 	bl	8009142 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd38:	4618      	mov	r0, r3
 800cd3a:	f7fc f9b0 	bl	800909e <USBD_LL_Reset>
}
 800cd3e:	bf00      	nop
 800cd40:	3710      	adds	r7, #16
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
	...

0800cd48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b082      	sub	sp, #8
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7fc fa03 	bl	8009162 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	6812      	ldr	r2, [r2, #0]
 800cd6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cd6e:	f043 0301 	orr.w	r3, r3, #1
 800cd72:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6a1b      	ldr	r3, [r3, #32]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d005      	beq.n	800cd88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd7c:	4b04      	ldr	r3, [pc, #16]	; (800cd90 <HAL_PCD_SuspendCallback+0x48>)
 800cd7e:	691b      	ldr	r3, [r3, #16]
 800cd80:	4a03      	ldr	r2, [pc, #12]	; (800cd90 <HAL_PCD_SuspendCallback+0x48>)
 800cd82:	f043 0306 	orr.w	r3, r3, #6
 800cd86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cd88:	bf00      	nop
 800cd8a:	3708      	adds	r7, #8
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}
 800cd90:	e000ed00 	.word	0xe000ed00

0800cd94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b082      	sub	sp, #8
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7fc f9f3 	bl	800918e <USBD_LL_Resume>
}
 800cda8:	bf00      	nop
 800cdaa:	3708      	adds	r7, #8
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}

0800cdb0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
 800cdb8:	460b      	mov	r3, r1
 800cdba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cdc2:	78fa      	ldrb	r2, [r7, #3]
 800cdc4:	4611      	mov	r1, r2
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	f7fc fa4b 	bl	8009262 <USBD_LL_IsoOUTIncomplete>
}
 800cdcc:	bf00      	nop
 800cdce:	3708      	adds	r7, #8
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	460b      	mov	r3, r1
 800cdde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cde6:	78fa      	ldrb	r2, [r7, #3]
 800cde8:	4611      	mov	r1, r2
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7fc fa07 	bl	80091fe <USBD_LL_IsoINIncomplete>
}
 800cdf0:	bf00      	nop
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b082      	sub	sp, #8
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7fc fa5d 	bl	80092c6 <USBD_LL_DevConnected>
}
 800ce0c:	bf00      	nop
 800ce0e:	3708      	adds	r7, #8
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b082      	sub	sp, #8
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ce22:	4618      	mov	r0, r3
 800ce24:	f7fc fa5a 	bl	80092dc <USBD_LL_DevDisconnected>
}
 800ce28:	bf00      	nop
 800ce2a:	3708      	adds	r7, #8
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}

0800ce30 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b084      	sub	sp, #16
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	4608      	mov	r0, r1
 800ce3a:	4611      	mov	r1, r2
 800ce3c:	461a      	mov	r2, r3
 800ce3e:	4603      	mov	r3, r0
 800ce40:	70fb      	strb	r3, [r7, #3]
 800ce42:	460b      	mov	r3, r1
 800ce44:	70bb      	strb	r3, [r7, #2]
 800ce46:	4613      	mov	r3, r2
 800ce48:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ce58:	78bb      	ldrb	r3, [r7, #2]
 800ce5a:	883a      	ldrh	r2, [r7, #0]
 800ce5c:	78f9      	ldrb	r1, [r7, #3]
 800ce5e:	f7f6 fcc9 	bl	80037f4 <HAL_PCD_EP_Open>
 800ce62:	4603      	mov	r3, r0
 800ce64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce66:	7bfb      	ldrb	r3, [r7, #15]
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f000 f927 	bl	800d0bc <USBD_Get_USB_Status>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce72:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3710      	adds	r7, #16
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b084      	sub	sp, #16
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	460b      	mov	r3, r1
 800ce86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ce96:	78fa      	ldrb	r2, [r7, #3]
 800ce98:	4611      	mov	r1, r2
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f7f6 fda7 	bl	80039ee <HAL_PCD_EP_SetStall>
 800cea0:	4603      	mov	r3, r0
 800cea2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cea4:	7bfb      	ldrb	r3, [r7, #15]
 800cea6:	4618      	mov	r0, r3
 800cea8:	f000 f908 	bl	800d0bc <USBD_Get_USB_Status>
 800ceac:	4603      	mov	r3, r0
 800ceae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ceb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3710      	adds	r7, #16
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}

0800ceba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ceba:	b580      	push	{r7, lr}
 800cebc:	b084      	sub	sp, #16
 800cebe:	af00      	add	r7, sp, #0
 800cec0:	6078      	str	r0, [r7, #4]
 800cec2:	460b      	mov	r3, r1
 800cec4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cec6:	2300      	movs	r3, #0
 800cec8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ceca:	2300      	movs	r3, #0
 800cecc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ced4:	78fa      	ldrb	r2, [r7, #3]
 800ced6:	4611      	mov	r1, r2
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7f6 fdec 	bl	8003ab6 <HAL_PCD_EP_ClrStall>
 800cede:	4603      	mov	r3, r0
 800cee0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cee2:	7bfb      	ldrb	r3, [r7, #15]
 800cee4:	4618      	mov	r0, r3
 800cee6:	f000 f8e9 	bl	800d0bc <USBD_Get_USB_Status>
 800ceea:	4603      	mov	r3, r0
 800ceec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ceee:	7bbb      	ldrb	r3, [r7, #14]
}
 800cef0:	4618      	mov	r0, r3
 800cef2:	3710      	adds	r7, #16
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}

0800cef8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cef8:	b480      	push	{r7}
 800cefa:	b085      	sub	sp, #20
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
 800cf00:	460b      	mov	r3, r1
 800cf02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cf0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cf0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	da0b      	bge.n	800cf2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cf14:	78fb      	ldrb	r3, [r7, #3]
 800cf16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cf1a:	68f9      	ldr	r1, [r7, #12]
 800cf1c:	4613      	mov	r3, r2
 800cf1e:	00db      	lsls	r3, r3, #3
 800cf20:	4413      	add	r3, r2
 800cf22:	009b      	lsls	r3, r3, #2
 800cf24:	440b      	add	r3, r1
 800cf26:	333e      	adds	r3, #62	; 0x3e
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	e00b      	b.n	800cf44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cf2c:	78fb      	ldrb	r3, [r7, #3]
 800cf2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cf32:	68f9      	ldr	r1, [r7, #12]
 800cf34:	4613      	mov	r3, r2
 800cf36:	00db      	lsls	r3, r3, #3
 800cf38:	4413      	add	r3, r2
 800cf3a:	009b      	lsls	r3, r3, #2
 800cf3c:	440b      	add	r3, r1
 800cf3e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800cf42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3714      	adds	r7, #20
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4e:	4770      	bx	lr

0800cf50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b084      	sub	sp, #16
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
 800cf58:	460b      	mov	r3, r1
 800cf5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf60:	2300      	movs	r3, #0
 800cf62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cf6a:	78fa      	ldrb	r2, [r7, #3]
 800cf6c:	4611      	mov	r1, r2
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7f6 fc1b 	bl	80037aa <HAL_PCD_SetAddress>
 800cf74:	4603      	mov	r3, r0
 800cf76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f000 f89e 	bl	800d0bc <USBD_Get_USB_Status>
 800cf80:	4603      	mov	r3, r0
 800cf82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf84:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b086      	sub	sp, #24
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	60f8      	str	r0, [r7, #12]
 800cf96:	607a      	str	r2, [r7, #4]
 800cf98:	603b      	str	r3, [r7, #0]
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cfac:	7af9      	ldrb	r1, [r7, #11]
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	687a      	ldr	r2, [r7, #4]
 800cfb2:	f7f6 fcd2 	bl	800395a <HAL_PCD_EP_Transmit>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfba:	7dfb      	ldrb	r3, [r7, #23]
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f000 f87d 	bl	800d0bc <USBD_Get_USB_Status>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cfc6:	7dbb      	ldrb	r3, [r7, #22]
}
 800cfc8:	4618      	mov	r0, r3
 800cfca:	3718      	adds	r7, #24
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}

0800cfd0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	607a      	str	r2, [r7, #4]
 800cfda:	603b      	str	r3, [r7, #0]
 800cfdc:	460b      	mov	r3, r1
 800cfde:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cfee:	7af9      	ldrb	r1, [r7, #11]
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	687a      	ldr	r2, [r7, #4]
 800cff4:	f7f6 fc66 	bl	80038c4 <HAL_PCD_EP_Receive>
 800cff8:	4603      	mov	r3, r0
 800cffa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cffc:	7dfb      	ldrb	r3, [r7, #23]
 800cffe:	4618      	mov	r0, r3
 800d000:	f000 f85c 	bl	800d0bc <USBD_Get_USB_Status>
 800d004:	4603      	mov	r3, r0
 800d006:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d008:	7dbb      	ldrb	r3, [r7, #22]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3718      	adds	r7, #24
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}
	...

0800d014 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b082      	sub	sp, #8
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	460b      	mov	r3, r1
 800d01e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d020:	78fb      	ldrb	r3, [r7, #3]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d002      	beq.n	800d02c <HAL_PCDEx_LPM_Callback+0x18>
 800d026:	2b01      	cmp	r3, #1
 800d028:	d01f      	beq.n	800d06a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800d02a:	e03b      	b.n	800d0a4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6a1b      	ldr	r3, [r3, #32]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d007      	beq.n	800d044 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d034:	f000 f83c 	bl	800d0b0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d038:	4b1c      	ldr	r3, [pc, #112]	; (800d0ac <HAL_PCDEx_LPM_Callback+0x98>)
 800d03a:	691b      	ldr	r3, [r3, #16]
 800d03c:	4a1b      	ldr	r2, [pc, #108]	; (800d0ac <HAL_PCDEx_LPM_Callback+0x98>)
 800d03e:	f023 0306 	bic.w	r3, r3, #6
 800d042:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	6812      	ldr	r2, [r2, #0]
 800d052:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d056:	f023 0301 	bic.w	r3, r3, #1
 800d05a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d062:	4618      	mov	r0, r3
 800d064:	f7fc f893 	bl	800918e <USBD_LL_Resume>
    break;
 800d068:	e01c      	b.n	800d0a4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	687a      	ldr	r2, [r7, #4]
 800d076:	6812      	ldr	r2, [r2, #0]
 800d078:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d07c:	f043 0301 	orr.w	r3, r3, #1
 800d080:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800d088:	4618      	mov	r0, r3
 800d08a:	f7fc f86a 	bl	8009162 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6a1b      	ldr	r3, [r3, #32]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d005      	beq.n	800d0a2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d096:	4b05      	ldr	r3, [pc, #20]	; (800d0ac <HAL_PCDEx_LPM_Callback+0x98>)
 800d098:	691b      	ldr	r3, [r3, #16]
 800d09a:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <HAL_PCDEx_LPM_Callback+0x98>)
 800d09c:	f043 0306 	orr.w	r3, r3, #6
 800d0a0:	6113      	str	r3, [r2, #16]
    break;
 800d0a2:	bf00      	nop
}
 800d0a4:	bf00      	nop
 800d0a6:	3708      	adds	r7, #8
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	e000ed00 	.word	0xe000ed00

0800d0b0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d0b4:	f7f4 fa02 	bl	80014bc <SystemClock_Config>
}
 800d0b8:	bf00      	nop
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b085      	sub	sp, #20
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d0ca:	79fb      	ldrb	r3, [r7, #7]
 800d0cc:	2b03      	cmp	r3, #3
 800d0ce:	d817      	bhi.n	800d100 <USBD_Get_USB_Status+0x44>
 800d0d0:	a201      	add	r2, pc, #4	; (adr r2, 800d0d8 <USBD_Get_USB_Status+0x1c>)
 800d0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0d6:	bf00      	nop
 800d0d8:	0800d0e9 	.word	0x0800d0e9
 800d0dc:	0800d0ef 	.word	0x0800d0ef
 800d0e0:	0800d0f5 	.word	0x0800d0f5
 800d0e4:	0800d0fb 	.word	0x0800d0fb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	73fb      	strb	r3, [r7, #15]
    break;
 800d0ec:	e00b      	b.n	800d106 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d0ee:	2303      	movs	r3, #3
 800d0f0:	73fb      	strb	r3, [r7, #15]
    break;
 800d0f2:	e008      	b.n	800d106 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	73fb      	strb	r3, [r7, #15]
    break;
 800d0f8:	e005      	b.n	800d106 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d0fa:	2303      	movs	r3, #3
 800d0fc:	73fb      	strb	r3, [r7, #15]
    break;
 800d0fe:	e002      	b.n	800d106 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d100:	2303      	movs	r3, #3
 800d102:	73fb      	strb	r3, [r7, #15]
    break;
 800d104:	bf00      	nop
  }
  return usb_status;
 800d106:	7bfb      	ldrb	r3, [r7, #15]
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3714      	adds	r7, #20
 800d10c:	46bd      	mov	sp, r7
 800d10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d112:	4770      	bx	lr

0800d114 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d114:	4b04      	ldr	r3, [pc, #16]	; (800d128 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	b10a      	cbz	r2, 800d11e <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xa>
 800d11a:	4803      	ldr	r0, [pc, #12]	; (800d128 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d11c:	4770      	bx	lr
 800d11e:	4a03      	ldr	r2, [pc, #12]	; (800d12c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x18>)
 800d120:	4801      	ldr	r0, [pc, #4]	; (800d128 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d122:	6812      	ldr	r2, [r2, #0]
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	4770      	bx	lr
 800d128:	20000024 	.word	0x20000024
 800d12c:	200002f8 	.word	0x200002f8

0800d130 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d130:	4b04      	ldr	r3, [pc, #16]	; (800d144 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d132:	4805      	ldr	r0, [pc, #20]	; (800d148 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	4905      	ldr	r1, [pc, #20]	; (800d14c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x1c>)
 800d138:	4a05      	ldr	r2, [pc, #20]	; (800d150 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x20>)
 800d13a:	6003      	str	r3, [r0, #0]
 800d13c:	600b      	str	r3, [r1, #0]
 800d13e:	6013      	str	r3, [r2, #0]
 800d140:	4770      	bx	lr
 800d142:	bf00      	nop
 800d144:	200002f8 	.word	0x200002f8
 800d148:	20000040 	.word	0x20000040
 800d14c:	2000004c 	.word	0x2000004c
 800d150:	20000024 	.word	0x20000024

0800d154 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_init_function>:
 800d154:	f005 be0c 	b.w	8012d70 <custom_test_msgs__srv__AddThreeInts_Request__init>

0800d158 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_fini_function>:
 800d158:	f005 be0e 	b.w	8012d78 <custom_test_msgs__srv__AddThreeInts_Request__fini>

0800d15c <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_init_function>:
 800d15c:	f005 be0e 	b.w	8012d7c <custom_test_msgs__srv__AddThreeInts_Response__init>

0800d160 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_fini_function>:
 800d160:	f005 be10 	b.w	8012d84 <custom_test_msgs__srv__AddThreeInts_Response__fini>

0800d164 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d164:	4b04      	ldr	r3, [pc, #16]	; (800d178 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	b10a      	cbz	r2, 800d16e <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0xa>
 800d16a:	4803      	ldr	r0, [pc, #12]	; (800d178 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d16c:	4770      	bx	lr
 800d16e:	4a03      	ldr	r2, [pc, #12]	; (800d17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800d170:	4801      	ldr	r0, [pc, #4]	; (800d178 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d172:	6812      	ldr	r2, [r2, #0]
 800d174:	601a      	str	r2, [r3, #0]
 800d176:	4770      	bx	lr
 800d178:	2000010c 	.word	0x2000010c
 800d17c:	200002fc 	.word	0x200002fc

0800d180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800d180:	4b04      	ldr	r3, [pc, #16]	; (800d194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	b10a      	cbz	r2, 800d18a <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0xa>
 800d186:	4803      	ldr	r0, [pc, #12]	; (800d194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d188:	4770      	bx	lr
 800d18a:	4a03      	ldr	r2, [pc, #12]	; (800d198 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x18>)
 800d18c:	4801      	ldr	r0, [pc, #4]	; (800d194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d18e:	6812      	ldr	r2, [r2, #0]
 800d190:	601a      	str	r2, [r3, #0]
 800d192:	4770      	bx	lr
 800d194:	20000154 	.word	0x20000154
 800d198:	200002fc 	.word	0x200002fc

0800d19c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d19c:	4b13      	ldr	r3, [pc, #76]	; (800d1ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d19e:	681a      	ldr	r2, [r3, #0]
 800d1a0:	b132      	cbz	r2, 800d1b0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>
 800d1a2:	685b      	ldr	r3, [r3, #4]
 800d1a4:	689a      	ldr	r2, [r3, #8]
 800d1a6:	b152      	cbz	r2, 800d1be <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x22>
 800d1a8:	68da      	ldr	r2, [r3, #12]
 800d1aa:	b182      	cbz	r2, 800d1ce <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x32>
 800d1ac:	480f      	ldr	r0, [pc, #60]	; (800d1ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d1ae:	4770      	bx	lr
 800d1b0:	4a0f      	ldr	r2, [pc, #60]	; (800d1f0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d1b2:	6812      	ldr	r2, [r2, #0]
 800d1b4:	601a      	str	r2, [r3, #0]
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	689a      	ldr	r2, [r3, #8]
 800d1ba:	2a00      	cmp	r2, #0
 800d1bc:	d1f4      	bne.n	800d1a8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xc>
 800d1be:	4a0d      	ldr	r2, [pc, #52]	; (800d1f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x58>)
 800d1c0:	6811      	ldr	r1, [r2, #0]
 800d1c2:	b179      	cbz	r1, 800d1e4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x48>
 800d1c4:	6852      	ldr	r2, [r2, #4]
 800d1c6:	609a      	str	r2, [r3, #8]
 800d1c8:	68da      	ldr	r2, [r3, #12]
 800d1ca:	2a00      	cmp	r2, #0
 800d1cc:	d1ee      	bne.n	800d1ac <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x10>
 800d1ce:	4a0a      	ldr	r2, [pc, #40]	; (800d1f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x5c>)
 800d1d0:	6811      	ldr	r1, [r2, #0]
 800d1d2:	b119      	cbz	r1, 800d1dc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x40>
 800d1d4:	6852      	ldr	r2, [r2, #4]
 800d1d6:	4805      	ldr	r0, [pc, #20]	; (800d1ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d1d8:	60da      	str	r2, [r3, #12]
 800d1da:	4770      	bx	lr
 800d1dc:	4904      	ldr	r1, [pc, #16]	; (800d1f0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d1de:	6809      	ldr	r1, [r1, #0]
 800d1e0:	6011      	str	r1, [r2, #0]
 800d1e2:	e7f7      	b.n	800d1d4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x38>
 800d1e4:	4902      	ldr	r1, [pc, #8]	; (800d1f0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d1e6:	6809      	ldr	r1, [r1, #0]
 800d1e8:	6011      	str	r1, [r2, #0]
 800d1ea:	e7eb      	b.n	800d1c4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x28>
 800d1ec:	20000170 	.word	0x20000170
 800d1f0:	200002fc 	.word	0x200002fc
 800d1f4:	2000010c 	.word	0x2000010c
 800d1f8:	20000154 	.word	0x20000154

0800d1fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d1fc:	4800      	ldr	r0, [pc, #0]	; (800d200 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x4>)
 800d1fe:	4770      	bx	lr
 800d200:	20000198 	.word	0x20000198

0800d204 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800d204:	4800      	ldr	r0, [pc, #0]	; (800d208 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x4>)
 800d206:	4770      	bx	lr
 800d208:	200001a4 	.word	0x200001a4

0800d20c <_AddThreeInts_Response__max_serialized_size>:
 800d20c:	2108      	movs	r1, #8
 800d20e:	2000      	movs	r0, #0
 800d210:	b508      	push	{r3, lr}
 800d212:	f001 fc61 	bl	800ead8 <ucdr_alignment>
 800d216:	3008      	adds	r0, #8
 800d218:	bd08      	pop	{r3, pc}
 800d21a:	bf00      	nop

0800d21c <_AddThreeInts_Response__cdr_deserialize>:
 800d21c:	b109      	cbz	r1, 800d222 <_AddThreeInts_Response__cdr_deserialize+0x6>
 800d21e:	f001 b9a7 	b.w	800e570 <ucdr_deserialize_int64_t>
 800d222:	4608      	mov	r0, r1
 800d224:	4770      	bx	lr
 800d226:	bf00      	nop

0800d228 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request>:
 800d228:	b1b8      	cbz	r0, 800d25a <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request+0x32>
 800d22a:	b538      	push	{r3, r4, r5, lr}
 800d22c:	460d      	mov	r5, r1
 800d22e:	2108      	movs	r1, #8
 800d230:	4628      	mov	r0, r5
 800d232:	f001 fc51 	bl	800ead8 <ucdr_alignment>
 800d236:	f105 0308 	add.w	r3, r5, #8
 800d23a:	2108      	movs	r1, #8
 800d23c:	f1c5 0508 	rsb	r5, r5, #8
 800d240:	181c      	adds	r4, r3, r0
 800d242:	4620      	mov	r0, r4
 800d244:	f001 fc48 	bl	800ead8 <ucdr_alignment>
 800d248:	2108      	movs	r1, #8
 800d24a:	4408      	add	r0, r1
 800d24c:	4404      	add	r4, r0
 800d24e:	4620      	mov	r0, r4
 800d250:	f001 fc42 	bl	800ead8 <ucdr_alignment>
 800d254:	4428      	add	r0, r5
 800d256:	4420      	add	r0, r4
 800d258:	bd38      	pop	{r3, r4, r5, pc}
 800d25a:	4770      	bx	lr

0800d25c <_AddThreeInts_Response__get_serialized_size>:
 800d25c:	b130      	cbz	r0, 800d26c <_AddThreeInts_Response__get_serialized_size+0x10>
 800d25e:	2108      	movs	r1, #8
 800d260:	2000      	movs	r0, #0
 800d262:	b508      	push	{r3, lr}
 800d264:	f001 fc38 	bl	800ead8 <ucdr_alignment>
 800d268:	3008      	adds	r0, #8
 800d26a:	bd08      	pop	{r3, pc}
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop

0800d270 <_AddThreeInts_Request__cdr_deserialize>:
 800d270:	b538      	push	{r3, r4, r5, lr}
 800d272:	460c      	mov	r4, r1
 800d274:	b171      	cbz	r1, 800d294 <_AddThreeInts_Request__cdr_deserialize+0x24>
 800d276:	4605      	mov	r5, r0
 800d278:	f001 f97a 	bl	800e570 <ucdr_deserialize_int64_t>
 800d27c:	f104 0108 	add.w	r1, r4, #8
 800d280:	4628      	mov	r0, r5
 800d282:	f001 f975 	bl	800e570 <ucdr_deserialize_int64_t>
 800d286:	f104 0110 	add.w	r1, r4, #16
 800d28a:	4628      	mov	r0, r5
 800d28c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d290:	f001 b96e 	b.w	800e570 <ucdr_deserialize_int64_t>
 800d294:	4608      	mov	r0, r1
 800d296:	bd38      	pop	{r3, r4, r5, pc}

0800d298 <_AddThreeInts_Request__cdr_serialize>:
 800d298:	b198      	cbz	r0, 800d2c2 <_AddThreeInts_Request__cdr_serialize+0x2a>
 800d29a:	b570      	push	{r4, r5, r6, lr}
 800d29c:	460d      	mov	r5, r1
 800d29e:	4604      	mov	r4, r0
 800d2a0:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d2a4:	4608      	mov	r0, r1
 800d2a6:	f001 f893 	bl	800e3d0 <ucdr_serialize_int64_t>
 800d2aa:	4628      	mov	r0, r5
 800d2ac:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800d2b0:	f001 f88e 	bl	800e3d0 <ucdr_serialize_int64_t>
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800d2ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d2be:	f001 b887 	b.w	800e3d0 <ucdr_serialize_int64_t>
 800d2c2:	4770      	bx	lr

0800d2c4 <_AddThreeInts_Response__cdr_serialize>:
 800d2c4:	b120      	cbz	r0, 800d2d0 <_AddThreeInts_Response__cdr_serialize+0xc>
 800d2c6:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d2ca:	4608      	mov	r0, r1
 800d2cc:	f001 b880 	b.w	800e3d0 <ucdr_serialize_int64_t>
 800d2d0:	4770      	bx	lr
 800d2d2:	bf00      	nop

0800d2d4 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response>:
 800d2d4:	b138      	cbz	r0, 800d2e6 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response+0x12>
 800d2d6:	b508      	push	{r3, lr}
 800d2d8:	460b      	mov	r3, r1
 800d2da:	2108      	movs	r1, #8
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f001 fbfb 	bl	800ead8 <ucdr_alignment>
 800d2e2:	3008      	adds	r0, #8
 800d2e4:	bd08      	pop	{r3, pc}
 800d2e6:	4770      	bx	lr

0800d2e8 <_AddThreeInts_Request__get_serialized_size>:
 800d2e8:	b190      	cbz	r0, 800d310 <_AddThreeInts_Request__get_serialized_size+0x28>
 800d2ea:	2108      	movs	r1, #8
 800d2ec:	2000      	movs	r0, #0
 800d2ee:	b510      	push	{r4, lr}
 800d2f0:	f001 fbf2 	bl	800ead8 <ucdr_alignment>
 800d2f4:	2108      	movs	r1, #8
 800d2f6:	1844      	adds	r4, r0, r1
 800d2f8:	4620      	mov	r0, r4
 800d2fa:	f001 fbed 	bl	800ead8 <ucdr_alignment>
 800d2fe:	2108      	movs	r1, #8
 800d300:	4408      	add	r0, r1
 800d302:	4404      	add	r4, r0
 800d304:	4620      	mov	r0, r4
 800d306:	f001 fbe7 	bl	800ead8 <ucdr_alignment>
 800d30a:	3008      	adds	r0, #8
 800d30c:	4420      	add	r0, r4
 800d30e:	bd10      	pop	{r4, pc}
 800d310:	4770      	bx	lr
 800d312:	bf00      	nop

0800d314 <_AddThreeInts_Request__max_serialized_size>:
 800d314:	b538      	push	{r3, r4, r5, lr}
 800d316:	2108      	movs	r1, #8
 800d318:	2000      	movs	r0, #0
 800d31a:	f001 fbdd 	bl	800ead8 <ucdr_alignment>
 800d31e:	2108      	movs	r1, #8
 800d320:	1845      	adds	r5, r0, r1
 800d322:	4628      	mov	r0, r5
 800d324:	f001 fbd8 	bl	800ead8 <ucdr_alignment>
 800d328:	2108      	movs	r1, #8
 800d32a:	1844      	adds	r4, r0, r1
 800d32c:	442c      	add	r4, r5
 800d32e:	4620      	mov	r0, r4
 800d330:	f001 fbd2 	bl	800ead8 <ucdr_alignment>
 800d334:	3008      	adds	r0, #8
 800d336:	4420      	add	r0, r4
 800d338:	bd38      	pop	{r3, r4, r5, pc}
 800d33a:	bf00      	nop

0800d33c <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d33c:	4800      	ldr	r0, [pc, #0]	; (800d340 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x4>)
 800d33e:	4770      	bx	lr
 800d340:	2000018c 	.word	0x2000018c

0800d344 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d344:	4b04      	ldr	r3, [pc, #16]	; (800d358 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d346:	681a      	ldr	r2, [r3, #0]
 800d348:	b10a      	cbz	r2, 800d34e <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xa>
 800d34a:	4803      	ldr	r0, [pc, #12]	; (800d358 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d34c:	4770      	bx	lr
 800d34e:	4a03      	ldr	r2, [pc, #12]	; (800d35c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x18>)
 800d350:	4801      	ldr	r0, [pc, #4]	; (800d358 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d352:	6812      	ldr	r2, [r2, #0]
 800d354:	601a      	str	r2, [r3, #0]
 800d356:	4770      	bx	lr
 800d358:	200001f0 	.word	0x200001f0
 800d35c:	200002f8 	.word	0x200002f8

0800d360 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d360:	4a02      	ldr	r2, [pc, #8]	; (800d36c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xc>)
 800d362:	4b03      	ldr	r3, [pc, #12]	; (800d370 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x10>)
 800d364:	6812      	ldr	r2, [r2, #0]
 800d366:	601a      	str	r2, [r3, #0]
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop
 800d36c:	200002f8 	.word	0x200002f8
 800d370:	200001f0 	.word	0x200001f0

0800d374 <drive_msgs__msg__DiffDrive__rosidl_typesupport_introspection_c__DiffDrive_init_function>:
 800d374:	f005 bd08 	b.w	8012d88 <drive_msgs__msg__DiffDrive__init>

0800d378 <drive_msgs__msg__DiffDrive__rosidl_typesupport_introspection_c__DiffDrive_fini_function>:
 800d378:	f005 bd18 	b.w	8012dac <drive_msgs__msg__DiffDrive__fini>

0800d37c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d37c:	4b04      	ldr	r3, [pc, #16]	; (800d390 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d37e:	681a      	ldr	r2, [r3, #0]
 800d380:	b10a      	cbz	r2, 800d386 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xa>
 800d382:	4803      	ldr	r0, [pc, #12]	; (800d390 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d384:	4770      	bx	lr
 800d386:	4a03      	ldr	r2, [pc, #12]	; (800d394 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x18>)
 800d388:	4801      	ldr	r0, [pc, #4]	; (800d390 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d38a:	6812      	ldr	r2, [r2, #0]
 800d38c:	601a      	str	r2, [r3, #0]
 800d38e:	4770      	bx	lr
 800d390:	200002b0 	.word	0x200002b0
 800d394:	200002fc 	.word	0x200002fc

0800d398 <_DiffDrive__cdr_serialize>:
 800d398:	b1e0      	cbz	r0, 800d3d4 <_DiffDrive__cdr_serialize+0x3c>
 800d39a:	b570      	push	{r4, r5, r6, lr}
 800d39c:	6806      	ldr	r6, [r0, #0]
 800d39e:	4604      	mov	r4, r0
 800d3a0:	460d      	mov	r5, r1
 800d3a2:	b1a6      	cbz	r6, 800d3ce <_DiffDrive__cdr_serialize+0x36>
 800d3a4:	4630      	mov	r0, r6
 800d3a6:	f7f2 ff55 	bl	8000254 <strlen>
 800d3aa:	1c42      	adds	r2, r0, #1
 800d3ac:	4631      	mov	r1, r6
 800d3ae:	6060      	str	r0, [r4, #4]
 800d3b0:	4628      	mov	r0, r5
 800d3b2:	f001 fc01 	bl	800ebb8 <ucdr_serialize_sequence_char>
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	ed94 0b04 	vldr	d0, [r4, #16]
 800d3bc:	f001 f99e 	bl	800e6fc <ucdr_serialize_double>
 800d3c0:	4628      	mov	r0, r5
 800d3c2:	ed94 0b06 	vldr	d0, [r4, #24]
 800d3c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d3ca:	f001 b997 	b.w	800e6fc <ucdr_serialize_double>
 800d3ce:	4632      	mov	r2, r6
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	e7eb      	b.n	800d3ac <_DiffDrive__cdr_serialize+0x14>
 800d3d4:	4770      	bx	lr
 800d3d6:	bf00      	nop

0800d3d8 <get_serialized_size_drive_msgs__msg__DiffDrive>:
 800d3d8:	b570      	push	{r4, r5, r6, lr}
 800d3da:	4604      	mov	r4, r0
 800d3dc:	b1b0      	cbz	r0, 800d40c <get_serialized_size_drive_msgs__msg__DiffDrive+0x34>
 800d3de:	460d      	mov	r5, r1
 800d3e0:	2104      	movs	r1, #4
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	f001 fb78 	bl	800ead8 <ucdr_alignment>
 800d3e8:	6866      	ldr	r6, [r4, #4]
 800d3ea:	1d6b      	adds	r3, r5, #5
 800d3ec:	2108      	movs	r1, #8
 800d3ee:	f1c5 0508 	rsb	r5, r5, #8
 800d3f2:	4433      	add	r3, r6
 800d3f4:	181e      	adds	r6, r3, r0
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	f001 fb6e 	bl	800ead8 <ucdr_alignment>
 800d3fc:	2108      	movs	r1, #8
 800d3fe:	1844      	adds	r4, r0, r1
 800d400:	4434      	add	r4, r6
 800d402:	4620      	mov	r0, r4
 800d404:	f001 fb68 	bl	800ead8 <ucdr_alignment>
 800d408:	4428      	add	r0, r5
 800d40a:	4420      	add	r0, r4
 800d40c:	bd70      	pop	{r4, r5, r6, pc}
 800d40e:	bf00      	nop

0800d410 <_DiffDrive__cdr_deserialize>:
 800d410:	b570      	push	{r4, r5, r6, lr}
 800d412:	460c      	mov	r4, r1
 800d414:	b082      	sub	sp, #8
 800d416:	b1d9      	cbz	r1, 800d450 <_DiffDrive__cdr_deserialize+0x40>
 800d418:	688e      	ldr	r6, [r1, #8]
 800d41a:	ab01      	add	r3, sp, #4
 800d41c:	6809      	ldr	r1, [r1, #0]
 800d41e:	4605      	mov	r5, r0
 800d420:	4632      	mov	r2, r6
 800d422:	f001 fbdb 	bl	800ebdc <ucdr_deserialize_sequence_char>
 800d426:	9b01      	ldr	r3, [sp, #4]
 800d428:	b970      	cbnz	r0, 800d448 <_DiffDrive__cdr_deserialize+0x38>
 800d42a:	429e      	cmp	r6, r3
 800d42c:	d313      	bcc.n	800d456 <_DiffDrive__cdr_deserialize+0x46>
 800d42e:	f104 0110 	add.w	r1, r4, #16
 800d432:	4628      	mov	r0, r5
 800d434:	f001 fa32 	bl	800e89c <ucdr_deserialize_double>
 800d438:	f104 0118 	add.w	r1, r4, #24
 800d43c:	4628      	mov	r0, r5
 800d43e:	b002      	add	sp, #8
 800d440:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d444:	f001 ba2a 	b.w	800e89c <ucdr_deserialize_double>
 800d448:	b103      	cbz	r3, 800d44c <_DiffDrive__cdr_deserialize+0x3c>
 800d44a:	3b01      	subs	r3, #1
 800d44c:	6063      	str	r3, [r4, #4]
 800d44e:	e7ee      	b.n	800d42e <_DiffDrive__cdr_deserialize+0x1e>
 800d450:	4608      	mov	r0, r1
 800d452:	b002      	add	sp, #8
 800d454:	bd70      	pop	{r4, r5, r6, pc}
 800d456:	2101      	movs	r1, #1
 800d458:	75a8      	strb	r0, [r5, #22]
 800d45a:	7569      	strb	r1, [r5, #21]
 800d45c:	6060      	str	r0, [r4, #4]
 800d45e:	4628      	mov	r0, r5
 800d460:	f001 fb52 	bl	800eb08 <ucdr_align_to>
 800d464:	9901      	ldr	r1, [sp, #4]
 800d466:	4628      	mov	r0, r5
 800d468:	f001 fb86 	bl	800eb78 <ucdr_advance_buffer>
 800d46c:	e7df      	b.n	800d42e <_DiffDrive__cdr_deserialize+0x1e>
 800d46e:	bf00      	nop

0800d470 <_DiffDrive__max_serialized_size>:
 800d470:	b510      	push	{r4, lr}
 800d472:	2108      	movs	r1, #8
 800d474:	2000      	movs	r0, #0
 800d476:	f001 fb2f 	bl	800ead8 <ucdr_alignment>
 800d47a:	2108      	movs	r1, #8
 800d47c:	1844      	adds	r4, r0, r1
 800d47e:	4620      	mov	r0, r4
 800d480:	f001 fb2a 	bl	800ead8 <ucdr_alignment>
 800d484:	3008      	adds	r0, #8
 800d486:	4420      	add	r0, r4
 800d488:	bd10      	pop	{r4, pc}
 800d48a:	bf00      	nop

0800d48c <_DiffDrive__get_serialized_size>:
 800d48c:	b510      	push	{r4, lr}
 800d48e:	4604      	mov	r4, r0
 800d490:	b190      	cbz	r0, 800d4b8 <_DiffDrive__get_serialized_size+0x2c>
 800d492:	2104      	movs	r1, #4
 800d494:	2000      	movs	r0, #0
 800d496:	f001 fb1f 	bl	800ead8 <ucdr_alignment>
 800d49a:	6863      	ldr	r3, [r4, #4]
 800d49c:	2108      	movs	r1, #8
 800d49e:	3305      	adds	r3, #5
 800d4a0:	181c      	adds	r4, r3, r0
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	f001 fb18 	bl	800ead8 <ucdr_alignment>
 800d4a8:	2108      	movs	r1, #8
 800d4aa:	4408      	add	r0, r1
 800d4ac:	4404      	add	r4, r0
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f001 fb12 	bl	800ead8 <ucdr_alignment>
 800d4b4:	3008      	adds	r0, #8
 800d4b6:	4420      	add	r0, r4
 800d4b8:	bd10      	pop	{r4, pc}
 800d4ba:	bf00      	nop

0800d4bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d4bc:	4800      	ldr	r0, [pc, #0]	; (800d4c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x4>)
 800d4be:	4770      	bx	lr
 800d4c0:	200002bc 	.word	0x200002bc

0800d4c4 <ucdr_serialize_bool>:
 800d4c4:	b538      	push	{r3, r4, r5, lr}
 800d4c6:	460d      	mov	r5, r1
 800d4c8:	2101      	movs	r1, #1
 800d4ca:	4604      	mov	r4, r0
 800d4cc:	f001 fab8 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d4d0:	b148      	cbz	r0, 800d4e6 <ucdr_serialize_bool+0x22>
 800d4d2:	68a3      	ldr	r3, [r4, #8]
 800d4d4:	2101      	movs	r1, #1
 800d4d6:	701d      	strb	r5, [r3, #0]
 800d4d8:	68a2      	ldr	r2, [r4, #8]
 800d4da:	6923      	ldr	r3, [r4, #16]
 800d4dc:	440a      	add	r2, r1
 800d4de:	7561      	strb	r1, [r4, #21]
 800d4e0:	440b      	add	r3, r1
 800d4e2:	60a2      	str	r2, [r4, #8]
 800d4e4:	6123      	str	r3, [r4, #16]
 800d4e6:	7da0      	ldrb	r0, [r4, #22]
 800d4e8:	f080 0001 	eor.w	r0, r0, #1
 800d4ec:	bd38      	pop	{r3, r4, r5, pc}
 800d4ee:	bf00      	nop

0800d4f0 <ucdr_deserialize_bool>:
 800d4f0:	b538      	push	{r3, r4, r5, lr}
 800d4f2:	460d      	mov	r5, r1
 800d4f4:	2101      	movs	r1, #1
 800d4f6:	4604      	mov	r4, r0
 800d4f8:	f001 faa2 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d4fc:	b160      	cbz	r0, 800d518 <ucdr_deserialize_bool+0x28>
 800d4fe:	68a2      	ldr	r2, [r4, #8]
 800d500:	2101      	movs	r1, #1
 800d502:	6923      	ldr	r3, [r4, #16]
 800d504:	f812 0b01 	ldrb.w	r0, [r2], #1
 800d508:	440b      	add	r3, r1
 800d50a:	3800      	subs	r0, #0
 800d50c:	bf18      	it	ne
 800d50e:	2001      	movne	r0, #1
 800d510:	7028      	strb	r0, [r5, #0]
 800d512:	60a2      	str	r2, [r4, #8]
 800d514:	6123      	str	r3, [r4, #16]
 800d516:	7561      	strb	r1, [r4, #21]
 800d518:	7da0      	ldrb	r0, [r4, #22]
 800d51a:	f080 0001 	eor.w	r0, r0, #1
 800d51e:	bd38      	pop	{r3, r4, r5, pc}

0800d520 <ucdr_serialize_uint8_t>:
 800d520:	b538      	push	{r3, r4, r5, lr}
 800d522:	460d      	mov	r5, r1
 800d524:	2101      	movs	r1, #1
 800d526:	4604      	mov	r4, r0
 800d528:	f001 fa8a 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d52c:	b148      	cbz	r0, 800d542 <ucdr_serialize_uint8_t+0x22>
 800d52e:	68a3      	ldr	r3, [r4, #8]
 800d530:	2101      	movs	r1, #1
 800d532:	701d      	strb	r5, [r3, #0]
 800d534:	68a2      	ldr	r2, [r4, #8]
 800d536:	6923      	ldr	r3, [r4, #16]
 800d538:	440a      	add	r2, r1
 800d53a:	7561      	strb	r1, [r4, #21]
 800d53c:	440b      	add	r3, r1
 800d53e:	60a2      	str	r2, [r4, #8]
 800d540:	6123      	str	r3, [r4, #16]
 800d542:	7da0      	ldrb	r0, [r4, #22]
 800d544:	f080 0001 	eor.w	r0, r0, #1
 800d548:	bd38      	pop	{r3, r4, r5, pc}
 800d54a:	bf00      	nop

0800d54c <ucdr_deserialize_uint8_t>:
 800d54c:	b538      	push	{r3, r4, r5, lr}
 800d54e:	460d      	mov	r5, r1
 800d550:	2101      	movs	r1, #1
 800d552:	4604      	mov	r4, r0
 800d554:	f001 fa74 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d558:	b150      	cbz	r0, 800d570 <ucdr_deserialize_uint8_t+0x24>
 800d55a:	68a3      	ldr	r3, [r4, #8]
 800d55c:	2101      	movs	r1, #1
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	702b      	strb	r3, [r5, #0]
 800d562:	68a2      	ldr	r2, [r4, #8]
 800d564:	6923      	ldr	r3, [r4, #16]
 800d566:	440a      	add	r2, r1
 800d568:	7561      	strb	r1, [r4, #21]
 800d56a:	440b      	add	r3, r1
 800d56c:	60a2      	str	r2, [r4, #8]
 800d56e:	6123      	str	r3, [r4, #16]
 800d570:	7da0      	ldrb	r0, [r4, #22]
 800d572:	f080 0001 	eor.w	r0, r0, #1
 800d576:	bd38      	pop	{r3, r4, r5, pc}

0800d578 <ucdr_serialize_uint16_t>:
 800d578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d57c:	460b      	mov	r3, r1
 800d57e:	b082      	sub	sp, #8
 800d580:	4604      	mov	r4, r0
 800d582:	2102      	movs	r1, #2
 800d584:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d588:	f001 faae 	bl	800eae8 <ucdr_buffer_alignment>
 800d58c:	4601      	mov	r1, r0
 800d58e:	4620      	mov	r0, r4
 800d590:	7d67      	ldrb	r7, [r4, #21]
 800d592:	f001 faf1 	bl	800eb78 <ucdr_advance_buffer>
 800d596:	2102      	movs	r1, #2
 800d598:	4620      	mov	r0, r4
 800d59a:	f001 fa45 	bl	800ea28 <ucdr_check_buffer_available_for>
 800d59e:	bb78      	cbnz	r0, 800d600 <ucdr_serialize_uint16_t+0x88>
 800d5a0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d5a4:	42ab      	cmp	r3, r5
 800d5a6:	d926      	bls.n	800d5f6 <ucdr_serialize_uint16_t+0x7e>
 800d5a8:	1b5e      	subs	r6, r3, r5
 800d5aa:	60a3      	str	r3, [r4, #8]
 800d5ac:	6923      	ldr	r3, [r4, #16]
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	f1c6 0802 	rsb	r8, r6, #2
 800d5b4:	4433      	add	r3, r6
 800d5b6:	4641      	mov	r1, r8
 800d5b8:	6123      	str	r3, [r4, #16]
 800d5ba:	f001 fa41 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	d03b      	beq.n	800d63a <ucdr_serialize_uint16_t+0xc2>
 800d5c2:	7d23      	ldrb	r3, [r4, #20]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d04a      	beq.n	800d65e <ucdr_serialize_uint16_t+0xe6>
 800d5c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d5cc:	702b      	strb	r3, [r5, #0]
 800d5ce:	2e00      	cmp	r6, #0
 800d5d0:	d040      	beq.n	800d654 <ucdr_serialize_uint16_t+0xdc>
 800d5d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d5d6:	706b      	strb	r3, [r5, #1]
 800d5d8:	6923      	ldr	r3, [r4, #16]
 800d5da:	2102      	movs	r1, #2
 800d5dc:	68a2      	ldr	r2, [r4, #8]
 800d5de:	3302      	adds	r3, #2
 800d5e0:	7da0      	ldrb	r0, [r4, #22]
 800d5e2:	4442      	add	r2, r8
 800d5e4:	7561      	strb	r1, [r4, #21]
 800d5e6:	1b9e      	subs	r6, r3, r6
 800d5e8:	f080 0001 	eor.w	r0, r0, #1
 800d5ec:	60a2      	str	r2, [r4, #8]
 800d5ee:	6126      	str	r6, [r4, #16]
 800d5f0:	b002      	add	sp, #8
 800d5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5f6:	2102      	movs	r1, #2
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	f001 fa21 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d5fe:	b190      	cbz	r0, 800d626 <ucdr_serialize_uint16_t+0xae>
 800d600:	7d23      	ldrb	r3, [r4, #20]
 800d602:	2b01      	cmp	r3, #1
 800d604:	68a3      	ldr	r3, [r4, #8]
 800d606:	d014      	beq.n	800d632 <ucdr_serialize_uint16_t+0xba>
 800d608:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800d60c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d610:	7019      	strb	r1, [r3, #0]
 800d612:	68a3      	ldr	r3, [r4, #8]
 800d614:	705a      	strb	r2, [r3, #1]
 800d616:	2102      	movs	r1, #2
 800d618:	68a2      	ldr	r2, [r4, #8]
 800d61a:	6923      	ldr	r3, [r4, #16]
 800d61c:	440a      	add	r2, r1
 800d61e:	7561      	strb	r1, [r4, #21]
 800d620:	440b      	add	r3, r1
 800d622:	60a2      	str	r2, [r4, #8]
 800d624:	6123      	str	r3, [r4, #16]
 800d626:	7da0      	ldrb	r0, [r4, #22]
 800d628:	f080 0001 	eor.w	r0, r0, #1
 800d62c:	b002      	add	sp, #8
 800d62e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d632:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d636:	801a      	strh	r2, [r3, #0]
 800d638:	e7ed      	b.n	800d616 <ucdr_serialize_uint16_t+0x9e>
 800d63a:	68a2      	ldr	r2, [r4, #8]
 800d63c:	6923      	ldr	r3, [r4, #16]
 800d63e:	7da0      	ldrb	r0, [r4, #22]
 800d640:	1b92      	subs	r2, r2, r6
 800d642:	1b9b      	subs	r3, r3, r6
 800d644:	7567      	strb	r7, [r4, #21]
 800d646:	f080 0001 	eor.w	r0, r0, #1
 800d64a:	60a2      	str	r2, [r4, #8]
 800d64c:	6123      	str	r3, [r4, #16]
 800d64e:	b002      	add	sp, #8
 800d650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d654:	68a3      	ldr	r3, [r4, #8]
 800d656:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d65a:	701a      	strb	r2, [r3, #0]
 800d65c:	e7bc      	b.n	800d5d8 <ucdr_serialize_uint16_t+0x60>
 800d65e:	4628      	mov	r0, r5
 800d660:	f10d 0506 	add.w	r5, sp, #6
 800d664:	4632      	mov	r2, r6
 800d666:	4629      	mov	r1, r5
 800d668:	f00e f9e9 	bl	801ba3e <memcpy>
 800d66c:	4642      	mov	r2, r8
 800d66e:	19a9      	adds	r1, r5, r6
 800d670:	68a0      	ldr	r0, [r4, #8]
 800d672:	f00e f9e4 	bl	801ba3e <memcpy>
 800d676:	e7af      	b.n	800d5d8 <ucdr_serialize_uint16_t+0x60>

0800d678 <ucdr_serialize_endian_uint16_t>:
 800d678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d67c:	4604      	mov	r4, r0
 800d67e:	b083      	sub	sp, #12
 800d680:	460d      	mov	r5, r1
 800d682:	2102      	movs	r1, #2
 800d684:	f8ad 2006 	strh.w	r2, [sp, #6]
 800d688:	f001 fa2e 	bl	800eae8 <ucdr_buffer_alignment>
 800d68c:	4601      	mov	r1, r0
 800d68e:	4620      	mov	r0, r4
 800d690:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d694:	f001 fa70 	bl	800eb78 <ucdr_advance_buffer>
 800d698:	2102      	movs	r1, #2
 800d69a:	4620      	mov	r0, r4
 800d69c:	f001 f9c4 	bl	800ea28 <ucdr_check_buffer_available_for>
 800d6a0:	bb70      	cbnz	r0, 800d700 <ucdr_serialize_endian_uint16_t+0x88>
 800d6a2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d6a6:	42be      	cmp	r6, r7
 800d6a8:	d925      	bls.n	800d6f6 <ucdr_serialize_endian_uint16_t+0x7e>
 800d6aa:	6923      	ldr	r3, [r4, #16]
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	60a6      	str	r6, [r4, #8]
 800d6b0:	1bf6      	subs	r6, r6, r7
 800d6b2:	4433      	add	r3, r6
 800d6b4:	f1c6 0902 	rsb	r9, r6, #2
 800d6b8:	6123      	str	r3, [r4, #16]
 800d6ba:	4649      	mov	r1, r9
 800d6bc:	f001 f9c0 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d6c0:	2800      	cmp	r0, #0
 800d6c2:	d039      	beq.n	800d738 <ucdr_serialize_endian_uint16_t+0xc0>
 800d6c4:	2d01      	cmp	r5, #1
 800d6c6:	d04a      	beq.n	800d75e <ucdr_serialize_endian_uint16_t+0xe6>
 800d6c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d6cc:	703b      	strb	r3, [r7, #0]
 800d6ce:	2e00      	cmp	r6, #0
 800d6d0:	d040      	beq.n	800d754 <ucdr_serialize_endian_uint16_t+0xdc>
 800d6d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d6d6:	707b      	strb	r3, [r7, #1]
 800d6d8:	6923      	ldr	r3, [r4, #16]
 800d6da:	2102      	movs	r1, #2
 800d6dc:	68a2      	ldr	r2, [r4, #8]
 800d6de:	7da0      	ldrb	r0, [r4, #22]
 800d6e0:	3302      	adds	r3, #2
 800d6e2:	444a      	add	r2, r9
 800d6e4:	7561      	strb	r1, [r4, #21]
 800d6e6:	1b9b      	subs	r3, r3, r6
 800d6e8:	f080 0001 	eor.w	r0, r0, #1
 800d6ec:	60a2      	str	r2, [r4, #8]
 800d6ee:	6123      	str	r3, [r4, #16]
 800d6f0:	b003      	add	sp, #12
 800d6f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6f6:	2102      	movs	r1, #2
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	f001 f9a1 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d6fe:	b188      	cbz	r0, 800d724 <ucdr_serialize_endian_uint16_t+0xac>
 800d700:	2d01      	cmp	r5, #1
 800d702:	68a3      	ldr	r3, [r4, #8]
 800d704:	d014      	beq.n	800d730 <ucdr_serialize_endian_uint16_t+0xb8>
 800d706:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800d70a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d70e:	7019      	strb	r1, [r3, #0]
 800d710:	68a3      	ldr	r3, [r4, #8]
 800d712:	705a      	strb	r2, [r3, #1]
 800d714:	2102      	movs	r1, #2
 800d716:	68a2      	ldr	r2, [r4, #8]
 800d718:	6923      	ldr	r3, [r4, #16]
 800d71a:	440a      	add	r2, r1
 800d71c:	7561      	strb	r1, [r4, #21]
 800d71e:	440b      	add	r3, r1
 800d720:	60a2      	str	r2, [r4, #8]
 800d722:	6123      	str	r3, [r4, #16]
 800d724:	7da0      	ldrb	r0, [r4, #22]
 800d726:	f080 0001 	eor.w	r0, r0, #1
 800d72a:	b003      	add	sp, #12
 800d72c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d730:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d734:	801a      	strh	r2, [r3, #0]
 800d736:	e7ed      	b.n	800d714 <ucdr_serialize_endian_uint16_t+0x9c>
 800d738:	68a2      	ldr	r2, [r4, #8]
 800d73a:	6923      	ldr	r3, [r4, #16]
 800d73c:	7da0      	ldrb	r0, [r4, #22]
 800d73e:	1b92      	subs	r2, r2, r6
 800d740:	1b9b      	subs	r3, r3, r6
 800d742:	f884 8015 	strb.w	r8, [r4, #21]
 800d746:	f080 0001 	eor.w	r0, r0, #1
 800d74a:	60a2      	str	r2, [r4, #8]
 800d74c:	6123      	str	r3, [r4, #16]
 800d74e:	b003      	add	sp, #12
 800d750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d754:	68a3      	ldr	r3, [r4, #8]
 800d756:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d75a:	701a      	strb	r2, [r3, #0]
 800d75c:	e7bc      	b.n	800d6d8 <ucdr_serialize_endian_uint16_t+0x60>
 800d75e:	f10d 0506 	add.w	r5, sp, #6
 800d762:	4632      	mov	r2, r6
 800d764:	4638      	mov	r0, r7
 800d766:	4629      	mov	r1, r5
 800d768:	f00e f969 	bl	801ba3e <memcpy>
 800d76c:	464a      	mov	r2, r9
 800d76e:	19a9      	adds	r1, r5, r6
 800d770:	68a0      	ldr	r0, [r4, #8]
 800d772:	f00e f964 	bl	801ba3e <memcpy>
 800d776:	e7af      	b.n	800d6d8 <ucdr_serialize_endian_uint16_t+0x60>

0800d778 <ucdr_deserialize_uint16_t>:
 800d778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d77c:	4604      	mov	r4, r0
 800d77e:	460d      	mov	r5, r1
 800d780:	2102      	movs	r1, #2
 800d782:	f001 f9b1 	bl	800eae8 <ucdr_buffer_alignment>
 800d786:	4601      	mov	r1, r0
 800d788:	4620      	mov	r0, r4
 800d78a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d78e:	f001 f9f3 	bl	800eb78 <ucdr_advance_buffer>
 800d792:	2102      	movs	r1, #2
 800d794:	4620      	mov	r0, r4
 800d796:	f001 f947 	bl	800ea28 <ucdr_check_buffer_available_for>
 800d79a:	bb60      	cbnz	r0, 800d7f6 <ucdr_deserialize_uint16_t+0x7e>
 800d79c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d7a0:	42be      	cmp	r6, r7
 800d7a2:	d923      	bls.n	800d7ec <ucdr_deserialize_uint16_t+0x74>
 800d7a4:	6923      	ldr	r3, [r4, #16]
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	60a6      	str	r6, [r4, #8]
 800d7aa:	1bf6      	subs	r6, r6, r7
 800d7ac:	4433      	add	r3, r6
 800d7ae:	f1c6 0902 	rsb	r9, r6, #2
 800d7b2:	6123      	str	r3, [r4, #16]
 800d7b4:	4649      	mov	r1, r9
 800d7b6:	f001 f943 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	d034      	beq.n	800d828 <ucdr_deserialize_uint16_t+0xb0>
 800d7be:	7d23      	ldrb	r3, [r4, #20]
 800d7c0:	2b01      	cmp	r3, #1
 800d7c2:	d042      	beq.n	800d84a <ucdr_deserialize_uint16_t+0xd2>
 800d7c4:	787b      	ldrb	r3, [r7, #1]
 800d7c6:	702b      	strb	r3, [r5, #0]
 800d7c8:	2e00      	cmp	r6, #0
 800d7ca:	d03a      	beq.n	800d842 <ucdr_deserialize_uint16_t+0xca>
 800d7cc:	783b      	ldrb	r3, [r7, #0]
 800d7ce:	706b      	strb	r3, [r5, #1]
 800d7d0:	6923      	ldr	r3, [r4, #16]
 800d7d2:	2102      	movs	r1, #2
 800d7d4:	68a2      	ldr	r2, [r4, #8]
 800d7d6:	3302      	adds	r3, #2
 800d7d8:	7da0      	ldrb	r0, [r4, #22]
 800d7da:	444a      	add	r2, r9
 800d7dc:	7561      	strb	r1, [r4, #21]
 800d7de:	1b9b      	subs	r3, r3, r6
 800d7e0:	f080 0001 	eor.w	r0, r0, #1
 800d7e4:	60a2      	str	r2, [r4, #8]
 800d7e6:	6123      	str	r3, [r4, #16]
 800d7e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7ec:	2102      	movs	r1, #2
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	f001 f926 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d7f4:	b180      	cbz	r0, 800d818 <ucdr_deserialize_uint16_t+0xa0>
 800d7f6:	7d23      	ldrb	r3, [r4, #20]
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	68a3      	ldr	r3, [r4, #8]
 800d7fc:	d011      	beq.n	800d822 <ucdr_deserialize_uint16_t+0xaa>
 800d7fe:	785b      	ldrb	r3, [r3, #1]
 800d800:	702b      	strb	r3, [r5, #0]
 800d802:	68a3      	ldr	r3, [r4, #8]
 800d804:	781b      	ldrb	r3, [r3, #0]
 800d806:	706b      	strb	r3, [r5, #1]
 800d808:	2102      	movs	r1, #2
 800d80a:	68a2      	ldr	r2, [r4, #8]
 800d80c:	6923      	ldr	r3, [r4, #16]
 800d80e:	440a      	add	r2, r1
 800d810:	7561      	strb	r1, [r4, #21]
 800d812:	440b      	add	r3, r1
 800d814:	60a2      	str	r2, [r4, #8]
 800d816:	6123      	str	r3, [r4, #16]
 800d818:	7da0      	ldrb	r0, [r4, #22]
 800d81a:	f080 0001 	eor.w	r0, r0, #1
 800d81e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d822:	881b      	ldrh	r3, [r3, #0]
 800d824:	802b      	strh	r3, [r5, #0]
 800d826:	e7ef      	b.n	800d808 <ucdr_deserialize_uint16_t+0x90>
 800d828:	68a2      	ldr	r2, [r4, #8]
 800d82a:	6923      	ldr	r3, [r4, #16]
 800d82c:	1b92      	subs	r2, r2, r6
 800d82e:	7da0      	ldrb	r0, [r4, #22]
 800d830:	1b9b      	subs	r3, r3, r6
 800d832:	f884 8015 	strb.w	r8, [r4, #21]
 800d836:	f080 0001 	eor.w	r0, r0, #1
 800d83a:	60a2      	str	r2, [r4, #8]
 800d83c:	6123      	str	r3, [r4, #16]
 800d83e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d842:	68a3      	ldr	r3, [r4, #8]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	706b      	strb	r3, [r5, #1]
 800d848:	e7c2      	b.n	800d7d0 <ucdr_deserialize_uint16_t+0x58>
 800d84a:	4639      	mov	r1, r7
 800d84c:	4632      	mov	r2, r6
 800d84e:	4628      	mov	r0, r5
 800d850:	f00e f8f5 	bl	801ba3e <memcpy>
 800d854:	464a      	mov	r2, r9
 800d856:	19a8      	adds	r0, r5, r6
 800d858:	68a1      	ldr	r1, [r4, #8]
 800d85a:	f00e f8f0 	bl	801ba3e <memcpy>
 800d85e:	e7b7      	b.n	800d7d0 <ucdr_deserialize_uint16_t+0x58>

0800d860 <ucdr_deserialize_endian_uint16_t>:
 800d860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d864:	4604      	mov	r4, r0
 800d866:	460e      	mov	r6, r1
 800d868:	2102      	movs	r1, #2
 800d86a:	4615      	mov	r5, r2
 800d86c:	f001 f93c 	bl	800eae8 <ucdr_buffer_alignment>
 800d870:	4601      	mov	r1, r0
 800d872:	4620      	mov	r0, r4
 800d874:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d878:	f001 f97e 	bl	800eb78 <ucdr_advance_buffer>
 800d87c:	2102      	movs	r1, #2
 800d87e:	4620      	mov	r0, r4
 800d880:	f001 f8d2 	bl	800ea28 <ucdr_check_buffer_available_for>
 800d884:	bb70      	cbnz	r0, 800d8e4 <ucdr_deserialize_endian_uint16_t+0x84>
 800d886:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 800d88a:	454f      	cmp	r7, r9
 800d88c:	d925      	bls.n	800d8da <ucdr_deserialize_endian_uint16_t+0x7a>
 800d88e:	6923      	ldr	r3, [r4, #16]
 800d890:	4620      	mov	r0, r4
 800d892:	60a7      	str	r7, [r4, #8]
 800d894:	eba7 0709 	sub.w	r7, r7, r9
 800d898:	443b      	add	r3, r7
 800d89a:	f1c7 0a02 	rsb	sl, r7, #2
 800d89e:	6123      	str	r3, [r4, #16]
 800d8a0:	4651      	mov	r1, sl
 800d8a2:	f001 f8cd 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d034      	beq.n	800d914 <ucdr_deserialize_endian_uint16_t+0xb4>
 800d8aa:	2e01      	cmp	r6, #1
 800d8ac:	d043      	beq.n	800d936 <ucdr_deserialize_endian_uint16_t+0xd6>
 800d8ae:	f899 3001 	ldrb.w	r3, [r9, #1]
 800d8b2:	702b      	strb	r3, [r5, #0]
 800d8b4:	2f00      	cmp	r7, #0
 800d8b6:	d03a      	beq.n	800d92e <ucdr_deserialize_endian_uint16_t+0xce>
 800d8b8:	f899 3000 	ldrb.w	r3, [r9]
 800d8bc:	706b      	strb	r3, [r5, #1]
 800d8be:	6923      	ldr	r3, [r4, #16]
 800d8c0:	2102      	movs	r1, #2
 800d8c2:	68a2      	ldr	r2, [r4, #8]
 800d8c4:	3302      	adds	r3, #2
 800d8c6:	7da0      	ldrb	r0, [r4, #22]
 800d8c8:	4452      	add	r2, sl
 800d8ca:	7561      	strb	r1, [r4, #21]
 800d8cc:	1bdb      	subs	r3, r3, r7
 800d8ce:	f080 0001 	eor.w	r0, r0, #1
 800d8d2:	60a2      	str	r2, [r4, #8]
 800d8d4:	6123      	str	r3, [r4, #16]
 800d8d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8da:	2102      	movs	r1, #2
 800d8dc:	4620      	mov	r0, r4
 800d8de:	f001 f8af 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d8e2:	b178      	cbz	r0, 800d904 <ucdr_deserialize_endian_uint16_t+0xa4>
 800d8e4:	2e01      	cmp	r6, #1
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	d011      	beq.n	800d90e <ucdr_deserialize_endian_uint16_t+0xae>
 800d8ea:	785b      	ldrb	r3, [r3, #1]
 800d8ec:	702b      	strb	r3, [r5, #0]
 800d8ee:	68a3      	ldr	r3, [r4, #8]
 800d8f0:	781b      	ldrb	r3, [r3, #0]
 800d8f2:	706b      	strb	r3, [r5, #1]
 800d8f4:	2102      	movs	r1, #2
 800d8f6:	68a2      	ldr	r2, [r4, #8]
 800d8f8:	6923      	ldr	r3, [r4, #16]
 800d8fa:	440a      	add	r2, r1
 800d8fc:	7561      	strb	r1, [r4, #21]
 800d8fe:	440b      	add	r3, r1
 800d900:	60a2      	str	r2, [r4, #8]
 800d902:	6123      	str	r3, [r4, #16]
 800d904:	7da0      	ldrb	r0, [r4, #22]
 800d906:	f080 0001 	eor.w	r0, r0, #1
 800d90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d90e:	881b      	ldrh	r3, [r3, #0]
 800d910:	802b      	strh	r3, [r5, #0]
 800d912:	e7ef      	b.n	800d8f4 <ucdr_deserialize_endian_uint16_t+0x94>
 800d914:	68a2      	ldr	r2, [r4, #8]
 800d916:	6923      	ldr	r3, [r4, #16]
 800d918:	1bd2      	subs	r2, r2, r7
 800d91a:	7da0      	ldrb	r0, [r4, #22]
 800d91c:	1bdb      	subs	r3, r3, r7
 800d91e:	f884 8015 	strb.w	r8, [r4, #21]
 800d922:	f080 0001 	eor.w	r0, r0, #1
 800d926:	60a2      	str	r2, [r4, #8]
 800d928:	6123      	str	r3, [r4, #16]
 800d92a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d92e:	68a3      	ldr	r3, [r4, #8]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	706b      	strb	r3, [r5, #1]
 800d934:	e7c3      	b.n	800d8be <ucdr_deserialize_endian_uint16_t+0x5e>
 800d936:	4649      	mov	r1, r9
 800d938:	463a      	mov	r2, r7
 800d93a:	4628      	mov	r0, r5
 800d93c:	f00e f87f 	bl	801ba3e <memcpy>
 800d940:	4652      	mov	r2, sl
 800d942:	19e8      	adds	r0, r5, r7
 800d944:	68a1      	ldr	r1, [r4, #8]
 800d946:	f00e f87a 	bl	801ba3e <memcpy>
 800d94a:	e7b8      	b.n	800d8be <ucdr_deserialize_endian_uint16_t+0x5e>

0800d94c <ucdr_serialize_uint32_t>:
 800d94c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d950:	b082      	sub	sp, #8
 800d952:	4604      	mov	r4, r0
 800d954:	9101      	str	r1, [sp, #4]
 800d956:	2104      	movs	r1, #4
 800d958:	f001 f8c6 	bl	800eae8 <ucdr_buffer_alignment>
 800d95c:	4601      	mov	r1, r0
 800d95e:	4620      	mov	r0, r4
 800d960:	7d67      	ldrb	r7, [r4, #21]
 800d962:	f001 f909 	bl	800eb78 <ucdr_advance_buffer>
 800d966:	2104      	movs	r1, #4
 800d968:	4620      	mov	r0, r4
 800d96a:	f001 f85d 	bl	800ea28 <ucdr_check_buffer_available_for>
 800d96e:	2800      	cmp	r0, #0
 800d970:	d139      	bne.n	800d9e6 <ucdr_serialize_uint32_t+0x9a>
 800d972:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d976:	42ab      	cmp	r3, r5
 800d978:	d930      	bls.n	800d9dc <ucdr_serialize_uint32_t+0x90>
 800d97a:	1b5e      	subs	r6, r3, r5
 800d97c:	60a3      	str	r3, [r4, #8]
 800d97e:	6923      	ldr	r3, [r4, #16]
 800d980:	4620      	mov	r0, r4
 800d982:	f1c6 0804 	rsb	r8, r6, #4
 800d986:	4433      	add	r3, r6
 800d988:	4641      	mov	r1, r8
 800d98a:	6123      	str	r3, [r4, #16]
 800d98c:	f001 f858 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d990:	2800      	cmp	r0, #0
 800d992:	d04c      	beq.n	800da2e <ucdr_serialize_uint32_t+0xe2>
 800d994:	7d23      	ldrb	r3, [r4, #20]
 800d996:	2b01      	cmp	r3, #1
 800d998:	d063      	beq.n	800da62 <ucdr_serialize_uint32_t+0x116>
 800d99a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d99e:	702b      	strb	r3, [r5, #0]
 800d9a0:	2e00      	cmp	r6, #0
 800d9a2:	d051      	beq.n	800da48 <ucdr_serialize_uint32_t+0xfc>
 800d9a4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d9a8:	2e01      	cmp	r6, #1
 800d9aa:	706b      	strb	r3, [r5, #1]
 800d9ac:	d050      	beq.n	800da50 <ucdr_serialize_uint32_t+0x104>
 800d9ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d9b2:	2e02      	cmp	r6, #2
 800d9b4:	70ab      	strb	r3, [r5, #2]
 800d9b6:	d04f      	beq.n	800da58 <ucdr_serialize_uint32_t+0x10c>
 800d9b8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d9bc:	70eb      	strb	r3, [r5, #3]
 800d9be:	6923      	ldr	r3, [r4, #16]
 800d9c0:	2104      	movs	r1, #4
 800d9c2:	68a2      	ldr	r2, [r4, #8]
 800d9c4:	3304      	adds	r3, #4
 800d9c6:	7da0      	ldrb	r0, [r4, #22]
 800d9c8:	4442      	add	r2, r8
 800d9ca:	7561      	strb	r1, [r4, #21]
 800d9cc:	1b9e      	subs	r6, r3, r6
 800d9ce:	f080 0001 	eor.w	r0, r0, #1
 800d9d2:	60a2      	str	r2, [r4, #8]
 800d9d4:	6126      	str	r6, [r4, #16]
 800d9d6:	b002      	add	sp, #8
 800d9d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9dc:	2104      	movs	r1, #4
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f001 f82e 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800d9e4:	b1d0      	cbz	r0, 800da1c <ucdr_serialize_uint32_t+0xd0>
 800d9e6:	7d23      	ldrb	r3, [r4, #20]
 800d9e8:	2b01      	cmp	r3, #1
 800d9ea:	68a3      	ldr	r3, [r4, #8]
 800d9ec:	d01c      	beq.n	800da28 <ucdr_serialize_uint32_t+0xdc>
 800d9ee:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800d9f2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d9f6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800d9fa:	7018      	strb	r0, [r3, #0]
 800d9fc:	68a3      	ldr	r3, [r4, #8]
 800d9fe:	705a      	strb	r2, [r3, #1]
 800da00:	68a3      	ldr	r3, [r4, #8]
 800da02:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800da06:	7099      	strb	r1, [r3, #2]
 800da08:	68a3      	ldr	r3, [r4, #8]
 800da0a:	70da      	strb	r2, [r3, #3]
 800da0c:	2104      	movs	r1, #4
 800da0e:	68a2      	ldr	r2, [r4, #8]
 800da10:	6923      	ldr	r3, [r4, #16]
 800da12:	440a      	add	r2, r1
 800da14:	7561      	strb	r1, [r4, #21]
 800da16:	440b      	add	r3, r1
 800da18:	60a2      	str	r2, [r4, #8]
 800da1a:	6123      	str	r3, [r4, #16]
 800da1c:	7da0      	ldrb	r0, [r4, #22]
 800da1e:	f080 0001 	eor.w	r0, r0, #1
 800da22:	b002      	add	sp, #8
 800da24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da28:	9a01      	ldr	r2, [sp, #4]
 800da2a:	601a      	str	r2, [r3, #0]
 800da2c:	e7ee      	b.n	800da0c <ucdr_serialize_uint32_t+0xc0>
 800da2e:	68a2      	ldr	r2, [r4, #8]
 800da30:	6923      	ldr	r3, [r4, #16]
 800da32:	7da0      	ldrb	r0, [r4, #22]
 800da34:	1b92      	subs	r2, r2, r6
 800da36:	1b9b      	subs	r3, r3, r6
 800da38:	7567      	strb	r7, [r4, #21]
 800da3a:	f080 0001 	eor.w	r0, r0, #1
 800da3e:	60a2      	str	r2, [r4, #8]
 800da40:	6123      	str	r3, [r4, #16]
 800da42:	b002      	add	sp, #8
 800da44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da48:	68a3      	ldr	r3, [r4, #8]
 800da4a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800da4e:	701a      	strb	r2, [r3, #0]
 800da50:	68a3      	ldr	r3, [r4, #8]
 800da52:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800da56:	701a      	strb	r2, [r3, #0]
 800da58:	68a3      	ldr	r3, [r4, #8]
 800da5a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800da5e:	701a      	strb	r2, [r3, #0]
 800da60:	e7ad      	b.n	800d9be <ucdr_serialize_uint32_t+0x72>
 800da62:	4628      	mov	r0, r5
 800da64:	ad01      	add	r5, sp, #4
 800da66:	4632      	mov	r2, r6
 800da68:	4629      	mov	r1, r5
 800da6a:	f00d ffe8 	bl	801ba3e <memcpy>
 800da6e:	4642      	mov	r2, r8
 800da70:	19a9      	adds	r1, r5, r6
 800da72:	68a0      	ldr	r0, [r4, #8]
 800da74:	f00d ffe3 	bl	801ba3e <memcpy>
 800da78:	e7a1      	b.n	800d9be <ucdr_serialize_uint32_t+0x72>
 800da7a:	bf00      	nop

0800da7c <ucdr_serialize_endian_uint32_t>:
 800da7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da80:	4604      	mov	r4, r0
 800da82:	b083      	sub	sp, #12
 800da84:	460d      	mov	r5, r1
 800da86:	2104      	movs	r1, #4
 800da88:	9201      	str	r2, [sp, #4]
 800da8a:	f001 f82d 	bl	800eae8 <ucdr_buffer_alignment>
 800da8e:	4601      	mov	r1, r0
 800da90:	4620      	mov	r0, r4
 800da92:	f894 8015 	ldrb.w	r8, [r4, #21]
 800da96:	f001 f86f 	bl	800eb78 <ucdr_advance_buffer>
 800da9a:	2104      	movs	r1, #4
 800da9c:	4620      	mov	r0, r4
 800da9e:	f000 ffc3 	bl	800ea28 <ucdr_check_buffer_available_for>
 800daa2:	2800      	cmp	r0, #0
 800daa4:	d138      	bne.n	800db18 <ucdr_serialize_endian_uint32_t+0x9c>
 800daa6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800daaa:	42b7      	cmp	r7, r6
 800daac:	d92f      	bls.n	800db0e <ucdr_serialize_endian_uint32_t+0x92>
 800daae:	6923      	ldr	r3, [r4, #16]
 800dab0:	4620      	mov	r0, r4
 800dab2:	60a7      	str	r7, [r4, #8]
 800dab4:	1bbf      	subs	r7, r7, r6
 800dab6:	443b      	add	r3, r7
 800dab8:	f1c7 0904 	rsb	r9, r7, #4
 800dabc:	6123      	str	r3, [r4, #16]
 800dabe:	4649      	mov	r1, r9
 800dac0:	f000 ffbe 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d04a      	beq.n	800db5e <ucdr_serialize_endian_uint32_t+0xe2>
 800dac8:	2d01      	cmp	r5, #1
 800daca:	d063      	beq.n	800db94 <ucdr_serialize_endian_uint32_t+0x118>
 800dacc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dad0:	7033      	strb	r3, [r6, #0]
 800dad2:	2f00      	cmp	r7, #0
 800dad4:	d051      	beq.n	800db7a <ucdr_serialize_endian_uint32_t+0xfe>
 800dad6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dada:	2f01      	cmp	r7, #1
 800dadc:	7073      	strb	r3, [r6, #1]
 800dade:	d050      	beq.n	800db82 <ucdr_serialize_endian_uint32_t+0x106>
 800dae0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dae4:	2f02      	cmp	r7, #2
 800dae6:	70b3      	strb	r3, [r6, #2]
 800dae8:	d04f      	beq.n	800db8a <ucdr_serialize_endian_uint32_t+0x10e>
 800daea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800daee:	70f3      	strb	r3, [r6, #3]
 800daf0:	6923      	ldr	r3, [r4, #16]
 800daf2:	2104      	movs	r1, #4
 800daf4:	68a2      	ldr	r2, [r4, #8]
 800daf6:	7da0      	ldrb	r0, [r4, #22]
 800daf8:	3304      	adds	r3, #4
 800dafa:	444a      	add	r2, r9
 800dafc:	7561      	strb	r1, [r4, #21]
 800dafe:	1bdb      	subs	r3, r3, r7
 800db00:	f080 0001 	eor.w	r0, r0, #1
 800db04:	60a2      	str	r2, [r4, #8]
 800db06:	6123      	str	r3, [r4, #16]
 800db08:	b003      	add	sp, #12
 800db0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db0e:	2104      	movs	r1, #4
 800db10:	4620      	mov	r0, r4
 800db12:	f000 ff95 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800db16:	b1c8      	cbz	r0, 800db4c <ucdr_serialize_endian_uint32_t+0xd0>
 800db18:	2d01      	cmp	r5, #1
 800db1a:	68a3      	ldr	r3, [r4, #8]
 800db1c:	d01c      	beq.n	800db58 <ucdr_serialize_endian_uint32_t+0xdc>
 800db1e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800db22:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800db26:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800db2a:	7018      	strb	r0, [r3, #0]
 800db2c:	68a3      	ldr	r3, [r4, #8]
 800db2e:	705a      	strb	r2, [r3, #1]
 800db30:	68a3      	ldr	r3, [r4, #8]
 800db32:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800db36:	7099      	strb	r1, [r3, #2]
 800db38:	68a3      	ldr	r3, [r4, #8]
 800db3a:	70da      	strb	r2, [r3, #3]
 800db3c:	2104      	movs	r1, #4
 800db3e:	68a2      	ldr	r2, [r4, #8]
 800db40:	6923      	ldr	r3, [r4, #16]
 800db42:	440a      	add	r2, r1
 800db44:	7561      	strb	r1, [r4, #21]
 800db46:	440b      	add	r3, r1
 800db48:	60a2      	str	r2, [r4, #8]
 800db4a:	6123      	str	r3, [r4, #16]
 800db4c:	7da0      	ldrb	r0, [r4, #22]
 800db4e:	f080 0001 	eor.w	r0, r0, #1
 800db52:	b003      	add	sp, #12
 800db54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db58:	9a01      	ldr	r2, [sp, #4]
 800db5a:	601a      	str	r2, [r3, #0]
 800db5c:	e7ee      	b.n	800db3c <ucdr_serialize_endian_uint32_t+0xc0>
 800db5e:	68a2      	ldr	r2, [r4, #8]
 800db60:	6923      	ldr	r3, [r4, #16]
 800db62:	7da0      	ldrb	r0, [r4, #22]
 800db64:	1bd2      	subs	r2, r2, r7
 800db66:	1bdb      	subs	r3, r3, r7
 800db68:	f884 8015 	strb.w	r8, [r4, #21]
 800db6c:	f080 0001 	eor.w	r0, r0, #1
 800db70:	60a2      	str	r2, [r4, #8]
 800db72:	6123      	str	r3, [r4, #16]
 800db74:	b003      	add	sp, #12
 800db76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db7a:	68a3      	ldr	r3, [r4, #8]
 800db7c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800db80:	701a      	strb	r2, [r3, #0]
 800db82:	68a3      	ldr	r3, [r4, #8]
 800db84:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800db88:	701a      	strb	r2, [r3, #0]
 800db8a:	68a3      	ldr	r3, [r4, #8]
 800db8c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800db90:	701a      	strb	r2, [r3, #0]
 800db92:	e7ad      	b.n	800daf0 <ucdr_serialize_endian_uint32_t+0x74>
 800db94:	ad01      	add	r5, sp, #4
 800db96:	463a      	mov	r2, r7
 800db98:	4630      	mov	r0, r6
 800db9a:	4629      	mov	r1, r5
 800db9c:	f00d ff4f 	bl	801ba3e <memcpy>
 800dba0:	464a      	mov	r2, r9
 800dba2:	19e9      	adds	r1, r5, r7
 800dba4:	68a0      	ldr	r0, [r4, #8]
 800dba6:	f00d ff4a 	bl	801ba3e <memcpy>
 800dbaa:	e7a1      	b.n	800daf0 <ucdr_serialize_endian_uint32_t+0x74>

0800dbac <ucdr_deserialize_uint32_t>:
 800dbac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbb0:	4604      	mov	r4, r0
 800dbb2:	460d      	mov	r5, r1
 800dbb4:	2104      	movs	r1, #4
 800dbb6:	f000 ff97 	bl	800eae8 <ucdr_buffer_alignment>
 800dbba:	4601      	mov	r1, r0
 800dbbc:	4620      	mov	r0, r4
 800dbbe:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dbc2:	f000 ffd9 	bl	800eb78 <ucdr_advance_buffer>
 800dbc6:	2104      	movs	r1, #4
 800dbc8:	4620      	mov	r0, r4
 800dbca:	f000 ff2d 	bl	800ea28 <ucdr_check_buffer_available_for>
 800dbce:	2800      	cmp	r0, #0
 800dbd0:	d138      	bne.n	800dc44 <ucdr_deserialize_uint32_t+0x98>
 800dbd2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800dbd6:	42b7      	cmp	r7, r6
 800dbd8:	d92f      	bls.n	800dc3a <ucdr_deserialize_uint32_t+0x8e>
 800dbda:	6923      	ldr	r3, [r4, #16]
 800dbdc:	4620      	mov	r0, r4
 800dbde:	60a7      	str	r7, [r4, #8]
 800dbe0:	1bbf      	subs	r7, r7, r6
 800dbe2:	443b      	add	r3, r7
 800dbe4:	f1c7 0904 	rsb	r9, r7, #4
 800dbe8:	6123      	str	r3, [r4, #16]
 800dbea:	4649      	mov	r1, r9
 800dbec:	f000 ff28 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dbf0:	2800      	cmp	r0, #0
 800dbf2:	d046      	beq.n	800dc82 <ucdr_deserialize_uint32_t+0xd6>
 800dbf4:	7d23      	ldrb	r3, [r4, #20]
 800dbf6:	2b01      	cmp	r3, #1
 800dbf8:	d05c      	beq.n	800dcb4 <ucdr_deserialize_uint32_t+0x108>
 800dbfa:	78f3      	ldrb	r3, [r6, #3]
 800dbfc:	702b      	strb	r3, [r5, #0]
 800dbfe:	2f00      	cmp	r7, #0
 800dc00:	d04c      	beq.n	800dc9c <ucdr_deserialize_uint32_t+0xf0>
 800dc02:	78b3      	ldrb	r3, [r6, #2]
 800dc04:	2f01      	cmp	r7, #1
 800dc06:	706b      	strb	r3, [r5, #1]
 800dc08:	f105 0302 	add.w	r3, r5, #2
 800dc0c:	d04a      	beq.n	800dca4 <ucdr_deserialize_uint32_t+0xf8>
 800dc0e:	7873      	ldrb	r3, [r6, #1]
 800dc10:	2f02      	cmp	r7, #2
 800dc12:	70ab      	strb	r3, [r5, #2]
 800dc14:	f105 0303 	add.w	r3, r5, #3
 800dc18:	d048      	beq.n	800dcac <ucdr_deserialize_uint32_t+0x100>
 800dc1a:	7833      	ldrb	r3, [r6, #0]
 800dc1c:	70eb      	strb	r3, [r5, #3]
 800dc1e:	6923      	ldr	r3, [r4, #16]
 800dc20:	2104      	movs	r1, #4
 800dc22:	68a2      	ldr	r2, [r4, #8]
 800dc24:	3304      	adds	r3, #4
 800dc26:	7da0      	ldrb	r0, [r4, #22]
 800dc28:	444a      	add	r2, r9
 800dc2a:	7561      	strb	r1, [r4, #21]
 800dc2c:	1bdb      	subs	r3, r3, r7
 800dc2e:	f080 0001 	eor.w	r0, r0, #1
 800dc32:	60a2      	str	r2, [r4, #8]
 800dc34:	6123      	str	r3, [r4, #16]
 800dc36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc3a:	2104      	movs	r1, #4
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f000 feff 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dc42:	b1b0      	cbz	r0, 800dc72 <ucdr_deserialize_uint32_t+0xc6>
 800dc44:	7d23      	ldrb	r3, [r4, #20]
 800dc46:	2b01      	cmp	r3, #1
 800dc48:	68a3      	ldr	r3, [r4, #8]
 800dc4a:	d017      	beq.n	800dc7c <ucdr_deserialize_uint32_t+0xd0>
 800dc4c:	78db      	ldrb	r3, [r3, #3]
 800dc4e:	702b      	strb	r3, [r5, #0]
 800dc50:	68a3      	ldr	r3, [r4, #8]
 800dc52:	789b      	ldrb	r3, [r3, #2]
 800dc54:	706b      	strb	r3, [r5, #1]
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	785b      	ldrb	r3, [r3, #1]
 800dc5a:	70ab      	strb	r3, [r5, #2]
 800dc5c:	68a3      	ldr	r3, [r4, #8]
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	70eb      	strb	r3, [r5, #3]
 800dc62:	2104      	movs	r1, #4
 800dc64:	68a2      	ldr	r2, [r4, #8]
 800dc66:	6923      	ldr	r3, [r4, #16]
 800dc68:	440a      	add	r2, r1
 800dc6a:	7561      	strb	r1, [r4, #21]
 800dc6c:	440b      	add	r3, r1
 800dc6e:	60a2      	str	r2, [r4, #8]
 800dc70:	6123      	str	r3, [r4, #16]
 800dc72:	7da0      	ldrb	r0, [r4, #22]
 800dc74:	f080 0001 	eor.w	r0, r0, #1
 800dc78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	602b      	str	r3, [r5, #0]
 800dc80:	e7ef      	b.n	800dc62 <ucdr_deserialize_uint32_t+0xb6>
 800dc82:	68a2      	ldr	r2, [r4, #8]
 800dc84:	6923      	ldr	r3, [r4, #16]
 800dc86:	1bd2      	subs	r2, r2, r7
 800dc88:	7da0      	ldrb	r0, [r4, #22]
 800dc8a:	1bdb      	subs	r3, r3, r7
 800dc8c:	f884 8015 	strb.w	r8, [r4, #21]
 800dc90:	f080 0001 	eor.w	r0, r0, #1
 800dc94:	60a2      	str	r2, [r4, #8]
 800dc96:	6123      	str	r3, [r4, #16]
 800dc98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc9c:	68a3      	ldr	r3, [r4, #8]
 800dc9e:	789b      	ldrb	r3, [r3, #2]
 800dca0:	706b      	strb	r3, [r5, #1]
 800dca2:	1cab      	adds	r3, r5, #2
 800dca4:	68a2      	ldr	r2, [r4, #8]
 800dca6:	7852      	ldrb	r2, [r2, #1]
 800dca8:	f803 2b01 	strb.w	r2, [r3], #1
 800dcac:	68a2      	ldr	r2, [r4, #8]
 800dcae:	7812      	ldrb	r2, [r2, #0]
 800dcb0:	701a      	strb	r2, [r3, #0]
 800dcb2:	e7b4      	b.n	800dc1e <ucdr_deserialize_uint32_t+0x72>
 800dcb4:	4631      	mov	r1, r6
 800dcb6:	463a      	mov	r2, r7
 800dcb8:	4628      	mov	r0, r5
 800dcba:	f00d fec0 	bl	801ba3e <memcpy>
 800dcbe:	464a      	mov	r2, r9
 800dcc0:	19e8      	adds	r0, r5, r7
 800dcc2:	68a1      	ldr	r1, [r4, #8]
 800dcc4:	f00d febb 	bl	801ba3e <memcpy>
 800dcc8:	e7a9      	b.n	800dc1e <ucdr_deserialize_uint32_t+0x72>
 800dcca:	bf00      	nop

0800dccc <ucdr_deserialize_endian_uint32_t>:
 800dccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcd0:	4604      	mov	r4, r0
 800dcd2:	460e      	mov	r6, r1
 800dcd4:	2104      	movs	r1, #4
 800dcd6:	4615      	mov	r5, r2
 800dcd8:	f000 ff06 	bl	800eae8 <ucdr_buffer_alignment>
 800dcdc:	4601      	mov	r1, r0
 800dcde:	4620      	mov	r0, r4
 800dce0:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dce4:	f000 ff48 	bl	800eb78 <ucdr_advance_buffer>
 800dce8:	2104      	movs	r1, #4
 800dcea:	4620      	mov	r0, r4
 800dcec:	f000 fe9c 	bl	800ea28 <ucdr_check_buffer_available_for>
 800dcf0:	2800      	cmp	r0, #0
 800dcf2:	d13c      	bne.n	800dd6e <ucdr_deserialize_endian_uint32_t+0xa2>
 800dcf4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800dcf8:	42bb      	cmp	r3, r7
 800dcfa:	d933      	bls.n	800dd64 <ucdr_deserialize_endian_uint32_t+0x98>
 800dcfc:	eba3 0907 	sub.w	r9, r3, r7
 800dd00:	60a3      	str	r3, [r4, #8]
 800dd02:	6923      	ldr	r3, [r4, #16]
 800dd04:	4620      	mov	r0, r4
 800dd06:	f1c9 0a04 	rsb	sl, r9, #4
 800dd0a:	444b      	add	r3, r9
 800dd0c:	4651      	mov	r1, sl
 800dd0e:	6123      	str	r3, [r4, #16]
 800dd10:	f000 fe96 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dd14:	2800      	cmp	r0, #0
 800dd16:	d048      	beq.n	800ddaa <ucdr_deserialize_endian_uint32_t+0xde>
 800dd18:	2e01      	cmp	r6, #1
 800dd1a:	d061      	beq.n	800dde0 <ucdr_deserialize_endian_uint32_t+0x114>
 800dd1c:	78fb      	ldrb	r3, [r7, #3]
 800dd1e:	702b      	strb	r3, [r5, #0]
 800dd20:	f1b9 0f00 	cmp.w	r9, #0
 800dd24:	d050      	beq.n	800ddc8 <ucdr_deserialize_endian_uint32_t+0xfc>
 800dd26:	78bb      	ldrb	r3, [r7, #2]
 800dd28:	f1b9 0f01 	cmp.w	r9, #1
 800dd2c:	706b      	strb	r3, [r5, #1]
 800dd2e:	f105 0302 	add.w	r3, r5, #2
 800dd32:	d04d      	beq.n	800ddd0 <ucdr_deserialize_endian_uint32_t+0x104>
 800dd34:	787b      	ldrb	r3, [r7, #1]
 800dd36:	f1b9 0f02 	cmp.w	r9, #2
 800dd3a:	70ab      	strb	r3, [r5, #2]
 800dd3c:	f105 0303 	add.w	r3, r5, #3
 800dd40:	d04a      	beq.n	800ddd8 <ucdr_deserialize_endian_uint32_t+0x10c>
 800dd42:	783b      	ldrb	r3, [r7, #0]
 800dd44:	70eb      	strb	r3, [r5, #3]
 800dd46:	6923      	ldr	r3, [r4, #16]
 800dd48:	2104      	movs	r1, #4
 800dd4a:	68a2      	ldr	r2, [r4, #8]
 800dd4c:	3304      	adds	r3, #4
 800dd4e:	7da0      	ldrb	r0, [r4, #22]
 800dd50:	4452      	add	r2, sl
 800dd52:	7561      	strb	r1, [r4, #21]
 800dd54:	eba3 0309 	sub.w	r3, r3, r9
 800dd58:	f080 0001 	eor.w	r0, r0, #1
 800dd5c:	60a2      	str	r2, [r4, #8]
 800dd5e:	6123      	str	r3, [r4, #16]
 800dd60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd64:	2104      	movs	r1, #4
 800dd66:	4620      	mov	r0, r4
 800dd68:	f000 fe6a 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dd6c:	b1a8      	cbz	r0, 800dd9a <ucdr_deserialize_endian_uint32_t+0xce>
 800dd6e:	2e01      	cmp	r6, #1
 800dd70:	68a3      	ldr	r3, [r4, #8]
 800dd72:	d017      	beq.n	800dda4 <ucdr_deserialize_endian_uint32_t+0xd8>
 800dd74:	78db      	ldrb	r3, [r3, #3]
 800dd76:	702b      	strb	r3, [r5, #0]
 800dd78:	68a3      	ldr	r3, [r4, #8]
 800dd7a:	789b      	ldrb	r3, [r3, #2]
 800dd7c:	706b      	strb	r3, [r5, #1]
 800dd7e:	68a3      	ldr	r3, [r4, #8]
 800dd80:	785b      	ldrb	r3, [r3, #1]
 800dd82:	70ab      	strb	r3, [r5, #2]
 800dd84:	68a3      	ldr	r3, [r4, #8]
 800dd86:	781b      	ldrb	r3, [r3, #0]
 800dd88:	70eb      	strb	r3, [r5, #3]
 800dd8a:	2104      	movs	r1, #4
 800dd8c:	68a2      	ldr	r2, [r4, #8]
 800dd8e:	6923      	ldr	r3, [r4, #16]
 800dd90:	440a      	add	r2, r1
 800dd92:	7561      	strb	r1, [r4, #21]
 800dd94:	440b      	add	r3, r1
 800dd96:	60a2      	str	r2, [r4, #8]
 800dd98:	6123      	str	r3, [r4, #16]
 800dd9a:	7da0      	ldrb	r0, [r4, #22]
 800dd9c:	f080 0001 	eor.w	r0, r0, #1
 800dda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	602b      	str	r3, [r5, #0]
 800dda8:	e7ef      	b.n	800dd8a <ucdr_deserialize_endian_uint32_t+0xbe>
 800ddaa:	68a2      	ldr	r2, [r4, #8]
 800ddac:	6923      	ldr	r3, [r4, #16]
 800ddae:	eba2 0209 	sub.w	r2, r2, r9
 800ddb2:	7da0      	ldrb	r0, [r4, #22]
 800ddb4:	eba3 0309 	sub.w	r3, r3, r9
 800ddb8:	f884 8015 	strb.w	r8, [r4, #21]
 800ddbc:	f080 0001 	eor.w	r0, r0, #1
 800ddc0:	60a2      	str	r2, [r4, #8]
 800ddc2:	6123      	str	r3, [r4, #16]
 800ddc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddc8:	68a3      	ldr	r3, [r4, #8]
 800ddca:	789b      	ldrb	r3, [r3, #2]
 800ddcc:	706b      	strb	r3, [r5, #1]
 800ddce:	1cab      	adds	r3, r5, #2
 800ddd0:	68a2      	ldr	r2, [r4, #8]
 800ddd2:	7852      	ldrb	r2, [r2, #1]
 800ddd4:	f803 2b01 	strb.w	r2, [r3], #1
 800ddd8:	68a2      	ldr	r2, [r4, #8]
 800ddda:	7812      	ldrb	r2, [r2, #0]
 800dddc:	701a      	strb	r2, [r3, #0]
 800ddde:	e7b2      	b.n	800dd46 <ucdr_deserialize_endian_uint32_t+0x7a>
 800dde0:	4639      	mov	r1, r7
 800dde2:	464a      	mov	r2, r9
 800dde4:	4628      	mov	r0, r5
 800dde6:	f00d fe2a 	bl	801ba3e <memcpy>
 800ddea:	4652      	mov	r2, sl
 800ddec:	eb05 0009 	add.w	r0, r5, r9
 800ddf0:	68a1      	ldr	r1, [r4, #8]
 800ddf2:	f00d fe24 	bl	801ba3e <memcpy>
 800ddf6:	e7a6      	b.n	800dd46 <ucdr_deserialize_endian_uint32_t+0x7a>

0800ddf8 <ucdr_serialize_uint64_t>:
 800ddf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddfc:	4604      	mov	r4, r0
 800ddfe:	b082      	sub	sp, #8
 800de00:	2108      	movs	r1, #8
 800de02:	e9cd 2300 	strd	r2, r3, [sp]
 800de06:	f000 fe6f 	bl	800eae8 <ucdr_buffer_alignment>
 800de0a:	4601      	mov	r1, r0
 800de0c:	4620      	mov	r0, r4
 800de0e:	7d67      	ldrb	r7, [r4, #21]
 800de10:	f000 feb2 	bl	800eb78 <ucdr_advance_buffer>
 800de14:	2108      	movs	r1, #8
 800de16:	4620      	mov	r0, r4
 800de18:	f000 fe06 	bl	800ea28 <ucdr_check_buffer_available_for>
 800de1c:	2800      	cmp	r0, #0
 800de1e:	d14e      	bne.n	800debe <ucdr_serialize_uint64_t+0xc6>
 800de20:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800de24:	42ab      	cmp	r3, r5
 800de26:	d945      	bls.n	800deb4 <ucdr_serialize_uint64_t+0xbc>
 800de28:	1b5e      	subs	r6, r3, r5
 800de2a:	60a3      	str	r3, [r4, #8]
 800de2c:	6923      	ldr	r3, [r4, #16]
 800de2e:	4620      	mov	r0, r4
 800de30:	f1c6 0808 	rsb	r8, r6, #8
 800de34:	4433      	add	r3, r6
 800de36:	4641      	mov	r1, r8
 800de38:	6123      	str	r3, [r4, #16]
 800de3a:	f000 fe01 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800de3e:	2800      	cmp	r0, #0
 800de40:	d074      	beq.n	800df2c <ucdr_serialize_uint64_t+0x134>
 800de42:	7d23      	ldrb	r3, [r4, #20]
 800de44:	2b01      	cmp	r3, #1
 800de46:	f000 809b 	beq.w	800df80 <ucdr_serialize_uint64_t+0x188>
 800de4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800de4e:	702b      	strb	r3, [r5, #0]
 800de50:	2e00      	cmp	r6, #0
 800de52:	d078      	beq.n	800df46 <ucdr_serialize_uint64_t+0x14e>
 800de54:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800de58:	2e01      	cmp	r6, #1
 800de5a:	706b      	strb	r3, [r5, #1]
 800de5c:	d077      	beq.n	800df4e <ucdr_serialize_uint64_t+0x156>
 800de5e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800de62:	2e02      	cmp	r6, #2
 800de64:	70ab      	strb	r3, [r5, #2]
 800de66:	d076      	beq.n	800df56 <ucdr_serialize_uint64_t+0x15e>
 800de68:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800de6c:	2e03      	cmp	r6, #3
 800de6e:	70eb      	strb	r3, [r5, #3]
 800de70:	d075      	beq.n	800df5e <ucdr_serialize_uint64_t+0x166>
 800de72:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800de76:	2e04      	cmp	r6, #4
 800de78:	712b      	strb	r3, [r5, #4]
 800de7a:	d074      	beq.n	800df66 <ucdr_serialize_uint64_t+0x16e>
 800de7c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800de80:	2e05      	cmp	r6, #5
 800de82:	716b      	strb	r3, [r5, #5]
 800de84:	d073      	beq.n	800df6e <ucdr_serialize_uint64_t+0x176>
 800de86:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800de8a:	2e06      	cmp	r6, #6
 800de8c:	71ab      	strb	r3, [r5, #6]
 800de8e:	d072      	beq.n	800df76 <ucdr_serialize_uint64_t+0x17e>
 800de90:	f89d 3000 	ldrb.w	r3, [sp]
 800de94:	71eb      	strb	r3, [r5, #7]
 800de96:	6923      	ldr	r3, [r4, #16]
 800de98:	2108      	movs	r1, #8
 800de9a:	68a2      	ldr	r2, [r4, #8]
 800de9c:	3308      	adds	r3, #8
 800de9e:	7da0      	ldrb	r0, [r4, #22]
 800dea0:	4442      	add	r2, r8
 800dea2:	7561      	strb	r1, [r4, #21]
 800dea4:	1b9e      	subs	r6, r3, r6
 800dea6:	f080 0001 	eor.w	r0, r0, #1
 800deaa:	60a2      	str	r2, [r4, #8]
 800deac:	6126      	str	r6, [r4, #16]
 800deae:	b002      	add	sp, #8
 800deb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800deb4:	2108      	movs	r1, #8
 800deb6:	4620      	mov	r0, r4
 800deb8:	f000 fdc2 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800debc:	b350      	cbz	r0, 800df14 <ucdr_serialize_uint64_t+0x11c>
 800debe:	7d23      	ldrb	r3, [r4, #20]
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d02d      	beq.n	800df20 <ucdr_serialize_uint64_t+0x128>
 800dec4:	68a3      	ldr	r3, [r4, #8]
 800dec6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800deca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dece:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800ded2:	7018      	strb	r0, [r3, #0]
 800ded4:	68a3      	ldr	r3, [r4, #8]
 800ded6:	705a      	strb	r2, [r3, #1]
 800ded8:	68a3      	ldr	r3, [r4, #8]
 800deda:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dede:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800dee2:	7099      	strb	r1, [r3, #2]
 800dee4:	68a3      	ldr	r3, [r4, #8]
 800dee6:	70da      	strb	r2, [r3, #3]
 800dee8:	68a3      	ldr	r3, [r4, #8]
 800deea:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800deee:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800def2:	7118      	strb	r0, [r3, #4]
 800def4:	68a3      	ldr	r3, [r4, #8]
 800def6:	715a      	strb	r2, [r3, #5]
 800def8:	68a3      	ldr	r3, [r4, #8]
 800defa:	f89d 2000 	ldrb.w	r2, [sp]
 800defe:	7199      	strb	r1, [r3, #6]
 800df00:	68a3      	ldr	r3, [r4, #8]
 800df02:	71da      	strb	r2, [r3, #7]
 800df04:	2108      	movs	r1, #8
 800df06:	68a2      	ldr	r2, [r4, #8]
 800df08:	6923      	ldr	r3, [r4, #16]
 800df0a:	440a      	add	r2, r1
 800df0c:	7561      	strb	r1, [r4, #21]
 800df0e:	440b      	add	r3, r1
 800df10:	60a2      	str	r2, [r4, #8]
 800df12:	6123      	str	r3, [r4, #16]
 800df14:	7da0      	ldrb	r0, [r4, #22]
 800df16:	f080 0001 	eor.w	r0, r0, #1
 800df1a:	b002      	add	sp, #8
 800df1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df20:	466b      	mov	r3, sp
 800df22:	68a2      	ldr	r2, [r4, #8]
 800df24:	cb03      	ldmia	r3!, {r0, r1}
 800df26:	6010      	str	r0, [r2, #0]
 800df28:	6051      	str	r1, [r2, #4]
 800df2a:	e7eb      	b.n	800df04 <ucdr_serialize_uint64_t+0x10c>
 800df2c:	68a2      	ldr	r2, [r4, #8]
 800df2e:	6923      	ldr	r3, [r4, #16]
 800df30:	7da0      	ldrb	r0, [r4, #22]
 800df32:	1b92      	subs	r2, r2, r6
 800df34:	1b9b      	subs	r3, r3, r6
 800df36:	7567      	strb	r7, [r4, #21]
 800df38:	f080 0001 	eor.w	r0, r0, #1
 800df3c:	60a2      	str	r2, [r4, #8]
 800df3e:	6123      	str	r3, [r4, #16]
 800df40:	b002      	add	sp, #8
 800df42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df46:	68a3      	ldr	r3, [r4, #8]
 800df48:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800df4c:	701a      	strb	r2, [r3, #0]
 800df4e:	68a3      	ldr	r3, [r4, #8]
 800df50:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800df54:	701a      	strb	r2, [r3, #0]
 800df56:	68a3      	ldr	r3, [r4, #8]
 800df58:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800df5c:	701a      	strb	r2, [r3, #0]
 800df5e:	68a3      	ldr	r3, [r4, #8]
 800df60:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800df64:	701a      	strb	r2, [r3, #0]
 800df66:	68a3      	ldr	r3, [r4, #8]
 800df68:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800df6c:	701a      	strb	r2, [r3, #0]
 800df6e:	68a3      	ldr	r3, [r4, #8]
 800df70:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800df74:	701a      	strb	r2, [r3, #0]
 800df76:	68a3      	ldr	r3, [r4, #8]
 800df78:	f89d 2000 	ldrb.w	r2, [sp]
 800df7c:	701a      	strb	r2, [r3, #0]
 800df7e:	e78a      	b.n	800de96 <ucdr_serialize_uint64_t+0x9e>
 800df80:	4628      	mov	r0, r5
 800df82:	466d      	mov	r5, sp
 800df84:	4632      	mov	r2, r6
 800df86:	4629      	mov	r1, r5
 800df88:	f00d fd59 	bl	801ba3e <memcpy>
 800df8c:	4642      	mov	r2, r8
 800df8e:	19a9      	adds	r1, r5, r6
 800df90:	68a0      	ldr	r0, [r4, #8]
 800df92:	f00d fd54 	bl	801ba3e <memcpy>
 800df96:	e77e      	b.n	800de96 <ucdr_serialize_uint64_t+0x9e>

0800df98 <ucdr_serialize_int16_t>:
 800df98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df9c:	460b      	mov	r3, r1
 800df9e:	b082      	sub	sp, #8
 800dfa0:	4604      	mov	r4, r0
 800dfa2:	2102      	movs	r1, #2
 800dfa4:	f8ad 3006 	strh.w	r3, [sp, #6]
 800dfa8:	f000 fd9e 	bl	800eae8 <ucdr_buffer_alignment>
 800dfac:	4601      	mov	r1, r0
 800dfae:	4620      	mov	r0, r4
 800dfb0:	7d67      	ldrb	r7, [r4, #21]
 800dfb2:	f000 fde1 	bl	800eb78 <ucdr_advance_buffer>
 800dfb6:	2102      	movs	r1, #2
 800dfb8:	4620      	mov	r0, r4
 800dfba:	f000 fd35 	bl	800ea28 <ucdr_check_buffer_available_for>
 800dfbe:	bb78      	cbnz	r0, 800e020 <ucdr_serialize_int16_t+0x88>
 800dfc0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800dfc4:	42ab      	cmp	r3, r5
 800dfc6:	d926      	bls.n	800e016 <ucdr_serialize_int16_t+0x7e>
 800dfc8:	1b5e      	subs	r6, r3, r5
 800dfca:	60a3      	str	r3, [r4, #8]
 800dfcc:	6923      	ldr	r3, [r4, #16]
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f1c6 0802 	rsb	r8, r6, #2
 800dfd4:	4433      	add	r3, r6
 800dfd6:	4641      	mov	r1, r8
 800dfd8:	6123      	str	r3, [r4, #16]
 800dfda:	f000 fd31 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800dfde:	2800      	cmp	r0, #0
 800dfe0:	d03b      	beq.n	800e05a <ucdr_serialize_int16_t+0xc2>
 800dfe2:	7d23      	ldrb	r3, [r4, #20]
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d04a      	beq.n	800e07e <ucdr_serialize_int16_t+0xe6>
 800dfe8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dfec:	702b      	strb	r3, [r5, #0]
 800dfee:	2e00      	cmp	r6, #0
 800dff0:	d040      	beq.n	800e074 <ucdr_serialize_int16_t+0xdc>
 800dff2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dff6:	706b      	strb	r3, [r5, #1]
 800dff8:	6923      	ldr	r3, [r4, #16]
 800dffa:	2102      	movs	r1, #2
 800dffc:	68a2      	ldr	r2, [r4, #8]
 800dffe:	3302      	adds	r3, #2
 800e000:	7da0      	ldrb	r0, [r4, #22]
 800e002:	4442      	add	r2, r8
 800e004:	7561      	strb	r1, [r4, #21]
 800e006:	1b9e      	subs	r6, r3, r6
 800e008:	f080 0001 	eor.w	r0, r0, #1
 800e00c:	60a2      	str	r2, [r4, #8]
 800e00e:	6126      	str	r6, [r4, #16]
 800e010:	b002      	add	sp, #8
 800e012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e016:	2102      	movs	r1, #2
 800e018:	4620      	mov	r0, r4
 800e01a:	f000 fd11 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e01e:	b190      	cbz	r0, 800e046 <ucdr_serialize_int16_t+0xae>
 800e020:	7d23      	ldrb	r3, [r4, #20]
 800e022:	2b01      	cmp	r3, #1
 800e024:	68a3      	ldr	r3, [r4, #8]
 800e026:	d014      	beq.n	800e052 <ucdr_serialize_int16_t+0xba>
 800e028:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800e02c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e030:	7019      	strb	r1, [r3, #0]
 800e032:	68a3      	ldr	r3, [r4, #8]
 800e034:	705a      	strb	r2, [r3, #1]
 800e036:	2102      	movs	r1, #2
 800e038:	68a2      	ldr	r2, [r4, #8]
 800e03a:	6923      	ldr	r3, [r4, #16]
 800e03c:	440a      	add	r2, r1
 800e03e:	7561      	strb	r1, [r4, #21]
 800e040:	440b      	add	r3, r1
 800e042:	60a2      	str	r2, [r4, #8]
 800e044:	6123      	str	r3, [r4, #16]
 800e046:	7da0      	ldrb	r0, [r4, #22]
 800e048:	f080 0001 	eor.w	r0, r0, #1
 800e04c:	b002      	add	sp, #8
 800e04e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e052:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e056:	801a      	strh	r2, [r3, #0]
 800e058:	e7ed      	b.n	800e036 <ucdr_serialize_int16_t+0x9e>
 800e05a:	68a2      	ldr	r2, [r4, #8]
 800e05c:	6923      	ldr	r3, [r4, #16]
 800e05e:	7da0      	ldrb	r0, [r4, #22]
 800e060:	1b92      	subs	r2, r2, r6
 800e062:	1b9b      	subs	r3, r3, r6
 800e064:	7567      	strb	r7, [r4, #21]
 800e066:	f080 0001 	eor.w	r0, r0, #1
 800e06a:	60a2      	str	r2, [r4, #8]
 800e06c:	6123      	str	r3, [r4, #16]
 800e06e:	b002      	add	sp, #8
 800e070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e074:	68a3      	ldr	r3, [r4, #8]
 800e076:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e07a:	701a      	strb	r2, [r3, #0]
 800e07c:	e7bc      	b.n	800dff8 <ucdr_serialize_int16_t+0x60>
 800e07e:	4628      	mov	r0, r5
 800e080:	f10d 0506 	add.w	r5, sp, #6
 800e084:	4632      	mov	r2, r6
 800e086:	4629      	mov	r1, r5
 800e088:	f00d fcd9 	bl	801ba3e <memcpy>
 800e08c:	4642      	mov	r2, r8
 800e08e:	19a9      	adds	r1, r5, r6
 800e090:	68a0      	ldr	r0, [r4, #8]
 800e092:	f00d fcd4 	bl	801ba3e <memcpy>
 800e096:	e7af      	b.n	800dff8 <ucdr_serialize_int16_t+0x60>

0800e098 <ucdr_deserialize_int16_t>:
 800e098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e09c:	4604      	mov	r4, r0
 800e09e:	460d      	mov	r5, r1
 800e0a0:	2102      	movs	r1, #2
 800e0a2:	f000 fd21 	bl	800eae8 <ucdr_buffer_alignment>
 800e0a6:	4601      	mov	r1, r0
 800e0a8:	4620      	mov	r0, r4
 800e0aa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e0ae:	f000 fd63 	bl	800eb78 <ucdr_advance_buffer>
 800e0b2:	2102      	movs	r1, #2
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f000 fcb7 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e0ba:	bb60      	cbnz	r0, 800e116 <ucdr_deserialize_int16_t+0x7e>
 800e0bc:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e0c0:	42be      	cmp	r6, r7
 800e0c2:	d923      	bls.n	800e10c <ucdr_deserialize_int16_t+0x74>
 800e0c4:	6923      	ldr	r3, [r4, #16]
 800e0c6:	4620      	mov	r0, r4
 800e0c8:	60a6      	str	r6, [r4, #8]
 800e0ca:	1bf6      	subs	r6, r6, r7
 800e0cc:	4433      	add	r3, r6
 800e0ce:	f1c6 0902 	rsb	r9, r6, #2
 800e0d2:	6123      	str	r3, [r4, #16]
 800e0d4:	4649      	mov	r1, r9
 800e0d6:	f000 fcb3 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e0da:	2800      	cmp	r0, #0
 800e0dc:	d034      	beq.n	800e148 <ucdr_deserialize_int16_t+0xb0>
 800e0de:	7d23      	ldrb	r3, [r4, #20]
 800e0e0:	2b01      	cmp	r3, #1
 800e0e2:	d042      	beq.n	800e16a <ucdr_deserialize_int16_t+0xd2>
 800e0e4:	787b      	ldrb	r3, [r7, #1]
 800e0e6:	702b      	strb	r3, [r5, #0]
 800e0e8:	2e00      	cmp	r6, #0
 800e0ea:	d03a      	beq.n	800e162 <ucdr_deserialize_int16_t+0xca>
 800e0ec:	783b      	ldrb	r3, [r7, #0]
 800e0ee:	706b      	strb	r3, [r5, #1]
 800e0f0:	6923      	ldr	r3, [r4, #16]
 800e0f2:	2102      	movs	r1, #2
 800e0f4:	68a2      	ldr	r2, [r4, #8]
 800e0f6:	3302      	adds	r3, #2
 800e0f8:	7da0      	ldrb	r0, [r4, #22]
 800e0fa:	444a      	add	r2, r9
 800e0fc:	7561      	strb	r1, [r4, #21]
 800e0fe:	1b9b      	subs	r3, r3, r6
 800e100:	f080 0001 	eor.w	r0, r0, #1
 800e104:	60a2      	str	r2, [r4, #8]
 800e106:	6123      	str	r3, [r4, #16]
 800e108:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e10c:	2102      	movs	r1, #2
 800e10e:	4620      	mov	r0, r4
 800e110:	f000 fc96 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e114:	b180      	cbz	r0, 800e138 <ucdr_deserialize_int16_t+0xa0>
 800e116:	7d23      	ldrb	r3, [r4, #20]
 800e118:	2b01      	cmp	r3, #1
 800e11a:	68a3      	ldr	r3, [r4, #8]
 800e11c:	d011      	beq.n	800e142 <ucdr_deserialize_int16_t+0xaa>
 800e11e:	785b      	ldrb	r3, [r3, #1]
 800e120:	702b      	strb	r3, [r5, #0]
 800e122:	68a3      	ldr	r3, [r4, #8]
 800e124:	781b      	ldrb	r3, [r3, #0]
 800e126:	706b      	strb	r3, [r5, #1]
 800e128:	2102      	movs	r1, #2
 800e12a:	68a2      	ldr	r2, [r4, #8]
 800e12c:	6923      	ldr	r3, [r4, #16]
 800e12e:	440a      	add	r2, r1
 800e130:	7561      	strb	r1, [r4, #21]
 800e132:	440b      	add	r3, r1
 800e134:	60a2      	str	r2, [r4, #8]
 800e136:	6123      	str	r3, [r4, #16]
 800e138:	7da0      	ldrb	r0, [r4, #22]
 800e13a:	f080 0001 	eor.w	r0, r0, #1
 800e13e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e142:	881b      	ldrh	r3, [r3, #0]
 800e144:	802b      	strh	r3, [r5, #0]
 800e146:	e7ef      	b.n	800e128 <ucdr_deserialize_int16_t+0x90>
 800e148:	68a2      	ldr	r2, [r4, #8]
 800e14a:	6923      	ldr	r3, [r4, #16]
 800e14c:	1b92      	subs	r2, r2, r6
 800e14e:	7da0      	ldrb	r0, [r4, #22]
 800e150:	1b9b      	subs	r3, r3, r6
 800e152:	f884 8015 	strb.w	r8, [r4, #21]
 800e156:	f080 0001 	eor.w	r0, r0, #1
 800e15a:	60a2      	str	r2, [r4, #8]
 800e15c:	6123      	str	r3, [r4, #16]
 800e15e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e162:	68a3      	ldr	r3, [r4, #8]
 800e164:	781b      	ldrb	r3, [r3, #0]
 800e166:	706b      	strb	r3, [r5, #1]
 800e168:	e7c2      	b.n	800e0f0 <ucdr_deserialize_int16_t+0x58>
 800e16a:	4639      	mov	r1, r7
 800e16c:	4632      	mov	r2, r6
 800e16e:	4628      	mov	r0, r5
 800e170:	f00d fc65 	bl	801ba3e <memcpy>
 800e174:	464a      	mov	r2, r9
 800e176:	19a8      	adds	r0, r5, r6
 800e178:	68a1      	ldr	r1, [r4, #8]
 800e17a:	f00d fc60 	bl	801ba3e <memcpy>
 800e17e:	e7b7      	b.n	800e0f0 <ucdr_deserialize_int16_t+0x58>

0800e180 <ucdr_serialize_int32_t>:
 800e180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e184:	b082      	sub	sp, #8
 800e186:	4604      	mov	r4, r0
 800e188:	9101      	str	r1, [sp, #4]
 800e18a:	2104      	movs	r1, #4
 800e18c:	f000 fcac 	bl	800eae8 <ucdr_buffer_alignment>
 800e190:	4601      	mov	r1, r0
 800e192:	4620      	mov	r0, r4
 800e194:	7d67      	ldrb	r7, [r4, #21]
 800e196:	f000 fcef 	bl	800eb78 <ucdr_advance_buffer>
 800e19a:	2104      	movs	r1, #4
 800e19c:	4620      	mov	r0, r4
 800e19e:	f000 fc43 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e1a2:	2800      	cmp	r0, #0
 800e1a4:	d139      	bne.n	800e21a <ucdr_serialize_int32_t+0x9a>
 800e1a6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e1aa:	42ab      	cmp	r3, r5
 800e1ac:	d930      	bls.n	800e210 <ucdr_serialize_int32_t+0x90>
 800e1ae:	1b5e      	subs	r6, r3, r5
 800e1b0:	60a3      	str	r3, [r4, #8]
 800e1b2:	6923      	ldr	r3, [r4, #16]
 800e1b4:	4620      	mov	r0, r4
 800e1b6:	f1c6 0804 	rsb	r8, r6, #4
 800e1ba:	4433      	add	r3, r6
 800e1bc:	4641      	mov	r1, r8
 800e1be:	6123      	str	r3, [r4, #16]
 800e1c0:	f000 fc3e 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	d04c      	beq.n	800e262 <ucdr_serialize_int32_t+0xe2>
 800e1c8:	7d23      	ldrb	r3, [r4, #20]
 800e1ca:	2b01      	cmp	r3, #1
 800e1cc:	d063      	beq.n	800e296 <ucdr_serialize_int32_t+0x116>
 800e1ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e1d2:	702b      	strb	r3, [r5, #0]
 800e1d4:	2e00      	cmp	r6, #0
 800e1d6:	d051      	beq.n	800e27c <ucdr_serialize_int32_t+0xfc>
 800e1d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e1dc:	2e01      	cmp	r6, #1
 800e1de:	706b      	strb	r3, [r5, #1]
 800e1e0:	d050      	beq.n	800e284 <ucdr_serialize_int32_t+0x104>
 800e1e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e1e6:	2e02      	cmp	r6, #2
 800e1e8:	70ab      	strb	r3, [r5, #2]
 800e1ea:	d04f      	beq.n	800e28c <ucdr_serialize_int32_t+0x10c>
 800e1ec:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e1f0:	70eb      	strb	r3, [r5, #3]
 800e1f2:	6923      	ldr	r3, [r4, #16]
 800e1f4:	2104      	movs	r1, #4
 800e1f6:	68a2      	ldr	r2, [r4, #8]
 800e1f8:	3304      	adds	r3, #4
 800e1fa:	7da0      	ldrb	r0, [r4, #22]
 800e1fc:	4442      	add	r2, r8
 800e1fe:	7561      	strb	r1, [r4, #21]
 800e200:	1b9e      	subs	r6, r3, r6
 800e202:	f080 0001 	eor.w	r0, r0, #1
 800e206:	60a2      	str	r2, [r4, #8]
 800e208:	6126      	str	r6, [r4, #16]
 800e20a:	b002      	add	sp, #8
 800e20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e210:	2104      	movs	r1, #4
 800e212:	4620      	mov	r0, r4
 800e214:	f000 fc14 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e218:	b1d0      	cbz	r0, 800e250 <ucdr_serialize_int32_t+0xd0>
 800e21a:	7d23      	ldrb	r3, [r4, #20]
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	68a3      	ldr	r3, [r4, #8]
 800e220:	d01c      	beq.n	800e25c <ucdr_serialize_int32_t+0xdc>
 800e222:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e226:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e22a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e22e:	7018      	strb	r0, [r3, #0]
 800e230:	68a3      	ldr	r3, [r4, #8]
 800e232:	705a      	strb	r2, [r3, #1]
 800e234:	68a3      	ldr	r3, [r4, #8]
 800e236:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e23a:	7099      	strb	r1, [r3, #2]
 800e23c:	68a3      	ldr	r3, [r4, #8]
 800e23e:	70da      	strb	r2, [r3, #3]
 800e240:	2104      	movs	r1, #4
 800e242:	68a2      	ldr	r2, [r4, #8]
 800e244:	6923      	ldr	r3, [r4, #16]
 800e246:	440a      	add	r2, r1
 800e248:	7561      	strb	r1, [r4, #21]
 800e24a:	440b      	add	r3, r1
 800e24c:	60a2      	str	r2, [r4, #8]
 800e24e:	6123      	str	r3, [r4, #16]
 800e250:	7da0      	ldrb	r0, [r4, #22]
 800e252:	f080 0001 	eor.w	r0, r0, #1
 800e256:	b002      	add	sp, #8
 800e258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e25c:	9a01      	ldr	r2, [sp, #4]
 800e25e:	601a      	str	r2, [r3, #0]
 800e260:	e7ee      	b.n	800e240 <ucdr_serialize_int32_t+0xc0>
 800e262:	68a2      	ldr	r2, [r4, #8]
 800e264:	6923      	ldr	r3, [r4, #16]
 800e266:	7da0      	ldrb	r0, [r4, #22]
 800e268:	1b92      	subs	r2, r2, r6
 800e26a:	1b9b      	subs	r3, r3, r6
 800e26c:	7567      	strb	r7, [r4, #21]
 800e26e:	f080 0001 	eor.w	r0, r0, #1
 800e272:	60a2      	str	r2, [r4, #8]
 800e274:	6123      	str	r3, [r4, #16]
 800e276:	b002      	add	sp, #8
 800e278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e27c:	68a3      	ldr	r3, [r4, #8]
 800e27e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e282:	701a      	strb	r2, [r3, #0]
 800e284:	68a3      	ldr	r3, [r4, #8]
 800e286:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e28a:	701a      	strb	r2, [r3, #0]
 800e28c:	68a3      	ldr	r3, [r4, #8]
 800e28e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e292:	701a      	strb	r2, [r3, #0]
 800e294:	e7ad      	b.n	800e1f2 <ucdr_serialize_int32_t+0x72>
 800e296:	4628      	mov	r0, r5
 800e298:	ad01      	add	r5, sp, #4
 800e29a:	4632      	mov	r2, r6
 800e29c:	4629      	mov	r1, r5
 800e29e:	f00d fbce 	bl	801ba3e <memcpy>
 800e2a2:	4642      	mov	r2, r8
 800e2a4:	19a9      	adds	r1, r5, r6
 800e2a6:	68a0      	ldr	r0, [r4, #8]
 800e2a8:	f00d fbc9 	bl	801ba3e <memcpy>
 800e2ac:	e7a1      	b.n	800e1f2 <ucdr_serialize_int32_t+0x72>
 800e2ae:	bf00      	nop

0800e2b0 <ucdr_deserialize_int32_t>:
 800e2b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2b4:	4604      	mov	r4, r0
 800e2b6:	460d      	mov	r5, r1
 800e2b8:	2104      	movs	r1, #4
 800e2ba:	f000 fc15 	bl	800eae8 <ucdr_buffer_alignment>
 800e2be:	4601      	mov	r1, r0
 800e2c0:	4620      	mov	r0, r4
 800e2c2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e2c6:	f000 fc57 	bl	800eb78 <ucdr_advance_buffer>
 800e2ca:	2104      	movs	r1, #4
 800e2cc:	4620      	mov	r0, r4
 800e2ce:	f000 fbab 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d138      	bne.n	800e348 <ucdr_deserialize_int32_t+0x98>
 800e2d6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e2da:	42b7      	cmp	r7, r6
 800e2dc:	d92f      	bls.n	800e33e <ucdr_deserialize_int32_t+0x8e>
 800e2de:	6923      	ldr	r3, [r4, #16]
 800e2e0:	4620      	mov	r0, r4
 800e2e2:	60a7      	str	r7, [r4, #8]
 800e2e4:	1bbf      	subs	r7, r7, r6
 800e2e6:	443b      	add	r3, r7
 800e2e8:	f1c7 0904 	rsb	r9, r7, #4
 800e2ec:	6123      	str	r3, [r4, #16]
 800e2ee:	4649      	mov	r1, r9
 800e2f0:	f000 fba6 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e2f4:	2800      	cmp	r0, #0
 800e2f6:	d046      	beq.n	800e386 <ucdr_deserialize_int32_t+0xd6>
 800e2f8:	7d23      	ldrb	r3, [r4, #20]
 800e2fa:	2b01      	cmp	r3, #1
 800e2fc:	d05c      	beq.n	800e3b8 <ucdr_deserialize_int32_t+0x108>
 800e2fe:	78f3      	ldrb	r3, [r6, #3]
 800e300:	702b      	strb	r3, [r5, #0]
 800e302:	2f00      	cmp	r7, #0
 800e304:	d04c      	beq.n	800e3a0 <ucdr_deserialize_int32_t+0xf0>
 800e306:	78b3      	ldrb	r3, [r6, #2]
 800e308:	2f01      	cmp	r7, #1
 800e30a:	706b      	strb	r3, [r5, #1]
 800e30c:	f105 0302 	add.w	r3, r5, #2
 800e310:	d04a      	beq.n	800e3a8 <ucdr_deserialize_int32_t+0xf8>
 800e312:	7873      	ldrb	r3, [r6, #1]
 800e314:	2f02      	cmp	r7, #2
 800e316:	70ab      	strb	r3, [r5, #2]
 800e318:	f105 0303 	add.w	r3, r5, #3
 800e31c:	d048      	beq.n	800e3b0 <ucdr_deserialize_int32_t+0x100>
 800e31e:	7833      	ldrb	r3, [r6, #0]
 800e320:	70eb      	strb	r3, [r5, #3]
 800e322:	6923      	ldr	r3, [r4, #16]
 800e324:	2104      	movs	r1, #4
 800e326:	68a2      	ldr	r2, [r4, #8]
 800e328:	3304      	adds	r3, #4
 800e32a:	7da0      	ldrb	r0, [r4, #22]
 800e32c:	444a      	add	r2, r9
 800e32e:	7561      	strb	r1, [r4, #21]
 800e330:	1bdb      	subs	r3, r3, r7
 800e332:	f080 0001 	eor.w	r0, r0, #1
 800e336:	60a2      	str	r2, [r4, #8]
 800e338:	6123      	str	r3, [r4, #16]
 800e33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e33e:	2104      	movs	r1, #4
 800e340:	4620      	mov	r0, r4
 800e342:	f000 fb7d 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e346:	b1b0      	cbz	r0, 800e376 <ucdr_deserialize_int32_t+0xc6>
 800e348:	7d23      	ldrb	r3, [r4, #20]
 800e34a:	2b01      	cmp	r3, #1
 800e34c:	68a3      	ldr	r3, [r4, #8]
 800e34e:	d017      	beq.n	800e380 <ucdr_deserialize_int32_t+0xd0>
 800e350:	78db      	ldrb	r3, [r3, #3]
 800e352:	702b      	strb	r3, [r5, #0]
 800e354:	68a3      	ldr	r3, [r4, #8]
 800e356:	789b      	ldrb	r3, [r3, #2]
 800e358:	706b      	strb	r3, [r5, #1]
 800e35a:	68a3      	ldr	r3, [r4, #8]
 800e35c:	785b      	ldrb	r3, [r3, #1]
 800e35e:	70ab      	strb	r3, [r5, #2]
 800e360:	68a3      	ldr	r3, [r4, #8]
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	70eb      	strb	r3, [r5, #3]
 800e366:	2104      	movs	r1, #4
 800e368:	68a2      	ldr	r2, [r4, #8]
 800e36a:	6923      	ldr	r3, [r4, #16]
 800e36c:	440a      	add	r2, r1
 800e36e:	7561      	strb	r1, [r4, #21]
 800e370:	440b      	add	r3, r1
 800e372:	60a2      	str	r2, [r4, #8]
 800e374:	6123      	str	r3, [r4, #16]
 800e376:	7da0      	ldrb	r0, [r4, #22]
 800e378:	f080 0001 	eor.w	r0, r0, #1
 800e37c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	602b      	str	r3, [r5, #0]
 800e384:	e7ef      	b.n	800e366 <ucdr_deserialize_int32_t+0xb6>
 800e386:	68a2      	ldr	r2, [r4, #8]
 800e388:	6923      	ldr	r3, [r4, #16]
 800e38a:	1bd2      	subs	r2, r2, r7
 800e38c:	7da0      	ldrb	r0, [r4, #22]
 800e38e:	1bdb      	subs	r3, r3, r7
 800e390:	f884 8015 	strb.w	r8, [r4, #21]
 800e394:	f080 0001 	eor.w	r0, r0, #1
 800e398:	60a2      	str	r2, [r4, #8]
 800e39a:	6123      	str	r3, [r4, #16]
 800e39c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3a0:	68a3      	ldr	r3, [r4, #8]
 800e3a2:	789b      	ldrb	r3, [r3, #2]
 800e3a4:	706b      	strb	r3, [r5, #1]
 800e3a6:	1cab      	adds	r3, r5, #2
 800e3a8:	68a2      	ldr	r2, [r4, #8]
 800e3aa:	7852      	ldrb	r2, [r2, #1]
 800e3ac:	f803 2b01 	strb.w	r2, [r3], #1
 800e3b0:	68a2      	ldr	r2, [r4, #8]
 800e3b2:	7812      	ldrb	r2, [r2, #0]
 800e3b4:	701a      	strb	r2, [r3, #0]
 800e3b6:	e7b4      	b.n	800e322 <ucdr_deserialize_int32_t+0x72>
 800e3b8:	4631      	mov	r1, r6
 800e3ba:	463a      	mov	r2, r7
 800e3bc:	4628      	mov	r0, r5
 800e3be:	f00d fb3e 	bl	801ba3e <memcpy>
 800e3c2:	464a      	mov	r2, r9
 800e3c4:	19e8      	adds	r0, r5, r7
 800e3c6:	68a1      	ldr	r1, [r4, #8]
 800e3c8:	f00d fb39 	bl	801ba3e <memcpy>
 800e3cc:	e7a9      	b.n	800e322 <ucdr_deserialize_int32_t+0x72>
 800e3ce:	bf00      	nop

0800e3d0 <ucdr_serialize_int64_t>:
 800e3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	b082      	sub	sp, #8
 800e3d8:	2108      	movs	r1, #8
 800e3da:	e9cd 2300 	strd	r2, r3, [sp]
 800e3de:	f000 fb83 	bl	800eae8 <ucdr_buffer_alignment>
 800e3e2:	4601      	mov	r1, r0
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	7d67      	ldrb	r7, [r4, #21]
 800e3e8:	f000 fbc6 	bl	800eb78 <ucdr_advance_buffer>
 800e3ec:	2108      	movs	r1, #8
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f000 fb1a 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d14e      	bne.n	800e496 <ucdr_serialize_int64_t+0xc6>
 800e3f8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e3fc:	42ab      	cmp	r3, r5
 800e3fe:	d945      	bls.n	800e48c <ucdr_serialize_int64_t+0xbc>
 800e400:	1b5e      	subs	r6, r3, r5
 800e402:	60a3      	str	r3, [r4, #8]
 800e404:	6923      	ldr	r3, [r4, #16]
 800e406:	4620      	mov	r0, r4
 800e408:	f1c6 0808 	rsb	r8, r6, #8
 800e40c:	4433      	add	r3, r6
 800e40e:	4641      	mov	r1, r8
 800e410:	6123      	str	r3, [r4, #16]
 800e412:	f000 fb15 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e416:	2800      	cmp	r0, #0
 800e418:	d074      	beq.n	800e504 <ucdr_serialize_int64_t+0x134>
 800e41a:	7d23      	ldrb	r3, [r4, #20]
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	f000 809b 	beq.w	800e558 <ucdr_serialize_int64_t+0x188>
 800e422:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e426:	702b      	strb	r3, [r5, #0]
 800e428:	2e00      	cmp	r6, #0
 800e42a:	d078      	beq.n	800e51e <ucdr_serialize_int64_t+0x14e>
 800e42c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e430:	2e01      	cmp	r6, #1
 800e432:	706b      	strb	r3, [r5, #1]
 800e434:	d077      	beq.n	800e526 <ucdr_serialize_int64_t+0x156>
 800e436:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e43a:	2e02      	cmp	r6, #2
 800e43c:	70ab      	strb	r3, [r5, #2]
 800e43e:	d076      	beq.n	800e52e <ucdr_serialize_int64_t+0x15e>
 800e440:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e444:	2e03      	cmp	r6, #3
 800e446:	70eb      	strb	r3, [r5, #3]
 800e448:	d075      	beq.n	800e536 <ucdr_serialize_int64_t+0x166>
 800e44a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800e44e:	2e04      	cmp	r6, #4
 800e450:	712b      	strb	r3, [r5, #4]
 800e452:	d074      	beq.n	800e53e <ucdr_serialize_int64_t+0x16e>
 800e454:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800e458:	2e05      	cmp	r6, #5
 800e45a:	716b      	strb	r3, [r5, #5]
 800e45c:	d073      	beq.n	800e546 <ucdr_serialize_int64_t+0x176>
 800e45e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800e462:	2e06      	cmp	r6, #6
 800e464:	71ab      	strb	r3, [r5, #6]
 800e466:	d072      	beq.n	800e54e <ucdr_serialize_int64_t+0x17e>
 800e468:	f89d 3000 	ldrb.w	r3, [sp]
 800e46c:	71eb      	strb	r3, [r5, #7]
 800e46e:	6923      	ldr	r3, [r4, #16]
 800e470:	2108      	movs	r1, #8
 800e472:	68a2      	ldr	r2, [r4, #8]
 800e474:	3308      	adds	r3, #8
 800e476:	7da0      	ldrb	r0, [r4, #22]
 800e478:	4442      	add	r2, r8
 800e47a:	7561      	strb	r1, [r4, #21]
 800e47c:	1b9e      	subs	r6, r3, r6
 800e47e:	f080 0001 	eor.w	r0, r0, #1
 800e482:	60a2      	str	r2, [r4, #8]
 800e484:	6126      	str	r6, [r4, #16]
 800e486:	b002      	add	sp, #8
 800e488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e48c:	2108      	movs	r1, #8
 800e48e:	4620      	mov	r0, r4
 800e490:	f000 fad6 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e494:	b350      	cbz	r0, 800e4ec <ucdr_serialize_int64_t+0x11c>
 800e496:	7d23      	ldrb	r3, [r4, #20]
 800e498:	2b01      	cmp	r3, #1
 800e49a:	d02d      	beq.n	800e4f8 <ucdr_serialize_int64_t+0x128>
 800e49c:	68a3      	ldr	r3, [r4, #8]
 800e49e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e4a2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e4a6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e4aa:	7018      	strb	r0, [r3, #0]
 800e4ac:	68a3      	ldr	r3, [r4, #8]
 800e4ae:	705a      	strb	r2, [r3, #1]
 800e4b0:	68a3      	ldr	r3, [r4, #8]
 800e4b2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e4b6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800e4ba:	7099      	strb	r1, [r3, #2]
 800e4bc:	68a3      	ldr	r3, [r4, #8]
 800e4be:	70da      	strb	r2, [r3, #3]
 800e4c0:	68a3      	ldr	r3, [r4, #8]
 800e4c2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e4c6:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800e4ca:	7118      	strb	r0, [r3, #4]
 800e4cc:	68a3      	ldr	r3, [r4, #8]
 800e4ce:	715a      	strb	r2, [r3, #5]
 800e4d0:	68a3      	ldr	r3, [r4, #8]
 800e4d2:	f89d 2000 	ldrb.w	r2, [sp]
 800e4d6:	7199      	strb	r1, [r3, #6]
 800e4d8:	68a3      	ldr	r3, [r4, #8]
 800e4da:	71da      	strb	r2, [r3, #7]
 800e4dc:	2108      	movs	r1, #8
 800e4de:	68a2      	ldr	r2, [r4, #8]
 800e4e0:	6923      	ldr	r3, [r4, #16]
 800e4e2:	440a      	add	r2, r1
 800e4e4:	7561      	strb	r1, [r4, #21]
 800e4e6:	440b      	add	r3, r1
 800e4e8:	60a2      	str	r2, [r4, #8]
 800e4ea:	6123      	str	r3, [r4, #16]
 800e4ec:	7da0      	ldrb	r0, [r4, #22]
 800e4ee:	f080 0001 	eor.w	r0, r0, #1
 800e4f2:	b002      	add	sp, #8
 800e4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f8:	466b      	mov	r3, sp
 800e4fa:	68a2      	ldr	r2, [r4, #8]
 800e4fc:	cb03      	ldmia	r3!, {r0, r1}
 800e4fe:	6010      	str	r0, [r2, #0]
 800e500:	6051      	str	r1, [r2, #4]
 800e502:	e7eb      	b.n	800e4dc <ucdr_serialize_int64_t+0x10c>
 800e504:	68a2      	ldr	r2, [r4, #8]
 800e506:	6923      	ldr	r3, [r4, #16]
 800e508:	7da0      	ldrb	r0, [r4, #22]
 800e50a:	1b92      	subs	r2, r2, r6
 800e50c:	1b9b      	subs	r3, r3, r6
 800e50e:	7567      	strb	r7, [r4, #21]
 800e510:	f080 0001 	eor.w	r0, r0, #1
 800e514:	60a2      	str	r2, [r4, #8]
 800e516:	6123      	str	r3, [r4, #16]
 800e518:	b002      	add	sp, #8
 800e51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e51e:	68a3      	ldr	r3, [r4, #8]
 800e520:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e524:	701a      	strb	r2, [r3, #0]
 800e526:	68a3      	ldr	r3, [r4, #8]
 800e528:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e52c:	701a      	strb	r2, [r3, #0]
 800e52e:	68a3      	ldr	r3, [r4, #8]
 800e530:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e534:	701a      	strb	r2, [r3, #0]
 800e536:	68a3      	ldr	r3, [r4, #8]
 800e538:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800e53c:	701a      	strb	r2, [r3, #0]
 800e53e:	68a3      	ldr	r3, [r4, #8]
 800e540:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e544:	701a      	strb	r2, [r3, #0]
 800e546:	68a3      	ldr	r3, [r4, #8]
 800e548:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800e54c:	701a      	strb	r2, [r3, #0]
 800e54e:	68a3      	ldr	r3, [r4, #8]
 800e550:	f89d 2000 	ldrb.w	r2, [sp]
 800e554:	701a      	strb	r2, [r3, #0]
 800e556:	e78a      	b.n	800e46e <ucdr_serialize_int64_t+0x9e>
 800e558:	4628      	mov	r0, r5
 800e55a:	466d      	mov	r5, sp
 800e55c:	4632      	mov	r2, r6
 800e55e:	4629      	mov	r1, r5
 800e560:	f00d fa6d 	bl	801ba3e <memcpy>
 800e564:	4642      	mov	r2, r8
 800e566:	19a9      	adds	r1, r5, r6
 800e568:	68a0      	ldr	r0, [r4, #8]
 800e56a:	f00d fa68 	bl	801ba3e <memcpy>
 800e56e:	e77e      	b.n	800e46e <ucdr_serialize_int64_t+0x9e>

0800e570 <ucdr_deserialize_int64_t>:
 800e570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e574:	4604      	mov	r4, r0
 800e576:	460d      	mov	r5, r1
 800e578:	2108      	movs	r1, #8
 800e57a:	f000 fab5 	bl	800eae8 <ucdr_buffer_alignment>
 800e57e:	4601      	mov	r1, r0
 800e580:	4620      	mov	r0, r4
 800e582:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e586:	f000 faf7 	bl	800eb78 <ucdr_advance_buffer>
 800e58a:	2108      	movs	r1, #8
 800e58c:	4620      	mov	r0, r4
 800e58e:	f000 fa4b 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e592:	2800      	cmp	r0, #0
 800e594:	d151      	bne.n	800e63a <ucdr_deserialize_int64_t+0xca>
 800e596:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e59a:	42be      	cmp	r6, r7
 800e59c:	d948      	bls.n	800e630 <ucdr_deserialize_int64_t+0xc0>
 800e59e:	6923      	ldr	r3, [r4, #16]
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	60a6      	str	r6, [r4, #8]
 800e5a4:	1bf6      	subs	r6, r6, r7
 800e5a6:	4433      	add	r3, r6
 800e5a8:	f1c6 0908 	rsb	r9, r6, #8
 800e5ac:	6123      	str	r3, [r4, #16]
 800e5ae:	4649      	mov	r1, r9
 800e5b0:	f000 fa46 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e5b4:	2800      	cmp	r0, #0
 800e5b6:	d06d      	beq.n	800e694 <ucdr_deserialize_int64_t+0x124>
 800e5b8:	7d23      	ldrb	r3, [r4, #20]
 800e5ba:	2b01      	cmp	r3, #1
 800e5bc:	f000 8093 	beq.w	800e6e6 <ucdr_deserialize_int64_t+0x176>
 800e5c0:	79fb      	ldrb	r3, [r7, #7]
 800e5c2:	702b      	strb	r3, [r5, #0]
 800e5c4:	2e00      	cmp	r6, #0
 800e5c6:	d072      	beq.n	800e6ae <ucdr_deserialize_int64_t+0x13e>
 800e5c8:	79bb      	ldrb	r3, [r7, #6]
 800e5ca:	2e01      	cmp	r6, #1
 800e5cc:	706b      	strb	r3, [r5, #1]
 800e5ce:	f105 0302 	add.w	r3, r5, #2
 800e5d2:	d070      	beq.n	800e6b6 <ucdr_deserialize_int64_t+0x146>
 800e5d4:	797b      	ldrb	r3, [r7, #5]
 800e5d6:	2e02      	cmp	r6, #2
 800e5d8:	70ab      	strb	r3, [r5, #2]
 800e5da:	f105 0303 	add.w	r3, r5, #3
 800e5de:	d06e      	beq.n	800e6be <ucdr_deserialize_int64_t+0x14e>
 800e5e0:	793b      	ldrb	r3, [r7, #4]
 800e5e2:	2e03      	cmp	r6, #3
 800e5e4:	70eb      	strb	r3, [r5, #3]
 800e5e6:	f105 0304 	add.w	r3, r5, #4
 800e5ea:	d06c      	beq.n	800e6c6 <ucdr_deserialize_int64_t+0x156>
 800e5ec:	78fb      	ldrb	r3, [r7, #3]
 800e5ee:	2e04      	cmp	r6, #4
 800e5f0:	712b      	strb	r3, [r5, #4]
 800e5f2:	f105 0305 	add.w	r3, r5, #5
 800e5f6:	d06a      	beq.n	800e6ce <ucdr_deserialize_int64_t+0x15e>
 800e5f8:	78bb      	ldrb	r3, [r7, #2]
 800e5fa:	2e05      	cmp	r6, #5
 800e5fc:	716b      	strb	r3, [r5, #5]
 800e5fe:	f105 0306 	add.w	r3, r5, #6
 800e602:	d068      	beq.n	800e6d6 <ucdr_deserialize_int64_t+0x166>
 800e604:	787b      	ldrb	r3, [r7, #1]
 800e606:	2e06      	cmp	r6, #6
 800e608:	71ab      	strb	r3, [r5, #6]
 800e60a:	f105 0307 	add.w	r3, r5, #7
 800e60e:	d066      	beq.n	800e6de <ucdr_deserialize_int64_t+0x16e>
 800e610:	783b      	ldrb	r3, [r7, #0]
 800e612:	71eb      	strb	r3, [r5, #7]
 800e614:	6923      	ldr	r3, [r4, #16]
 800e616:	2108      	movs	r1, #8
 800e618:	68a2      	ldr	r2, [r4, #8]
 800e61a:	3308      	adds	r3, #8
 800e61c:	7da0      	ldrb	r0, [r4, #22]
 800e61e:	444a      	add	r2, r9
 800e620:	7561      	strb	r1, [r4, #21]
 800e622:	1b9e      	subs	r6, r3, r6
 800e624:	f080 0001 	eor.w	r0, r0, #1
 800e628:	60a2      	str	r2, [r4, #8]
 800e62a:	6126      	str	r6, [r4, #16]
 800e62c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e630:	2108      	movs	r1, #8
 800e632:	4620      	mov	r0, r4
 800e634:	f000 fa04 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e638:	b310      	cbz	r0, 800e680 <ucdr_deserialize_int64_t+0x110>
 800e63a:	7d23      	ldrb	r3, [r4, #20]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	68a3      	ldr	r3, [r4, #8]
 800e640:	d023      	beq.n	800e68a <ucdr_deserialize_int64_t+0x11a>
 800e642:	79db      	ldrb	r3, [r3, #7]
 800e644:	702b      	strb	r3, [r5, #0]
 800e646:	68a3      	ldr	r3, [r4, #8]
 800e648:	799b      	ldrb	r3, [r3, #6]
 800e64a:	706b      	strb	r3, [r5, #1]
 800e64c:	68a3      	ldr	r3, [r4, #8]
 800e64e:	795b      	ldrb	r3, [r3, #5]
 800e650:	70ab      	strb	r3, [r5, #2]
 800e652:	68a3      	ldr	r3, [r4, #8]
 800e654:	791b      	ldrb	r3, [r3, #4]
 800e656:	70eb      	strb	r3, [r5, #3]
 800e658:	68a3      	ldr	r3, [r4, #8]
 800e65a:	78db      	ldrb	r3, [r3, #3]
 800e65c:	712b      	strb	r3, [r5, #4]
 800e65e:	68a3      	ldr	r3, [r4, #8]
 800e660:	789b      	ldrb	r3, [r3, #2]
 800e662:	716b      	strb	r3, [r5, #5]
 800e664:	68a3      	ldr	r3, [r4, #8]
 800e666:	785b      	ldrb	r3, [r3, #1]
 800e668:	71ab      	strb	r3, [r5, #6]
 800e66a:	68a3      	ldr	r3, [r4, #8]
 800e66c:	781b      	ldrb	r3, [r3, #0]
 800e66e:	71eb      	strb	r3, [r5, #7]
 800e670:	2108      	movs	r1, #8
 800e672:	68a2      	ldr	r2, [r4, #8]
 800e674:	6923      	ldr	r3, [r4, #16]
 800e676:	440a      	add	r2, r1
 800e678:	7561      	strb	r1, [r4, #21]
 800e67a:	440b      	add	r3, r1
 800e67c:	60a2      	str	r2, [r4, #8]
 800e67e:	6123      	str	r3, [r4, #16]
 800e680:	7da0      	ldrb	r0, [r4, #22]
 800e682:	f080 0001 	eor.w	r0, r0, #1
 800e686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e68a:	681a      	ldr	r2, [r3, #0]
 800e68c:	685b      	ldr	r3, [r3, #4]
 800e68e:	602a      	str	r2, [r5, #0]
 800e690:	606b      	str	r3, [r5, #4]
 800e692:	e7ed      	b.n	800e670 <ucdr_deserialize_int64_t+0x100>
 800e694:	68a2      	ldr	r2, [r4, #8]
 800e696:	6923      	ldr	r3, [r4, #16]
 800e698:	1b92      	subs	r2, r2, r6
 800e69a:	7da0      	ldrb	r0, [r4, #22]
 800e69c:	1b9b      	subs	r3, r3, r6
 800e69e:	f884 8015 	strb.w	r8, [r4, #21]
 800e6a2:	f080 0001 	eor.w	r0, r0, #1
 800e6a6:	60a2      	str	r2, [r4, #8]
 800e6a8:	6123      	str	r3, [r4, #16]
 800e6aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ae:	68a3      	ldr	r3, [r4, #8]
 800e6b0:	799b      	ldrb	r3, [r3, #6]
 800e6b2:	706b      	strb	r3, [r5, #1]
 800e6b4:	1cab      	adds	r3, r5, #2
 800e6b6:	68a2      	ldr	r2, [r4, #8]
 800e6b8:	7952      	ldrb	r2, [r2, #5]
 800e6ba:	f803 2b01 	strb.w	r2, [r3], #1
 800e6be:	68a2      	ldr	r2, [r4, #8]
 800e6c0:	7912      	ldrb	r2, [r2, #4]
 800e6c2:	f803 2b01 	strb.w	r2, [r3], #1
 800e6c6:	68a2      	ldr	r2, [r4, #8]
 800e6c8:	78d2      	ldrb	r2, [r2, #3]
 800e6ca:	f803 2b01 	strb.w	r2, [r3], #1
 800e6ce:	68a2      	ldr	r2, [r4, #8]
 800e6d0:	7892      	ldrb	r2, [r2, #2]
 800e6d2:	f803 2b01 	strb.w	r2, [r3], #1
 800e6d6:	68a2      	ldr	r2, [r4, #8]
 800e6d8:	7852      	ldrb	r2, [r2, #1]
 800e6da:	f803 2b01 	strb.w	r2, [r3], #1
 800e6de:	68a2      	ldr	r2, [r4, #8]
 800e6e0:	7812      	ldrb	r2, [r2, #0]
 800e6e2:	701a      	strb	r2, [r3, #0]
 800e6e4:	e796      	b.n	800e614 <ucdr_deserialize_int64_t+0xa4>
 800e6e6:	4639      	mov	r1, r7
 800e6e8:	4632      	mov	r2, r6
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	f00d f9a7 	bl	801ba3e <memcpy>
 800e6f0:	464a      	mov	r2, r9
 800e6f2:	19a8      	adds	r0, r5, r6
 800e6f4:	68a1      	ldr	r1, [r4, #8]
 800e6f6:	f00d f9a2 	bl	801ba3e <memcpy>
 800e6fa:	e78b      	b.n	800e614 <ucdr_deserialize_int64_t+0xa4>

0800e6fc <ucdr_serialize_double>:
 800e6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e700:	4604      	mov	r4, r0
 800e702:	b082      	sub	sp, #8
 800e704:	2108      	movs	r1, #8
 800e706:	ed8d 0b00 	vstr	d0, [sp]
 800e70a:	f000 f9ed 	bl	800eae8 <ucdr_buffer_alignment>
 800e70e:	4601      	mov	r1, r0
 800e710:	4620      	mov	r0, r4
 800e712:	7d67      	ldrb	r7, [r4, #21]
 800e714:	f000 fa30 	bl	800eb78 <ucdr_advance_buffer>
 800e718:	2108      	movs	r1, #8
 800e71a:	4620      	mov	r0, r4
 800e71c:	f000 f984 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e720:	2800      	cmp	r0, #0
 800e722:	d14e      	bne.n	800e7c2 <ucdr_serialize_double+0xc6>
 800e724:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e728:	42ab      	cmp	r3, r5
 800e72a:	d945      	bls.n	800e7b8 <ucdr_serialize_double+0xbc>
 800e72c:	1b5e      	subs	r6, r3, r5
 800e72e:	60a3      	str	r3, [r4, #8]
 800e730:	6923      	ldr	r3, [r4, #16]
 800e732:	4620      	mov	r0, r4
 800e734:	f1c6 0808 	rsb	r8, r6, #8
 800e738:	4433      	add	r3, r6
 800e73a:	4641      	mov	r1, r8
 800e73c:	6123      	str	r3, [r4, #16]
 800e73e:	f000 f97f 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e742:	2800      	cmp	r0, #0
 800e744:	d074      	beq.n	800e830 <ucdr_serialize_double+0x134>
 800e746:	7d23      	ldrb	r3, [r4, #20]
 800e748:	2b01      	cmp	r3, #1
 800e74a:	f000 809b 	beq.w	800e884 <ucdr_serialize_double+0x188>
 800e74e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e752:	702b      	strb	r3, [r5, #0]
 800e754:	2e00      	cmp	r6, #0
 800e756:	d078      	beq.n	800e84a <ucdr_serialize_double+0x14e>
 800e758:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e75c:	2e01      	cmp	r6, #1
 800e75e:	706b      	strb	r3, [r5, #1]
 800e760:	d077      	beq.n	800e852 <ucdr_serialize_double+0x156>
 800e762:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e766:	2e02      	cmp	r6, #2
 800e768:	70ab      	strb	r3, [r5, #2]
 800e76a:	d076      	beq.n	800e85a <ucdr_serialize_double+0x15e>
 800e76c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e770:	2e03      	cmp	r6, #3
 800e772:	70eb      	strb	r3, [r5, #3]
 800e774:	d075      	beq.n	800e862 <ucdr_serialize_double+0x166>
 800e776:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800e77a:	2e04      	cmp	r6, #4
 800e77c:	712b      	strb	r3, [r5, #4]
 800e77e:	d074      	beq.n	800e86a <ucdr_serialize_double+0x16e>
 800e780:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800e784:	2e05      	cmp	r6, #5
 800e786:	716b      	strb	r3, [r5, #5]
 800e788:	d073      	beq.n	800e872 <ucdr_serialize_double+0x176>
 800e78a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800e78e:	2e06      	cmp	r6, #6
 800e790:	71ab      	strb	r3, [r5, #6]
 800e792:	d072      	beq.n	800e87a <ucdr_serialize_double+0x17e>
 800e794:	f89d 3000 	ldrb.w	r3, [sp]
 800e798:	71eb      	strb	r3, [r5, #7]
 800e79a:	6923      	ldr	r3, [r4, #16]
 800e79c:	2108      	movs	r1, #8
 800e79e:	68a2      	ldr	r2, [r4, #8]
 800e7a0:	3308      	adds	r3, #8
 800e7a2:	7da0      	ldrb	r0, [r4, #22]
 800e7a4:	4442      	add	r2, r8
 800e7a6:	7561      	strb	r1, [r4, #21]
 800e7a8:	1b9e      	subs	r6, r3, r6
 800e7aa:	f080 0001 	eor.w	r0, r0, #1
 800e7ae:	60a2      	str	r2, [r4, #8]
 800e7b0:	6126      	str	r6, [r4, #16]
 800e7b2:	b002      	add	sp, #8
 800e7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7b8:	2108      	movs	r1, #8
 800e7ba:	4620      	mov	r0, r4
 800e7bc:	f000 f940 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e7c0:	b350      	cbz	r0, 800e818 <ucdr_serialize_double+0x11c>
 800e7c2:	7d23      	ldrb	r3, [r4, #20]
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	d02d      	beq.n	800e824 <ucdr_serialize_double+0x128>
 800e7c8:	68a3      	ldr	r3, [r4, #8]
 800e7ca:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e7ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e7d2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e7d6:	7018      	strb	r0, [r3, #0]
 800e7d8:	68a3      	ldr	r3, [r4, #8]
 800e7da:	705a      	strb	r2, [r3, #1]
 800e7dc:	68a3      	ldr	r3, [r4, #8]
 800e7de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e7e2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800e7e6:	7099      	strb	r1, [r3, #2]
 800e7e8:	68a3      	ldr	r3, [r4, #8]
 800e7ea:	70da      	strb	r2, [r3, #3]
 800e7ec:	68a3      	ldr	r3, [r4, #8]
 800e7ee:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e7f2:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800e7f6:	7118      	strb	r0, [r3, #4]
 800e7f8:	68a3      	ldr	r3, [r4, #8]
 800e7fa:	715a      	strb	r2, [r3, #5]
 800e7fc:	68a3      	ldr	r3, [r4, #8]
 800e7fe:	f89d 2000 	ldrb.w	r2, [sp]
 800e802:	7199      	strb	r1, [r3, #6]
 800e804:	68a3      	ldr	r3, [r4, #8]
 800e806:	71da      	strb	r2, [r3, #7]
 800e808:	2108      	movs	r1, #8
 800e80a:	68a2      	ldr	r2, [r4, #8]
 800e80c:	6923      	ldr	r3, [r4, #16]
 800e80e:	440a      	add	r2, r1
 800e810:	7561      	strb	r1, [r4, #21]
 800e812:	440b      	add	r3, r1
 800e814:	60a2      	str	r2, [r4, #8]
 800e816:	6123      	str	r3, [r4, #16]
 800e818:	7da0      	ldrb	r0, [r4, #22]
 800e81a:	f080 0001 	eor.w	r0, r0, #1
 800e81e:	b002      	add	sp, #8
 800e820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e824:	466b      	mov	r3, sp
 800e826:	68a2      	ldr	r2, [r4, #8]
 800e828:	cb03      	ldmia	r3!, {r0, r1}
 800e82a:	6010      	str	r0, [r2, #0]
 800e82c:	6051      	str	r1, [r2, #4]
 800e82e:	e7eb      	b.n	800e808 <ucdr_serialize_double+0x10c>
 800e830:	68a2      	ldr	r2, [r4, #8]
 800e832:	6923      	ldr	r3, [r4, #16]
 800e834:	7da0      	ldrb	r0, [r4, #22]
 800e836:	1b92      	subs	r2, r2, r6
 800e838:	1b9b      	subs	r3, r3, r6
 800e83a:	7567      	strb	r7, [r4, #21]
 800e83c:	f080 0001 	eor.w	r0, r0, #1
 800e840:	60a2      	str	r2, [r4, #8]
 800e842:	6123      	str	r3, [r4, #16]
 800e844:	b002      	add	sp, #8
 800e846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e84a:	68a3      	ldr	r3, [r4, #8]
 800e84c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e850:	701a      	strb	r2, [r3, #0]
 800e852:	68a3      	ldr	r3, [r4, #8]
 800e854:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e858:	701a      	strb	r2, [r3, #0]
 800e85a:	68a3      	ldr	r3, [r4, #8]
 800e85c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e860:	701a      	strb	r2, [r3, #0]
 800e862:	68a3      	ldr	r3, [r4, #8]
 800e864:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800e868:	701a      	strb	r2, [r3, #0]
 800e86a:	68a3      	ldr	r3, [r4, #8]
 800e86c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e870:	701a      	strb	r2, [r3, #0]
 800e872:	68a3      	ldr	r3, [r4, #8]
 800e874:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800e878:	701a      	strb	r2, [r3, #0]
 800e87a:	68a3      	ldr	r3, [r4, #8]
 800e87c:	f89d 2000 	ldrb.w	r2, [sp]
 800e880:	701a      	strb	r2, [r3, #0]
 800e882:	e78a      	b.n	800e79a <ucdr_serialize_double+0x9e>
 800e884:	4628      	mov	r0, r5
 800e886:	466d      	mov	r5, sp
 800e888:	4632      	mov	r2, r6
 800e88a:	4629      	mov	r1, r5
 800e88c:	f00d f8d7 	bl	801ba3e <memcpy>
 800e890:	4642      	mov	r2, r8
 800e892:	19a9      	adds	r1, r5, r6
 800e894:	68a0      	ldr	r0, [r4, #8]
 800e896:	f00d f8d2 	bl	801ba3e <memcpy>
 800e89a:	e77e      	b.n	800e79a <ucdr_serialize_double+0x9e>

0800e89c <ucdr_deserialize_double>:
 800e89c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8a0:	4604      	mov	r4, r0
 800e8a2:	460d      	mov	r5, r1
 800e8a4:	2108      	movs	r1, #8
 800e8a6:	f000 f91f 	bl	800eae8 <ucdr_buffer_alignment>
 800e8aa:	4601      	mov	r1, r0
 800e8ac:	4620      	mov	r0, r4
 800e8ae:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e8b2:	f000 f961 	bl	800eb78 <ucdr_advance_buffer>
 800e8b6:	2108      	movs	r1, #8
 800e8b8:	4620      	mov	r0, r4
 800e8ba:	f000 f8b5 	bl	800ea28 <ucdr_check_buffer_available_for>
 800e8be:	2800      	cmp	r0, #0
 800e8c0:	d151      	bne.n	800e966 <ucdr_deserialize_double+0xca>
 800e8c2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e8c6:	42be      	cmp	r6, r7
 800e8c8:	d948      	bls.n	800e95c <ucdr_deserialize_double+0xc0>
 800e8ca:	6923      	ldr	r3, [r4, #16]
 800e8cc:	4620      	mov	r0, r4
 800e8ce:	60a6      	str	r6, [r4, #8]
 800e8d0:	1bf6      	subs	r6, r6, r7
 800e8d2:	4433      	add	r3, r6
 800e8d4:	f1c6 0908 	rsb	r9, r6, #8
 800e8d8:	6123      	str	r3, [r4, #16]
 800e8da:	4649      	mov	r1, r9
 800e8dc:	f000 f8b0 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d06d      	beq.n	800e9c0 <ucdr_deserialize_double+0x124>
 800e8e4:	7d23      	ldrb	r3, [r4, #20]
 800e8e6:	2b01      	cmp	r3, #1
 800e8e8:	f000 8093 	beq.w	800ea12 <ucdr_deserialize_double+0x176>
 800e8ec:	79fb      	ldrb	r3, [r7, #7]
 800e8ee:	702b      	strb	r3, [r5, #0]
 800e8f0:	2e00      	cmp	r6, #0
 800e8f2:	d072      	beq.n	800e9da <ucdr_deserialize_double+0x13e>
 800e8f4:	79bb      	ldrb	r3, [r7, #6]
 800e8f6:	2e01      	cmp	r6, #1
 800e8f8:	706b      	strb	r3, [r5, #1]
 800e8fa:	f105 0302 	add.w	r3, r5, #2
 800e8fe:	d070      	beq.n	800e9e2 <ucdr_deserialize_double+0x146>
 800e900:	797b      	ldrb	r3, [r7, #5]
 800e902:	2e02      	cmp	r6, #2
 800e904:	70ab      	strb	r3, [r5, #2]
 800e906:	f105 0303 	add.w	r3, r5, #3
 800e90a:	d06e      	beq.n	800e9ea <ucdr_deserialize_double+0x14e>
 800e90c:	793b      	ldrb	r3, [r7, #4]
 800e90e:	2e03      	cmp	r6, #3
 800e910:	70eb      	strb	r3, [r5, #3]
 800e912:	f105 0304 	add.w	r3, r5, #4
 800e916:	d06c      	beq.n	800e9f2 <ucdr_deserialize_double+0x156>
 800e918:	78fb      	ldrb	r3, [r7, #3]
 800e91a:	2e04      	cmp	r6, #4
 800e91c:	712b      	strb	r3, [r5, #4]
 800e91e:	f105 0305 	add.w	r3, r5, #5
 800e922:	d06a      	beq.n	800e9fa <ucdr_deserialize_double+0x15e>
 800e924:	78bb      	ldrb	r3, [r7, #2]
 800e926:	2e05      	cmp	r6, #5
 800e928:	716b      	strb	r3, [r5, #5]
 800e92a:	f105 0306 	add.w	r3, r5, #6
 800e92e:	d068      	beq.n	800ea02 <ucdr_deserialize_double+0x166>
 800e930:	787b      	ldrb	r3, [r7, #1]
 800e932:	2e06      	cmp	r6, #6
 800e934:	71ab      	strb	r3, [r5, #6]
 800e936:	f105 0307 	add.w	r3, r5, #7
 800e93a:	d066      	beq.n	800ea0a <ucdr_deserialize_double+0x16e>
 800e93c:	783b      	ldrb	r3, [r7, #0]
 800e93e:	71eb      	strb	r3, [r5, #7]
 800e940:	6923      	ldr	r3, [r4, #16]
 800e942:	2108      	movs	r1, #8
 800e944:	68a2      	ldr	r2, [r4, #8]
 800e946:	3308      	adds	r3, #8
 800e948:	7da0      	ldrb	r0, [r4, #22]
 800e94a:	444a      	add	r2, r9
 800e94c:	7561      	strb	r1, [r4, #21]
 800e94e:	1b9e      	subs	r6, r3, r6
 800e950:	f080 0001 	eor.w	r0, r0, #1
 800e954:	60a2      	str	r2, [r4, #8]
 800e956:	6126      	str	r6, [r4, #16]
 800e958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e95c:	2108      	movs	r1, #8
 800e95e:	4620      	mov	r0, r4
 800e960:	f000 f86e 	bl	800ea40 <ucdr_check_final_buffer_behavior>
 800e964:	b310      	cbz	r0, 800e9ac <ucdr_deserialize_double+0x110>
 800e966:	7d23      	ldrb	r3, [r4, #20]
 800e968:	2b01      	cmp	r3, #1
 800e96a:	68a3      	ldr	r3, [r4, #8]
 800e96c:	d023      	beq.n	800e9b6 <ucdr_deserialize_double+0x11a>
 800e96e:	79db      	ldrb	r3, [r3, #7]
 800e970:	702b      	strb	r3, [r5, #0]
 800e972:	68a3      	ldr	r3, [r4, #8]
 800e974:	799b      	ldrb	r3, [r3, #6]
 800e976:	706b      	strb	r3, [r5, #1]
 800e978:	68a3      	ldr	r3, [r4, #8]
 800e97a:	795b      	ldrb	r3, [r3, #5]
 800e97c:	70ab      	strb	r3, [r5, #2]
 800e97e:	68a3      	ldr	r3, [r4, #8]
 800e980:	791b      	ldrb	r3, [r3, #4]
 800e982:	70eb      	strb	r3, [r5, #3]
 800e984:	68a3      	ldr	r3, [r4, #8]
 800e986:	78db      	ldrb	r3, [r3, #3]
 800e988:	712b      	strb	r3, [r5, #4]
 800e98a:	68a3      	ldr	r3, [r4, #8]
 800e98c:	789b      	ldrb	r3, [r3, #2]
 800e98e:	716b      	strb	r3, [r5, #5]
 800e990:	68a3      	ldr	r3, [r4, #8]
 800e992:	785b      	ldrb	r3, [r3, #1]
 800e994:	71ab      	strb	r3, [r5, #6]
 800e996:	68a3      	ldr	r3, [r4, #8]
 800e998:	781b      	ldrb	r3, [r3, #0]
 800e99a:	71eb      	strb	r3, [r5, #7]
 800e99c:	2108      	movs	r1, #8
 800e99e:	68a2      	ldr	r2, [r4, #8]
 800e9a0:	6923      	ldr	r3, [r4, #16]
 800e9a2:	440a      	add	r2, r1
 800e9a4:	7561      	strb	r1, [r4, #21]
 800e9a6:	440b      	add	r3, r1
 800e9a8:	60a2      	str	r2, [r4, #8]
 800e9aa:	6123      	str	r3, [r4, #16]
 800e9ac:	7da0      	ldrb	r0, [r4, #22]
 800e9ae:	f080 0001 	eor.w	r0, r0, #1
 800e9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9b6:	681a      	ldr	r2, [r3, #0]
 800e9b8:	685b      	ldr	r3, [r3, #4]
 800e9ba:	602a      	str	r2, [r5, #0]
 800e9bc:	606b      	str	r3, [r5, #4]
 800e9be:	e7ed      	b.n	800e99c <ucdr_deserialize_double+0x100>
 800e9c0:	68a2      	ldr	r2, [r4, #8]
 800e9c2:	6923      	ldr	r3, [r4, #16]
 800e9c4:	1b92      	subs	r2, r2, r6
 800e9c6:	7da0      	ldrb	r0, [r4, #22]
 800e9c8:	1b9b      	subs	r3, r3, r6
 800e9ca:	f884 8015 	strb.w	r8, [r4, #21]
 800e9ce:	f080 0001 	eor.w	r0, r0, #1
 800e9d2:	60a2      	str	r2, [r4, #8]
 800e9d4:	6123      	str	r3, [r4, #16]
 800e9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9da:	68a3      	ldr	r3, [r4, #8]
 800e9dc:	799b      	ldrb	r3, [r3, #6]
 800e9de:	706b      	strb	r3, [r5, #1]
 800e9e0:	1cab      	adds	r3, r5, #2
 800e9e2:	68a2      	ldr	r2, [r4, #8]
 800e9e4:	7952      	ldrb	r2, [r2, #5]
 800e9e6:	f803 2b01 	strb.w	r2, [r3], #1
 800e9ea:	68a2      	ldr	r2, [r4, #8]
 800e9ec:	7912      	ldrb	r2, [r2, #4]
 800e9ee:	f803 2b01 	strb.w	r2, [r3], #1
 800e9f2:	68a2      	ldr	r2, [r4, #8]
 800e9f4:	78d2      	ldrb	r2, [r2, #3]
 800e9f6:	f803 2b01 	strb.w	r2, [r3], #1
 800e9fa:	68a2      	ldr	r2, [r4, #8]
 800e9fc:	7892      	ldrb	r2, [r2, #2]
 800e9fe:	f803 2b01 	strb.w	r2, [r3], #1
 800ea02:	68a2      	ldr	r2, [r4, #8]
 800ea04:	7852      	ldrb	r2, [r2, #1]
 800ea06:	f803 2b01 	strb.w	r2, [r3], #1
 800ea0a:	68a2      	ldr	r2, [r4, #8]
 800ea0c:	7812      	ldrb	r2, [r2, #0]
 800ea0e:	701a      	strb	r2, [r3, #0]
 800ea10:	e796      	b.n	800e940 <ucdr_deserialize_double+0xa4>
 800ea12:	4639      	mov	r1, r7
 800ea14:	4632      	mov	r2, r6
 800ea16:	4628      	mov	r0, r5
 800ea18:	f00d f811 	bl	801ba3e <memcpy>
 800ea1c:	464a      	mov	r2, r9
 800ea1e:	19a8      	adds	r0, r5, r6
 800ea20:	68a1      	ldr	r1, [r4, #8]
 800ea22:	f00d f80c 	bl	801ba3e <memcpy>
 800ea26:	e78b      	b.n	800e940 <ucdr_deserialize_double+0xa4>

0800ea28 <ucdr_check_buffer_available_for>:
 800ea28:	7d83      	ldrb	r3, [r0, #22]
 800ea2a:	b93b      	cbnz	r3, 800ea3c <ucdr_check_buffer_available_for+0x14>
 800ea2c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800ea30:	4419      	add	r1, r3
 800ea32:	4288      	cmp	r0, r1
 800ea34:	bf34      	ite	cc
 800ea36:	2000      	movcc	r0, #0
 800ea38:	2001      	movcs	r0, #1
 800ea3a:	4770      	bx	lr
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	4770      	bx	lr

0800ea40 <ucdr_check_final_buffer_behavior>:
 800ea40:	7d83      	ldrb	r3, [r0, #22]
 800ea42:	b943      	cbnz	r3, 800ea56 <ucdr_check_final_buffer_behavior+0x16>
 800ea44:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ea48:	b510      	push	{r4, lr}
 800ea4a:	4291      	cmp	r1, r2
 800ea4c:	4604      	mov	r4, r0
 800ea4e:	d205      	bcs.n	800ea5c <ucdr_check_final_buffer_behavior+0x1c>
 800ea50:	2301      	movs	r3, #1
 800ea52:	4618      	mov	r0, r3
 800ea54:	bd10      	pop	{r4, pc}
 800ea56:	2300      	movs	r3, #0
 800ea58:	4618      	mov	r0, r3
 800ea5a:	4770      	bx	lr
 800ea5c:	6982      	ldr	r2, [r0, #24]
 800ea5e:	b13a      	cbz	r2, 800ea70 <ucdr_check_final_buffer_behavior+0x30>
 800ea60:	69c1      	ldr	r1, [r0, #28]
 800ea62:	4790      	blx	r2
 800ea64:	f080 0301 	eor.w	r3, r0, #1
 800ea68:	75a0      	strb	r0, [r4, #22]
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	bd10      	pop	{r4, pc}
 800ea70:	2001      	movs	r0, #1
 800ea72:	75a0      	strb	r0, [r4, #22]
 800ea74:	e7fa      	b.n	800ea6c <ucdr_check_final_buffer_behavior+0x2c>
 800ea76:	bf00      	nop

0800ea78 <ucdr_set_on_full_buffer_callback>:
 800ea78:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ea7c:	4770      	bx	lr
 800ea7e:	bf00      	nop

0800ea80 <ucdr_init_buffer_origin_offset_endian>:
 800ea80:	b410      	push	{r4}
 800ea82:	9c01      	ldr	r4, [sp, #4]
 800ea84:	440a      	add	r2, r1
 800ea86:	6001      	str	r1, [r0, #0]
 800ea88:	6042      	str	r2, [r0, #4]
 800ea8a:	190a      	adds	r2, r1, r4
 800ea8c:	441c      	add	r4, r3
 800ea8e:	6082      	str	r2, [r0, #8]
 800ea90:	2200      	movs	r2, #0
 800ea92:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800ea96:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ea9a:	7542      	strb	r2, [r0, #21]
 800ea9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eaa0:	7582      	strb	r2, [r0, #22]
 800eaa2:	7503      	strb	r3, [r0, #20]
 800eaa4:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800eaa8:	4770      	bx	lr
 800eaaa:	bf00      	nop

0800eaac <ucdr_init_buffer_origin_offset>:
 800eaac:	b510      	push	{r4, lr}
 800eaae:	b082      	sub	sp, #8
 800eab0:	9c04      	ldr	r4, [sp, #16]
 800eab2:	9400      	str	r4, [sp, #0]
 800eab4:	2401      	movs	r4, #1
 800eab6:	9401      	str	r4, [sp, #4]
 800eab8:	f7ff ffe2 	bl	800ea80 <ucdr_init_buffer_origin_offset_endian>
 800eabc:	b002      	add	sp, #8
 800eabe:	bd10      	pop	{r4, pc}

0800eac0 <ucdr_init_buffer_origin>:
 800eac0:	b510      	push	{r4, lr}
 800eac2:	2400      	movs	r4, #0
 800eac4:	b082      	sub	sp, #8
 800eac6:	9400      	str	r4, [sp, #0]
 800eac8:	f7ff fff0 	bl	800eaac <ucdr_init_buffer_origin_offset>
 800eacc:	b002      	add	sp, #8
 800eace:	bd10      	pop	{r4, pc}

0800ead0 <ucdr_init_buffer>:
 800ead0:	2300      	movs	r3, #0
 800ead2:	f7ff bff5 	b.w	800eac0 <ucdr_init_buffer_origin>
 800ead6:	bf00      	nop

0800ead8 <ucdr_alignment>:
 800ead8:	fbb0 f2f1 	udiv	r2, r0, r1
 800eadc:	fb02 0011 	mls	r0, r2, r1, r0
 800eae0:	1e4b      	subs	r3, r1, #1
 800eae2:	1a08      	subs	r0, r1, r0
 800eae4:	4018      	ands	r0, r3
 800eae6:	4770      	bx	lr

0800eae8 <ucdr_buffer_alignment>:
 800eae8:	7d43      	ldrb	r3, [r0, #21]
 800eaea:	428b      	cmp	r3, r1
 800eaec:	d209      	bcs.n	800eb02 <ucdr_buffer_alignment+0x1a>
 800eaee:	6903      	ldr	r3, [r0, #16]
 800eaf0:	1e4a      	subs	r2, r1, #1
 800eaf2:	fbb3 f0f1 	udiv	r0, r3, r1
 800eaf6:	fb01 3010 	mls	r0, r1, r0, r3
 800eafa:	1a09      	subs	r1, r1, r0
 800eafc:	ea01 0002 	and.w	r0, r1, r2
 800eb00:	4770      	bx	lr
 800eb02:	2000      	movs	r0, #0
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop

0800eb08 <ucdr_align_to>:
 800eb08:	b538      	push	{r3, r4, r5, lr}
 800eb0a:	4604      	mov	r4, r0
 800eb0c:	460d      	mov	r5, r1
 800eb0e:	f7ff ffeb 	bl	800eae8 <ucdr_buffer_alignment>
 800eb12:	68a3      	ldr	r3, [r4, #8]
 800eb14:	7565      	strb	r5, [r4, #21]
 800eb16:	181a      	adds	r2, r3, r0
 800eb18:	6923      	ldr	r3, [r4, #16]
 800eb1a:	4418      	add	r0, r3
 800eb1c:	6863      	ldr	r3, [r4, #4]
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	6120      	str	r0, [r4, #16]
 800eb22:	bf28      	it	cs
 800eb24:	4613      	movcs	r3, r2
 800eb26:	60a3      	str	r3, [r4, #8]
 800eb28:	bd38      	pop	{r3, r4, r5, pc}
 800eb2a:	bf00      	nop

0800eb2c <ucdr_buffer_length>:
 800eb2c:	6882      	ldr	r2, [r0, #8]
 800eb2e:	6800      	ldr	r0, [r0, #0]
 800eb30:	1a10      	subs	r0, r2, r0
 800eb32:	4770      	bx	lr

0800eb34 <ucdr_buffer_remaining>:
 800eb34:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800eb38:	1a10      	subs	r0, r2, r0
 800eb3a:	4770      	bx	lr

0800eb3c <ucdr_check_final_buffer_behavior_array>:
 800eb3c:	b538      	push	{r3, r4, r5, lr}
 800eb3e:	7d83      	ldrb	r3, [r0, #22]
 800eb40:	b9a3      	cbnz	r3, 800eb6c <ucdr_check_final_buffer_behavior_array+0x30>
 800eb42:	4604      	mov	r4, r0
 800eb44:	460d      	mov	r5, r1
 800eb46:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800eb4a:	429a      	cmp	r2, r3
 800eb4c:	d300      	bcc.n	800eb50 <ucdr_check_final_buffer_behavior_array+0x14>
 800eb4e:	b931      	cbnz	r1, 800eb5e <ucdr_check_final_buffer_behavior_array+0x22>
 800eb50:	4620      	mov	r0, r4
 800eb52:	f7ff ffef 	bl	800eb34 <ucdr_buffer_remaining>
 800eb56:	42a8      	cmp	r0, r5
 800eb58:	bf28      	it	cs
 800eb5a:	4628      	movcs	r0, r5
 800eb5c:	bd38      	pop	{r3, r4, r5, pc}
 800eb5e:	6983      	ldr	r3, [r0, #24]
 800eb60:	b133      	cbz	r3, 800eb70 <ucdr_check_final_buffer_behavior_array+0x34>
 800eb62:	69c1      	ldr	r1, [r0, #28]
 800eb64:	4798      	blx	r3
 800eb66:	75a0      	strb	r0, [r4, #22]
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	d0f1      	beq.n	800eb50 <ucdr_check_final_buffer_behavior_array+0x14>
 800eb6c:	2000      	movs	r0, #0
 800eb6e:	bd38      	pop	{r3, r4, r5, pc}
 800eb70:	2301      	movs	r3, #1
 800eb72:	7583      	strb	r3, [r0, #22]
 800eb74:	e7fa      	b.n	800eb6c <ucdr_check_final_buffer_behavior_array+0x30>
 800eb76:	bf00      	nop

0800eb78 <ucdr_advance_buffer>:
 800eb78:	b538      	push	{r3, r4, r5, lr}
 800eb7a:	4604      	mov	r4, r0
 800eb7c:	460d      	mov	r5, r1
 800eb7e:	f7ff ff53 	bl	800ea28 <ucdr_check_buffer_available_for>
 800eb82:	b178      	cbz	r0, 800eba4 <ucdr_advance_buffer+0x2c>
 800eb84:	6923      	ldr	r3, [r4, #16]
 800eb86:	68a2      	ldr	r2, [r4, #8]
 800eb88:	442b      	add	r3, r5
 800eb8a:	442a      	add	r2, r5
 800eb8c:	6123      	str	r3, [r4, #16]
 800eb8e:	2301      	movs	r3, #1
 800eb90:	60a2      	str	r2, [r4, #8]
 800eb92:	7563      	strb	r3, [r4, #21]
 800eb94:	bd38      	pop	{r3, r4, r5, pc}
 800eb96:	68a2      	ldr	r2, [r4, #8]
 800eb98:	1a2d      	subs	r5, r5, r0
 800eb9a:	6923      	ldr	r3, [r4, #16]
 800eb9c:	4402      	add	r2, r0
 800eb9e:	4418      	add	r0, r3
 800eba0:	60a2      	str	r2, [r4, #8]
 800eba2:	6120      	str	r0, [r4, #16]
 800eba4:	4629      	mov	r1, r5
 800eba6:	2201      	movs	r2, #1
 800eba8:	4620      	mov	r0, r4
 800ebaa:	f7ff ffc7 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	d1f1      	bne.n	800eb96 <ucdr_advance_buffer+0x1e>
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	7563      	strb	r3, [r4, #21]
 800ebb6:	bd38      	pop	{r3, r4, r5, pc}

0800ebb8 <ucdr_serialize_sequence_char>:
 800ebb8:	b570      	push	{r4, r5, r6, lr}
 800ebba:	4615      	mov	r5, r2
 800ebbc:	460e      	mov	r6, r1
 800ebbe:	7d01      	ldrb	r1, [r0, #20]
 800ebc0:	4604      	mov	r4, r0
 800ebc2:	f7fe ff5b 	bl	800da7c <ucdr_serialize_endian_uint32_t>
 800ebc6:	b90d      	cbnz	r5, 800ebcc <ucdr_serialize_sequence_char+0x14>
 800ebc8:	2001      	movs	r0, #1
 800ebca:	bd70      	pop	{r4, r5, r6, pc}
 800ebcc:	462b      	mov	r3, r5
 800ebce:	4632      	mov	r2, r6
 800ebd0:	7d21      	ldrb	r1, [r4, #20]
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ebd8:	f004 b8ec 	b.w	8012db4 <ucdr_serialize_endian_array_char>

0800ebdc <ucdr_deserialize_sequence_char>:
 800ebdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebe0:	461d      	mov	r5, r3
 800ebe2:	4616      	mov	r6, r2
 800ebe4:	460f      	mov	r7, r1
 800ebe6:	461a      	mov	r2, r3
 800ebe8:	7d01      	ldrb	r1, [r0, #20]
 800ebea:	4604      	mov	r4, r0
 800ebec:	f7ff f86e 	bl	800dccc <ucdr_deserialize_endian_uint32_t>
 800ebf0:	682b      	ldr	r3, [r5, #0]
 800ebf2:	429e      	cmp	r6, r3
 800ebf4:	d201      	bcs.n	800ebfa <ucdr_deserialize_sequence_char+0x1e>
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	75a2      	strb	r2, [r4, #22]
 800ebfa:	b913      	cbnz	r3, 800ec02 <ucdr_deserialize_sequence_char+0x26>
 800ebfc:	2001      	movs	r0, #1
 800ebfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec02:	463a      	mov	r2, r7
 800ec04:	7d21      	ldrb	r1, [r4, #20]
 800ec06:	4620      	mov	r0, r4
 800ec08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0c:	f004 b904 	b.w	8012e18 <ucdr_deserialize_endian_array_char>

0800ec10 <ucdr_serialize_sequence_uint8_t>:
 800ec10:	b570      	push	{r4, r5, r6, lr}
 800ec12:	4615      	mov	r5, r2
 800ec14:	460e      	mov	r6, r1
 800ec16:	7d01      	ldrb	r1, [r0, #20]
 800ec18:	4604      	mov	r4, r0
 800ec1a:	f7fe ff2f 	bl	800da7c <ucdr_serialize_endian_uint32_t>
 800ec1e:	b90d      	cbnz	r5, 800ec24 <ucdr_serialize_sequence_uint8_t+0x14>
 800ec20:	2001      	movs	r0, #1
 800ec22:	bd70      	pop	{r4, r5, r6, pc}
 800ec24:	462b      	mov	r3, r5
 800ec26:	4632      	mov	r2, r6
 800ec28:	7d21      	ldrb	r1, [r4, #20]
 800ec2a:	4620      	mov	r0, r4
 800ec2c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec30:	f004 b958 	b.w	8012ee4 <ucdr_serialize_endian_array_uint8_t>

0800ec34 <ucdr_deserialize_sequence_uint8_t>:
 800ec34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec38:	461d      	mov	r5, r3
 800ec3a:	4616      	mov	r6, r2
 800ec3c:	460f      	mov	r7, r1
 800ec3e:	461a      	mov	r2, r3
 800ec40:	7d01      	ldrb	r1, [r0, #20]
 800ec42:	4604      	mov	r4, r0
 800ec44:	f7ff f842 	bl	800dccc <ucdr_deserialize_endian_uint32_t>
 800ec48:	682b      	ldr	r3, [r5, #0]
 800ec4a:	429e      	cmp	r6, r3
 800ec4c:	d201      	bcs.n	800ec52 <ucdr_deserialize_sequence_uint8_t+0x1e>
 800ec4e:	2201      	movs	r2, #1
 800ec50:	75a2      	strb	r2, [r4, #22]
 800ec52:	b913      	cbnz	r3, 800ec5a <ucdr_deserialize_sequence_uint8_t+0x26>
 800ec54:	2001      	movs	r0, #1
 800ec56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec5a:	463a      	mov	r2, r7
 800ec5c:	7d21      	ldrb	r1, [r4, #20]
 800ec5e:	4620      	mov	r0, r4
 800ec60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec64:	f004 b9a4 	b.w	8012fb0 <ucdr_deserialize_endian_array_uint8_t>

0800ec68 <rcl_get_zero_initialized_init_options>:
 800ec68:	2000      	movs	r0, #0
 800ec6a:	4770      	bx	lr

0800ec6c <rcl_init_options_init>:
 800ec6c:	b084      	sub	sp, #16
 800ec6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec70:	b097      	sub	sp, #92	; 0x5c
 800ec72:	ae1d      	add	r6, sp, #116	; 0x74
 800ec74:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	d058      	beq.n	800ed2e <rcl_init_options_init+0xc2>
 800ec7c:	6803      	ldr	r3, [r0, #0]
 800ec7e:	4605      	mov	r5, r0
 800ec80:	b133      	cbz	r3, 800ec90 <rcl_init_options_init+0x24>
 800ec82:	2464      	movs	r4, #100	; 0x64
 800ec84:	4620      	mov	r0, r4
 800ec86:	b017      	add	sp, #92	; 0x5c
 800ec88:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ec8c:	b004      	add	sp, #16
 800ec8e:	4770      	bx	lr
 800ec90:	4630      	mov	r0, r6
 800ec92:	f001 fdf3 	bl	801087c <rcutils_allocator_is_valid>
 800ec96:	2800      	cmp	r0, #0
 800ec98:	d049      	beq.n	800ed2e <rcl_init_options_init+0xc2>
 800ec9a:	46b4      	mov	ip, r6
 800ec9c:	ac11      	add	r4, sp, #68	; 0x44
 800ec9e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800eca2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800eca4:	f8dc 3000 	ldr.w	r3, [ip]
 800eca8:	2050      	movs	r0, #80	; 0x50
 800ecaa:	9921      	ldr	r1, [sp, #132]	; 0x84
 800ecac:	6023      	str	r3, [r4, #0]
 800ecae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ecb0:	4798      	blx	r3
 800ecb2:	4604      	mov	r4, r0
 800ecb4:	6028      	str	r0, [r5, #0]
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	d03b      	beq.n	800ed32 <rcl_init_options_init+0xc6>
 800ecba:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 800ecbe:	4686      	mov	lr, r0
 800ecc0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ecc4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ecc8:	f8dc 3000 	ldr.w	r3, [ip]
 800eccc:	a802      	add	r0, sp, #8
 800ecce:	f8ce 3000 	str.w	r3, [lr]
 800ecd2:	f001 fff1 	bl	8010cb8 <rmw_get_zero_initialized_init_options>
 800ecd6:	f10d 0e08 	add.w	lr, sp, #8
 800ecda:	f104 0c18 	add.w	ip, r4, #24
 800ecde:	682f      	ldr	r7, [r5, #0]
 800ece0:	ac20      	add	r4, sp, #128	; 0x80
 800ece2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ece6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ecee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecf2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ecf6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecfa:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ecfe:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ed02:	e894 0003 	ldmia.w	r4, {r0, r1}
 800ed06:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ed0a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ed0e:	f107 0018 	add.w	r0, r7, #24
 800ed12:	f002 f8f9 	bl	8010f08 <rmw_init_options_init>
 800ed16:	4604      	mov	r4, r0
 800ed18:	2800      	cmp	r0, #0
 800ed1a:	d0b3      	beq.n	800ec84 <rcl_init_options_init+0x18>
 800ed1c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800ed1e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ed20:	6828      	ldr	r0, [r5, #0]
 800ed22:	4798      	blx	r3
 800ed24:	4620      	mov	r0, r4
 800ed26:	f007 ff71 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 800ed2a:	4604      	mov	r4, r0
 800ed2c:	e7aa      	b.n	800ec84 <rcl_init_options_init+0x18>
 800ed2e:	240b      	movs	r4, #11
 800ed30:	e7a8      	b.n	800ec84 <rcl_init_options_init+0x18>
 800ed32:	240a      	movs	r4, #10
 800ed34:	e7a6      	b.n	800ec84 <rcl_init_options_init+0x18>
 800ed36:	bf00      	nop

0800ed38 <rcl_init_options_fini>:
 800ed38:	b530      	push	{r4, r5, lr}
 800ed3a:	b087      	sub	sp, #28
 800ed3c:	b1f0      	cbz	r0, 800ed7c <rcl_init_options_fini+0x44>
 800ed3e:	6803      	ldr	r3, [r0, #0]
 800ed40:	4604      	mov	r4, r0
 800ed42:	b1db      	cbz	r3, 800ed7c <rcl_init_options_fini+0x44>
 800ed44:	469c      	mov	ip, r3
 800ed46:	f10d 0e04 	add.w	lr, sp, #4
 800ed4a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ed4e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ed52:	f8dc 3000 	ldr.w	r3, [ip]
 800ed56:	a801      	add	r0, sp, #4
 800ed58:	f8ce 3000 	str.w	r3, [lr]
 800ed5c:	f001 fd8e 	bl	801087c <rcutils_allocator_is_valid>
 800ed60:	b160      	cbz	r0, 800ed7c <rcl_init_options_fini+0x44>
 800ed62:	6820      	ldr	r0, [r4, #0]
 800ed64:	3018      	adds	r0, #24
 800ed66:	f002 f989 	bl	801107c <rmw_init_options_fini>
 800ed6a:	4605      	mov	r5, r0
 800ed6c:	b950      	cbnz	r0, 800ed84 <rcl_init_options_fini+0x4c>
 800ed6e:	6820      	ldr	r0, [r4, #0]
 800ed70:	9b02      	ldr	r3, [sp, #8]
 800ed72:	9905      	ldr	r1, [sp, #20]
 800ed74:	4798      	blx	r3
 800ed76:	4628      	mov	r0, r5
 800ed78:	b007      	add	sp, #28
 800ed7a:	bd30      	pop	{r4, r5, pc}
 800ed7c:	250b      	movs	r5, #11
 800ed7e:	4628      	mov	r0, r5
 800ed80:	b007      	add	sp, #28
 800ed82:	bd30      	pop	{r4, r5, pc}
 800ed84:	f007 ff42 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 800ed88:	4605      	mov	r5, r0
 800ed8a:	e7f8      	b.n	800ed7e <rcl_init_options_fini+0x46>

0800ed8c <rcl_init_options_copy>:
 800ed8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed90:	b094      	sub	sp, #80	; 0x50
 800ed92:	2800      	cmp	r0, #0
 800ed94:	d05b      	beq.n	800ee4e <rcl_init_options_copy+0xc2>
 800ed96:	4604      	mov	r4, r0
 800ed98:	6800      	ldr	r0, [r0, #0]
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d057      	beq.n	800ee4e <rcl_init_options_copy+0xc2>
 800ed9e:	460e      	mov	r6, r1
 800eda0:	f001 fd6c 	bl	801087c <rcutils_allocator_is_valid>
 800eda4:	2e00      	cmp	r6, #0
 800eda6:	d052      	beq.n	800ee4e <rcl_init_options_copy+0xc2>
 800eda8:	f080 0001 	eor.w	r0, r0, #1
 800edac:	b2c0      	uxtb	r0, r0
 800edae:	2800      	cmp	r0, #0
 800edb0:	d14d      	bne.n	800ee4e <rcl_init_options_copy+0xc2>
 800edb2:	6833      	ldr	r3, [r6, #0]
 800edb4:	b123      	cbz	r3, 800edc0 <rcl_init_options_copy+0x34>
 800edb6:	2464      	movs	r4, #100	; 0x64
 800edb8:	4620      	mov	r0, r4
 800edba:	b014      	add	sp, #80	; 0x50
 800edbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edc0:	6827      	ldr	r7, [r4, #0]
 800edc2:	ad0f      	add	r5, sp, #60	; 0x3c
 800edc4:	46bc      	mov	ip, r7
 800edc6:	f8d7 8000 	ldr.w	r8, [r7]
 800edca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800edce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800edd0:	f8dc 3000 	ldr.w	r3, [ip]
 800edd4:	2050      	movs	r0, #80	; 0x50
 800edd6:	4619      	mov	r1, r3
 800edd8:	602b      	str	r3, [r5, #0]
 800edda:	47c0      	blx	r8
 800eddc:	4605      	mov	r5, r0
 800edde:	6030      	str	r0, [r6, #0]
 800ede0:	b3d0      	cbz	r0, 800ee58 <rcl_init_options_copy+0xcc>
 800ede2:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 800ede6:	4686      	mov	lr, r0
 800ede8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800edec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800edf0:	f8dc 3000 	ldr.w	r3, [ip]
 800edf4:	4668      	mov	r0, sp
 800edf6:	f8ce 3000 	str.w	r3, [lr]
 800edfa:	f001 ff5d 	bl	8010cb8 <rmw_get_zero_initialized_init_options>
 800edfe:	46ee      	mov	lr, sp
 800ee00:	f105 0c18 	add.w	ip, r5, #24
 800ee04:	6824      	ldr	r4, [r4, #0]
 800ee06:	6835      	ldr	r5, [r6, #0]
 800ee08:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ee0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee10:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ee14:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee18:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ee1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee20:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ee24:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ee28:	f104 0018 	add.w	r0, r4, #24
 800ee2c:	f105 0118 	add.w	r1, r5, #24
 800ee30:	f002 f8d2 	bl	8010fd8 <rmw_init_options_copy>
 800ee34:	4604      	mov	r4, r0
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d0be      	beq.n	800edb8 <rcl_init_options_copy+0x2c>
 800ee3a:	f001 fd45 	bl	80108c8 <rcutils_get_error_string>
 800ee3e:	f001 fd5b 	bl	80108f8 <rcutils_reset_error>
 800ee42:	4630      	mov	r0, r6
 800ee44:	f7ff ff78 	bl	800ed38 <rcl_init_options_fini>
 800ee48:	b140      	cbz	r0, 800ee5c <rcl_init_options_copy+0xd0>
 800ee4a:	4604      	mov	r4, r0
 800ee4c:	e7b4      	b.n	800edb8 <rcl_init_options_copy+0x2c>
 800ee4e:	240b      	movs	r4, #11
 800ee50:	4620      	mov	r0, r4
 800ee52:	b014      	add	sp, #80	; 0x50
 800ee54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee58:	240a      	movs	r4, #10
 800ee5a:	e7ad      	b.n	800edb8 <rcl_init_options_copy+0x2c>
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	b014      	add	sp, #80	; 0x50
 800ee60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee64:	f007 bed2 	b.w	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>

0800ee68 <rcl_init_options_set_domain_id>:
 800ee68:	b120      	cbz	r0, 800ee74 <rcl_init_options_set_domain_id+0xc>
 800ee6a:	6803      	ldr	r3, [r0, #0]
 800ee6c:	b113      	cbz	r3, 800ee74 <rcl_init_options_set_domain_id+0xc>
 800ee6e:	2000      	movs	r0, #0
 800ee70:	6259      	str	r1, [r3, #36]	; 0x24
 800ee72:	4770      	bx	lr
 800ee74:	200b      	movs	r0, #11
 800ee76:	4770      	bx	lr

0800ee78 <rcl_get_zero_initialized_node>:
 800ee78:	4a03      	ldr	r2, [pc, #12]	; (800ee88 <rcl_get_zero_initialized_node+0x10>)
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ee80:	e883 0003 	stmia.w	r3, {r0, r1}
 800ee84:	4618      	mov	r0, r3
 800ee86:	4770      	bx	lr
 800ee88:	0801cdb4 	.word	0x0801cdb4

0800ee8c <rcl_node_init>:
 800ee8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee90:	b0a9      	sub	sp, #164	; 0xa4
 800ee92:	4604      	mov	r4, r0
 800ee94:	460e      	mov	r6, r1
 800ee96:	4615      	mov	r5, r2
 800ee98:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 800ee9c:	a823      	add	r0, sp, #140	; 0x8c
 800ee9e:	461f      	mov	r7, r3
 800eea0:	f007 ffc4 	bl	8016e2c <rcl_guard_condition_get_default_options>
 800eea4:	f1b8 0f00 	cmp.w	r8, #0
 800eea8:	f000 80f3 	beq.w	800f092 <rcl_node_init+0x206>
 800eeac:	4640      	mov	r0, r8
 800eeae:	f001 fce5 	bl	801087c <rcutils_allocator_is_valid>
 800eeb2:	2d00      	cmp	r5, #0
 800eeb4:	bf18      	it	ne
 800eeb6:	2c00      	cmpne	r4, #0
 800eeb8:	f080 0001 	eor.w	r0, r0, #1
 800eebc:	bf0c      	ite	eq
 800eebe:	f04f 0c01 	moveq.w	ip, #1
 800eec2:	f04f 0c00 	movne.w	ip, #0
 800eec6:	2e00      	cmp	r6, #0
 800eec8:	bf08      	it	eq
 800eeca:	f04c 0c01 	orreq.w	ip, ip, #1
 800eece:	ea4c 0c00 	orr.w	ip, ip, r0
 800eed2:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 800eed6:	f040 80dc 	bne.w	800f092 <rcl_node_init+0x206>
 800eeda:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800eede:	f1ba 0f00 	cmp.w	sl, #0
 800eee2:	f040 80fc 	bne.w	800f0de <rcl_node_init+0x252>
 800eee6:	2f00      	cmp	r7, #0
 800eee8:	f000 80d3 	beq.w	800f092 <rcl_node_init+0x206>
 800eeec:	4638      	mov	r0, r7
 800eeee:	f007 feab 	bl	8016c48 <rcl_context_is_valid>
 800eef2:	4683      	mov	fp, r0
 800eef4:	2800      	cmp	r0, #0
 800eef6:	f000 80d2 	beq.w	800f09e <rcl_node_init+0x212>
 800eefa:	4652      	mov	r2, sl
 800eefc:	4630      	mov	r0, r6
 800eefe:	a922      	add	r1, sp, #136	; 0x88
 800ef00:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 800ef04:	f001 ff8a 	bl	8010e1c <rmw_validate_node_name>
 800ef08:	4682      	mov	sl, r0
 800ef0a:	2800      	cmp	r0, #0
 800ef0c:	f040 80c3 	bne.w	800f096 <rcl_node_init+0x20a>
 800ef10:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ef12:	2800      	cmp	r0, #0
 800ef14:	f040 80f1 	bne.w	800f0fa <rcl_node_init+0x26e>
 800ef18:	4628      	mov	r0, r5
 800ef1a:	f7f1 f99b 	bl	8000254 <strlen>
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	f040 80c0 	bne.w	800f0a4 <rcl_node_init+0x218>
 800ef24:	4d79      	ldr	r5, [pc, #484]	; (800f10c <rcl_node_init+0x280>)
 800ef26:	a922      	add	r1, sp, #136	; 0x88
 800ef28:	2200      	movs	r2, #0
 800ef2a:	4628      	mov	r0, r5
 800ef2c:	f001 ff58 	bl	8010de0 <rmw_validate_namespace>
 800ef30:	4682      	mov	sl, r0
 800ef32:	2800      	cmp	r0, #0
 800ef34:	f040 80af 	bne.w	800f096 <rcl_node_init+0x20a>
 800ef38:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ef3a:	2800      	cmp	r0, #0
 800ef3c:	f040 80d5 	bne.w	800f0ea <rcl_node_init+0x25e>
 800ef40:	f8d8 3000 	ldr.w	r3, [r8]
 800ef44:	2078      	movs	r0, #120	; 0x78
 800ef46:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ef4a:	4798      	blx	r3
 800ef4c:	4682      	mov	sl, r0
 800ef4e:	6060      	str	r0, [r4, #4]
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f000 80cf 	beq.w	800f0f4 <rcl_node_init+0x268>
 800ef56:	2200      	movs	r2, #0
 800ef58:	2300      	movs	r3, #0
 800ef5a:	a808      	add	r0, sp, #32
 800ef5c:	e9ca 231a 	strd	r2, r3, [sl, #104]	; 0x68
 800ef60:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 800ef64:	f000 f902 	bl	800f16c <rcl_node_get_default_options>
 800ef68:	a908      	add	r1, sp, #32
 800ef6a:	4650      	mov	r0, sl
 800ef6c:	2268      	movs	r2, #104	; 0x68
 800ef6e:	f00c fd66 	bl	801ba3e <memcpy>
 800ef72:	6861      	ldr	r1, [r4, #4]
 800ef74:	4640      	mov	r0, r8
 800ef76:	6027      	str	r7, [r4, #0]
 800ef78:	f000 f906 	bl	800f188 <rcl_node_options_copy>
 800ef7c:	2800      	cmp	r0, #0
 800ef7e:	d158      	bne.n	800f032 <rcl_node_init+0x1a6>
 800ef80:	4628      	mov	r0, r5
 800ef82:	f7f1 f967 	bl	8000254 <strlen>
 800ef86:	4428      	add	r0, r5
 800ef88:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800ef8c:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800ef90:	2b2f      	cmp	r3, #47	; 0x2f
 800ef92:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ef96:	9300      	str	r3, [sp, #0]
 800ef98:	bf0c      	ite	eq
 800ef9a:	4b5d      	ldreq	r3, [pc, #372]	; (800f110 <rcl_node_init+0x284>)
 800ef9c:	4b5d      	ldrne	r3, [pc, #372]	; (800f114 <rcl_node_init+0x288>)
 800ef9e:	9302      	str	r3, [sp, #8]
 800efa0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800efa4:	9301      	str	r3, [sp, #4]
 800efa6:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800efaa:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800efae:	f001 fcbf 	bl	8010930 <rcutils_format_string_limit>
 800efb2:	6823      	ldr	r3, [r4, #0]
 800efb4:	f8ca 0074 	str.w	r0, [sl, #116]	; 0x74
 800efb8:	4631      	mov	r1, r6
 800efba:	6818      	ldr	r0, [r3, #0]
 800efbc:	462a      	mov	r2, r5
 800efbe:	6866      	ldr	r6, [r4, #4]
 800efc0:	3028      	adds	r0, #40	; 0x28
 800efc2:	f002 fa87 	bl	80114d4 <rmw_create_node>
 800efc6:	6863      	ldr	r3, [r4, #4]
 800efc8:	66b0      	str	r0, [r6, #104]	; 0x68
 800efca:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800efcc:	2800      	cmp	r0, #0
 800efce:	d032      	beq.n	800f036 <rcl_node_init+0x1aa>
 800efd0:	f002 fb10 	bl	80115f4 <rmw_node_get_graph_guard_condition>
 800efd4:	4682      	mov	sl, r0
 800efd6:	b360      	cbz	r0, 800f032 <rcl_node_init+0x1a6>
 800efd8:	f8d8 3000 	ldr.w	r3, [r8]
 800efdc:	2008      	movs	r0, #8
 800efde:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800efe2:	6866      	ldr	r6, [r4, #4]
 800efe4:	4798      	blx	r3
 800efe6:	6863      	ldr	r3, [r4, #4]
 800efe8:	66f0      	str	r0, [r6, #108]	; 0x6c
 800efea:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 800efee:	f1bb 0f00 	cmp.w	fp, #0
 800eff2:	d020      	beq.n	800f036 <rcl_node_init+0x1aa>
 800eff4:	a806      	add	r0, sp, #24
 800eff6:	ae23      	add	r6, sp, #140	; 0x8c
 800eff8:	f007 fe8c 	bl	8016d14 <rcl_get_zero_initialized_guard_condition>
 800effc:	a806      	add	r0, sp, #24
 800effe:	6863      	ldr	r3, [r4, #4]
 800f000:	46c4      	mov	ip, r8
 800f002:	c803      	ldmia	r0, {r0, r1}
 800f004:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 800f008:	e88b 0003 	stmia.w	fp, {r0, r1}
 800f00c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f010:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f012:	f8dc 3000 	ldr.w	r3, [ip]
 800f016:	6033      	str	r3, [r6, #0]
 800f018:	ab28      	add	r3, sp, #160	; 0xa0
 800f01a:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800f01e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f022:	4651      	mov	r1, sl
 800f024:	463a      	mov	r2, r7
 800f026:	4670      	mov	r0, lr
 800f028:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f02a:	f007 fe7d 	bl	8016d28 <rcl_guard_condition_init_from_rmw>
 800f02e:	4682      	mov	sl, r0
 800f030:	b328      	cbz	r0, 800f07e <rcl_node_init+0x1f2>
 800f032:	6863      	ldr	r3, [r4, #4]
 800f034:	b1f3      	cbz	r3, 800f074 <rcl_node_init+0x1e8>
 800f036:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800f038:	b128      	cbz	r0, 800f046 <rcl_node_init+0x1ba>
 800f03a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f03e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f042:	4798      	blx	r3
 800f044:	6863      	ldr	r3, [r4, #4]
 800f046:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800f048:	b110      	cbz	r0, 800f050 <rcl_node_init+0x1c4>
 800f04a:	f002 fa55 	bl	80114f8 <rmw_destroy_node>
 800f04e:	6863      	ldr	r3, [r4, #4]
 800f050:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800f052:	b148      	cbz	r0, 800f068 <rcl_node_init+0x1dc>
 800f054:	f007 fec4 	bl	8016de0 <rcl_guard_condition_fini>
 800f058:	6863      	ldr	r3, [r4, #4]
 800f05a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f05e:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800f060:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f064:	4798      	blx	r3
 800f066:	6863      	ldr	r3, [r4, #4]
 800f068:	4618      	mov	r0, r3
 800f06a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f06e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f072:	4798      	blx	r3
 800f074:	2300      	movs	r3, #0
 800f076:	f04f 0a01 	mov.w	sl, #1
 800f07a:	e9c4 3300 	strd	r3, r3, [r4]
 800f07e:	f1b9 0f00 	cmp.w	r9, #0
 800f082:	d008      	beq.n	800f096 <rcl_node_init+0x20a>
 800f084:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f088:	4628      	mov	r0, r5
 800f08a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f08e:	4798      	blx	r3
 800f090:	e001      	b.n	800f096 <rcl_node_init+0x20a>
 800f092:	f04f 0a0b 	mov.w	sl, #11
 800f096:	4650      	mov	r0, sl
 800f098:	b029      	add	sp, #164	; 0xa4
 800f09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f09e:	f04f 0a65 	mov.w	sl, #101	; 0x65
 800f0a2:	e7f8      	b.n	800f096 <rcl_node_init+0x20a>
 800f0a4:	782b      	ldrb	r3, [r5, #0]
 800f0a6:	2b2f      	cmp	r3, #47	; 0x2f
 800f0a8:	f43f af3d 	beq.w	800ef26 <rcl_node_init+0x9a>
 800f0ac:	9503      	str	r5, [sp, #12]
 800f0ae:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f0b2:	9300      	str	r3, [sp, #0]
 800f0b4:	4b18      	ldr	r3, [pc, #96]	; (800f118 <rcl_node_init+0x28c>)
 800f0b6:	9302      	str	r3, [sp, #8]
 800f0b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f0bc:	9301      	str	r3, [sp, #4]
 800f0be:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800f0c2:	f001 fc35 	bl	8010930 <rcutils_format_string_limit>
 800f0c6:	4605      	mov	r5, r0
 800f0c8:	b1e0      	cbz	r0, 800f104 <rcl_node_init+0x278>
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	a922      	add	r1, sp, #136	; 0x88
 800f0ce:	9222      	str	r2, [sp, #136]	; 0x88
 800f0d0:	f001 fe86 	bl	8010de0 <rmw_validate_namespace>
 800f0d4:	4682      	mov	sl, r0
 800f0d6:	2800      	cmp	r0, #0
 800f0d8:	d1d4      	bne.n	800f084 <rcl_node_init+0x1f8>
 800f0da:	46d9      	mov	r9, fp
 800f0dc:	e72c      	b.n	800ef38 <rcl_node_init+0xac>
 800f0de:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800f0e2:	4650      	mov	r0, sl
 800f0e4:	b029      	add	sp, #164	; 0xa4
 800f0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ea:	f04f 0aca 	mov.w	sl, #202	; 0xca
 800f0ee:	f001 fe89 	bl	8010e04 <rmw_namespace_validation_result_string>
 800f0f2:	e7c4      	b.n	800f07e <rcl_node_init+0x1f2>
 800f0f4:	f04f 0a0a 	mov.w	sl, #10
 800f0f8:	e7c1      	b.n	800f07e <rcl_node_init+0x1f2>
 800f0fa:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 800f0fe:	f001 fee1 	bl	8010ec4 <rmw_node_name_validation_result_string>
 800f102:	e7c8      	b.n	800f096 <rcl_node_init+0x20a>
 800f104:	f04f 0a0a 	mov.w	sl, #10
 800f108:	e7c5      	b.n	800f096 <rcl_node_init+0x20a>
 800f10a:	bf00      	nop
 800f10c:	0801cd9c 	.word	0x0801cd9c
 800f110:	0801cda4 	.word	0x0801cda4
 800f114:	0801cdac 	.word	0x0801cdac
 800f118:	0801cda0 	.word	0x0801cda0

0800f11c <rcl_node_is_valid>:
 800f11c:	b130      	cbz	r0, 800f12c <rcl_node_is_valid+0x10>
 800f11e:	6843      	ldr	r3, [r0, #4]
 800f120:	b123      	cbz	r3, 800f12c <rcl_node_is_valid+0x10>
 800f122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f124:	b113      	cbz	r3, 800f12c <rcl_node_is_valid+0x10>
 800f126:	6800      	ldr	r0, [r0, #0]
 800f128:	f007 bd8e 	b.w	8016c48 <rcl_context_is_valid>
 800f12c:	2000      	movs	r0, #0
 800f12e:	4770      	bx	lr

0800f130 <rcl_node_get_name>:
 800f130:	b120      	cbz	r0, 800f13c <rcl_node_get_name+0xc>
 800f132:	6840      	ldr	r0, [r0, #4]
 800f134:	b110      	cbz	r0, 800f13c <rcl_node_get_name+0xc>
 800f136:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f138:	b100      	cbz	r0, 800f13c <rcl_node_get_name+0xc>
 800f13a:	6880      	ldr	r0, [r0, #8]
 800f13c:	4770      	bx	lr
 800f13e:	bf00      	nop

0800f140 <rcl_node_get_namespace>:
 800f140:	b120      	cbz	r0, 800f14c <rcl_node_get_namespace+0xc>
 800f142:	6840      	ldr	r0, [r0, #4]
 800f144:	b110      	cbz	r0, 800f14c <rcl_node_get_namespace+0xc>
 800f146:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f148:	b100      	cbz	r0, 800f14c <rcl_node_get_namespace+0xc>
 800f14a:	68c0      	ldr	r0, [r0, #12]
 800f14c:	4770      	bx	lr
 800f14e:	bf00      	nop

0800f150 <rcl_node_get_options>:
 800f150:	b128      	cbz	r0, 800f15e <rcl_node_get_options+0xe>
 800f152:	6840      	ldr	r0, [r0, #4]
 800f154:	b118      	cbz	r0, 800f15e <rcl_node_get_options+0xe>
 800f156:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800f158:	2b00      	cmp	r3, #0
 800f15a:	bf08      	it	eq
 800f15c:	2000      	moveq	r0, #0
 800f15e:	4770      	bx	lr

0800f160 <rcl_node_get_rmw_handle>:
 800f160:	b110      	cbz	r0, 800f168 <rcl_node_get_rmw_handle+0x8>
 800f162:	6840      	ldr	r0, [r0, #4]
 800f164:	b100      	cbz	r0, 800f168 <rcl_node_get_rmw_handle+0x8>
 800f166:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f168:	4770      	bx	lr
 800f16a:	bf00      	nop

0800f16c <rcl_node_get_default_options>:
 800f16c:	b510      	push	{r4, lr}
 800f16e:	4604      	mov	r4, r0
 800f170:	2268      	movs	r2, #104	; 0x68
 800f172:	2100      	movs	r1, #0
 800f174:	f00c fb9a 	bl	801b8ac <memset>
 800f178:	4620      	mov	r0, r4
 800f17a:	f001 fb71 	bl	8010860 <rcutils_get_default_allocator>
 800f17e:	2301      	movs	r3, #1
 800f180:	4620      	mov	r0, r4
 800f182:	7523      	strb	r3, [r4, #20]
 800f184:	bd10      	pop	{r4, pc}
 800f186:	bf00      	nop

0800f188 <rcl_node_options_copy>:
 800f188:	2800      	cmp	r0, #0
 800f18a:	bf18      	it	ne
 800f18c:	4288      	cmpne	r0, r1
 800f18e:	d01b      	beq.n	800f1c8 <rcl_node_options_copy+0x40>
 800f190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f192:	fab1 f681 	clz	r6, r1
 800f196:	460c      	mov	r4, r1
 800f198:	0976      	lsrs	r6, r6, #5
 800f19a:	b199      	cbz	r1, 800f1c4 <rcl_node_options_copy+0x3c>
 800f19c:	4605      	mov	r5, r0
 800f19e:	8a87      	ldrh	r7, [r0, #20]
 800f1a0:	4684      	mov	ip, r0
 800f1a2:	468e      	mov	lr, r1
 800f1a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f1a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f1aa:	682b      	ldr	r3, [r5, #0]
 800f1ac:	2250      	movs	r2, #80	; 0x50
 800f1ae:	f10c 0118 	add.w	r1, ip, #24
 800f1b2:	f104 0018 	add.w	r0, r4, #24
 800f1b6:	f8ce 3000 	str.w	r3, [lr]
 800f1ba:	82a7      	strh	r7, [r4, #20]
 800f1bc:	f00c fc3f 	bl	801ba3e <memcpy>
 800f1c0:	4630      	mov	r0, r6
 800f1c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1c4:	200b      	movs	r0, #11
 800f1c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1c8:	200b      	movs	r0, #11
 800f1ca:	4770      	bx	lr

0800f1cc <rcl_get_zero_initialized_publisher>:
 800f1cc:	4b01      	ldr	r3, [pc, #4]	; (800f1d4 <rcl_get_zero_initialized_publisher+0x8>)
 800f1ce:	6818      	ldr	r0, [r3, #0]
 800f1d0:	4770      	bx	lr
 800f1d2:	bf00      	nop
 800f1d4:	0801cdbc 	.word	0x0801cdbc

0800f1d8 <rcl_publisher_init>:
 800f1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1dc:	b088      	sub	sp, #32
 800f1de:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800f1e0:	2e00      	cmp	r6, #0
 800f1e2:	d06b      	beq.n	800f2bc <rcl_publisher_init+0xe4>
 800f1e4:	f106 0a50 	add.w	sl, r6, #80	; 0x50
 800f1e8:	4605      	mov	r5, r0
 800f1ea:	460f      	mov	r7, r1
 800f1ec:	4690      	mov	r8, r2
 800f1ee:	4650      	mov	r0, sl
 800f1f0:	4699      	mov	r9, r3
 800f1f2:	f001 fb43 	bl	801087c <rcutils_allocator_is_valid>
 800f1f6:	f080 0401 	eor.w	r4, r0, #1
 800f1fa:	b2e4      	uxtb	r4, r4
 800f1fc:	2c00      	cmp	r4, #0
 800f1fe:	d15d      	bne.n	800f2bc <rcl_publisher_init+0xe4>
 800f200:	2d00      	cmp	r5, #0
 800f202:	d05b      	beq.n	800f2bc <rcl_publisher_init+0xe4>
 800f204:	682b      	ldr	r3, [r5, #0]
 800f206:	b123      	cbz	r3, 800f212 <rcl_publisher_init+0x3a>
 800f208:	2464      	movs	r4, #100	; 0x64
 800f20a:	4620      	mov	r0, r4
 800f20c:	b008      	add	sp, #32
 800f20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f212:	4638      	mov	r0, r7
 800f214:	f7ff ff82 	bl	800f11c <rcl_node_is_valid>
 800f218:	2800      	cmp	r0, #0
 800f21a:	d054      	beq.n	800f2c6 <rcl_publisher_init+0xee>
 800f21c:	f1b8 0f00 	cmp.w	r8, #0
 800f220:	d04c      	beq.n	800f2bc <rcl_publisher_init+0xe4>
 800f222:	fab9 f389 	clz	r3, r9
 800f226:	095b      	lsrs	r3, r3, #5
 800f228:	f1b9 0f00 	cmp.w	r9, #0
 800f22c:	d046      	beq.n	800f2bc <rcl_publisher_init+0xe4>
 800f22e:	aa07      	add	r2, sp, #28
 800f230:	9307      	str	r3, [sp, #28]
 800f232:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800f236:	f106 0358 	add.w	r3, r6, #88	; 0x58
 800f23a:	9205      	str	r2, [sp, #20]
 800f23c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f240:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f244:	4649      	mov	r1, r9
 800f246:	4638      	mov	r0, r7
 800f248:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f24c:	f007 ff38 	bl	80170c0 <rcl_node_resolve_name>
 800f250:	2800      	cmp	r0, #0
 800f252:	d14f      	bne.n	800f2f4 <rcl_publisher_init+0x11c>
 800f254:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800f256:	20c8      	movs	r0, #200	; 0xc8
 800f258:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f25a:	4798      	blx	r3
 800f25c:	6028      	str	r0, [r5, #0]
 800f25e:	2800      	cmp	r0, #0
 800f260:	d050      	beq.n	800f304 <rcl_publisher_init+0x12c>
 800f262:	4638      	mov	r0, r7
 800f264:	f7ff ff7c 	bl	800f160 <rcl_node_get_rmw_handle>
 800f268:	f106 0364 	add.w	r3, r6, #100	; 0x64
 800f26c:	4641      	mov	r1, r8
 800f26e:	9a07      	ldr	r2, [sp, #28]
 800f270:	9300      	str	r3, [sp, #0]
 800f272:	4633      	mov	r3, r6
 800f274:	682c      	ldr	r4, [r5, #0]
 800f276:	f002 fa27 	bl	80116c8 <rmw_create_publisher>
 800f27a:	682b      	ldr	r3, [r5, #0]
 800f27c:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 800f280:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f284:	b370      	cbz	r0, 800f2e4 <rcl_publisher_init+0x10c>
 800f286:	f103 0170 	add.w	r1, r3, #112	; 0x70
 800f28a:	f002 fb01 	bl	8011890 <rmw_publisher_get_actual_qos>
 800f28e:	682b      	ldr	r3, [r5, #0]
 800f290:	4604      	mov	r4, r0
 800f292:	b9d0      	cbnz	r0, 800f2ca <rcl_publisher_init+0xf2>
 800f294:	f896 2048 	ldrb.w	r2, [r6, #72]	; 0x48
 800f298:	4631      	mov	r1, r6
 800f29a:	4618      	mov	r0, r3
 800f29c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 800f2a0:	2270      	movs	r2, #112	; 0x70
 800f2a2:	f00c fbcc 	bl	801ba3e <memcpy>
 800f2a6:	683a      	ldr	r2, [r7, #0]
 800f2a8:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 800f2ac:	9807      	ldr	r0, [sp, #28]
 800f2ae:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800f2b0:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f2b2:	4798      	blx	r3
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	b008      	add	sp, #32
 800f2b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2bc:	240b      	movs	r4, #11
 800f2be:	4620      	mov	r0, r4
 800f2c0:	b008      	add	sp, #32
 800f2c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2c6:	24c8      	movs	r4, #200	; 0xc8
 800f2c8:	e79f      	b.n	800f20a <rcl_publisher_init+0x32>
 800f2ca:	b1cb      	cbz	r3, 800f300 <rcl_publisher_init+0x128>
 800f2cc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f2d0:	b142      	cbz	r2, 800f2e4 <rcl_publisher_init+0x10c>
 800f2d2:	4638      	mov	r0, r7
 800f2d4:	f7ff ff44 	bl	800f160 <rcl_node_get_rmw_handle>
 800f2d8:	682b      	ldr	r3, [r5, #0]
 800f2da:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800f2de:	f002 faeb 	bl	80118b8 <rmw_destroy_publisher>
 800f2e2:	682b      	ldr	r3, [r5, #0]
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800f2e8:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f2ea:	2401      	movs	r4, #1
 800f2ec:	4790      	blx	r2
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	602b      	str	r3, [r5, #0]
 800f2f2:	e7db      	b.n	800f2ac <rcl_publisher_init+0xd4>
 800f2f4:	2867      	cmp	r0, #103	; 0x67
 800f2f6:	d007      	beq.n	800f308 <rcl_publisher_init+0x130>
 800f2f8:	2869      	cmp	r0, #105	; 0x69
 800f2fa:	d005      	beq.n	800f308 <rcl_publisher_init+0x130>
 800f2fc:	280a      	cmp	r0, #10
 800f2fe:	d001      	beq.n	800f304 <rcl_publisher_init+0x12c>
 800f300:	2401      	movs	r4, #1
 800f302:	e7d3      	b.n	800f2ac <rcl_publisher_init+0xd4>
 800f304:	240a      	movs	r4, #10
 800f306:	e7d1      	b.n	800f2ac <rcl_publisher_init+0xd4>
 800f308:	2467      	movs	r4, #103	; 0x67
 800f30a:	e7cf      	b.n	800f2ac <rcl_publisher_init+0xd4>

0800f30c <rcl_publisher_get_default_options>:
 800f30c:	b570      	push	{r4, r5, r6, lr}
 800f30e:	4d14      	ldr	r5, [pc, #80]	; (800f360 <rcl_publisher_get_default_options+0x54>)
 800f310:	b088      	sub	sp, #32
 800f312:	4604      	mov	r4, r0
 800f314:	2250      	movs	r2, #80	; 0x50
 800f316:	4913      	ldr	r1, [pc, #76]	; (800f364 <rcl_publisher_get_default_options+0x58>)
 800f318:	4628      	mov	r0, r5
 800f31a:	f00c fb90 	bl	801ba3e <memcpy>
 800f31e:	a802      	add	r0, sp, #8
 800f320:	f001 fa9e 	bl	8010860 <rcutils_get_default_allocator>
 800f324:	f10d 0c08 	add.w	ip, sp, #8
 800f328:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f32c:	466e      	mov	r6, sp
 800f32e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f332:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f336:	f8dc 3000 	ldr.w	r3, [ip]
 800f33a:	4630      	mov	r0, r6
 800f33c:	f8ce 3000 	str.w	r3, [lr]
 800f340:	f001 fcca 	bl	8010cd8 <rmw_get_default_publisher_options>
 800f344:	f105 0364 	add.w	r3, r5, #100	; 0x64
 800f348:	2270      	movs	r2, #112	; 0x70
 800f34a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800f34e:	e883 0003 	stmia.w	r3, {r0, r1}
 800f352:	4629      	mov	r1, r5
 800f354:	4620      	mov	r0, r4
 800f356:	f00c fb72 	bl	801ba3e <memcpy>
 800f35a:	4620      	mov	r0, r4
 800f35c:	b008      	add	sp, #32
 800f35e:	bd70      	pop	{r4, r5, r6, pc}
 800f360:	2000c808 	.word	0x2000c808
 800f364:	0801cdc0 	.word	0x0801cdc0

0800f368 <rcl_publish>:
 800f368:	b1f8      	cbz	r0, 800f3aa <rcl_publish+0x42>
 800f36a:	6803      	ldr	r3, [r0, #0]
 800f36c:	b570      	push	{r4, r5, r6, lr}
 800f36e:	4604      	mov	r4, r0
 800f370:	b1b3      	cbz	r3, 800f3a0 <rcl_publish+0x38>
 800f372:	4616      	mov	r6, r2
 800f374:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f378:	b192      	cbz	r2, 800f3a0 <rcl_publish+0x38>
 800f37a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f37e:	460d      	mov	r5, r1
 800f380:	f007 fc62 	bl	8016c48 <rcl_context_is_valid>
 800f384:	b160      	cbz	r0, 800f3a0 <rcl_publish+0x38>
 800f386:	6823      	ldr	r3, [r4, #0]
 800f388:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f38c:	b140      	cbz	r0, 800f3a0 <rcl_publish+0x38>
 800f38e:	b155      	cbz	r5, 800f3a6 <rcl_publish+0x3e>
 800f390:	4632      	mov	r2, r6
 800f392:	4629      	mov	r1, r5
 800f394:	f002 f938 	bl	8011608 <rmw_publish>
 800f398:	3800      	subs	r0, #0
 800f39a:	bf18      	it	ne
 800f39c:	2001      	movne	r0, #1
 800f39e:	bd70      	pop	{r4, r5, r6, pc}
 800f3a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800f3a4:	bd70      	pop	{r4, r5, r6, pc}
 800f3a6:	200b      	movs	r0, #11
 800f3a8:	bd70      	pop	{r4, r5, r6, pc}
 800f3aa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800f3ae:	4770      	bx	lr

0800f3b0 <rcl_publisher_is_valid>:
 800f3b0:	b1a0      	cbz	r0, 800f3dc <rcl_publisher_is_valid+0x2c>
 800f3b2:	6803      	ldr	r3, [r0, #0]
 800f3b4:	b510      	push	{r4, lr}
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	b173      	cbz	r3, 800f3d8 <rcl_publisher_is_valid+0x28>
 800f3ba:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f3be:	b15a      	cbz	r2, 800f3d8 <rcl_publisher_is_valid+0x28>
 800f3c0:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f3c4:	f007 fc40 	bl	8016c48 <rcl_context_is_valid>
 800f3c8:	b130      	cbz	r0, 800f3d8 <rcl_publisher_is_valid+0x28>
 800f3ca:	6823      	ldr	r3, [r4, #0]
 800f3cc:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f3d0:	3800      	subs	r0, #0
 800f3d2:	bf18      	it	ne
 800f3d4:	2001      	movne	r0, #1
 800f3d6:	bd10      	pop	{r4, pc}
 800f3d8:	2000      	movs	r0, #0
 800f3da:	bd10      	pop	{r4, pc}
 800f3dc:	2000      	movs	r0, #0
 800f3de:	4770      	bx	lr

0800f3e0 <rcl_publisher_is_valid_except_context>:
 800f3e0:	b130      	cbz	r0, 800f3f0 <rcl_publisher_is_valid_except_context+0x10>
 800f3e2:	6800      	ldr	r0, [r0, #0]
 800f3e4:	b120      	cbz	r0, 800f3f0 <rcl_publisher_is_valid_except_context+0x10>
 800f3e6:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 800f3ea:	3800      	subs	r0, #0
 800f3ec:	bf18      	it	ne
 800f3ee:	2001      	movne	r0, #1
 800f3f0:	4770      	bx	lr
 800f3f2:	bf00      	nop

0800f3f4 <rcl_get_zero_initialized_service>:
 800f3f4:	4b01      	ldr	r3, [pc, #4]	; (800f3fc <rcl_get_zero_initialized_service+0x8>)
 800f3f6:	6818      	ldr	r0, [r3, #0]
 800f3f8:	4770      	bx	lr
 800f3fa:	bf00      	nop
 800f3fc:	0801ce10 	.word	0x0801ce10

0800f400 <rcl_service_init>:
 800f400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f404:	b088      	sub	sp, #32
 800f406:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f408:	b1ff      	cbz	r7, 800f44a <rcl_service_init+0x4a>
 800f40a:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 800f40e:	4605      	mov	r5, r0
 800f410:	460e      	mov	r6, r1
 800f412:	4691      	mov	r9, r2
 800f414:	4650      	mov	r0, sl
 800f416:	4698      	mov	r8, r3
 800f418:	f001 fa30 	bl	801087c <rcutils_allocator_is_valid>
 800f41c:	f080 0401 	eor.w	r4, r0, #1
 800f420:	b2e4      	uxtb	r4, r4
 800f422:	b994      	cbnz	r4, 800f44a <rcl_service_init+0x4a>
 800f424:	b18d      	cbz	r5, 800f44a <rcl_service_init+0x4a>
 800f426:	4630      	mov	r0, r6
 800f428:	f7ff fe78 	bl	800f11c <rcl_node_is_valid>
 800f42c:	2800      	cmp	r0, #0
 800f42e:	d05d      	beq.n	800f4ec <rcl_service_init+0xec>
 800f430:	f1b8 0f00 	cmp.w	r8, #0
 800f434:	d009      	beq.n	800f44a <rcl_service_init+0x4a>
 800f436:	f1b9 0f00 	cmp.w	r9, #0
 800f43a:	d006      	beq.n	800f44a <rcl_service_init+0x4a>
 800f43c:	682b      	ldr	r3, [r5, #0]
 800f43e:	b14b      	cbz	r3, 800f454 <rcl_service_init+0x54>
 800f440:	2464      	movs	r4, #100	; 0x64
 800f442:	4620      	mov	r0, r4
 800f444:	b008      	add	sp, #32
 800f446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f44a:	240b      	movs	r4, #11
 800f44c:	4620      	mov	r0, r4
 800f44e:	b008      	add	sp, #32
 800f450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f454:	aa07      	add	r2, sp, #28
 800f456:	9304      	str	r3, [sp, #16]
 800f458:	9307      	str	r3, [sp, #28]
 800f45a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f45e:	9205      	str	r2, [sp, #20]
 800f460:	2201      	movs	r2, #1
 800f462:	9203      	str	r2, [sp, #12]
 800f464:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f468:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f46c:	4641      	mov	r1, r8
 800f46e:	4630      	mov	r0, r6
 800f470:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f474:	f007 fe24 	bl	80170c0 <rcl_node_resolve_name>
 800f478:	2800      	cmp	r0, #0
 800f47a:	d146      	bne.n	800f50a <rcl_service_init+0x10a>
 800f47c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f47e:	f44f 7088 	mov.w	r0, #272	; 0x110
 800f482:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f484:	4798      	blx	r3
 800f486:	6028      	str	r0, [r5, #0]
 800f488:	2800      	cmp	r0, #0
 800f48a:	d046      	beq.n	800f51a <rcl_service_init+0x11a>
 800f48c:	4630      	mov	r0, r6
 800f48e:	f7ff fe67 	bl	800f160 <rcl_node_get_rmw_handle>
 800f492:	463b      	mov	r3, r7
 800f494:	4649      	mov	r1, r9
 800f496:	9a07      	ldr	r2, [sp, #28]
 800f498:	682c      	ldr	r4, [r5, #0]
 800f49a:	f002 fbb1 	bl	8011c00 <rmw_create_service>
 800f49e:	682b      	ldr	r3, [r5, #0]
 800f4a0:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 800f4a4:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f4a8:	b338      	cbz	r0, 800f4fa <rcl_service_init+0xfa>
 800f4aa:	f103 0168 	add.w	r1, r3, #104	; 0x68
 800f4ae:	f002 fcd9 	bl	8011e64 <rmw_service_request_subscription_get_actual_qos>
 800f4b2:	bb00      	cbnz	r0, 800f4f6 <rcl_service_init+0xf6>
 800f4b4:	682b      	ldr	r3, [r5, #0]
 800f4b6:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 800f4ba:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f4be:	f002 fcbd 	bl	8011e3c <rmw_service_response_publisher_get_actual_qos>
 800f4c2:	4604      	mov	r4, r0
 800f4c4:	b9b8      	cbnz	r0, 800f4f6 <rcl_service_init+0xf6>
 800f4c6:	6828      	ldr	r0, [r5, #0]
 800f4c8:	2268      	movs	r2, #104	; 0x68
 800f4ca:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800f4ce:	4639      	mov	r1, r7
 800f4d0:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 800f4d4:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 800f4d8:	f00c fab1 	bl	801ba3e <memcpy>
 800f4dc:	9807      	ldr	r0, [sp, #28]
 800f4de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f4e0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f4e2:	4798      	blx	r3
 800f4e4:	4620      	mov	r0, r4
 800f4e6:	b008      	add	sp, #32
 800f4e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4ec:	24c8      	movs	r4, #200	; 0xc8
 800f4ee:	4620      	mov	r0, r4
 800f4f0:	b008      	add	sp, #32
 800f4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4f6:	682b      	ldr	r3, [r5, #0]
 800f4f8:	b16b      	cbz	r3, 800f516 <rcl_service_init+0x116>
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f4fe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f500:	2401      	movs	r4, #1
 800f502:	4790      	blx	r2
 800f504:	2300      	movs	r3, #0
 800f506:	602b      	str	r3, [r5, #0]
 800f508:	e7e8      	b.n	800f4dc <rcl_service_init+0xdc>
 800f50a:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 800f50e:	2b01      	cmp	r3, #1
 800f510:	d905      	bls.n	800f51e <rcl_service_init+0x11e>
 800f512:	280a      	cmp	r0, #10
 800f514:	d001      	beq.n	800f51a <rcl_service_init+0x11a>
 800f516:	2401      	movs	r4, #1
 800f518:	e7e0      	b.n	800f4dc <rcl_service_init+0xdc>
 800f51a:	240a      	movs	r4, #10
 800f51c:	e7de      	b.n	800f4dc <rcl_service_init+0xdc>
 800f51e:	2468      	movs	r4, #104	; 0x68
 800f520:	e7dc      	b.n	800f4dc <rcl_service_init+0xdc>
 800f522:	bf00      	nop

0800f524 <rcl_service_get_default_options>:
 800f524:	b530      	push	{r4, r5, lr}
 800f526:	4d0f      	ldr	r5, [pc, #60]	; (800f564 <rcl_service_get_default_options+0x40>)
 800f528:	b087      	sub	sp, #28
 800f52a:	4604      	mov	r4, r0
 800f52c:	2250      	movs	r2, #80	; 0x50
 800f52e:	490e      	ldr	r1, [pc, #56]	; (800f568 <rcl_service_get_default_options+0x44>)
 800f530:	4628      	mov	r0, r5
 800f532:	f00c fa84 	bl	801ba3e <memcpy>
 800f536:	4668      	mov	r0, sp
 800f538:	f001 f992 	bl	8010860 <rcutils_get_default_allocator>
 800f53c:	46ec      	mov	ip, sp
 800f53e:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f542:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f546:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f54a:	f8dc 3000 	ldr.w	r3, [ip]
 800f54e:	2268      	movs	r2, #104	; 0x68
 800f550:	4629      	mov	r1, r5
 800f552:	4620      	mov	r0, r4
 800f554:	f8ce 3000 	str.w	r3, [lr]
 800f558:	f00c fa71 	bl	801ba3e <memcpy>
 800f55c:	4620      	mov	r0, r4
 800f55e:	b007      	add	sp, #28
 800f560:	bd30      	pop	{r4, r5, pc}
 800f562:	bf00      	nop
 800f564:	2000c878 	.word	0x2000c878
 800f568:	0801ce18 	.word	0x0801ce18

0800f56c <rcl_service_get_rmw_handle>:
 800f56c:	b118      	cbz	r0, 800f576 <rcl_service_get_rmw_handle+0xa>
 800f56e:	6800      	ldr	r0, [r0, #0]
 800f570:	b108      	cbz	r0, 800f576 <rcl_service_get_rmw_handle+0xa>
 800f572:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f576:	4770      	bx	lr

0800f578 <rcl_take_request>:
 800f578:	b570      	push	{r4, r5, r6, lr}
 800f57a:	468e      	mov	lr, r1
 800f57c:	b08c      	sub	sp, #48	; 0x30
 800f57e:	460c      	mov	r4, r1
 800f580:	4616      	mov	r6, r2
 800f582:	f10d 0c18 	add.w	ip, sp, #24
 800f586:	4605      	mov	r5, r0
 800f588:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f58c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f590:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f594:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f598:	b30d      	cbz	r5, 800f5de <rcl_take_request+0x66>
 800f59a:	682b      	ldr	r3, [r5, #0]
 800f59c:	b1fb      	cbz	r3, 800f5de <rcl_take_request+0x66>
 800f59e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f5a2:	b1e0      	cbz	r0, 800f5de <rcl_take_request+0x66>
 800f5a4:	b336      	cbz	r6, 800f5f4 <rcl_take_request+0x7c>
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	4632      	mov	r2, r6
 800f5aa:	a902      	add	r1, sp, #8
 800f5ac:	f88d 3007 	strb.w	r3, [sp, #7]
 800f5b0:	f10d 0307 	add.w	r3, sp, #7
 800f5b4:	f002 fa22 	bl	80119fc <rmw_take_request>
 800f5b8:	4605      	mov	r5, r0
 800f5ba:	b198      	cbz	r0, 800f5e4 <rcl_take_request+0x6c>
 800f5bc:	280a      	cmp	r0, #10
 800f5be:	bf18      	it	ne
 800f5c0:	2501      	movne	r5, #1
 800f5c2:	f10d 0e18 	add.w	lr, sp, #24
 800f5c6:	46a4      	mov	ip, r4
 800f5c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f5cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f5d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f5d4:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f5d8:	4628      	mov	r0, r5
 800f5da:	b00c      	add	sp, #48	; 0x30
 800f5dc:	bd70      	pop	{r4, r5, r6, pc}
 800f5de:	f44f 7516 	mov.w	r5, #600	; 0x258
 800f5e2:	e7ee      	b.n	800f5c2 <rcl_take_request+0x4a>
 800f5e4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f5e8:	f240 2359 	movw	r3, #601	; 0x259
 800f5ec:	2a00      	cmp	r2, #0
 800f5ee:	bf08      	it	eq
 800f5f0:	461d      	moveq	r5, r3
 800f5f2:	e7e6      	b.n	800f5c2 <rcl_take_request+0x4a>
 800f5f4:	250b      	movs	r5, #11
 800f5f6:	e7e4      	b.n	800f5c2 <rcl_take_request+0x4a>

0800f5f8 <rcl_send_response>:
 800f5f8:	b170      	cbz	r0, 800f618 <rcl_send_response+0x20>
 800f5fa:	6800      	ldr	r0, [r0, #0]
 800f5fc:	b160      	cbz	r0, 800f618 <rcl_send_response+0x20>
 800f5fe:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f602:	b148      	cbz	r0, 800f618 <rcl_send_response+0x20>
 800f604:	b169      	cbz	r1, 800f622 <rcl_send_response+0x2a>
 800f606:	b510      	push	{r4, lr}
 800f608:	b14a      	cbz	r2, 800f61e <rcl_send_response+0x26>
 800f60a:	f002 fa55 	bl	8011ab8 <rmw_send_response>
 800f60e:	b110      	cbz	r0, 800f616 <rcl_send_response+0x1e>
 800f610:	2802      	cmp	r0, #2
 800f612:	bf18      	it	ne
 800f614:	2001      	movne	r0, #1
 800f616:	bd10      	pop	{r4, pc}
 800f618:	f44f 7016 	mov.w	r0, #600	; 0x258
 800f61c:	4770      	bx	lr
 800f61e:	200b      	movs	r0, #11
 800f620:	bd10      	pop	{r4, pc}
 800f622:	200b      	movs	r0, #11
 800f624:	4770      	bx	lr
 800f626:	bf00      	nop

0800f628 <rcl_service_is_valid>:
 800f628:	b130      	cbz	r0, 800f638 <rcl_service_is_valid+0x10>
 800f62a:	6800      	ldr	r0, [r0, #0]
 800f62c:	b120      	cbz	r0, 800f638 <rcl_service_is_valid+0x10>
 800f62e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f632:	3800      	subs	r0, #0
 800f634:	bf18      	it	ne
 800f636:	2001      	movne	r0, #1
 800f638:	4770      	bx	lr
 800f63a:	bf00      	nop

0800f63c <rcl_get_zero_initialized_subscription>:
 800f63c:	4b01      	ldr	r3, [pc, #4]	; (800f644 <rcl_get_zero_initialized_subscription+0x8>)
 800f63e:	6818      	ldr	r0, [r3, #0]
 800f640:	4770      	bx	lr
 800f642:	bf00      	nop
 800f644:	0801ce68 	.word	0x0801ce68

0800f648 <rcl_subscription_init>:
 800f648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f64c:	b088      	sub	sp, #32
 800f64e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f650:	b1ff      	cbz	r7, 800f692 <rcl_subscription_init+0x4a>
 800f652:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 800f656:	4605      	mov	r5, r0
 800f658:	460e      	mov	r6, r1
 800f65a:	4691      	mov	r9, r2
 800f65c:	4650      	mov	r0, sl
 800f65e:	4698      	mov	r8, r3
 800f660:	f001 f90c 	bl	801087c <rcutils_allocator_is_valid>
 800f664:	f080 0401 	eor.w	r4, r0, #1
 800f668:	b2e4      	uxtb	r4, r4
 800f66a:	b994      	cbnz	r4, 800f692 <rcl_subscription_init+0x4a>
 800f66c:	b18d      	cbz	r5, 800f692 <rcl_subscription_init+0x4a>
 800f66e:	4630      	mov	r0, r6
 800f670:	f7ff fd54 	bl	800f11c <rcl_node_is_valid>
 800f674:	2800      	cmp	r0, #0
 800f676:	d055      	beq.n	800f724 <rcl_subscription_init+0xdc>
 800f678:	f1b9 0f00 	cmp.w	r9, #0
 800f67c:	d009      	beq.n	800f692 <rcl_subscription_init+0x4a>
 800f67e:	f1b8 0f00 	cmp.w	r8, #0
 800f682:	d006      	beq.n	800f692 <rcl_subscription_init+0x4a>
 800f684:	682b      	ldr	r3, [r5, #0]
 800f686:	b14b      	cbz	r3, 800f69c <rcl_subscription_init+0x54>
 800f688:	2464      	movs	r4, #100	; 0x64
 800f68a:	4620      	mov	r0, r4
 800f68c:	b008      	add	sp, #32
 800f68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f692:	240b      	movs	r4, #11
 800f694:	4620      	mov	r0, r4
 800f696:	b008      	add	sp, #32
 800f698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f69c:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800f6a0:	aa07      	add	r2, sp, #28
 800f6a2:	9307      	str	r3, [sp, #28]
 800f6a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f6a8:	9205      	str	r2, [sp, #20]
 800f6aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6ae:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f6b2:	4641      	mov	r1, r8
 800f6b4:	4630      	mov	r0, r6
 800f6b6:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f6ba:	f007 fd01 	bl	80170c0 <rcl_node_resolve_name>
 800f6be:	2800      	cmp	r0, #0
 800f6c0:	d15f      	bne.n	800f782 <rcl_subscription_init+0x13a>
 800f6c2:	21c8      	movs	r1, #200	; 0xc8
 800f6c4:	2001      	movs	r0, #1
 800f6c6:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	; 0x5c
 800f6ca:	4798      	blx	r3
 800f6cc:	6028      	str	r0, [r5, #0]
 800f6ce:	2800      	cmp	r0, #0
 800f6d0:	d05f      	beq.n	800f792 <rcl_subscription_init+0x14a>
 800f6d2:	4630      	mov	r0, r6
 800f6d4:	f7ff fd44 	bl	800f160 <rcl_node_get_rmw_handle>
 800f6d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f6dc:	4649      	mov	r1, r9
 800f6de:	9a07      	ldr	r2, [sp, #28]
 800f6e0:	9300      	str	r3, [sp, #0]
 800f6e2:	463b      	mov	r3, r7
 800f6e4:	682c      	ldr	r4, [r5, #0]
 800f6e6:	f002 fbd1 	bl	8011e8c <rmw_create_subscription>
 800f6ea:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
 800f6ee:	682c      	ldr	r4, [r5, #0]
 800f6f0:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 800f6f4:	b348      	cbz	r0, 800f74a <rcl_subscription_init+0x102>
 800f6f6:	f104 0170 	add.w	r1, r4, #112	; 0x70
 800f6fa:	f002 fcbd 	bl	8012078 <rmw_subscription_get_actual_qos>
 800f6fe:	4604      	mov	r4, r0
 800f700:	b9a8      	cbnz	r0, 800f72e <rcl_subscription_init+0xe6>
 800f702:	6828      	ldr	r0, [r5, #0]
 800f704:	2270      	movs	r2, #112	; 0x70
 800f706:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800f70a:	4639      	mov	r1, r7
 800f70c:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 800f710:	f00c f995 	bl	801ba3e <memcpy>
 800f714:	9807      	ldr	r0, [sp, #28]
 800f716:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f718:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f71a:	4798      	blx	r3
 800f71c:	4620      	mov	r0, r4
 800f71e:	b008      	add	sp, #32
 800f720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f724:	24c8      	movs	r4, #200	; 0xc8
 800f726:	4620      	mov	r0, r4
 800f728:	b008      	add	sp, #32
 800f72a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f72e:	682c      	ldr	r4, [r5, #0]
 800f730:	b36c      	cbz	r4, 800f78e <rcl_subscription_init+0x146>
 800f732:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800f736:	b14b      	cbz	r3, 800f74c <rcl_subscription_init+0x104>
 800f738:	4630      	mov	r0, r6
 800f73a:	f7ff fd11 	bl	800f160 <rcl_node_get_rmw_handle>
 800f73e:	682b      	ldr	r3, [r5, #0]
 800f740:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800f744:	f002 fcac 	bl	80120a0 <rmw_destroy_subscription>
 800f748:	682c      	ldr	r4, [r5, #0]
 800f74a:	b194      	cbz	r4, 800f772 <rcl_subscription_init+0x12a>
 800f74c:	f104 0650 	add.w	r6, r4, #80	; 0x50
 800f750:	4630      	mov	r0, r6
 800f752:	f001 f893 	bl	801087c <rcutils_allocator_is_valid>
 800f756:	b158      	cbz	r0, 800f770 <rcl_subscription_init+0x128>
 800f758:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800f75a:	b148      	cbz	r0, 800f770 <rcl_subscription_init+0x128>
 800f75c:	4631      	mov	r1, r6
 800f75e:	f001 fac3 	bl	8010ce8 <rmw_subscription_content_filter_options_fini>
 800f762:	4606      	mov	r6, r0
 800f764:	b9c8      	cbnz	r0, 800f79a <rcl_subscription_init+0x152>
 800f766:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f768:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800f76a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800f76c:	4798      	blx	r3
 800f76e:	66e6      	str	r6, [r4, #108]	; 0x6c
 800f770:	682c      	ldr	r4, [r5, #0]
 800f772:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f774:	4620      	mov	r0, r4
 800f776:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f778:	2401      	movs	r4, #1
 800f77a:	4798      	blx	r3
 800f77c:	2300      	movs	r3, #0
 800f77e:	602b      	str	r3, [r5, #0]
 800f780:	e7c8      	b.n	800f714 <rcl_subscription_init+0xcc>
 800f782:	2867      	cmp	r0, #103	; 0x67
 800f784:	d007      	beq.n	800f796 <rcl_subscription_init+0x14e>
 800f786:	2869      	cmp	r0, #105	; 0x69
 800f788:	d005      	beq.n	800f796 <rcl_subscription_init+0x14e>
 800f78a:	280a      	cmp	r0, #10
 800f78c:	d001      	beq.n	800f792 <rcl_subscription_init+0x14a>
 800f78e:	2401      	movs	r4, #1
 800f790:	e7c0      	b.n	800f714 <rcl_subscription_init+0xcc>
 800f792:	240a      	movs	r4, #10
 800f794:	e7be      	b.n	800f714 <rcl_subscription_init+0xcc>
 800f796:	2467      	movs	r4, #103	; 0x67
 800f798:	e7bc      	b.n	800f714 <rcl_subscription_init+0xcc>
 800f79a:	f007 fa37 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 800f79e:	682c      	ldr	r4, [r5, #0]
 800f7a0:	e7e7      	b.n	800f772 <rcl_subscription_init+0x12a>
 800f7a2:	bf00      	nop

0800f7a4 <rcl_subscription_get_default_options>:
 800f7a4:	b570      	push	{r4, r5, r6, lr}
 800f7a6:	4d14      	ldr	r5, [pc, #80]	; (800f7f8 <rcl_subscription_get_default_options+0x54>)
 800f7a8:	b08a      	sub	sp, #40	; 0x28
 800f7aa:	4604      	mov	r4, r0
 800f7ac:	2250      	movs	r2, #80	; 0x50
 800f7ae:	4913      	ldr	r1, [pc, #76]	; (800f7fc <rcl_subscription_get_default_options+0x58>)
 800f7b0:	4628      	mov	r0, r5
 800f7b2:	f00c f944 	bl	801ba3e <memcpy>
 800f7b6:	a804      	add	r0, sp, #16
 800f7b8:	f001 f852 	bl	8010860 <rcutils_get_default_allocator>
 800f7bc:	f10d 0c10 	add.w	ip, sp, #16
 800f7c0:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f7c4:	466e      	mov	r6, sp
 800f7c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f7ca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f7ce:	f8dc 3000 	ldr.w	r3, [ip]
 800f7d2:	4630      	mov	r0, r6
 800f7d4:	f8ce 3000 	str.w	r3, [lr]
 800f7d8:	f001 faa0 	bl	8010d1c <rmw_get_default_subscription_options>
 800f7dc:	f105 0364 	add.w	r3, r5, #100	; 0x64
 800f7e0:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f7e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f7e8:	2270      	movs	r2, #112	; 0x70
 800f7ea:	4629      	mov	r1, r5
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	f00c f926 	bl	801ba3e <memcpy>
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	b00a      	add	sp, #40	; 0x28
 800f7f6:	bd70      	pop	{r4, r5, r6, pc}
 800f7f8:	2000c8e0 	.word	0x2000c8e0
 800f7fc:	0801ce70 	.word	0x0801ce70

0800f800 <rcl_take>:
 800f800:	2800      	cmp	r0, #0
 800f802:	d049      	beq.n	800f898 <rcl_take+0x98>
 800f804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f808:	4615      	mov	r5, r2
 800f80a:	6802      	ldr	r2, [r0, #0]
 800f80c:	b0a4      	sub	sp, #144	; 0x90
 800f80e:	4604      	mov	r4, r0
 800f810:	2a00      	cmp	r2, #0
 800f812:	d039      	beq.n	800f888 <rcl_take+0x88>
 800f814:	461f      	mov	r7, r3
 800f816:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800f81a:	b3ab      	cbz	r3, 800f888 <rcl_take+0x88>
 800f81c:	460e      	mov	r6, r1
 800f81e:	2900      	cmp	r1, #0
 800f820:	d038      	beq.n	800f894 <rcl_take+0x94>
 800f822:	2d00      	cmp	r5, #0
 800f824:	d03c      	beq.n	800f8a0 <rcl_take+0xa0>
 800f826:	a802      	add	r0, sp, #8
 800f828:	f04f 0800 	mov.w	r8, #0
 800f82c:	f001 fa7c 	bl	8010d28 <rmw_get_zero_initialized_message_info>
 800f830:	f10d 0c08 	add.w	ip, sp, #8
 800f834:	46ae      	mov	lr, r5
 800f836:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f83a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f83e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f842:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f846:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f84a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f84e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800f852:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800f856:	f88d 804f 	strb.w	r8, [sp, #79]	; 0x4f
 800f85a:	462b      	mov	r3, r5
 800f85c:	6820      	ldr	r0, [r4, #0]
 800f85e:	f10d 024f 	add.w	r2, sp, #79	; 0x4f
 800f862:	4631      	mov	r1, r6
 800f864:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f868:	9700      	str	r7, [sp, #0]
 800f86a:	f002 fc7b 	bl	8012164 <rmw_take_with_info>
 800f86e:	4603      	mov	r3, r0
 800f870:	b9c0      	cbnz	r0, 800f8a4 <rcl_take+0xa4>
 800f872:	f89d 104f 	ldrb.w	r1, [sp, #79]	; 0x4f
 800f876:	f240 1291 	movw	r2, #401	; 0x191
 800f87a:	2900      	cmp	r1, #0
 800f87c:	bf08      	it	eq
 800f87e:	4613      	moveq	r3, r2
 800f880:	4618      	mov	r0, r3
 800f882:	b024      	add	sp, #144	; 0x90
 800f884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f888:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f88c:	4618      	mov	r0, r3
 800f88e:	b024      	add	sp, #144	; 0x90
 800f890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f894:	230b      	movs	r3, #11
 800f896:	e7f3      	b.n	800f880 <rcl_take+0x80>
 800f898:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f89c:	4618      	mov	r0, r3
 800f89e:	4770      	bx	lr
 800f8a0:	ad14      	add	r5, sp, #80	; 0x50
 800f8a2:	e7c0      	b.n	800f826 <rcl_take+0x26>
 800f8a4:	f007 f9b2 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 800f8a8:	4603      	mov	r3, r0
 800f8aa:	e7e9      	b.n	800f880 <rcl_take+0x80>

0800f8ac <rcl_subscription_get_rmw_handle>:
 800f8ac:	b118      	cbz	r0, 800f8b6 <rcl_subscription_get_rmw_handle+0xa>
 800f8ae:	6800      	ldr	r0, [r0, #0]
 800f8b0:	b108      	cbz	r0, 800f8b6 <rcl_subscription_get_rmw_handle+0xa>
 800f8b2:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f8b6:	4770      	bx	lr

0800f8b8 <rcl_subscription_is_valid>:
 800f8b8:	b130      	cbz	r0, 800f8c8 <rcl_subscription_is_valid+0x10>
 800f8ba:	6800      	ldr	r0, [r0, #0]
 800f8bc:	b120      	cbz	r0, 800f8c8 <rcl_subscription_is_valid+0x10>
 800f8be:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f8c2:	3800      	subs	r0, #0
 800f8c4:	bf18      	it	ne
 800f8c6:	2001      	movne	r0, #1
 800f8c8:	4770      	bx	lr
 800f8ca:	bf00      	nop

0800f8cc <_rclc_check_for_new_data>:
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	d046      	beq.n	800f95e <_rclc_check_for_new_data+0x92>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	b530      	push	{r4, r5, lr}
 800f8d4:	7802      	ldrb	r2, [r0, #0]
 800f8d6:	b085      	sub	sp, #20
 800f8d8:	2a0a      	cmp	r2, #10
 800f8da:	d842      	bhi.n	800f962 <_rclc_check_for_new_data+0x96>
 800f8dc:	e8df f002 	tbb	[pc, r2]
 800f8e0:	14181212 	.word	0x14181212
 800f8e4:	06060614 	.word	0x06060614
 800f8e8:	2e1a      	.short	0x2e1a
 800f8ea:	16          	.byte	0x16
 800f8eb:	00          	.byte	0x00
 800f8ec:	6a0a      	ldr	r2, [r1, #32]
 800f8ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f8f0:	2000      	movs	r0, #0
 800f8f2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800f8f6:	1a12      	subs	r2, r2, r0
 800f8f8:	bf18      	it	ne
 800f8fa:	2201      	movne	r2, #1
 800f8fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800f900:	b005      	add	sp, #20
 800f902:	bd30      	pop	{r4, r5, pc}
 800f904:	680a      	ldr	r2, [r1, #0]
 800f906:	e7f2      	b.n	800f8ee <_rclc_check_for_new_data+0x22>
 800f908:	698a      	ldr	r2, [r1, #24]
 800f90a:	e7f0      	b.n	800f8ee <_rclc_check_for_new_data+0x22>
 800f90c:	688a      	ldr	r2, [r1, #8]
 800f90e:	e7ee      	b.n	800f8ee <_rclc_check_for_new_data+0x22>
 800f910:	690a      	ldr	r2, [r1, #16]
 800f912:	e7ec      	b.n	800f8ee <_rclc_check_for_new_data+0x22>
 800f914:	685c      	ldr	r4, [r3, #4]
 800f916:	4608      	mov	r0, r1
 800f918:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f91c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f920:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f924:	f104 0110 	add.w	r1, r4, #16
 800f928:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f92c:	9500      	str	r5, [sp, #0]
 800f92e:	f104 0341 	add.w	r3, r4, #65	; 0x41
 800f932:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800f936:	f008 ff2f 	bl	8018798 <rcl_action_client_wait_set_get_entities_ready>
 800f93a:	e7e1      	b.n	800f900 <_rclc_check_for_new_data+0x34>
 800f93c:	685c      	ldr	r4, [r3, #4]
 800f93e:	4608      	mov	r0, r1
 800f940:	f104 0222 	add.w	r2, r4, #34	; 0x22
 800f944:	f104 0123 	add.w	r1, r4, #35	; 0x23
 800f948:	f104 0321 	add.w	r3, r4, #33	; 0x21
 800f94c:	e9cd 2100 	strd	r2, r1, [sp]
 800f950:	f104 0220 	add.w	r2, r4, #32
 800f954:	f104 0110 	add.w	r1, r4, #16
 800f958:	f009 f936 	bl	8018bc8 <rcl_action_server_wait_set_get_entities_ready>
 800f95c:	e7d0      	b.n	800f900 <_rclc_check_for_new_data+0x34>
 800f95e:	200b      	movs	r0, #11
 800f960:	4770      	bx	lr
 800f962:	2001      	movs	r0, #1
 800f964:	e7cc      	b.n	800f900 <_rclc_check_for_new_data+0x34>
 800f966:	bf00      	nop

0800f968 <_rclc_take_new_data>:
 800f968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f96a:	b09b      	sub	sp, #108	; 0x6c
 800f96c:	2800      	cmp	r0, #0
 800f96e:	f000 8088 	beq.w	800fa82 <_rclc_take_new_data+0x11a>
 800f972:	7803      	ldrb	r3, [r0, #0]
 800f974:	4604      	mov	r4, r0
 800f976:	2b0a      	cmp	r3, #10
 800f978:	f200 8167 	bhi.w	800fc4a <_rclc_take_new_data+0x2e2>
 800f97c:	e8df f003 	tbb	[pc, r3]
 800f980:	44152d2d 	.word	0x44152d2d
 800f984:	19191944 	.word	0x19191944
 800f988:	065a      	.short	0x065a
 800f98a:	15          	.byte	0x15
 800f98b:	00          	.byte	0x00
 800f98c:	6840      	ldr	r0, [r0, #4]
 800f98e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800f992:	2b00      	cmp	r3, #0
 800f994:	f040 80b2 	bne.w	800fafc <_rclc_take_new_data+0x194>
 800f998:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	f040 80e4 	bne.w	800fb6a <_rclc_take_new_data+0x202>
 800f9a2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d16f      	bne.n	800fa8a <_rclc_take_new_data+0x122>
 800f9aa:	2500      	movs	r5, #0
 800f9ac:	4628      	mov	r0, r5
 800f9ae:	b01b      	add	sp, #108	; 0x6c
 800f9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9b2:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800f9b4:	6a0b      	ldr	r3, [r1, #32]
 800f9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d0f5      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800f9be:	6882      	ldr	r2, [r0, #8]
 800f9c0:	f100 0110 	add.w	r1, r0, #16
 800f9c4:	6840      	ldr	r0, [r0, #4]
 800f9c6:	f7ff fdd7 	bl	800f578 <rcl_take_request>
 800f9ca:	4605      	mov	r5, r0
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	d0ec      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800f9d0:	f240 2359 	movw	r3, #601	; 0x259
 800f9d4:	4298      	cmp	r0, r3
 800f9d6:	d013      	beq.n	800fa00 <_rclc_take_new_data+0x98>
 800f9d8:	e029      	b.n	800fa2e <_rclc_take_new_data+0xc6>
 800f9da:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800f9dc:	680b      	ldr	r3, [r1, #0]
 800f9de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d0e1      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	aa0a      	add	r2, sp, #40	; 0x28
 800f9ea:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800f9ee:	f7ff ff07 	bl	800f800 <rcl_take>
 800f9f2:	4605      	mov	r5, r0
 800f9f4:	2800      	cmp	r0, #0
 800f9f6:	d0d9      	beq.n	800f9ac <_rclc_take_new_data+0x44>
 800f9f8:	f240 1391 	movw	r3, #401	; 0x191
 800f9fc:	4298      	cmp	r0, r3
 800f9fe:	d116      	bne.n	800fa2e <_rclc_take_new_data+0xc6>
 800fa00:	2300      	movs	r3, #0
 800fa02:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800fa06:	e7d1      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fa08:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800fa0a:	698b      	ldr	r3, [r1, #24]
 800fa0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d0ca      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800fa14:	6882      	ldr	r2, [r0, #8]
 800fa16:	f100 0110 	add.w	r1, r0, #16
 800fa1a:	6840      	ldr	r0, [r0, #4]
 800fa1c:	f007 f8a4 	bl	8016b68 <rcl_take_response>
 800fa20:	4605      	mov	r5, r0
 800fa22:	2800      	cmp	r0, #0
 800fa24:	d0c1      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800fa26:	f240 13f5 	movw	r3, #501	; 0x1f5
 800fa2a:	4298      	cmp	r0, r3
 800fa2c:	d0be      	beq.n	800f9ac <_rclc_take_new_data+0x44>
 800fa2e:	f000 ff63 	bl	80108f8 <rcutils_reset_error>
 800fa32:	e7bb      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fa34:	6840      	ldr	r0, [r0, #4]
 800fa36:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d17d      	bne.n	800fb3a <_rclc_take_new_data+0x1d2>
 800fa3e:	69c3      	ldr	r3, [r0, #28]
 800fa40:	b11b      	cbz	r3, 800fa4a <_rclc_take_new_data+0xe2>
 800fa42:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d144      	bne.n	800fad4 <_rclc_take_new_data+0x16c>
 800fa4a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	f040 80ac 	bne.w	800fbac <_rclc_take_new_data+0x244>
 800fa54:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d0a6      	beq.n	800f9aa <_rclc_take_new_data+0x42>
 800fa5c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800fa5e:	a90a      	add	r1, sp, #40	; 0x28
 800fa60:	3010      	adds	r0, #16
 800fa62:	f008 fd71 	bl	8018548 <rcl_action_take_result_response>
 800fa66:	4605      	mov	r5, r0
 800fa68:	2800      	cmp	r0, #0
 800fa6a:	d1e0      	bne.n	800fa2e <_rclc_take_new_data+0xc6>
 800fa6c:	6860      	ldr	r0, [r4, #4]
 800fa6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fa72:	f009 f9d9 	bl	8018e28 <rclc_action_find_handle_by_result_request_sequence_number>
 800fa76:	2800      	cmp	r0, #0
 800fa78:	d098      	beq.n	800f9ac <_rclc_take_new_data+0x44>
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 800fa80:	e794      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fa82:	250b      	movs	r5, #11
 800fa84:	4628      	mov	r0, r5
 800fa86:	b01b      	add	sp, #108	; 0x6c
 800fa88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa8a:	ae04      	add	r6, sp, #16
 800fa8c:	3010      	adds	r0, #16
 800fa8e:	aa0a      	add	r2, sp, #40	; 0x28
 800fa90:	4631      	mov	r1, r6
 800fa92:	f008 ffcd 	bl	8018a30 <rcl_action_take_cancel_request>
 800fa96:	4605      	mov	r5, r0
 800fa98:	2800      	cmp	r0, #0
 800fa9a:	d1c8      	bne.n	800fa2e <_rclc_take_new_data+0xc6>
 800fa9c:	a90a      	add	r1, sp, #40	; 0x28
 800fa9e:	6860      	ldr	r0, [r4, #4]
 800faa0:	f009 f982 	bl	8018da8 <rclc_action_find_goal_handle_by_uuid>
 800faa4:	4607      	mov	r7, r0
 800faa6:	2800      	cmp	r0, #0
 800faa8:	f000 80bb 	beq.w	800fc22 <_rclc_take_new_data+0x2ba>
 800faac:	2101      	movs	r1, #1
 800faae:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800fab2:	f009 f903 	bl	8018cbc <rcl_action_transition_goal_state>
 800fab6:	2803      	cmp	r0, #3
 800fab8:	4684      	mov	ip, r0
 800faba:	f040 80a7 	bne.w	800fc0c <_rclc_take_new_data+0x2a4>
 800fabe:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800fac2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800fac4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fac6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800faca:	e884 0003 	stmia.w	r4, {r0, r1}
 800face:	f887 c008 	strb.w	ip, [r7, #8]
 800fad2:	e76b      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fad4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fad6:	3010      	adds	r0, #16
 800fad8:	f008 fdb6 	bl	8018648 <rcl_action_take_feedback>
 800fadc:	4605      	mov	r5, r0
 800fade:	2800      	cmp	r0, #0
 800fae0:	d1a5      	bne.n	800fa2e <_rclc_take_new_data+0xc6>
 800fae2:	6860      	ldr	r0, [r4, #4]
 800fae4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fae6:	f009 f95f 	bl	8018da8 <rclc_action_find_goal_handle_by_uuid>
 800faea:	4603      	mov	r3, r0
 800faec:	2800      	cmp	r0, #0
 800faee:	f000 80a3 	beq.w	800fc38 <_rclc_take_new_data+0x2d0>
 800faf2:	2201      	movs	r2, #1
 800faf4:	6860      	ldr	r0, [r4, #4]
 800faf6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800fafa:	e7a6      	b.n	800fa4a <_rclc_take_new_data+0xe2>
 800fafc:	f009 f92e 	bl	8018d5c <rclc_action_take_goal_handle>
 800fb00:	4606      	mov	r6, r0
 800fb02:	6860      	ldr	r0, [r4, #4]
 800fb04:	2e00      	cmp	r6, #0
 800fb06:	f43f af47 	beq.w	800f998 <_rclc_take_new_data+0x30>
 800fb0a:	6070      	str	r0, [r6, #4]
 800fb0c:	f106 0128 	add.w	r1, r6, #40	; 0x28
 800fb10:	69f2      	ldr	r2, [r6, #28]
 800fb12:	3010      	adds	r0, #16
 800fb14:	f008 fed6 	bl	80188c4 <rcl_action_take_goal_request>
 800fb18:	4605      	mov	r5, r0
 800fb1a:	2800      	cmp	r0, #0
 800fb1c:	f040 808e 	bne.w	800fc3c <_rclc_take_new_data+0x2d4>
 800fb20:	69f7      	ldr	r7, [r6, #28]
 800fb22:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800fb24:	7235      	strb	r5, [r6, #8]
 800fb26:	f8c6 0009 	str.w	r0, [r6, #9]
 800fb2a:	f8c6 100d 	str.w	r1, [r6, #13]
 800fb2e:	6860      	ldr	r0, [r4, #4]
 800fb30:	f8c6 2011 	str.w	r2, [r6, #17]
 800fb34:	f8c6 3015 	str.w	r3, [r6, #21]
 800fb38:	e72e      	b.n	800f998 <_rclc_take_new_data+0x30>
 800fb3a:	aa04      	add	r2, sp, #16
 800fb3c:	a90a      	add	r1, sp, #40	; 0x28
 800fb3e:	3010      	adds	r0, #16
 800fb40:	f008 fc8a 	bl	8018458 <rcl_action_take_goal_response>
 800fb44:	4605      	mov	r5, r0
 800fb46:	2800      	cmp	r0, #0
 800fb48:	f47f af71 	bne.w	800fa2e <_rclc_take_new_data+0xc6>
 800fb4c:	6860      	ldr	r0, [r4, #4]
 800fb4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fb52:	f009 f957 	bl	8018e04 <rclc_action_find_handle_by_goal_request_sequence_number>
 800fb56:	b130      	cbz	r0, 800fb66 <_rclc_take_new_data+0x1fe>
 800fb58:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800fb5c:	2201      	movs	r2, #1
 800fb5e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800fb62:	f880 2020 	strb.w	r2, [r0, #32]
 800fb66:	6860      	ldr	r0, [r4, #4]
 800fb68:	e769      	b.n	800fa3e <_rclc_take_new_data+0xd6>
 800fb6a:	3010      	adds	r0, #16
 800fb6c:	aa04      	add	r2, sp, #16
 800fb6e:	a90a      	add	r1, sp, #40	; 0x28
 800fb70:	f008 ff1e 	bl	80189b0 <rcl_action_take_result_request>
 800fb74:	4605      	mov	r5, r0
 800fb76:	2800      	cmp	r0, #0
 800fb78:	f47f af59 	bne.w	800fa2e <_rclc_take_new_data+0xc6>
 800fb7c:	a904      	add	r1, sp, #16
 800fb7e:	6860      	ldr	r0, [r4, #4]
 800fb80:	f009 f912 	bl	8018da8 <rclc_action_find_goal_handle_by_uuid>
 800fb84:	4607      	mov	r7, r0
 800fb86:	b160      	cbz	r0, 800fba2 <_rclc_take_new_data+0x23a>
 800fb88:	ad0a      	add	r5, sp, #40	; 0x28
 800fb8a:	f100 0640 	add.w	r6, r0, #64	; 0x40
 800fb8e:	f04f 0c02 	mov.w	ip, #2
 800fb92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fb94:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800fb96:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fb9a:	e886 0003 	stmia.w	r6, {r0, r1}
 800fb9e:	f887 c008 	strb.w	ip, [r7, #8]
 800fba2:	6860      	ldr	r0, [r4, #4]
 800fba4:	2300      	movs	r3, #0
 800fba6:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 800fbaa:	e6fa      	b.n	800f9a2 <_rclc_take_new_data+0x3a>
 800fbac:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800fbb0:	a90a      	add	r1, sp, #40	; 0x28
 800fbb2:	3010      	adds	r0, #16
 800fbb4:	f008 fd08 	bl	80185c8 <rcl_action_take_cancel_response>
 800fbb8:	4605      	mov	r5, r0
 800fbba:	2800      	cmp	r0, #0
 800fbbc:	f47f af37 	bne.w	800fa2e <_rclc_take_new_data+0xc6>
 800fbc0:	6860      	ldr	r0, [r4, #4]
 800fbc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fbc6:	f009 f941 	bl	8018e4c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800fbca:	4606      	mov	r6, r0
 800fbcc:	6860      	ldr	r0, [r4, #4]
 800fbce:	2e00      	cmp	r6, #0
 800fbd0:	f43f af40 	beq.w	800fa54 <_rclc_take_new_data+0xec>
 800fbd4:	2701      	movs	r7, #1
 800fbd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fbd8:	84b7      	strh	r7, [r6, #36]	; 0x24
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	f43f af3a 	beq.w	800fa54 <_rclc_take_new_data+0xec>
 800fbe0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fbe2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800fbe6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800fbea:	f009 f8dd 	bl	8018da8 <rclc_action_find_goal_handle_by_uuid>
 800fbee:	b138      	cbz	r0, 800fc00 <_rclc_take_new_data+0x298>
 800fbf0:	6860      	ldr	r0, [r4, #4]
 800fbf2:	3501      	adds	r5, #1
 800fbf4:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 800fbf8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fbfa:	42ab      	cmp	r3, r5
 800fbfc:	d8f0      	bhi.n	800fbe0 <_rclc_take_new_data+0x278>
 800fbfe:	e729      	b.n	800fa54 <_rclc_take_new_data+0xec>
 800fc00:	6860      	ldr	r0, [r4, #4]
 800fc02:	3501      	adds	r5, #1
 800fc04:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fc06:	42ab      	cmp	r3, r5
 800fc08:	d8ea      	bhi.n	800fbe0 <_rclc_take_new_data+0x278>
 800fc0a:	e723      	b.n	800fa54 <_rclc_take_new_data+0xec>
 800fc0c:	ab06      	add	r3, sp, #24
 800fc0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fc10:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fc14:	2103      	movs	r1, #3
 800fc16:	6860      	ldr	r0, [r4, #4]
 800fc18:	e896 000c 	ldmia.w	r6, {r2, r3}
 800fc1c:	f009 f98c 	bl	8018f38 <rclc_action_server_goal_cancel_reject>
 800fc20:	e6c4      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fc22:	ab06      	add	r3, sp, #24
 800fc24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fc26:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fc2a:	2102      	movs	r1, #2
 800fc2c:	6860      	ldr	r0, [r4, #4]
 800fc2e:	e896 000c 	ldmia.w	r6, {r2, r3}
 800fc32:	f009 f981 	bl	8018f38 <rclc_action_server_goal_cancel_reject>
 800fc36:	e6b9      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fc38:	6860      	ldr	r0, [r4, #4]
 800fc3a:	e706      	b.n	800fa4a <_rclc_take_new_data+0xe2>
 800fc3c:	4631      	mov	r1, r6
 800fc3e:	6860      	ldr	r0, [r4, #4]
 800fc40:	f009 f89c 	bl	8018d7c <rclc_action_remove_used_goal_handle>
 800fc44:	f000 fe58 	bl	80108f8 <rcutils_reset_error>
 800fc48:	e6b0      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fc4a:	2501      	movs	r5, #1
 800fc4c:	e6ae      	b.n	800f9ac <_rclc_take_new_data+0x44>
 800fc4e:	bf00      	nop

0800fc50 <_rclc_execute.part.0>:
 800fc50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc52:	7803      	ldrb	r3, [r0, #0]
 800fc54:	b085      	sub	sp, #20
 800fc56:	4604      	mov	r4, r0
 800fc58:	2b0a      	cmp	r3, #10
 800fc5a:	f200 8139 	bhi.w	800fed0 <_rclc_execute.part.0+0x280>
 800fc5e:	e8df f003 	tbb	[pc, r3]
 800fc62:	4268      	.short	0x4268
 800fc64:	06a75b4d 	.word	0x06a75b4d
 800fc68:	721d0606 	.word	0x721d0606
 800fc6c:	62          	.byte	0x62
 800fc6d:	00          	.byte	0x00
 800fc6e:	2b06      	cmp	r3, #6
 800fc70:	f000 8126 	beq.w	800fec0 <_rclc_execute.part.0+0x270>
 800fc74:	2b07      	cmp	r3, #7
 800fc76:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fc78:	f040 811c 	bne.w	800feb4 <_rclc_execute.part.0+0x264>
 800fc7c:	f104 0510 	add.w	r5, r4, #16
 800fc80:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 800fc84:	6880      	ldr	r0, [r0, #8]
 800fc86:	4798      	blx	r3
 800fc88:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800fc8a:	4629      	mov	r1, r5
 800fc8c:	6860      	ldr	r0, [r4, #4]
 800fc8e:	f7ff fcb3 	bl	800f5f8 <rcl_send_response>
 800fc92:	4604      	mov	r4, r0
 800fc94:	b378      	cbz	r0, 800fcf6 <_rclc_execute.part.0+0xa6>
 800fc96:	f000 fe2f 	bl	80108f8 <rcutils_reset_error>
 800fc9a:	e02c      	b.n	800fcf6 <_rclc_execute.part.0+0xa6>
 800fc9c:	6840      	ldr	r0, [r0, #4]
 800fc9e:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	f000 808e 	beq.w	800fdc4 <_rclc_execute.part.0+0x174>
 800fca8:	2600      	movs	r6, #0
 800fcaa:	2701      	movs	r7, #1
 800fcac:	e004      	b.n	800fcb8 <_rclc_execute.part.0+0x68>
 800fcae:	f009 f82f 	bl	8018d10 <rclc_action_send_result_request>
 800fcb2:	b998      	cbnz	r0, 800fcdc <_rclc_execute.part.0+0x8c>
 800fcb4:	722f      	strb	r7, [r5, #8]
 800fcb6:	6860      	ldr	r0, [r4, #4]
 800fcb8:	f009 f8da 	bl	8018e70 <rclc_action_find_first_handle_with_goal_response>
 800fcbc:	4605      	mov	r5, r0
 800fcbe:	2800      	cmp	r0, #0
 800fcc0:	d07f      	beq.n	800fdc2 <_rclc_execute.part.0+0x172>
 800fcc2:	6863      	ldr	r3, [r4, #4]
 800fcc4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fcc6:	699b      	ldr	r3, [r3, #24]
 800fcc8:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 800fccc:	f885 6020 	strb.w	r6, [r5, #32]
 800fcd0:	4798      	blx	r3
 800fcd2:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800fcd6:	4628      	mov	r0, r5
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d1e8      	bne.n	800fcae <_rclc_execute.part.0+0x5e>
 800fcdc:	6860      	ldr	r0, [r4, #4]
 800fcde:	4629      	mov	r1, r5
 800fce0:	f009 f84c 	bl	8018d7c <rclc_action_remove_used_goal_handle>
 800fce4:	e7e7      	b.n	800fcb6 <_rclc_execute.part.0+0x66>
 800fce6:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800fcea:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800fcee:	b100      	cbz	r0, 800fcf2 <_rclc_execute.part.0+0xa2>
 800fcf0:	68a0      	ldr	r0, [r4, #8]
 800fcf2:	2400      	movs	r4, #0
 800fcf4:	4798      	blx	r3
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	b005      	add	sp, #20
 800fcfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcfc:	6840      	ldr	r0, [r0, #4]
 800fcfe:	f007 fc61 	bl	80175c4 <rcl_timer_call>
 800fd02:	f240 3321 	movw	r3, #801	; 0x321
 800fd06:	4604      	mov	r4, r0
 800fd08:	4298      	cmp	r0, r3
 800fd0a:	d001      	beq.n	800fd10 <_rclc_execute.part.0+0xc0>
 800fd0c:	2800      	cmp	r0, #0
 800fd0e:	d1c2      	bne.n	800fc96 <_rclc_execute.part.0+0x46>
 800fd10:	2400      	movs	r4, #0
 800fd12:	4620      	mov	r0, r4
 800fd14:	b005      	add	sp, #20
 800fd16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd18:	2400      	movs	r4, #0
 800fd1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fd1c:	6880      	ldr	r0, [r0, #8]
 800fd1e:	4798      	blx	r3
 800fd20:	4620      	mov	r0, r4
 800fd22:	b005      	add	sp, #20
 800fd24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd26:	2400      	movs	r4, #0
 800fd28:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fd2a:	4798      	blx	r3
 800fd2c:	4620      	mov	r0, r4
 800fd2e:	b005      	add	sp, #20
 800fd30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd32:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800fd36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800fd38:	b100      	cbz	r0, 800fd3c <_rclc_execute.part.0+0xec>
 800fd3a:	68a0      	ldr	r0, [r4, #8]
 800fd3c:	2400      	movs	r4, #0
 800fd3e:	4798      	blx	r3
 800fd40:	4620      	mov	r0, r4
 800fd42:	b005      	add	sp, #20
 800fd44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd46:	6840      	ldr	r0, [r0, #4]
 800fd48:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800fd4c:	bb3b      	cbnz	r3, 800fd9e <_rclc_execute.part.0+0x14e>
 800fd4e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d07d      	beq.n	800fe52 <_rclc_execute.part.0+0x202>
 800fd56:	f640 0634 	movw	r6, #2100	; 0x834
 800fd5a:	2701      	movs	r7, #1
 800fd5c:	e007      	b.n	800fd6e <_rclc_execute.part.0+0x11e>
 800fd5e:	4628      	mov	r0, r5
 800fd60:	f009 f89e 	bl	8018ea0 <rclc_action_server_response_goal_request>
 800fd64:	4629      	mov	r1, r5
 800fd66:	6860      	ldr	r0, [r4, #4]
 800fd68:	f009 f808 	bl	8018d7c <rclc_action_remove_used_goal_handle>
 800fd6c:	6860      	ldr	r0, [r4, #4]
 800fd6e:	2100      	movs	r1, #0
 800fd70:	f009 f830 	bl	8018dd4 <rclc_action_find_first_handle_by_status>
 800fd74:	4605      	mov	r5, r0
 800fd76:	2800      	cmp	r0, #0
 800fd78:	d068      	beq.n	800fe4c <_rclc_execute.part.0+0x1fc>
 800fd7a:	6863      	ldr	r3, [r4, #4]
 800fd7c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800fd7e:	699b      	ldr	r3, [r3, #24]
 800fd80:	4798      	blx	r3
 800fd82:	42b0      	cmp	r0, r6
 800fd84:	f04f 0100 	mov.w	r1, #0
 800fd88:	d1e9      	bne.n	800fd5e <_rclc_execute.part.0+0x10e>
 800fd8a:	2101      	movs	r1, #1
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	f009 f887 	bl	8018ea0 <rclc_action_server_response_goal_request>
 800fd92:	722f      	strb	r7, [r5, #8]
 800fd94:	e7ea      	b.n	800fd6c <_rclc_execute.part.0+0x11c>
 800fd96:	6848      	ldr	r0, [r1, #4]
 800fd98:	f008 fff0 	bl	8018d7c <rclc_action_remove_used_goal_handle>
 800fd9c:	6860      	ldr	r0, [r4, #4]
 800fd9e:	f009 f825 	bl	8018dec <rclc_action_find_first_terminated_handle>
 800fda2:	4601      	mov	r1, r0
 800fda4:	2800      	cmp	r0, #0
 800fda6:	d1f6      	bne.n	800fd96 <_rclc_execute.part.0+0x146>
 800fda8:	6860      	ldr	r0, [r4, #4]
 800fdaa:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 800fdae:	e7ce      	b.n	800fd4e <_rclc_execute.part.0+0xfe>
 800fdb0:	2400      	movs	r4, #0
 800fdb2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fdb4:	f100 0110 	add.w	r1, r0, #16
 800fdb8:	6880      	ldr	r0, [r0, #8]
 800fdba:	4798      	blx	r3
 800fdbc:	4620      	mov	r0, r4
 800fdbe:	b005      	add	sp, #20
 800fdc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdc2:	6860      	ldr	r0, [r4, #4]
 800fdc4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800fdc8:	b18b      	cbz	r3, 800fdee <_rclc_execute.part.0+0x19e>
 800fdca:	68c5      	ldr	r5, [r0, #12]
 800fdcc:	b32d      	cbz	r5, 800fe1a <_rclc_execute.part.0+0x1ca>
 800fdce:	2600      	movs	r6, #0
 800fdd0:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 800fdd4:	b143      	cbz	r3, 800fde8 <_rclc_execute.part.0+0x198>
 800fdd6:	69c3      	ldr	r3, [r0, #28]
 800fdd8:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 800fddc:	b123      	cbz	r3, 800fde8 <_rclc_execute.part.0+0x198>
 800fdde:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fde0:	4628      	mov	r0, r5
 800fde2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fde4:	4798      	blx	r3
 800fde6:	6860      	ldr	r0, [r4, #4]
 800fde8:	682d      	ldr	r5, [r5, #0]
 800fdea:	2d00      	cmp	r5, #0
 800fdec:	d1f0      	bne.n	800fdd0 <_rclc_execute.part.0+0x180>
 800fdee:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800fdf2:	b193      	cbz	r3, 800fe1a <_rclc_execute.part.0+0x1ca>
 800fdf4:	68c5      	ldr	r5, [r0, #12]
 800fdf6:	b185      	cbz	r5, 800fe1a <_rclc_execute.part.0+0x1ca>
 800fdf8:	2600      	movs	r6, #0
 800fdfa:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800fdfe:	b14b      	cbz	r3, 800fe14 <_rclc_execute.part.0+0x1c4>
 800fe00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800fe02:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 800fe06:	b12b      	cbz	r3, 800fe14 <_rclc_execute.part.0+0x1c4>
 800fe08:	4628      	mov	r0, r5
 800fe0a:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 800fe0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fe10:	4798      	blx	r3
 800fe12:	6860      	ldr	r0, [r4, #4]
 800fe14:	682d      	ldr	r5, [r5, #0]
 800fe16:	2d00      	cmp	r5, #0
 800fe18:	d1ef      	bne.n	800fdfa <_rclc_execute.part.0+0x1aa>
 800fe1a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	f43f af76 	beq.w	800fd10 <_rclc_execute.part.0+0xc0>
 800fe24:	2700      	movs	r7, #0
 800fe26:	e00b      	b.n	800fe40 <_rclc_execute.part.0+0x1f0>
 800fe28:	6863      	ldr	r3, [r4, #4]
 800fe2a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fe2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800fe2e:	6a1e      	ldr	r6, [r3, #32]
 800fe30:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 800fe34:	47b0      	blx	r6
 800fe36:	6860      	ldr	r0, [r4, #4]
 800fe38:	4629      	mov	r1, r5
 800fe3a:	f008 ff9f 	bl	8018d7c <rclc_action_remove_used_goal_handle>
 800fe3e:	6860      	ldr	r0, [r4, #4]
 800fe40:	f009 f822 	bl	8018e88 <rclc_action_find_first_handle_with_result_response>
 800fe44:	4605      	mov	r5, r0
 800fe46:	2800      	cmp	r0, #0
 800fe48:	d1ee      	bne.n	800fe28 <_rclc_execute.part.0+0x1d8>
 800fe4a:	e761      	b.n	800fd10 <_rclc_execute.part.0+0xc0>
 800fe4c:	6860      	ldr	r0, [r4, #4]
 800fe4e:	f880 5020 	strb.w	r5, [r0, #32]
 800fe52:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	f43f af5a 	beq.w	800fd10 <_rclc_execute.part.0+0xc0>
 800fe5c:	68c5      	ldr	r5, [r0, #12]
 800fe5e:	b1b5      	cbz	r5, 800fe8e <_rclc_execute.part.0+0x23e>
 800fe60:	2602      	movs	r6, #2
 800fe62:	e001      	b.n	800fe68 <_rclc_execute.part.0+0x218>
 800fe64:	682d      	ldr	r5, [r5, #0]
 800fe66:	b195      	cbz	r5, 800fe8e <_rclc_execute.part.0+0x23e>
 800fe68:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800fe6c:	2b03      	cmp	r3, #3
 800fe6e:	d1f9      	bne.n	800fe64 <_rclc_execute.part.0+0x214>
 800fe70:	69c3      	ldr	r3, [r0, #28]
 800fe72:	4628      	mov	r0, r5
 800fe74:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800fe76:	4798      	blx	r3
 800fe78:	4603      	mov	r3, r0
 800fe7a:	f105 0260 	add.w	r2, r5, #96	; 0x60
 800fe7e:	4628      	mov	r0, r5
 800fe80:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 800fe84:	b143      	cbz	r3, 800fe98 <_rclc_execute.part.0+0x248>
 800fe86:	f009 f82b 	bl	8018ee0 <rclc_action_server_goal_cancel_accept>
 800fe8a:	6860      	ldr	r0, [r4, #4]
 800fe8c:	e7ea      	b.n	800fe64 <_rclc_execute.part.0+0x214>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	461c      	mov	r4, r3
 800fe92:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800fe96:	e72e      	b.n	800fcf6 <_rclc_execute.part.0+0xa6>
 800fe98:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800fe9a:	f105 0758 	add.w	r7, r5, #88	; 0x58
 800fe9e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fea2:	2101      	movs	r1, #1
 800fea4:	6860      	ldr	r0, [r4, #4]
 800fea6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800feaa:	f009 f845 	bl	8018f38 <rclc_action_server_goal_cancel_reject>
 800feae:	722e      	strb	r6, [r5, #8]
 800feb0:	6860      	ldr	r0, [r4, #4]
 800feb2:	e7d7      	b.n	800fe64 <_rclc_execute.part.0+0x214>
 800feb4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800feb6:	f104 0510 	add.w	r5, r4, #16
 800feba:	6880      	ldr	r0, [r0, #8]
 800febc:	4798      	blx	r3
 800febe:	e6e3      	b.n	800fc88 <_rclc_execute.part.0+0x38>
 800fec0:	f100 0510 	add.w	r5, r0, #16
 800fec4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fec6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fec8:	4629      	mov	r1, r5
 800feca:	6880      	ldr	r0, [r0, #8]
 800fecc:	4798      	blx	r3
 800fece:	e6db      	b.n	800fc88 <_rclc_execute.part.0+0x38>
 800fed0:	2401      	movs	r4, #1
 800fed2:	e710      	b.n	800fcf6 <_rclc_execute.part.0+0xa6>

0800fed4 <rclc_executor_trigger_any>:
 800fed4:	2800      	cmp	r0, #0
 800fed6:	d03d      	beq.n	800ff54 <rclc_executor_trigger_any+0x80>
 800fed8:	2900      	cmp	r1, #0
 800feda:	d03c      	beq.n	800ff56 <rclc_executor_trigger_any+0x82>
 800fedc:	4603      	mov	r3, r0
 800fede:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 800fee2:	2200      	movs	r2, #0
 800fee4:	2800      	cmp	r0, #0
 800fee6:	d035      	beq.n	800ff54 <rclc_executor_trigger_any+0x80>
 800fee8:	b430      	push	{r4, r5}
 800feea:	f893 c000 	ldrb.w	ip, [r3]
 800feee:	f1bc 0f08 	cmp.w	ip, #8
 800fef2:	d11d      	bne.n	800ff30 <rclc_executor_trigger_any+0x5c>
 800fef4:	685c      	ldr	r4, [r3, #4]
 800fef6:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800fef8:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 800fefc:	d105      	bne.n	800ff0a <rclc_executor_trigger_any+0x36>
 800fefe:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800ff02:	b910      	cbnz	r0, 800ff0a <rclc_executor_trigger_any+0x36>
 800ff04:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 800ff08:	b128      	cbz	r0, 800ff16 <rclc_executor_trigger_any+0x42>
 800ff0a:	bc30      	pop	{r4, r5}
 800ff0c:	4770      	bx	lr
 800ff0e:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 800ff12:	2800      	cmp	r0, #0
 800ff14:	d1f9      	bne.n	800ff0a <rclc_executor_trigger_any+0x36>
 800ff16:	3201      	adds	r2, #1
 800ff18:	3340      	adds	r3, #64	; 0x40
 800ff1a:	4291      	cmp	r1, r2
 800ff1c:	d017      	beq.n	800ff4e <rclc_executor_trigger_any+0x7a>
 800ff1e:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 800ff22:	2800      	cmp	r0, #0
 800ff24:	d0f1      	beq.n	800ff0a <rclc_executor_trigger_any+0x36>
 800ff26:	f893 c000 	ldrb.w	ip, [r3]
 800ff2a:	f1bc 0f08 	cmp.w	ip, #8
 800ff2e:	d0e1      	beq.n	800fef4 <rclc_executor_trigger_any+0x20>
 800ff30:	f1bc 0f09 	cmp.w	ip, #9
 800ff34:	d1eb      	bne.n	800ff0e <rclc_executor_trigger_any+0x3a>
 800ff36:	685c      	ldr	r4, [r3, #4]
 800ff38:	6a25      	ldr	r5, [r4, #32]
 800ff3a:	2d00      	cmp	r5, #0
 800ff3c:	d1e5      	bne.n	800ff0a <rclc_executor_trigger_any+0x36>
 800ff3e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800ff42:	2800      	cmp	r0, #0
 800ff44:	d1e1      	bne.n	800ff0a <rclc_executor_trigger_any+0x36>
 800ff46:	3201      	adds	r2, #1
 800ff48:	3340      	adds	r3, #64	; 0x40
 800ff4a:	4291      	cmp	r1, r2
 800ff4c:	d1e7      	bne.n	800ff1e <rclc_executor_trigger_any+0x4a>
 800ff4e:	2000      	movs	r0, #0
 800ff50:	bc30      	pop	{r4, r5}
 800ff52:	4770      	bx	lr
 800ff54:	4770      	bx	lr
 800ff56:	4608      	mov	r0, r1
 800ff58:	4770      	bx	lr
 800ff5a:	bf00      	nop

0800ff5c <rclc_executor_get_zero_initialized_executor>:
 800ff5c:	b510      	push	{r4, lr}
 800ff5e:	4604      	mov	r4, r0
 800ff60:	2288      	movs	r2, #136	; 0x88
 800ff62:	4902      	ldr	r1, [pc, #8]	; (800ff6c <rclc_executor_get_zero_initialized_executor+0x10>)
 800ff64:	f00b fd6b 	bl	801ba3e <memcpy>
 800ff68:	4620      	mov	r0, r4
 800ff6a:	bd10      	pop	{r4, pc}
 800ff6c:	0801cec0 	.word	0x0801cec0

0800ff70 <rclc_executor_init>:
 800ff70:	2900      	cmp	r1, #0
 800ff72:	d06a      	beq.n	801004a <rclc_executor_init+0xda>
 800ff74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff78:	4605      	mov	r5, r0
 800ff7a:	b0b0      	sub	sp, #192	; 0xc0
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	d05c      	beq.n	801003a <rclc_executor_init+0xca>
 800ff80:	4616      	mov	r6, r2
 800ff82:	4618      	mov	r0, r3
 800ff84:	4688      	mov	r8, r1
 800ff86:	461f      	mov	r7, r3
 800ff88:	f000 fc78 	bl	801087c <rcutils_allocator_is_valid>
 800ff8c:	2e00      	cmp	r6, #0
 800ff8e:	d054      	beq.n	801003a <rclc_executor_init+0xca>
 800ff90:	f080 0401 	eor.w	r4, r0, #1
 800ff94:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800ff98:	d14f      	bne.n	801003a <rclc_executor_init+0xca>
 800ff9a:	2288      	movs	r2, #136	; 0x88
 800ff9c:	4930      	ldr	r1, [pc, #192]	; (8010060 <rclc_executor_init+0xf0>)
 800ff9e:	a80e      	add	r0, sp, #56	; 0x38
 800ffa0:	f00b fd4d 	bl	801ba3e <memcpy>
 800ffa4:	a90e      	add	r1, sp, #56	; 0x38
 800ffa6:	2288      	movs	r2, #136	; 0x88
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	f00b fd48 	bl	801ba3e <memcpy>
 800ffae:	4668      	mov	r0, sp
 800ffb0:	f8c5 8000 	str.w	r8, [r5]
 800ffb4:	60ae      	str	r6, [r5, #8]
 800ffb6:	f007 fc7b 	bl	80178b0 <rcl_get_zero_initialized_wait_set>
 800ffba:	46ec      	mov	ip, sp
 800ffbc:	f105 0e14 	add.w	lr, r5, #20
 800ffc0:	f8d7 8000 	ldr.w	r8, [r7]
 800ffc4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ffc8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ffcc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ffd0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ffd4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ffd8:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010058 <rclc_executor_init+0xe8>
 800ffdc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ffe0:	f8dc 3000 	ldr.w	r3, [ip]
 800ffe4:	01b0      	lsls	r0, r6, #6
 800ffe6:	6939      	ldr	r1, [r7, #16]
 800ffe8:	f8ce 3000 	str.w	r3, [lr]
 800ffec:	612f      	str	r7, [r5, #16]
 800ffee:	ed85 7b1a 	vstr	d7, [r5, #104]	; 0x68
 800fff2:	47c0      	blx	r8
 800fff4:	6068      	str	r0, [r5, #4]
 800fff6:	b908      	cbnz	r0, 800fffc <rclc_executor_init+0x8c>
 800fff8:	e029      	b.n	801004e <rclc_executor_init+0xde>
 800fffa:	6868      	ldr	r0, [r5, #4]
 800fffc:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 8010000:	3401      	adds	r4, #1
 8010002:	4631      	mov	r1, r6
 8010004:	f000 fac0 	bl	8010588 <rclc_executor_handle_init>
 8010008:	42a6      	cmp	r6, r4
 801000a:	d8f6      	bhi.n	800fffa <rclc_executor_init+0x8a>
 801000c:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8010010:	f000 faae 	bl	8010570 <rclc_executor_handle_counters_zero_init>
 8010014:	4a13      	ldr	r2, [pc, #76]	; (8010064 <rclc_executor_init+0xf4>)
 8010016:	2300      	movs	r3, #0
 8010018:	6868      	ldr	r0, [r5, #4]
 801001a:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
 801001e:	b168      	cbz	r0, 801003c <rclc_executor_init+0xcc>
 8010020:	68ab      	ldr	r3, [r5, #8]
 8010022:	b173      	cbz	r3, 8010042 <rclc_executor_init+0xd2>
 8010024:	692a      	ldr	r2, [r5, #16]
 8010026:	fab2 f382 	clz	r3, r2
 801002a:	095b      	lsrs	r3, r3, #5
 801002c:	b14a      	cbz	r2, 8010042 <rclc_executor_init+0xd2>
 801002e:	4618      	mov	r0, r3
 8010030:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
 8010034:	b030      	add	sp, #192	; 0xc0
 8010036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801003a:	200b      	movs	r0, #11
 801003c:	b030      	add	sp, #192	; 0xc0
 801003e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010042:	2000      	movs	r0, #0
 8010044:	b030      	add	sp, #192	; 0xc0
 8010046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801004a:	200b      	movs	r0, #11
 801004c:	4770      	bx	lr
 801004e:	200a      	movs	r0, #10
 8010050:	e7f4      	b.n	801003c <rclc_executor_init+0xcc>
 8010052:	bf00      	nop
 8010054:	f3af 8000 	nop.w
 8010058:	3b9aca00 	.word	0x3b9aca00
 801005c:	00000000 	.word	0x00000000
 8010060:	0801cec0 	.word	0x0801cec0
 8010064:	0800fed5 	.word	0x0800fed5

08010068 <rclc_executor_add_subscription>:
 8010068:	2b00      	cmp	r3, #0
 801006a:	bf18      	it	ne
 801006c:	2a00      	cmpne	r2, #0
 801006e:	b570      	push	{r4, r5, r6, lr}
 8010070:	4604      	mov	r4, r0
 8010072:	bf0c      	ite	eq
 8010074:	2001      	moveq	r0, #1
 8010076:	2000      	movne	r0, #0
 8010078:	f89d c010 	ldrb.w	ip, [sp, #16]
 801007c:	2900      	cmp	r1, #0
 801007e:	bf08      	it	eq
 8010080:	f040 0001 	orreq.w	r0, r0, #1
 8010084:	bb28      	cbnz	r0, 80100d2 <rclc_executor_add_subscription+0x6a>
 8010086:	fab4 f584 	clz	r5, r4
 801008a:	096d      	lsrs	r5, r5, #5
 801008c:	b30c      	cbz	r4, 80100d2 <rclc_executor_add_subscription+0x6a>
 801008e:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 8010092:	4286      	cmp	r6, r0
 8010094:	d301      	bcc.n	801009a <rclc_executor_add_subscription+0x32>
 8010096:	2001      	movs	r0, #1
 8010098:	bd70      	pop	{r4, r5, r6, pc}
 801009a:	6860      	ldr	r0, [r4, #4]
 801009c:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 80100a0:	f800 500e 	strb.w	r5, [r0, lr]
 80100a4:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 80100a8:	3601      	adds	r6, #1
 80100aa:	6303      	str	r3, [r0, #48]	; 0x30
 80100ac:	2301      	movs	r3, #1
 80100ae:	62c5      	str	r5, [r0, #44]	; 0x2c
 80100b0:	f104 0514 	add.w	r5, r4, #20
 80100b4:	f880 c001 	strb.w	ip, [r0, #1]
 80100b8:	8703      	strh	r3, [r0, #56]	; 0x38
 80100ba:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80100be:	4628      	mov	r0, r5
 80100c0:	60e6      	str	r6, [r4, #12]
 80100c2:	f007 fc09 	bl	80178d8 <rcl_wait_set_is_valid>
 80100c6:	b930      	cbnz	r0, 80100d6 <rclc_executor_add_subscription+0x6e>
 80100c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80100ca:	2000      	movs	r0, #0
 80100cc:	3301      	adds	r3, #1
 80100ce:	64a3      	str	r3, [r4, #72]	; 0x48
 80100d0:	bd70      	pop	{r4, r5, r6, pc}
 80100d2:	200b      	movs	r0, #11
 80100d4:	bd70      	pop	{r4, r5, r6, pc}
 80100d6:	4628      	mov	r0, r5
 80100d8:	f007 fc04 	bl	80178e4 <rcl_wait_set_fini>
 80100dc:	2800      	cmp	r0, #0
 80100de:	d0f3      	beq.n	80100c8 <rclc_executor_add_subscription+0x60>
 80100e0:	bd70      	pop	{r4, r5, r6, pc}
 80100e2:	bf00      	nop

080100e4 <rclc_executor_add_service>:
 80100e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100e6:	9d06      	ldr	r5, [sp, #24]
 80100e8:	4604      	mov	r4, r0
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	bf18      	it	ne
 80100ee:	2d00      	cmpne	r5, #0
 80100f0:	bf0c      	ite	eq
 80100f2:	2001      	moveq	r0, #1
 80100f4:	2000      	movne	r0, #0
 80100f6:	2a00      	cmp	r2, #0
 80100f8:	bf08      	it	eq
 80100fa:	f040 0001 	orreq.w	r0, r0, #1
 80100fe:	2900      	cmp	r1, #0
 8010100:	bf08      	it	eq
 8010102:	f040 0001 	orreq.w	r0, r0, #1
 8010106:	bb40      	cbnz	r0, 801015a <rclc_executor_add_service+0x76>
 8010108:	fab4 f684 	clz	r6, r4
 801010c:	0976      	lsrs	r6, r6, #5
 801010e:	b324      	cbz	r4, 801015a <rclc_executor_add_service+0x76>
 8010110:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 8010114:	42b8      	cmp	r0, r7
 8010116:	d301      	bcc.n	801011c <rclc_executor_add_service+0x38>
 8010118:	2001      	movs	r0, #1
 801011a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801011c:	6867      	ldr	r7, [r4, #4]
 801011e:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8010122:	f100 0c01 	add.w	ip, r0, #1
 8010126:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 801012a:	6283      	str	r3, [r0, #40]	; 0x28
 801012c:	2305      	movs	r3, #5
 801012e:	6305      	str	r5, [r0, #48]	; 0x30
 8010130:	f104 0514 	add.w	r5, r4, #20
 8010134:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8010138:	f827 300e 	strh.w	r3, [r7, lr]
 801013c:	2301      	movs	r3, #1
 801013e:	62c6      	str	r6, [r0, #44]	; 0x2c
 8010140:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8010144:	4628      	mov	r0, r5
 8010146:	f8c4 c00c 	str.w	ip, [r4, #12]
 801014a:	f007 fbc5 	bl	80178d8 <rcl_wait_set_is_valid>
 801014e:	b930      	cbnz	r0, 801015e <rclc_executor_add_service+0x7a>
 8010150:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8010152:	2000      	movs	r0, #0
 8010154:	3301      	adds	r3, #1
 8010156:	6563      	str	r3, [r4, #84]	; 0x54
 8010158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801015a:	200b      	movs	r0, #11
 801015c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801015e:	4628      	mov	r0, r5
 8010160:	f007 fbc0 	bl	80178e4 <rcl_wait_set_fini>
 8010164:	2800      	cmp	r0, #0
 8010166:	d0f3      	beq.n	8010150 <rclc_executor_add_service+0x6c>
 8010168:	e7d7      	b.n	801011a <rclc_executor_add_service+0x36>
 801016a:	bf00      	nop

0801016c <rclc_executor_prepare>:
 801016c:	2800      	cmp	r0, #0
 801016e:	d044      	beq.n	80101fa <rclc_executor_prepare+0x8e>
 8010170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010172:	f100 0514 	add.w	r5, r0, #20
 8010176:	b09b      	sub	sp, #108	; 0x6c
 8010178:	4604      	mov	r4, r0
 801017a:	4628      	mov	r0, r5
 801017c:	f007 fbac 	bl	80178d8 <rcl_wait_set_is_valid>
 8010180:	b110      	cbz	r0, 8010188 <rclc_executor_prepare+0x1c>
 8010182:	2000      	movs	r0, #0
 8010184:	b01b      	add	sp, #108	; 0x6c
 8010186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010188:	4628      	mov	r0, r5
 801018a:	f007 fbab 	bl	80178e4 <rcl_wait_set_fini>
 801018e:	2800      	cmp	r0, #0
 8010190:	d130      	bne.n	80101f4 <rclc_executor_prepare+0x88>
 8010192:	a80c      	add	r0, sp, #48	; 0x30
 8010194:	ae04      	add	r6, sp, #16
 8010196:	f007 fb8b 	bl	80178b0 <rcl_get_zero_initialized_wait_set>
 801019a:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 801019e:	46ae      	mov	lr, r5
 80101a0:	6927      	ldr	r7, [r4, #16]
 80101a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80101a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80101aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80101ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80101b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80101b6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80101ba:	f8dc 3000 	ldr.w	r3, [ip]
 80101be:	f8ce 3000 	str.w	r3, [lr]
 80101c2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80101c4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	4628      	mov	r0, r5
 80101ca:	6822      	ldr	r2, [r4, #0]
 80101cc:	6033      	str	r3, [r6, #0]
 80101ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80101d0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80101d2:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80101d6:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
 80101da:	e9cd 2100 	strd	r2, r1, [sp]
 80101de:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80101e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80101e2:	f007 fe7f 	bl	8017ee4 <rcl_wait_set_init>
 80101e6:	2800      	cmp	r0, #0
 80101e8:	d0cc      	beq.n	8010184 <rclc_executor_prepare+0x18>
 80101ea:	900b      	str	r0, [sp, #44]	; 0x2c
 80101ec:	f000 fb84 	bl	80108f8 <rcutils_reset_error>
 80101f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80101f2:	e7c7      	b.n	8010184 <rclc_executor_prepare+0x18>
 80101f4:	f000 fb80 	bl	80108f8 <rcutils_reset_error>
 80101f8:	e7cb      	b.n	8010192 <rclc_executor_prepare+0x26>
 80101fa:	200b      	movs	r0, #11
 80101fc:	4770      	bx	lr
 80101fe:	bf00      	nop

08010200 <rclc_executor_spin_some.part.0>:
 8010200:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010204:	4605      	mov	r5, r0
 8010206:	4691      	mov	r9, r2
 8010208:	4698      	mov	r8, r3
 801020a:	f7ff ffaf 	bl	801016c <rclc_executor_prepare>
 801020e:	f105 0614 	add.w	r6, r5, #20
 8010212:	4630      	mov	r0, r6
 8010214:	f007 fc32 	bl	8017a7c <rcl_wait_set_clear>
 8010218:	4607      	mov	r7, r0
 801021a:	2800      	cmp	r0, #0
 801021c:	f040 80a8 	bne.w	8010370 <rclc_executor_spin_some.part.0+0x170>
 8010220:	68ab      	ldr	r3, [r5, #8]
 8010222:	b30b      	cbz	r3, 8010268 <rclc_executor_spin_some.part.0+0x68>
 8010224:	4604      	mov	r4, r0
 8010226:	6869      	ldr	r1, [r5, #4]
 8010228:	01a2      	lsls	r2, r4, #6
 801022a:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 801022e:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 8010232:	b1cb      	cbz	r3, 8010268 <rclc_executor_spin_some.part.0+0x68>
 8010234:	5c8b      	ldrb	r3, [r1, r2]
 8010236:	2b0a      	cmp	r3, #10
 8010238:	f200 80de 	bhi.w	80103f8 <rclc_executor_spin_some.part.0+0x1f8>
 801023c:	e8df f003 	tbb	[pc, r3]
 8010240:	8da99d9d 	.word	0x8da99d9d
 8010244:	0606068d 	.word	0x0606068d
 8010248:	c1ce      	.short	0xc1ce
 801024a:	b5          	.byte	0xb5
 801024b:	00          	.byte	0x00
 801024c:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010250:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010254:	4630      	mov	r0, r6
 8010256:	f007 ff61 	bl	801811c <rcl_wait_set_add_service>
 801025a:	2800      	cmp	r0, #0
 801025c:	f040 8087 	bne.w	801036e <rclc_executor_spin_some.part.0+0x16e>
 8010260:	3401      	adds	r4, #1
 8010262:	68ab      	ldr	r3, [r5, #8]
 8010264:	429c      	cmp	r4, r3
 8010266:	d3de      	bcc.n	8010226 <rclc_executor_spin_some.part.0+0x26>
 8010268:	4643      	mov	r3, r8
 801026a:	464a      	mov	r2, r9
 801026c:	4630      	mov	r0, r6
 801026e:	f007 ff83 	bl	8018178 <rcl_wait>
 8010272:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8010276:	2b00      	cmp	r3, #0
 8010278:	f000 80c6 	beq.w	8010408 <rclc_executor_spin_some.part.0+0x208>
 801027c:	2b01      	cmp	r3, #1
 801027e:	f040 80bb 	bne.w	80103f8 <rclc_executor_spin_some.part.0+0x1f8>
 8010282:	68ab      	ldr	r3, [r5, #8]
 8010284:	2b00      	cmp	r3, #0
 8010286:	f000 8159 	beq.w	801053c <rclc_executor_spin_some.part.0+0x33c>
 801028a:	2400      	movs	r4, #0
 801028c:	f240 1991 	movw	r9, #401	; 0x191
 8010290:	46a0      	mov	r8, r4
 8010292:	e00a      	b.n	80102aa <rclc_executor_spin_some.part.0+0xaa>
 8010294:	f7ff fb1a 	bl	800f8cc <_rclc_check_for_new_data>
 8010298:	4604      	mov	r4, r0
 801029a:	b110      	cbz	r0, 80102a2 <rclc_executor_spin_some.part.0+0xa2>
 801029c:	4548      	cmp	r0, r9
 801029e:	f040 80b1 	bne.w	8010404 <rclc_executor_spin_some.part.0+0x204>
 80102a2:	68ab      	ldr	r3, [r5, #8]
 80102a4:	4598      	cmp	r8, r3
 80102a6:	f080 8126 	bcs.w	80104f6 <rclc_executor_spin_some.part.0+0x2f6>
 80102aa:	686a      	ldr	r2, [r5, #4]
 80102ac:	4631      	mov	r1, r6
 80102ae:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 80102b2:	f108 0801 	add.w	r8, r8, #1
 80102b6:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 80102ba:	f1bc 0f00 	cmp.w	ip, #0
 80102be:	d1e9      	bne.n	8010294 <rclc_executor_spin_some.part.0+0x94>
 80102c0:	4619      	mov	r1, r3
 80102c2:	4610      	mov	r0, r2
 80102c4:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 80102c8:	4798      	blx	r3
 80102ca:	2800      	cmp	r0, #0
 80102cc:	f000 809a 	beq.w	8010404 <rclc_executor_spin_some.part.0+0x204>
 80102d0:	68ab      	ldr	r3, [r5, #8]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	f000 8096 	beq.w	8010404 <rclc_executor_spin_some.part.0+0x204>
 80102d8:	f04f 0800 	mov.w	r8, #0
 80102dc:	f240 1991 	movw	r9, #401	; 0x191
 80102e0:	e009      	b.n	80102f6 <rclc_executor_spin_some.part.0+0xf6>
 80102e2:	f7ff fb41 	bl	800f968 <_rclc_take_new_data>
 80102e6:	4604      	mov	r4, r0
 80102e8:	b110      	cbz	r0, 80102f0 <rclc_executor_spin_some.part.0+0xf0>
 80102ea:	4548      	cmp	r0, r9
 80102ec:	f040 808a 	bne.w	8010404 <rclc_executor_spin_some.part.0+0x204>
 80102f0:	68ab      	ldr	r3, [r5, #8]
 80102f2:	4598      	cmp	r8, r3
 80102f4:	d209      	bcs.n	801030a <rclc_executor_spin_some.part.0+0x10a>
 80102f6:	6868      	ldr	r0, [r5, #4]
 80102f8:	4631      	mov	r1, r6
 80102fa:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 80102fe:	f108 0801 	add.w	r8, r8, #1
 8010302:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8010306:	2a00      	cmp	r2, #0
 8010308:	d1eb      	bne.n	80102e2 <rclc_executor_spin_some.part.0+0xe2>
 801030a:	2b00      	cmp	r3, #0
 801030c:	d07a      	beq.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 801030e:	2600      	movs	r6, #0
 8010310:	e00e      	b.n	8010330 <rclc_executor_spin_some.part.0+0x130>
 8010312:	f812 200c 	ldrb.w	r2, [r2, ip]
 8010316:	2a08      	cmp	r2, #8
 8010318:	f000 80fc 	beq.w	8010514 <rclc_executor_spin_some.part.0+0x314>
 801031c:	2a09      	cmp	r2, #9
 801031e:	f000 80ee 	beq.w	80104fe <rclc_executor_spin_some.part.0+0x2fe>
 8010322:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 8010326:	b98a      	cbnz	r2, 801034c <rclc_executor_spin_some.part.0+0x14c>
 8010328:	3601      	adds	r6, #1
 801032a:	429e      	cmp	r6, r3
 801032c:	d267      	bcs.n	80103fe <rclc_executor_spin_some.part.0+0x1fe>
 801032e:	2400      	movs	r4, #0
 8010330:	686a      	ldr	r2, [r5, #4]
 8010332:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 8010336:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 801033a:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 801033e:	2900      	cmp	r1, #0
 8010340:	d060      	beq.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 8010342:	7841      	ldrb	r1, [r0, #1]
 8010344:	2900      	cmp	r1, #0
 8010346:	d0e4      	beq.n	8010312 <rclc_executor_spin_some.part.0+0x112>
 8010348:	2901      	cmp	r1, #1
 801034a:	d1ed      	bne.n	8010328 <rclc_executor_spin_some.part.0+0x128>
 801034c:	f7ff fc80 	bl	800fc50 <_rclc_execute.part.0>
 8010350:	2800      	cmp	r0, #0
 8010352:	f040 80b5 	bne.w	80104c0 <rclc_executor_spin_some.part.0+0x2c0>
 8010356:	68ab      	ldr	r3, [r5, #8]
 8010358:	e7e6      	b.n	8010328 <rclc_executor_spin_some.part.0+0x128>
 801035a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801035e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010362:	4630      	mov	r0, r6
 8010364:	f007 feae 	bl	80180c4 <rcl_wait_set_add_client>
 8010368:	2800      	cmp	r0, #0
 801036a:	f43f af79 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 801036e:	4607      	mov	r7, r0
 8010370:	f000 fac2 	bl	80108f8 <rcutils_reset_error>
 8010374:	4638      	mov	r0, r7
 8010376:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801037a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801037e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010382:	4630      	mov	r0, r6
 8010384:	f007 fb4e 	bl	8017a24 <rcl_wait_set_add_subscription>
 8010388:	2800      	cmp	r0, #0
 801038a:	f43f af69 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 801038e:	4607      	mov	r7, r0
 8010390:	e7ee      	b.n	8010370 <rclc_executor_spin_some.part.0+0x170>
 8010392:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010396:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801039a:	4630      	mov	r0, r6
 801039c:	f007 fe62 	bl	8018064 <rcl_wait_set_add_timer>
 80103a0:	2800      	cmp	r0, #0
 80103a2:	f43f af5d 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 80103a6:	4607      	mov	r7, r0
 80103a8:	e7e2      	b.n	8010370 <rclc_executor_spin_some.part.0+0x170>
 80103aa:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80103ae:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80103b2:	4630      	mov	r0, r6
 80103b4:	f007 fe2a 	bl	801800c <rcl_wait_set_add_guard_condition>
 80103b8:	2800      	cmp	r0, #0
 80103ba:	f43f af51 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 80103be:	4607      	mov	r7, r0
 80103c0:	e7d6      	b.n	8010370 <rclc_executor_spin_some.part.0+0x170>
 80103c2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80103c6:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80103ca:	4630      	mov	r0, r6
 80103cc:	3110      	adds	r1, #16
 80103ce:	f008 fba7 	bl	8018b20 <rcl_action_wait_set_add_action_server>
 80103d2:	2800      	cmp	r0, #0
 80103d4:	f43f af44 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 80103d8:	4607      	mov	r7, r0
 80103da:	e7c9      	b.n	8010370 <rclc_executor_spin_some.part.0+0x170>
 80103dc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80103e0:	2300      	movs	r3, #0
 80103e2:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80103e6:	4630      	mov	r0, r6
 80103e8:	3110      	adds	r1, #16
 80103ea:	f008 f971 	bl	80186d0 <rcl_action_wait_set_add_action_client>
 80103ee:	2800      	cmp	r0, #0
 80103f0:	f43f af36 	beq.w	8010260 <rclc_executor_spin_some.part.0+0x60>
 80103f4:	4607      	mov	r7, r0
 80103f6:	e7bb      	b.n	8010370 <rclc_executor_spin_some.part.0+0x170>
 80103f8:	2701      	movs	r7, #1
 80103fa:	f000 fa7d 	bl	80108f8 <rcutils_reset_error>
 80103fe:	4638      	mov	r0, r7
 8010400:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010404:	4627      	mov	r7, r4
 8010406:	e7fa      	b.n	80103fe <rclc_executor_spin_some.part.0+0x1fe>
 8010408:	68ab      	ldr	r3, [r5, #8]
 801040a:	2b00      	cmp	r3, #0
 801040c:	f000 8093 	beq.w	8010536 <rclc_executor_spin_some.part.0+0x336>
 8010410:	2400      	movs	r4, #0
 8010412:	f240 1991 	movw	r9, #401	; 0x191
 8010416:	46a0      	mov	r8, r4
 8010418:	e008      	b.n	801042c <rclc_executor_spin_some.part.0+0x22c>
 801041a:	f7ff fa57 	bl	800f8cc <_rclc_check_for_new_data>
 801041e:	4604      	mov	r4, r0
 8010420:	b108      	cbz	r0, 8010426 <rclc_executor_spin_some.part.0+0x226>
 8010422:	4548      	cmp	r0, r9
 8010424:	d1ee      	bne.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 8010426:	68ab      	ldr	r3, [r5, #8]
 8010428:	4598      	cmp	r8, r3
 801042a:	d266      	bcs.n	80104fa <rclc_executor_spin_some.part.0+0x2fa>
 801042c:	686a      	ldr	r2, [r5, #4]
 801042e:	4631      	mov	r1, r6
 8010430:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8010434:	f108 0801 	add.w	r8, r8, #1
 8010438:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 801043c:	f1bc 0f00 	cmp.w	ip, #0
 8010440:	d1eb      	bne.n	801041a <rclc_executor_spin_some.part.0+0x21a>
 8010442:	4619      	mov	r1, r3
 8010444:	4610      	mov	r0, r2
 8010446:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 801044a:	4798      	blx	r3
 801044c:	2800      	cmp	r0, #0
 801044e:	d0d9      	beq.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 8010450:	68ab      	ldr	r3, [r5, #8]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d0d6      	beq.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 8010456:	f04f 0a00 	mov.w	sl, #0
 801045a:	f240 1891 	movw	r8, #401	; 0x191
 801045e:	f240 2959 	movw	r9, #601	; 0x259
 8010462:	e00e      	b.n	8010482 <rclc_executor_spin_some.part.0+0x282>
 8010464:	f813 300b 	ldrb.w	r3, [r3, fp]
 8010468:	2b08      	cmp	r3, #8
 801046a:	d034      	beq.n	80104d6 <rclc_executor_spin_some.part.0+0x2d6>
 801046c:	2b09      	cmp	r3, #9
 801046e:	d029      	beq.n	80104c4 <rclc_executor_spin_some.part.0+0x2c4>
 8010470:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8010474:	bb03      	cbnz	r3, 80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 8010476:	f10a 0a01 	add.w	sl, sl, #1
 801047a:	68ab      	ldr	r3, [r5, #8]
 801047c:	459a      	cmp	sl, r3
 801047e:	d2be      	bcs.n	80103fe <rclc_executor_spin_some.part.0+0x1fe>
 8010480:	2400      	movs	r4, #0
 8010482:	6868      	ldr	r0, [r5, #4]
 8010484:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 8010488:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 801048c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010490:	2b00      	cmp	r3, #0
 8010492:	d0b7      	beq.n	8010404 <rclc_executor_spin_some.part.0+0x204>
 8010494:	4631      	mov	r1, r6
 8010496:	f7ff fa67 	bl	800f968 <_rclc_take_new_data>
 801049a:	2800      	cmp	r0, #0
 801049c:	bf18      	it	ne
 801049e:	4540      	cmpne	r0, r8
 80104a0:	d001      	beq.n	80104a6 <rclc_executor_spin_some.part.0+0x2a6>
 80104a2:	4548      	cmp	r0, r9
 80104a4:	d10c      	bne.n	80104c0 <rclc_executor_spin_some.part.0+0x2c0>
 80104a6:	686b      	ldr	r3, [r5, #4]
 80104a8:	eb13 000b 	adds.w	r0, r3, fp
 80104ac:	d021      	beq.n	80104f2 <rclc_executor_spin_some.part.0+0x2f2>
 80104ae:	7842      	ldrb	r2, [r0, #1]
 80104b0:	2a00      	cmp	r2, #0
 80104b2:	d0d7      	beq.n	8010464 <rclc_executor_spin_some.part.0+0x264>
 80104b4:	2a01      	cmp	r2, #1
 80104b6:	d1de      	bne.n	8010476 <rclc_executor_spin_some.part.0+0x276>
 80104b8:	f7ff fbca 	bl	800fc50 <_rclc_execute.part.0>
 80104bc:	2800      	cmp	r0, #0
 80104be:	d0da      	beq.n	8010476 <rclc_executor_spin_some.part.0+0x276>
 80104c0:	4607      	mov	r7, r0
 80104c2:	e79c      	b.n	80103fe <rclc_executor_spin_some.part.0+0x1fe>
 80104c4:	6843      	ldr	r3, [r0, #4]
 80104c6:	6a1a      	ldr	r2, [r3, #32]
 80104c8:	2a00      	cmp	r2, #0
 80104ca:	d1f5      	bne.n	80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 80104cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d0d0      	beq.n	8010476 <rclc_executor_spin_some.part.0+0x276>
 80104d4:	e7f0      	b.n	80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 80104d6:	6843      	ldr	r3, [r0, #4]
 80104d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80104da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80104de:	d1eb      	bne.n	80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 80104e0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80104e4:	2a00      	cmp	r2, #0
 80104e6:	d1e7      	bne.n	80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 80104e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d0c2      	beq.n	8010476 <rclc_executor_spin_some.part.0+0x276>
 80104f0:	e7e2      	b.n	80104b8 <rclc_executor_spin_some.part.0+0x2b8>
 80104f2:	270b      	movs	r7, #11
 80104f4:	e783      	b.n	80103fe <rclc_executor_spin_some.part.0+0x1fe>
 80104f6:	686a      	ldr	r2, [r5, #4]
 80104f8:	e6e2      	b.n	80102c0 <rclc_executor_spin_some.part.0+0xc0>
 80104fa:	686a      	ldr	r2, [r5, #4]
 80104fc:	e7a1      	b.n	8010442 <rclc_executor_spin_some.part.0+0x242>
 80104fe:	6842      	ldr	r2, [r0, #4]
 8010500:	6a11      	ldr	r1, [r2, #32]
 8010502:	2900      	cmp	r1, #0
 8010504:	f47f af22 	bne.w	801034c <rclc_executor_spin_some.part.0+0x14c>
 8010508:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801050c:	2a00      	cmp	r2, #0
 801050e:	f43f af0b 	beq.w	8010328 <rclc_executor_spin_some.part.0+0x128>
 8010512:	e71b      	b.n	801034c <rclc_executor_spin_some.part.0+0x14c>
 8010514:	6842      	ldr	r2, [r0, #4]
 8010516:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8010518:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 801051c:	f47f af16 	bne.w	801034c <rclc_executor_spin_some.part.0+0x14c>
 8010520:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 8010524:	2900      	cmp	r1, #0
 8010526:	f47f af11 	bne.w	801034c <rclc_executor_spin_some.part.0+0x14c>
 801052a:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 801052e:	2a00      	cmp	r2, #0
 8010530:	f43f aefa 	beq.w	8010328 <rclc_executor_spin_some.part.0+0x128>
 8010534:	e70a      	b.n	801034c <rclc_executor_spin_some.part.0+0x14c>
 8010536:	686a      	ldr	r2, [r5, #4]
 8010538:	461c      	mov	r4, r3
 801053a:	e782      	b.n	8010442 <rclc_executor_spin_some.part.0+0x242>
 801053c:	686a      	ldr	r2, [r5, #4]
 801053e:	461c      	mov	r4, r3
 8010540:	e6be      	b.n	80102c0 <rclc_executor_spin_some.part.0+0xc0>
 8010542:	bf00      	nop

08010544 <rclc_executor_spin_some>:
 8010544:	b190      	cbz	r0, 801056c <rclc_executor_spin_some+0x28>
 8010546:	b570      	push	{r4, r5, r6, lr}
 8010548:	4604      	mov	r4, r0
 801054a:	6800      	ldr	r0, [r0, #0]
 801054c:	4616      	mov	r6, r2
 801054e:	461d      	mov	r5, r3
 8010550:	f006 fb7a 	bl	8016c48 <rcl_context_is_valid>
 8010554:	b130      	cbz	r0, 8010564 <rclc_executor_spin_some+0x20>
 8010556:	4632      	mov	r2, r6
 8010558:	462b      	mov	r3, r5
 801055a:	4620      	mov	r0, r4
 801055c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010560:	f7ff be4e 	b.w	8010200 <rclc_executor_spin_some.part.0>
 8010564:	f000 f9c8 	bl	80108f8 <rcutils_reset_error>
 8010568:	2001      	movs	r0, #1
 801056a:	bd70      	pop	{r4, r5, r6, pc}
 801056c:	200b      	movs	r0, #11
 801056e:	4770      	bx	lr

08010570 <rclc_executor_handle_counters_zero_init>:
 8010570:	b130      	cbz	r0, 8010580 <rclc_executor_handle_counters_zero_init+0x10>
 8010572:	2220      	movs	r2, #32
 8010574:	2100      	movs	r1, #0
 8010576:	b508      	push	{r3, lr}
 8010578:	f00b f998 	bl	801b8ac <memset>
 801057c:	2000      	movs	r0, #0
 801057e:	bd08      	pop	{r3, pc}
 8010580:	200b      	movs	r0, #11
 8010582:	4770      	bx	lr
 8010584:	0000      	movs	r0, r0
	...

08010588 <rclc_executor_handle_init>:
 8010588:	4603      	mov	r3, r0
 801058a:	b178      	cbz	r0, 80105ac <rclc_executor_handle_init+0x24>
 801058c:	2200      	movs	r2, #0
 801058e:	f04f 0c0b 	mov.w	ip, #11
 8010592:	6341      	str	r1, [r0, #52]	; 0x34
 8010594:	4610      	mov	r0, r2
 8010596:	f8a3 c000 	strh.w	ip, [r3]
 801059a:	631a      	str	r2, [r3, #48]	; 0x30
 801059c:	871a      	strh	r2, [r3, #56]	; 0x38
 801059e:	ed9f 7b04 	vldr	d7, [pc, #16]	; 80105b0 <rclc_executor_handle_init+0x28>
 80105a2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80105a6:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 80105aa:	4770      	bx	lr
 80105ac:	200b      	movs	r0, #11
 80105ae:	4770      	bx	lr
	...

080105b8 <rclc_support_init_with_options>:
 80105b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80105bc:	b083      	sub	sp, #12
 80105be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	bf18      	it	ne
 80105c4:	2f00      	cmpne	r7, #0
 80105c6:	d027      	beq.n	8010618 <rclc_support_init_with_options+0x60>
 80105c8:	4604      	mov	r4, r0
 80105ca:	b328      	cbz	r0, 8010618 <rclc_support_init_with_options+0x60>
 80105cc:	46e9      	mov	r9, sp
 80105ce:	461d      	mov	r5, r3
 80105d0:	460e      	mov	r6, r1
 80105d2:	4690      	mov	r8, r2
 80105d4:	4648      	mov	r0, r9
 80105d6:	f006 fb2d 	bl	8016c34 <rcl_get_zero_initialized_context>
 80105da:	462a      	mov	r2, r5
 80105dc:	4623      	mov	r3, r4
 80105de:	e899 0003 	ldmia.w	r9, {r0, r1}
 80105e2:	e884 0003 	stmia.w	r4, {r0, r1}
 80105e6:	4641      	mov	r1, r8
 80105e8:	4630      	mov	r0, r6
 80105ea:	f006 fc41 	bl	8016e70 <rcl_init>
 80105ee:	4605      	mov	r5, r0
 80105f0:	b960      	cbnz	r0, 801060c <rclc_support_init_with_options+0x54>
 80105f2:	463a      	mov	r2, r7
 80105f4:	f104 010c 	add.w	r1, r4, #12
 80105f8:	2003      	movs	r0, #3
 80105fa:	60a7      	str	r7, [r4, #8]
 80105fc:	f006 ff4e 	bl	801749c <rcl_clock_init>
 8010600:	4605      	mov	r5, r0
 8010602:	b918      	cbnz	r0, 801060c <rclc_support_init_with_options+0x54>
 8010604:	4628      	mov	r0, r5
 8010606:	b003      	add	sp, #12
 8010608:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801060c:	f000 f974 	bl	80108f8 <rcutils_reset_error>
 8010610:	4628      	mov	r0, r5
 8010612:	b003      	add	sp, #12
 8010614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010618:	250b      	movs	r5, #11
 801061a:	4628      	mov	r0, r5
 801061c:	b003      	add	sp, #12
 801061e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010622:	bf00      	nop

08010624 <rclc_node_init_with_options>:
 8010624:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010628:	b087      	sub	sp, #28
 801062a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 801062c:	2e00      	cmp	r6, #0
 801062e:	bf18      	it	ne
 8010630:	2b00      	cmpne	r3, #0
 8010632:	bf0c      	ite	eq
 8010634:	f04f 0c01 	moveq.w	ip, #1
 8010638:	f04f 0c00 	movne.w	ip, #0
 801063c:	2a00      	cmp	r2, #0
 801063e:	bf08      	it	eq
 8010640:	f04c 0c01 	orreq.w	ip, ip, #1
 8010644:	2900      	cmp	r1, #0
 8010646:	bf08      	it	eq
 8010648:	f04c 0c01 	orreq.w	ip, ip, #1
 801064c:	f1bc 0f00 	cmp.w	ip, #0
 8010650:	d118      	bne.n	8010684 <rclc_node_init_with_options+0x60>
 8010652:	4604      	mov	r4, r0
 8010654:	b1b0      	cbz	r0, 8010684 <rclc_node_init_with_options+0x60>
 8010656:	f10d 0910 	add.w	r9, sp, #16
 801065a:	460d      	mov	r5, r1
 801065c:	4698      	mov	r8, r3
 801065e:	4617      	mov	r7, r2
 8010660:	4648      	mov	r0, r9
 8010662:	f7fe fc09 	bl	800ee78 <rcl_get_zero_initialized_node>
 8010666:	9600      	str	r6, [sp, #0]
 8010668:	4643      	mov	r3, r8
 801066a:	463a      	mov	r2, r7
 801066c:	e899 0003 	ldmia.w	r9, {r0, r1}
 8010670:	e884 0003 	stmia.w	r4, {r0, r1}
 8010674:	4629      	mov	r1, r5
 8010676:	4620      	mov	r0, r4
 8010678:	f7fe fc08 	bl	800ee8c <rcl_node_init>
 801067c:	b930      	cbnz	r0, 801068c <rclc_node_init_with_options+0x68>
 801067e:	b007      	add	sp, #28
 8010680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010684:	200b      	movs	r0, #11
 8010686:	b007      	add	sp, #28
 8010688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801068c:	9003      	str	r0, [sp, #12]
 801068e:	f000 f933 	bl	80108f8 <rcutils_reset_error>
 8010692:	9803      	ldr	r0, [sp, #12]
 8010694:	b007      	add	sp, #28
 8010696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801069a:	bf00      	nop

0801069c <rclc_publisher_init_default>:
 801069c:	2b00      	cmp	r3, #0
 801069e:	bf18      	it	ne
 80106a0:	2a00      	cmpne	r2, #0
 80106a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106a6:	4616      	mov	r6, r2
 80106a8:	bf0c      	ite	eq
 80106aa:	2201      	moveq	r2, #1
 80106ac:	2200      	movne	r2, #0
 80106ae:	b0a0      	sub	sp, #128	; 0x80
 80106b0:	2900      	cmp	r1, #0
 80106b2:	bf08      	it	eq
 80106b4:	f042 0201 	orreq.w	r2, r2, #1
 80106b8:	bb1a      	cbnz	r2, 8010702 <rclc_publisher_init_default+0x66>
 80106ba:	4604      	mov	r4, r0
 80106bc:	b308      	cbz	r0, 8010702 <rclc_publisher_init_default+0x66>
 80106be:	f10d 0810 	add.w	r8, sp, #16
 80106c2:	461f      	mov	r7, r3
 80106c4:	460d      	mov	r5, r1
 80106c6:	f7fe fd81 	bl	800f1cc <rcl_get_zero_initialized_publisher>
 80106ca:	6020      	str	r0, [r4, #0]
 80106cc:	4640      	mov	r0, r8
 80106ce:	f7fe fe1d 	bl	800f30c <rcl_publisher_get_default_options>
 80106d2:	2250      	movs	r2, #80	; 0x50
 80106d4:	490d      	ldr	r1, [pc, #52]	; (801070c <rclc_publisher_init_default+0x70>)
 80106d6:	4640      	mov	r0, r8
 80106d8:	f00b f9b1 	bl	801ba3e <memcpy>
 80106dc:	463b      	mov	r3, r7
 80106de:	4632      	mov	r2, r6
 80106e0:	4629      	mov	r1, r5
 80106e2:	4620      	mov	r0, r4
 80106e4:	f8cd 8000 	str.w	r8, [sp]
 80106e8:	f7fe fd76 	bl	800f1d8 <rcl_publisher_init>
 80106ec:	b910      	cbnz	r0, 80106f4 <rclc_publisher_init_default+0x58>
 80106ee:	b020      	add	sp, #128	; 0x80
 80106f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106f4:	9003      	str	r0, [sp, #12]
 80106f6:	f000 f8ff 	bl	80108f8 <rcutils_reset_error>
 80106fa:	9803      	ldr	r0, [sp, #12]
 80106fc:	b020      	add	sp, #128	; 0x80
 80106fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010702:	200b      	movs	r0, #11
 8010704:	b020      	add	sp, #128	; 0x80
 8010706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801070a:	bf00      	nop
 801070c:	0801cf48 	.word	0x0801cf48

08010710 <rclc_service_init_default>:
 8010710:	2b00      	cmp	r3, #0
 8010712:	bf18      	it	ne
 8010714:	2a00      	cmpne	r2, #0
 8010716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801071a:	4616      	mov	r6, r2
 801071c:	bf0c      	ite	eq
 801071e:	2201      	moveq	r2, #1
 8010720:	2200      	movne	r2, #0
 8010722:	b09e      	sub	sp, #120	; 0x78
 8010724:	2900      	cmp	r1, #0
 8010726:	bf08      	it	eq
 8010728:	f042 0201 	orreq.w	r2, r2, #1
 801072c:	bb1a      	cbnz	r2, 8010776 <rclc_service_init_default+0x66>
 801072e:	4604      	mov	r4, r0
 8010730:	b308      	cbz	r0, 8010776 <rclc_service_init_default+0x66>
 8010732:	f10d 0810 	add.w	r8, sp, #16
 8010736:	461f      	mov	r7, r3
 8010738:	460d      	mov	r5, r1
 801073a:	f7fe fe5b 	bl	800f3f4 <rcl_get_zero_initialized_service>
 801073e:	6020      	str	r0, [r4, #0]
 8010740:	4640      	mov	r0, r8
 8010742:	f7fe feef 	bl	800f524 <rcl_service_get_default_options>
 8010746:	2250      	movs	r2, #80	; 0x50
 8010748:	490d      	ldr	r1, [pc, #52]	; (8010780 <rclc_service_init_default+0x70>)
 801074a:	4640      	mov	r0, r8
 801074c:	f00b f977 	bl	801ba3e <memcpy>
 8010750:	463b      	mov	r3, r7
 8010752:	4632      	mov	r2, r6
 8010754:	4629      	mov	r1, r5
 8010756:	4620      	mov	r0, r4
 8010758:	f8cd 8000 	str.w	r8, [sp]
 801075c:	f7fe fe50 	bl	800f400 <rcl_service_init>
 8010760:	b910      	cbnz	r0, 8010768 <rclc_service_init_default+0x58>
 8010762:	b01e      	add	sp, #120	; 0x78
 8010764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010768:	9003      	str	r0, [sp, #12]
 801076a:	f000 f8c5 	bl	80108f8 <rcutils_reset_error>
 801076e:	9803      	ldr	r0, [sp, #12]
 8010770:	b01e      	add	sp, #120	; 0x78
 8010772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010776:	200b      	movs	r0, #11
 8010778:	b01e      	add	sp, #120	; 0x78
 801077a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801077e:	bf00      	nop
 8010780:	0801cf98 	.word	0x0801cf98

08010784 <rclc_subscription_init_default>:
 8010784:	2b00      	cmp	r3, #0
 8010786:	bf18      	it	ne
 8010788:	2a00      	cmpne	r2, #0
 801078a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801078e:	4616      	mov	r6, r2
 8010790:	bf0c      	ite	eq
 8010792:	2201      	moveq	r2, #1
 8010794:	2200      	movne	r2, #0
 8010796:	b0a0      	sub	sp, #128	; 0x80
 8010798:	2900      	cmp	r1, #0
 801079a:	bf08      	it	eq
 801079c:	f042 0201 	orreq.w	r2, r2, #1
 80107a0:	bb1a      	cbnz	r2, 80107ea <rclc_subscription_init_default+0x66>
 80107a2:	4604      	mov	r4, r0
 80107a4:	b308      	cbz	r0, 80107ea <rclc_subscription_init_default+0x66>
 80107a6:	f10d 0810 	add.w	r8, sp, #16
 80107aa:	461f      	mov	r7, r3
 80107ac:	460d      	mov	r5, r1
 80107ae:	f7fe ff45 	bl	800f63c <rcl_get_zero_initialized_subscription>
 80107b2:	6020      	str	r0, [r4, #0]
 80107b4:	4640      	mov	r0, r8
 80107b6:	f7fe fff5 	bl	800f7a4 <rcl_subscription_get_default_options>
 80107ba:	2250      	movs	r2, #80	; 0x50
 80107bc:	490d      	ldr	r1, [pc, #52]	; (80107f4 <rclc_subscription_init_default+0x70>)
 80107be:	4640      	mov	r0, r8
 80107c0:	f00b f93d 	bl	801ba3e <memcpy>
 80107c4:	463b      	mov	r3, r7
 80107c6:	4632      	mov	r2, r6
 80107c8:	4629      	mov	r1, r5
 80107ca:	4620      	mov	r0, r4
 80107cc:	f8cd 8000 	str.w	r8, [sp]
 80107d0:	f7fe ff3a 	bl	800f648 <rcl_subscription_init>
 80107d4:	b910      	cbnz	r0, 80107dc <rclc_subscription_init_default+0x58>
 80107d6:	b020      	add	sp, #128	; 0x80
 80107d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107dc:	9003      	str	r0, [sp, #12]
 80107de:	f000 f88b 	bl	80108f8 <rcutils_reset_error>
 80107e2:	9803      	ldr	r0, [sp, #12]
 80107e4:	b020      	add	sp, #128	; 0x80
 80107e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107ea:	200b      	movs	r0, #11
 80107ec:	b020      	add	sp, #128	; 0x80
 80107ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107f2:	bf00      	nop
 80107f4:	0801cfe8 	.word	0x0801cfe8

080107f8 <__default_zero_allocate>:
 80107f8:	f00a ba5c 	b.w	801acb4 <calloc>

080107fc <__default_reallocate>:
 80107fc:	f00a bbfa 	b.w	801aff4 <realloc>

08010800 <__default_deallocate>:
 8010800:	f00a bad8 	b.w	801adb4 <free>

08010804 <__default_allocate>:
 8010804:	f00a bace 	b.w	801ada4 <malloc>

08010808 <rcutils_get_zero_initialized_allocator>:
 8010808:	b510      	push	{r4, lr}
 801080a:	4c05      	ldr	r4, [pc, #20]	; (8010820 <rcutils_get_zero_initialized_allocator+0x18>)
 801080c:	4686      	mov	lr, r0
 801080e:	4684      	mov	ip, r0
 8010810:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010812:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010816:	6823      	ldr	r3, [r4, #0]
 8010818:	4670      	mov	r0, lr
 801081a:	f8cc 3000 	str.w	r3, [ip]
 801081e:	bd10      	pop	{r4, pc}
 8010820:	0801d038 	.word	0x0801d038

08010824 <rcutils_set_default_allocator>:
 8010824:	b1a8      	cbz	r0, 8010852 <rcutils_set_default_allocator+0x2e>
 8010826:	6802      	ldr	r2, [r0, #0]
 8010828:	b1a2      	cbz	r2, 8010854 <rcutils_set_default_allocator+0x30>
 801082a:	6841      	ldr	r1, [r0, #4]
 801082c:	b1a1      	cbz	r1, 8010858 <rcutils_set_default_allocator+0x34>
 801082e:	b410      	push	{r4}
 8010830:	68c4      	ldr	r4, [r0, #12]
 8010832:	b164      	cbz	r4, 801084e <rcutils_set_default_allocator+0x2a>
 8010834:	6880      	ldr	r0, [r0, #8]
 8010836:	b138      	cbz	r0, 8010848 <rcutils_set_default_allocator+0x24>
 8010838:	4b08      	ldr	r3, [pc, #32]	; (801085c <rcutils_set_default_allocator+0x38>)
 801083a:	601a      	str	r2, [r3, #0]
 801083c:	2200      	movs	r2, #0
 801083e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 8010842:	2001      	movs	r0, #1
 8010844:	e9c3 4203 	strd	r4, r2, [r3, #12]
 8010848:	f85d 4b04 	ldr.w	r4, [sp], #4
 801084c:	4770      	bx	lr
 801084e:	4620      	mov	r0, r4
 8010850:	e7fa      	b.n	8010848 <rcutils_set_default_allocator+0x24>
 8010852:	4770      	bx	lr
 8010854:	4610      	mov	r0, r2
 8010856:	4770      	bx	lr
 8010858:	4608      	mov	r0, r1
 801085a:	4770      	bx	lr
 801085c:	200002e4 	.word	0x200002e4

08010860 <rcutils_get_default_allocator>:
 8010860:	b510      	push	{r4, lr}
 8010862:	4c05      	ldr	r4, [pc, #20]	; (8010878 <rcutils_get_default_allocator+0x18>)
 8010864:	4686      	mov	lr, r0
 8010866:	4684      	mov	ip, r0
 8010868:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801086a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801086e:	6823      	ldr	r3, [r4, #0]
 8010870:	4670      	mov	r0, lr
 8010872:	f8cc 3000 	str.w	r3, [ip]
 8010876:	bd10      	pop	{r4, pc}
 8010878:	200002e4 	.word	0x200002e4

0801087c <rcutils_allocator_is_valid>:
 801087c:	b158      	cbz	r0, 8010896 <rcutils_allocator_is_valid+0x1a>
 801087e:	6803      	ldr	r3, [r0, #0]
 8010880:	b143      	cbz	r3, 8010894 <rcutils_allocator_is_valid+0x18>
 8010882:	6843      	ldr	r3, [r0, #4]
 8010884:	b133      	cbz	r3, 8010894 <rcutils_allocator_is_valid+0x18>
 8010886:	68c3      	ldr	r3, [r0, #12]
 8010888:	b123      	cbz	r3, 8010894 <rcutils_allocator_is_valid+0x18>
 801088a:	6880      	ldr	r0, [r0, #8]
 801088c:	3800      	subs	r0, #0
 801088e:	bf18      	it	ne
 8010890:	2001      	movne	r0, #1
 8010892:	4770      	bx	lr
 8010894:	4618      	mov	r0, r3
 8010896:	4770      	bx	lr

08010898 <rcutils_get_env>:
 8010898:	b168      	cbz	r0, 80108b6 <rcutils_get_env+0x1e>
 801089a:	b510      	push	{r4, lr}
 801089c:	460c      	mov	r4, r1
 801089e:	b129      	cbz	r1, 80108ac <rcutils_get_env+0x14>
 80108a0:	f00a fa38 	bl	801ad14 <getenv>
 80108a4:	b120      	cbz	r0, 80108b0 <rcutils_get_env+0x18>
 80108a6:	6020      	str	r0, [r4, #0]
 80108a8:	2000      	movs	r0, #0
 80108aa:	bd10      	pop	{r4, pc}
 80108ac:	4803      	ldr	r0, [pc, #12]	; (80108bc <rcutils_get_env+0x24>)
 80108ae:	bd10      	pop	{r4, pc}
 80108b0:	4b03      	ldr	r3, [pc, #12]	; (80108c0 <rcutils_get_env+0x28>)
 80108b2:	6023      	str	r3, [r4, #0]
 80108b4:	bd10      	pop	{r4, pc}
 80108b6:	4803      	ldr	r0, [pc, #12]	; (80108c4 <rcutils_get_env+0x2c>)
 80108b8:	4770      	bx	lr
 80108ba:	bf00      	nop
 80108bc:	0801d068 	.word	0x0801d068
 80108c0:	0801d420 	.word	0x0801d420
 80108c4:	0801d04c 	.word	0x0801d04c

080108c8 <rcutils_get_error_string>:
 80108c8:	4b06      	ldr	r3, [pc, #24]	; (80108e4 <rcutils_get_error_string+0x1c>)
 80108ca:	781b      	ldrb	r3, [r3, #0]
 80108cc:	b13b      	cbz	r3, 80108de <rcutils_get_error_string+0x16>
 80108ce:	4b06      	ldr	r3, [pc, #24]	; (80108e8 <rcutils_get_error_string+0x20>)
 80108d0:	781a      	ldrb	r2, [r3, #0]
 80108d2:	b90a      	cbnz	r2, 80108d8 <rcutils_get_error_string+0x10>
 80108d4:	2201      	movs	r2, #1
 80108d6:	701a      	strb	r2, [r3, #0]
 80108d8:	4b04      	ldr	r3, [pc, #16]	; (80108ec <rcutils_get_error_string+0x24>)
 80108da:	7818      	ldrb	r0, [r3, #0]
 80108dc:	4770      	bx	lr
 80108de:	4b04      	ldr	r3, [pc, #16]	; (80108f0 <rcutils_get_error_string+0x28>)
 80108e0:	7818      	ldrb	r0, [r3, #0]
 80108e2:	4770      	bx	lr
 80108e4:	2000c950 	.word	0x2000c950
 80108e8:	2000c969 	.word	0x2000c969
 80108ec:	2000c968 	.word	0x2000c968
 80108f0:	0801ca14 	.word	0x0801ca14
 80108f4:	00000000 	.word	0x00000000

080108f8 <rcutils_reset_error>:
 80108f8:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8010918 <rcutils_reset_error+0x20>
 80108fc:	2300      	movs	r3, #0
 80108fe:	4a08      	ldr	r2, [pc, #32]	; (8010920 <rcutils_reset_error+0x28>)
 8010900:	4808      	ldr	r0, [pc, #32]	; (8010924 <rcutils_reset_error+0x2c>)
 8010902:	8013      	strh	r3, [r2, #0]
 8010904:	4908      	ldr	r1, [pc, #32]	; (8010928 <rcutils_reset_error+0x30>)
 8010906:	7003      	strb	r3, [r0, #0]
 8010908:	700b      	strb	r3, [r1, #0]
 801090a:	ed82 7b02 	vstr	d7, [r2, #8]
 801090e:	4a07      	ldr	r2, [pc, #28]	; (801092c <rcutils_reset_error+0x34>)
 8010910:	7013      	strb	r3, [r2, #0]
 8010912:	4770      	bx	lr
 8010914:	f3af 8000 	nop.w
	...
 8010920:	2000c958 	.word	0x2000c958
 8010924:	2000c969 	.word	0x2000c969
 8010928:	2000c968 	.word	0x2000c968
 801092c:	2000c950 	.word	0x2000c950

08010930 <rcutils_format_string_limit>:
 8010930:	b40f      	push	{r0, r1, r2, r3}
 8010932:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010934:	b083      	sub	sp, #12
 8010936:	ac08      	add	r4, sp, #32
 8010938:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 801093a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801093e:	b326      	cbz	r6, 801098a <rcutils_format_string_limit+0x5a>
 8010940:	a808      	add	r0, sp, #32
 8010942:	f7ff ff9b 	bl	801087c <rcutils_allocator_is_valid>
 8010946:	b300      	cbz	r0, 801098a <rcutils_format_string_limit+0x5a>
 8010948:	2100      	movs	r1, #0
 801094a:	ab0f      	add	r3, sp, #60	; 0x3c
 801094c:	4632      	mov	r2, r6
 801094e:	4608      	mov	r0, r1
 8010950:	e9cd 3300 	strd	r3, r3, [sp]
 8010954:	f000 f906 	bl	8010b64 <rcutils_vsnprintf>
 8010958:	1c43      	adds	r3, r0, #1
 801095a:	4605      	mov	r5, r0
 801095c:	d015      	beq.n	801098a <rcutils_format_string_limit+0x5a>
 801095e:	1c47      	adds	r7, r0, #1
 8010960:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010962:	429f      	cmp	r7, r3
 8010964:	d901      	bls.n	801096a <rcutils_format_string_limit+0x3a>
 8010966:	1e5d      	subs	r5, r3, #1
 8010968:	461f      	mov	r7, r3
 801096a:	9b08      	ldr	r3, [sp, #32]
 801096c:	4638      	mov	r0, r7
 801096e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010970:	4798      	blx	r3
 8010972:	4604      	mov	r4, r0
 8010974:	b148      	cbz	r0, 801098a <rcutils_format_string_limit+0x5a>
 8010976:	4632      	mov	r2, r6
 8010978:	4639      	mov	r1, r7
 801097a:	9b01      	ldr	r3, [sp, #4]
 801097c:	f000 f8f2 	bl	8010b64 <rcutils_vsnprintf>
 8010980:	2800      	cmp	r0, #0
 8010982:	db09      	blt.n	8010998 <rcutils_format_string_limit+0x68>
 8010984:	2300      	movs	r3, #0
 8010986:	5563      	strb	r3, [r4, r5]
 8010988:	e000      	b.n	801098c <rcutils_format_string_limit+0x5c>
 801098a:	2400      	movs	r4, #0
 801098c:	4620      	mov	r0, r4
 801098e:	b003      	add	sp, #12
 8010990:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010994:	b004      	add	sp, #16
 8010996:	4770      	bx	lr
 8010998:	4620      	mov	r0, r4
 801099a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801099c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801099e:	2400      	movs	r4, #0
 80109a0:	4798      	blx	r3
 80109a2:	e7f3      	b.n	801098c <rcutils_format_string_limit+0x5c>

080109a4 <rcutils_repl_str>:
 80109a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109a8:	ed2d 8b02 	vpush	{d8}
 80109ac:	b087      	sub	sp, #28
 80109ae:	2600      	movs	r6, #0
 80109b0:	4680      	mov	r8, r0
 80109b2:	468a      	mov	sl, r1
 80109b4:	9000      	str	r0, [sp, #0]
 80109b6:	4608      	mov	r0, r1
 80109b8:	ee08 2a10 	vmov	s16, r2
 80109bc:	4699      	mov	r9, r3
 80109be:	2510      	movs	r5, #16
 80109c0:	f7ef fc48 	bl	8000254 <strlen>
 80109c4:	4637      	mov	r7, r6
 80109c6:	46b3      	mov	fp, r6
 80109c8:	9001      	str	r0, [sp, #4]
 80109ca:	e01e      	b.n	8010a0a <rcutils_repl_str+0x66>
 80109cc:	f10b 0b01 	add.w	fp, fp, #1
 80109d0:	9b01      	ldr	r3, [sp, #4]
 80109d2:	455e      	cmp	r6, fp
 80109d4:	eb04 0803 	add.w	r8, r4, r3
 80109d8:	d211      	bcs.n	80109fe <rcutils_repl_str+0x5a>
 80109da:	442e      	add	r6, r5
 80109dc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80109e0:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80109e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80109e8:	00b1      	lsls	r1, r6, #2
 80109ea:	4798      	blx	r3
 80109ec:	2800      	cmp	r0, #0
 80109ee:	f000 8088 	beq.w	8010b02 <rcutils_repl_str+0x15e>
 80109f2:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80109f6:	4607      	mov	r7, r0
 80109f8:	bf28      	it	cs
 80109fa:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 80109fe:	9a00      	ldr	r2, [sp, #0]
 8010a00:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 8010a04:	1aa4      	subs	r4, r4, r2
 8010a06:	f843 4c04 	str.w	r4, [r3, #-4]
 8010a0a:	4651      	mov	r1, sl
 8010a0c:	4640      	mov	r0, r8
 8010a0e:	f00a ff74 	bl	801b8fa <strstr>
 8010a12:	4604      	mov	r4, r0
 8010a14:	4638      	mov	r0, r7
 8010a16:	2c00      	cmp	r4, #0
 8010a18:	d1d8      	bne.n	80109cc <rcutils_repl_str+0x28>
 8010a1a:	4640      	mov	r0, r8
 8010a1c:	f7ef fc1a 	bl	8000254 <strlen>
 8010a20:	9b00      	ldr	r3, [sp, #0]
 8010a22:	eba8 0803 	sub.w	r8, r8, r3
 8010a26:	eb08 0400 	add.w	r4, r8, r0
 8010a2a:	9402      	str	r4, [sp, #8]
 8010a2c:	f1bb 0f00 	cmp.w	fp, #0
 8010a30:	d045      	beq.n	8010abe <rcutils_repl_str+0x11a>
 8010a32:	ee18 0a10 	vmov	r0, s16
 8010a36:	f7ef fc0d 	bl	8000254 <strlen>
 8010a3a:	9a01      	ldr	r2, [sp, #4]
 8010a3c:	4606      	mov	r6, r0
 8010a3e:	f8d9 3000 	ldr.w	r3, [r9]
 8010a42:	1a82      	subs	r2, r0, r2
 8010a44:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010a48:	fb0b 4202 	mla	r2, fp, r2, r4
 8010a4c:	1c50      	adds	r0, r2, #1
 8010a4e:	9205      	str	r2, [sp, #20]
 8010a50:	4798      	blx	r3
 8010a52:	4682      	mov	sl, r0
 8010a54:	2800      	cmp	r0, #0
 8010a56:	d054      	beq.n	8010b02 <rcutils_repl_str+0x15e>
 8010a58:	683a      	ldr	r2, [r7, #0]
 8010a5a:	463d      	mov	r5, r7
 8010a5c:	9900      	ldr	r1, [sp, #0]
 8010a5e:	2401      	movs	r4, #1
 8010a60:	f00a ffed 	bl	801ba3e <memcpy>
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 8010a6a:	eb0a 0803 	add.w	r8, sl, r3
 8010a6e:	ee18 7a10 	vmov	r7, s16
 8010a72:	f8dd a000 	ldr.w	sl, [sp]
 8010a76:	f8cd 9000 	str.w	r9, [sp]
 8010a7a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010a7e:	4632      	mov	r2, r6
 8010a80:	4639      	mov	r1, r7
 8010a82:	4640      	mov	r0, r8
 8010a84:	44b0      	add	r8, r6
 8010a86:	f00a ffda 	bl	801ba3e <memcpy>
 8010a8a:	f855 2b04 	ldr.w	r2, [r5], #4
 8010a8e:	45a3      	cmp	fp, r4
 8010a90:	444a      	add	r2, r9
 8010a92:	eb0a 0102 	add.w	r1, sl, r2
 8010a96:	d02a      	beq.n	8010aee <rcutils_repl_str+0x14a>
 8010a98:	6828      	ldr	r0, [r5, #0]
 8010a9a:	1a82      	subs	r2, r0, r2
 8010a9c:	4640      	mov	r0, r8
 8010a9e:	4490      	add	r8, r2
 8010aa0:	f00a ffcd 	bl	801ba3e <memcpy>
 8010aa4:	1c62      	adds	r2, r4, #1
 8010aa6:	45a3      	cmp	fp, r4
 8010aa8:	4614      	mov	r4, r2
 8010aaa:	d8e8      	bhi.n	8010a7e <rcutils_repl_str+0xda>
 8010aac:	f8dd 9000 	ldr.w	r9, [sp]
 8010ab0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	9a05      	ldr	r2, [sp, #20]
 8010ab8:	f80a 3002 	strb.w	r3, [sl, r2]
 8010abc:	e00b      	b.n	8010ad6 <rcutils_repl_str+0x132>
 8010abe:	4620      	mov	r0, r4
 8010ac0:	f8d9 3000 	ldr.w	r3, [r9]
 8010ac4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010ac8:	3001      	adds	r0, #1
 8010aca:	4798      	blx	r3
 8010acc:	4682      	mov	sl, r0
 8010ace:	b110      	cbz	r0, 8010ad6 <rcutils_repl_str+0x132>
 8010ad0:	9900      	ldr	r1, [sp, #0]
 8010ad2:	f00a ffac 	bl	801ba2e <strcpy>
 8010ad6:	4638      	mov	r0, r7
 8010ad8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010adc:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010ae0:	4798      	blx	r3
 8010ae2:	4650      	mov	r0, sl
 8010ae4:	b007      	add	sp, #28
 8010ae6:	ecbd 8b02 	vpop	{d8}
 8010aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aee:	9b02      	ldr	r3, [sp, #8]
 8010af0:	4640      	mov	r0, r8
 8010af2:	f8dd 9000 	ldr.w	r9, [sp]
 8010af6:	1a9a      	subs	r2, r3, r2
 8010af8:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8010afc:	f00a ff9f 	bl	801ba3e <memcpy>
 8010b00:	e7d8      	b.n	8010ab4 <rcutils_repl_str+0x110>
 8010b02:	f04f 0a00 	mov.w	sl, #0
 8010b06:	e7e6      	b.n	8010ad6 <rcutils_repl_str+0x132>

08010b08 <rcutils_snprintf>:
 8010b08:	b40c      	push	{r2, r3}
 8010b0a:	b530      	push	{r4, r5, lr}
 8010b0c:	b083      	sub	sp, #12
 8010b0e:	ab06      	add	r3, sp, #24
 8010b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b14:	9301      	str	r3, [sp, #4]
 8010b16:	b1e2      	cbz	r2, 8010b52 <rcutils_snprintf+0x4a>
 8010b18:	fab0 f480 	clz	r4, r0
 8010b1c:	fab1 f581 	clz	r5, r1
 8010b20:	ea50 0c01 	orrs.w	ip, r0, r1
 8010b24:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8010b28:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8010b2c:	d008      	beq.n	8010b40 <rcutils_snprintf+0x38>
 8010b2e:	b984      	cbnz	r4, 8010b52 <rcutils_snprintf+0x4a>
 8010b30:	b97d      	cbnz	r5, 8010b52 <rcutils_snprintf+0x4a>
 8010b32:	f00a fded 	bl	801b710 <vsniprintf>
 8010b36:	b003      	add	sp, #12
 8010b38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010b3c:	b002      	add	sp, #8
 8010b3e:	4770      	bx	lr
 8010b40:	4661      	mov	r1, ip
 8010b42:	4660      	mov	r0, ip
 8010b44:	f00a fde4 	bl	801b710 <vsniprintf>
 8010b48:	b003      	add	sp, #12
 8010b4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010b4e:	b002      	add	sp, #8
 8010b50:	4770      	bx	lr
 8010b52:	f00a ff3f 	bl	801b9d4 <__errno>
 8010b56:	2216      	movs	r2, #22
 8010b58:	4603      	mov	r3, r0
 8010b5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010b5e:	601a      	str	r2, [r3, #0]
 8010b60:	e7e9      	b.n	8010b36 <rcutils_snprintf+0x2e>
 8010b62:	bf00      	nop

08010b64 <rcutils_vsnprintf>:
 8010b64:	b570      	push	{r4, r5, r6, lr}
 8010b66:	b1b2      	cbz	r2, 8010b96 <rcutils_vsnprintf+0x32>
 8010b68:	fab0 f480 	clz	r4, r0
 8010b6c:	fab1 f581 	clz	r5, r1
 8010b70:	ea50 0c01 	orrs.w	ip, r0, r1
 8010b74:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8010b78:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8010b7c:	d005      	beq.n	8010b8a <rcutils_vsnprintf+0x26>
 8010b7e:	b954      	cbnz	r4, 8010b96 <rcutils_vsnprintf+0x32>
 8010b80:	b94d      	cbnz	r5, 8010b96 <rcutils_vsnprintf+0x32>
 8010b82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010b86:	f00a bdc3 	b.w	801b710 <vsniprintf>
 8010b8a:	4661      	mov	r1, ip
 8010b8c:	4660      	mov	r0, ip
 8010b8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010b92:	f00a bdbd 	b.w	801b710 <vsniprintf>
 8010b96:	f00a ff1d 	bl	801b9d4 <__errno>
 8010b9a:	2316      	movs	r3, #22
 8010b9c:	6003      	str	r3, [r0, #0]
 8010b9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ba2:	bd70      	pop	{r4, r5, r6, pc}

08010ba4 <rcutils_strdup>:
 8010ba4:	b084      	sub	sp, #16
 8010ba6:	b570      	push	{r4, r5, r6, lr}
 8010ba8:	b082      	sub	sp, #8
 8010baa:	4605      	mov	r5, r0
 8010bac:	ac07      	add	r4, sp, #28
 8010bae:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8010bb2:	b1b0      	cbz	r0, 8010be2 <rcutils_strdup+0x3e>
 8010bb4:	f7ef fb4e 	bl	8000254 <strlen>
 8010bb8:	1c42      	adds	r2, r0, #1
 8010bba:	9b07      	ldr	r3, [sp, #28]
 8010bbc:	4606      	mov	r6, r0
 8010bbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010bc0:	4610      	mov	r0, r2
 8010bc2:	9201      	str	r2, [sp, #4]
 8010bc4:	4798      	blx	r3
 8010bc6:	4604      	mov	r4, r0
 8010bc8:	b128      	cbz	r0, 8010bd6 <rcutils_strdup+0x32>
 8010bca:	9a01      	ldr	r2, [sp, #4]
 8010bcc:	4629      	mov	r1, r5
 8010bce:	f00a ff36 	bl	801ba3e <memcpy>
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	55a3      	strb	r3, [r4, r6]
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	b002      	add	sp, #8
 8010bda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bde:	b004      	add	sp, #16
 8010be0:	4770      	bx	lr
 8010be2:	4604      	mov	r4, r0
 8010be4:	e7f7      	b.n	8010bd6 <rcutils_strdup+0x32>
 8010be6:	bf00      	nop

08010be8 <rcutils_strndup>:
 8010be8:	b082      	sub	sp, #8
 8010bea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bec:	ac06      	add	r4, sp, #24
 8010bee:	4605      	mov	r5, r0
 8010bf0:	e884 000c 	stmia.w	r4, {r2, r3}
 8010bf4:	b188      	cbz	r0, 8010c1a <rcutils_strndup+0x32>
 8010bf6:	1c4f      	adds	r7, r1, #1
 8010bf8:	460e      	mov	r6, r1
 8010bfa:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010bfc:	4638      	mov	r0, r7
 8010bfe:	4790      	blx	r2
 8010c00:	4604      	mov	r4, r0
 8010c02:	b128      	cbz	r0, 8010c10 <rcutils_strndup+0x28>
 8010c04:	463a      	mov	r2, r7
 8010c06:	4629      	mov	r1, r5
 8010c08:	f00a ff19 	bl	801ba3e <memcpy>
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	55a3      	strb	r3, [r4, r6]
 8010c10:	4620      	mov	r0, r4
 8010c12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010c16:	b002      	add	sp, #8
 8010c18:	4770      	bx	lr
 8010c1a:	4604      	mov	r4, r0
 8010c1c:	e7f8      	b.n	8010c10 <rcutils_strndup+0x28>
 8010c1e:	bf00      	nop

08010c20 <rcutils_system_time_now>:
 8010c20:	b300      	cbz	r0, 8010c64 <rcutils_system_time_now+0x44>
 8010c22:	b570      	push	{r4, r5, r6, lr}
 8010c24:	b084      	sub	sp, #16
 8010c26:	4604      	mov	r4, r0
 8010c28:	2001      	movs	r0, #1
 8010c2a:	4669      	mov	r1, sp
 8010c2c:	f7f0 fdb0 	bl	8001790 <clock_gettime>
 8010c30:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010c34:	2900      	cmp	r1, #0
 8010c36:	db12      	blt.n	8010c5e <rcutils_system_time_now+0x3e>
 8010c38:	ea53 0201 	orrs.w	r2, r3, r1
 8010c3c:	9d02      	ldr	r5, [sp, #8]
 8010c3e:	d101      	bne.n	8010c44 <rcutils_system_time_now+0x24>
 8010c40:	2d00      	cmp	r5, #0
 8010c42:	db0c      	blt.n	8010c5e <rcutils_system_time_now+0x3e>
 8010c44:	4e08      	ldr	r6, [pc, #32]	; (8010c68 <rcutils_system_time_now+0x48>)
 8010c46:	2000      	movs	r0, #0
 8010c48:	fba3 3206 	umull	r3, r2, r3, r6
 8010c4c:	195b      	adds	r3, r3, r5
 8010c4e:	fb06 2201 	mla	r2, r6, r1, r2
 8010c52:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8010c56:	e9c4 3200 	strd	r3, r2, [r4]
 8010c5a:	b004      	add	sp, #16
 8010c5c:	bd70      	pop	{r4, r5, r6, pc}
 8010c5e:	2002      	movs	r0, #2
 8010c60:	b004      	add	sp, #16
 8010c62:	bd70      	pop	{r4, r5, r6, pc}
 8010c64:	200b      	movs	r0, #11
 8010c66:	4770      	bx	lr
 8010c68:	3b9aca00 	.word	0x3b9aca00

08010c6c <rcutils_steady_time_now>:
 8010c6c:	b300      	cbz	r0, 8010cb0 <rcutils_steady_time_now+0x44>
 8010c6e:	b570      	push	{r4, r5, r6, lr}
 8010c70:	b084      	sub	sp, #16
 8010c72:	4604      	mov	r4, r0
 8010c74:	2000      	movs	r0, #0
 8010c76:	4669      	mov	r1, sp
 8010c78:	f7f0 fd8a 	bl	8001790 <clock_gettime>
 8010c7c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010c80:	2900      	cmp	r1, #0
 8010c82:	db12      	blt.n	8010caa <rcutils_steady_time_now+0x3e>
 8010c84:	ea53 0201 	orrs.w	r2, r3, r1
 8010c88:	9d02      	ldr	r5, [sp, #8]
 8010c8a:	d101      	bne.n	8010c90 <rcutils_steady_time_now+0x24>
 8010c8c:	2d00      	cmp	r5, #0
 8010c8e:	db0c      	blt.n	8010caa <rcutils_steady_time_now+0x3e>
 8010c90:	4e08      	ldr	r6, [pc, #32]	; (8010cb4 <rcutils_steady_time_now+0x48>)
 8010c92:	2000      	movs	r0, #0
 8010c94:	fba3 3206 	umull	r3, r2, r3, r6
 8010c98:	195b      	adds	r3, r3, r5
 8010c9a:	fb06 2201 	mla	r2, r6, r1, r2
 8010c9e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8010ca2:	e9c4 3200 	strd	r3, r2, [r4]
 8010ca6:	b004      	add	sp, #16
 8010ca8:	bd70      	pop	{r4, r5, r6, pc}
 8010caa:	2002      	movs	r0, #2
 8010cac:	b004      	add	sp, #16
 8010cae:	bd70      	pop	{r4, r5, r6, pc}
 8010cb0:	200b      	movs	r0, #11
 8010cb2:	4770      	bx	lr
 8010cb4:	3b9aca00 	.word	0x3b9aca00

08010cb8 <rmw_get_zero_initialized_init_options>:
 8010cb8:	b510      	push	{r4, lr}
 8010cba:	4604      	mov	r4, r0
 8010cbc:	2238      	movs	r2, #56	; 0x38
 8010cbe:	2100      	movs	r1, #0
 8010cc0:	f00a fdf4 	bl	801b8ac <memset>
 8010cc4:	f104 0010 	add.w	r0, r4, #16
 8010cc8:	f000 f80a 	bl	8010ce0 <rmw_get_default_security_options>
 8010ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010cd0:	4620      	mov	r0, r4
 8010cd2:	60e3      	str	r3, [r4, #12]
 8010cd4:	bd10      	pop	{r4, pc}
 8010cd6:	bf00      	nop

08010cd8 <rmw_get_default_publisher_options>:
 8010cd8:	2200      	movs	r2, #0
 8010cda:	6002      	str	r2, [r0, #0]
 8010cdc:	7102      	strb	r2, [r0, #4]
 8010cde:	4770      	bx	lr

08010ce0 <rmw_get_default_security_options>:
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	7002      	strb	r2, [r0, #0]
 8010ce4:	6042      	str	r2, [r0, #4]
 8010ce6:	4770      	bx	lr

08010ce8 <rmw_subscription_content_filter_options_fini>:
 8010ce8:	b1b0      	cbz	r0, 8010d18 <rmw_subscription_content_filter_options_fini+0x30>
 8010cea:	b538      	push	{r3, r4, r5, lr}
 8010cec:	4604      	mov	r4, r0
 8010cee:	4608      	mov	r0, r1
 8010cf0:	460d      	mov	r5, r1
 8010cf2:	f7ff fdc3 	bl	801087c <rcutils_allocator_is_valid>
 8010cf6:	b168      	cbz	r0, 8010d14 <rmw_subscription_content_filter_options_fini+0x2c>
 8010cf8:	6820      	ldr	r0, [r4, #0]
 8010cfa:	b120      	cbz	r0, 8010d06 <rmw_subscription_content_filter_options_fini+0x1e>
 8010cfc:	686b      	ldr	r3, [r5, #4]
 8010cfe:	6929      	ldr	r1, [r5, #16]
 8010d00:	4798      	blx	r3
 8010d02:	2300      	movs	r3, #0
 8010d04:	6023      	str	r3, [r4, #0]
 8010d06:	1d20      	adds	r0, r4, #4
 8010d08:	f008 f9ea 	bl	80190e0 <rcutils_string_array_fini>
 8010d0c:	3800      	subs	r0, #0
 8010d0e:	bf18      	it	ne
 8010d10:	2001      	movne	r0, #1
 8010d12:	bd38      	pop	{r3, r4, r5, pc}
 8010d14:	200b      	movs	r0, #11
 8010d16:	bd38      	pop	{r3, r4, r5, pc}
 8010d18:	200b      	movs	r0, #11
 8010d1a:	4770      	bx	lr

08010d1c <rmw_get_default_subscription_options>:
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	e9c0 2200 	strd	r2, r2, [r0]
 8010d22:	6082      	str	r2, [r0, #8]
 8010d24:	4770      	bx	lr
 8010d26:	bf00      	nop

08010d28 <rmw_get_zero_initialized_message_info>:
 8010d28:	b510      	push	{r4, lr}
 8010d2a:	4604      	mov	r4, r0
 8010d2c:	2240      	movs	r2, #64	; 0x40
 8010d2e:	2100      	movs	r1, #0
 8010d30:	f00a fdbc 	bl	801b8ac <memset>
 8010d34:	4620      	mov	r0, r4
 8010d36:	bd10      	pop	{r4, pc}

08010d38 <rmw_validate_namespace_with_size>:
 8010d38:	2800      	cmp	r0, #0
 8010d3a:	d043      	beq.n	8010dc4 <rmw_validate_namespace_with_size+0x8c>
 8010d3c:	b570      	push	{r4, r5, r6, lr}
 8010d3e:	4614      	mov	r4, r2
 8010d40:	b0c2      	sub	sp, #264	; 0x108
 8010d42:	b32a      	cbz	r2, 8010d90 <rmw_validate_namespace_with_size+0x58>
 8010d44:	2901      	cmp	r1, #1
 8010d46:	460d      	mov	r5, r1
 8010d48:	461e      	mov	r6, r3
 8010d4a:	d102      	bne.n	8010d52 <rmw_validate_namespace_with_size+0x1a>
 8010d4c:	7803      	ldrb	r3, [r0, #0]
 8010d4e:	2b2f      	cmp	r3, #47	; 0x2f
 8010d50:	d012      	beq.n	8010d78 <rmw_validate_namespace_with_size+0x40>
 8010d52:	aa01      	add	r2, sp, #4
 8010d54:	4669      	mov	r1, sp
 8010d56:	f008 fbb7 	bl	80194c8 <rmw_validate_full_topic_name>
 8010d5a:	b980      	cbnz	r0, 8010d7e <rmw_validate_namespace_with_size+0x46>
 8010d5c:	9a00      	ldr	r2, [sp, #0]
 8010d5e:	b14a      	cbz	r2, 8010d74 <rmw_validate_namespace_with_size+0x3c>
 8010d60:	2a07      	cmp	r2, #7
 8010d62:	d007      	beq.n	8010d74 <rmw_validate_namespace_with_size+0x3c>
 8010d64:	1e53      	subs	r3, r2, #1
 8010d66:	2b05      	cmp	r3, #5
 8010d68:	d82e      	bhi.n	8010dc8 <rmw_validate_namespace_with_size+0x90>
 8010d6a:	e8df f003 	tbb	[pc, r3]
 8010d6e:	1f1c      	.short	0x1f1c
 8010d70:	14282522 	.word	0x14282522
 8010d74:	2df5      	cmp	r5, #245	; 0xf5
 8010d76:	d804      	bhi.n	8010d82 <rmw_validate_namespace_with_size+0x4a>
 8010d78:	2300      	movs	r3, #0
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	6023      	str	r3, [r4, #0]
 8010d7e:	b042      	add	sp, #264	; 0x108
 8010d80:	bd70      	pop	{r4, r5, r6, pc}
 8010d82:	2307      	movs	r3, #7
 8010d84:	6023      	str	r3, [r4, #0]
 8010d86:	2e00      	cmp	r6, #0
 8010d88:	d0f9      	beq.n	8010d7e <rmw_validate_namespace_with_size+0x46>
 8010d8a:	23f4      	movs	r3, #244	; 0xf4
 8010d8c:	6033      	str	r3, [r6, #0]
 8010d8e:	e7f6      	b.n	8010d7e <rmw_validate_namespace_with_size+0x46>
 8010d90:	200b      	movs	r0, #11
 8010d92:	b042      	add	sp, #264	; 0x108
 8010d94:	bd70      	pop	{r4, r5, r6, pc}
 8010d96:	2306      	movs	r3, #6
 8010d98:	6023      	str	r3, [r4, #0]
 8010d9a:	2e00      	cmp	r6, #0
 8010d9c:	d0ef      	beq.n	8010d7e <rmw_validate_namespace_with_size+0x46>
 8010d9e:	9b01      	ldr	r3, [sp, #4]
 8010da0:	6033      	str	r3, [r6, #0]
 8010da2:	b042      	add	sp, #264	; 0x108
 8010da4:	bd70      	pop	{r4, r5, r6, pc}
 8010da6:	2301      	movs	r3, #1
 8010da8:	6023      	str	r3, [r4, #0]
 8010daa:	e7f6      	b.n	8010d9a <rmw_validate_namespace_with_size+0x62>
 8010dac:	2302      	movs	r3, #2
 8010dae:	6023      	str	r3, [r4, #0]
 8010db0:	e7f3      	b.n	8010d9a <rmw_validate_namespace_with_size+0x62>
 8010db2:	2303      	movs	r3, #3
 8010db4:	6023      	str	r3, [r4, #0]
 8010db6:	e7f0      	b.n	8010d9a <rmw_validate_namespace_with_size+0x62>
 8010db8:	2304      	movs	r3, #4
 8010dba:	6023      	str	r3, [r4, #0]
 8010dbc:	e7ed      	b.n	8010d9a <rmw_validate_namespace_with_size+0x62>
 8010dbe:	2305      	movs	r3, #5
 8010dc0:	6023      	str	r3, [r4, #0]
 8010dc2:	e7ea      	b.n	8010d9a <rmw_validate_namespace_with_size+0x62>
 8010dc4:	200b      	movs	r0, #11
 8010dc6:	4770      	bx	lr
 8010dc8:	4613      	mov	r3, r2
 8010dca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010dce:	4a03      	ldr	r2, [pc, #12]	; (8010ddc <rmw_validate_namespace_with_size+0xa4>)
 8010dd0:	a802      	add	r0, sp, #8
 8010dd2:	f7ff fe99 	bl	8010b08 <rcutils_snprintf>
 8010dd6:	2001      	movs	r0, #1
 8010dd8:	e7d1      	b.n	8010d7e <rmw_validate_namespace_with_size+0x46>
 8010dda:	bf00      	nop
 8010ddc:	0801d084 	.word	0x0801d084

08010de0 <rmw_validate_namespace>:
 8010de0:	b168      	cbz	r0, 8010dfe <rmw_validate_namespace+0x1e>
 8010de2:	b570      	push	{r4, r5, r6, lr}
 8010de4:	460d      	mov	r5, r1
 8010de6:	4616      	mov	r6, r2
 8010de8:	4604      	mov	r4, r0
 8010dea:	f7ef fa33 	bl	8000254 <strlen>
 8010dee:	4633      	mov	r3, r6
 8010df0:	4601      	mov	r1, r0
 8010df2:	462a      	mov	r2, r5
 8010df4:	4620      	mov	r0, r4
 8010df6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010dfa:	f7ff bf9d 	b.w	8010d38 <rmw_validate_namespace_with_size>
 8010dfe:	200b      	movs	r0, #11
 8010e00:	4770      	bx	lr
 8010e02:	bf00      	nop

08010e04 <rmw_namespace_validation_result_string>:
 8010e04:	2807      	cmp	r0, #7
 8010e06:	d803      	bhi.n	8010e10 <rmw_namespace_validation_result_string+0xc>
 8010e08:	4b02      	ldr	r3, [pc, #8]	; (8010e14 <rmw_namespace_validation_result_string+0x10>)
 8010e0a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8010e0e:	4770      	bx	lr
 8010e10:	4801      	ldr	r0, [pc, #4]	; (8010e18 <rmw_namespace_validation_result_string+0x14>)
 8010e12:	4770      	bx	lr
 8010e14:	0801d27c 	.word	0x0801d27c
 8010e18:	0801d0d4 	.word	0x0801d0d4

08010e1c <rmw_validate_node_name>:
 8010e1c:	2800      	cmp	r0, #0
 8010e1e:	d042      	beq.n	8010ea6 <rmw_validate_node_name+0x8a>
 8010e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e24:	460d      	mov	r5, r1
 8010e26:	2900      	cmp	r1, #0
 8010e28:	d03f      	beq.n	8010eaa <rmw_validate_node_name+0x8e>
 8010e2a:	4604      	mov	r4, r0
 8010e2c:	4616      	mov	r6, r2
 8010e2e:	f7ef fa11 	bl	8000254 <strlen>
 8010e32:	b310      	cbz	r0, 8010e7a <rmw_validate_node_name+0x5e>
 8010e34:	1e63      	subs	r3, r4, #1
 8010e36:	f1c4 0101 	rsb	r1, r4, #1
 8010e3a:	eb03 0800 	add.w	r8, r3, r0
 8010e3e:	18cf      	adds	r7, r1, r3
 8010e40:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8010e44:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8010e48:	f02e 0c20 	bic.w	ip, lr, #32
 8010e4c:	2a09      	cmp	r2, #9
 8010e4e:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8010e52:	d905      	bls.n	8010e60 <rmw_validate_node_name+0x44>
 8010e54:	f1bc 0f19 	cmp.w	ip, #25
 8010e58:	d902      	bls.n	8010e60 <rmw_validate_node_name+0x44>
 8010e5a:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 8010e5e:	d114      	bne.n	8010e8a <rmw_validate_node_name+0x6e>
 8010e60:	4598      	cmp	r8, r3
 8010e62:	d1ec      	bne.n	8010e3e <rmw_validate_node_name+0x22>
 8010e64:	7822      	ldrb	r2, [r4, #0]
 8010e66:	4b16      	ldr	r3, [pc, #88]	; (8010ec0 <rmw_validate_node_name+0xa4>)
 8010e68:	5cd3      	ldrb	r3, [r2, r3]
 8010e6a:	f013 0304 	ands.w	r3, r3, #4
 8010e6e:	d113      	bne.n	8010e98 <rmw_validate_node_name+0x7c>
 8010e70:	28ff      	cmp	r0, #255	; 0xff
 8010e72:	d81c      	bhi.n	8010eae <rmw_validate_node_name+0x92>
 8010e74:	4618      	mov	r0, r3
 8010e76:	602b      	str	r3, [r5, #0]
 8010e78:	e00c      	b.n	8010e94 <rmw_validate_node_name+0x78>
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	602b      	str	r3, [r5, #0]
 8010e7e:	b17e      	cbz	r6, 8010ea0 <rmw_validate_node_name+0x84>
 8010e80:	2300      	movs	r3, #0
 8010e82:	4618      	mov	r0, r3
 8010e84:	6033      	str	r3, [r6, #0]
 8010e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e8a:	2302      	movs	r3, #2
 8010e8c:	602b      	str	r3, [r5, #0]
 8010e8e:	b13e      	cbz	r6, 8010ea0 <rmw_validate_node_name+0x84>
 8010e90:	2000      	movs	r0, #0
 8010e92:	6037      	str	r7, [r6, #0]
 8010e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e98:	2303      	movs	r3, #3
 8010e9a:	602b      	str	r3, [r5, #0]
 8010e9c:	2e00      	cmp	r6, #0
 8010e9e:	d1ef      	bne.n	8010e80 <rmw_validate_node_name+0x64>
 8010ea0:	2000      	movs	r0, #0
 8010ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ea6:	200b      	movs	r0, #11
 8010ea8:	4770      	bx	lr
 8010eaa:	200b      	movs	r0, #11
 8010eac:	e7f2      	b.n	8010e94 <rmw_validate_node_name+0x78>
 8010eae:	2204      	movs	r2, #4
 8010eb0:	602a      	str	r2, [r5, #0]
 8010eb2:	2e00      	cmp	r6, #0
 8010eb4:	d0f4      	beq.n	8010ea0 <rmw_validate_node_name+0x84>
 8010eb6:	22fe      	movs	r2, #254	; 0xfe
 8010eb8:	4618      	mov	r0, r3
 8010eba:	6032      	str	r2, [r6, #0]
 8010ebc:	e7ea      	b.n	8010e94 <rmw_validate_node_name+0x78>
 8010ebe:	bf00      	nop
 8010ec0:	0801dab4 	.word	0x0801dab4

08010ec4 <rmw_node_name_validation_result_string>:
 8010ec4:	2804      	cmp	r0, #4
 8010ec6:	d803      	bhi.n	8010ed0 <rmw_node_name_validation_result_string+0xc>
 8010ec8:	4b02      	ldr	r3, [pc, #8]	; (8010ed4 <rmw_node_name_validation_result_string+0x10>)
 8010eca:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8010ece:	4770      	bx	lr
 8010ed0:	4801      	ldr	r0, [pc, #4]	; (8010ed8 <rmw_node_name_validation_result_string+0x14>)
 8010ed2:	4770      	bx	lr
 8010ed4:	0801d388 	.word	0x0801d388
 8010ed8:	0801d29c 	.word	0x0801d29c

08010edc <rmw_uros_set_custom_transport>:
 8010edc:	b470      	push	{r4, r5, r6}
 8010ede:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 8010ee2:	b162      	cbz	r2, 8010efe <rmw_uros_set_custom_transport+0x22>
 8010ee4:	b15b      	cbz	r3, 8010efe <rmw_uros_set_custom_transport+0x22>
 8010ee6:	b155      	cbz	r5, 8010efe <rmw_uros_set_custom_transport+0x22>
 8010ee8:	b14e      	cbz	r6, 8010efe <rmw_uros_set_custom_transport+0x22>
 8010eea:	4c06      	ldr	r4, [pc, #24]	; (8010f04 <rmw_uros_set_custom_transport+0x28>)
 8010eec:	7020      	strb	r0, [r4, #0]
 8010eee:	2000      	movs	r0, #0
 8010ef0:	6166      	str	r6, [r4, #20]
 8010ef2:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8010ef6:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010efa:	bc70      	pop	{r4, r5, r6}
 8010efc:	4770      	bx	lr
 8010efe:	200b      	movs	r0, #11
 8010f00:	bc70      	pop	{r4, r5, r6}
 8010f02:	4770      	bx	lr
 8010f04:	2000c96c 	.word	0x2000c96c

08010f08 <rmw_init_options_init>:
 8010f08:	b084      	sub	sp, #16
 8010f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f0c:	b083      	sub	sp, #12
 8010f0e:	ad09      	add	r5, sp, #36	; 0x24
 8010f10:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8010f14:	b130      	cbz	r0, 8010f24 <rmw_init_options_init+0x1c>
 8010f16:	4604      	mov	r4, r0
 8010f18:	4628      	mov	r0, r5
 8010f1a:	f7ff fcaf 	bl	801087c <rcutils_allocator_is_valid>
 8010f1e:	b108      	cbz	r0, 8010f24 <rmw_init_options_init+0x1c>
 8010f20:	68a6      	ldr	r6, [r4, #8]
 8010f22:	b12e      	cbz	r6, 8010f30 <rmw_init_options_init+0x28>
 8010f24:	200b      	movs	r0, #11
 8010f26:	b003      	add	sp, #12
 8010f28:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010f2c:	b004      	add	sp, #16
 8010f2e:	4770      	bx	lr
 8010f30:	2200      	movs	r2, #0
 8010f32:	2300      	movs	r3, #0
 8010f34:	f104 0c20 	add.w	ip, r4, #32
 8010f38:	f8df e098 	ldr.w	lr, [pc, #152]	; 8010fd4 <rmw_init_options_init+0xcc>
 8010f3c:	466f      	mov	r7, sp
 8010f3e:	e9c4 2300 	strd	r2, r3, [r4]
 8010f42:	4b20      	ldr	r3, [pc, #128]	; (8010fc4 <rmw_init_options_init+0xbc>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	60a3      	str	r3, [r4, #8]
 8010f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010f4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010f4e:	682b      	ldr	r3, [r5, #0]
 8010f50:	4638      	mov	r0, r7
 8010f52:	f8cc 3000 	str.w	r3, [ip]
 8010f56:	f8c4 e01c 	str.w	lr, [r4, #28]
 8010f5a:	60e6      	str	r6, [r4, #12]
 8010f5c:	f7ff fec0 	bl	8010ce0 <rmw_get_default_security_options>
 8010f60:	f104 0310 	add.w	r3, r4, #16
 8010f64:	2203      	movs	r2, #3
 8010f66:	e897 0003 	ldmia.w	r7, {r0, r1}
 8010f6a:	e883 0003 	stmia.w	r3, {r0, r1}
 8010f6e:	4816      	ldr	r0, [pc, #88]	; (8010fc8 <rmw_init_options_init+0xc0>)
 8010f70:	4916      	ldr	r1, [pc, #88]	; (8010fcc <rmw_init_options_init+0xc4>)
 8010f72:	7626      	strb	r6, [r4, #24]
 8010f74:	f001 fa62 	bl	801243c <rmw_uxrce_init_init_options_impl_memory>
 8010f78:	4813      	ldr	r0, [pc, #76]	; (8010fc8 <rmw_init_options_init+0xc0>)
 8010f7a:	f008 fc09 	bl	8019790 <get_memory>
 8010f7e:	b1f0      	cbz	r0, 8010fbe <rmw_init_options_init+0xb6>
 8010f80:	4a13      	ldr	r2, [pc, #76]	; (8010fd0 <rmw_init_options_init+0xc8>)
 8010f82:	6883      	ldr	r3, [r0, #8]
 8010f84:	6851      	ldr	r1, [r2, #4]
 8010f86:	6363      	str	r3, [r4, #52]	; 0x34
 8010f88:	7810      	ldrb	r0, [r2, #0]
 8010f8a:	6159      	str	r1, [r3, #20]
 8010f8c:	68d1      	ldr	r1, [r2, #12]
 8010f8e:	7418      	strb	r0, [r3, #16]
 8010f90:	61d9      	str	r1, [r3, #28]
 8010f92:	6911      	ldr	r1, [r2, #16]
 8010f94:	6219      	str	r1, [r3, #32]
 8010f96:	6951      	ldr	r1, [r2, #20]
 8010f98:	6892      	ldr	r2, [r2, #8]
 8010f9a:	6259      	str	r1, [r3, #36]	; 0x24
 8010f9c:	619a      	str	r2, [r3, #24]
 8010f9e:	f004 fb49 	bl	8015634 <uxr_nanos>
 8010fa2:	f009 ffbb 	bl	801af1c <srand>
 8010fa6:	f009 ffe7 	bl	801af78 <rand>
 8010faa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010fac:	6298      	str	r0, [r3, #40]	; 0x28
 8010fae:	2800      	cmp	r0, #0
 8010fb0:	d0f9      	beq.n	8010fa6 <rmw_init_options_init+0x9e>
 8010fb2:	2000      	movs	r0, #0
 8010fb4:	b003      	add	sp, #12
 8010fb6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010fba:	b004      	add	sp, #16
 8010fbc:	4770      	bx	lr
 8010fbe:	2001      	movs	r0, #1
 8010fc0:	e7b1      	b.n	8010f26 <rmw_init_options_init+0x1e>
 8010fc2:	bf00      	nop
 8010fc4:	0801da0c 	.word	0x0801da0c
 8010fc8:	200113c4 	.word	0x200113c4
 8010fcc:	2000cc60 	.word	0x2000cc60
 8010fd0:	2000c96c 	.word	0x2000c96c
 8010fd4:	0801cd9c 	.word	0x0801cd9c

08010fd8 <rmw_init_options_copy>:
 8010fd8:	2800      	cmp	r0, #0
 8010fda:	d047      	beq.n	801106c <rmw_init_options_copy+0x94>
 8010fdc:	b570      	push	{r4, r5, r6, lr}
 8010fde:	460d      	mov	r5, r1
 8010fe0:	b149      	cbz	r1, 8010ff6 <rmw_init_options_copy+0x1e>
 8010fe2:	4604      	mov	r4, r0
 8010fe4:	6880      	ldr	r0, [r0, #8]
 8010fe6:	b120      	cbz	r0, 8010ff2 <rmw_init_options_copy+0x1a>
 8010fe8:	4b22      	ldr	r3, [pc, #136]	; (8011074 <rmw_init_options_copy+0x9c>)
 8010fea:	6819      	ldr	r1, [r3, #0]
 8010fec:	f7ef f928 	bl	8000240 <strcmp>
 8010ff0:	bba8      	cbnz	r0, 801105e <rmw_init_options_copy+0x86>
 8010ff2:	68ab      	ldr	r3, [r5, #8]
 8010ff4:	b11b      	cbz	r3, 8010ffe <rmw_init_options_copy+0x26>
 8010ff6:	f04f 0c0b 	mov.w	ip, #11
 8010ffa:	4660      	mov	r0, ip
 8010ffc:	bd70      	pop	{r4, r5, r6, pc}
 8010ffe:	4623      	mov	r3, r4
 8011000:	462a      	mov	r2, r5
 8011002:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8011006:	f8d3 e000 	ldr.w	lr, [r3]
 801100a:	3310      	adds	r3, #16
 801100c:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 8011010:	3210      	adds	r2, #16
 8011012:	f853 0c08 	ldr.w	r0, [r3, #-8]
 8011016:	f853 1c04 	ldr.w	r1, [r3, #-4]
 801101a:	42b3      	cmp	r3, r6
 801101c:	f842 ec10 	str.w	lr, [r2, #-16]
 8011020:	f842 cc0c 	str.w	ip, [r2, #-12]
 8011024:	f842 0c08 	str.w	r0, [r2, #-8]
 8011028:	f842 1c04 	str.w	r1, [r2, #-4]
 801102c:	d1eb      	bne.n	8011006 <rmw_init_options_copy+0x2e>
 801102e:	6819      	ldr	r1, [r3, #0]
 8011030:	685b      	ldr	r3, [r3, #4]
 8011032:	4811      	ldr	r0, [pc, #68]	; (8011078 <rmw_init_options_copy+0xa0>)
 8011034:	6011      	str	r1, [r2, #0]
 8011036:	6053      	str	r3, [r2, #4]
 8011038:	f008 fbaa 	bl	8019790 <get_memory>
 801103c:	b198      	cbz	r0, 8011066 <rmw_init_options_copy+0x8e>
 801103e:	6883      	ldr	r3, [r0, #8]
 8011040:	f04f 0c00 	mov.w	ip, #0
 8011044:	636b      	str	r3, [r5, #52]	; 0x34
 8011046:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8011048:	f103 0410 	add.w	r4, r3, #16
 801104c:	3510      	adds	r5, #16
 801104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011052:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8011056:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801105a:	4660      	mov	r0, ip
 801105c:	bd70      	pop	{r4, r5, r6, pc}
 801105e:	f04f 0c0c 	mov.w	ip, #12
 8011062:	4660      	mov	r0, ip
 8011064:	bd70      	pop	{r4, r5, r6, pc}
 8011066:	f04f 0c01 	mov.w	ip, #1
 801106a:	e7c6      	b.n	8010ffa <rmw_init_options_copy+0x22>
 801106c:	f04f 0c0b 	mov.w	ip, #11
 8011070:	4660      	mov	r0, ip
 8011072:	4770      	bx	lr
 8011074:	0801da0c 	.word	0x0801da0c
 8011078:	200113c4 	.word	0x200113c4

0801107c <rmw_init_options_fini>:
 801107c:	b510      	push	{r4, lr}
 801107e:	b08e      	sub	sp, #56	; 0x38
 8011080:	b388      	cbz	r0, 80110e6 <rmw_init_options_fini+0x6a>
 8011082:	4604      	mov	r4, r0
 8011084:	3020      	adds	r0, #32
 8011086:	f7ff fbf9 	bl	801087c <rcutils_allocator_is_valid>
 801108a:	b360      	cbz	r0, 80110e6 <rmw_init_options_fini+0x6a>
 801108c:	68a0      	ldr	r0, [r4, #8]
 801108e:	b120      	cbz	r0, 801109a <rmw_init_options_fini+0x1e>
 8011090:	4b1a      	ldr	r3, [pc, #104]	; (80110fc <rmw_init_options_fini+0x80>)
 8011092:	6819      	ldr	r1, [r3, #0]
 8011094:	f7ef f8d4 	bl	8000240 <strcmp>
 8011098:	bb68      	cbnz	r0, 80110f6 <rmw_init_options_fini+0x7a>
 801109a:	4b19      	ldr	r3, [pc, #100]	; (8011100 <rmw_init_options_fini+0x84>)
 801109c:	6819      	ldr	r1, [r3, #0]
 801109e:	b331      	cbz	r1, 80110ee <rmw_init_options_fini+0x72>
 80110a0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80110a2:	e001      	b.n	80110a8 <rmw_init_options_fini+0x2c>
 80110a4:	6849      	ldr	r1, [r1, #4]
 80110a6:	b311      	cbz	r1, 80110ee <rmw_init_options_fini+0x72>
 80110a8:	688b      	ldr	r3, [r1, #8]
 80110aa:	429a      	cmp	r2, r3
 80110ac:	d1fa      	bne.n	80110a4 <rmw_init_options_fini+0x28>
 80110ae:	4814      	ldr	r0, [pc, #80]	; (8011100 <rmw_init_options_fini+0x84>)
 80110b0:	f008 fb7e 	bl	80197b0 <put_memory>
 80110b4:	4668      	mov	r0, sp
 80110b6:	f7ff fdff 	bl	8010cb8 <rmw_get_zero_initialized_init_options>
 80110ba:	46ee      	mov	lr, sp
 80110bc:	46a4      	mov	ip, r4
 80110be:	2400      	movs	r4, #0
 80110c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80110c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80110c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80110cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80110d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80110d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80110d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80110dc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80110e0:	4620      	mov	r0, r4
 80110e2:	b00e      	add	sp, #56	; 0x38
 80110e4:	bd10      	pop	{r4, pc}
 80110e6:	240b      	movs	r4, #11
 80110e8:	4620      	mov	r0, r4
 80110ea:	b00e      	add	sp, #56	; 0x38
 80110ec:	bd10      	pop	{r4, pc}
 80110ee:	2401      	movs	r4, #1
 80110f0:	4620      	mov	r0, r4
 80110f2:	b00e      	add	sp, #56	; 0x38
 80110f4:	bd10      	pop	{r4, pc}
 80110f6:	240c      	movs	r4, #12
 80110f8:	e7f2      	b.n	80110e0 <rmw_init_options_fini+0x64>
 80110fa:	bf00      	nop
 80110fc:	0801da0c 	.word	0x0801da0c
 8011100:	200113c4 	.word	0x200113c4

08011104 <rmw_init>:
 8011104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011108:	b083      	sub	sp, #12
 801110a:	2800      	cmp	r0, #0
 801110c:	f000 80d3 	beq.w	80112b6 <rmw_init+0x1b2>
 8011110:	460e      	mov	r6, r1
 8011112:	2900      	cmp	r1, #0
 8011114:	f000 80cf 	beq.w	80112b6 <rmw_init+0x1b2>
 8011118:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801111a:	4605      	mov	r5, r0
 801111c:	2b00      	cmp	r3, #0
 801111e:	f000 80ca 	beq.w	80112b6 <rmw_init+0x1b2>
 8011122:	4b78      	ldr	r3, [pc, #480]	; (8011304 <rmw_init+0x200>)
 8011124:	6880      	ldr	r0, [r0, #8]
 8011126:	681f      	ldr	r7, [r3, #0]
 8011128:	b128      	cbz	r0, 8011136 <rmw_init+0x32>
 801112a:	4639      	mov	r1, r7
 801112c:	f7ef f888 	bl	8000240 <strcmp>
 8011130:	2800      	cmp	r0, #0
 8011132:	f040 80ca 	bne.w	80112ca <rmw_init+0x1c6>
 8011136:	4c74      	ldr	r4, [pc, #464]	; (8011308 <rmw_init+0x204>)
 8011138:	f04f 0800 	mov.w	r8, #0
 801113c:	4973      	ldr	r1, [pc, #460]	; (801130c <rmw_init+0x208>)
 801113e:	4874      	ldr	r0, [pc, #464]	; (8011310 <rmw_init+0x20c>)
 8011140:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011144:	60b7      	str	r7, [r6, #8]
 8011146:	e9c6 2300 	strd	r2, r3, [r6]
 801114a:	68eb      	ldr	r3, [r5, #12]
 801114c:	2201      	movs	r2, #1
 801114e:	64b3      	str	r3, [r6, #72]	; 0x48
 8011150:	f001 f914 	bl	801237c <rmw_uxrce_init_session_memory>
 8011154:	4620      	mov	r0, r4
 8011156:	2204      	movs	r2, #4
 8011158:	496e      	ldr	r1, [pc, #440]	; (8011314 <rmw_init+0x210>)
 801115a:	f001 f94f 	bl	80123fc <rmw_uxrce_init_static_input_buffer_memory>
 801115e:	486c      	ldr	r0, [pc, #432]	; (8011310 <rmw_init+0x20c>)
 8011160:	f884 800d 	strb.w	r8, [r4, #13]
 8011164:	f008 fb14 	bl	8019790 <get_memory>
 8011168:	2800      	cmp	r0, #0
 801116a:	f000 80a9 	beq.w	80112c0 <rmw_init+0x1bc>
 801116e:	6884      	ldr	r4, [r0, #8]
 8011170:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8011172:	f104 0910 	add.w	r9, r4, #16
 8011176:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8011178:	f890 c010 	ldrb.w	ip, [r0, #16]
 801117c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8011180:	9101      	str	r1, [sp, #4]
 8011182:	4661      	mov	r1, ip
 8011184:	6a00      	ldr	r0, [r0, #32]
 8011186:	9000      	str	r0, [sp, #0]
 8011188:	4648      	mov	r0, r9
 801118a:	f002 f9fd 	bl	8013588 <uxr_set_custom_transport_callbacks>
 801118e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011192:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 8011196:	4960      	ldr	r1, [pc, #384]	; (8011318 <rmw_init+0x214>)
 8011198:	4860      	ldr	r0, [pc, #384]	; (801131c <rmw_init+0x218>)
 801119a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 801119e:	f504 725e 	add.w	r2, r4, #888	; 0x378
 80111a2:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 80111a6:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 80111aa:	2201      	movs	r2, #1
 80111ac:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 80111b0:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 80111b4:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 80111b8:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 80111bc:	64f4      	str	r4, [r6, #76]	; 0x4c
 80111be:	f001 f8bd 	bl	801233c <rmw_uxrce_init_node_memory>
 80111c2:	2205      	movs	r2, #5
 80111c4:	4956      	ldr	r1, [pc, #344]	; (8011320 <rmw_init+0x21c>)
 80111c6:	4857      	ldr	r0, [pc, #348]	; (8011324 <rmw_init+0x220>)
 80111c8:	f001 f898 	bl	80122fc <rmw_uxrce_init_subscription_memory>
 80111cc:	220a      	movs	r2, #10
 80111ce:	4956      	ldr	r1, [pc, #344]	; (8011328 <rmw_init+0x224>)
 80111d0:	4856      	ldr	r0, [pc, #344]	; (801132c <rmw_init+0x228>)
 80111d2:	f001 f873 	bl	80122bc <rmw_uxrce_init_publisher_memory>
 80111d6:	2201      	movs	r2, #1
 80111d8:	4955      	ldr	r1, [pc, #340]	; (8011330 <rmw_init+0x22c>)
 80111da:	4856      	ldr	r0, [pc, #344]	; (8011334 <rmw_init+0x230>)
 80111dc:	f001 f82e 	bl	801223c <rmw_uxrce_init_service_memory>
 80111e0:	2201      	movs	r2, #1
 80111e2:	4955      	ldr	r1, [pc, #340]	; (8011338 <rmw_init+0x234>)
 80111e4:	4855      	ldr	r0, [pc, #340]	; (801133c <rmw_init+0x238>)
 80111e6:	f001 f849 	bl	801227c <rmw_uxrce_init_client_memory>
 80111ea:	220f      	movs	r2, #15
 80111ec:	4954      	ldr	r1, [pc, #336]	; (8011340 <rmw_init+0x23c>)
 80111ee:	4855      	ldr	r0, [pc, #340]	; (8011344 <rmw_init+0x240>)
 80111f0:	f001 f8e4 	bl	80123bc <rmw_uxrce_init_topic_memory>
 80111f4:	2203      	movs	r2, #3
 80111f6:	4954      	ldr	r1, [pc, #336]	; (8011348 <rmw_init+0x244>)
 80111f8:	4854      	ldr	r0, [pc, #336]	; (801134c <rmw_init+0x248>)
 80111fa:	f001 f91f 	bl	801243c <rmw_uxrce_init_init_options_impl_memory>
 80111fe:	2204      	movs	r2, #4
 8011200:	4953      	ldr	r1, [pc, #332]	; (8011350 <rmw_init+0x24c>)
 8011202:	4854      	ldr	r0, [pc, #336]	; (8011354 <rmw_init+0x250>)
 8011204:	f001 f93a 	bl	801247c <rmw_uxrce_init_wait_set_memory>
 8011208:	4953      	ldr	r1, [pc, #332]	; (8011358 <rmw_init+0x254>)
 801120a:	4854      	ldr	r0, [pc, #336]	; (801135c <rmw_init+0x258>)
 801120c:	2204      	movs	r2, #4
 801120e:	f001 f955 	bl	80124bc <rmw_uxrce_init_guard_condition_memory>
 8011212:	4642      	mov	r2, r8
 8011214:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8011216:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 8011218:	f000 fff8 	bl	801220c <rmw_uxrce_transport_init>
 801121c:	4607      	mov	r7, r0
 801121e:	2800      	cmp	r0, #0
 8011220:	d158      	bne.n	80112d4 <rmw_init+0x1d0>
 8011222:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8011224:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8011228:	f504 7122 	add.w	r1, r4, #648	; 0x288
 801122c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801122e:	4628      	mov	r0, r5
 8011230:	f002 fbda 	bl	80139e8 <uxr_init_session>
 8011234:	4622      	mov	r2, r4
 8011236:	494a      	ldr	r1, [pc, #296]	; (8011360 <rmw_init+0x25c>)
 8011238:	4628      	mov	r0, r5
 801123a:	f002 fbf9 	bl	8013a30 <uxr_set_topic_callback>
 801123e:	463a      	mov	r2, r7
 8011240:	4948      	ldr	r1, [pc, #288]	; (8011364 <rmw_init+0x260>)
 8011242:	4628      	mov	r0, r5
 8011244:	f002 fbf0 	bl	8013a28 <uxr_set_status_callback>
 8011248:	463a      	mov	r2, r7
 801124a:	4947      	ldr	r1, [pc, #284]	; (8011368 <rmw_init+0x264>)
 801124c:	4628      	mov	r0, r5
 801124e:	f002 fbf3 	bl	8013a38 <uxr_set_request_callback>
 8011252:	463a      	mov	r2, r7
 8011254:	4945      	ldr	r1, [pc, #276]	; (801136c <rmw_init+0x268>)
 8011256:	4628      	mov	r0, r5
 8011258:	f002 fbf2 	bl	8013a40 <uxr_set_reply_callback>
 801125c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011260:	2304      	movs	r3, #4
 8011262:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8011266:	0092      	lsls	r2, r2, #2
 8011268:	4628      	mov	r0, r5
 801126a:	f002 fc29 	bl	8013ac0 <uxr_create_input_reliable_stream>
 801126e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011272:	2304      	movs	r3, #4
 8011274:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8011278:	0092      	lsls	r2, r2, #2
 801127a:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 801127e:	4628      	mov	r0, r5
 8011280:	f002 fbf4 	bl	8013a6c <uxr_create_output_reliable_stream>
 8011284:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8011288:	4628      	mov	r0, r5
 801128a:	f002 fc13 	bl	8013ab4 <uxr_create_input_best_effort_stream>
 801128e:	f241 3194 	movw	r1, #5012	; 0x1394
 8011292:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 8011296:	4628      	mov	r0, r5
 8011298:	4421      	add	r1, r4
 801129a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 801129e:	f002 fbd3 	bl	8013a48 <uxr_create_output_best_effort_stream>
 80112a2:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 80112a6:	4628      	mov	r0, r5
 80112a8:	f003 f95c 	bl	8014564 <uxr_create_session>
 80112ac:	b1f8      	cbz	r0, 80112ee <rmw_init+0x1ea>
 80112ae:	4638      	mov	r0, r7
 80112b0:	b003      	add	sp, #12
 80112b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112b6:	270b      	movs	r7, #11
 80112b8:	4638      	mov	r0, r7
 80112ba:	b003      	add	sp, #12
 80112bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112c0:	2701      	movs	r7, #1
 80112c2:	4638      	mov	r0, r7
 80112c4:	b003      	add	sp, #12
 80112c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112ca:	270c      	movs	r7, #12
 80112cc:	4638      	mov	r0, r7
 80112ce:	b003      	add	sp, #12
 80112d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112d4:	4648      	mov	r0, r9
 80112d6:	f002 f995 	bl	8013604 <uxr_close_custom_transport>
 80112da:	4621      	mov	r1, r4
 80112dc:	480c      	ldr	r0, [pc, #48]	; (8011310 <rmw_init+0x20c>)
 80112de:	f008 fa67 	bl	80197b0 <put_memory>
 80112e2:	4638      	mov	r0, r7
 80112e4:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 80112e8:	b003      	add	sp, #12
 80112ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112ee:	4648      	mov	r0, r9
 80112f0:	f002 f988 	bl	8013604 <uxr_close_custom_transport>
 80112f4:	4621      	mov	r1, r4
 80112f6:	4806      	ldr	r0, [pc, #24]	; (8011310 <rmw_init+0x20c>)
 80112f8:	f008 fa5a 	bl	80197b0 <put_memory>
 80112fc:	64f7      	str	r7, [r6, #76]	; 0x4c
 80112fe:	2701      	movs	r7, #1
 8011300:	e7d5      	b.n	80112ae <rmw_init+0x1aa>
 8011302:	bf00      	nop
 8011304:	0801da0c 	.word	0x0801da0c
 8011308:	20011414 	.word	0x20011414
 801130c:	2000d6c0 	.word	0x2000d6c0
 8011310:	20011404 	.word	0x20011404
 8011314:	2000ec68 	.word	0x2000ec68
 8011318:	2000cce4 	.word	0x2000cce4
 801131c:	200113d4 	.word	0x200113d4
 8011320:	20010d68 	.word	0x20010d68
 8011324:	20011424 	.word	0x20011424
 8011328:	2000cd88 	.word	0x2000cd88
 801132c:	200113e4 	.word	0x200113e4
 8011330:	2000d5f8 	.word	0x2000d5f8
 8011334:	200113f4 	.word	0x200113f4
 8011338:	2000cb18 	.word	0x2000cb18
 801133c:	2000cb04 	.word	0x2000cb04
 8011340:	200111a0 	.word	0x200111a0
 8011344:	20011434 	.word	0x20011434
 8011348:	2000cc60 	.word	0x2000cc60
 801134c:	200113c4 	.word	0x200113c4
 8011350:	20011344 	.word	0x20011344
 8011354:	20011444 	.word	0x20011444
 8011358:	2000cbe0 	.word	0x2000cbe0
 801135c:	200113b4 	.word	0x200113b4
 8011360:	080195c9 	.word	0x080195c9
 8011364:	080195c1 	.word	0x080195c1
 8011368:	08019661 	.word	0x08019661
 801136c:	080196fd 	.word	0x080196fd

08011370 <rmw_context_fini>:
 8011370:	4b17      	ldr	r3, [pc, #92]	; (80113d0 <rmw_context_fini+0x60>)
 8011372:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8011374:	b570      	push	{r4, r5, r6, lr}
 8011376:	681c      	ldr	r4, [r3, #0]
 8011378:	4605      	mov	r5, r0
 801137a:	b334      	cbz	r4, 80113ca <rmw_context_fini+0x5a>
 801137c:	2600      	movs	r6, #0
 801137e:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8011382:	6902      	ldr	r2, [r0, #16]
 8011384:	428a      	cmp	r2, r1
 8011386:	d018      	beq.n	80113ba <rmw_context_fini+0x4a>
 8011388:	2c00      	cmp	r4, #0
 801138a:	d1f8      	bne.n	801137e <rmw_context_fini+0xe>
 801138c:	b189      	cbz	r1, 80113b2 <rmw_context_fini+0x42>
 801138e:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 8011392:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 8011396:	789b      	ldrb	r3, [r3, #2]
 8011398:	2b01      	cmp	r3, #1
 801139a:	bf14      	ite	ne
 801139c:	210a      	movne	r1, #10
 801139e:	2100      	moveq	r1, #0
 80113a0:	f003 f8b8 	bl	8014514 <uxr_delete_session_retries>
 80113a4:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80113a6:	f001 f8a9 	bl	80124fc <rmw_uxrce_fini_session_memory>
 80113aa:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80113ac:	3010      	adds	r0, #16
 80113ae:	f002 f929 	bl	8013604 <uxr_close_custom_transport>
 80113b2:	2300      	movs	r3, #0
 80113b4:	4630      	mov	r0, r6
 80113b6:	64eb      	str	r3, [r5, #76]	; 0x4c
 80113b8:	bd70      	pop	{r4, r5, r6, pc}
 80113ba:	3018      	adds	r0, #24
 80113bc:	f000 f89c 	bl	80114f8 <rmw_destroy_node>
 80113c0:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80113c2:	4606      	mov	r6, r0
 80113c4:	2c00      	cmp	r4, #0
 80113c6:	d1da      	bne.n	801137e <rmw_context_fini+0xe>
 80113c8:	e7e0      	b.n	801138c <rmw_context_fini+0x1c>
 80113ca:	4626      	mov	r6, r4
 80113cc:	e7de      	b.n	801138c <rmw_context_fini+0x1c>
 80113ce:	bf00      	nop
 80113d0:	200113d4 	.word	0x200113d4

080113d4 <create_node>:
 80113d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80113d8:	b083      	sub	sp, #12
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d064      	beq.n	80114a8 <create_node+0xd4>
 80113de:	4606      	mov	r6, r0
 80113e0:	4838      	ldr	r0, [pc, #224]	; (80114c4 <create_node+0xf0>)
 80113e2:	460f      	mov	r7, r1
 80113e4:	4690      	mov	r8, r2
 80113e6:	461d      	mov	r5, r3
 80113e8:	f008 f9d2 	bl	8019790 <get_memory>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	d05b      	beq.n	80114a8 <create_node+0xd4>
 80113f0:	6884      	ldr	r4, [r0, #8]
 80113f2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80113f4:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 80113f8:	f104 0518 	add.w	r5, r4, #24
 80113fc:	6123      	str	r3, [r4, #16]
 80113fe:	f008 fa2f 	bl	8019860 <rmw_get_implementation_identifier>
 8011402:	f8c4 9020 	str.w	r9, [r4, #32]
 8011406:	e9c4 0406 	strd	r0, r4, [r4, #24]
 801140a:	4630      	mov	r0, r6
 801140c:	f7ee ff22 	bl	8000254 <strlen>
 8011410:	1c42      	adds	r2, r0, #1
 8011412:	2a3c      	cmp	r2, #60	; 0x3c
 8011414:	d840      	bhi.n	8011498 <create_node+0xc4>
 8011416:	4648      	mov	r0, r9
 8011418:	f104 0968 	add.w	r9, r4, #104	; 0x68
 801141c:	4631      	mov	r1, r6
 801141e:	f00a fb0e 	bl	801ba3e <memcpy>
 8011422:	4638      	mov	r0, r7
 8011424:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8011428:	f7ee ff14 	bl	8000254 <strlen>
 801142c:	1c42      	adds	r2, r0, #1
 801142e:	2a3c      	cmp	r2, #60	; 0x3c
 8011430:	d832      	bhi.n	8011498 <create_node+0xc4>
 8011432:	4639      	mov	r1, r7
 8011434:	4648      	mov	r0, r9
 8011436:	f00a fb02 	bl	801ba3e <memcpy>
 801143a:	6923      	ldr	r3, [r4, #16]
 801143c:	2101      	movs	r1, #1
 801143e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011442:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 8011446:	1842      	adds	r2, r0, r1
 8011448:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 801144c:	f002 f8de 	bl	801360c <uxr_object_id>
 8011450:	6160      	str	r0, [r4, #20]
 8011452:	783b      	ldrb	r3, [r7, #0]
 8011454:	2b2f      	cmp	r3, #47	; 0x2f
 8011456:	d12c      	bne.n	80114b2 <create_node+0xde>
 8011458:	787b      	ldrb	r3, [r7, #1]
 801145a:	bb53      	cbnz	r3, 80114b2 <create_node+0xde>
 801145c:	4633      	mov	r3, r6
 801145e:	4a1a      	ldr	r2, [pc, #104]	; (80114c8 <create_node+0xf4>)
 8011460:	213c      	movs	r1, #60	; 0x3c
 8011462:	481a      	ldr	r0, [pc, #104]	; (80114cc <create_node+0xf8>)
 8011464:	f00a f8b2 	bl	801b5cc <sniprintf>
 8011468:	6920      	ldr	r0, [r4, #16]
 801146a:	2106      	movs	r1, #6
 801146c:	fa1f f388 	uxth.w	r3, r8
 8011470:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8011474:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011478:	9101      	str	r1, [sp, #4]
 801147a:	4914      	ldr	r1, [pc, #80]	; (80114cc <create_node+0xf8>)
 801147c:	9100      	str	r1, [sp, #0]
 801147e:	6811      	ldr	r1, [r2, #0]
 8011480:	6962      	ldr	r2, [r4, #20]
 8011482:	f001 fe15 	bl	80130b0 <uxr_buffer_create_participant_bin>
 8011486:	4602      	mov	r2, r0
 8011488:	6920      	ldr	r0, [r4, #16]
 801148a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801148e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011492:	f001 f9b7 	bl	8012804 <run_xrce_session>
 8011496:	b918      	cbnz	r0, 80114a0 <create_node+0xcc>
 8011498:	4628      	mov	r0, r5
 801149a:	2500      	movs	r5, #0
 801149c:	f001 f834 	bl	8012508 <rmw_uxrce_fini_node_memory>
 80114a0:	4628      	mov	r0, r5
 80114a2:	b003      	add	sp, #12
 80114a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114a8:	2500      	movs	r5, #0
 80114aa:	4628      	mov	r0, r5
 80114ac:	b003      	add	sp, #12
 80114ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114b2:	463b      	mov	r3, r7
 80114b4:	4a06      	ldr	r2, [pc, #24]	; (80114d0 <create_node+0xfc>)
 80114b6:	213c      	movs	r1, #60	; 0x3c
 80114b8:	9600      	str	r6, [sp, #0]
 80114ba:	4804      	ldr	r0, [pc, #16]	; (80114cc <create_node+0xf8>)
 80114bc:	f00a f886 	bl	801b5cc <sniprintf>
 80114c0:	e7d2      	b.n	8011468 <create_node+0x94>
 80114c2:	bf00      	nop
 80114c4:	200113d4 	.word	0x200113d4
 80114c8:	0801d3ac 	.word	0x0801d3ac
 80114cc:	2000c988 	.word	0x2000c988
 80114d0:	0801cdac 	.word	0x0801cdac

080114d4 <rmw_create_node>:
 80114d4:	468c      	mov	ip, r1
 80114d6:	4611      	mov	r1, r2
 80114d8:	f1bc 0f00 	cmp.w	ip, #0
 80114dc:	d00a      	beq.n	80114f4 <rmw_create_node+0x20>
 80114de:	f89c 3000 	ldrb.w	r3, [ip]
 80114e2:	b13b      	cbz	r3, 80114f4 <rmw_create_node+0x20>
 80114e4:	b132      	cbz	r2, 80114f4 <rmw_create_node+0x20>
 80114e6:	7813      	ldrb	r3, [r2, #0]
 80114e8:	b123      	cbz	r3, 80114f4 <rmw_create_node+0x20>
 80114ea:	4603      	mov	r3, r0
 80114ec:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80114ee:	4660      	mov	r0, ip
 80114f0:	f7ff bf70 	b.w	80113d4 <create_node>
 80114f4:	2000      	movs	r0, #0
 80114f6:	4770      	bx	lr

080114f8 <rmw_destroy_node>:
 80114f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114fa:	b328      	cbz	r0, 8011548 <rmw_destroy_node+0x50>
 80114fc:	4607      	mov	r7, r0
 80114fe:	6800      	ldr	r0, [r0, #0]
 8011500:	b120      	cbz	r0, 801150c <rmw_destroy_node+0x14>
 8011502:	4b37      	ldr	r3, [pc, #220]	; (80115e0 <rmw_destroy_node+0xe8>)
 8011504:	6819      	ldr	r1, [r3, #0]
 8011506:	f7ee fe9b 	bl	8000240 <strcmp>
 801150a:	b9e8      	cbnz	r0, 8011548 <rmw_destroy_node+0x50>
 801150c:	687d      	ldr	r5, [r7, #4]
 801150e:	b1dd      	cbz	r5, 8011548 <rmw_destroy_node+0x50>
 8011510:	4b34      	ldr	r3, [pc, #208]	; (80115e4 <rmw_destroy_node+0xec>)
 8011512:	681c      	ldr	r4, [r3, #0]
 8011514:	2c00      	cmp	r4, #0
 8011516:	d060      	beq.n	80115da <rmw_destroy_node+0xe2>
 8011518:	2600      	movs	r6, #0
 801151a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801151e:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 8011522:	429d      	cmp	r5, r3
 8011524:	d013      	beq.n	801154e <rmw_destroy_node+0x56>
 8011526:	2c00      	cmp	r4, #0
 8011528:	d1f7      	bne.n	801151a <rmw_destroy_node+0x22>
 801152a:	4b2f      	ldr	r3, [pc, #188]	; (80115e8 <rmw_destroy_node+0xf0>)
 801152c:	681c      	ldr	r4, [r3, #0]
 801152e:	b1c4      	cbz	r4, 8011562 <rmw_destroy_node+0x6a>
 8011530:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8011534:	6a0b      	ldr	r3, [r1, #32]
 8011536:	429d      	cmp	r5, r3
 8011538:	d1f9      	bne.n	801152e <rmw_destroy_node+0x36>
 801153a:	317c      	adds	r1, #124	; 0x7c
 801153c:	4638      	mov	r0, r7
 801153e:	f000 fdaf 	bl	80120a0 <rmw_destroy_subscription>
 8011542:	2801      	cmp	r0, #1
 8011544:	4606      	mov	r6, r0
 8011546:	d1f2      	bne.n	801152e <rmw_destroy_node+0x36>
 8011548:	2601      	movs	r6, #1
 801154a:	4630      	mov	r0, r6
 801154c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801154e:	3184      	adds	r1, #132	; 0x84
 8011550:	4638      	mov	r0, r7
 8011552:	f000 f9b1 	bl	80118b8 <rmw_destroy_publisher>
 8011556:	2801      	cmp	r0, #1
 8011558:	4606      	mov	r6, r0
 801155a:	d0f5      	beq.n	8011548 <rmw_destroy_node+0x50>
 801155c:	2c00      	cmp	r4, #0
 801155e:	d1dc      	bne.n	801151a <rmw_destroy_node+0x22>
 8011560:	e7e3      	b.n	801152a <rmw_destroy_node+0x32>
 8011562:	4b22      	ldr	r3, [pc, #136]	; (80115ec <rmw_destroy_node+0xf4>)
 8011564:	681c      	ldr	r4, [r3, #0]
 8011566:	b16c      	cbz	r4, 8011584 <rmw_destroy_node+0x8c>
 8011568:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801156c:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 801156e:	429d      	cmp	r5, r3
 8011570:	d1f9      	bne.n	8011566 <rmw_destroy_node+0x6e>
 8011572:	317c      	adds	r1, #124	; 0x7c
 8011574:	4638      	mov	r0, r7
 8011576:	f000 fc1d 	bl	8011db4 <rmw_destroy_service>
 801157a:	2801      	cmp	r0, #1
 801157c:	4606      	mov	r6, r0
 801157e:	d0e3      	beq.n	8011548 <rmw_destroy_node+0x50>
 8011580:	2c00      	cmp	r4, #0
 8011582:	d1f1      	bne.n	8011568 <rmw_destroy_node+0x70>
 8011584:	4b1a      	ldr	r3, [pc, #104]	; (80115f0 <rmw_destroy_node+0xf8>)
 8011586:	681c      	ldr	r4, [r3, #0]
 8011588:	b16c      	cbz	r4, 80115a6 <rmw_destroy_node+0xae>
 801158a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801158e:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8011590:	429d      	cmp	r5, r3
 8011592:	d1f9      	bne.n	8011588 <rmw_destroy_node+0x90>
 8011594:	317c      	adds	r1, #124	; 0x7c
 8011596:	4638      	mov	r0, r7
 8011598:	f008 f91e 	bl	80197d8 <rmw_destroy_client>
 801159c:	2801      	cmp	r0, #1
 801159e:	4606      	mov	r6, r0
 80115a0:	d0d2      	beq.n	8011548 <rmw_destroy_node+0x50>
 80115a2:	2c00      	cmp	r4, #0
 80115a4:	d1f1      	bne.n	801158a <rmw_destroy_node+0x92>
 80115a6:	6928      	ldr	r0, [r5, #16]
 80115a8:	696a      	ldr	r2, [r5, #20]
 80115aa:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80115ae:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80115b2:	6819      	ldr	r1, [r3, #0]
 80115b4:	f001 fd30 	bl	8013018 <uxr_buffer_delete_entity>
 80115b8:	4602      	mov	r2, r0
 80115ba:	6928      	ldr	r0, [r5, #16]
 80115bc:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80115c0:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80115c4:	f001 f91e 	bl	8012804 <run_xrce_session>
 80115c8:	4603      	mov	r3, r0
 80115ca:	4638      	mov	r0, r7
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	bf08      	it	eq
 80115d0:	2602      	moveq	r6, #2
 80115d2:	f000 ff99 	bl	8012508 <rmw_uxrce_fini_node_memory>
 80115d6:	4630      	mov	r0, r6
 80115d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115da:	4626      	mov	r6, r4
 80115dc:	e7a5      	b.n	801152a <rmw_destroy_node+0x32>
 80115de:	bf00      	nop
 80115e0:	0801da0c 	.word	0x0801da0c
 80115e4:	200113e4 	.word	0x200113e4
 80115e8:	20011424 	.word	0x20011424
 80115ec:	200113f4 	.word	0x200113f4
 80115f0:	2000cb04 	.word	0x2000cb04

080115f4 <rmw_node_get_graph_guard_condition>:
 80115f4:	6843      	ldr	r3, [r0, #4]
 80115f6:	6918      	ldr	r0, [r3, #16]
 80115f8:	f500 705a 	add.w	r0, r0, #872	; 0x368
 80115fc:	4770      	bx	lr
 80115fe:	bf00      	nop

08011600 <flush_session>:
 8011600:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8011602:	f002 be3d 	b.w	8014280 <uxr_run_session_until_confirm_delivery>
 8011606:	bf00      	nop

08011608 <rmw_publish>:
 8011608:	2800      	cmp	r0, #0
 801160a:	d053      	beq.n	80116b4 <rmw_publish+0xac>
 801160c:	b570      	push	{r4, r5, r6, lr}
 801160e:	460d      	mov	r5, r1
 8011610:	b08e      	sub	sp, #56	; 0x38
 8011612:	2900      	cmp	r1, #0
 8011614:	d04b      	beq.n	80116ae <rmw_publish+0xa6>
 8011616:	4604      	mov	r4, r0
 8011618:	6800      	ldr	r0, [r0, #0]
 801161a:	f001 fa05 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 801161e:	2800      	cmp	r0, #0
 8011620:	d045      	beq.n	80116ae <rmw_publish+0xa6>
 8011622:	6866      	ldr	r6, [r4, #4]
 8011624:	2e00      	cmp	r6, #0
 8011626:	d042      	beq.n	80116ae <rmw_publish+0xa6>
 8011628:	69b4      	ldr	r4, [r6, #24]
 801162a:	4628      	mov	r0, r5
 801162c:	6923      	ldr	r3, [r4, #16]
 801162e:	4798      	blx	r3
 8011630:	69f3      	ldr	r3, [r6, #28]
 8011632:	9005      	str	r0, [sp, #20]
 8011634:	b113      	cbz	r3, 801163c <rmw_publish+0x34>
 8011636:	a805      	add	r0, sp, #20
 8011638:	4798      	blx	r3
 801163a:	9805      	ldr	r0, [sp, #20]
 801163c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011640:	691b      	ldr	r3, [r3, #16]
 8011642:	9000      	str	r0, [sp, #0]
 8011644:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8011648:	6972      	ldr	r2, [r6, #20]
 801164a:	ab06      	add	r3, sp, #24
 801164c:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 801164e:	f004 f891 	bl	8015774 <uxr_prepare_output_stream>
 8011652:	b1d8      	cbz	r0, 801168c <rmw_publish+0x84>
 8011654:	68a3      	ldr	r3, [r4, #8]
 8011656:	a906      	add	r1, sp, #24
 8011658:	4628      	mov	r0, r5
 801165a:	4798      	blx	r3
 801165c:	6a33      	ldr	r3, [r6, #32]
 801165e:	4604      	mov	r4, r0
 8011660:	b10b      	cbz	r3, 8011666 <rmw_publish+0x5e>
 8011662:	a806      	add	r0, sp, #24
 8011664:	4798      	blx	r3
 8011666:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 801166a:	2b01      	cmp	r3, #1
 801166c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011670:	d022      	beq.n	80116b8 <rmw_publish+0xb0>
 8011672:	6918      	ldr	r0, [r3, #16]
 8011674:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 8011676:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801167a:	f002 fe01 	bl	8014280 <uxr_run_session_until_confirm_delivery>
 801167e:	4020      	ands	r0, r4
 8011680:	b2c4      	uxtb	r4, r0
 8011682:	f084 0001 	eor.w	r0, r4, #1
 8011686:	b2c0      	uxtb	r0, r0
 8011688:	b00e      	add	sp, #56	; 0x38
 801168a:	bd70      	pop	{r4, r5, r6, pc}
 801168c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011690:	6918      	ldr	r0, [r3, #16]
 8011692:	9b05      	ldr	r3, [sp, #20]
 8011694:	9602      	str	r6, [sp, #8]
 8011696:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801169a:	9300      	str	r3, [sp, #0]
 801169c:	4b09      	ldr	r3, [pc, #36]	; (80116c4 <rmw_publish+0xbc>)
 801169e:	9301      	str	r3, [sp, #4]
 80116a0:	ab06      	add	r3, sp, #24
 80116a2:	6972      	ldr	r2, [r6, #20]
 80116a4:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 80116a6:	f004 f895 	bl	80157d4 <uxr_prepare_output_stream_fragmented>
 80116aa:	2800      	cmp	r0, #0
 80116ac:	d1d2      	bne.n	8011654 <rmw_publish+0x4c>
 80116ae:	2001      	movs	r0, #1
 80116b0:	b00e      	add	sp, #56	; 0x38
 80116b2:	bd70      	pop	{r4, r5, r6, pc}
 80116b4:	2001      	movs	r0, #1
 80116b6:	4770      	bx	lr
 80116b8:	6918      	ldr	r0, [r3, #16]
 80116ba:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80116be:	f002 fa25 	bl	8013b0c <uxr_flash_output_streams>
 80116c2:	e7de      	b.n	8011682 <rmw_publish+0x7a>
 80116c4:	08011601 	.word	0x08011601

080116c8 <rmw_create_publisher>:
 80116c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116cc:	b087      	sub	sp, #28
 80116ce:	2800      	cmp	r0, #0
 80116d0:	f000 80d2 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 80116d4:	460e      	mov	r6, r1
 80116d6:	2900      	cmp	r1, #0
 80116d8:	f000 80ce 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 80116dc:	4604      	mov	r4, r0
 80116de:	6800      	ldr	r0, [r0, #0]
 80116e0:	4615      	mov	r5, r2
 80116e2:	461f      	mov	r7, r3
 80116e4:	f001 f9a0 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80116e8:	f080 0001 	eor.w	r0, r0, #1
 80116ec:	b2c0      	uxtb	r0, r0
 80116ee:	2800      	cmp	r0, #0
 80116f0:	f040 80c2 	bne.w	8011878 <rmw_create_publisher+0x1b0>
 80116f4:	2d00      	cmp	r5, #0
 80116f6:	f000 80bf 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 80116fa:	782b      	ldrb	r3, [r5, #0]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	f000 80bb 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 8011702:	2f00      	cmp	r7, #0
 8011704:	f000 80b8 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 8011708:	485e      	ldr	r0, [pc, #376]	; (8011884 <rmw_create_publisher+0x1bc>)
 801170a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801170e:	f008 f83f 	bl	8019790 <get_memory>
 8011712:	2800      	cmp	r0, #0
 8011714:	f000 80b0 	beq.w	8011878 <rmw_create_publisher+0x1b0>
 8011718:	6884      	ldr	r4, [r0, #8]
 801171a:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 801171e:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 8011722:	f008 f89d 	bl	8019860 <rmw_get_implementation_identifier>
 8011726:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 801172a:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 801172e:	4628      	mov	r0, r5
 8011730:	f7ee fd90 	bl	8000254 <strlen>
 8011734:	3001      	adds	r0, #1
 8011736:	f104 0884 	add.w	r8, r4, #132	; 0x84
 801173a:	283c      	cmp	r0, #60	; 0x3c
 801173c:	f200 808f 	bhi.w	801185e <rmw_create_publisher+0x196>
 8011740:	462b      	mov	r3, r5
 8011742:	4a51      	ldr	r2, [pc, #324]	; (8011888 <rmw_create_publisher+0x1c0>)
 8011744:	213c      	movs	r1, #60	; 0x3c
 8011746:	4650      	mov	r0, sl
 8011748:	f009 ff40 	bl	801b5cc <sniprintf>
 801174c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011750:	4639      	mov	r1, r7
 8011752:	2250      	movs	r2, #80	; 0x50
 8011754:	67e3      	str	r3, [r4, #124]	; 0x7c
 8011756:	f104 0028 	add.w	r0, r4, #40	; 0x28
 801175a:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 801175e:	f00a f96e 	bl	801ba3e <memcpy>
 8011762:	7a3b      	ldrb	r3, [r7, #8]
 8011764:	4630      	mov	r0, r6
 8011766:	4949      	ldr	r1, [pc, #292]	; (801188c <rmw_create_publisher+0x1c4>)
 8011768:	2b02      	cmp	r3, #2
 801176a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801176e:	bf0c      	ite	eq
 8011770:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 8011774:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8011778:	67a3      	str	r3, [r4, #120]	; 0x78
 801177a:	2300      	movs	r3, #0
 801177c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8011780:	f001 f960 	bl	8012a44 <get_message_typesupport_handle>
 8011784:	2800      	cmp	r0, #0
 8011786:	d06a      	beq.n	801185e <rmw_create_publisher+0x196>
 8011788:	6842      	ldr	r2, [r0, #4]
 801178a:	61a2      	str	r2, [r4, #24]
 801178c:	2a00      	cmp	r2, #0
 801178e:	d066      	beq.n	801185e <rmw_create_publisher+0x196>
 8011790:	4629      	mov	r1, r5
 8011792:	463b      	mov	r3, r7
 8011794:	4648      	mov	r0, r9
 8011796:	f008 f893 	bl	80198c0 <create_topic>
 801179a:	6260      	str	r0, [r4, #36]	; 0x24
 801179c:	2800      	cmp	r0, #0
 801179e:	d062      	beq.n	8011866 <rmw_create_publisher+0x19e>
 80117a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80117a4:	2103      	movs	r1, #3
 80117a6:	2506      	movs	r5, #6
 80117a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80117ac:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 80117b0:	1c42      	adds	r2, r0, #1
 80117b2:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 80117b6:	f001 ff29 	bl	801360c <uxr_object_id>
 80117ba:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80117be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80117c2:	6120      	str	r0, [r4, #16]
 80117c4:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 80117c8:	6910      	ldr	r0, [r2, #16]
 80117ca:	9500      	str	r5, [sp, #0]
 80117cc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80117d0:	6819      	ldr	r1, [r3, #0]
 80117d2:	6922      	ldr	r2, [r4, #16]
 80117d4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80117d8:	f001 fcd2 	bl	8013180 <uxr_buffer_create_publisher_bin>
 80117dc:	4602      	mov	r2, r0
 80117de:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80117e2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80117e6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80117ea:	f001 f80b 	bl	8012804 <run_xrce_session>
 80117ee:	b3b0      	cbz	r0, 801185e <rmw_create_publisher+0x196>
 80117f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80117f4:	2105      	movs	r1, #5
 80117f6:	f10d 0a10 	add.w	sl, sp, #16
 80117fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80117fe:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 8011802:	1c42      	adds	r2, r0, #1
 8011804:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 8011808:	f001 ff00 	bl	801360c <uxr_object_id>
 801180c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8011810:	4639      	mov	r1, r7
 8011812:	6160      	str	r0, [r4, #20]
 8011814:	691e      	ldr	r6, [r3, #16]
 8011816:	4650      	mov	r0, sl
 8011818:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801181c:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8011820:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 8011824:	f8d3 7384 	ldr.w	r7, [r3, #900]	; 0x384
 8011828:	f001 f808 	bl	801283c <convert_qos_profile>
 801182c:	9503      	str	r5, [sp, #12]
 801182e:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8011832:	9001      	str	r0, [sp, #4]
 8011834:	4630      	mov	r0, r6
 8011836:	f8ad 1008 	strh.w	r1, [sp, #8]
 801183a:	f8db 3010 	ldr.w	r3, [fp, #16]
 801183e:	9300      	str	r3, [sp, #0]
 8011840:	6839      	ldr	r1, [r7, #0]
 8011842:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8011846:	f001 fcfb 	bl	8013240 <uxr_buffer_create_datawriter_bin>
 801184a:	4602      	mov	r2, r0
 801184c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011850:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011854:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011858:	f000 ffd4 	bl	8012804 <run_xrce_session>
 801185c:	b970      	cbnz	r0, 801187c <rmw_create_publisher+0x1b4>
 801185e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011860:	b108      	cbz	r0, 8011866 <rmw_create_publisher+0x19e>
 8011862:	f000 fec1 	bl	80125e8 <rmw_uxrce_fini_topic_memory>
 8011866:	4640      	mov	r0, r8
 8011868:	f04f 0800 	mov.w	r8, #0
 801186c:	f000 fe64 	bl	8012538 <rmw_uxrce_fini_publisher_memory>
 8011870:	4640      	mov	r0, r8
 8011872:	b007      	add	sp, #28
 8011874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011878:	f04f 0800 	mov.w	r8, #0
 801187c:	4640      	mov	r0, r8
 801187e:	b007      	add	sp, #28
 8011880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011884:	200113e4 	.word	0x200113e4
 8011888:	0801d3ac 	.word	0x0801d3ac
 801188c:	0801c980 	.word	0x0801c980

08011890 <rmw_publisher_get_actual_qos>:
 8011890:	b178      	cbz	r0, 80118b2 <rmw_publisher_get_actual_qos+0x22>
 8011892:	b510      	push	{r4, lr}
 8011894:	fab1 f481 	clz	r4, r1
 8011898:	0964      	lsrs	r4, r4, #5
 801189a:	b141      	cbz	r1, 80118ae <rmw_publisher_get_actual_qos+0x1e>
 801189c:	6843      	ldr	r3, [r0, #4]
 801189e:	2250      	movs	r2, #80	; 0x50
 80118a0:	4608      	mov	r0, r1
 80118a2:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80118a6:	f00a f8ca 	bl	801ba3e <memcpy>
 80118aa:	4620      	mov	r0, r4
 80118ac:	bd10      	pop	{r4, pc}
 80118ae:	200b      	movs	r0, #11
 80118b0:	bd10      	pop	{r4, pc}
 80118b2:	200b      	movs	r0, #11
 80118b4:	4770      	bx	lr
 80118b6:	bf00      	nop

080118b8 <rmw_destroy_publisher>:
 80118b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118bc:	b128      	cbz	r0, 80118ca <rmw_destroy_publisher+0x12>
 80118be:	4604      	mov	r4, r0
 80118c0:	6800      	ldr	r0, [r0, #0]
 80118c2:	460d      	mov	r5, r1
 80118c4:	f001 f8b0 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80118c8:	b918      	cbnz	r0, 80118d2 <rmw_destroy_publisher+0x1a>
 80118ca:	2401      	movs	r4, #1
 80118cc:	4620      	mov	r0, r4
 80118ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118d2:	6863      	ldr	r3, [r4, #4]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d0f8      	beq.n	80118ca <rmw_destroy_publisher+0x12>
 80118d8:	fab5 f485 	clz	r4, r5
 80118dc:	0964      	lsrs	r4, r4, #5
 80118de:	2d00      	cmp	r5, #0
 80118e0:	d0f3      	beq.n	80118ca <rmw_destroy_publisher+0x12>
 80118e2:	6828      	ldr	r0, [r5, #0]
 80118e4:	f001 f8a0 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80118e8:	2800      	cmp	r0, #0
 80118ea:	d0ee      	beq.n	80118ca <rmw_destroy_publisher+0x12>
 80118ec:	686e      	ldr	r6, [r5, #4]
 80118ee:	2e00      	cmp	r6, #0
 80118f0:	d0eb      	beq.n	80118ca <rmw_destroy_publisher+0x12>
 80118f2:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80118f4:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 80118f8:	f008 f832 	bl	8019960 <destroy_topic>
 80118fc:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011900:	6972      	ldr	r2, [r6, #20]
 8011902:	6918      	ldr	r0, [r3, #16]
 8011904:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011908:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801190c:	6819      	ldr	r1, [r3, #0]
 801190e:	f001 fb83 	bl	8013018 <uxr_buffer_delete_entity>
 8011912:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011916:	4680      	mov	r8, r0
 8011918:	6932      	ldr	r2, [r6, #16]
 801191a:	6918      	ldr	r0, [r3, #16]
 801191c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011920:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011924:	6819      	ldr	r1, [r3, #0]
 8011926:	f001 fb77 	bl	8013018 <uxr_buffer_delete_entity>
 801192a:	4606      	mov	r6, r0
 801192c:	6938      	ldr	r0, [r7, #16]
 801192e:	4642      	mov	r2, r8
 8011930:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011934:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011938:	f000 ff64 	bl	8012804 <run_xrce_session>
 801193c:	693f      	ldr	r7, [r7, #16]
 801193e:	4632      	mov	r2, r6
 8011940:	4606      	mov	r6, r0
 8011942:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8011946:	4638      	mov	r0, r7
 8011948:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 801194c:	f000 ff5a 	bl	8012804 <run_xrce_session>
 8011950:	b126      	cbz	r6, 801195c <rmw_destroy_publisher+0xa4>
 8011952:	b118      	cbz	r0, 801195c <rmw_destroy_publisher+0xa4>
 8011954:	4628      	mov	r0, r5
 8011956:	f000 fdef 	bl	8012538 <rmw_uxrce_fini_publisher_memory>
 801195a:	e7b7      	b.n	80118cc <rmw_destroy_publisher+0x14>
 801195c:	2402      	movs	r4, #2
 801195e:	e7f9      	b.n	8011954 <rmw_destroy_publisher+0x9c>

08011960 <rmw_send_request>:
 8011960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011964:	4604      	mov	r4, r0
 8011966:	6800      	ldr	r0, [r0, #0]
 8011968:	b08b      	sub	sp, #44	; 0x2c
 801196a:	460e      	mov	r6, r1
 801196c:	4615      	mov	r5, r2
 801196e:	b128      	cbz	r0, 801197c <rmw_send_request+0x1c>
 8011970:	4b21      	ldr	r3, [pc, #132]	; (80119f8 <rmw_send_request+0x98>)
 8011972:	6819      	ldr	r1, [r3, #0]
 8011974:	f7ee fc64 	bl	8000240 <strcmp>
 8011978:	2800      	cmp	r0, #0
 801197a:	d139      	bne.n	80119f0 <rmw_send_request+0x90>
 801197c:	6864      	ldr	r4, [r4, #4]
 801197e:	2700      	movs	r7, #0
 8011980:	6963      	ldr	r3, [r4, #20]
 8011982:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 8011986:	689b      	ldr	r3, [r3, #8]
 8011988:	4798      	blx	r3
 801198a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801198e:	4630      	mov	r0, r6
 8011990:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011994:	4798      	blx	r3
 8011996:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801199a:	9000      	str	r0, [sp, #0]
 801199c:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80119a0:	6922      	ldr	r2, [r4, #16]
 80119a2:	ab02      	add	r3, sp, #8
 80119a4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80119a6:	f003 fee5 	bl	8015774 <uxr_prepare_output_stream>
 80119aa:	e9c5 0700 	strd	r0, r7, [r5]
 80119ae:	b198      	cbz	r0, 80119d8 <rmw_send_request+0x78>
 80119b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80119b4:	a902      	add	r1, sp, #8
 80119b6:	4630      	mov	r0, r6
 80119b8:	4798      	blx	r3
 80119ba:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 80119be:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80119c2:	2b01      	cmp	r3, #1
 80119c4:	d00c      	beq.n	80119e0 <rmw_send_request+0x80>
 80119c6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80119c8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80119cc:	f002 fc58 	bl	8014280 <uxr_run_session_until_confirm_delivery>
 80119d0:	4638      	mov	r0, r7
 80119d2:	b00b      	add	sp, #44	; 0x2c
 80119d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119d8:	2001      	movs	r0, #1
 80119da:	b00b      	add	sp, #44	; 0x2c
 80119dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119e0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80119e4:	f002 f892 	bl	8013b0c <uxr_flash_output_streams>
 80119e8:	4638      	mov	r0, r7
 80119ea:	b00b      	add	sp, #44	; 0x2c
 80119ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119f0:	200c      	movs	r0, #12
 80119f2:	b00b      	add	sp, #44	; 0x2c
 80119f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119f8:	0801da0c 	.word	0x0801da0c

080119fc <rmw_take_request>:
 80119fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a00:	4605      	mov	r5, r0
 8011a02:	6800      	ldr	r0, [r0, #0]
 8011a04:	b089      	sub	sp, #36	; 0x24
 8011a06:	460c      	mov	r4, r1
 8011a08:	4690      	mov	r8, r2
 8011a0a:	461e      	mov	r6, r3
 8011a0c:	b128      	cbz	r0, 8011a1a <rmw_take_request+0x1e>
 8011a0e:	4b28      	ldr	r3, [pc, #160]	; (8011ab0 <rmw_take_request+0xb4>)
 8011a10:	6819      	ldr	r1, [r3, #0]
 8011a12:	f7ee fc15 	bl	8000240 <strcmp>
 8011a16:	2800      	cmp	r0, #0
 8011a18:	d146      	bne.n	8011aa8 <rmw_take_request+0xac>
 8011a1a:	b10e      	cbz	r6, 8011a20 <rmw_take_request+0x24>
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	7033      	strb	r3, [r6, #0]
 8011a20:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8011a24:	f000 fe70 	bl	8012708 <rmw_uxrce_clean_expired_static_input_buffer>
 8011a28:	4648      	mov	r0, r9
 8011a2a:	f000 fe43 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8011a2e:	4607      	mov	r7, r0
 8011a30:	b3b0      	cbz	r0, 8011aa0 <rmw_take_request+0xa4>
 8011a32:	6885      	ldr	r5, [r0, #8]
 8011a34:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8011a38:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 8011a3c:	e9c4 3208 	strd	r3, r2, [r4, #32]
 8011a40:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8011a44:	7423      	strb	r3, [r4, #16]
 8011a46:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 8011a4a:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 8011a4e:	f8a4 2011 	strh.w	r2, [r4, #17]
 8011a52:	74e3      	strb	r3, [r4, #19]
 8011a54:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 8011a58:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 8011a5c:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 8011a60:	6161      	str	r1, [r4, #20]
 8011a62:	61a2      	str	r2, [r4, #24]
 8011a64:	61e3      	str	r3, [r4, #28]
 8011a66:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8011a6a:	689b      	ldr	r3, [r3, #8]
 8011a6c:	4798      	blx	r3
 8011a6e:	6844      	ldr	r4, [r0, #4]
 8011a70:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8011a74:	f105 0110 	add.w	r1, r5, #16
 8011a78:	4668      	mov	r0, sp
 8011a7a:	f7fd f829 	bl	800ead0 <ucdr_init_buffer>
 8011a7e:	4641      	mov	r1, r8
 8011a80:	68e3      	ldr	r3, [r4, #12]
 8011a82:	4668      	mov	r0, sp
 8011a84:	4798      	blx	r3
 8011a86:	4639      	mov	r1, r7
 8011a88:	4604      	mov	r4, r0
 8011a8a:	480a      	ldr	r0, [pc, #40]	; (8011ab4 <rmw_take_request+0xb8>)
 8011a8c:	f007 fe90 	bl	80197b0 <put_memory>
 8011a90:	b106      	cbz	r6, 8011a94 <rmw_take_request+0x98>
 8011a92:	7034      	strb	r4, [r6, #0]
 8011a94:	f084 0001 	eor.w	r0, r4, #1
 8011a98:	b2c0      	uxtb	r0, r0
 8011a9a:	b009      	add	sp, #36	; 0x24
 8011a9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011aa0:	2001      	movs	r0, #1
 8011aa2:	b009      	add	sp, #36	; 0x24
 8011aa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011aa8:	200c      	movs	r0, #12
 8011aaa:	b009      	add	sp, #36	; 0x24
 8011aac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ab0:	0801da0c 	.word	0x0801da0c
 8011ab4:	20011414 	.word	0x20011414

08011ab8 <rmw_send_response>:
 8011ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aba:	4605      	mov	r5, r0
 8011abc:	6800      	ldr	r0, [r0, #0]
 8011abe:	b091      	sub	sp, #68	; 0x44
 8011ac0:	460c      	mov	r4, r1
 8011ac2:	4616      	mov	r6, r2
 8011ac4:	b128      	cbz	r0, 8011ad2 <rmw_send_response+0x1a>
 8011ac6:	4b29      	ldr	r3, [pc, #164]	; (8011b6c <rmw_send_response+0xb4>)
 8011ac8:	6819      	ldr	r1, [r3, #0]
 8011aca:	f7ee fbb9 	bl	8000240 <strcmp>
 8011ace:	2800      	cmp	r0, #0
 8011ad0:	d141      	bne.n	8011b56 <rmw_send_response+0x9e>
 8011ad2:	686d      	ldr	r5, [r5, #4]
 8011ad4:	68a1      	ldr	r1, [r4, #8]
 8011ad6:	6860      	ldr	r0, [r4, #4]
 8011ad8:	6faf      	ldr	r7, [r5, #120]	; 0x78
 8011ada:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8011ade:	9307      	str	r3, [sp, #28]
 8011ae0:	4623      	mov	r3, r4
 8011ae2:	9206      	str	r2, [sp, #24]
 8011ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ae8:	789b      	ldrb	r3, [r3, #2]
 8011aea:	f88d 2017 	strb.w	r2, [sp, #23]
 8011aee:	f88d 3016 	strb.w	r3, [sp, #22]
 8011af2:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8011af6:	68e2      	ldr	r2, [r4, #12]
 8011af8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011afc:	ab02      	add	r3, sp, #8
 8011afe:	696c      	ldr	r4, [r5, #20]
 8011b00:	c307      	stmia	r3!, {r0, r1, r2}
 8011b02:	68e3      	ldr	r3, [r4, #12]
 8011b04:	4798      	blx	r3
 8011b06:	6844      	ldr	r4, [r0, #4]
 8011b08:	4630      	mov	r0, r6
 8011b0a:	6923      	ldr	r3, [r4, #16]
 8011b0c:	4798      	blx	r3
 8011b0e:	f100 0318 	add.w	r3, r0, #24
 8011b12:	6938      	ldr	r0, [r7, #16]
 8011b14:	9300      	str	r3, [sp, #0]
 8011b16:	ab08      	add	r3, sp, #32
 8011b18:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011b1c:	692a      	ldr	r2, [r5, #16]
 8011b1e:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8011b20:	f003 fe28 	bl	8015774 <uxr_prepare_output_stream>
 8011b24:	b910      	cbnz	r0, 8011b2c <rmw_send_response+0x74>
 8011b26:	2001      	movs	r0, #1
 8011b28:	b011      	add	sp, #68	; 0x44
 8011b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b2c:	a902      	add	r1, sp, #8
 8011b2e:	a808      	add	r0, sp, #32
 8011b30:	f004 ff8c 	bl	8016a4c <uxr_serialize_SampleIdentity>
 8011b34:	68a3      	ldr	r3, [r4, #8]
 8011b36:	a908      	add	r1, sp, #32
 8011b38:	4630      	mov	r0, r6
 8011b3a:	4798      	blx	r3
 8011b3c:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8011b40:	6938      	ldr	r0, [r7, #16]
 8011b42:	2b01      	cmp	r3, #1
 8011b44:	d00a      	beq.n	8011b5c <rmw_send_response+0xa4>
 8011b46:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8011b48:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011b4c:	f002 fb98 	bl	8014280 <uxr_run_session_until_confirm_delivery>
 8011b50:	2000      	movs	r0, #0
 8011b52:	b011      	add	sp, #68	; 0x44
 8011b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b56:	200c      	movs	r0, #12
 8011b58:	b011      	add	sp, #68	; 0x44
 8011b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b5c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011b60:	f001 ffd4 	bl	8013b0c <uxr_flash_output_streams>
 8011b64:	2000      	movs	r0, #0
 8011b66:	b011      	add	sp, #68	; 0x44
 8011b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b6a:	bf00      	nop
 8011b6c:	0801da0c 	.word	0x0801da0c

08011b70 <rmw_take_response>:
 8011b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b74:	4604      	mov	r4, r0
 8011b76:	6800      	ldr	r0, [r0, #0]
 8011b78:	b088      	sub	sp, #32
 8011b7a:	460f      	mov	r7, r1
 8011b7c:	4690      	mov	r8, r2
 8011b7e:	461d      	mov	r5, r3
 8011b80:	b120      	cbz	r0, 8011b8c <rmw_take_response+0x1c>
 8011b82:	4b1d      	ldr	r3, [pc, #116]	; (8011bf8 <rmw_take_response+0x88>)
 8011b84:	6819      	ldr	r1, [r3, #0]
 8011b86:	f7ee fb5b 	bl	8000240 <strcmp>
 8011b8a:	bb68      	cbnz	r0, 8011be8 <rmw_take_response+0x78>
 8011b8c:	b10d      	cbz	r5, 8011b92 <rmw_take_response+0x22>
 8011b8e:	2300      	movs	r3, #0
 8011b90:	702b      	strb	r3, [r5, #0]
 8011b92:	6864      	ldr	r4, [r4, #4]
 8011b94:	f000 fdb8 	bl	8012708 <rmw_uxrce_clean_expired_static_input_buffer>
 8011b98:	4620      	mov	r0, r4
 8011b9a:	f000 fd8b 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8011b9e:	4606      	mov	r6, r0
 8011ba0:	b330      	cbz	r0, 8011bf0 <rmw_take_response+0x80>
 8011ba2:	6963      	ldr	r3, [r4, #20]
 8011ba4:	6884      	ldr	r4, [r0, #8]
 8011ba6:	68db      	ldr	r3, [r3, #12]
 8011ba8:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 8011bac:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8011bb0:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8011bb4:	4798      	blx	r3
 8011bb6:	6847      	ldr	r7, [r0, #4]
 8011bb8:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 8011bbc:	f104 0110 	add.w	r1, r4, #16
 8011bc0:	4668      	mov	r0, sp
 8011bc2:	f7fc ff85 	bl	800ead0 <ucdr_init_buffer>
 8011bc6:	4641      	mov	r1, r8
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	4668      	mov	r0, sp
 8011bcc:	4798      	blx	r3
 8011bce:	4631      	mov	r1, r6
 8011bd0:	4604      	mov	r4, r0
 8011bd2:	480a      	ldr	r0, [pc, #40]	; (8011bfc <rmw_take_response+0x8c>)
 8011bd4:	f007 fdec 	bl	80197b0 <put_memory>
 8011bd8:	b105      	cbz	r5, 8011bdc <rmw_take_response+0x6c>
 8011bda:	702c      	strb	r4, [r5, #0]
 8011bdc:	f084 0001 	eor.w	r0, r4, #1
 8011be0:	b2c0      	uxtb	r0, r0
 8011be2:	b008      	add	sp, #32
 8011be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011be8:	200c      	movs	r0, #12
 8011bea:	b008      	add	sp, #32
 8011bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bf0:	2001      	movs	r0, #1
 8011bf2:	b008      	add	sp, #32
 8011bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bf8:	0801da0c 	.word	0x0801da0c
 8011bfc:	20011414 	.word	0x20011414

08011c00 <rmw_create_service>:
 8011c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c04:	b091      	sub	sp, #68	; 0x44
 8011c06:	2900      	cmp	r1, #0
 8011c08:	f000 80bb 	beq.w	8011d82 <rmw_create_service+0x182>
 8011c0c:	4606      	mov	r6, r0
 8011c0e:	2800      	cmp	r0, #0
 8011c10:	f000 80b7 	beq.w	8011d82 <rmw_create_service+0x182>
 8011c14:	4614      	mov	r4, r2
 8011c16:	6800      	ldr	r0, [r0, #0]
 8011c18:	4689      	mov	r9, r1
 8011c1a:	461d      	mov	r5, r3
 8011c1c:	f000 ff04 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 8011c20:	2c00      	cmp	r4, #0
 8011c22:	f000 80ae 	beq.w	8011d82 <rmw_create_service+0x182>
 8011c26:	f080 0001 	eor.w	r0, r0, #1
 8011c2a:	b2c0      	uxtb	r0, r0
 8011c2c:	2800      	cmp	r0, #0
 8011c2e:	f040 80a8 	bne.w	8011d82 <rmw_create_service+0x182>
 8011c32:	7823      	ldrb	r3, [r4, #0]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	f000 80a4 	beq.w	8011d82 <rmw_create_service+0x182>
 8011c3a:	2d00      	cmp	r5, #0
 8011c3c:	f000 80a1 	beq.w	8011d82 <rmw_create_service+0x182>
 8011c40:	4856      	ldr	r0, [pc, #344]	; (8011d9c <rmw_create_service+0x19c>)
 8011c42:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8011c46:	f007 fda3 	bl	8019790 <get_memory>
 8011c4a:	4606      	mov	r6, r0
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	f000 8099 	beq.w	8011d84 <rmw_create_service+0x184>
 8011c52:	6887      	ldr	r7, [r0, #8]
 8011c54:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 8011c58:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 8011c5c:	f007 fe00 	bl	8019860 <rmw_get_implementation_identifier>
 8011c60:	67f8      	str	r0, [r7, #124]	; 0x7c
 8011c62:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8011c66:	4620      	mov	r0, r4
 8011c68:	f7ee faf4 	bl	8000254 <strlen>
 8011c6c:	1c42      	adds	r2, r0, #1
 8011c6e:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 8011c72:	2a3c      	cmp	r2, #60	; 0x3c
 8011c74:	f200 808a 	bhi.w	8011d8c <rmw_create_service+0x18c>
 8011c78:	4621      	mov	r1, r4
 8011c7a:	4650      	mov	r0, sl
 8011c7c:	f009 fedf 	bl	801ba3e <memcpy>
 8011c80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011c84:	4629      	mov	r1, r5
 8011c86:	2250      	movs	r2, #80	; 0x50
 8011c88:	f107 0020 	add.w	r0, r7, #32
 8011c8c:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 8011c90:	677b      	str	r3, [r7, #116]	; 0x74
 8011c92:	f009 fed4 	bl	801ba3e <memcpy>
 8011c96:	4648      	mov	r0, r9
 8011c98:	4941      	ldr	r1, [pc, #260]	; (8011da0 <rmw_create_service+0x1a0>)
 8011c9a:	f000 fedf 	bl	8012a5c <get_service_typesupport_handle>
 8011c9e:	2800      	cmp	r0, #0
 8011ca0:	d074      	beq.n	8011d8c <rmw_create_service+0x18c>
 8011ca2:	6843      	ldr	r3, [r0, #4]
 8011ca4:	617b      	str	r3, [r7, #20]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d070      	beq.n	8011d8c <rmw_create_service+0x18c>
 8011caa:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011cae:	2108      	movs	r1, #8
 8011cb0:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8011da8 <rmw_create_service+0x1a8>
 8011cb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011cb8:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8011dac <rmw_create_service+0x1ac>
 8011cbc:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 8011cc0:	1c42      	adds	r2, r0, #1
 8011cc2:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 8011cc6:	f001 fca1 	bl	801360c <uxr_object_id>
 8011cca:	2364      	movs	r3, #100	; 0x64
 8011ccc:	6138      	str	r0, [r7, #16]
 8011cce:	4652      	mov	r2, sl
 8011cd0:	4649      	mov	r1, r9
 8011cd2:	6978      	ldr	r0, [r7, #20]
 8011cd4:	f000 fdfc 	bl	80128d0 <generate_service_types>
 8011cd8:	2800      	cmp	r0, #0
 8011cda:	d057      	beq.n	8011d8c <rmw_create_service+0x18c>
 8011cdc:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8011db0 <rmw_create_service+0x1b0>
 8011ce0:	233c      	movs	r3, #60	; 0x3c
 8011ce2:	4a30      	ldr	r2, [pc, #192]	; (8011da4 <rmw_create_service+0x1a4>)
 8011ce4:	4620      	mov	r0, r4
 8011ce6:	4659      	mov	r1, fp
 8011ce8:	f000 fdc0 	bl	801286c <generate_service_topics>
 8011cec:	2800      	cmp	r0, #0
 8011cee:	d04d      	beq.n	8011d8c <rmw_create_service+0x18c>
 8011cf0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011cf4:	a80c      	add	r0, sp, #48	; 0x30
 8011cf6:	4629      	mov	r1, r5
 8011cf8:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8011cfc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011d00:	f000 fd9c 	bl	801283c <convert_qos_profile>
 8011d04:	4a27      	ldr	r2, [pc, #156]	; (8011da4 <rmw_create_service+0x1a4>)
 8011d06:	a80c      	add	r0, sp, #48	; 0x30
 8011d08:	9400      	str	r4, [sp, #0]
 8011d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d0c:	e9cd b203 	strd	fp, r2, [sp, #12]
 8011d10:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8011d14:	c803      	ldmia	r0, {r0, r1}
 8011d16:	9a08      	ldr	r2, [sp, #32]
 8011d18:	9005      	str	r0, [sp, #20]
 8011d1a:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8011d1e:	2306      	movs	r3, #6
 8011d20:	f8ad 1018 	strh.w	r1, [sp, #24]
 8011d24:	9307      	str	r3, [sp, #28]
 8011d26:	6811      	ldr	r1, [r2, #0]
 8011d28:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011d2c:	693a      	ldr	r2, [r7, #16]
 8011d2e:	f001 fb75 	bl	801341c <uxr_buffer_create_replier_bin>
 8011d32:	4602      	mov	r2, r0
 8011d34:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8011d38:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011d3c:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011d40:	f000 fd60 	bl	8012804 <run_xrce_session>
 8011d44:	b310      	cbz	r0, 8011d8c <rmw_create_service+0x18c>
 8011d46:	7a2b      	ldrb	r3, [r5, #8]
 8011d48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011d4c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8011d50:	2b02      	cmp	r3, #2
 8011d52:	920e      	str	r2, [sp, #56]	; 0x38
 8011d54:	f04f 0200 	mov.w	r2, #0
 8011d58:	920f      	str	r2, [sp, #60]	; 0x3c
 8011d5a:	bf0c      	ite	eq
 8011d5c:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 8011d60:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 8011d64:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011d68:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d6a:	ab0e      	add	r3, sp, #56	; 0x38
 8011d6c:	673a      	str	r2, [r7, #112]	; 0x70
 8011d6e:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8011d72:	9300      	str	r3, [sp, #0]
 8011d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d76:	6811      	ldr	r1, [r2, #0]
 8011d78:	693a      	ldr	r2, [r7, #16]
 8011d7a:	f001 fc77 	bl	801366c <uxr_buffer_request_data>
 8011d7e:	8338      	strh	r0, [r7, #24]
 8011d80:	e000      	b.n	8011d84 <rmw_create_service+0x184>
 8011d82:	2600      	movs	r6, #0
 8011d84:	4630      	mov	r0, r6
 8011d86:	b011      	add	sp, #68	; 0x44
 8011d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d8c:	4630      	mov	r0, r6
 8011d8e:	2600      	movs	r6, #0
 8011d90:	f000 fbfe 	bl	8012590 <rmw_uxrce_fini_service_memory>
 8011d94:	4630      	mov	r0, r6
 8011d96:	b011      	add	sp, #68	; 0x44
 8011d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d9c:	200113f4 	.word	0x200113f4
 8011da0:	0801c980 	.word	0x0801c980
 8011da4:	2000ca64 	.word	0x2000ca64
 8011da8:	2000caa0 	.word	0x2000caa0
 8011dac:	2000ca00 	.word	0x2000ca00
 8011db0:	2000c9c4 	.word	0x2000c9c4

08011db4 <rmw_destroy_service>:
 8011db4:	b570      	push	{r4, r5, r6, lr}
 8011db6:	b128      	cbz	r0, 8011dc4 <rmw_destroy_service+0x10>
 8011db8:	4604      	mov	r4, r0
 8011dba:	6800      	ldr	r0, [r0, #0]
 8011dbc:	460d      	mov	r5, r1
 8011dbe:	f000 fe33 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 8011dc2:	b910      	cbnz	r0, 8011dca <rmw_destroy_service+0x16>
 8011dc4:	2401      	movs	r4, #1
 8011dc6:	4620      	mov	r0, r4
 8011dc8:	bd70      	pop	{r4, r5, r6, pc}
 8011dca:	6863      	ldr	r3, [r4, #4]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d0f9      	beq.n	8011dc4 <rmw_destroy_service+0x10>
 8011dd0:	2d00      	cmp	r5, #0
 8011dd2:	d0f7      	beq.n	8011dc4 <rmw_destroy_service+0x10>
 8011dd4:	6828      	ldr	r0, [r5, #0]
 8011dd6:	f000 fe27 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 8011dda:	2800      	cmp	r0, #0
 8011ddc:	d0f2      	beq.n	8011dc4 <rmw_destroy_service+0x10>
 8011dde:	686e      	ldr	r6, [r5, #4]
 8011de0:	2e00      	cmp	r6, #0
 8011de2:	d0ef      	beq.n	8011dc4 <rmw_destroy_service+0x10>
 8011de4:	6864      	ldr	r4, [r4, #4]
 8011de6:	6932      	ldr	r2, [r6, #16]
 8011de8:	6920      	ldr	r0, [r4, #16]
 8011dea:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011dee:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011df2:	6819      	ldr	r1, [r3, #0]
 8011df4:	f001 fc74 	bl	80136e0 <uxr_buffer_cancel_data>
 8011df8:	4602      	mov	r2, r0
 8011dfa:	6920      	ldr	r0, [r4, #16]
 8011dfc:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011e00:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011e04:	f000 fcfe 	bl	8012804 <run_xrce_session>
 8011e08:	6920      	ldr	r0, [r4, #16]
 8011e0a:	6932      	ldr	r2, [r6, #16]
 8011e0c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011e10:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011e14:	6819      	ldr	r1, [r3, #0]
 8011e16:	f001 f8ff 	bl	8013018 <uxr_buffer_delete_entity>
 8011e1a:	4602      	mov	r2, r0
 8011e1c:	6920      	ldr	r0, [r4, #16]
 8011e1e:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011e22:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011e26:	f000 fced 	bl	8012804 <run_xrce_session>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	4628      	mov	r0, r5
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	bf14      	ite	ne
 8011e32:	2400      	movne	r4, #0
 8011e34:	2402      	moveq	r4, #2
 8011e36:	f000 fbab 	bl	8012590 <rmw_uxrce_fini_service_memory>
 8011e3a:	e7c4      	b.n	8011dc6 <rmw_destroy_service+0x12>

08011e3c <rmw_service_response_publisher_get_actual_qos>:
 8011e3c:	b181      	cbz	r1, 8011e60 <rmw_service_response_publisher_get_actual_qos+0x24>
 8011e3e:	4603      	mov	r3, r0
 8011e40:	b510      	push	{r4, lr}
 8011e42:	fab0 f480 	clz	r4, r0
 8011e46:	0964      	lsrs	r4, r4, #5
 8011e48:	b140      	cbz	r0, 8011e5c <rmw_service_response_publisher_get_actual_qos+0x20>
 8011e4a:	685b      	ldr	r3, [r3, #4]
 8011e4c:	4608      	mov	r0, r1
 8011e4e:	2250      	movs	r2, #80	; 0x50
 8011e50:	f103 0120 	add.w	r1, r3, #32
 8011e54:	f009 fdf3 	bl	801ba3e <memcpy>
 8011e58:	4620      	mov	r0, r4
 8011e5a:	bd10      	pop	{r4, pc}
 8011e5c:	200b      	movs	r0, #11
 8011e5e:	bd10      	pop	{r4, pc}
 8011e60:	200b      	movs	r0, #11
 8011e62:	4770      	bx	lr

08011e64 <rmw_service_request_subscription_get_actual_qos>:
 8011e64:	b178      	cbz	r0, 8011e86 <rmw_service_request_subscription_get_actual_qos+0x22>
 8011e66:	b510      	push	{r4, lr}
 8011e68:	fab1 f481 	clz	r4, r1
 8011e6c:	0964      	lsrs	r4, r4, #5
 8011e6e:	b141      	cbz	r1, 8011e82 <rmw_service_request_subscription_get_actual_qos+0x1e>
 8011e70:	6843      	ldr	r3, [r0, #4]
 8011e72:	2250      	movs	r2, #80	; 0x50
 8011e74:	4608      	mov	r0, r1
 8011e76:	f103 0120 	add.w	r1, r3, #32
 8011e7a:	f009 fde0 	bl	801ba3e <memcpy>
 8011e7e:	4620      	mov	r0, r4
 8011e80:	bd10      	pop	{r4, pc}
 8011e82:	200b      	movs	r0, #11
 8011e84:	bd10      	pop	{r4, pc}
 8011e86:	200b      	movs	r0, #11
 8011e88:	4770      	bx	lr
 8011e8a:	bf00      	nop

08011e8c <rmw_create_subscription>:
 8011e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e90:	b08d      	sub	sp, #52	; 0x34
 8011e92:	2900      	cmp	r1, #0
 8011e94:	f000 80d8 	beq.w	8012048 <rmw_create_subscription+0x1bc>
 8011e98:	4604      	mov	r4, r0
 8011e9a:	2800      	cmp	r0, #0
 8011e9c:	f000 80d4 	beq.w	8012048 <rmw_create_subscription+0x1bc>
 8011ea0:	6800      	ldr	r0, [r0, #0]
 8011ea2:	460e      	mov	r6, r1
 8011ea4:	4615      	mov	r5, r2
 8011ea6:	461f      	mov	r7, r3
 8011ea8:	f000 fdbe 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 8011eac:	f080 0001 	eor.w	r0, r0, #1
 8011eb0:	b2c0      	uxtb	r0, r0
 8011eb2:	2800      	cmp	r0, #0
 8011eb4:	f040 80c8 	bne.w	8012048 <rmw_create_subscription+0x1bc>
 8011eb8:	2d00      	cmp	r5, #0
 8011eba:	f000 80c5 	beq.w	8012048 <rmw_create_subscription+0x1bc>
 8011ebe:	782b      	ldrb	r3, [r5, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	f000 80c1 	beq.w	8012048 <rmw_create_subscription+0x1bc>
 8011ec6:	2f00      	cmp	r7, #0
 8011ec8:	f000 80be 	beq.w	8012048 <rmw_create_subscription+0x1bc>
 8011ecc:	4867      	ldr	r0, [pc, #412]	; (801206c <rmw_create_subscription+0x1e0>)
 8011ece:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8011ed2:	f007 fc5d 	bl	8019790 <get_memory>
 8011ed6:	4604      	mov	r4, r0
 8011ed8:	2800      	cmp	r0, #0
 8011eda:	f000 80b6 	beq.w	801204a <rmw_create_subscription+0x1be>
 8011ede:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8011ee2:	f108 0a98 	add.w	sl, r8, #152	; 0x98
 8011ee6:	f8c8 8080 	str.w	r8, [r8, #128]	; 0x80
 8011eea:	f007 fcb9 	bl	8019860 <rmw_get_implementation_identifier>
 8011eee:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 8011ef2:	f8c8 a084 	str.w	sl, [r8, #132]	; 0x84
 8011ef6:	4628      	mov	r0, r5
 8011ef8:	f7ee f9ac 	bl	8000254 <strlen>
 8011efc:	3001      	adds	r0, #1
 8011efe:	f108 047c 	add.w	r4, r8, #124	; 0x7c
 8011f02:	283c      	cmp	r0, #60	; 0x3c
 8011f04:	f200 80a5 	bhi.w	8012052 <rmw_create_subscription+0x1c6>
 8011f08:	462b      	mov	r3, r5
 8011f0a:	4a59      	ldr	r2, [pc, #356]	; (8012070 <rmw_create_subscription+0x1e4>)
 8011f0c:	213c      	movs	r1, #60	; 0x3c
 8011f0e:	4650      	mov	r0, sl
 8011f10:	f009 fb5c 	bl	801b5cc <sniprintf>
 8011f14:	4639      	mov	r1, r7
 8011f16:	2250      	movs	r2, #80	; 0x50
 8011f18:	f108 0028 	add.w	r0, r8, #40	; 0x28
 8011f1c:	f8c8 9020 	str.w	r9, [r8, #32]
 8011f20:	f009 fd8d 	bl	801ba3e <memcpy>
 8011f24:	4630      	mov	r0, r6
 8011f26:	4953      	ldr	r1, [pc, #332]	; (8012074 <rmw_create_subscription+0x1e8>)
 8011f28:	f000 fd8c 	bl	8012a44 <get_message_typesupport_handle>
 8011f2c:	2800      	cmp	r0, #0
 8011f2e:	f000 8090 	beq.w	8012052 <rmw_create_subscription+0x1c6>
 8011f32:	6842      	ldr	r2, [r0, #4]
 8011f34:	f8c8 2018 	str.w	r2, [r8, #24]
 8011f38:	2a00      	cmp	r2, #0
 8011f3a:	f000 808a 	beq.w	8012052 <rmw_create_subscription+0x1c6>
 8011f3e:	4629      	mov	r1, r5
 8011f40:	463b      	mov	r3, r7
 8011f42:	4648      	mov	r0, r9
 8011f44:	f007 fcbc 	bl	80198c0 <create_topic>
 8011f48:	f8c8 001c 	str.w	r0, [r8, #28]
 8011f4c:	2800      	cmp	r0, #0
 8011f4e:	f000 8085 	beq.w	801205c <rmw_create_subscription+0x1d0>
 8011f52:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011f56:	2104      	movs	r1, #4
 8011f58:	2506      	movs	r5, #6
 8011f5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011f5e:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	; 0x59c
 8011f62:	1c42      	adds	r2, r0, #1
 8011f64:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
 8011f68:	f001 fb50 	bl	801360c <uxr_object_id>
 8011f6c:	f8c8 0010 	str.w	r0, [r8, #16]
 8011f70:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011f74:	f8d0 3384 	ldr.w	r3, [r0, #900]	; 0x384
 8011f78:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011f7c:	9500      	str	r5, [sp, #0]
 8011f7e:	6819      	ldr	r1, [r3, #0]
 8011f80:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011f84:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8011f88:	f001 f92a 	bl	80131e0 <uxr_buffer_create_subscriber_bin>
 8011f8c:	4602      	mov	r2, r0
 8011f8e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011f92:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011f96:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011f9a:	f000 fc33 	bl	8012804 <run_xrce_session>
 8011f9e:	2800      	cmp	r0, #0
 8011fa0:	d057      	beq.n	8012052 <rmw_create_subscription+0x1c6>
 8011fa2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011fa6:	4629      	mov	r1, r5
 8011fa8:	ae08      	add	r6, sp, #32
 8011faa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011fae:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	; 0x59e
 8011fb2:	1c42      	adds	r2, r0, #1
 8011fb4:	f8a3 259e 	strh.w	r2, [r3, #1438]	; 0x59e
 8011fb8:	f001 fb28 	bl	801360c <uxr_object_id>
 8011fbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011fc0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8011fc4:	4639      	mov	r1, r7
 8011fc6:	f8c8 0014 	str.w	r0, [r8, #20]
 8011fca:	4630      	mov	r0, r6
 8011fcc:	f8da b384 	ldr.w	fp, [sl, #900]	; 0x384
 8011fd0:	9305      	str	r3, [sp, #20]
 8011fd2:	f000 fc33 	bl	801283c <convert_qos_profile>
 8011fd6:	9503      	str	r5, [sp, #12]
 8011fd8:	9b05      	ldr	r3, [sp, #20]
 8011fda:	e896 0003 	ldmia.w	r6, {r0, r1}
 8011fde:	9001      	str	r0, [sp, #4]
 8011fe0:	f50a 7028 	add.w	r0, sl, #672	; 0x2a0
 8011fe4:	f8ad 1008 	strh.w	r1, [sp, #8]
 8011fe8:	691b      	ldr	r3, [r3, #16]
 8011fea:	9300      	str	r3, [sp, #0]
 8011fec:	f8db 1000 	ldr.w	r1, [fp]
 8011ff0:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 8011ff4:	f001 f99a 	bl	801332c <uxr_buffer_create_datareader_bin>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011ffe:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8012002:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8012006:	f000 fbfd 	bl	8012804 <run_xrce_session>
 801200a:	b310      	cbz	r0, 8012052 <rmw_create_subscription+0x1c6>
 801200c:	7a3b      	ldrb	r3, [r7, #8]
 801200e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012012:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8012016:	2b02      	cmp	r3, #2
 8012018:	920a      	str	r2, [sp, #40]	; 0x28
 801201a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801201e:	f04f 0200 	mov.w	r2, #0
 8012022:	bf08      	it	eq
 8012024:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 8012028:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801202c:	bf18      	it	ne
 801202e:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	; 0xd4
 8012032:	920b      	str	r2, [sp, #44]	; 0x2c
 8012034:	9307      	str	r3, [sp, #28]
 8012036:	ab0a      	add	r3, sp, #40	; 0x28
 8012038:	9300      	str	r3, [sp, #0]
 801203a:	9b07      	ldr	r3, [sp, #28]
 801203c:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8012040:	6809      	ldr	r1, [r1, #0]
 8012042:	f001 fb13 	bl	801366c <uxr_buffer_request_data>
 8012046:	e000      	b.n	801204a <rmw_create_subscription+0x1be>
 8012048:	2400      	movs	r4, #0
 801204a:	4620      	mov	r0, r4
 801204c:	b00d      	add	sp, #52	; 0x34
 801204e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012052:	f8d8 001c 	ldr.w	r0, [r8, #28]
 8012056:	b108      	cbz	r0, 801205c <rmw_create_subscription+0x1d0>
 8012058:	f000 fac6 	bl	80125e8 <rmw_uxrce_fini_topic_memory>
 801205c:	4620      	mov	r0, r4
 801205e:	2400      	movs	r4, #0
 8012060:	f000 fa80 	bl	8012564 <rmw_uxrce_fini_subscription_memory>
 8012064:	4620      	mov	r0, r4
 8012066:	b00d      	add	sp, #52	; 0x34
 8012068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801206c:	20011424 	.word	0x20011424
 8012070:	0801d3ac 	.word	0x0801d3ac
 8012074:	0801c980 	.word	0x0801c980

08012078 <rmw_subscription_get_actual_qos>:
 8012078:	b178      	cbz	r0, 801209a <rmw_subscription_get_actual_qos+0x22>
 801207a:	b510      	push	{r4, lr}
 801207c:	fab1 f481 	clz	r4, r1
 8012080:	0964      	lsrs	r4, r4, #5
 8012082:	b141      	cbz	r1, 8012096 <rmw_subscription_get_actual_qos+0x1e>
 8012084:	6843      	ldr	r3, [r0, #4]
 8012086:	2250      	movs	r2, #80	; 0x50
 8012088:	4608      	mov	r0, r1
 801208a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801208e:	f009 fcd6 	bl	801ba3e <memcpy>
 8012092:	4620      	mov	r0, r4
 8012094:	bd10      	pop	{r4, pc}
 8012096:	200b      	movs	r0, #11
 8012098:	bd10      	pop	{r4, pc}
 801209a:	200b      	movs	r0, #11
 801209c:	4770      	bx	lr
 801209e:	bf00      	nop

080120a0 <rmw_destroy_subscription>:
 80120a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120a4:	b128      	cbz	r0, 80120b2 <rmw_destroy_subscription+0x12>
 80120a6:	4604      	mov	r4, r0
 80120a8:	6800      	ldr	r0, [r0, #0]
 80120aa:	460d      	mov	r5, r1
 80120ac:	f000 fcbc 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80120b0:	b918      	cbnz	r0, 80120ba <rmw_destroy_subscription+0x1a>
 80120b2:	2401      	movs	r4, #1
 80120b4:	4620      	mov	r0, r4
 80120b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120ba:	6863      	ldr	r3, [r4, #4]
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d0f8      	beq.n	80120b2 <rmw_destroy_subscription+0x12>
 80120c0:	fab5 f485 	clz	r4, r5
 80120c4:	0964      	lsrs	r4, r4, #5
 80120c6:	2d00      	cmp	r5, #0
 80120c8:	d0f3      	beq.n	80120b2 <rmw_destroy_subscription+0x12>
 80120ca:	6828      	ldr	r0, [r5, #0]
 80120cc:	f000 fcac 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80120d0:	2800      	cmp	r0, #0
 80120d2:	d0ee      	beq.n	80120b2 <rmw_destroy_subscription+0x12>
 80120d4:	686e      	ldr	r6, [r5, #4]
 80120d6:	2e00      	cmp	r6, #0
 80120d8:	d0eb      	beq.n	80120b2 <rmw_destroy_subscription+0x12>
 80120da:	6a37      	ldr	r7, [r6, #32]
 80120dc:	6972      	ldr	r2, [r6, #20]
 80120de:	6938      	ldr	r0, [r7, #16]
 80120e0:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80120e4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80120e8:	6819      	ldr	r1, [r3, #0]
 80120ea:	f001 faf9 	bl	80136e0 <uxr_buffer_cancel_data>
 80120ee:	4602      	mov	r2, r0
 80120f0:	6938      	ldr	r0, [r7, #16]
 80120f2:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80120f6:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80120fa:	f000 fb83 	bl	8012804 <run_xrce_session>
 80120fe:	69f0      	ldr	r0, [r6, #28]
 8012100:	f007 fc2e 	bl	8019960 <destroy_topic>
 8012104:	6a33      	ldr	r3, [r6, #32]
 8012106:	6972      	ldr	r2, [r6, #20]
 8012108:	6918      	ldr	r0, [r3, #16]
 801210a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801210e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012112:	6819      	ldr	r1, [r3, #0]
 8012114:	f000 ff80 	bl	8013018 <uxr_buffer_delete_entity>
 8012118:	6a33      	ldr	r3, [r6, #32]
 801211a:	4680      	mov	r8, r0
 801211c:	6932      	ldr	r2, [r6, #16]
 801211e:	6918      	ldr	r0, [r3, #16]
 8012120:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012124:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012128:	6819      	ldr	r1, [r3, #0]
 801212a:	f000 ff75 	bl	8013018 <uxr_buffer_delete_entity>
 801212e:	4606      	mov	r6, r0
 8012130:	6938      	ldr	r0, [r7, #16]
 8012132:	4642      	mov	r2, r8
 8012134:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012138:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801213c:	f000 fb62 	bl	8012804 <run_xrce_session>
 8012140:	693f      	ldr	r7, [r7, #16]
 8012142:	4632      	mov	r2, r6
 8012144:	4606      	mov	r6, r0
 8012146:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 801214a:	4638      	mov	r0, r7
 801214c:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8012150:	f000 fb58 	bl	8012804 <run_xrce_session>
 8012154:	b126      	cbz	r6, 8012160 <rmw_destroy_subscription+0xc0>
 8012156:	b118      	cbz	r0, 8012160 <rmw_destroy_subscription+0xc0>
 8012158:	4628      	mov	r0, r5
 801215a:	f000 fa03 	bl	8012564 <rmw_uxrce_fini_subscription_memory>
 801215e:	e7a9      	b.n	80120b4 <rmw_destroy_subscription+0x14>
 8012160:	2402      	movs	r4, #2
 8012162:	e7f9      	b.n	8012158 <rmw_destroy_subscription+0xb8>

08012164 <rmw_take_with_info>:
 8012164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012166:	4604      	mov	r4, r0
 8012168:	6800      	ldr	r0, [r0, #0]
 801216a:	b089      	sub	sp, #36	; 0x24
 801216c:	460f      	mov	r7, r1
 801216e:	4615      	mov	r5, r2
 8012170:	b128      	cbz	r0, 801217e <rmw_take_with_info+0x1a>
 8012172:	4b24      	ldr	r3, [pc, #144]	; (8012204 <rmw_take_with_info+0xa0>)
 8012174:	6819      	ldr	r1, [r3, #0]
 8012176:	f7ee f863 	bl	8000240 <strcmp>
 801217a:	2800      	cmp	r0, #0
 801217c:	d13e      	bne.n	80121fc <rmw_take_with_info+0x98>
 801217e:	b305      	cbz	r5, 80121c2 <rmw_take_with_info+0x5e>
 8012180:	2300      	movs	r3, #0
 8012182:	6864      	ldr	r4, [r4, #4]
 8012184:	702b      	strb	r3, [r5, #0]
 8012186:	f000 fabf 	bl	8012708 <rmw_uxrce_clean_expired_static_input_buffer>
 801218a:	4620      	mov	r0, r4
 801218c:	f000 fa92 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8012190:	4606      	mov	r6, r0
 8012192:	b1f0      	cbz	r0, 80121d2 <rmw_take_with_info+0x6e>
 8012194:	6881      	ldr	r1, [r0, #8]
 8012196:	4668      	mov	r0, sp
 8012198:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 801219c:	3110      	adds	r1, #16
 801219e:	f7fc fc97 	bl	800ead0 <ucdr_init_buffer>
 80121a2:	69a3      	ldr	r3, [r4, #24]
 80121a4:	4639      	mov	r1, r7
 80121a6:	4668      	mov	r0, sp
 80121a8:	68db      	ldr	r3, [r3, #12]
 80121aa:	4798      	blx	r3
 80121ac:	4604      	mov	r4, r0
 80121ae:	4631      	mov	r1, r6
 80121b0:	4815      	ldr	r0, [pc, #84]	; (8012208 <rmw_take_with_info+0xa4>)
 80121b2:	f007 fafd 	bl	80197b0 <put_memory>
 80121b6:	702c      	strb	r4, [r5, #0]
 80121b8:	f084 0001 	eor.w	r0, r4, #1
 80121bc:	b2c0      	uxtb	r0, r0
 80121be:	b009      	add	sp, #36	; 0x24
 80121c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121c2:	6864      	ldr	r4, [r4, #4]
 80121c4:	f000 faa0 	bl	8012708 <rmw_uxrce_clean_expired_static_input_buffer>
 80121c8:	4620      	mov	r0, r4
 80121ca:	f000 fa73 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 80121ce:	4605      	mov	r5, r0
 80121d0:	b910      	cbnz	r0, 80121d8 <rmw_take_with_info+0x74>
 80121d2:	2001      	movs	r0, #1
 80121d4:	b009      	add	sp, #36	; 0x24
 80121d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121d8:	68a9      	ldr	r1, [r5, #8]
 80121da:	4668      	mov	r0, sp
 80121dc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80121e0:	3110      	adds	r1, #16
 80121e2:	f7fc fc75 	bl	800ead0 <ucdr_init_buffer>
 80121e6:	69a3      	ldr	r3, [r4, #24]
 80121e8:	4639      	mov	r1, r7
 80121ea:	4668      	mov	r0, sp
 80121ec:	68db      	ldr	r3, [r3, #12]
 80121ee:	4798      	blx	r3
 80121f0:	4629      	mov	r1, r5
 80121f2:	4604      	mov	r4, r0
 80121f4:	4804      	ldr	r0, [pc, #16]	; (8012208 <rmw_take_with_info+0xa4>)
 80121f6:	f007 fadb 	bl	80197b0 <put_memory>
 80121fa:	e7dd      	b.n	80121b8 <rmw_take_with_info+0x54>
 80121fc:	200c      	movs	r0, #12
 80121fe:	b009      	add	sp, #36	; 0x24
 8012200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012202:	bf00      	nop
 8012204:	0801da0c 	.word	0x0801da0c
 8012208:	20011414 	.word	0x20011414

0801220c <rmw_uxrce_transport_init>:
 801220c:	b508      	push	{r3, lr}
 801220e:	b108      	cbz	r0, 8012214 <rmw_uxrce_transport_init+0x8>
 8012210:	f100 0210 	add.w	r2, r0, #16
 8012214:	b139      	cbz	r1, 8012226 <rmw_uxrce_transport_init+0x1a>
 8012216:	6949      	ldr	r1, [r1, #20]
 8012218:	4610      	mov	r0, r2
 801221a:	f001 f9bf 	bl	801359c <uxr_init_custom_transport>
 801221e:	f080 0001 	eor.w	r0, r0, #1
 8012222:	b2c0      	uxtb	r0, r0
 8012224:	bd08      	pop	{r3, pc}
 8012226:	4b04      	ldr	r3, [pc, #16]	; (8012238 <rmw_uxrce_transport_init+0x2c>)
 8012228:	4610      	mov	r0, r2
 801222a:	6859      	ldr	r1, [r3, #4]
 801222c:	f001 f9b6 	bl	801359c <uxr_init_custom_transport>
 8012230:	f080 0001 	eor.w	r0, r0, #1
 8012234:	b2c0      	uxtb	r0, r0
 8012236:	bd08      	pop	{r3, pc}
 8012238:	2000c96c 	.word	0x2000c96c

0801223c <rmw_uxrce_init_service_memory>:
 801223c:	b1e2      	cbz	r2, 8012278 <rmw_uxrce_init_service_memory+0x3c>
 801223e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012242:	7b05      	ldrb	r5, [r0, #12]
 8012244:	4606      	mov	r6, r0
 8012246:	b9ad      	cbnz	r5, 8012274 <rmw_uxrce_init_service_memory+0x38>
 8012248:	23c8      	movs	r3, #200	; 0xc8
 801224a:	4617      	mov	r7, r2
 801224c:	460c      	mov	r4, r1
 801224e:	46a8      	mov	r8, r5
 8012250:	6083      	str	r3, [r0, #8]
 8012252:	f240 1301 	movw	r3, #257	; 0x101
 8012256:	e9c0 5500 	strd	r5, r5, [r0]
 801225a:	8183      	strh	r3, [r0, #12]
 801225c:	3501      	adds	r5, #1
 801225e:	4621      	mov	r1, r4
 8012260:	4630      	mov	r0, r6
 8012262:	f007 faa5 	bl	80197b0 <put_memory>
 8012266:	42af      	cmp	r7, r5
 8012268:	60a4      	str	r4, [r4, #8]
 801226a:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 801226e:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8012272:	d1f3      	bne.n	801225c <rmw_uxrce_init_service_memory+0x20>
 8012274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012278:	4770      	bx	lr
 801227a:	bf00      	nop

0801227c <rmw_uxrce_init_client_memory>:
 801227c:	b1e2      	cbz	r2, 80122b8 <rmw_uxrce_init_client_memory+0x3c>
 801227e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012282:	7b05      	ldrb	r5, [r0, #12]
 8012284:	4606      	mov	r6, r0
 8012286:	b9ad      	cbnz	r5, 80122b4 <rmw_uxrce_init_client_memory+0x38>
 8012288:	23c8      	movs	r3, #200	; 0xc8
 801228a:	4617      	mov	r7, r2
 801228c:	460c      	mov	r4, r1
 801228e:	46a8      	mov	r8, r5
 8012290:	6083      	str	r3, [r0, #8]
 8012292:	f240 1301 	movw	r3, #257	; 0x101
 8012296:	e9c0 5500 	strd	r5, r5, [r0]
 801229a:	8183      	strh	r3, [r0, #12]
 801229c:	3501      	adds	r5, #1
 801229e:	4621      	mov	r1, r4
 80122a0:	4630      	mov	r0, r6
 80122a2:	f007 fa85 	bl	80197b0 <put_memory>
 80122a6:	42af      	cmp	r7, r5
 80122a8:	60a4      	str	r4, [r4, #8]
 80122aa:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 80122ae:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80122b2:	d1f3      	bne.n	801229c <rmw_uxrce_init_client_memory+0x20>
 80122b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122b8:	4770      	bx	lr
 80122ba:	bf00      	nop

080122bc <rmw_uxrce_init_publisher_memory>:
 80122bc:	b1e2      	cbz	r2, 80122f8 <rmw_uxrce_init_publisher_memory+0x3c>
 80122be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122c2:	7b05      	ldrb	r5, [r0, #12]
 80122c4:	4606      	mov	r6, r0
 80122c6:	b9ad      	cbnz	r5, 80122f4 <rmw_uxrce_init_publisher_memory+0x38>
 80122c8:	23d8      	movs	r3, #216	; 0xd8
 80122ca:	4617      	mov	r7, r2
 80122cc:	460c      	mov	r4, r1
 80122ce:	46a8      	mov	r8, r5
 80122d0:	6083      	str	r3, [r0, #8]
 80122d2:	f240 1301 	movw	r3, #257	; 0x101
 80122d6:	e9c0 5500 	strd	r5, r5, [r0]
 80122da:	8183      	strh	r3, [r0, #12]
 80122dc:	3501      	adds	r5, #1
 80122de:	4621      	mov	r1, r4
 80122e0:	4630      	mov	r0, r6
 80122e2:	f007 fa65 	bl	80197b0 <put_memory>
 80122e6:	42af      	cmp	r7, r5
 80122e8:	60a4      	str	r4, [r4, #8]
 80122ea:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 80122ee:	f804 8ccc 	strb.w	r8, [r4, #-204]
 80122f2:	d1f3      	bne.n	80122dc <rmw_uxrce_init_publisher_memory+0x20>
 80122f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122f8:	4770      	bx	lr
 80122fa:	bf00      	nop

080122fc <rmw_uxrce_init_subscription_memory>:
 80122fc:	b1e2      	cbz	r2, 8012338 <rmw_uxrce_init_subscription_memory+0x3c>
 80122fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012302:	7b05      	ldrb	r5, [r0, #12]
 8012304:	4606      	mov	r6, r0
 8012306:	b9ad      	cbnz	r5, 8012334 <rmw_uxrce_init_subscription_memory+0x38>
 8012308:	23d8      	movs	r3, #216	; 0xd8
 801230a:	4617      	mov	r7, r2
 801230c:	460c      	mov	r4, r1
 801230e:	46a8      	mov	r8, r5
 8012310:	6083      	str	r3, [r0, #8]
 8012312:	f240 1301 	movw	r3, #257	; 0x101
 8012316:	e9c0 5500 	strd	r5, r5, [r0]
 801231a:	8183      	strh	r3, [r0, #12]
 801231c:	3501      	adds	r5, #1
 801231e:	4621      	mov	r1, r4
 8012320:	4630      	mov	r0, r6
 8012322:	f007 fa45 	bl	80197b0 <put_memory>
 8012326:	42af      	cmp	r7, r5
 8012328:	60a4      	str	r4, [r4, #8]
 801232a:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 801232e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8012332:	d1f3      	bne.n	801231c <rmw_uxrce_init_subscription_memory+0x20>
 8012334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012338:	4770      	bx	lr
 801233a:	bf00      	nop

0801233c <rmw_uxrce_init_node_memory>:
 801233c:	b1e2      	cbz	r2, 8012378 <rmw_uxrce_init_node_memory+0x3c>
 801233e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012342:	7b05      	ldrb	r5, [r0, #12]
 8012344:	4606      	mov	r6, r0
 8012346:	b9ad      	cbnz	r5, 8012374 <rmw_uxrce_init_node_memory+0x38>
 8012348:	23a4      	movs	r3, #164	; 0xa4
 801234a:	4617      	mov	r7, r2
 801234c:	460c      	mov	r4, r1
 801234e:	46a8      	mov	r8, r5
 8012350:	6083      	str	r3, [r0, #8]
 8012352:	f240 1301 	movw	r3, #257	; 0x101
 8012356:	e9c0 5500 	strd	r5, r5, [r0]
 801235a:	8183      	strh	r3, [r0, #12]
 801235c:	3501      	adds	r5, #1
 801235e:	4621      	mov	r1, r4
 8012360:	4630      	mov	r0, r6
 8012362:	f007 fa25 	bl	80197b0 <put_memory>
 8012366:	42af      	cmp	r7, r5
 8012368:	60a4      	str	r4, [r4, #8]
 801236a:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 801236e:	f804 8c98 	strb.w	r8, [r4, #-152]
 8012372:	d1f3      	bne.n	801235c <rmw_uxrce_init_node_memory+0x20>
 8012374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012378:	4770      	bx	lr
 801237a:	bf00      	nop

0801237c <rmw_uxrce_init_session_memory>:
 801237c:	b1ea      	cbz	r2, 80123ba <rmw_uxrce_init_session_memory+0x3e>
 801237e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012382:	7b05      	ldrb	r5, [r0, #12]
 8012384:	4606      	mov	r6, r0
 8012386:	b9b5      	cbnz	r5, 80123b6 <rmw_uxrce_init_session_memory+0x3a>
 8012388:	f241 58a8 	movw	r8, #5544	; 0x15a8
 801238c:	f240 1301 	movw	r3, #257	; 0x101
 8012390:	4617      	mov	r7, r2
 8012392:	460c      	mov	r4, r1
 8012394:	46a9      	mov	r9, r5
 8012396:	f8c0 8008 	str.w	r8, [r0, #8]
 801239a:	8183      	strh	r3, [r0, #12]
 801239c:	e9c0 5500 	strd	r5, r5, [r0]
 80123a0:	3501      	adds	r5, #1
 80123a2:	4621      	mov	r1, r4
 80123a4:	4630      	mov	r0, r6
 80123a6:	f007 fa03 	bl	80197b0 <put_memory>
 80123aa:	42af      	cmp	r7, r5
 80123ac:	60a4      	str	r4, [r4, #8]
 80123ae:	f884 900c 	strb.w	r9, [r4, #12]
 80123b2:	4444      	add	r4, r8
 80123b4:	d1f4      	bne.n	80123a0 <rmw_uxrce_init_session_memory+0x24>
 80123b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123ba:	4770      	bx	lr

080123bc <rmw_uxrce_init_topic_memory>:
 80123bc:	b1e2      	cbz	r2, 80123f8 <rmw_uxrce_init_topic_memory+0x3c>
 80123be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123c2:	7b05      	ldrb	r5, [r0, #12]
 80123c4:	4606      	mov	r6, r0
 80123c6:	b9ad      	cbnz	r5, 80123f4 <rmw_uxrce_init_topic_memory+0x38>
 80123c8:	231c      	movs	r3, #28
 80123ca:	4617      	mov	r7, r2
 80123cc:	460c      	mov	r4, r1
 80123ce:	46a8      	mov	r8, r5
 80123d0:	6083      	str	r3, [r0, #8]
 80123d2:	f240 1301 	movw	r3, #257	; 0x101
 80123d6:	e9c0 5500 	strd	r5, r5, [r0]
 80123da:	8183      	strh	r3, [r0, #12]
 80123dc:	3501      	adds	r5, #1
 80123de:	4621      	mov	r1, r4
 80123e0:	4630      	mov	r0, r6
 80123e2:	f007 f9e5 	bl	80197b0 <put_memory>
 80123e6:	42af      	cmp	r7, r5
 80123e8:	60a4      	str	r4, [r4, #8]
 80123ea:	f104 041c 	add.w	r4, r4, #28
 80123ee:	f804 8c10 	strb.w	r8, [r4, #-16]
 80123f2:	d1f3      	bne.n	80123dc <rmw_uxrce_init_topic_memory+0x20>
 80123f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123f8:	4770      	bx	lr
 80123fa:	bf00      	nop

080123fc <rmw_uxrce_init_static_input_buffer_memory>:
 80123fc:	b1ea      	cbz	r2, 801243a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 80123fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012402:	7b05      	ldrb	r5, [r0, #12]
 8012404:	4606      	mov	r6, r0
 8012406:	b9b5      	cbnz	r5, 8012436 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8012408:	f44f 6304 	mov.w	r3, #2112	; 0x840
 801240c:	4617      	mov	r7, r2
 801240e:	460c      	mov	r4, r1
 8012410:	46a8      	mov	r8, r5
 8012412:	6083      	str	r3, [r0, #8]
 8012414:	f240 1301 	movw	r3, #257	; 0x101
 8012418:	e9c0 5500 	strd	r5, r5, [r0]
 801241c:	8183      	strh	r3, [r0, #12]
 801241e:	3501      	adds	r5, #1
 8012420:	4621      	mov	r1, r4
 8012422:	4630      	mov	r0, r6
 8012424:	f007 f9c4 	bl	80197b0 <put_memory>
 8012428:	42af      	cmp	r7, r5
 801242a:	60a4      	str	r4, [r4, #8]
 801242c:	f884 800c 	strb.w	r8, [r4, #12]
 8012430:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8012434:	d1f3      	bne.n	801241e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8012436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801243a:	4770      	bx	lr

0801243c <rmw_uxrce_init_init_options_impl_memory>:
 801243c:	b1e2      	cbz	r2, 8012478 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 801243e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012442:	7b05      	ldrb	r5, [r0, #12]
 8012444:	4606      	mov	r6, r0
 8012446:	b9ad      	cbnz	r5, 8012474 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8012448:	232c      	movs	r3, #44	; 0x2c
 801244a:	4617      	mov	r7, r2
 801244c:	460c      	mov	r4, r1
 801244e:	46a8      	mov	r8, r5
 8012450:	6083      	str	r3, [r0, #8]
 8012452:	f240 1301 	movw	r3, #257	; 0x101
 8012456:	e9c0 5500 	strd	r5, r5, [r0]
 801245a:	8183      	strh	r3, [r0, #12]
 801245c:	3501      	adds	r5, #1
 801245e:	4621      	mov	r1, r4
 8012460:	4630      	mov	r0, r6
 8012462:	f007 f9a5 	bl	80197b0 <put_memory>
 8012466:	42af      	cmp	r7, r5
 8012468:	60a4      	str	r4, [r4, #8]
 801246a:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 801246e:	f804 8c20 	strb.w	r8, [r4, #-32]
 8012472:	d1f3      	bne.n	801245c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8012474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012478:	4770      	bx	lr
 801247a:	bf00      	nop

0801247c <rmw_uxrce_init_wait_set_memory>:
 801247c:	b1e2      	cbz	r2, 80124b8 <rmw_uxrce_init_wait_set_memory+0x3c>
 801247e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012482:	7b05      	ldrb	r5, [r0, #12]
 8012484:	4606      	mov	r6, r0
 8012486:	b9ad      	cbnz	r5, 80124b4 <rmw_uxrce_init_wait_set_memory+0x38>
 8012488:	231c      	movs	r3, #28
 801248a:	4617      	mov	r7, r2
 801248c:	460c      	mov	r4, r1
 801248e:	46a8      	mov	r8, r5
 8012490:	6083      	str	r3, [r0, #8]
 8012492:	f240 1301 	movw	r3, #257	; 0x101
 8012496:	e9c0 5500 	strd	r5, r5, [r0]
 801249a:	8183      	strh	r3, [r0, #12]
 801249c:	3501      	adds	r5, #1
 801249e:	4621      	mov	r1, r4
 80124a0:	4630      	mov	r0, r6
 80124a2:	f007 f985 	bl	80197b0 <put_memory>
 80124a6:	42af      	cmp	r7, r5
 80124a8:	60a4      	str	r4, [r4, #8]
 80124aa:	f104 041c 	add.w	r4, r4, #28
 80124ae:	f804 8c10 	strb.w	r8, [r4, #-16]
 80124b2:	d1f3      	bne.n	801249c <rmw_uxrce_init_wait_set_memory+0x20>
 80124b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124b8:	4770      	bx	lr
 80124ba:	bf00      	nop

080124bc <rmw_uxrce_init_guard_condition_memory>:
 80124bc:	b1e2      	cbz	r2, 80124f8 <rmw_uxrce_init_guard_condition_memory+0x3c>
 80124be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124c2:	7b05      	ldrb	r5, [r0, #12]
 80124c4:	4606      	mov	r6, r0
 80124c6:	b9ad      	cbnz	r5, 80124f4 <rmw_uxrce_init_guard_condition_memory+0x38>
 80124c8:	2320      	movs	r3, #32
 80124ca:	4617      	mov	r7, r2
 80124cc:	460c      	mov	r4, r1
 80124ce:	46a8      	mov	r8, r5
 80124d0:	6083      	str	r3, [r0, #8]
 80124d2:	f240 1301 	movw	r3, #257	; 0x101
 80124d6:	e9c0 5500 	strd	r5, r5, [r0]
 80124da:	8183      	strh	r3, [r0, #12]
 80124dc:	3501      	adds	r5, #1
 80124de:	4621      	mov	r1, r4
 80124e0:	4630      	mov	r0, r6
 80124e2:	f007 f965 	bl	80197b0 <put_memory>
 80124e6:	42af      	cmp	r7, r5
 80124e8:	60a4      	str	r4, [r4, #8]
 80124ea:	f104 0420 	add.w	r4, r4, #32
 80124ee:	f804 8c14 	strb.w	r8, [r4, #-20]
 80124f2:	d1f3      	bne.n	80124dc <rmw_uxrce_init_guard_condition_memory+0x20>
 80124f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124f8:	4770      	bx	lr
 80124fa:	bf00      	nop

080124fc <rmw_uxrce_fini_session_memory>:
 80124fc:	4601      	mov	r1, r0
 80124fe:	4801      	ldr	r0, [pc, #4]	; (8012504 <rmw_uxrce_fini_session_memory+0x8>)
 8012500:	f007 b956 	b.w	80197b0 <put_memory>
 8012504:	20011404 	.word	0x20011404

08012508 <rmw_uxrce_fini_node_memory>:
 8012508:	b538      	push	{r3, r4, r5, lr}
 801250a:	4604      	mov	r4, r0
 801250c:	6800      	ldr	r0, [r0, #0]
 801250e:	b128      	cbz	r0, 801251c <rmw_uxrce_fini_node_memory+0x14>
 8012510:	4b07      	ldr	r3, [pc, #28]	; (8012530 <rmw_uxrce_fini_node_memory+0x28>)
 8012512:	6819      	ldr	r1, [r3, #0]
 8012514:	f7ed fe94 	bl	8000240 <strcmp>
 8012518:	b940      	cbnz	r0, 801252c <rmw_uxrce_fini_node_memory+0x24>
 801251a:	6020      	str	r0, [r4, #0]
 801251c:	6861      	ldr	r1, [r4, #4]
 801251e:	b129      	cbz	r1, 801252c <rmw_uxrce_fini_node_memory+0x24>
 8012520:	2500      	movs	r5, #0
 8012522:	4804      	ldr	r0, [pc, #16]	; (8012534 <rmw_uxrce_fini_node_memory+0x2c>)
 8012524:	610d      	str	r5, [r1, #16]
 8012526:	f007 f943 	bl	80197b0 <put_memory>
 801252a:	6065      	str	r5, [r4, #4]
 801252c:	bd38      	pop	{r3, r4, r5, pc}
 801252e:	bf00      	nop
 8012530:	0801da0c 	.word	0x0801da0c
 8012534:	200113d4 	.word	0x200113d4

08012538 <rmw_uxrce_fini_publisher_memory>:
 8012538:	b510      	push	{r4, lr}
 801253a:	4604      	mov	r4, r0
 801253c:	6800      	ldr	r0, [r0, #0]
 801253e:	b128      	cbz	r0, 801254c <rmw_uxrce_fini_publisher_memory+0x14>
 8012540:	4b06      	ldr	r3, [pc, #24]	; (801255c <rmw_uxrce_fini_publisher_memory+0x24>)
 8012542:	6819      	ldr	r1, [r3, #0]
 8012544:	f7ed fe7c 	bl	8000240 <strcmp>
 8012548:	b938      	cbnz	r0, 801255a <rmw_uxrce_fini_publisher_memory+0x22>
 801254a:	6020      	str	r0, [r4, #0]
 801254c:	6861      	ldr	r1, [r4, #4]
 801254e:	b121      	cbz	r1, 801255a <rmw_uxrce_fini_publisher_memory+0x22>
 8012550:	4803      	ldr	r0, [pc, #12]	; (8012560 <rmw_uxrce_fini_publisher_memory+0x28>)
 8012552:	f007 f92d 	bl	80197b0 <put_memory>
 8012556:	2300      	movs	r3, #0
 8012558:	6063      	str	r3, [r4, #4]
 801255a:	bd10      	pop	{r4, pc}
 801255c:	0801da0c 	.word	0x0801da0c
 8012560:	200113e4 	.word	0x200113e4

08012564 <rmw_uxrce_fini_subscription_memory>:
 8012564:	b510      	push	{r4, lr}
 8012566:	4604      	mov	r4, r0
 8012568:	6800      	ldr	r0, [r0, #0]
 801256a:	b128      	cbz	r0, 8012578 <rmw_uxrce_fini_subscription_memory+0x14>
 801256c:	4b06      	ldr	r3, [pc, #24]	; (8012588 <rmw_uxrce_fini_subscription_memory+0x24>)
 801256e:	6819      	ldr	r1, [r3, #0]
 8012570:	f7ed fe66 	bl	8000240 <strcmp>
 8012574:	b938      	cbnz	r0, 8012586 <rmw_uxrce_fini_subscription_memory+0x22>
 8012576:	6020      	str	r0, [r4, #0]
 8012578:	6861      	ldr	r1, [r4, #4]
 801257a:	b121      	cbz	r1, 8012586 <rmw_uxrce_fini_subscription_memory+0x22>
 801257c:	4803      	ldr	r0, [pc, #12]	; (801258c <rmw_uxrce_fini_subscription_memory+0x28>)
 801257e:	f007 f917 	bl	80197b0 <put_memory>
 8012582:	2300      	movs	r3, #0
 8012584:	6063      	str	r3, [r4, #4]
 8012586:	bd10      	pop	{r4, pc}
 8012588:	0801da0c 	.word	0x0801da0c
 801258c:	20011424 	.word	0x20011424

08012590 <rmw_uxrce_fini_service_memory>:
 8012590:	b510      	push	{r4, lr}
 8012592:	4604      	mov	r4, r0
 8012594:	6800      	ldr	r0, [r0, #0]
 8012596:	b128      	cbz	r0, 80125a4 <rmw_uxrce_fini_service_memory+0x14>
 8012598:	4b06      	ldr	r3, [pc, #24]	; (80125b4 <rmw_uxrce_fini_service_memory+0x24>)
 801259a:	6819      	ldr	r1, [r3, #0]
 801259c:	f7ed fe50 	bl	8000240 <strcmp>
 80125a0:	b938      	cbnz	r0, 80125b2 <rmw_uxrce_fini_service_memory+0x22>
 80125a2:	6020      	str	r0, [r4, #0]
 80125a4:	6861      	ldr	r1, [r4, #4]
 80125a6:	b121      	cbz	r1, 80125b2 <rmw_uxrce_fini_service_memory+0x22>
 80125a8:	4803      	ldr	r0, [pc, #12]	; (80125b8 <rmw_uxrce_fini_service_memory+0x28>)
 80125aa:	f007 f901 	bl	80197b0 <put_memory>
 80125ae:	2300      	movs	r3, #0
 80125b0:	6063      	str	r3, [r4, #4]
 80125b2:	bd10      	pop	{r4, pc}
 80125b4:	0801da0c 	.word	0x0801da0c
 80125b8:	200113f4 	.word	0x200113f4

080125bc <rmw_uxrce_fini_client_memory>:
 80125bc:	b510      	push	{r4, lr}
 80125be:	4604      	mov	r4, r0
 80125c0:	6800      	ldr	r0, [r0, #0]
 80125c2:	b128      	cbz	r0, 80125d0 <rmw_uxrce_fini_client_memory+0x14>
 80125c4:	4b06      	ldr	r3, [pc, #24]	; (80125e0 <rmw_uxrce_fini_client_memory+0x24>)
 80125c6:	6819      	ldr	r1, [r3, #0]
 80125c8:	f7ed fe3a 	bl	8000240 <strcmp>
 80125cc:	b938      	cbnz	r0, 80125de <rmw_uxrce_fini_client_memory+0x22>
 80125ce:	6020      	str	r0, [r4, #0]
 80125d0:	6861      	ldr	r1, [r4, #4]
 80125d2:	b121      	cbz	r1, 80125de <rmw_uxrce_fini_client_memory+0x22>
 80125d4:	4803      	ldr	r0, [pc, #12]	; (80125e4 <rmw_uxrce_fini_client_memory+0x28>)
 80125d6:	f007 f8eb 	bl	80197b0 <put_memory>
 80125da:	2300      	movs	r3, #0
 80125dc:	6063      	str	r3, [r4, #4]
 80125de:	bd10      	pop	{r4, pc}
 80125e0:	0801da0c 	.word	0x0801da0c
 80125e4:	2000cb04 	.word	0x2000cb04

080125e8 <rmw_uxrce_fini_topic_memory>:
 80125e8:	b510      	push	{r4, lr}
 80125ea:	4604      	mov	r4, r0
 80125ec:	4803      	ldr	r0, [pc, #12]	; (80125fc <rmw_uxrce_fini_topic_memory+0x14>)
 80125ee:	4621      	mov	r1, r4
 80125f0:	f007 f8de 	bl	80197b0 <put_memory>
 80125f4:	2300      	movs	r3, #0
 80125f6:	61a3      	str	r3, [r4, #24]
 80125f8:	bd10      	pop	{r4, pc}
 80125fa:	bf00      	nop
 80125fc:	20011434 	.word	0x20011434

08012600 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8012600:	b082      	sub	sp, #8
 8012602:	492b      	ldr	r1, [pc, #172]	; (80126b0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8012604:	b530      	push	{r4, r5, lr}
 8012606:	680d      	ldr	r5, [r1, #0]
 8012608:	ac03      	add	r4, sp, #12
 801260a:	e884 000c 	stmia.w	r4, {r2, r3}
 801260e:	461c      	mov	r4, r3
 8012610:	2d00      	cmp	r5, #0
 8012612:	d04b      	beq.n	80126ac <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 8012614:	462b      	mov	r3, r5
 8012616:	2100      	movs	r1, #0
 8012618:	689a      	ldr	r2, [r3, #8]
 801261a:	685b      	ldr	r3, [r3, #4]
 801261c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8012620:	4290      	cmp	r0, r2
 8012622:	bf08      	it	eq
 8012624:	3101      	addeq	r1, #1
 8012626:	2b00      	cmp	r3, #0
 8012628:	d1f6      	bne.n	8012618 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 801262a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 801262e:	2b02      	cmp	r3, #2
 8012630:	d029      	beq.n	8012686 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8012632:	d820      	bhi.n	8012676 <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 8012634:	428c      	cmp	r4, r1
 8012636:	d828      	bhi.n	801268a <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8012638:	fab4 f284 	clz	r2, r4
 801263c:	0952      	lsrs	r2, r2, #5
 801263e:	b324      	cbz	r4, 801268a <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8012640:	b1dd      	cbz	r5, 801267a <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 8012642:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8012646:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 801264a:	e001      	b.n	8012650 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 801264c:	686d      	ldr	r5, [r5, #4]
 801264e:	b1ad      	cbz	r5, 801267c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8012650:	68ab      	ldr	r3, [r5, #8]
 8012652:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 8012656:	4288      	cmp	r0, r1
 8012658:	d1f8      	bne.n	801264c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 801265a:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 801265e:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8012662:	4561      	cmp	r1, ip
 8012664:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8012668:	eb73 0e04 	sbcs.w	lr, r3, r4
 801266c:	daee      	bge.n	801264c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 801266e:	468c      	mov	ip, r1
 8012670:	461c      	mov	r4, r3
 8012672:	462a      	mov	r2, r5
 8012674:	e7ea      	b.n	801264c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8012676:	2b03      	cmp	r3, #3
 8012678:	d0dc      	beq.n	8012634 <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 801267a:	2200      	movs	r2, #0
 801267c:	4610      	mov	r0, r2
 801267e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012682:	b002      	add	sp, #8
 8012684:	4770      	bx	lr
 8012686:	428c      	cmp	r4, r1
 8012688:	d905      	bls.n	8012696 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 801268a:	4809      	ldr	r0, [pc, #36]	; (80126b0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 801268c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012690:	b002      	add	sp, #8
 8012692:	f007 b87d 	b.w	8019790 <get_memory>
 8012696:	fab4 f284 	clz	r2, r4
 801269a:	0952      	lsrs	r2, r2, #5
 801269c:	2c00      	cmp	r4, #0
 801269e:	d1ed      	bne.n	801267c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 80126a0:	4803      	ldr	r0, [pc, #12]	; (80126b0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80126a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80126a6:	b002      	add	sp, #8
 80126a8:	f007 b872 	b.w	8019790 <get_memory>
 80126ac:	4629      	mov	r1, r5
 80126ae:	e7bc      	b.n	801262a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 80126b0:	20011414 	.word	0x20011414

080126b4 <rmw_uxrce_find_static_input_buffer_by_owner>:
 80126b4:	4b12      	ldr	r3, [pc, #72]	; (8012700 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	b530      	push	{r4, r5, lr}
 80126ba:	b1f3      	cbz	r3, 80126fa <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 80126bc:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80126c0:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 80126c4:	2400      	movs	r4, #0
 80126c6:	e001      	b.n	80126cc <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 80126c8:	685b      	ldr	r3, [r3, #4]
 80126ca:	b1a3      	cbz	r3, 80126f6 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 80126cc:	689a      	ldr	r2, [r3, #8]
 80126ce:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 80126d2:	4288      	cmp	r0, r1
 80126d4:	d1f8      	bne.n	80126c8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 80126d6:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 80126da:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 80126de:	4571      	cmp	r1, lr
 80126e0:	f852 2c04 	ldr.w	r2, [r2, #-4]
 80126e4:	eb72 050c 	sbcs.w	r5, r2, ip
 80126e8:	daee      	bge.n	80126c8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 80126ea:	461c      	mov	r4, r3
 80126ec:	685b      	ldr	r3, [r3, #4]
 80126ee:	468e      	mov	lr, r1
 80126f0:	4694      	mov	ip, r2
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d1ea      	bne.n	80126cc <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 80126f6:	4620      	mov	r0, r4
 80126f8:	bd30      	pop	{r4, r5, pc}
 80126fa:	461c      	mov	r4, r3
 80126fc:	4620      	mov	r0, r4
 80126fe:	bd30      	pop	{r4, r5, pc}
 8012700:	20011414 	.word	0x20011414
 8012704:	00000000 	.word	0x00000000

08012708 <rmw_uxrce_clean_expired_static_input_buffer>:
 8012708:	4b3d      	ldr	r3, [pc, #244]	; (8012800 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 801270a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801270e:	681f      	ldr	r7, [r3, #0]
 8012710:	ed2d 8b06 	vpush	{d8-d10}
 8012714:	b08d      	sub	sp, #52	; 0x34
 8012716:	f007 fac7 	bl	8019ca8 <rmw_uros_epoch_nanos>
 801271a:	2f00      	cmp	r7, #0
 801271c:	d05d      	beq.n	80127da <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 801271e:	46b8      	mov	r8, r7
 8012720:	4681      	mov	r9, r0
 8012722:	468a      	mov	sl, r1
 8012724:	ac04      	add	r4, sp, #16
 8012726:	f8d8 5008 	ldr.w	r5, [r8, #8]
 801272a:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 801272e:	2b04      	cmp	r3, #4
 8012730:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 80127e8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 8012734:	ed9f ab2e 	vldr	d10, [pc, #184]	; 80127f0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 8012738:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 80127f8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 801273c:	d03f      	beq.n	80127be <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 801273e:	2b05      	cmp	r3, #5
 8012740:	d044      	beq.n	80127cc <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8012742:	2b03      	cmp	r3, #3
 8012744:	d03b      	beq.n	80127be <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8012746:	ed8d 8b04 	vstr	d8, [sp, #16]
 801274a:	ed8d ab06 	vstr	d10, [sp, #24]
 801274e:	ab08      	add	r3, sp, #32
 8012750:	ed8d 8b08 	vstr	d8, [sp, #32]
 8012754:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 8012758:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801275a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801275e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8012762:	f006 fe29 	bl	80193b8 <rmw_time_equal>
 8012766:	b118      	cbz	r0, 8012770 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8012768:	ed8d 9b04 	vstr	d9, [sp, #16]
 801276c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012770:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 8012774:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 8012778:	f855 7c04 	ldr.w	r7, [r5, #-4]
 801277c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8012780:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8012784:	f006 fe6e 	bl	8019464 <rmw_time_total_nsec>
 8012788:	1830      	adds	r0, r6, r0
 801278a:	eb47 0101 	adc.w	r1, r7, r1
 801278e:	4548      	cmp	r0, r9
 8012790:	eb71 030a 	sbcs.w	r3, r1, sl
 8012794:	db05      	blt.n	80127a2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 8012796:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 801279a:	4591      	cmp	r9, r2
 801279c:	eb7a 0303 	sbcs.w	r3, sl, r3
 80127a0:	da03      	bge.n	80127aa <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 80127a2:	4641      	mov	r1, r8
 80127a4:	4816      	ldr	r0, [pc, #88]	; (8012800 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 80127a6:	f007 f803 	bl	80197b0 <put_memory>
 80127aa:	f1bb 0f00 	cmp.w	fp, #0
 80127ae:	d014      	beq.n	80127da <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 80127b0:	46d8      	mov	r8, fp
 80127b2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80127b6:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 80127ba:	2b04      	cmp	r3, #4
 80127bc:	d1bf      	bne.n	801273e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 80127be:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 80127c2:	3340      	adds	r3, #64	; 0x40
 80127c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80127c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80127ca:	e7c0      	b.n	801274e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 80127cc:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 80127d0:	3348      	adds	r3, #72	; 0x48
 80127d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80127d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80127d8:	e7b9      	b.n	801274e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 80127da:	b00d      	add	sp, #52	; 0x34
 80127dc:	ecbd 8b06 	vpop	{d8-d10}
 80127e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127e4:	f3af 8000 	nop.w
	...
 80127f0:	00000001 	.word	0x00000001
 80127f4:	00000000 	.word	0x00000000
 80127f8:	0000001e 	.word	0x0000001e
 80127fc:	00000000 	.word	0x00000000
 8012800:	20011414 	.word	0x20011414

08012804 <run_xrce_session>:
 8012804:	b510      	push	{r4, lr}
 8012806:	788c      	ldrb	r4, [r1, #2]
 8012808:	b086      	sub	sp, #24
 801280a:	2c01      	cmp	r4, #1
 801280c:	f8ad 200e 	strh.w	r2, [sp, #14]
 8012810:	d00c      	beq.n	801282c <run_xrce_session+0x28>
 8012812:	2401      	movs	r4, #1
 8012814:	4619      	mov	r1, r3
 8012816:	f10d 020e 	add.w	r2, sp, #14
 801281a:	f10d 0317 	add.w	r3, sp, #23
 801281e:	9400      	str	r4, [sp, #0]
 8012820:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012824:	f001 fd50 	bl	80142c8 <uxr_run_session_until_all_status>
 8012828:	b006      	add	sp, #24
 801282a:	bd10      	pop	{r4, pc}
 801282c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012830:	f001 f96c 	bl	8013b0c <uxr_flash_output_streams>
 8012834:	4620      	mov	r0, r4
 8012836:	b006      	add	sp, #24
 8012838:	bd10      	pop	{r4, pc}
 801283a:	bf00      	nop

0801283c <convert_qos_profile>:
 801283c:	7a4a      	ldrb	r2, [r1, #9]
 801283e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8012842:	2a02      	cmp	r2, #2
 8012844:	bf18      	it	ne
 8012846:	2200      	movne	r2, #0
 8012848:	7002      	strb	r2, [r0, #0]
 801284a:	f1ac 0202 	sub.w	r2, ip, #2
 801284e:	fab2 f282 	clz	r2, r2
 8012852:	0952      	lsrs	r2, r2, #5
 8012854:	7042      	strb	r2, [r0, #1]
 8012856:	780a      	ldrb	r2, [r1, #0]
 8012858:	8889      	ldrh	r1, [r1, #4]
 801285a:	f1a2 0202 	sub.w	r2, r2, #2
 801285e:	8081      	strh	r1, [r0, #4]
 8012860:	fab2 f282 	clz	r2, r2
 8012864:	0952      	lsrs	r2, r2, #5
 8012866:	7082      	strb	r2, [r0, #2]
 8012868:	4770      	bx	lr
 801286a:	bf00      	nop

0801286c <generate_service_topics>:
 801286c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801286e:	461d      	mov	r5, r3
 8012870:	b083      	sub	sp, #12
 8012872:	4606      	mov	r6, r0
 8012874:	4c11      	ldr	r4, [pc, #68]	; (80128bc <generate_service_topics+0x50>)
 8012876:	4608      	mov	r0, r1
 8012878:	4b11      	ldr	r3, [pc, #68]	; (80128c0 <generate_service_topics+0x54>)
 801287a:	4617      	mov	r7, r2
 801287c:	4629      	mov	r1, r5
 801287e:	4a11      	ldr	r2, [pc, #68]	; (80128c4 <generate_service_topics+0x58>)
 8012880:	9401      	str	r4, [sp, #4]
 8012882:	9600      	str	r6, [sp, #0]
 8012884:	f008 fea2 	bl	801b5cc <sniprintf>
 8012888:	4a0f      	ldr	r2, [pc, #60]	; (80128c8 <generate_service_topics+0x5c>)
 801288a:	4604      	mov	r4, r0
 801288c:	4b0f      	ldr	r3, [pc, #60]	; (80128cc <generate_service_topics+0x60>)
 801288e:	9201      	str	r2, [sp, #4]
 8012890:	4638      	mov	r0, r7
 8012892:	4a0c      	ldr	r2, [pc, #48]	; (80128c4 <generate_service_topics+0x58>)
 8012894:	4629      	mov	r1, r5
 8012896:	9600      	str	r6, [sp, #0]
 8012898:	f008 fe98 	bl	801b5cc <sniprintf>
 801289c:	2c00      	cmp	r4, #0
 801289e:	bfa8      	it	ge
 80128a0:	42a5      	cmpge	r5, r4
 80128a2:	bfcc      	ite	gt
 80128a4:	2401      	movgt	r4, #1
 80128a6:	2400      	movle	r4, #0
 80128a8:	dd05      	ble.n	80128b6 <generate_service_topics+0x4a>
 80128aa:	2800      	cmp	r0, #0
 80128ac:	bfa8      	it	ge
 80128ae:	4285      	cmpge	r5, r0
 80128b0:	bfcc      	ite	gt
 80128b2:	2401      	movgt	r4, #1
 80128b4:	2400      	movle	r4, #0
 80128b6:	4620      	mov	r0, r4
 80128b8:	b003      	add	sp, #12
 80128ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128bc:	0801d3c8 	.word	0x0801d3c8
 80128c0:	0801d3c4 	.word	0x0801d3c4
 80128c4:	0801d3a8 	.word	0x0801d3a8
 80128c8:	0801d3bc 	.word	0x0801d3bc
 80128cc:	0801d3b8 	.word	0x0801d3b8

080128d0 <generate_service_types>:
 80128d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128d4:	4606      	mov	r6, r0
 80128d6:	b087      	sub	sp, #28
 80128d8:	461c      	mov	r4, r3
 80128da:	6883      	ldr	r3, [r0, #8]
 80128dc:	460d      	mov	r5, r1
 80128de:	4617      	mov	r7, r2
 80128e0:	4798      	blx	r3
 80128e2:	68f3      	ldr	r3, [r6, #12]
 80128e4:	4606      	mov	r6, r0
 80128e6:	4798      	blx	r3
 80128e8:	2300      	movs	r3, #0
 80128ea:	f8d0 b004 	ldr.w	fp, [r0, #4]
 80128ee:	6872      	ldr	r2, [r6, #4]
 80128f0:	702b      	strb	r3, [r5, #0]
 80128f2:	6813      	ldr	r3, [r2, #0]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d03f      	beq.n	8012978 <generate_service_types+0xa8>
 80128f8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801298c <generate_service_types+0xbc>
 80128fc:	4649      	mov	r1, r9
 80128fe:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8012994 <generate_service_types+0xc4>
 8012902:	4628      	mov	r0, r5
 8012904:	f8df a090 	ldr.w	sl, [pc, #144]	; 8012998 <generate_service_types+0xc8>
 8012908:	f8cd 8014 	str.w	r8, [sp, #20]
 801290c:	6852      	ldr	r2, [r2, #4]
 801290e:	9100      	str	r1, [sp, #0]
 8012910:	4621      	mov	r1, r4
 8012912:	f8cd 8008 	str.w	r8, [sp, #8]
 8012916:	f8cd a004 	str.w	sl, [sp, #4]
 801291a:	e9cd 9203 	strd	r9, r2, [sp, #12]
 801291e:	4a1a      	ldr	r2, [pc, #104]	; (8012988 <generate_service_types+0xb8>)
 8012920:	f008 fe54 	bl	801b5cc <sniprintf>
 8012924:	2300      	movs	r3, #0
 8012926:	42a0      	cmp	r0, r4
 8012928:	ea6f 0600 	mvn.w	r6, r0
 801292c:	703b      	strb	r3, [r7, #0]
 801292e:	f8db 3000 	ldr.w	r3, [fp]
 8012932:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 8012936:	bfac      	ite	ge
 8012938:	2500      	movge	r5, #0
 801293a:	2501      	movlt	r5, #1
 801293c:	b30b      	cbz	r3, 8012982 <generate_service_types+0xb2>
 801293e:	4a13      	ldr	r2, [pc, #76]	; (801298c <generate_service_types+0xbc>)
 8012940:	f8cd 8014 	str.w	r8, [sp, #20]
 8012944:	402e      	ands	r6, r5
 8012946:	f8db 1004 	ldr.w	r1, [fp, #4]
 801294a:	4638      	mov	r0, r7
 801294c:	9104      	str	r1, [sp, #16]
 801294e:	4621      	mov	r1, r4
 8012950:	e9cd 2a00 	strd	r2, sl, [sp]
 8012954:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8012958:	4a0b      	ldr	r2, [pc, #44]	; (8012988 <generate_service_types+0xb8>)
 801295a:	f008 fe37 	bl	801b5cc <sniprintf>
 801295e:	2800      	cmp	r0, #0
 8012960:	bfb4      	ite	lt
 8012962:	2600      	movlt	r6, #0
 8012964:	f006 0601 	andge.w	r6, r6, #1
 8012968:	42a0      	cmp	r0, r4
 801296a:	bfac      	ite	ge
 801296c:	2000      	movge	r0, #0
 801296e:	f006 0001 	andlt.w	r0, r6, #1
 8012972:	b007      	add	sp, #28
 8012974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012978:	4b05      	ldr	r3, [pc, #20]	; (8012990 <generate_service_types+0xc0>)
 801297a:	f8df 9010 	ldr.w	r9, [pc, #16]	; 801298c <generate_service_types+0xbc>
 801297e:	4619      	mov	r1, r3
 8012980:	e7bd      	b.n	80128fe <generate_service_types+0x2e>
 8012982:	4b03      	ldr	r3, [pc, #12]	; (8012990 <generate_service_types+0xc0>)
 8012984:	461a      	mov	r2, r3
 8012986:	e7db      	b.n	8012940 <generate_service_types+0x70>
 8012988:	0801d3a0 	.word	0x0801d3a0
 801298c:	0801d39c 	.word	0x0801d39c
 8012990:	0801d420 	.word	0x0801d420
 8012994:	0801d3b0 	.word	0x0801d3b0
 8012998:	0801d3b4 	.word	0x0801d3b4

0801299c <generate_type_name>:
 801299c:	2300      	movs	r3, #0
 801299e:	b530      	push	{r4, r5, lr}
 80129a0:	700b      	strb	r3, [r1, #0]
 80129a2:	b087      	sub	sp, #28
 80129a4:	6803      	ldr	r3, [r0, #0]
 80129a6:	4614      	mov	r4, r2
 80129a8:	b1bb      	cbz	r3, 80129da <generate_type_name+0x3e>
 80129aa:	4a0e      	ldr	r2, [pc, #56]	; (80129e4 <generate_type_name+0x48>)
 80129ac:	4615      	mov	r5, r2
 80129ae:	9500      	str	r5, [sp, #0]
 80129b0:	9203      	str	r2, [sp, #12]
 80129b2:	4d0d      	ldr	r5, [pc, #52]	; (80129e8 <generate_type_name+0x4c>)
 80129b4:	6842      	ldr	r2, [r0, #4]
 80129b6:	4608      	mov	r0, r1
 80129b8:	490c      	ldr	r1, [pc, #48]	; (80129ec <generate_type_name+0x50>)
 80129ba:	9204      	str	r2, [sp, #16]
 80129bc:	9105      	str	r1, [sp, #20]
 80129be:	9102      	str	r1, [sp, #8]
 80129c0:	4621      	mov	r1, r4
 80129c2:	4a0b      	ldr	r2, [pc, #44]	; (80129f0 <generate_type_name+0x54>)
 80129c4:	9501      	str	r5, [sp, #4]
 80129c6:	f008 fe01 	bl	801b5cc <sniprintf>
 80129ca:	2800      	cmp	r0, #0
 80129cc:	bfa8      	it	ge
 80129ce:	4284      	cmpge	r4, r0
 80129d0:	bfcc      	ite	gt
 80129d2:	2001      	movgt	r0, #1
 80129d4:	2000      	movle	r0, #0
 80129d6:	b007      	add	sp, #28
 80129d8:	bd30      	pop	{r4, r5, pc}
 80129da:	4b06      	ldr	r3, [pc, #24]	; (80129f4 <generate_type_name+0x58>)
 80129dc:	4a01      	ldr	r2, [pc, #4]	; (80129e4 <generate_type_name+0x48>)
 80129de:	461d      	mov	r5, r3
 80129e0:	e7e5      	b.n	80129ae <generate_type_name+0x12>
 80129e2:	bf00      	nop
 80129e4:	0801d39c 	.word	0x0801d39c
 80129e8:	0801d3b4 	.word	0x0801d3b4
 80129ec:	0801d3b0 	.word	0x0801d3b0
 80129f0:	0801d3a0 	.word	0x0801d3a0
 80129f4:	0801d420 	.word	0x0801d420

080129f8 <generate_topic_name>:
 80129f8:	b530      	push	{r4, r5, lr}
 80129fa:	4614      	mov	r4, r2
 80129fc:	b083      	sub	sp, #12
 80129fe:	4605      	mov	r5, r0
 8012a00:	4b07      	ldr	r3, [pc, #28]	; (8012a20 <generate_topic_name+0x28>)
 8012a02:	4a08      	ldr	r2, [pc, #32]	; (8012a24 <generate_topic_name+0x2c>)
 8012a04:	4608      	mov	r0, r1
 8012a06:	9500      	str	r5, [sp, #0]
 8012a08:	4621      	mov	r1, r4
 8012a0a:	f008 fddf 	bl	801b5cc <sniprintf>
 8012a0e:	2800      	cmp	r0, #0
 8012a10:	bfa8      	it	ge
 8012a12:	4284      	cmpge	r4, r0
 8012a14:	bfcc      	ite	gt
 8012a16:	2001      	movgt	r0, #1
 8012a18:	2000      	movle	r0, #0
 8012a1a:	b003      	add	sp, #12
 8012a1c:	bd30      	pop	{r4, r5, pc}
 8012a1e:	bf00      	nop
 8012a20:	0801d3d0 	.word	0x0801d3d0
 8012a24:	0801cda4 	.word	0x0801cda4

08012a28 <is_uxrce_rmw_identifier_valid>:
 8012a28:	b510      	push	{r4, lr}
 8012a2a:	4604      	mov	r4, r0
 8012a2c:	b140      	cbz	r0, 8012a40 <is_uxrce_rmw_identifier_valid+0x18>
 8012a2e:	f006 ff17 	bl	8019860 <rmw_get_implementation_identifier>
 8012a32:	4601      	mov	r1, r0
 8012a34:	4620      	mov	r0, r4
 8012a36:	f7ed fc03 	bl	8000240 <strcmp>
 8012a3a:	fab0 f080 	clz	r0, r0
 8012a3e:	0940      	lsrs	r0, r0, #5
 8012a40:	bd10      	pop	{r4, pc}
 8012a42:	bf00      	nop

08012a44 <get_message_typesupport_handle>:
 8012a44:	6883      	ldr	r3, [r0, #8]
 8012a46:	4718      	bx	r3

08012a48 <get_message_typesupport_handle_function>:
 8012a48:	b510      	push	{r4, lr}
 8012a4a:	4604      	mov	r4, r0
 8012a4c:	6800      	ldr	r0, [r0, #0]
 8012a4e:	f7ed fbf7 	bl	8000240 <strcmp>
 8012a52:	2800      	cmp	r0, #0
 8012a54:	bf0c      	ite	eq
 8012a56:	4620      	moveq	r0, r4
 8012a58:	2000      	movne	r0, #0
 8012a5a:	bd10      	pop	{r4, pc}

08012a5c <get_service_typesupport_handle>:
 8012a5c:	6883      	ldr	r3, [r0, #8]
 8012a5e:	4718      	bx	r3

08012a60 <get_service_typesupport_handle_function>:
 8012a60:	b510      	push	{r4, lr}
 8012a62:	4604      	mov	r4, r0
 8012a64:	6800      	ldr	r0, [r0, #0]
 8012a66:	f7ed fbeb 	bl	8000240 <strcmp>
 8012a6a:	2800      	cmp	r0, #0
 8012a6c:	bf0c      	ite	eq
 8012a6e:	4620      	moveq	r0, r4
 8012a70:	2000      	movne	r0, #0
 8012a72:	bd10      	pop	{r4, pc}

08012a74 <rosidl_runtime_c__String__init>:
 8012a74:	b510      	push	{r4, lr}
 8012a76:	4604      	mov	r4, r0
 8012a78:	b086      	sub	sp, #24
 8012a7a:	b170      	cbz	r0, 8012a9a <rosidl_runtime_c__String__init+0x26>
 8012a7c:	a801      	add	r0, sp, #4
 8012a7e:	f7fd feef 	bl	8010860 <rcutils_get_default_allocator>
 8012a82:	9b01      	ldr	r3, [sp, #4]
 8012a84:	9905      	ldr	r1, [sp, #20]
 8012a86:	2001      	movs	r0, #1
 8012a88:	4798      	blx	r3
 8012a8a:	6020      	str	r0, [r4, #0]
 8012a8c:	b128      	cbz	r0, 8012a9a <rosidl_runtime_c__String__init+0x26>
 8012a8e:	2100      	movs	r1, #0
 8012a90:	2201      	movs	r2, #1
 8012a92:	7001      	strb	r1, [r0, #0]
 8012a94:	4610      	mov	r0, r2
 8012a96:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8012a9a:	b006      	add	sp, #24
 8012a9c:	bd10      	pop	{r4, pc}
 8012a9e:	bf00      	nop

08012aa0 <rosidl_runtime_c__String__fini>:
 8012aa0:	b320      	cbz	r0, 8012aec <rosidl_runtime_c__String__fini+0x4c>
 8012aa2:	6803      	ldr	r3, [r0, #0]
 8012aa4:	b510      	push	{r4, lr}
 8012aa6:	4604      	mov	r4, r0
 8012aa8:	b086      	sub	sp, #24
 8012aaa:	b173      	cbz	r3, 8012aca <rosidl_runtime_c__String__fini+0x2a>
 8012aac:	6883      	ldr	r3, [r0, #8]
 8012aae:	b1f3      	cbz	r3, 8012aee <rosidl_runtime_c__String__fini+0x4e>
 8012ab0:	a801      	add	r0, sp, #4
 8012ab2:	f7fd fed5 	bl	8010860 <rcutils_get_default_allocator>
 8012ab6:	9b02      	ldr	r3, [sp, #8]
 8012ab8:	9905      	ldr	r1, [sp, #20]
 8012aba:	6820      	ldr	r0, [r4, #0]
 8012abc:	4798      	blx	r3
 8012abe:	2300      	movs	r3, #0
 8012ac0:	e9c4 3300 	strd	r3, r3, [r4]
 8012ac4:	60a3      	str	r3, [r4, #8]
 8012ac6:	b006      	add	sp, #24
 8012ac8:	bd10      	pop	{r4, pc}
 8012aca:	6843      	ldr	r3, [r0, #4]
 8012acc:	b9db      	cbnz	r3, 8012b06 <rosidl_runtime_c__String__fini+0x66>
 8012ace:	6883      	ldr	r3, [r0, #8]
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d0f8      	beq.n	8012ac6 <rosidl_runtime_c__String__fini+0x26>
 8012ad4:	4b12      	ldr	r3, [pc, #72]	; (8012b20 <rosidl_runtime_c__String__fini+0x80>)
 8012ad6:	2251      	movs	r2, #81	; 0x51
 8012ad8:	2101      	movs	r1, #1
 8012ada:	4812      	ldr	r0, [pc, #72]	; (8012b24 <rosidl_runtime_c__String__fini+0x84>)
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	68db      	ldr	r3, [r3, #12]
 8012ae0:	f008 fc4a 	bl	801b378 <fwrite>
 8012ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ae8:	f008 f902 	bl	801acf0 <exit>
 8012aec:	4770      	bx	lr
 8012aee:	4b0c      	ldr	r3, [pc, #48]	; (8012b20 <rosidl_runtime_c__String__fini+0x80>)
 8012af0:	224c      	movs	r2, #76	; 0x4c
 8012af2:	2101      	movs	r1, #1
 8012af4:	480c      	ldr	r0, [pc, #48]	; (8012b28 <rosidl_runtime_c__String__fini+0x88>)
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	68db      	ldr	r3, [r3, #12]
 8012afa:	f008 fc3d 	bl	801b378 <fwrite>
 8012afe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012b02:	f008 f8f5 	bl	801acf0 <exit>
 8012b06:	4b06      	ldr	r3, [pc, #24]	; (8012b20 <rosidl_runtime_c__String__fini+0x80>)
 8012b08:	224e      	movs	r2, #78	; 0x4e
 8012b0a:	2101      	movs	r1, #1
 8012b0c:	4807      	ldr	r0, [pc, #28]	; (8012b2c <rosidl_runtime_c__String__fini+0x8c>)
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	68db      	ldr	r3, [r3, #12]
 8012b12:	f008 fc31 	bl	801b378 <fwrite>
 8012b16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012b1a:	f008 f8e9 	bl	801acf0 <exit>
 8012b1e:	bf00      	nop
 8012b20:	200003dc 	.word	0x200003dc
 8012b24:	0801d474 	.word	0x0801d474
 8012b28:	0801d3d4 	.word	0x0801d3d4
 8012b2c:	0801d424 	.word	0x0801d424

08012b30 <rosidl_runtime_c__String__assignn>:
 8012b30:	2900      	cmp	r1, #0
 8012b32:	bf18      	it	ne
 8012b34:	f1b2 3fff 	cmpne.w	r2, #4294967295	; 0xffffffff
 8012b38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012b3c:	bf0c      	ite	eq
 8012b3e:	2401      	moveq	r4, #1
 8012b40:	2400      	movne	r4, #0
 8012b42:	b087      	sub	sp, #28
 8012b44:	2800      	cmp	r0, #0
 8012b46:	bf08      	it	eq
 8012b48:	f044 0401 	orreq.w	r4, r4, #1
 8012b4c:	b124      	cbz	r4, 8012b58 <rosidl_runtime_c__String__assignn+0x28>
 8012b4e:	2400      	movs	r4, #0
 8012b50:	4620      	mov	r0, r4
 8012b52:	b007      	add	sp, #28
 8012b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b58:	4616      	mov	r6, r2
 8012b5a:	4605      	mov	r5, r0
 8012b5c:	a801      	add	r0, sp, #4
 8012b5e:	460f      	mov	r7, r1
 8012b60:	f106 0901 	add.w	r9, r6, #1
 8012b64:	f7fd fe7c 	bl	8010860 <rcutils_get_default_allocator>
 8012b68:	9b03      	ldr	r3, [sp, #12]
 8012b6a:	9a05      	ldr	r2, [sp, #20]
 8012b6c:	4649      	mov	r1, r9
 8012b6e:	6828      	ldr	r0, [r5, #0]
 8012b70:	4798      	blx	r3
 8012b72:	4680      	mov	r8, r0
 8012b74:	2800      	cmp	r0, #0
 8012b76:	d0eb      	beq.n	8012b50 <rosidl_runtime_c__String__assignn+0x20>
 8012b78:	4639      	mov	r1, r7
 8012b7a:	4632      	mov	r2, r6
 8012b7c:	f008 ff5f 	bl	801ba3e <memcpy>
 8012b80:	f808 4006 	strb.w	r4, [r8, r6]
 8012b84:	2401      	movs	r4, #1
 8012b86:	f8c5 9008 	str.w	r9, [r5, #8]
 8012b8a:	4620      	mov	r0, r4
 8012b8c:	e9c5 8600 	strd	r8, r6, [r5]
 8012b90:	b007      	add	sp, #28
 8012b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b96:	bf00      	nop

08012b98 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8012b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b9c:	6805      	ldr	r5, [r0, #0]
 8012b9e:	4604      	mov	r4, r0
 8012ba0:	460e      	mov	r6, r1
 8012ba2:	4628      	mov	r0, r5
 8012ba4:	f7ed fb4c 	bl	8000240 <strcmp>
 8012ba8:	b1c8      	cbz	r0, 8012bde <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8012baa:	4b11      	ldr	r3, [pc, #68]	; (8012bf0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	429d      	cmp	r5, r3
 8012bb0:	d112      	bne.n	8012bd8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8012bb2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8012bb6:	f8d8 4000 	ldr.w	r4, [r8]
 8012bba:	b16c      	cbz	r4, 8012bd8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8012bbc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8012bc0:	2700      	movs	r7, #0
 8012bc2:	3d04      	subs	r5, #4
 8012bc4:	4631      	mov	r1, r6
 8012bc6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8012bca:	f7ed fb39 	bl	8000240 <strcmp>
 8012bce:	00bb      	lsls	r3, r7, #2
 8012bd0:	b140      	cbz	r0, 8012be4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8012bd2:	3701      	adds	r7, #1
 8012bd4:	42bc      	cmp	r4, r7
 8012bd6:	d1f5      	bne.n	8012bc4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8012bd8:	2000      	movs	r0, #0
 8012bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bde:	4620      	mov	r0, r4
 8012be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012be4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012be8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bec:	58d3      	ldr	r3, [r2, r3]
 8012bee:	4718      	bx	r3
 8012bf0:	200002f8 	.word	0x200002f8

08012bf4 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 8012bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bf8:	6805      	ldr	r5, [r0, #0]
 8012bfa:	4604      	mov	r4, r0
 8012bfc:	460e      	mov	r6, r1
 8012bfe:	4628      	mov	r0, r5
 8012c00:	f7ed fb1e 	bl	8000240 <strcmp>
 8012c04:	b1c8      	cbz	r0, 8012c3a <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 8012c06:	4b11      	ldr	r3, [pc, #68]	; (8012c4c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	429d      	cmp	r5, r3
 8012c0c:	d112      	bne.n	8012c34 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8012c0e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8012c12:	f8d8 4000 	ldr.w	r4, [r8]
 8012c16:	b16c      	cbz	r4, 8012c34 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8012c18:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8012c1c:	2700      	movs	r7, #0
 8012c1e:	3d04      	subs	r5, #4
 8012c20:	4631      	mov	r1, r6
 8012c22:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8012c26:	f7ed fb0b 	bl	8000240 <strcmp>
 8012c2a:	00bb      	lsls	r3, r7, #2
 8012c2c:	b140      	cbz	r0, 8012c40 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 8012c2e:	3701      	adds	r7, #1
 8012c30:	42bc      	cmp	r4, r7
 8012c32:	d1f5      	bne.n	8012c20 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 8012c34:	2000      	movs	r0, #0
 8012c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c40:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012c44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c48:	58d3      	ldr	r3, [r2, r3]
 8012c4a:	4718      	bx	r3
 8012c4c:	200002f8 	.word	0x200002f8

08012c50 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012c50:	4b04      	ldr	r3, [pc, #16]	; (8012c64 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c52:	681a      	ldr	r2, [r3, #0]
 8012c54:	b10a      	cbz	r2, 8012c5a <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8012c56:	4803      	ldr	r0, [pc, #12]	; (8012c64 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c58:	4770      	bx	lr
 8012c5a:	4a03      	ldr	r2, [pc, #12]	; (8012c68 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8012c5c:	4801      	ldr	r0, [pc, #4]	; (8012c64 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c5e:	6812      	ldr	r2, [r2, #0]
 8012c60:	601a      	str	r2, [r3, #0]
 8012c62:	4770      	bx	lr
 8012c64:	20000308 	.word	0x20000308
 8012c68:	200002f8 	.word	0x200002f8

08012c6c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012c6c:	4a02      	ldr	r2, [pc, #8]	; (8012c78 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xc>)
 8012c6e:	4b03      	ldr	r3, [pc, #12]	; (8012c7c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x10>)
 8012c70:	6812      	ldr	r2, [r2, #0]
 8012c72:	601a      	str	r2, [r3, #0]
 8012c74:	4770      	bx	lr
 8012c76:	bf00      	nop
 8012c78:	200002f8 	.word	0x200002f8
 8012c7c:	20000308 	.word	0x20000308

08012c80 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_init_function>:
 8012c80:	f007 b820 	b.w	8019cc4 <std_msgs__msg__String__init>

08012c84 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_fini_function>:
 8012c84:	f007 b830 	b.w	8019ce8 <std_msgs__msg__String__fini>

08012c88 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012c88:	4b04      	ldr	r3, [pc, #16]	; (8012c9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c8a:	681a      	ldr	r2, [r3, #0]
 8012c8c:	b10a      	cbz	r2, 8012c92 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8012c8e:	4803      	ldr	r0, [pc, #12]	; (8012c9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c90:	4770      	bx	lr
 8012c92:	4a03      	ldr	r2, [pc, #12]	; (8012ca0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8012c94:	4801      	ldr	r0, [pc, #4]	; (8012c9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012c96:	6812      	ldr	r2, [r2, #0]
 8012c98:	601a      	str	r2, [r3, #0]
 8012c9a:	4770      	bx	lr
 8012c9c:	20000350 	.word	0x20000350
 8012ca0:	200002fc 	.word	0x200002fc

08012ca4 <_String__max_serialized_size>:
 8012ca4:	2000      	movs	r0, #0
 8012ca6:	4770      	bx	lr

08012ca8 <_String__cdr_serialize>:
 8012ca8:	b1c8      	cbz	r0, 8012cde <_String__cdr_serialize+0x36>
 8012caa:	b570      	push	{r4, r5, r6, lr}
 8012cac:	6806      	ldr	r6, [r0, #0]
 8012cae:	4604      	mov	r4, r0
 8012cb0:	460d      	mov	r5, r1
 8012cb2:	b15e      	cbz	r6, 8012ccc <_String__cdr_serialize+0x24>
 8012cb4:	4630      	mov	r0, r6
 8012cb6:	f7ed facd 	bl	8000254 <strlen>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	1c42      	adds	r2, r0, #1
 8012cbe:	4631      	mov	r1, r6
 8012cc0:	4628      	mov	r0, r5
 8012cc2:	6063      	str	r3, [r4, #4]
 8012cc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012cc8:	f7fb bf76 	b.w	800ebb8 <ucdr_serialize_sequence_char>
 8012ccc:	4633      	mov	r3, r6
 8012cce:	4632      	mov	r2, r6
 8012cd0:	4631      	mov	r1, r6
 8012cd2:	4628      	mov	r0, r5
 8012cd4:	6063      	str	r3, [r4, #4]
 8012cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012cda:	f7fb bf6d 	b.w	800ebb8 <ucdr_serialize_sequence_char>
 8012cde:	4770      	bx	lr

08012ce0 <get_serialized_size_std_msgs__msg__String>:
 8012ce0:	b510      	push	{r4, lr}
 8012ce2:	4604      	mov	r4, r0
 8012ce4:	b130      	cbz	r0, 8012cf4 <get_serialized_size_std_msgs__msg__String+0x14>
 8012ce6:	4608      	mov	r0, r1
 8012ce8:	2104      	movs	r1, #4
 8012cea:	f7fb fef5 	bl	800ead8 <ucdr_alignment>
 8012cee:	6863      	ldr	r3, [r4, #4]
 8012cf0:	3305      	adds	r3, #5
 8012cf2:	4418      	add	r0, r3
 8012cf4:	bd10      	pop	{r4, pc}
 8012cf6:	bf00      	nop

08012cf8 <_String__cdr_deserialize>:
 8012cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012cfa:	460c      	mov	r4, r1
 8012cfc:	b083      	sub	sp, #12
 8012cfe:	b1a1      	cbz	r1, 8012d2a <_String__cdr_deserialize+0x32>
 8012d00:	688f      	ldr	r7, [r1, #8]
 8012d02:	ab01      	add	r3, sp, #4
 8012d04:	6809      	ldr	r1, [r1, #0]
 8012d06:	4606      	mov	r6, r0
 8012d08:	463a      	mov	r2, r7
 8012d0a:	f7fb ff67 	bl	800ebdc <ucdr_deserialize_sequence_char>
 8012d0e:	9b01      	ldr	r3, [sp, #4]
 8012d10:	4605      	mov	r5, r0
 8012d12:	b920      	cbnz	r0, 8012d1e <_String__cdr_deserialize+0x26>
 8012d14:	429f      	cmp	r7, r3
 8012d16:	d30c      	bcc.n	8012d32 <_String__cdr_deserialize+0x3a>
 8012d18:	4628      	mov	r0, r5
 8012d1a:	b003      	add	sp, #12
 8012d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d1e:	b103      	cbz	r3, 8012d22 <_String__cdr_deserialize+0x2a>
 8012d20:	3b01      	subs	r3, #1
 8012d22:	4628      	mov	r0, r5
 8012d24:	6063      	str	r3, [r4, #4]
 8012d26:	b003      	add	sp, #12
 8012d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d2a:	460d      	mov	r5, r1
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	b003      	add	sp, #12
 8012d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d32:	2101      	movs	r1, #1
 8012d34:	4630      	mov	r0, r6
 8012d36:	75b5      	strb	r5, [r6, #22]
 8012d38:	7571      	strb	r1, [r6, #21]
 8012d3a:	6065      	str	r5, [r4, #4]
 8012d3c:	f7fb fee4 	bl	800eb08 <ucdr_align_to>
 8012d40:	4630      	mov	r0, r6
 8012d42:	9901      	ldr	r1, [sp, #4]
 8012d44:	f7fb ff18 	bl	800eb78 <ucdr_advance_buffer>
 8012d48:	4628      	mov	r0, r5
 8012d4a:	b003      	add	sp, #12
 8012d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d4e:	bf00      	nop

08012d50 <_String__get_serialized_size>:
 8012d50:	b510      	push	{r4, lr}
 8012d52:	4604      	mov	r4, r0
 8012d54:	b130      	cbz	r0, 8012d64 <_String__get_serialized_size+0x14>
 8012d56:	2104      	movs	r1, #4
 8012d58:	2000      	movs	r0, #0
 8012d5a:	f7fb febd 	bl	800ead8 <ucdr_alignment>
 8012d5e:	6863      	ldr	r3, [r4, #4]
 8012d60:	3305      	adds	r3, #5
 8012d62:	4418      	add	r0, r3
 8012d64:	bd10      	pop	{r4, pc}
 8012d66:	bf00      	nop

08012d68 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012d68:	4800      	ldr	r0, [pc, #0]	; (8012d6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String+0x4>)
 8012d6a:	4770      	bx	lr
 8012d6c:	2000035c 	.word	0x2000035c

08012d70 <custom_test_msgs__srv__AddThreeInts_Request__init>:
 8012d70:	3800      	subs	r0, #0
 8012d72:	bf18      	it	ne
 8012d74:	2001      	movne	r0, #1
 8012d76:	4770      	bx	lr

08012d78 <custom_test_msgs__srv__AddThreeInts_Request__fini>:
 8012d78:	4770      	bx	lr
 8012d7a:	bf00      	nop

08012d7c <custom_test_msgs__srv__AddThreeInts_Response__init>:
 8012d7c:	3800      	subs	r0, #0
 8012d7e:	bf18      	it	ne
 8012d80:	2001      	movne	r0, #1
 8012d82:	4770      	bx	lr

08012d84 <custom_test_msgs__srv__AddThreeInts_Response__fini>:
 8012d84:	4770      	bx	lr
 8012d86:	bf00      	nop

08012d88 <drive_msgs__msg__DiffDrive__init>:
 8012d88:	b538      	push	{r3, r4, r5, lr}
 8012d8a:	4604      	mov	r4, r0
 8012d8c:	b128      	cbz	r0, 8012d9a <drive_msgs__msg__DiffDrive__init+0x12>
 8012d8e:	f7ff fe71 	bl	8012a74 <rosidl_runtime_c__String__init>
 8012d92:	4605      	mov	r5, r0
 8012d94:	b120      	cbz	r0, 8012da0 <drive_msgs__msg__DiffDrive__init+0x18>
 8012d96:	4628      	mov	r0, r5
 8012d98:	bd38      	pop	{r3, r4, r5, pc}
 8012d9a:	4605      	mov	r5, r0
 8012d9c:	4628      	mov	r0, r5
 8012d9e:	bd38      	pop	{r3, r4, r5, pc}
 8012da0:	4620      	mov	r0, r4
 8012da2:	f7ff fe7d 	bl	8012aa0 <rosidl_runtime_c__String__fini>
 8012da6:	4628      	mov	r0, r5
 8012da8:	bd38      	pop	{r3, r4, r5, pc}
 8012daa:	bf00      	nop

08012dac <drive_msgs__msg__DiffDrive__fini>:
 8012dac:	b108      	cbz	r0, 8012db2 <drive_msgs__msg__DiffDrive__fini+0x6>
 8012dae:	f7ff be77 	b.w	8012aa0 <rosidl_runtime_c__String__fini>
 8012db2:	4770      	bx	lr

08012db4 <ucdr_serialize_endian_array_char>:
 8012db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012db8:	4619      	mov	r1, r3
 8012dba:	461f      	mov	r7, r3
 8012dbc:	4605      	mov	r5, r0
 8012dbe:	4690      	mov	r8, r2
 8012dc0:	f7fb fe32 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012dc4:	b9e0      	cbnz	r0, 8012e00 <ucdr_serialize_endian_array_char+0x4c>
 8012dc6:	463e      	mov	r6, r7
 8012dc8:	e00b      	b.n	8012de2 <ucdr_serialize_endian_array_char+0x2e>
 8012dca:	4441      	add	r1, r8
 8012dcc:	68a8      	ldr	r0, [r5, #8]
 8012dce:	4622      	mov	r2, r4
 8012dd0:	1b36      	subs	r6, r6, r4
 8012dd2:	f008 fe34 	bl	801ba3e <memcpy>
 8012dd6:	68ab      	ldr	r3, [r5, #8]
 8012dd8:	6928      	ldr	r0, [r5, #16]
 8012dda:	4423      	add	r3, r4
 8012ddc:	4420      	add	r0, r4
 8012dde:	60ab      	str	r3, [r5, #8]
 8012de0:	6128      	str	r0, [r5, #16]
 8012de2:	4631      	mov	r1, r6
 8012de4:	2201      	movs	r2, #1
 8012de6:	4628      	mov	r0, r5
 8012de8:	f7fb fea8 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012dec:	1bb9      	subs	r1, r7, r6
 8012dee:	4604      	mov	r4, r0
 8012df0:	2800      	cmp	r0, #0
 8012df2:	d1ea      	bne.n	8012dca <ucdr_serialize_endian_array_char+0x16>
 8012df4:	2301      	movs	r3, #1
 8012df6:	7da8      	ldrb	r0, [r5, #22]
 8012df8:	756b      	strb	r3, [r5, #21]
 8012dfa:	4058      	eors	r0, r3
 8012dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e00:	463a      	mov	r2, r7
 8012e02:	4641      	mov	r1, r8
 8012e04:	68a8      	ldr	r0, [r5, #8]
 8012e06:	f008 fe1a 	bl	801ba3e <memcpy>
 8012e0a:	68aa      	ldr	r2, [r5, #8]
 8012e0c:	692b      	ldr	r3, [r5, #16]
 8012e0e:	443a      	add	r2, r7
 8012e10:	443b      	add	r3, r7
 8012e12:	60aa      	str	r2, [r5, #8]
 8012e14:	612b      	str	r3, [r5, #16]
 8012e16:	e7ed      	b.n	8012df4 <ucdr_serialize_endian_array_char+0x40>

08012e18 <ucdr_deserialize_endian_array_char>:
 8012e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e1c:	4619      	mov	r1, r3
 8012e1e:	461f      	mov	r7, r3
 8012e20:	4605      	mov	r5, r0
 8012e22:	4690      	mov	r8, r2
 8012e24:	f7fb fe00 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012e28:	b9e8      	cbnz	r0, 8012e66 <ucdr_deserialize_endian_array_char+0x4e>
 8012e2a:	463e      	mov	r6, r7
 8012e2c:	e00c      	b.n	8012e48 <ucdr_deserialize_endian_array_char+0x30>
 8012e2e:	eb08 0003 	add.w	r0, r8, r3
 8012e32:	68a9      	ldr	r1, [r5, #8]
 8012e34:	4622      	mov	r2, r4
 8012e36:	1b36      	subs	r6, r6, r4
 8012e38:	f008 fe01 	bl	801ba3e <memcpy>
 8012e3c:	68ab      	ldr	r3, [r5, #8]
 8012e3e:	6928      	ldr	r0, [r5, #16]
 8012e40:	4423      	add	r3, r4
 8012e42:	4420      	add	r0, r4
 8012e44:	60ab      	str	r3, [r5, #8]
 8012e46:	6128      	str	r0, [r5, #16]
 8012e48:	4631      	mov	r1, r6
 8012e4a:	2201      	movs	r2, #1
 8012e4c:	4628      	mov	r0, r5
 8012e4e:	f7fb fe75 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012e52:	1bbb      	subs	r3, r7, r6
 8012e54:	4604      	mov	r4, r0
 8012e56:	2800      	cmp	r0, #0
 8012e58:	d1e9      	bne.n	8012e2e <ucdr_deserialize_endian_array_char+0x16>
 8012e5a:	2301      	movs	r3, #1
 8012e5c:	7da8      	ldrb	r0, [r5, #22]
 8012e5e:	756b      	strb	r3, [r5, #21]
 8012e60:	4058      	eors	r0, r3
 8012e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e66:	463a      	mov	r2, r7
 8012e68:	68a9      	ldr	r1, [r5, #8]
 8012e6a:	4640      	mov	r0, r8
 8012e6c:	f008 fde7 	bl	801ba3e <memcpy>
 8012e70:	68aa      	ldr	r2, [r5, #8]
 8012e72:	692b      	ldr	r3, [r5, #16]
 8012e74:	443a      	add	r2, r7
 8012e76:	443b      	add	r3, r7
 8012e78:	60aa      	str	r2, [r5, #8]
 8012e7a:	612b      	str	r3, [r5, #16]
 8012e7c:	e7ed      	b.n	8012e5a <ucdr_deserialize_endian_array_char+0x42>
 8012e7e:	bf00      	nop

08012e80 <ucdr_serialize_array_uint8_t>:
 8012e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e84:	4688      	mov	r8, r1
 8012e86:	4611      	mov	r1, r2
 8012e88:	4617      	mov	r7, r2
 8012e8a:	4605      	mov	r5, r0
 8012e8c:	f7fb fdcc 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012e90:	b9e0      	cbnz	r0, 8012ecc <ucdr_serialize_array_uint8_t+0x4c>
 8012e92:	463e      	mov	r6, r7
 8012e94:	e00b      	b.n	8012eae <ucdr_serialize_array_uint8_t+0x2e>
 8012e96:	4441      	add	r1, r8
 8012e98:	68a8      	ldr	r0, [r5, #8]
 8012e9a:	4622      	mov	r2, r4
 8012e9c:	1b36      	subs	r6, r6, r4
 8012e9e:	f008 fdce 	bl	801ba3e <memcpy>
 8012ea2:	68ab      	ldr	r3, [r5, #8]
 8012ea4:	6928      	ldr	r0, [r5, #16]
 8012ea6:	4423      	add	r3, r4
 8012ea8:	4420      	add	r0, r4
 8012eaa:	60ab      	str	r3, [r5, #8]
 8012eac:	6128      	str	r0, [r5, #16]
 8012eae:	4631      	mov	r1, r6
 8012eb0:	2201      	movs	r2, #1
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	f7fb fe42 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012eb8:	1bb9      	subs	r1, r7, r6
 8012eba:	4604      	mov	r4, r0
 8012ebc:	2800      	cmp	r0, #0
 8012ebe:	d1ea      	bne.n	8012e96 <ucdr_serialize_array_uint8_t+0x16>
 8012ec0:	2301      	movs	r3, #1
 8012ec2:	7da8      	ldrb	r0, [r5, #22]
 8012ec4:	756b      	strb	r3, [r5, #21]
 8012ec6:	4058      	eors	r0, r3
 8012ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ecc:	463a      	mov	r2, r7
 8012ece:	4641      	mov	r1, r8
 8012ed0:	68a8      	ldr	r0, [r5, #8]
 8012ed2:	f008 fdb4 	bl	801ba3e <memcpy>
 8012ed6:	68aa      	ldr	r2, [r5, #8]
 8012ed8:	692b      	ldr	r3, [r5, #16]
 8012eda:	443a      	add	r2, r7
 8012edc:	443b      	add	r3, r7
 8012ede:	60aa      	str	r2, [r5, #8]
 8012ee0:	612b      	str	r3, [r5, #16]
 8012ee2:	e7ed      	b.n	8012ec0 <ucdr_serialize_array_uint8_t+0x40>

08012ee4 <ucdr_serialize_endian_array_uint8_t>:
 8012ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ee8:	4619      	mov	r1, r3
 8012eea:	461f      	mov	r7, r3
 8012eec:	4605      	mov	r5, r0
 8012eee:	4690      	mov	r8, r2
 8012ef0:	f7fb fd9a 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012ef4:	b9e0      	cbnz	r0, 8012f30 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8012ef6:	463e      	mov	r6, r7
 8012ef8:	e00b      	b.n	8012f12 <ucdr_serialize_endian_array_uint8_t+0x2e>
 8012efa:	4441      	add	r1, r8
 8012efc:	68a8      	ldr	r0, [r5, #8]
 8012efe:	4622      	mov	r2, r4
 8012f00:	1b36      	subs	r6, r6, r4
 8012f02:	f008 fd9c 	bl	801ba3e <memcpy>
 8012f06:	68ab      	ldr	r3, [r5, #8]
 8012f08:	6928      	ldr	r0, [r5, #16]
 8012f0a:	4423      	add	r3, r4
 8012f0c:	4420      	add	r0, r4
 8012f0e:	60ab      	str	r3, [r5, #8]
 8012f10:	6128      	str	r0, [r5, #16]
 8012f12:	4631      	mov	r1, r6
 8012f14:	2201      	movs	r2, #1
 8012f16:	4628      	mov	r0, r5
 8012f18:	f7fb fe10 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012f1c:	1bb9      	subs	r1, r7, r6
 8012f1e:	4604      	mov	r4, r0
 8012f20:	2800      	cmp	r0, #0
 8012f22:	d1ea      	bne.n	8012efa <ucdr_serialize_endian_array_uint8_t+0x16>
 8012f24:	2301      	movs	r3, #1
 8012f26:	7da8      	ldrb	r0, [r5, #22]
 8012f28:	756b      	strb	r3, [r5, #21]
 8012f2a:	4058      	eors	r0, r3
 8012f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f30:	463a      	mov	r2, r7
 8012f32:	4641      	mov	r1, r8
 8012f34:	68a8      	ldr	r0, [r5, #8]
 8012f36:	f008 fd82 	bl	801ba3e <memcpy>
 8012f3a:	68aa      	ldr	r2, [r5, #8]
 8012f3c:	692b      	ldr	r3, [r5, #16]
 8012f3e:	443a      	add	r2, r7
 8012f40:	443b      	add	r3, r7
 8012f42:	60aa      	str	r2, [r5, #8]
 8012f44:	612b      	str	r3, [r5, #16]
 8012f46:	e7ed      	b.n	8012f24 <ucdr_serialize_endian_array_uint8_t+0x40>

08012f48 <ucdr_deserialize_array_uint8_t>:
 8012f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f4c:	4688      	mov	r8, r1
 8012f4e:	4611      	mov	r1, r2
 8012f50:	4617      	mov	r7, r2
 8012f52:	4605      	mov	r5, r0
 8012f54:	f7fb fd68 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012f58:	b9e8      	cbnz	r0, 8012f96 <ucdr_deserialize_array_uint8_t+0x4e>
 8012f5a:	463e      	mov	r6, r7
 8012f5c:	e00c      	b.n	8012f78 <ucdr_deserialize_array_uint8_t+0x30>
 8012f5e:	eb08 0003 	add.w	r0, r8, r3
 8012f62:	68a9      	ldr	r1, [r5, #8]
 8012f64:	4622      	mov	r2, r4
 8012f66:	1b36      	subs	r6, r6, r4
 8012f68:	f008 fd69 	bl	801ba3e <memcpy>
 8012f6c:	68ab      	ldr	r3, [r5, #8]
 8012f6e:	6928      	ldr	r0, [r5, #16]
 8012f70:	4423      	add	r3, r4
 8012f72:	4420      	add	r0, r4
 8012f74:	60ab      	str	r3, [r5, #8]
 8012f76:	6128      	str	r0, [r5, #16]
 8012f78:	4631      	mov	r1, r6
 8012f7a:	2201      	movs	r2, #1
 8012f7c:	4628      	mov	r0, r5
 8012f7e:	f7fb fddd 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012f82:	1bbb      	subs	r3, r7, r6
 8012f84:	4604      	mov	r4, r0
 8012f86:	2800      	cmp	r0, #0
 8012f88:	d1e9      	bne.n	8012f5e <ucdr_deserialize_array_uint8_t+0x16>
 8012f8a:	2301      	movs	r3, #1
 8012f8c:	7da8      	ldrb	r0, [r5, #22]
 8012f8e:	756b      	strb	r3, [r5, #21]
 8012f90:	4058      	eors	r0, r3
 8012f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f96:	463a      	mov	r2, r7
 8012f98:	68a9      	ldr	r1, [r5, #8]
 8012f9a:	4640      	mov	r0, r8
 8012f9c:	f008 fd4f 	bl	801ba3e <memcpy>
 8012fa0:	68aa      	ldr	r2, [r5, #8]
 8012fa2:	692b      	ldr	r3, [r5, #16]
 8012fa4:	443a      	add	r2, r7
 8012fa6:	443b      	add	r3, r7
 8012fa8:	60aa      	str	r2, [r5, #8]
 8012faa:	612b      	str	r3, [r5, #16]
 8012fac:	e7ed      	b.n	8012f8a <ucdr_deserialize_array_uint8_t+0x42>
 8012fae:	bf00      	nop

08012fb0 <ucdr_deserialize_endian_array_uint8_t>:
 8012fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fb4:	4619      	mov	r1, r3
 8012fb6:	461f      	mov	r7, r3
 8012fb8:	4605      	mov	r5, r0
 8012fba:	4690      	mov	r8, r2
 8012fbc:	f7fb fd34 	bl	800ea28 <ucdr_check_buffer_available_for>
 8012fc0:	b9e8      	cbnz	r0, 8012ffe <ucdr_deserialize_endian_array_uint8_t+0x4e>
 8012fc2:	463e      	mov	r6, r7
 8012fc4:	e00c      	b.n	8012fe0 <ucdr_deserialize_endian_array_uint8_t+0x30>
 8012fc6:	eb08 0003 	add.w	r0, r8, r3
 8012fca:	68a9      	ldr	r1, [r5, #8]
 8012fcc:	4622      	mov	r2, r4
 8012fce:	1b36      	subs	r6, r6, r4
 8012fd0:	f008 fd35 	bl	801ba3e <memcpy>
 8012fd4:	68ab      	ldr	r3, [r5, #8]
 8012fd6:	6928      	ldr	r0, [r5, #16]
 8012fd8:	4423      	add	r3, r4
 8012fda:	4420      	add	r0, r4
 8012fdc:	60ab      	str	r3, [r5, #8]
 8012fde:	6128      	str	r0, [r5, #16]
 8012fe0:	4631      	mov	r1, r6
 8012fe2:	2201      	movs	r2, #1
 8012fe4:	4628      	mov	r0, r5
 8012fe6:	f7fb fda9 	bl	800eb3c <ucdr_check_final_buffer_behavior_array>
 8012fea:	1bbb      	subs	r3, r7, r6
 8012fec:	4604      	mov	r4, r0
 8012fee:	2800      	cmp	r0, #0
 8012ff0:	d1e9      	bne.n	8012fc6 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8012ff2:	2301      	movs	r3, #1
 8012ff4:	7da8      	ldrb	r0, [r5, #22]
 8012ff6:	756b      	strb	r3, [r5, #21]
 8012ff8:	4058      	eors	r0, r3
 8012ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ffe:	463a      	mov	r2, r7
 8013000:	68a9      	ldr	r1, [r5, #8]
 8013002:	4640      	mov	r0, r8
 8013004:	f008 fd1b 	bl	801ba3e <memcpy>
 8013008:	68aa      	ldr	r2, [r5, #8]
 801300a:	692b      	ldr	r3, [r5, #16]
 801300c:	443a      	add	r2, r7
 801300e:	443b      	add	r3, r7
 8013010:	60aa      	str	r2, [r5, #8]
 8013012:	612b      	str	r3, [r5, #16]
 8013014:	e7ed      	b.n	8012ff2 <ucdr_deserialize_endian_array_uint8_t+0x42>
 8013016:	bf00      	nop

08013018 <uxr_buffer_delete_entity>:
 8013018:	b510      	push	{r4, lr}
 801301a:	2300      	movs	r3, #0
 801301c:	b08e      	sub	sp, #56	; 0x38
 801301e:	4604      	mov	r4, r0
 8013020:	9103      	str	r1, [sp, #12]
 8013022:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013026:	2303      	movs	r3, #3
 8013028:	2204      	movs	r2, #4
 801302a:	9300      	str	r3, [sp, #0]
 801302c:	ab06      	add	r3, sp, #24
 801302e:	f001 fb77 	bl	8014720 <uxr_prepare_stream_to_write_submessage>
 8013032:	b918      	cbnz	r0, 801303c <uxr_buffer_delete_entity+0x24>
 8013034:	4604      	mov	r4, r0
 8013036:	4620      	mov	r0, r4
 8013038:	b00e      	add	sp, #56	; 0x38
 801303a:	bd10      	pop	{r4, pc}
 801303c:	9902      	ldr	r1, [sp, #8]
 801303e:	aa05      	add	r2, sp, #20
 8013040:	4620      	mov	r0, r4
 8013042:	f001 fca9 	bl	8014998 <uxr_init_base_object_request>
 8013046:	4604      	mov	r4, r0
 8013048:	a905      	add	r1, sp, #20
 801304a:	a806      	add	r0, sp, #24
 801304c:	f003 fbae 	bl	80167ac <uxr_serialize_DELETE_Payload>
 8013050:	4620      	mov	r0, r4
 8013052:	b00e      	add	sp, #56	; 0x38
 8013054:	bd10      	pop	{r4, pc}
 8013056:	bf00      	nop

08013058 <uxr_common_create_entity>:
 8013058:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801305c:	b510      	push	{r4, lr}
 801305e:	f1bc 0f01 	cmp.w	ip, #1
 8013062:	b08c      	sub	sp, #48	; 0x30
 8013064:	4604      	mov	r4, r0
 8013066:	9202      	str	r2, [sp, #8]
 8013068:	bf0c      	ite	eq
 801306a:	f003 0201 	andeq.w	r2, r3, #1
 801306e:	2200      	movne	r2, #0
 8013070:	330e      	adds	r3, #14
 8013072:	9103      	str	r1, [sp, #12]
 8013074:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8013078:	441a      	add	r2, r3
 801307a:	ab04      	add	r3, sp, #16
 801307c:	9101      	str	r1, [sp, #4]
 801307e:	2101      	movs	r1, #1
 8013080:	b292      	uxth	r2, r2
 8013082:	9100      	str	r1, [sp, #0]
 8013084:	9903      	ldr	r1, [sp, #12]
 8013086:	f001 fb4b 	bl	8014720 <uxr_prepare_stream_to_write_submessage>
 801308a:	b918      	cbnz	r0, 8013094 <uxr_common_create_entity+0x3c>
 801308c:	4604      	mov	r4, r0
 801308e:	4620      	mov	r0, r4
 8013090:	b00c      	add	sp, #48	; 0x30
 8013092:	bd10      	pop	{r4, pc}
 8013094:	9902      	ldr	r1, [sp, #8]
 8013096:	4620      	mov	r0, r4
 8013098:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801309a:	f001 fc7d 	bl	8014998 <uxr_init_base_object_request>
 801309e:	4604      	mov	r4, r0
 80130a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80130a2:	a804      	add	r0, sp, #16
 80130a4:	f003 fadc 	bl	8016660 <uxr_serialize_CREATE_Payload>
 80130a8:	4620      	mov	r0, r4
 80130aa:	b00c      	add	sp, #48	; 0x30
 80130ac:	bd10      	pop	{r4, pc}
 80130ae:	bf00      	nop

080130b0 <uxr_buffer_create_participant_bin>:
 80130b0:	b570      	push	{r4, r5, r6, lr}
 80130b2:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 80130b6:	4605      	mov	r5, r0
 80130b8:	ac11      	add	r4, sp, #68	; 0x44
 80130ba:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 80130be:	2303      	movs	r3, #3
 80130c0:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 80130c4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80130c8:	7223      	strb	r3, [r4, #8]
 80130ca:	2300      	movs	r3, #0
 80130cc:	2201      	movs	r2, #1
 80130ce:	f88d 3014 	strb.w	r3, [sp, #20]
 80130d2:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 80130d4:	7122      	strb	r2, [r4, #4]
 80130d6:	b1cb      	cbz	r3, 801310c <uxr_buffer_create_participant_bin+0x5c>
 80130d8:	f88d 201c 	strb.w	r2, [sp, #28]
 80130dc:	9308      	str	r3, [sp, #32]
 80130de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80130e2:	a915      	add	r1, sp, #84	; 0x54
 80130e4:	a809      	add	r0, sp, #36	; 0x24
 80130e6:	f7fb fcf3 	bl	800ead0 <ucdr_init_buffer>
 80130ea:	a905      	add	r1, sp, #20
 80130ec:	a809      	add	r0, sp, #36	; 0x24
 80130ee:	f002 fe6d 	bl	8015dcc <uxr_serialize_OBJK_DomainParticipant_Binary>
 80130f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80130f4:	9600      	str	r6, [sp, #0]
 80130f6:	4628      	mov	r0, r5
 80130f8:	9401      	str	r4, [sp, #4]
 80130fa:	60e3      	str	r3, [r4, #12]
 80130fc:	b29b      	uxth	r3, r3
 80130fe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013102:	f7ff ffa9 	bl	8013058 <uxr_common_create_entity>
 8013106:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 801310a:	bd70      	pop	{r4, r5, r6, pc}
 801310c:	f88d 301c 	strb.w	r3, [sp, #28]
 8013110:	e7e5      	b.n	80130de <uxr_buffer_create_participant_bin+0x2e>
 8013112:	bf00      	nop

08013114 <uxr_buffer_create_topic_bin>:
 8013114:	b570      	push	{r4, r5, r6, lr}
 8013116:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 801311a:	4605      	mov	r5, r0
 801311c:	4618      	mov	r0, r3
 801311e:	9105      	str	r1, [sp, #20]
 8013120:	a997      	add	r1, sp, #604	; 0x25c
 8013122:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8013126:	ac13      	add	r4, sp, #76	; 0x4c
 8013128:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801312c:	2302      	movs	r3, #2
 801312e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8013132:	f000 fa8d 	bl	8013650 <uxr_object_id_to_raw>
 8013136:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8013138:	f44f 7200 	mov.w	r2, #512	; 0x200
 801313c:	a917      	add	r1, sp, #92	; 0x5c
 801313e:	a80b      	add	r0, sp, #44	; 0x2c
 8013140:	9306      	str	r3, [sp, #24]
 8013142:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8013144:	930a      	str	r3, [sp, #40]	; 0x28
 8013146:	2303      	movs	r3, #3
 8013148:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 801314c:	2301      	movs	r3, #1
 801314e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013152:	2300      	movs	r3, #0
 8013154:	f88d 301c 	strb.w	r3, [sp, #28]
 8013158:	f7fb fcba 	bl	800ead0 <ucdr_init_buffer>
 801315c:	a906      	add	r1, sp, #24
 801315e:	a80b      	add	r0, sp, #44	; 0x2c
 8013160:	f002 fe56 	bl	8015e10 <uxr_serialize_OBJK_Topic_Binary>
 8013164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013166:	4628      	mov	r0, r5
 8013168:	9600      	str	r6, [sp, #0]
 801316a:	9316      	str	r3, [sp, #88]	; 0x58
 801316c:	b29b      	uxth	r3, r3
 801316e:	9401      	str	r4, [sp, #4]
 8013170:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013174:	f7ff ff70 	bl	8013058 <uxr_common_create_entity>
 8013178:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 801317c:	bd70      	pop	{r4, r5, r6, pc}
 801317e:	bf00      	nop

08013180 <uxr_buffer_create_publisher_bin>:
 8013180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013182:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8013186:	2603      	movs	r6, #3
 8013188:	4605      	mov	r5, r0
 801318a:	4618      	mov	r0, r3
 801318c:	9105      	str	r1, [sp, #20]
 801318e:	a992      	add	r1, sp, #584	; 0x248
 8013190:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 8013194:	ac0e      	add	r4, sp, #56	; 0x38
 8013196:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 801319a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801319e:	f000 fa57 	bl	8013650 <uxr_object_id_to_raw>
 80131a2:	2300      	movs	r3, #0
 80131a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80131a8:	a912      	add	r1, sp, #72	; 0x48
 80131aa:	a806      	add	r0, sp, #24
 80131ac:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80131b0:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80131b4:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 80131b8:	f7fb fc8a 	bl	800ead0 <ucdr_init_buffer>
 80131bc:	a993      	add	r1, sp, #588	; 0x24c
 80131be:	a806      	add	r0, sp, #24
 80131c0:	f002 feda 	bl	8015f78 <uxr_serialize_OBJK_Publisher_Binary>
 80131c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131c6:	4628      	mov	r0, r5
 80131c8:	9700      	str	r7, [sp, #0]
 80131ca:	9311      	str	r3, [sp, #68]	; 0x44
 80131cc:	b29b      	uxth	r3, r3
 80131ce:	9401      	str	r4, [sp, #4]
 80131d0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80131d4:	f7ff ff40 	bl	8013058 <uxr_common_create_entity>
 80131d8:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 80131dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131de:	bf00      	nop

080131e0 <uxr_buffer_create_subscriber_bin>:
 80131e0:	b570      	push	{r4, r5, r6, lr}
 80131e2:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 80131e6:	4605      	mov	r5, r0
 80131e8:	4618      	mov	r0, r3
 80131ea:	9105      	str	r1, [sp, #20]
 80131ec:	a992      	add	r1, sp, #584	; 0x248
 80131ee:	f89d 6498 	ldrb.w	r6, [sp, #1176]	; 0x498
 80131f2:	ac0e      	add	r4, sp, #56	; 0x38
 80131f4:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80131f8:	2304      	movs	r3, #4
 80131fa:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 80131fe:	f000 fa27 	bl	8013650 <uxr_object_id_to_raw>
 8013202:	2300      	movs	r3, #0
 8013204:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013208:	a912      	add	r1, sp, #72	; 0x48
 801320a:	a806      	add	r0, sp, #24
 801320c:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8013210:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8013214:	2303      	movs	r3, #3
 8013216:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 801321a:	f7fb fc59 	bl	800ead0 <ucdr_init_buffer>
 801321e:	a993      	add	r1, sp, #588	; 0x24c
 8013220:	a806      	add	r0, sp, #24
 8013222:	f002 ff59 	bl	80160d8 <uxr_serialize_OBJK_Subscriber_Binary>
 8013226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013228:	4628      	mov	r0, r5
 801322a:	9600      	str	r6, [sp, #0]
 801322c:	9311      	str	r3, [sp, #68]	; 0x44
 801322e:	b29b      	uxth	r3, r3
 8013230:	9401      	str	r4, [sp, #4]
 8013232:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013236:	f7ff ff0f 	bl	8013058 <uxr_common_create_entity>
 801323a:	f50d 6d91 	add.w	sp, sp, #1160	; 0x488
 801323e:	bd70      	pop	{r4, r5, r6, pc}

08013240 <uxr_buffer_create_datawriter_bin>:
 8013240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013244:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013248:	4606      	mov	r6, r0
 801324a:	4618      	mov	r0, r3
 801324c:	2703      	movs	r7, #3
 801324e:	ac1d      	add	r4, sp, #116	; 0x74
 8013250:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8013254:	9105      	str	r1, [sp, #20]
 8013256:	a9a1      	add	r1, sp, #644	; 0x284
 8013258:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 801325c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013260:	2305      	movs	r3, #5
 8013262:	7123      	strb	r3, [r4, #4]
 8013264:	f000 f9f4 	bl	8013650 <uxr_object_id_to_raw>
 8013268:	a90e      	add	r1, sp, #56	; 0x38
 801326a:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 801326c:	7227      	strb	r7, [r4, #8]
 801326e:	f000 f9ef 	bl	8013650 <uxr_object_id_to_raw>
 8013272:	2300      	movs	r3, #0
 8013274:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013278:	3d00      	subs	r5, #0
 801327a:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 801327e:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013282:	bf18      	it	ne
 8013284:	2501      	movne	r5, #1
 8013286:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 801328a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 801328e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013292:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013296:	2301      	movs	r3, #1
 8013298:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 801329c:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 80132a0:	bb8a      	cbnz	r2, 8013306 <uxr_buffer_create_datawriter_bin+0xc6>
 80132a2:	f04f 0e23 	mov.w	lr, #35	; 0x23
 80132a6:	f04f 0c13 	mov.w	ip, #19
 80132aa:	250b      	movs	r5, #11
 80132ac:	2221      	movs	r2, #33	; 0x21
 80132ae:	2111      	movs	r1, #17
 80132b0:	2009      	movs	r0, #9
 80132b2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80132b6:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 80132ba:	b923      	cbnz	r3, 80132c6 <uxr_buffer_create_datawriter_bin+0x86>
 80132bc:	4672      	mov	r2, lr
 80132be:	4661      	mov	r1, ip
 80132c0:	4628      	mov	r0, r5
 80132c2:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80132c6:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 80132ca:	2b01      	cmp	r3, #1
 80132cc:	d025      	beq.n	801331a <uxr_buffer_create_datawriter_bin+0xda>
 80132ce:	2b03      	cmp	r3, #3
 80132d0:	d029      	beq.n	8013326 <uxr_buffer_create_datawriter_bin+0xe6>
 80132d2:	b32b      	cbz	r3, 8013320 <uxr_buffer_create_datawriter_bin+0xe0>
 80132d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80132d8:	a921      	add	r1, sp, #132	; 0x84
 80132da:	a806      	add	r0, sp, #24
 80132dc:	f7fb fbf8 	bl	800ead0 <ucdr_init_buffer>
 80132e0:	a90e      	add	r1, sp, #56	; 0x38
 80132e2:	a806      	add	r0, sp, #24
 80132e4:	f002 ffaa 	bl	801623c <uxr_serialize_OBJK_DataWriter_Binary>
 80132e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132ea:	f8cd 8000 	str.w	r8, [sp]
 80132ee:	4630      	mov	r0, r6
 80132f0:	9401      	str	r4, [sp, #4]
 80132f2:	60e3      	str	r3, [r4, #12]
 80132f4:	b29b      	uxth	r3, r3
 80132f6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80132fa:	f7ff fead 	bl	8013058 <uxr_common_create_entity>
 80132fe:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013306:	f04f 0e22 	mov.w	lr, #34	; 0x22
 801330a:	f04f 0c12 	mov.w	ip, #18
 801330e:	250a      	movs	r5, #10
 8013310:	2220      	movs	r2, #32
 8013312:	2110      	movs	r1, #16
 8013314:	2008      	movs	r0, #8
 8013316:	2702      	movs	r7, #2
 8013318:	e7cd      	b.n	80132b6 <uxr_buffer_create_datawriter_bin+0x76>
 801331a:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 801331e:	e7d9      	b.n	80132d4 <uxr_buffer_create_datawriter_bin+0x94>
 8013320:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013324:	e7d6      	b.n	80132d4 <uxr_buffer_create_datawriter_bin+0x94>
 8013326:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801332a:	e7d3      	b.n	80132d4 <uxr_buffer_create_datawriter_bin+0x94>

0801332c <uxr_buffer_create_datareader_bin>:
 801332c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013330:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8013334:	4606      	mov	r6, r0
 8013336:	4618      	mov	r0, r3
 8013338:	2703      	movs	r7, #3
 801333a:	ac1f      	add	r4, sp, #124	; 0x7c
 801333c:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	; 0x2b0
 8013340:	9105      	str	r1, [sp, #20]
 8013342:	a9a3      	add	r1, sp, #652	; 0x28c
 8013344:	f89d 82b4 	ldrb.w	r8, [sp, #692]	; 0x2b4
 8013348:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801334c:	2306      	movs	r3, #6
 801334e:	7123      	strb	r3, [r4, #4]
 8013350:	f000 f97e 	bl	8013650 <uxr_object_id_to_raw>
 8013354:	a90e      	add	r1, sp, #56	; 0x38
 8013356:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8013358:	7227      	strb	r7, [r4, #8]
 801335a:	f000 f979 	bl	8013650 <uxr_object_id_to_raw>
 801335e:	2300      	movs	r3, #0
 8013360:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013364:	3d00      	subs	r5, #0
 8013366:	f89d 22ad 	ldrb.w	r2, [sp, #685]	; 0x2ad
 801336a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 801336e:	bf18      	it	ne
 8013370:	2501      	movne	r5, #1
 8013372:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013376:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 801337a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 801337e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013382:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013386:	2301      	movs	r3, #1
 8013388:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 801338c:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8013390:	bb8a      	cbnz	r2, 80133f6 <uxr_buffer_create_datareader_bin+0xca>
 8013392:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8013396:	f04f 0c13 	mov.w	ip, #19
 801339a:	250b      	movs	r5, #11
 801339c:	2221      	movs	r2, #33	; 0x21
 801339e:	2111      	movs	r1, #17
 80133a0:	2009      	movs	r0, #9
 80133a2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80133a6:	f89d 32ae 	ldrb.w	r3, [sp, #686]	; 0x2ae
 80133aa:	b923      	cbnz	r3, 80133b6 <uxr_buffer_create_datareader_bin+0x8a>
 80133ac:	4672      	mov	r2, lr
 80133ae:	4661      	mov	r1, ip
 80133b0:	4628      	mov	r0, r5
 80133b2:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80133b6:	f89d 32ac 	ldrb.w	r3, [sp, #684]	; 0x2ac
 80133ba:	2b01      	cmp	r3, #1
 80133bc:	d025      	beq.n	801340a <uxr_buffer_create_datareader_bin+0xde>
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d029      	beq.n	8013416 <uxr_buffer_create_datareader_bin+0xea>
 80133c2:	b32b      	cbz	r3, 8013410 <uxr_buffer_create_datareader_bin+0xe4>
 80133c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80133c8:	a923      	add	r1, sp, #140	; 0x8c
 80133ca:	a806      	add	r0, sp, #24
 80133cc:	f7fb fb80 	bl	800ead0 <ucdr_init_buffer>
 80133d0:	a90e      	add	r1, sp, #56	; 0x38
 80133d2:	a806      	add	r0, sp, #24
 80133d4:	f002 fef6 	bl	80161c4 <uxr_serialize_OBJK_DataReader_Binary>
 80133d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133da:	f8cd 8000 	str.w	r8, [sp]
 80133de:	4630      	mov	r0, r6
 80133e0:	9401      	str	r4, [sp, #4]
 80133e2:	60e3      	str	r3, [r4, #12]
 80133e4:	b29b      	uxth	r3, r3
 80133e6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80133ea:	f7ff fe35 	bl	8013058 <uxr_common_create_entity>
 80133ee:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 80133f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133f6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80133fa:	f04f 0c12 	mov.w	ip, #18
 80133fe:	250a      	movs	r5, #10
 8013400:	2220      	movs	r2, #32
 8013402:	2110      	movs	r1, #16
 8013404:	2008      	movs	r0, #8
 8013406:	2702      	movs	r7, #2
 8013408:	e7cd      	b.n	80133a6 <uxr_buffer_create_datareader_bin+0x7a>
 801340a:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 801340e:	e7d9      	b.n	80133c4 <uxr_buffer_create_datareader_bin+0x98>
 8013410:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013414:	e7d6      	b.n	80133c4 <uxr_buffer_create_datareader_bin+0x98>
 8013416:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801341a:	e7d3      	b.n	80133c4 <uxr_buffer_create_datareader_bin+0x98>

0801341c <uxr_buffer_create_replier_bin>:
 801341c:	b570      	push	{r4, r5, r6, lr}
 801341e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8013422:	4605      	mov	r5, r0
 8013424:	4618      	mov	r0, r3
 8013426:	9105      	str	r1, [sp, #20]
 8013428:	a999      	add	r1, sp, #612	; 0x264
 801342a:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 801342e:	ac15      	add	r4, sp, #84	; 0x54
 8013430:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013434:	2308      	movs	r3, #8
 8013436:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 801343a:	f000 f909 	bl	8013650 <uxr_object_id_to_raw>
 801343e:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 8013440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013444:	a919      	add	r1, sp, #100	; 0x64
 8013446:	a80d      	add	r0, sp, #52	; 0x34
 8013448:	9306      	str	r3, [sp, #24]
 801344a:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 801344c:	9307      	str	r3, [sp, #28]
 801344e:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 8013450:	9308      	str	r3, [sp, #32]
 8013452:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8013454:	930c      	str	r3, [sp, #48]	; 0x30
 8013456:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013458:	930a      	str	r3, [sp, #40]	; 0x28
 801345a:	2301      	movs	r3, #1
 801345c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8013460:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013464:	2303      	movs	r3, #3
 8013466:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 801346a:	f7fb fb31 	bl	800ead0 <ucdr_init_buffer>
 801346e:	a906      	add	r1, sp, #24
 8013470:	a80d      	add	r0, sp, #52	; 0x34
 8013472:	f002 ff0f 	bl	8016294 <uxr_serialize_OBJK_Replier_Binary>
 8013476:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013478:	4628      	mov	r0, r5
 801347a:	9600      	str	r6, [sp, #0]
 801347c:	9318      	str	r3, [sp, #96]	; 0x60
 801347e:	b29b      	uxth	r3, r3
 8013480:	9401      	str	r4, [sp, #4]
 8013482:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013486:	f7ff fde7 	bl	8013058 <uxr_common_create_entity>
 801348a:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 801348e:	bd70      	pop	{r4, r5, r6, pc}

08013490 <get_custom_error>:
 8013490:	4b01      	ldr	r3, [pc, #4]	; (8013498 <get_custom_error+0x8>)
 8013492:	7818      	ldrb	r0, [r3, #0]
 8013494:	4770      	bx	lr
 8013496:	bf00      	nop
 8013498:	20011454 	.word	0x20011454

0801349c <recv_custom_msg>:
 801349c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a0:	4693      	mov	fp, r2
 80134a2:	b089      	sub	sp, #36	; 0x24
 80134a4:	2200      	movs	r2, #0
 80134a6:	4604      	mov	r4, r0
 80134a8:	468a      	mov	sl, r1
 80134aa:	9305      	str	r3, [sp, #20]
 80134ac:	f88d 201e 	strb.w	r2, [sp, #30]
 80134b0:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 80134b4:	b322      	cbz	r2, 8013500 <recv_custom_msg+0x64>
 80134b6:	f200 2902 	addw	r9, r0, #514	; 0x202
 80134ba:	f10d 081f 	add.w	r8, sp, #31
 80134be:	af05      	add	r7, sp, #20
 80134c0:	f10d 061e 	add.w	r6, sp, #30
 80134c4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80134c8:	e002      	b.n	80134d0 <recv_custom_msg+0x34>
 80134ca:	9b05      	ldr	r3, [sp, #20]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	dd0f      	ble.n	80134f0 <recv_custom_msg+0x54>
 80134d0:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80134d4:	4623      	mov	r3, r4
 80134d6:	4622      	mov	r2, r4
 80134d8:	4648      	mov	r0, r9
 80134da:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80134de:	e9cd 5600 	strd	r5, r6, [sp]
 80134e2:	f001 fc6f 	bl	8014dc4 <uxr_read_framed_msg>
 80134e6:	2800      	cmp	r0, #0
 80134e8:	d0ef      	beq.n	80134ca <recv_custom_msg+0x2e>
 80134ea:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80134ee:	b1b3      	cbz	r3, 801351e <recv_custom_msg+0x82>
 80134f0:	4b0f      	ldr	r3, [pc, #60]	; (8013530 <recv_custom_msg+0x94>)
 80134f2:	2000      	movs	r0, #0
 80134f4:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80134f8:	701a      	strb	r2, [r3, #0]
 80134fa:	b009      	add	sp, #36	; 0x24
 80134fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013500:	f10d 021f 	add.w	r2, sp, #31
 8013504:	4601      	mov	r1, r0
 8013506:	9200      	str	r2, [sp, #0]
 8013508:	f44f 7200 	mov.w	r2, #512	; 0x200
 801350c:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 8013510:	47a8      	blx	r5
 8013512:	2800      	cmp	r0, #0
 8013514:	d0ec      	beq.n	80134f0 <recv_custom_msg+0x54>
 8013516:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d1e8      	bne.n	80134f0 <recv_custom_msg+0x54>
 801351e:	f8cb 0000 	str.w	r0, [fp]
 8013522:	2001      	movs	r0, #1
 8013524:	f8ca 4000 	str.w	r4, [sl]
 8013528:	b009      	add	sp, #36	; 0x24
 801352a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801352e:	bf00      	nop
 8013530:	20011454 	.word	0x20011454

08013534 <send_custom_msg>:
 8013534:	b530      	push	{r4, r5, lr}
 8013536:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801353a:	b087      	sub	sp, #28
 801353c:	4614      	mov	r4, r2
 801353e:	b995      	cbnz	r5, 8013566 <send_custom_msg+0x32>
 8013540:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8013544:	f10d 0317 	add.w	r3, sp, #23
 8013548:	47a8      	blx	r5
 801354a:	1e03      	subs	r3, r0, #0
 801354c:	bf18      	it	ne
 801354e:	2301      	movne	r3, #1
 8013550:	42a0      	cmp	r0, r4
 8013552:	bf18      	it	ne
 8013554:	2300      	movne	r3, #0
 8013556:	b91b      	cbnz	r3, 8013560 <send_custom_msg+0x2c>
 8013558:	4a0a      	ldr	r2, [pc, #40]	; (8013584 <send_custom_msg+0x50>)
 801355a:	f89d 1017 	ldrb.w	r1, [sp, #23]
 801355e:	7011      	strb	r1, [r2, #0]
 8013560:	4618      	mov	r0, r3
 8013562:	b007      	add	sp, #28
 8013564:	bd30      	pop	{r4, r5, pc}
 8013566:	460b      	mov	r3, r1
 8013568:	2200      	movs	r2, #0
 801356a:	f10d 0117 	add.w	r1, sp, #23
 801356e:	9400      	str	r4, [sp, #0]
 8013570:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8013574:	4602      	mov	r2, r0
 8013576:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 801357a:	f200 2002 	addw	r0, r0, #514	; 0x202
 801357e:	f001 fa43 	bl	8014a08 <uxr_write_framed_msg>
 8013582:	e7e2      	b.n	801354a <send_custom_msg+0x16>
 8013584:	20011454 	.word	0x20011454

08013588 <uxr_set_custom_transport_callbacks>:
 8013588:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 801358c:	9901      	ldr	r1, [sp, #4]
 801358e:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8013592:	9b00      	ldr	r3, [sp, #0]
 8013594:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 8013598:	4770      	bx	lr
 801359a:	bf00      	nop

0801359c <uxr_init_custom_transport>:
 801359c:	b538      	push	{r3, r4, r5, lr}
 801359e:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 80135a2:	b303      	cbz	r3, 80135e6 <uxr_init_custom_transport+0x4a>
 80135a4:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 80135a8:	4604      	mov	r4, r0
 80135aa:	b1e2      	cbz	r2, 80135e6 <uxr_init_custom_transport+0x4a>
 80135ac:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 80135b0:	b1ca      	cbz	r2, 80135e6 <uxr_init_custom_transport+0x4a>
 80135b2:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 80135b6:	b1b2      	cbz	r2, 80135e6 <uxr_init_custom_transport+0x4a>
 80135b8:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 80135bc:	4798      	blx	r3
 80135be:	4605      	mov	r5, r0
 80135c0:	b188      	cbz	r0, 80135e6 <uxr_init_custom_transport+0x4a>
 80135c2:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80135c6:	b98b      	cbnz	r3, 80135ec <uxr_init_custom_transport+0x50>
 80135c8:	4b0b      	ldr	r3, [pc, #44]	; (80135f8 <uxr_init_custom_transport+0x5c>)
 80135ca:	4628      	mov	r0, r5
 80135cc:	490b      	ldr	r1, [pc, #44]	; (80135fc <uxr_init_custom_transport+0x60>)
 80135ce:	4a0c      	ldr	r2, [pc, #48]	; (8013600 <uxr_init_custom_transport+0x64>)
 80135d0:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 80135d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135d8:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80135dc:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80135e0:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 80135e4:	bd38      	pop	{r3, r4, r5, pc}
 80135e6:	2500      	movs	r5, #0
 80135e8:	4628      	mov	r0, r5
 80135ea:	bd38      	pop	{r3, r4, r5, pc}
 80135ec:	2100      	movs	r1, #0
 80135ee:	f204 2002 	addw	r0, r4, #514	; 0x202
 80135f2:	f001 fa03 	bl	80149fc <uxr_init_framing_io>
 80135f6:	e7e7      	b.n	80135c8 <uxr_init_custom_transport+0x2c>
 80135f8:	0801349d 	.word	0x0801349d
 80135fc:	08013535 	.word	0x08013535
 8013600:	08013491 	.word	0x08013491

08013604 <uxr_close_custom_transport>:
 8013604:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8013608:	4718      	bx	r3
 801360a:	bf00      	nop

0801360c <uxr_object_id>:
 801360c:	b082      	sub	sp, #8
 801360e:	2300      	movs	r3, #0
 8013610:	f88d 1006 	strb.w	r1, [sp, #6]
 8013614:	f360 030f 	bfi	r3, r0, #0, #16
 8013618:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801361c:	f362 431f 	bfi	r3, r2, #16, #16
 8013620:	4618      	mov	r0, r3
 8013622:	b002      	add	sp, #8
 8013624:	4770      	bx	lr
 8013626:	bf00      	nop

08013628 <uxr_object_id_from_raw>:
 8013628:	7843      	ldrb	r3, [r0, #1]
 801362a:	b082      	sub	sp, #8
 801362c:	7801      	ldrb	r1, [r0, #0]
 801362e:	2000      	movs	r0, #0
 8013630:	091a      	lsrs	r2, r3, #4
 8013632:	f003 030f 	and.w	r3, r3, #15
 8013636:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 801363a:	f88d 3006 	strb.w	r3, [sp, #6]
 801363e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013642:	f362 000f 	bfi	r0, r2, #0, #16
 8013646:	f363 401f 	bfi	r0, r3, #16, #16
 801364a:	b002      	add	sp, #8
 801364c:	4770      	bx	lr
 801364e:	bf00      	nop

08013650 <uxr_object_id_to_raw>:
 8013650:	4602      	mov	r2, r0
 8013652:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8013656:	b082      	sub	sp, #8
 8013658:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 801365c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8013660:	f881 c000 	strb.w	ip, [r1]
 8013664:	7048      	strb	r0, [r1, #1]
 8013666:	b002      	add	sp, #8
 8013668:	4770      	bx	lr
 801366a:	bf00      	nop

0801366c <uxr_buffer_request_data>:
 801366c:	b530      	push	{r4, r5, lr}
 801366e:	b095      	sub	sp, #84	; 0x54
 8013670:	4604      	mov	r4, r0
 8013672:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8013674:	9303      	str	r3, [sp, #12]
 8013676:	2d00      	cmp	r5, #0
 8013678:	f88d 301c 	strb.w	r3, [sp, #28]
 801367c:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8013680:	f04f 0200 	mov.w	r2, #0
 8013684:	bf14      	ite	ne
 8013686:	2101      	movne	r1, #1
 8013688:	4611      	moveq	r1, r2
 801368a:	f88d 201d 	strb.w	r2, [sp, #29]
 801368e:	f88d 201e 	strb.w	r2, [sp, #30]
 8013692:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8013696:	d021      	beq.n	80136dc <uxr_buffer_request_data+0x70>
 8013698:	686b      	ldr	r3, [r5, #4]
 801369a:	2210      	movs	r2, #16
 801369c:	6829      	ldr	r1, [r5, #0]
 801369e:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80136a2:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 80136a6:	2308      	movs	r3, #8
 80136a8:	2100      	movs	r1, #0
 80136aa:	4620      	mov	r0, r4
 80136ac:	e9cd 3100 	strd	r3, r1, [sp]
 80136b0:	ab0c      	add	r3, sp, #48	; 0x30
 80136b2:	9905      	ldr	r1, [sp, #20]
 80136b4:	f001 f834 	bl	8014720 <uxr_prepare_stream_to_write_submessage>
 80136b8:	b918      	cbnz	r0, 80136c2 <uxr_buffer_request_data+0x56>
 80136ba:	4604      	mov	r4, r0
 80136bc:	4620      	mov	r0, r4
 80136be:	b015      	add	sp, #84	; 0x54
 80136c0:	bd30      	pop	{r4, r5, pc}
 80136c2:	9904      	ldr	r1, [sp, #16]
 80136c4:	aa06      	add	r2, sp, #24
 80136c6:	4620      	mov	r0, r4
 80136c8:	f001 f966 	bl	8014998 <uxr_init_base_object_request>
 80136cc:	4604      	mov	r4, r0
 80136ce:	a906      	add	r1, sp, #24
 80136d0:	a80c      	add	r0, sp, #48	; 0x30
 80136d2:	f003 f915 	bl	8016900 <uxr_serialize_READ_DATA_Payload>
 80136d6:	4620      	mov	r0, r4
 80136d8:	b015      	add	sp, #84	; 0x54
 80136da:	bd30      	pop	{r4, r5, pc}
 80136dc:	2208      	movs	r2, #8
 80136de:	e7e2      	b.n	80136a6 <uxr_buffer_request_data+0x3a>

080136e0 <uxr_buffer_cancel_data>:
 80136e0:	b510      	push	{r4, lr}
 80136e2:	2300      	movs	r3, #0
 80136e4:	b094      	sub	sp, #80	; 0x50
 80136e6:	4604      	mov	r4, r0
 80136e8:	9205      	str	r2, [sp, #20]
 80136ea:	9301      	str	r3, [sp, #4]
 80136ec:	f8ad 301c 	strh.w	r3, [sp, #28]
 80136f0:	f88d 301e 	strb.w	r3, [sp, #30]
 80136f4:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 80136f8:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80136fc:	2308      	movs	r3, #8
 80136fe:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8013702:	2201      	movs	r2, #1
 8013704:	9300      	str	r3, [sp, #0]
 8013706:	ab0c      	add	r3, sp, #48	; 0x30
 8013708:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 801370c:	2210      	movs	r2, #16
 801370e:	f001 f807 	bl	8014720 <uxr_prepare_stream_to_write_submessage>
 8013712:	b918      	cbnz	r0, 801371c <uxr_buffer_cancel_data+0x3c>
 8013714:	4604      	mov	r4, r0
 8013716:	4620      	mov	r0, r4
 8013718:	b014      	add	sp, #80	; 0x50
 801371a:	bd10      	pop	{r4, pc}
 801371c:	9905      	ldr	r1, [sp, #20]
 801371e:	aa06      	add	r2, sp, #24
 8013720:	4620      	mov	r0, r4
 8013722:	f001 f939 	bl	8014998 <uxr_init_base_object_request>
 8013726:	4604      	mov	r4, r0
 8013728:	a906      	add	r1, sp, #24
 801372a:	a80c      	add	r0, sp, #48	; 0x30
 801372c:	f003 f8e8 	bl	8016900 <uxr_serialize_READ_DATA_Payload>
 8013730:	4620      	mov	r0, r4
 8013732:	b014      	add	sp, #80	; 0x50
 8013734:	bd10      	pop	{r4, pc}
 8013736:	bf00      	nop

08013738 <read_submessage_format>:
 8013738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801373c:	b095      	sub	sp, #84	; 0x54
 801373e:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 8013742:	b113      	cbz	r3, 801374a <read_submessage_format+0x12>
 8013744:	b015      	add	sp, #84	; 0x54
 8013746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801374a:	4606      	mov	r6, r0
 801374c:	981c      	ldr	r0, [sp, #112]	; 0x70
 801374e:	460c      	mov	r4, r1
 8013750:	4615      	mov	r5, r2
 8013752:	9004      	str	r0, [sp, #16]
 8013754:	4699      	mov	r9, r3
 8013756:	981d      	ldr	r0, [sp, #116]	; 0x74
 8013758:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 801375c:	9005      	str	r0, [sp, #20]
 801375e:	a80c      	add	r0, sp, #48	; 0x30
 8013760:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8013764:	1a52      	subs	r2, r2, r1
 8013766:	f7fb f9b3 	bl	800ead0 <ucdr_init_buffer>
 801376a:	a80c      	add	r0, sp, #48	; 0x30
 801376c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8013770:	f7fb f982 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 8013774:	69e2      	ldr	r2, [r4, #28]
 8013776:	b19a      	cbz	r2, 80137a0 <read_submessage_format+0x68>
 8013778:	f1b8 0f07 	cmp.w	r8, #7
 801377c:	f882 9014 	strb.w	r9, [r2, #20]
 8013780:	d040      	beq.n	8013804 <read_submessage_format+0xcc>
 8013782:	f1b8 0f08 	cmp.w	r8, #8
 8013786:	d02e      	beq.n	80137e6 <read_submessage_format+0xae>
 8013788:	f1b8 0f06 	cmp.w	r8, #6
 801378c:	d011      	beq.n	80137b2 <read_submessage_format+0x7a>
 801378e:	2301      	movs	r3, #1
 8013790:	7513      	strb	r3, [r2, #20]
 8013792:	4629      	mov	r1, r5
 8013794:	4620      	mov	r0, r4
 8013796:	f7fb f9ef 	bl	800eb78 <ucdr_advance_buffer>
 801379a:	b015      	add	sp, #84	; 0x54
 801379c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80137a0:	f1b8 0f07 	cmp.w	r8, #7
 80137a4:	d02e      	beq.n	8013804 <read_submessage_format+0xcc>
 80137a6:	f1b8 0f08 	cmp.w	r8, #8
 80137aa:	d01c      	beq.n	80137e6 <read_submessage_format+0xae>
 80137ac:	f1b8 0f06 	cmp.w	r8, #6
 80137b0:	d1ef      	bne.n	8013792 <read_submessage_format+0x5a>
 80137b2:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 80137b6:	f1b8 0f00 	cmp.w	r8, #0
 80137ba:	d011      	beq.n	80137e0 <read_submessage_format+0xa8>
 80137bc:	ab0c      	add	r3, sp, #48	; 0x30
 80137be:	9501      	str	r5, [sp, #4]
 80137c0:	463a      	mov	r2, r7
 80137c2:	4630      	mov	r0, r6
 80137c4:	9300      	str	r3, [sp, #0]
 80137c6:	2306      	movs	r3, #6
 80137c8:	f88d 3016 	strb.w	r3, [sp, #22]
 80137cc:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80137d0:	9302      	str	r3, [sp, #8]
 80137d2:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80137d6:	47c0      	blx	r8
 80137d8:	2301      	movs	r3, #1
 80137da:	69e2      	ldr	r2, [r4, #28]
 80137dc:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80137e0:	2a00      	cmp	r2, #0
 80137e2:	d1d4      	bne.n	801378e <read_submessage_format+0x56>
 80137e4:	e7d5      	b.n	8013792 <read_submessage_format+0x5a>
 80137e6:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d0f8      	beq.n	80137e0 <read_submessage_format+0xa8>
 80137ee:	a80c      	add	r0, sp, #48	; 0x30
 80137f0:	a906      	add	r1, sp, #24
 80137f2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80137f6:	f003 f94f 	bl	8016a98 <uxr_deserialize_SampleIdentity>
 80137fa:	b9a0      	cbnz	r0, 8013826 <read_submessage_format+0xee>
 80137fc:	69e2      	ldr	r2, [r4, #28]
 80137fe:	2a00      	cmp	r2, #0
 8013800:	d1c5      	bne.n	801378e <read_submessage_format+0x56>
 8013802:	e7c6      	b.n	8013792 <read_submessage_format+0x5a>
 8013804:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 8013808:	b13b      	cbz	r3, 801381a <read_submessage_format+0xe2>
 801380a:	a906      	add	r1, sp, #24
 801380c:	a80c      	add	r0, sp, #48	; 0x30
 801380e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8013812:	f002 fe15 	bl	8016440 <uxr_deserialize_BaseObjectRequest>
 8013816:	bb60      	cbnz	r0, 8013872 <read_submessage_format+0x13a>
 8013818:	69e2      	ldr	r2, [r4, #28]
 801381a:	68a3      	ldr	r3, [r4, #8]
 801381c:	442b      	add	r3, r5
 801381e:	60a3      	str	r3, [r4, #8]
 8013820:	2a00      	cmp	r2, #0
 8013822:	d1b4      	bne.n	801378e <read_submessage_format+0x56>
 8013824:	e7b5      	b.n	8013792 <read_submessage_format+0x5a>
 8013826:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013828:	a80c      	add	r0, sp, #48	; 0x30
 801382a:	eba8 0803 	sub.w	r8, r8, r3
 801382e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8013832:	44a8      	add	r8, r5
 8013834:	1a52      	subs	r2, r2, r1
 8013836:	f7fb f94b 	bl	800ead0 <ucdr_init_buffer>
 801383a:	a80c      	add	r0, sp, #48	; 0x30
 801383c:	fa1f f888 	uxth.w	r8, r8
 8013840:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8013844:	f7fb f918 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 8013848:	ab0c      	add	r3, sp, #48	; 0x30
 801384a:	2108      	movs	r1, #8
 801384c:	f8cd 8004 	str.w	r8, [sp, #4]
 8013850:	9300      	str	r3, [sp, #0]
 8013852:	463a      	mov	r2, r7
 8013854:	f88d 1016 	strb.w	r1, [sp, #22]
 8013858:	ab06      	add	r3, sp, #24
 801385a:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 801385e:	4630      	mov	r0, r6
 8013860:	9102      	str	r1, [sp, #8]
 8013862:	9905      	ldr	r1, [sp, #20]
 8013864:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 8013868:	47b8      	blx	r7
 801386a:	2301      	movs	r3, #1
 801386c:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8013870:	e7c4      	b.n	80137fc <read_submessage_format+0xc4>
 8013872:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8013876:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013878:	a80c      	add	r0, sp, #48	; 0x30
 801387a:	1a52      	subs	r2, r2, r1
 801387c:	eba8 0803 	sub.w	r8, r8, r3
 8013880:	f7fb f926 	bl	800ead0 <ucdr_init_buffer>
 8013884:	a80c      	add	r0, sp, #48	; 0x30
 8013886:	44a8      	add	r8, r5
 8013888:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801388c:	f7fb f8f4 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 8013890:	ab0c      	add	r3, sp, #48	; 0x30
 8013892:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8013896:	fa1f f888 	uxth.w	r8, r8
 801389a:	9300      	str	r3, [sp, #0]
 801389c:	463a      	mov	r2, r7
 801389e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80138a2:	4630      	mov	r0, r6
 80138a4:	f8cd 8004 	str.w	r8, [sp, #4]
 80138a8:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80138ac:	2107      	movs	r1, #7
 80138ae:	f88d 1016 	strb.w	r1, [sp, #22]
 80138b2:	b29b      	uxth	r3, r3
 80138b4:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 80138b8:	9102      	str	r1, [sp, #8]
 80138ba:	9905      	ldr	r1, [sp, #20]
 80138bc:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 80138c0:	47b8      	blx	r7
 80138c2:	2301      	movs	r3, #1
 80138c4:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80138c8:	e7a6      	b.n	8013818 <read_submessage_format+0xe0>
 80138ca:	bf00      	nop

080138cc <on_get_fragmentation_info>:
 80138cc:	b500      	push	{lr}
 80138ce:	b08b      	sub	sp, #44	; 0x2c
 80138d0:	4601      	mov	r1, r0
 80138d2:	2204      	movs	r2, #4
 80138d4:	a802      	add	r0, sp, #8
 80138d6:	f7fb f8fb 	bl	800ead0 <ucdr_init_buffer>
 80138da:	f10d 0305 	add.w	r3, sp, #5
 80138de:	f10d 0206 	add.w	r2, sp, #6
 80138e2:	a901      	add	r1, sp, #4
 80138e4:	a802      	add	r0, sp, #8
 80138e6:	f001 fe5d 	bl	80155a4 <uxr_read_submessage_header>
 80138ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80138ee:	2b0d      	cmp	r3, #13
 80138f0:	d003      	beq.n	80138fa <on_get_fragmentation_info+0x2e>
 80138f2:	2000      	movs	r0, #0
 80138f4:	b00b      	add	sp, #44	; 0x2c
 80138f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80138fa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80138fe:	f013 0f02 	tst.w	r3, #2
 8013902:	bf14      	ite	ne
 8013904:	2002      	movne	r0, #2
 8013906:	2001      	moveq	r0, #1
 8013908:	b00b      	add	sp, #44	; 0x2c
 801390a:	f85d fb04 	ldr.w	pc, [sp], #4
 801390e:	bf00      	nop

08013910 <read_submessage_get_info>:
 8013910:	b570      	push	{r4, r5, r6, lr}
 8013912:	2500      	movs	r5, #0
 8013914:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8013918:	460e      	mov	r6, r1
 801391a:	4604      	mov	r4, r0
 801391c:	f44f 7224 	mov.w	r2, #656	; 0x290
 8013920:	4629      	mov	r1, r5
 8013922:	a810      	add	r0, sp, #64	; 0x40
 8013924:	9503      	str	r5, [sp, #12]
 8013926:	9504      	str	r5, [sp, #16]
 8013928:	f007 ffc0 	bl	801b8ac <memset>
 801392c:	a903      	add	r1, sp, #12
 801392e:	4630      	mov	r0, r6
 8013930:	f002 ff26 	bl	8016780 <uxr_deserialize_GET_INFO_Payload>
 8013934:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013938:	4620      	mov	r0, r4
 801393a:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801393e:	f001 f823 	bl	8014988 <uxr_session_header_offset>
 8013942:	462b      	mov	r3, r5
 8013944:	220c      	movs	r2, #12
 8013946:	a905      	add	r1, sp, #20
 8013948:	9000      	str	r0, [sp, #0]
 801394a:	a808      	add	r0, sp, #32
 801394c:	f7fb f8ae 	bl	800eaac <ucdr_init_buffer_origin_offset>
 8013950:	a910      	add	r1, sp, #64	; 0x40
 8013952:	a808      	add	r0, sp, #32
 8013954:	f002 ff88 	bl	8016868 <uxr_serialize_INFO_Payload>
 8013958:	9b08      	ldr	r3, [sp, #32]
 801395a:	462a      	mov	r2, r5
 801395c:	4629      	mov	r1, r5
 801395e:	4620      	mov	r0, r4
 8013960:	f000 ffbe 	bl	80148e0 <uxr_stamp_session_header>
 8013964:	a808      	add	r0, sp, #32
 8013966:	f7fb f8e1 	bl	800eb2c <ucdr_buffer_length>
 801396a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801396c:	4602      	mov	r2, r0
 801396e:	a905      	add	r1, sp, #20
 8013970:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013974:	47a0      	blx	r4
 8013976:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 801397a:	bd70      	pop	{r4, r5, r6, pc}

0801397c <write_submessage_acknack.isra.0>:
 801397c:	b570      	push	{r4, r5, r6, lr}
 801397e:	b092      	sub	sp, #72	; 0x48
 8013980:	4605      	mov	r5, r0
 8013982:	460e      	mov	r6, r1
 8013984:	4614      	mov	r4, r2
 8013986:	f000 ffff 	bl	8014988 <uxr_session_header_offset>
 801398a:	a905      	add	r1, sp, #20
 801398c:	9000      	str	r0, [sp, #0]
 801398e:	2300      	movs	r3, #0
 8013990:	a80a      	add	r0, sp, #40	; 0x28
 8013992:	2211      	movs	r2, #17
 8013994:	f7fb f88a 	bl	800eaac <ucdr_init_buffer_origin_offset>
 8013998:	2218      	movs	r2, #24
 801399a:	2300      	movs	r3, #0
 801399c:	210a      	movs	r1, #10
 801399e:	fb02 5404 	mla	r4, r2, r4, r5
 80139a2:	a80a      	add	r0, sp, #40	; 0x28
 80139a4:	2205      	movs	r2, #5
 80139a6:	3450      	adds	r4, #80	; 0x50
 80139a8:	f001 fde2 	bl	8015570 <uxr_buffer_submessage_header>
 80139ac:	a903      	add	r1, sp, #12
 80139ae:	4620      	mov	r0, r4
 80139b0:	f006 fb50 	bl	801a054 <uxr_compute_acknack>
 80139b4:	ba40      	rev16	r0, r0
 80139b6:	a903      	add	r1, sp, #12
 80139b8:	f88d 6010 	strb.w	r6, [sp, #16]
 80139bc:	f8ad 000e 	strh.w	r0, [sp, #14]
 80139c0:	a80a      	add	r0, sp, #40	; 0x28
 80139c2:	f002 ffc3 	bl	801694c <uxr_serialize_ACKNACK_Payload>
 80139c6:	2200      	movs	r2, #0
 80139c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139ca:	4628      	mov	r0, r5
 80139cc:	4611      	mov	r1, r2
 80139ce:	f000 ff87 	bl	80148e0 <uxr_stamp_session_header>
 80139d2:	a80a      	add	r0, sp, #40	; 0x28
 80139d4:	f7fb f8aa 	bl	800eb2c <ucdr_buffer_length>
 80139d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80139da:	4602      	mov	r2, r0
 80139dc:	a905      	add	r1, sp, #20
 80139de:	e9d3 0400 	ldrd	r0, r4, [r3]
 80139e2:	47a0      	blx	r4
 80139e4:	b012      	add	sp, #72	; 0x48
 80139e6:	bd70      	pop	{r4, r5, r6, pc}

080139e8 <uxr_init_session>:
 80139e8:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8013a20 <uxr_init_session+0x38>
 80139ec:	2300      	movs	r3, #0
 80139ee:	b510      	push	{r4, lr}
 80139f0:	4604      	mov	r4, r0
 80139f2:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 80139f6:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 80139fa:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 80139fe:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 8013a02:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8013a06:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8013a0a:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 8013a0e:	2181      	movs	r1, #129	; 0x81
 8013a10:	f000 feca 	bl	80147a8 <uxr_init_session_info>
 8013a14:	f104 0008 	add.w	r0, r4, #8
 8013a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a1c:	f001 bcc4 	b.w	80153a8 <uxr_init_stream_storage>
	...

08013a28 <uxr_set_status_callback>:
 8013a28:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 8013a2c:	4770      	bx	lr
 8013a2e:	bf00      	nop

08013a30 <uxr_set_topic_callback>:
 8013a30:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8013a34:	4770      	bx	lr
 8013a36:	bf00      	nop

08013a38 <uxr_set_request_callback>:
 8013a38:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 8013a3c:	4770      	bx	lr
 8013a3e:	bf00      	nop

08013a40 <uxr_set_reply_callback>:
 8013a40:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8013a44:	4770      	bx	lr
 8013a46:	bf00      	nop

08013a48 <uxr_create_output_best_effort_stream>:
 8013a48:	b510      	push	{r4, lr}
 8013a4a:	4604      	mov	r4, r0
 8013a4c:	b084      	sub	sp, #16
 8013a4e:	e9cd 2100 	strd	r2, r1, [sp]
 8013a52:	f000 ff99 	bl	8014988 <uxr_session_header_offset>
 8013a56:	4603      	mov	r3, r0
 8013a58:	f104 0008 	add.w	r0, r4, #8
 8013a5c:	e9dd 2100 	ldrd	r2, r1, [sp]
 8013a60:	b004      	add	sp, #16
 8013a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a66:	f001 bce5 	b.w	8015434 <uxr_add_output_best_effort_buffer>
 8013a6a:	bf00      	nop

08013a6c <uxr_create_output_reliable_stream>:
 8013a6c:	b530      	push	{r4, r5, lr}
 8013a6e:	b089      	sub	sp, #36	; 0x24
 8013a70:	4604      	mov	r4, r0
 8013a72:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8013a76:	9303      	str	r3, [sp, #12]
 8013a78:	f000 ff86 	bl	8014988 <uxr_session_header_offset>
 8013a7c:	4605      	mov	r5, r0
 8013a7e:	9905      	ldr	r1, [sp, #20]
 8013a80:	f104 0008 	add.w	r0, r4, #8
 8013a84:	9500      	str	r5, [sp, #0]
 8013a86:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8013a8a:	f001 fce7 	bl	801545c <uxr_add_output_reliable_buffer>
 8013a8e:	2200      	movs	r2, #0
 8013a90:	fa5f fc80 	uxtb.w	ip, r0
 8013a94:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8013a98:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8013a9c:	0e03      	lsrs	r3, r0, #24
 8013a9e:	f36c 0207 	bfi	r2, ip, #0, #8
 8013aa2:	f364 220f 	bfi	r2, r4, #8, #8
 8013aa6:	f361 4217 	bfi	r2, r1, #16, #8
 8013aaa:	f363 621f 	bfi	r2, r3, #24, #8
 8013aae:	4610      	mov	r0, r2
 8013ab0:	b009      	add	sp, #36	; 0x24
 8013ab2:	bd30      	pop	{r4, r5, pc}

08013ab4 <uxr_create_input_best_effort_stream>:
 8013ab4:	b082      	sub	sp, #8
 8013ab6:	3008      	adds	r0, #8
 8013ab8:	b002      	add	sp, #8
 8013aba:	f001 bce9 	b.w	8015490 <uxr_add_input_best_effort_buffer>
 8013abe:	bf00      	nop

08013ac0 <uxr_create_input_reliable_stream>:
 8013ac0:	b510      	push	{r4, lr}
 8013ac2:	4c0c      	ldr	r4, [pc, #48]	; (8013af4 <uxr_create_input_reliable_stream+0x34>)
 8013ac4:	b084      	sub	sp, #16
 8013ac6:	3008      	adds	r0, #8
 8013ac8:	9400      	str	r4, [sp, #0]
 8013aca:	f001 fcf7 	bl	80154bc <uxr_add_input_reliable_buffer>
 8013ace:	2200      	movs	r2, #0
 8013ad0:	fa5f fe80 	uxtb.w	lr, r0
 8013ad4:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 8013ad8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8013adc:	0e03      	lsrs	r3, r0, #24
 8013ade:	f36e 0207 	bfi	r2, lr, #0, #8
 8013ae2:	f36c 220f 	bfi	r2, ip, #8, #8
 8013ae6:	f361 4217 	bfi	r2, r1, #16, #8
 8013aea:	f363 621f 	bfi	r2, r3, #24, #8
 8013aee:	4610      	mov	r0, r2
 8013af0:	b004      	add	sp, #16
 8013af2:	bd10      	pop	{r4, pc}
 8013af4:	080138cd 	.word	0x080138cd

08013af8 <uxr_epoch_nanos>:
 8013af8:	b510      	push	{r4, lr}
 8013afa:	4604      	mov	r4, r0
 8013afc:	f001 fd9a 	bl	8015634 <uxr_nanos>
 8013b00:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8013b04:	1ac0      	subs	r0, r0, r3
 8013b06:	eb61 0102 	sbc.w	r1, r1, r2
 8013b0a:	bd10      	pop	{r4, pc}

08013b0c <uxr_flash_output_streams>:
 8013b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b10:	7e03      	ldrb	r3, [r0, #24]
 8013b12:	b084      	sub	sp, #16
 8013b14:	4604      	mov	r4, r0
 8013b16:	b1fb      	cbz	r3, 8013b58 <uxr_flash_output_streams+0x4c>
 8013b18:	f04f 0900 	mov.w	r9, #0
 8013b1c:	f10d 0802 	add.w	r8, sp, #2
 8013b20:	af03      	add	r7, sp, #12
 8013b22:	ae02      	add	r6, sp, #8
 8013b24:	4648      	mov	r0, r9
 8013b26:	2201      	movs	r2, #1
 8013b28:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8013b2c:	4611      	mov	r1, r2
 8013b2e:	3508      	adds	r5, #8
 8013b30:	f001 fbe0 	bl	80152f4 <uxr_stream_id>
 8013b34:	4684      	mov	ip, r0
 8013b36:	4643      	mov	r3, r8
 8013b38:	463a      	mov	r2, r7
 8013b3a:	4631      	mov	r1, r6
 8013b3c:	4628      	mov	r0, r5
 8013b3e:	f8cd c004 	str.w	ip, [sp, #4]
 8013b42:	f006 fb11 	bl	801a168 <uxr_prepare_best_effort_buffer_to_send>
 8013b46:	2800      	cmp	r0, #0
 8013b48:	d13d      	bne.n	8013bc6 <uxr_flash_output_streams+0xba>
 8013b4a:	f109 0901 	add.w	r9, r9, #1
 8013b4e:	7e23      	ldrb	r3, [r4, #24]
 8013b50:	fa5f f089 	uxtb.w	r0, r9
 8013b54:	4283      	cmp	r3, r0
 8013b56:	d8e6      	bhi.n	8013b26 <uxr_flash_output_streams+0x1a>
 8013b58:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8013b5c:	b383      	cbz	r3, 8013bc0 <uxr_flash_output_streams+0xb4>
 8013b5e:	f04f 0900 	mov.w	r9, #0
 8013b62:	f10d 0802 	add.w	r8, sp, #2
 8013b66:	af03      	add	r7, sp, #12
 8013b68:	ae02      	add	r6, sp, #8
 8013b6a:	4648      	mov	r0, r9
 8013b6c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8013b70:	2201      	movs	r2, #1
 8013b72:	2102      	movs	r1, #2
 8013b74:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8013b78:	f001 fbbc 	bl	80152f4 <uxr_stream_id>
 8013b7c:	9001      	str	r0, [sp, #4]
 8013b7e:	3520      	adds	r5, #32
 8013b80:	e00c      	b.n	8013b9c <uxr_flash_output_streams+0x90>
 8013b82:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013b86:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8013b8a:	9b02      	ldr	r3, [sp, #8]
 8013b8c:	f000 fea8 	bl	80148e0 <uxr_stamp_session_header>
 8013b90:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013b92:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8013b96:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8013b9a:	47d0      	blx	sl
 8013b9c:	4643      	mov	r3, r8
 8013b9e:	463a      	mov	r2, r7
 8013ba0:	4631      	mov	r1, r6
 8013ba2:	4628      	mov	r0, r5
 8013ba4:	f006 fd04 	bl	801a5b0 <uxr_prepare_next_reliable_buffer_to_send>
 8013ba8:	4603      	mov	r3, r0
 8013baa:	4620      	mov	r0, r4
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d1e8      	bne.n	8013b82 <uxr_flash_output_streams+0x76>
 8013bb0:	f109 0901 	add.w	r9, r9, #1
 8013bb4:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8013bb8:	fa5f f089 	uxtb.w	r0, r9
 8013bbc:	4283      	cmp	r3, r0
 8013bbe:	d8d5      	bhi.n	8013b6c <uxr_flash_output_streams+0x60>
 8013bc0:	b004      	add	sp, #16
 8013bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bc6:	9b02      	ldr	r3, [sp, #8]
 8013bc8:	4620      	mov	r0, r4
 8013bca:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013bce:	f109 0901 	add.w	r9, r9, #1
 8013bd2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8013bd6:	f000 fe83 	bl	80148e0 <uxr_stamp_session_header>
 8013bda:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013bdc:	9a03      	ldr	r2, [sp, #12]
 8013bde:	685d      	ldr	r5, [r3, #4]
 8013be0:	6818      	ldr	r0, [r3, #0]
 8013be2:	9902      	ldr	r1, [sp, #8]
 8013be4:	47a8      	blx	r5
 8013be6:	7e23      	ldrb	r3, [r4, #24]
 8013be8:	fa5f f089 	uxtb.w	r0, r9
 8013bec:	4283      	cmp	r3, r0
 8013bee:	d89a      	bhi.n	8013b26 <uxr_flash_output_streams+0x1a>
 8013bf0:	e7b2      	b.n	8013b58 <uxr_flash_output_streams+0x4c>
 8013bf2:	bf00      	nop

08013bf4 <read_submessage_info>:
 8013bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bf8:	460d      	mov	r5, r1
 8013bfa:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8013bfe:	4606      	mov	r6, r0
 8013c00:	4669      	mov	r1, sp
 8013c02:	4628      	mov	r0, r5
 8013c04:	f002 fcce 	bl	80165a4 <uxr_deserialize_BaseObjectReply>
 8013c08:	4604      	mov	r4, r0
 8013c0a:	a902      	add	r1, sp, #8
 8013c0c:	4628      	mov	r0, r5
 8013c0e:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8013c12:	f7f9 fc6d 	bl	800d4f0 <ucdr_deserialize_bool>
 8013c16:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8013c1a:	4004      	ands	r4, r0
 8013c1c:	b2e4      	uxtb	r4, r4
 8013c1e:	b95b      	cbnz	r3, 8013c38 <read_submessage_info+0x44>
 8013c20:	a987      	add	r1, sp, #540	; 0x21c
 8013c22:	4628      	mov	r0, r5
 8013c24:	f7f9 fc64 	bl	800d4f0 <ucdr_deserialize_bool>
 8013c28:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8013c2c:	4680      	mov	r8, r0
 8013c2e:	b94b      	cbnz	r3, 8013c44 <read_submessage_info+0x50>
 8013c30:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8013c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c38:	a903      	add	r1, sp, #12
 8013c3a:	4628      	mov	r0, r5
 8013c3c:	f002 fb5e 	bl	80162fc <uxr_deserialize_ObjectVariant>
 8013c40:	4004      	ands	r4, r0
 8013c42:	e7ed      	b.n	8013c20 <read_submessage_info+0x2c>
 8013c44:	a988      	add	r1, sp, #544	; 0x220
 8013c46:	4628      	mov	r0, r5
 8013c48:	f7f9 fc80 	bl	800d54c <ucdr_deserialize_uint8_t>
 8013c4c:	ea14 0f08 	tst.w	r4, r8
 8013c50:	d0ee      	beq.n	8013c30 <read_submessage_info+0x3c>
 8013c52:	2800      	cmp	r0, #0
 8013c54:	d0ec      	beq.n	8013c30 <read_submessage_info+0x3c>
 8013c56:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8013c5a:	2b0d      	cmp	r3, #13
 8013c5c:	d1e8      	bne.n	8013c30 <read_submessage_info+0x3c>
 8013c5e:	a98a      	add	r1, sp, #552	; 0x228
 8013c60:	4628      	mov	r0, r5
 8013c62:	f7fa fa19 	bl	800e098 <ucdr_deserialize_int16_t>
 8013c66:	b138      	cbz	r0, 8013c78 <read_submessage_info+0x84>
 8013c68:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	dd06      	ble.n	8013c7e <read_submessage_info+0x8a>
 8013c70:	2f00      	cmp	r7, #0
 8013c72:	bf14      	ite	ne
 8013c74:	2001      	movne	r0, #1
 8013c76:	2002      	moveq	r0, #2
 8013c78:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 8013c7c:	e7d8      	b.n	8013c30 <read_submessage_info+0x3c>
 8013c7e:	2000      	movs	r0, #0
 8013c80:	e7fa      	b.n	8013c78 <read_submessage_info+0x84>
 8013c82:	bf00      	nop

08013c84 <read_submessage_list>:
 8013c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c88:	4604      	mov	r4, r0
 8013c8a:	b097      	sub	sp, #92	; 0x5c
 8013c8c:	460d      	mov	r5, r1
 8013c8e:	4ec1      	ldr	r6, [pc, #772]	; (8013f94 <read_submessage_list+0x310>)
 8013c90:	9209      	str	r2, [sp, #36]	; 0x24
 8013c92:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8013c96:	aa0c      	add	r2, sp, #48	; 0x30
 8013c98:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8013c9c:	4628      	mov	r0, r5
 8013c9e:	f001 fc81 	bl	80155a4 <uxr_read_submessage_header>
 8013ca2:	2800      	cmp	r0, #0
 8013ca4:	f000 8142 	beq.w	8013f2c <read_submessage_list+0x2a8>
 8013ca8:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8013cac:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8013cb0:	3b02      	subs	r3, #2
 8013cb2:	2b0d      	cmp	r3, #13
 8013cb4:	d8ed      	bhi.n	8013c92 <read_submessage_list+0xe>
 8013cb6:	a101      	add	r1, pc, #4	; (adr r1, 8013cbc <read_submessage_list+0x38>)
 8013cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013cbc:	08013f23 	.word	0x08013f23
 8013cc0:	08013c93 	.word	0x08013c93
 8013cc4:	08013f13 	.word	0x08013f13
 8013cc8:	08013eb1 	.word	0x08013eb1
 8013ccc:	08013ea7 	.word	0x08013ea7
 8013cd0:	08013c93 	.word	0x08013c93
 8013cd4:	08013c93 	.word	0x08013c93
 8013cd8:	08013dfd 	.word	0x08013dfd
 8013cdc:	08013d8f 	.word	0x08013d8f
 8013ce0:	08013d4f 	.word	0x08013d4f
 8013ce4:	08013c93 	.word	0x08013c93
 8013ce8:	08013c93 	.word	0x08013c93
 8013cec:	08013c93 	.word	0x08013c93
 8013cf0:	08013cf5 	.word	0x08013cf5
 8013cf4:	a910      	add	r1, sp, #64	; 0x40
 8013cf6:	4628      	mov	r0, r5
 8013cf8:	f002 fe7c 	bl	80169f4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8013cfc:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 8013d00:	f1b8 0f00 	cmp.w	r8, #0
 8013d04:	f000 811a 	beq.w	8013f3c <read_submessage_list+0x2b8>
 8013d08:	f001 fc94 	bl	8015634 <uxr_nanos>
 8013d0c:	4602      	mov	r2, r0
 8013d0e:	460b      	mov	r3, r1
 8013d10:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8013d14:	2100      	movs	r1, #0
 8013d16:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013d18:	9006      	str	r0, [sp, #24]
 8013d1a:	468c      	mov	ip, r1
 8013d1c:	9815      	ldr	r0, [sp, #84]	; 0x54
 8013d1e:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8013d22:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8013d24:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8013d28:	468c      	mov	ip, r1
 8013d2a:	9811      	ldr	r0, [sp, #68]	; 0x44
 8013d2c:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8013d30:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 8013d34:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8013d38:	fbc7 0106 	smlal	r0, r1, r7, r6
 8013d3c:	e9cd 0100 	strd	r0, r1, [sp]
 8013d40:	4620      	mov	r0, r4
 8013d42:	47c0      	blx	r8
 8013d44:	f04f 0301 	mov.w	r3, #1
 8013d48:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8013d4c:	e7a1      	b.n	8013c92 <read_submessage_list+0xe>
 8013d4e:	a910      	add	r1, sp, #64	; 0x40
 8013d50:	4628      	mov	r0, r5
 8013d52:	f002 fe3b 	bl	80169cc <uxr_deserialize_HEARTBEAT_Payload>
 8013d56:	2100      	movs	r1, #0
 8013d58:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8013d5c:	f001 faf8 	bl	8015350 <uxr_stream_id_from_raw>
 8013d60:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8013d64:	900f      	str	r0, [sp, #60]	; 0x3c
 8013d66:	f104 0008 	add.w	r0, r4, #8
 8013d6a:	4641      	mov	r1, r8
 8013d6c:	f001 fbde 	bl	801552c <uxr_get_input_reliable_stream>
 8013d70:	2800      	cmp	r0, #0
 8013d72:	d08e      	beq.n	8013c92 <read_submessage_list+0xe>
 8013d74:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8013d78:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8013d7c:	f006 f95e 	bl	801a03c <uxr_process_heartbeat>
 8013d80:	4642      	mov	r2, r8
 8013d82:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8013d86:	4620      	mov	r0, r4
 8013d88:	f7ff fdf8 	bl	801397c <write_submessage_acknack.isra.0>
 8013d8c:	e781      	b.n	8013c92 <read_submessage_list+0xe>
 8013d8e:	a910      	add	r1, sp, #64	; 0x40
 8013d90:	4628      	mov	r0, r5
 8013d92:	f002 fdf3 	bl	801697c <uxr_deserialize_ACKNACK_Payload>
 8013d96:	2100      	movs	r1, #0
 8013d98:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8013d9c:	f001 fad8 	bl	8015350 <uxr_stream_id_from_raw>
 8013da0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8013da4:	900d      	str	r0, [sp, #52]	; 0x34
 8013da6:	f104 0008 	add.w	r0, r4, #8
 8013daa:	f001 fba9 	bl	8015500 <uxr_get_output_reliable_stream>
 8013dae:	4680      	mov	r8, r0
 8013db0:	2800      	cmp	r0, #0
 8013db2:	f43f af6e 	beq.w	8013c92 <read_submessage_list+0xe>
 8013db6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8013dba:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8013dbe:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8013dc2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8013dc6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8013dca:	b289      	uxth	r1, r1
 8013dcc:	f006 fc98 	bl	801a700 <uxr_process_acknack>
 8013dd0:	4640      	mov	r0, r8
 8013dd2:	f006 fc59 	bl	801a688 <uxr_begin_output_nack_buffer_it>
 8013dd6:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 8013dda:	e005      	b.n	8013de8 <read_submessage_list+0x164>
 8013ddc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013dde:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8013de2:	e9d3 0900 	ldrd	r0, r9, [r3]
 8013de6:	47c8      	blx	r9
 8013de8:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8013dec:	aa0f      	add	r2, sp, #60	; 0x3c
 8013dee:	4651      	mov	r1, sl
 8013df0:	4640      	mov	r0, r8
 8013df2:	f006 fc4b 	bl	801a68c <uxr_next_reliable_nack_buffer_to_send>
 8013df6:	2800      	cmp	r0, #0
 8013df8:	d1f0      	bne.n	8013ddc <read_submessage_list+0x158>
 8013dfa:	e74a      	b.n	8013c92 <read_submessage_list+0xe>
 8013dfc:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8013e00:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8013e04:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8013e08:	4628      	mov	r0, r5
 8013e0a:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8013e0e:	4651      	mov	r1, sl
 8013e10:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8013e14:	f1a8 0804 	sub.w	r8, r8, #4
 8013e18:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8013e1c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8013e20:	fa1f f888 	uxth.w	r8, r8
 8013e24:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8013e28:	f009 090e 	and.w	r9, r9, #14
 8013e2c:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8013e30:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8013e34:	f002 fb04 	bl	8016440 <uxr_deserialize_BaseObjectRequest>
 8013e38:	4650      	mov	r0, sl
 8013e3a:	a90f      	add	r1, sp, #60	; 0x3c
 8013e3c:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8013e40:	f000 fdca 	bl	80149d8 <uxr_parse_base_object_request>
 8013e44:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013e46:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8013e4a:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8013e4e:	9110      	str	r1, [sp, #64]	; 0x40
 8013e50:	f1bb 0f00 	cmp.w	fp, #0
 8013e54:	d006      	beq.n	8013e64 <read_submessage_list+0x1e0>
 8013e56:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8013e5a:	4652      	mov	r2, sl
 8013e5c:	4620      	mov	r0, r4
 8013e5e:	9300      	str	r3, [sp, #0]
 8013e60:	2300      	movs	r3, #0
 8013e62:	47d8      	blx	fp
 8013e64:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8013e66:	b182      	cbz	r2, 8013e8a <read_submessage_list+0x206>
 8013e68:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8013e6a:	f04f 0c00 	mov.w	ip, #0
 8013e6e:	3902      	subs	r1, #2
 8013e70:	e003      	b.n	8013e7a <read_submessage_list+0x1f6>
 8013e72:	f10c 0c01 	add.w	ip, ip, #1
 8013e76:	4594      	cmp	ip, r2
 8013e78:	d007      	beq.n	8013e8a <read_submessage_list+0x206>
 8013e7a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8013e7e:	4553      	cmp	r3, sl
 8013e80:	d1f7      	bne.n	8013e72 <read_submessage_list+0x1ee>
 8013e82:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013e84:	2200      	movs	r2, #0
 8013e86:	f803 200c 	strb.w	r2, [r3, ip]
 8013e8a:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 8013e8e:	464b      	mov	r3, r9
 8013e90:	4642      	mov	r2, r8
 8013e92:	4620      	mov	r0, r4
 8013e94:	9102      	str	r1, [sp, #8]
 8013e96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013e98:	9101      	str	r1, [sp, #4]
 8013e9a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8013e9c:	9100      	str	r1, [sp, #0]
 8013e9e:	4629      	mov	r1, r5
 8013ea0:	f7ff fc4a 	bl	8013738 <read_submessage_format>
 8013ea4:	e6f5      	b.n	8013c92 <read_submessage_list+0xe>
 8013ea6:	4629      	mov	r1, r5
 8013ea8:	4620      	mov	r0, r4
 8013eaa:	f7ff fea3 	bl	8013bf4 <read_submessage_info>
 8013eae:	e6f0      	b.n	8013c92 <read_submessage_list+0xe>
 8013eb0:	2a00      	cmp	r2, #0
 8013eb2:	d03e      	beq.n	8013f32 <read_submessage_list+0x2ae>
 8013eb4:	a910      	add	r1, sp, #64	; 0x40
 8013eb6:	4628      	mov	r0, r5
 8013eb8:	f002 fcb8 	bl	801682c <uxr_deserialize_STATUS_Payload>
 8013ebc:	a90e      	add	r1, sp, #56	; 0x38
 8013ebe:	aa0d      	add	r2, sp, #52	; 0x34
 8013ec0:	a810      	add	r0, sp, #64	; 0x40
 8013ec2:	f000 fd89 	bl	80149d8 <uxr_parse_base_object_request>
 8013ec6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8013ec8:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8013ecc:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 8013ed0:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 8013ed4:	910f      	str	r1, [sp, #60]	; 0x3c
 8013ed6:	f1ba 0f00 	cmp.w	sl, #0
 8013eda:	d006      	beq.n	8013eea <read_submessage_list+0x266>
 8013edc:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8013ee0:	4642      	mov	r2, r8
 8013ee2:	4620      	mov	r0, r4
 8013ee4:	9300      	str	r3, [sp, #0]
 8013ee6:	464b      	mov	r3, r9
 8013ee8:	47d0      	blx	sl
 8013eea:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8013eec:	2a00      	cmp	r2, #0
 8013eee:	f43f aed0 	beq.w	8013c92 <read_submessage_list+0xe>
 8013ef2:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8013ef4:	2100      	movs	r1, #0
 8013ef6:	3802      	subs	r0, #2
 8013ef8:	e003      	b.n	8013f02 <read_submessage_list+0x27e>
 8013efa:	3101      	adds	r1, #1
 8013efc:	4291      	cmp	r1, r2
 8013efe:	f43f aec8 	beq.w	8013c92 <read_submessage_list+0xe>
 8013f02:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8013f06:	4543      	cmp	r3, r8
 8013f08:	d1f7      	bne.n	8013efa <read_submessage_list+0x276>
 8013f0a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013f0c:	f803 9001 	strb.w	r9, [r3, r1]
 8013f10:	e6bf      	b.n	8013c92 <read_submessage_list+0xe>
 8013f12:	2a00      	cmp	r2, #0
 8013f14:	f47f aebd 	bne.w	8013c92 <read_submessage_list+0xe>
 8013f18:	4629      	mov	r1, r5
 8013f1a:	4620      	mov	r0, r4
 8013f1c:	f000 fca0 	bl	8014860 <uxr_read_create_session_status>
 8013f20:	e6b7      	b.n	8013c92 <read_submessage_list+0xe>
 8013f22:	4629      	mov	r1, r5
 8013f24:	4620      	mov	r0, r4
 8013f26:	f7ff fcf3 	bl	8013910 <read_submessage_get_info>
 8013f2a:	e6b2      	b.n	8013c92 <read_submessage_list+0xe>
 8013f2c:	b017      	add	sp, #92	; 0x5c
 8013f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f32:	4629      	mov	r1, r5
 8013f34:	4620      	mov	r0, r4
 8013f36:	f000 fca1 	bl	801487c <uxr_read_delete_session_status>
 8013f3a:	e6aa      	b.n	8013c92 <read_submessage_list+0xe>
 8013f3c:	f001 fb7a 	bl	8015634 <uxr_nanos>
 8013f40:	4642      	mov	r2, r8
 8013f42:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013f44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f46:	fbc7 3206 	smlal	r3, r2, r7, r6
 8013f4a:	1818      	adds	r0, r3, r0
 8013f4c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8013f4e:	eb42 0101 	adc.w	r1, r2, r1
 8013f52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013f54:	4642      	mov	r2, r8
 8013f56:	fbc7 3206 	smlal	r3, r2, r7, r6
 8013f5a:	469c      	mov	ip, r3
 8013f5c:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8013f60:	fbc3 7806 	smlal	r7, r8, r3, r6
 8013f64:	4643      	mov	r3, r8
 8013f66:	eb1c 0c07 	adds.w	ip, ip, r7
 8013f6a:	eb42 0203 	adc.w	r2, r2, r3
 8013f6e:	ebb0 030c 	subs.w	r3, r0, ip
 8013f72:	eb61 0202 	sbc.w	r2, r1, r2
 8013f76:	2a00      	cmp	r2, #0
 8013f78:	db08      	blt.n	8013f8c <read_submessage_list+0x308>
 8013f7a:	085b      	lsrs	r3, r3, #1
 8013f7c:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8013f80:	1052      	asrs	r2, r2, #1
 8013f82:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 8013f86:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 8013f8a:	e6db      	b.n	8013d44 <read_submessage_list+0xc0>
 8013f8c:	3301      	adds	r3, #1
 8013f8e:	f142 0200 	adc.w	r2, r2, #0
 8013f92:	e7f2      	b.n	8013f7a <read_submessage_list+0x2f6>
 8013f94:	3b9aca00 	.word	0x3b9aca00

08013f98 <listen_message_reliably>:
 8013f98:	1e0b      	subs	r3, r1, #0
 8013f9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f9e:	bfb8      	it	lt
 8013fa0:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8013fa4:	b09d      	sub	sp, #116	; 0x74
 8013fa6:	4680      	mov	r8, r0
 8013fa8:	9305      	str	r3, [sp, #20]
 8013faa:	f001 fb27 	bl	80155fc <uxr_millis>
 8013fae:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 8013fb2:	4681      	mov	r9, r0
 8013fb4:	2a00      	cmp	r2, #0
 8013fb6:	f000 809a 	beq.w	80140ee <listen_message_reliably+0x156>
 8013fba:	2600      	movs	r6, #0
 8013fbc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8013fc0:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8013fc4:	460f      	mov	r7, r1
 8013fc6:	4630      	mov	r0, r6
 8013fc8:	9303      	str	r3, [sp, #12]
 8013fca:	e00e      	b.n	8013fea <listen_message_reliably+0x52>
 8013fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013fce:	3601      	adds	r6, #1
 8013fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fd2:	455a      	cmp	r2, fp
 8013fd4:	9903      	ldr	r1, [sp, #12]
 8013fd6:	b2f0      	uxtb	r0, r6
 8013fd8:	eb73 0101 	sbcs.w	r1, r3, r1
 8013fdc:	da01      	bge.n	8013fe2 <listen_message_reliably+0x4a>
 8013fde:	4693      	mov	fp, r2
 8013fe0:	9303      	str	r3, [sp, #12]
 8013fe2:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8013fe6:	4283      	cmp	r3, r0
 8013fe8:	d95f      	bls.n	80140aa <listen_message_reliably+0x112>
 8013fea:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8013fee:	2102      	movs	r1, #2
 8013ff0:	2201      	movs	r2, #1
 8013ff2:	00e4      	lsls	r4, r4, #3
 8013ff4:	f001 f97e 	bl	80152f4 <uxr_stream_id>
 8013ff8:	4601      	mov	r1, r0
 8013ffa:	f104 0520 	add.w	r5, r4, #32
 8013ffe:	463b      	mov	r3, r7
 8014000:	464a      	mov	r2, r9
 8014002:	9109      	str	r1, [sp, #36]	; 0x24
 8014004:	4445      	add	r5, r8
 8014006:	4628      	mov	r0, r5
 8014008:	f006 fb12 	bl	801a630 <uxr_update_output_stream_heartbeat_timestamp>
 801400c:	eb08 0304 	add.w	r3, r8, r4
 8014010:	2800      	cmp	r0, #0
 8014012:	d0db      	beq.n	8013fcc <listen_message_reliably+0x34>
 8014014:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 8014018:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 801401c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8014020:	4640      	mov	r0, r8
 8014022:	3501      	adds	r5, #1
 8014024:	4444      	add	r4, r8
 8014026:	9304      	str	r3, [sp, #16]
 8014028:	f000 fcae 	bl	8014988 <uxr_session_header_offset>
 801402c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8014030:	2300      	movs	r3, #0
 8014032:	2211      	movs	r2, #17
 8014034:	a90c      	add	r1, sp, #48	; 0x30
 8014036:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 801403a:	9000      	str	r0, [sp, #0]
 801403c:	4650      	mov	r0, sl
 801403e:	3601      	adds	r6, #1
 8014040:	f7fa fd34 	bl	800eaac <ucdr_init_buffer_origin_offset>
 8014044:	2300      	movs	r3, #0
 8014046:	2205      	movs	r2, #5
 8014048:	210b      	movs	r1, #11
 801404a:	4650      	mov	r0, sl
 801404c:	f001 fa90 	bl	8015570 <uxr_buffer_submessage_header>
 8014050:	2101      	movs	r1, #1
 8014052:	8968      	ldrh	r0, [r5, #10]
 8014054:	f006 fbb0 	bl	801a7b8 <uxr_seq_num_add>
 8014058:	892b      	ldrh	r3, [r5, #8]
 801405a:	4602      	mov	r2, r0
 801405c:	a90a      	add	r1, sp, #40	; 0x28
 801405e:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8014062:	4650      	mov	r0, sl
 8014064:	9b04      	ldr	r3, [sp, #16]
 8014066:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 801406a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 801406e:	f002 fc99 	bl	80169a4 <uxr_serialize_HEARTBEAT_Payload>
 8014072:	2200      	movs	r2, #0
 8014074:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014076:	4640      	mov	r0, r8
 8014078:	4611      	mov	r1, r2
 801407a:	f000 fc31 	bl	80148e0 <uxr_stamp_session_header>
 801407e:	4650      	mov	r0, sl
 8014080:	f7fa fd54 	bl	800eb2c <ucdr_buffer_length>
 8014084:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8014088:	4602      	mov	r2, r0
 801408a:	a90c      	add	r1, sp, #48	; 0x30
 801408c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8014090:	47a8      	blx	r5
 8014092:	9903      	ldr	r1, [sp, #12]
 8014094:	b2f0      	uxtb	r0, r6
 8014096:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 801409a:	455a      	cmp	r2, fp
 801409c:	eb73 0101 	sbcs.w	r1, r3, r1
 80140a0:	db9d      	blt.n	8013fde <listen_message_reliably+0x46>
 80140a2:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 80140a6:	4283      	cmp	r3, r0
 80140a8:	d89f      	bhi.n	8013fea <listen_message_reliably+0x52>
 80140aa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80140ae:	9a03      	ldr	r2, [sp, #12]
 80140b0:	429a      	cmp	r2, r3
 80140b2:	bf08      	it	eq
 80140b4:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 80140b8:	d019      	beq.n	80140ee <listen_message_reliably+0x156>
 80140ba:	ebab 0309 	sub.w	r3, fp, r9
 80140be:	2b00      	cmp	r3, #0
 80140c0:	9d05      	ldr	r5, [sp, #20]
 80140c2:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 80140c6:	aa08      	add	r2, sp, #32
 80140c8:	bf08      	it	eq
 80140ca:	2301      	moveq	r3, #1
 80140cc:	a907      	add	r1, sp, #28
 80140ce:	6884      	ldr	r4, [r0, #8]
 80140d0:	429d      	cmp	r5, r3
 80140d2:	6800      	ldr	r0, [r0, #0]
 80140d4:	bfa8      	it	ge
 80140d6:	461d      	movge	r5, r3
 80140d8:	462b      	mov	r3, r5
 80140da:	47a0      	blx	r4
 80140dc:	b948      	cbnz	r0, 80140f2 <listen_message_reliably+0x15a>
 80140de:	9b05      	ldr	r3, [sp, #20]
 80140e0:	1b5b      	subs	r3, r3, r5
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	9305      	str	r3, [sp, #20]
 80140e6:	f73f af60 	bgt.w	8013faa <listen_message_reliably+0x12>
 80140ea:	4604      	mov	r4, r0
 80140ec:	e012      	b.n	8014114 <listen_message_reliably+0x17c>
 80140ee:	9b05      	ldr	r3, [sp, #20]
 80140f0:	e7e5      	b.n	80140be <listen_message_reliably+0x126>
 80140f2:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80140f6:	4604      	mov	r4, r0
 80140f8:	2500      	movs	r5, #0
 80140fa:	a80c      	add	r0, sp, #48	; 0x30
 80140fc:	f7fa fce8 	bl	800ead0 <ucdr_init_buffer>
 8014100:	f10d 031a 	add.w	r3, sp, #26
 8014104:	aa06      	add	r2, sp, #24
 8014106:	a90c      	add	r1, sp, #48	; 0x30
 8014108:	4640      	mov	r0, r8
 801410a:	f88d 5018 	strb.w	r5, [sp, #24]
 801410e:	f000 fbfb 	bl	8014908 <uxr_read_session_header>
 8014112:	b918      	cbnz	r0, 801411c <listen_message_reliably+0x184>
 8014114:	4620      	mov	r0, r4
 8014116:	b01d      	add	sp, #116	; 0x74
 8014118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801411c:	4629      	mov	r1, r5
 801411e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014122:	f001 f915 	bl	8015350 <uxr_stream_id_from_raw>
 8014126:	f3c0 4607 	ubfx	r6, r0, #16, #8
 801412a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801412e:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8014132:	2e01      	cmp	r6, #1
 8014134:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8014138:	d04b      	beq.n	80141d2 <listen_message_reliably+0x23a>
 801413a:	2e02      	cmp	r6, #2
 801413c:	d00f      	beq.n	801415e <listen_message_reliably+0x1c6>
 801413e:	2e00      	cmp	r6, #0
 8014140:	d1e8      	bne.n	8014114 <listen_message_reliably+0x17c>
 8014142:	4631      	mov	r1, r6
 8014144:	4630      	mov	r0, r6
 8014146:	f001 f903 	bl	8015350 <uxr_stream_id_from_raw>
 801414a:	4602      	mov	r2, r0
 801414c:	a90c      	add	r1, sp, #48	; 0x30
 801414e:	4640      	mov	r0, r8
 8014150:	920a      	str	r2, [sp, #40]	; 0x28
 8014152:	f7ff fd97 	bl	8013c84 <read_submessage_list>
 8014156:	4620      	mov	r0, r4
 8014158:	b01d      	add	sp, #116	; 0x74
 801415a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801415e:	4629      	mov	r1, r5
 8014160:	f108 0008 	add.w	r0, r8, #8
 8014164:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8014168:	f001 f9e0 	bl	801552c <uxr_get_input_reliable_stream>
 801416c:	4607      	mov	r7, r0
 801416e:	b338      	cbz	r0, 80141c0 <listen_message_reliably+0x228>
 8014170:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014172:	a80c      	add	r0, sp, #48	; 0x30
 8014174:	9203      	str	r2, [sp, #12]
 8014176:	f7fa fcdd 	bl	800eb34 <ucdr_buffer_remaining>
 801417a:	4603      	mov	r3, r0
 801417c:	f10d 0019 	add.w	r0, sp, #25
 8014180:	9a03      	ldr	r2, [sp, #12]
 8014182:	4651      	mov	r1, sl
 8014184:	9000      	str	r0, [sp, #0]
 8014186:	4638      	mov	r0, r7
 8014188:	f005 fe5c 	bl	8019e44 <uxr_receive_reliable_message>
 801418c:	b1c0      	cbz	r0, 80141c0 <listen_message_reliably+0x228>
 801418e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8014192:	b393      	cbz	r3, 80141fa <listen_message_reliably+0x262>
 8014194:	ae14      	add	r6, sp, #80	; 0x50
 8014196:	f04f 0a02 	mov.w	sl, #2
 801419a:	e00a      	b.n	80141b2 <listen_message_reliably+0x21a>
 801419c:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 80141a0:	4631      	mov	r1, r6
 80141a2:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 80141a6:	4640      	mov	r0, r8
 80141a8:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 80141ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80141ae:	f7ff fd69 	bl	8013c84 <read_submessage_list>
 80141b2:	2204      	movs	r2, #4
 80141b4:	4631      	mov	r1, r6
 80141b6:	4638      	mov	r0, r7
 80141b8:	f005 fec6 	bl	8019f48 <uxr_next_input_reliable_buffer_available>
 80141bc:	2800      	cmp	r0, #0
 80141be:	d1ed      	bne.n	801419c <listen_message_reliably+0x204>
 80141c0:	4640      	mov	r0, r8
 80141c2:	462a      	mov	r2, r5
 80141c4:	4649      	mov	r1, r9
 80141c6:	f7ff fbd9 	bl	801397c <write_submessage_acknack.isra.0>
 80141ca:	4620      	mov	r0, r4
 80141cc:	b01d      	add	sp, #116	; 0x74
 80141ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141d2:	4629      	mov	r1, r5
 80141d4:	f108 0008 	add.w	r0, r8, #8
 80141d8:	f001 f99e 	bl	8015518 <uxr_get_input_best_effort_stream>
 80141dc:	2800      	cmp	r0, #0
 80141de:	d099      	beq.n	8014114 <listen_message_reliably+0x17c>
 80141e0:	4651      	mov	r1, sl
 80141e2:	f005 fda5 	bl	8019d30 <uxr_receive_best_effort_message>
 80141e6:	2800      	cmp	r0, #0
 80141e8:	d094      	beq.n	8014114 <listen_message_reliably+0x17c>
 80141ea:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80141ee:	a90c      	add	r1, sp, #48	; 0x30
 80141f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80141f2:	4640      	mov	r0, r8
 80141f4:	f7ff fd46 	bl	8013c84 <read_submessage_list>
 80141f8:	e78c      	b.n	8014114 <listen_message_reliably+0x17c>
 80141fa:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80141fe:	a90c      	add	r1, sp, #48	; 0x30
 8014200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014202:	4640      	mov	r0, r8
 8014204:	f7ff fd3e 	bl	8013c84 <read_submessage_list>
 8014208:	e7c4      	b.n	8014194 <listen_message_reliably+0x1fc>
 801420a:	bf00      	nop

0801420c <uxr_run_session_timeout>:
 801420c:	b570      	push	{r4, r5, r6, lr}
 801420e:	4604      	mov	r4, r0
 8014210:	460d      	mov	r5, r1
 8014212:	f001 f9f3 	bl	80155fc <uxr_millis>
 8014216:	4606      	mov	r6, r0
 8014218:	4620      	mov	r0, r4
 801421a:	f7ff fc77 	bl	8013b0c <uxr_flash_output_streams>
 801421e:	4629      	mov	r1, r5
 8014220:	4620      	mov	r0, r4
 8014222:	f7ff feb9 	bl	8013f98 <listen_message_reliably>
 8014226:	f001 f9e9 	bl	80155fc <uxr_millis>
 801422a:	1b83      	subs	r3, r0, r6
 801422c:	1ae9      	subs	r1, r5, r3
 801422e:	2900      	cmp	r1, #0
 8014230:	dcf6      	bgt.n	8014220 <uxr_run_session_timeout+0x14>
 8014232:	f104 0008 	add.w	r0, r4, #8
 8014236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801423a:	f001 b983 	b.w	8015544 <uxr_output_streams_confirmed>
 801423e:	bf00      	nop

08014240 <uxr_run_session_until_data>:
 8014240:	b570      	push	{r4, r5, r6, lr}
 8014242:	4604      	mov	r4, r0
 8014244:	460d      	mov	r5, r1
 8014246:	f001 f9d9 	bl	80155fc <uxr_millis>
 801424a:	4606      	mov	r6, r0
 801424c:	4620      	mov	r0, r4
 801424e:	f7ff fc5d 	bl	8013b0c <uxr_flash_output_streams>
 8014252:	2300      	movs	r3, #0
 8014254:	4629      	mov	r1, r5
 8014256:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801425a:	e005      	b.n	8014268 <uxr_run_session_until_data+0x28>
 801425c:	f001 f9ce 	bl	80155fc <uxr_millis>
 8014260:	1b83      	subs	r3, r0, r6
 8014262:	1ae9      	subs	r1, r5, r3
 8014264:	2900      	cmp	r1, #0
 8014266:	dd07      	ble.n	8014278 <uxr_run_session_until_data+0x38>
 8014268:	4620      	mov	r0, r4
 801426a:	f7ff fe95 	bl	8013f98 <listen_message_reliably>
 801426e:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8014272:	2800      	cmp	r0, #0
 8014274:	d0f2      	beq.n	801425c <uxr_run_session_until_data+0x1c>
 8014276:	bd70      	pop	{r4, r5, r6, pc}
 8014278:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 801427c:	bd70      	pop	{r4, r5, r6, pc}
 801427e:	bf00      	nop

08014280 <uxr_run_session_until_confirm_delivery>:
 8014280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014284:	4606      	mov	r6, r0
 8014286:	460d      	mov	r5, r1
 8014288:	f001 f9b8 	bl	80155fc <uxr_millis>
 801428c:	4607      	mov	r7, r0
 801428e:	4630      	mov	r0, r6
 8014290:	f106 0808 	add.w	r8, r6, #8
 8014294:	f7ff fc3a 	bl	8013b0c <uxr_flash_output_streams>
 8014298:	2d00      	cmp	r5, #0
 801429a:	db10      	blt.n	80142be <uxr_run_session_until_confirm_delivery+0x3e>
 801429c:	462c      	mov	r4, r5
 801429e:	e006      	b.n	80142ae <uxr_run_session_until_confirm_delivery+0x2e>
 80142a0:	f7ff fe7a 	bl	8013f98 <listen_message_reliably>
 80142a4:	f001 f9aa 	bl	80155fc <uxr_millis>
 80142a8:	1bc3      	subs	r3, r0, r7
 80142aa:	1aec      	subs	r4, r5, r3
 80142ac:	d407      	bmi.n	80142be <uxr_run_session_until_confirm_delivery+0x3e>
 80142ae:	4640      	mov	r0, r8
 80142b0:	f001 f948 	bl	8015544 <uxr_output_streams_confirmed>
 80142b4:	4603      	mov	r3, r0
 80142b6:	4621      	mov	r1, r4
 80142b8:	4630      	mov	r0, r6
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d0f0      	beq.n	80142a0 <uxr_run_session_until_confirm_delivery+0x20>
 80142be:	4640      	mov	r0, r8
 80142c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80142c4:	f001 b93e 	b.w	8015544 <uxr_output_streams_confirmed>

080142c8 <uxr_run_session_until_all_status>:
 80142c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142cc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80142d0:	4606      	mov	r6, r0
 80142d2:	4688      	mov	r8, r1
 80142d4:	4692      	mov	sl, r2
 80142d6:	461f      	mov	r7, r3
 80142d8:	f7ff fc18 	bl	8013b0c <uxr_flash_output_streams>
 80142dc:	f1bb 0f00 	cmp.w	fp, #0
 80142e0:	d004      	beq.n	80142ec <uxr_run_session_until_all_status+0x24>
 80142e2:	465a      	mov	r2, fp
 80142e4:	21ff      	movs	r1, #255	; 0xff
 80142e6:	4638      	mov	r0, r7
 80142e8:	f007 fae0 	bl	801b8ac <memset>
 80142ec:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 80142f0:	1e7d      	subs	r5, r7, #1
 80142f2:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 80142f6:	f001 f981 	bl	80155fc <uxr_millis>
 80142fa:	4641      	mov	r1, r8
 80142fc:	4681      	mov	r9, r0
 80142fe:	4630      	mov	r0, r6
 8014300:	f7ff fe4a 	bl	8013f98 <listen_message_reliably>
 8014304:	f001 f97a 	bl	80155fc <uxr_millis>
 8014308:	eba0 0009 	sub.w	r0, r0, r9
 801430c:	eba8 0100 	sub.w	r1, r8, r0
 8014310:	f1bb 0f00 	cmp.w	fp, #0
 8014314:	d029      	beq.n	801436a <uxr_run_session_until_all_status+0xa2>
 8014316:	46ae      	mov	lr, r5
 8014318:	f04f 0c00 	mov.w	ip, #0
 801431c:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8014320:	2cff      	cmp	r4, #255	; 0xff
 8014322:	d015      	beq.n	8014350 <uxr_run_session_until_all_status+0x88>
 8014324:	f10c 0c01 	add.w	ip, ip, #1
 8014328:	45e3      	cmp	fp, ip
 801432a:	d8f7      	bhi.n	801431c <uxr_run_session_until_all_status+0x54>
 801432c:	2300      	movs	r3, #0
 801432e:	67f3      	str	r3, [r6, #124]	; 0x7c
 8014330:	e000      	b.n	8014334 <uxr_run_session_until_all_status+0x6c>
 8014332:	b158      	cbz	r0, 801434c <uxr_run_session_until_all_status+0x84>
 8014334:	462b      	mov	r3, r5
 8014336:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 801433a:	3302      	adds	r3, #2
 801433c:	2801      	cmp	r0, #1
 801433e:	eba3 0307 	sub.w	r3, r3, r7
 8014342:	bf8c      	ite	hi
 8014344:	2000      	movhi	r0, #0
 8014346:	2001      	movls	r0, #1
 8014348:	459b      	cmp	fp, r3
 801434a:	d8f2      	bhi.n	8014332 <uxr_run_session_until_all_status+0x6a>
 801434c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014350:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8014354:	f10c 0c01 	add.w	ip, ip, #1
 8014358:	45dc      	cmp	ip, fp
 801435a:	d201      	bcs.n	8014360 <uxr_run_session_until_all_status+0x98>
 801435c:	2b00      	cmp	r3, #0
 801435e:	d0dd      	beq.n	801431c <uxr_run_session_until_all_status+0x54>
 8014360:	2900      	cmp	r1, #0
 8014362:	dde3      	ble.n	801432c <uxr_run_session_until_all_status+0x64>
 8014364:	2b00      	cmp	r3, #0
 8014366:	d1ca      	bne.n	80142fe <uxr_run_session_until_all_status+0x36>
 8014368:	e7e0      	b.n	801432c <uxr_run_session_until_all_status+0x64>
 801436a:	2001      	movs	r0, #1
 801436c:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8014370:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014374 <wait_session_status>:
 8014374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014378:	4604      	mov	r4, r0
 801437a:	b09d      	sub	sp, #116	; 0x74
 801437c:	20ff      	movs	r0, #255	; 0xff
 801437e:	9303      	str	r3, [sp, #12]
 8014380:	7160      	strb	r0, [r4, #5]
 8014382:	2b00      	cmp	r3, #0
 8014384:	f000 80b6 	beq.w	80144f4 <wait_session_status+0x180>
 8014388:	4689      	mov	r9, r1
 801438a:	4692      	mov	sl, r2
 801438c:	f04f 0b00 	mov.w	fp, #0
 8014390:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014392:	4652      	mov	r2, sl
 8014394:	4649      	mov	r1, r9
 8014396:	e9d3 0500 	ldrd	r0, r5, [r3]
 801439a:	47a8      	blx	r5
 801439c:	f001 f92e 	bl	80155fc <uxr_millis>
 80143a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80143a4:	4605      	mov	r5, r0
 80143a6:	e009      	b.n	80143bc <wait_session_status+0x48>
 80143a8:	f001 f928 	bl	80155fc <uxr_millis>
 80143ac:	1b40      	subs	r0, r0, r5
 80143ae:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	dd40      	ble.n	8014438 <wait_session_status+0xc4>
 80143b6:	7960      	ldrb	r0, [r4, #5]
 80143b8:	28ff      	cmp	r0, #255	; 0xff
 80143ba:	d145      	bne.n	8014448 <wait_session_status+0xd4>
 80143bc:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80143be:	a908      	add	r1, sp, #32
 80143c0:	6896      	ldr	r6, [r2, #8]
 80143c2:	6810      	ldr	r0, [r2, #0]
 80143c4:	aa09      	add	r2, sp, #36	; 0x24
 80143c6:	47b0      	blx	r6
 80143c8:	2800      	cmp	r0, #0
 80143ca:	d0ed      	beq.n	80143a8 <wait_session_status+0x34>
 80143cc:	a80c      	add	r0, sp, #48	; 0x30
 80143ce:	2600      	movs	r6, #0
 80143d0:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80143d4:	f7fa fb7c 	bl	800ead0 <ucdr_init_buffer>
 80143d8:	f10d 031e 	add.w	r3, sp, #30
 80143dc:	aa07      	add	r2, sp, #28
 80143de:	a90c      	add	r1, sp, #48	; 0x30
 80143e0:	4620      	mov	r0, r4
 80143e2:	f88d 601c 	strb.w	r6, [sp, #28]
 80143e6:	f000 fa8f 	bl	8014908 <uxr_read_session_header>
 80143ea:	2800      	cmp	r0, #0
 80143ec:	d0dc      	beq.n	80143a8 <wait_session_status+0x34>
 80143ee:	4631      	mov	r1, r6
 80143f0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80143f4:	f000 ffac 	bl	8015350 <uxr_stream_id_from_raw>
 80143f8:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80143fc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014400:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8014404:	2f01      	cmp	r7, #1
 8014406:	9302      	str	r3, [sp, #8]
 8014408:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 801440c:	d05c      	beq.n	80144c8 <wait_session_status+0x154>
 801440e:	2f02      	cmp	r7, #2
 8014410:	d020      	beq.n	8014454 <wait_session_status+0xe0>
 8014412:	2f00      	cmp	r7, #0
 8014414:	d1c8      	bne.n	80143a8 <wait_session_status+0x34>
 8014416:	4639      	mov	r1, r7
 8014418:	4638      	mov	r0, r7
 801441a:	f000 ff99 	bl	8015350 <uxr_stream_id_from_raw>
 801441e:	a90c      	add	r1, sp, #48	; 0x30
 8014420:	4602      	mov	r2, r0
 8014422:	900b      	str	r0, [sp, #44]	; 0x2c
 8014424:	4620      	mov	r0, r4
 8014426:	f7ff fc2d 	bl	8013c84 <read_submessage_list>
 801442a:	f001 f8e7 	bl	80155fc <uxr_millis>
 801442e:	1b40      	subs	r0, r0, r5
 8014430:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014434:	2b00      	cmp	r3, #0
 8014436:	dcbe      	bgt.n	80143b6 <wait_session_status+0x42>
 8014438:	f10b 0b01 	add.w	fp, fp, #1
 801443c:	9b03      	ldr	r3, [sp, #12]
 801443e:	7960      	ldrb	r0, [r4, #5]
 8014440:	455b      	cmp	r3, fp
 8014442:	d001      	beq.n	8014448 <wait_session_status+0xd4>
 8014444:	28ff      	cmp	r0, #255	; 0xff
 8014446:	d0a3      	beq.n	8014390 <wait_session_status+0x1c>
 8014448:	38ff      	subs	r0, #255	; 0xff
 801444a:	bf18      	it	ne
 801444c:	2001      	movne	r0, #1
 801444e:	b01d      	add	sp, #116	; 0x74
 8014450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014454:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8014458:	4631      	mov	r1, r6
 801445a:	f104 0008 	add.w	r0, r4, #8
 801445e:	9304      	str	r3, [sp, #16]
 8014460:	f001 f864 	bl	801552c <uxr_get_input_reliable_stream>
 8014464:	4680      	mov	r8, r0
 8014466:	b348      	cbz	r0, 80144bc <wait_session_status+0x148>
 8014468:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801446a:	a80c      	add	r0, sp, #48	; 0x30
 801446c:	9205      	str	r2, [sp, #20]
 801446e:	f7fa fb61 	bl	800eb34 <ucdr_buffer_remaining>
 8014472:	4603      	mov	r3, r0
 8014474:	f10d 001d 	add.w	r0, sp, #29
 8014478:	9a05      	ldr	r2, [sp, #20]
 801447a:	9000      	str	r0, [sp, #0]
 801447c:	4640      	mov	r0, r8
 801447e:	9902      	ldr	r1, [sp, #8]
 8014480:	f005 fce0 	bl	8019e44 <uxr_receive_reliable_message>
 8014484:	b1d0      	cbz	r0, 80144bc <wait_session_status+0x148>
 8014486:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d03a      	beq.n	8014504 <wait_session_status+0x190>
 801448e:	9f04      	ldr	r7, [sp, #16]
 8014490:	e00a      	b.n	80144a8 <wait_session_status+0x134>
 8014492:	f04f 0302 	mov.w	r3, #2
 8014496:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 801449a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 801449e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 80144a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80144a4:	f7ff fbee 	bl	8013c84 <read_submessage_list>
 80144a8:	a914      	add	r1, sp, #80	; 0x50
 80144aa:	2204      	movs	r2, #4
 80144ac:	4640      	mov	r0, r8
 80144ae:	f005 fd4b 	bl	8019f48 <uxr_next_input_reliable_buffer_available>
 80144b2:	4603      	mov	r3, r0
 80144b4:	a914      	add	r1, sp, #80	; 0x50
 80144b6:	4620      	mov	r0, r4
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d1ea      	bne.n	8014492 <wait_session_status+0x11e>
 80144bc:	4632      	mov	r2, r6
 80144be:	9904      	ldr	r1, [sp, #16]
 80144c0:	4620      	mov	r0, r4
 80144c2:	f7ff fa5b 	bl	801397c <write_submessage_acknack.isra.0>
 80144c6:	e76f      	b.n	80143a8 <wait_session_status+0x34>
 80144c8:	4631      	mov	r1, r6
 80144ca:	f104 0008 	add.w	r0, r4, #8
 80144ce:	f001 f823 	bl	8015518 <uxr_get_input_best_effort_stream>
 80144d2:	2800      	cmp	r0, #0
 80144d4:	f43f af68 	beq.w	80143a8 <wait_session_status+0x34>
 80144d8:	9902      	ldr	r1, [sp, #8]
 80144da:	f005 fc29 	bl	8019d30 <uxr_receive_best_effort_message>
 80144de:	2800      	cmp	r0, #0
 80144e0:	f43f af62 	beq.w	80143a8 <wait_session_status+0x34>
 80144e4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 80144e8:	a90c      	add	r1, sp, #48	; 0x30
 80144ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80144ec:	4620      	mov	r0, r4
 80144ee:	f7ff fbc9 	bl	8013c84 <read_submessage_list>
 80144f2:	e759      	b.n	80143a8 <wait_session_status+0x34>
 80144f4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80144f6:	e9d3 0400 	ldrd	r0, r4, [r3]
 80144fa:	47a0      	blx	r4
 80144fc:	2001      	movs	r0, #1
 80144fe:	b01d      	add	sp, #116	; 0x74
 8014500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014504:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014508:	a90c      	add	r1, sp, #48	; 0x30
 801450a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801450c:	4620      	mov	r0, r4
 801450e:	f7ff fbb9 	bl	8013c84 <read_submessage_list>
 8014512:	e7bc      	b.n	801448e <wait_session_status+0x11a>

08014514 <uxr_delete_session_retries>:
 8014514:	b530      	push	{r4, r5, lr}
 8014516:	b08f      	sub	sp, #60	; 0x3c
 8014518:	4604      	mov	r4, r0
 801451a:	460d      	mov	r5, r1
 801451c:	f000 fa34 	bl	8014988 <uxr_session_header_offset>
 8014520:	2300      	movs	r3, #0
 8014522:	2210      	movs	r2, #16
 8014524:	a902      	add	r1, sp, #8
 8014526:	9000      	str	r0, [sp, #0]
 8014528:	a806      	add	r0, sp, #24
 801452a:	f7fa fabf 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801452e:	a906      	add	r1, sp, #24
 8014530:	4620      	mov	r0, r4
 8014532:	f000 f979 	bl	8014828 <uxr_buffer_delete_session>
 8014536:	2200      	movs	r2, #0
 8014538:	9b06      	ldr	r3, [sp, #24]
 801453a:	4620      	mov	r0, r4
 801453c:	4611      	mov	r1, r2
 801453e:	f000 f9cf 	bl	80148e0 <uxr_stamp_session_header>
 8014542:	a806      	add	r0, sp, #24
 8014544:	f7fa faf2 	bl	800eb2c <ucdr_buffer_length>
 8014548:	462b      	mov	r3, r5
 801454a:	4602      	mov	r2, r0
 801454c:	a902      	add	r1, sp, #8
 801454e:	4620      	mov	r0, r4
 8014550:	f7ff ff10 	bl	8014374 <wait_session_status>
 8014554:	b118      	cbz	r0, 801455e <uxr_delete_session_retries+0x4a>
 8014556:	7960      	ldrb	r0, [r4, #5]
 8014558:	fab0 f080 	clz	r0, r0
 801455c:	0940      	lsrs	r0, r0, #5
 801455e:	b00f      	add	sp, #60	; 0x3c
 8014560:	bd30      	pop	{r4, r5, pc}
 8014562:	bf00      	nop

08014564 <uxr_create_session>:
 8014564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014568:	f100 0b08 	add.w	fp, r0, #8
 801456c:	4604      	mov	r4, r0
 801456e:	b0ab      	sub	sp, #172	; 0xac
 8014570:	4658      	mov	r0, fp
 8014572:	465e      	mov	r6, fp
 8014574:	f000 ff22 	bl	80153bc <uxr_reset_stream_storage>
 8014578:	4620      	mov	r0, r4
 801457a:	f000 fa05 	bl	8014988 <uxr_session_header_offset>
 801457e:	2300      	movs	r3, #0
 8014580:	221c      	movs	r2, #28
 8014582:	a90b      	add	r1, sp, #44	; 0x2c
 8014584:	9000      	str	r0, [sp, #0]
 8014586:	a812      	add	r0, sp, #72	; 0x48
 8014588:	f7fa fa90 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801458c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801458e:	a912      	add	r1, sp, #72	; 0x48
 8014590:	4620      	mov	r0, r4
 8014592:	8a1a      	ldrh	r2, [r3, #16]
 8014594:	3a04      	subs	r2, #4
 8014596:	b292      	uxth	r2, r2
 8014598:	f000 f91c 	bl	80147d4 <uxr_buffer_create_session>
 801459c:	9912      	ldr	r1, [sp, #72]	; 0x48
 801459e:	4620      	mov	r0, r4
 80145a0:	f000 f98a 	bl	80148b8 <uxr_stamp_create_session_header>
 80145a4:	a812      	add	r0, sp, #72	; 0x48
 80145a6:	f7fa fac1 	bl	800eb2c <ucdr_buffer_length>
 80145aa:	23ff      	movs	r3, #255	; 0xff
 80145ac:	4681      	mov	r9, r0
 80145ae:	7163      	strb	r3, [r4, #5]
 80145b0:	230a      	movs	r3, #10
 80145b2:	9303      	str	r3, [sp, #12]
 80145b4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80145b6:	464a      	mov	r2, r9
 80145b8:	a90b      	add	r1, sp, #44	; 0x2c
 80145ba:	e9d3 0500 	ldrd	r0, r5, [r3]
 80145be:	47a8      	blx	r5
 80145c0:	f001 f81c 	bl	80155fc <uxr_millis>
 80145c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80145c8:	4605      	mov	r5, r0
 80145ca:	e009      	b.n	80145e0 <uxr_create_session+0x7c>
 80145cc:	f001 f816 	bl	80155fc <uxr_millis>
 80145d0:	1b40      	subs	r0, r0, r5
 80145d2:	7962      	ldrb	r2, [r4, #5]
 80145d4:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80145d8:	2b00      	cmp	r3, #0
 80145da:	dd38      	ble.n	801464e <uxr_create_session+0xea>
 80145dc:	2aff      	cmp	r2, #255	; 0xff
 80145de:	d13c      	bne.n	801465a <uxr_create_session+0xf6>
 80145e0:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80145e2:	a907      	add	r1, sp, #28
 80145e4:	6897      	ldr	r7, [r2, #8]
 80145e6:	6810      	ldr	r0, [r2, #0]
 80145e8:	aa08      	add	r2, sp, #32
 80145ea:	47b8      	blx	r7
 80145ec:	2800      	cmp	r0, #0
 80145ee:	d0ed      	beq.n	80145cc <uxr_create_session+0x68>
 80145f0:	a81a      	add	r0, sp, #104	; 0x68
 80145f2:	2700      	movs	r7, #0
 80145f4:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80145f8:	f7fa fa6a 	bl	800ead0 <ucdr_init_buffer>
 80145fc:	f10d 031a 	add.w	r3, sp, #26
 8014600:	aa06      	add	r2, sp, #24
 8014602:	a91a      	add	r1, sp, #104	; 0x68
 8014604:	4620      	mov	r0, r4
 8014606:	f88d 7018 	strb.w	r7, [sp, #24]
 801460a:	f000 f97d 	bl	8014908 <uxr_read_session_header>
 801460e:	2800      	cmp	r0, #0
 8014610:	d0dc      	beq.n	80145cc <uxr_create_session+0x68>
 8014612:	4639      	mov	r1, r7
 8014614:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014618:	f000 fe9a 	bl	8015350 <uxr_stream_id_from_raw>
 801461c:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8014620:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 8014624:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8014628:	2f01      	cmp	r7, #1
 801462a:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 801462e:	d053      	beq.n	80146d8 <uxr_create_session+0x174>
 8014630:	2f02      	cmp	r7, #2
 8014632:	d018      	beq.n	8014666 <uxr_create_session+0x102>
 8014634:	2f00      	cmp	r7, #0
 8014636:	d1c9      	bne.n	80145cc <uxr_create_session+0x68>
 8014638:	4639      	mov	r1, r7
 801463a:	4638      	mov	r0, r7
 801463c:	f000 fe88 	bl	8015350 <uxr_stream_id_from_raw>
 8014640:	a91a      	add	r1, sp, #104	; 0x68
 8014642:	4602      	mov	r2, r0
 8014644:	900a      	str	r0, [sp, #40]	; 0x28
 8014646:	4620      	mov	r0, r4
 8014648:	f7ff fb1c 	bl	8013c84 <read_submessage_list>
 801464c:	e7be      	b.n	80145cc <uxr_create_session+0x68>
 801464e:	9b03      	ldr	r3, [sp, #12]
 8014650:	3b01      	subs	r3, #1
 8014652:	9303      	str	r3, [sp, #12]
 8014654:	d001      	beq.n	801465a <uxr_create_session+0xf6>
 8014656:	2aff      	cmp	r2, #255	; 0xff
 8014658:	d0ac      	beq.n	80145b4 <uxr_create_session+0x50>
 801465a:	2a00      	cmp	r2, #0
 801465c:	d051      	beq.n	8014702 <uxr_create_session+0x19e>
 801465e:	2000      	movs	r0, #0
 8014660:	b02b      	add	sp, #172	; 0xac
 8014662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014666:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 801466a:	4641      	mov	r1, r8
 801466c:	4630      	mov	r0, r6
 801466e:	9304      	str	r3, [sp, #16]
 8014670:	f000 ff5c 	bl	801552c <uxr_get_input_reliable_stream>
 8014674:	4682      	mov	sl, r0
 8014676:	b348      	cbz	r0, 80146cc <uxr_create_session+0x168>
 8014678:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801467a:	a81a      	add	r0, sp, #104	; 0x68
 801467c:	9205      	str	r2, [sp, #20]
 801467e:	f7fa fa59 	bl	800eb34 <ucdr_buffer_remaining>
 8014682:	4603      	mov	r3, r0
 8014684:	f10d 0019 	add.w	r0, sp, #25
 8014688:	9a05      	ldr	r2, [sp, #20]
 801468a:	4659      	mov	r1, fp
 801468c:	9000      	str	r0, [sp, #0]
 801468e:	4650      	mov	r0, sl
 8014690:	f005 fbd8 	bl	8019e44 <uxr_receive_reliable_message>
 8014694:	b1d0      	cbz	r0, 80146cc <uxr_create_session+0x168>
 8014696:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d038      	beq.n	8014710 <uxr_create_session+0x1ac>
 801469e:	9f04      	ldr	r7, [sp, #16]
 80146a0:	e00a      	b.n	80146b8 <uxr_create_session+0x154>
 80146a2:	f04f 0302 	mov.w	r3, #2
 80146a6:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 80146aa:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 80146ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80146b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80146b4:	f7ff fae6 	bl	8013c84 <read_submessage_list>
 80146b8:	a922      	add	r1, sp, #136	; 0x88
 80146ba:	2204      	movs	r2, #4
 80146bc:	4650      	mov	r0, sl
 80146be:	f005 fc43 	bl	8019f48 <uxr_next_input_reliable_buffer_available>
 80146c2:	4603      	mov	r3, r0
 80146c4:	a922      	add	r1, sp, #136	; 0x88
 80146c6:	4620      	mov	r0, r4
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d1ea      	bne.n	80146a2 <uxr_create_session+0x13e>
 80146cc:	4642      	mov	r2, r8
 80146ce:	9904      	ldr	r1, [sp, #16]
 80146d0:	4620      	mov	r0, r4
 80146d2:	f7ff f953 	bl	801397c <write_submessage_acknack.isra.0>
 80146d6:	e779      	b.n	80145cc <uxr_create_session+0x68>
 80146d8:	4641      	mov	r1, r8
 80146da:	4630      	mov	r0, r6
 80146dc:	f000 ff1c 	bl	8015518 <uxr_get_input_best_effort_stream>
 80146e0:	2800      	cmp	r0, #0
 80146e2:	f43f af73 	beq.w	80145cc <uxr_create_session+0x68>
 80146e6:	4659      	mov	r1, fp
 80146e8:	f005 fb22 	bl	8019d30 <uxr_receive_best_effort_message>
 80146ec:	2800      	cmp	r0, #0
 80146ee:	f43f af6d 	beq.w	80145cc <uxr_create_session+0x68>
 80146f2:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80146f6:	a91a      	add	r1, sp, #104	; 0x68
 80146f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80146fa:	4620      	mov	r0, r4
 80146fc:	f7ff fac2 	bl	8013c84 <read_submessage_list>
 8014700:	e764      	b.n	80145cc <uxr_create_session+0x68>
 8014702:	4630      	mov	r0, r6
 8014704:	f000 fe5a 	bl	80153bc <uxr_reset_stream_storage>
 8014708:	2001      	movs	r0, #1
 801470a:	b02b      	add	sp, #172	; 0xac
 801470c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014710:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 8014714:	a91a      	add	r1, sp, #104	; 0x68
 8014716:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014718:	4620      	mov	r0, r4
 801471a:	f7ff fab3 	bl	8013c84 <read_submessage_list>
 801471e:	e7be      	b.n	801469e <uxr_create_session+0x13a>

08014720 <uxr_prepare_stream_to_write_submessage>:
 8014720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014724:	b082      	sub	sp, #8
 8014726:	4604      	mov	r4, r0
 8014728:	4610      	mov	r0, r2
 801472a:	4615      	mov	r5, r2
 801472c:	461e      	mov	r6, r3
 801472e:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 8014732:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8014736:	f105 0904 	add.w	r9, r5, #4
 801473a:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 801473e:	9101      	str	r1, [sp, #4]
 8014740:	f000 ff56 	bl	80155f0 <uxr_submessage_padding>
 8014744:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8014748:	4481      	add	r9, r0
 801474a:	2b01      	cmp	r3, #1
 801474c:	d01d      	beq.n	801478a <uxr_prepare_stream_to_write_submessage+0x6a>
 801474e:	2b02      	cmp	r3, #2
 8014750:	d116      	bne.n	8014780 <uxr_prepare_stream_to_write_submessage+0x60>
 8014752:	f104 0008 	add.w	r0, r4, #8
 8014756:	4651      	mov	r1, sl
 8014758:	f000 fed2 	bl	8015500 <uxr_get_output_reliable_stream>
 801475c:	4604      	mov	r4, r0
 801475e:	b158      	cbz	r0, 8014778 <uxr_prepare_stream_to_write_submessage+0x58>
 8014760:	4649      	mov	r1, r9
 8014762:	4632      	mov	r2, r6
 8014764:	f005 fdb6 	bl	801a2d4 <uxr_prepare_reliable_buffer_to_write>
 8014768:	4604      	mov	r4, r0
 801476a:	b12c      	cbz	r4, 8014778 <uxr_prepare_stream_to_write_submessage+0x58>
 801476c:	4643      	mov	r3, r8
 801476e:	b2aa      	uxth	r2, r5
 8014770:	4639      	mov	r1, r7
 8014772:	4630      	mov	r0, r6
 8014774:	f000 fefc 	bl	8015570 <uxr_buffer_submessage_header>
 8014778:	4620      	mov	r0, r4
 801477a:	b002      	add	sp, #8
 801477c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014780:	2400      	movs	r4, #0
 8014782:	4620      	mov	r0, r4
 8014784:	b002      	add	sp, #8
 8014786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801478a:	f104 0008 	add.w	r0, r4, #8
 801478e:	4651      	mov	r1, sl
 8014790:	f000 feae 	bl	80154f0 <uxr_get_output_best_effort_stream>
 8014794:	4604      	mov	r4, r0
 8014796:	2800      	cmp	r0, #0
 8014798:	d0ee      	beq.n	8014778 <uxr_prepare_stream_to_write_submessage+0x58>
 801479a:	4649      	mov	r1, r9
 801479c:	4632      	mov	r2, r6
 801479e:	f005 fcc3 	bl	801a128 <uxr_prepare_best_effort_buffer_to_write>
 80147a2:	4604      	mov	r4, r0
 80147a4:	e7e1      	b.n	801476a <uxr_prepare_stream_to_write_submessage+0x4a>
 80147a6:	bf00      	nop

080147a8 <uxr_init_session_info>:
 80147a8:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 80147ac:	23ff      	movs	r3, #255	; 0xff
 80147ae:	7102      	strb	r2, [r0, #4]
 80147b0:	f880 c001 	strb.w	ip, [r0, #1]
 80147b4:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80147b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80147bc:	7001      	strb	r1, [r0, #0]
 80147be:	f880 c002 	strb.w	ip, [r0, #2]
 80147c2:	7143      	strb	r3, [r0, #5]
 80147c4:	70c2      	strb	r2, [r0, #3]
 80147c6:	b500      	push	{lr}
 80147c8:	f04f 0e09 	mov.w	lr, #9
 80147cc:	f8a0 e006 	strh.w	lr, [r0, #6]
 80147d0:	f85d fb04 	ldr.w	pc, [sp], #4

080147d4 <uxr_buffer_create_session>:
 80147d4:	b530      	push	{r4, r5, lr}
 80147d6:	2300      	movs	r3, #0
 80147d8:	b089      	sub	sp, #36	; 0x24
 80147da:	4d12      	ldr	r5, [pc, #72]	; (8014824 <uxr_buffer_create_session+0x50>)
 80147dc:	460c      	mov	r4, r1
 80147de:	9307      	str	r3, [sp, #28]
 80147e0:	4619      	mov	r1, r3
 80147e2:	f8ad 201c 	strh.w	r2, [sp, #28]
 80147e6:	2201      	movs	r2, #1
 80147e8:	9301      	str	r3, [sp, #4]
 80147ea:	80c2      	strh	r2, [r0, #6]
 80147ec:	f88d 2004 	strb.w	r2, [sp, #4]
 80147f0:	682a      	ldr	r2, [r5, #0]
 80147f2:	9303      	str	r3, [sp, #12]
 80147f4:	9200      	str	r2, [sp, #0]
 80147f6:	88aa      	ldrh	r2, [r5, #4]
 80147f8:	9306      	str	r3, [sp, #24]
 80147fa:	f8ad 2006 	strh.w	r2, [sp, #6]
 80147fe:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8014802:	9202      	str	r2, [sp, #8]
 8014804:	7802      	ldrb	r2, [r0, #0]
 8014806:	4620      	mov	r0, r4
 8014808:	f88d 200c 	strb.w	r2, [sp, #12]
 801480c:	2210      	movs	r2, #16
 801480e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8014812:	f000 fead 	bl	8015570 <uxr_buffer_submessage_header>
 8014816:	4669      	mov	r1, sp
 8014818:	4620      	mov	r0, r4
 801481a:	f001 ff1f 	bl	801665c <uxr_serialize_CREATE_CLIENT_Payload>
 801481e:	b009      	add	sp, #36	; 0x24
 8014820:	bd30      	pop	{r4, r5, pc}
 8014822:	bf00      	nop
 8014824:	0801c810 	.word	0x0801c810

08014828 <uxr_buffer_delete_session>:
 8014828:	4a0c      	ldr	r2, [pc, #48]	; (801485c <uxr_buffer_delete_session+0x34>)
 801482a:	2302      	movs	r3, #2
 801482c:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8014830:	b510      	push	{r4, lr}
 8014832:	460c      	mov	r4, r1
 8014834:	b082      	sub	sp, #8
 8014836:	8911      	ldrh	r1, [r2, #8]
 8014838:	2204      	movs	r2, #4
 801483a:	80c3      	strh	r3, [r0, #6]
 801483c:	2300      	movs	r3, #0
 801483e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8014842:	4620      	mov	r0, r4
 8014844:	2103      	movs	r1, #3
 8014846:	f8ad c004 	strh.w	ip, [sp, #4]
 801484a:	f000 fe91 	bl	8015570 <uxr_buffer_submessage_header>
 801484e:	a901      	add	r1, sp, #4
 8014850:	4620      	mov	r0, r4
 8014852:	f001 ffab 	bl	80167ac <uxr_serialize_DELETE_Payload>
 8014856:	b002      	add	sp, #8
 8014858:	bd10      	pop	{r4, pc}
 801485a:	bf00      	nop
 801485c:	0801c810 	.word	0x0801c810

08014860 <uxr_read_create_session_status>:
 8014860:	b510      	push	{r4, lr}
 8014862:	460b      	mov	r3, r1
 8014864:	b088      	sub	sp, #32
 8014866:	4604      	mov	r4, r0
 8014868:	a901      	add	r1, sp, #4
 801486a:	4618      	mov	r0, r3
 801486c:	f001 ffae 	bl	80167cc <uxr_deserialize_STATUS_AGENT_Payload>
 8014870:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8014874:	7163      	strb	r3, [r4, #5]
 8014876:	b008      	add	sp, #32
 8014878:	bd10      	pop	{r4, pc}
 801487a:	bf00      	nop

0801487c <uxr_read_delete_session_status>:
 801487c:	b510      	push	{r4, lr}
 801487e:	b084      	sub	sp, #16
 8014880:	4604      	mov	r4, r0
 8014882:	4608      	mov	r0, r1
 8014884:	a902      	add	r1, sp, #8
 8014886:	f001 ffd1 	bl	801682c <uxr_deserialize_STATUS_Payload>
 801488a:	88e3      	ldrh	r3, [r4, #6]
 801488c:	2b02      	cmp	r3, #2
 801488e:	d001      	beq.n	8014894 <uxr_read_delete_session_status+0x18>
 8014890:	b004      	add	sp, #16
 8014892:	bd10      	pop	{r4, pc}
 8014894:	f10d 000a 	add.w	r0, sp, #10
 8014898:	f7fe fec6 	bl	8013628 <uxr_object_id_from_raw>
 801489c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80148a0:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80148a4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80148a8:	b29b      	uxth	r3, r3
 80148aa:	2b02      	cmp	r3, #2
 80148ac:	d1f0      	bne.n	8014890 <uxr_read_delete_session_status+0x14>
 80148ae:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80148b2:	7163      	strb	r3, [r4, #5]
 80148b4:	e7ec      	b.n	8014890 <uxr_read_delete_session_status+0x14>
 80148b6:	bf00      	nop

080148b8 <uxr_stamp_create_session_header>:
 80148b8:	b510      	push	{r4, lr}
 80148ba:	2208      	movs	r2, #8
 80148bc:	b08a      	sub	sp, #40	; 0x28
 80148be:	4604      	mov	r4, r0
 80148c0:	eb0d 0002 	add.w	r0, sp, r2
 80148c4:	f7fa f904 	bl	800ead0 <ucdr_init_buffer>
 80148c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148cc:	2300      	movs	r3, #0
 80148ce:	a802      	add	r0, sp, #8
 80148d0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80148d4:	9400      	str	r4, [sp, #0]
 80148d6:	461a      	mov	r2, r3
 80148d8:	f001 f846 	bl	8015968 <uxr_serialize_message_header>
 80148dc:	b00a      	add	sp, #40	; 0x28
 80148de:	bd10      	pop	{r4, pc}

080148e0 <uxr_stamp_session_header>:
 80148e0:	b530      	push	{r4, r5, lr}
 80148e2:	b08d      	sub	sp, #52	; 0x34
 80148e4:	4604      	mov	r4, r0
 80148e6:	460d      	mov	r5, r1
 80148e8:	4619      	mov	r1, r3
 80148ea:	a804      	add	r0, sp, #16
 80148ec:	9203      	str	r2, [sp, #12]
 80148ee:	2208      	movs	r2, #8
 80148f0:	f7fa f8ee 	bl	800ead0 <ucdr_init_buffer>
 80148f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148f8:	9b03      	ldr	r3, [sp, #12]
 80148fa:	462a      	mov	r2, r5
 80148fc:	a804      	add	r0, sp, #16
 80148fe:	9400      	str	r4, [sp, #0]
 8014900:	f001 f832 	bl	8015968 <uxr_serialize_message_header>
 8014904:	b00d      	add	sp, #52	; 0x34
 8014906:	bd30      	pop	{r4, r5, pc}

08014908 <uxr_read_session_header>:
 8014908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801490c:	4607      	mov	r7, r0
 801490e:	b084      	sub	sp, #16
 8014910:	4608      	mov	r0, r1
 8014912:	460c      	mov	r4, r1
 8014914:	4615      	mov	r5, r2
 8014916:	461e      	mov	r6, r3
 8014918:	f7fa f90c 	bl	800eb34 <ucdr_buffer_remaining>
 801491c:	2808      	cmp	r0, #8
 801491e:	d803      	bhi.n	8014928 <uxr_read_session_header+0x20>
 8014920:	2000      	movs	r0, #0
 8014922:	b004      	add	sp, #16
 8014924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014928:	f10d 080c 	add.w	r8, sp, #12
 801492c:	4633      	mov	r3, r6
 801492e:	462a      	mov	r2, r5
 8014930:	4620      	mov	r0, r4
 8014932:	f10d 010b 	add.w	r1, sp, #11
 8014936:	f8cd 8000 	str.w	r8, [sp]
 801493a:	f001 f833 	bl	80159a4 <uxr_deserialize_message_header>
 801493e:	783a      	ldrb	r2, [r7, #0]
 8014940:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8014944:	4293      	cmp	r3, r2
 8014946:	d1eb      	bne.n	8014920 <uxr_read_session_header+0x18>
 8014948:	061b      	lsls	r3, r3, #24
 801494a:	d41b      	bmi.n	8014984 <uxr_read_session_header+0x7c>
 801494c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8014950:	787b      	ldrb	r3, [r7, #1]
 8014952:	429a      	cmp	r2, r3
 8014954:	d003      	beq.n	801495e <uxr_read_session_header+0x56>
 8014956:	2001      	movs	r0, #1
 8014958:	f080 0001 	eor.w	r0, r0, #1
 801495c:	e7e1      	b.n	8014922 <uxr_read_session_header+0x1a>
 801495e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8014962:	1cb8      	adds	r0, r7, #2
 8014964:	78bb      	ldrb	r3, [r7, #2]
 8014966:	429a      	cmp	r2, r3
 8014968:	d1f5      	bne.n	8014956 <uxr_read_session_header+0x4e>
 801496a:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801496e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8014972:	429a      	cmp	r2, r3
 8014974:	d1ef      	bne.n	8014956 <uxr_read_session_header+0x4e>
 8014976:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801497a:	7843      	ldrb	r3, [r0, #1]
 801497c:	429a      	cmp	r2, r3
 801497e:	d1ea      	bne.n	8014956 <uxr_read_session_header+0x4e>
 8014980:	2000      	movs	r0, #0
 8014982:	e7e9      	b.n	8014958 <uxr_read_session_header+0x50>
 8014984:	2001      	movs	r0, #1
 8014986:	e7cc      	b.n	8014922 <uxr_read_session_header+0x1a>

08014988 <uxr_session_header_offset>:
 8014988:	f990 3000 	ldrsb.w	r3, [r0]
 801498c:	2b00      	cmp	r3, #0
 801498e:	bfac      	ite	ge
 8014990:	2008      	movge	r0, #8
 8014992:	2004      	movlt	r0, #4
 8014994:	4770      	bx	lr
 8014996:	bf00      	nop

08014998 <uxr_init_base_object_request>:
 8014998:	b510      	push	{r4, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 80149a0:	9101      	str	r1, [sp, #4]
 80149a2:	88c3      	ldrh	r3, [r0, #6]
 80149a4:	f1a3 010a 	sub.w	r1, r3, #10
 80149a8:	b289      	uxth	r1, r1
 80149aa:	42a1      	cmp	r1, r4
 80149ac:	d80f      	bhi.n	80149ce <uxr_init_base_object_request+0x36>
 80149ae:	3301      	adds	r3, #1
 80149b0:	b29c      	uxth	r4, r3
 80149b2:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 80149b6:	b2db      	uxtb	r3, r3
 80149b8:	80c4      	strh	r4, [r0, #6]
 80149ba:	1c91      	adds	r1, r2, #2
 80149bc:	9801      	ldr	r0, [sp, #4]
 80149be:	f882 c000 	strb.w	ip, [r2]
 80149c2:	7053      	strb	r3, [r2, #1]
 80149c4:	f7fe fe44 	bl	8013650 <uxr_object_id_to_raw>
 80149c8:	4620      	mov	r0, r4
 80149ca:	b002      	add	sp, #8
 80149cc:	bd10      	pop	{r4, pc}
 80149ce:	230a      	movs	r3, #10
 80149d0:	f04f 0c00 	mov.w	ip, #0
 80149d4:	461c      	mov	r4, r3
 80149d6:	e7ef      	b.n	80149b8 <uxr_init_base_object_request+0x20>

080149d8 <uxr_parse_base_object_request>:
 80149d8:	b570      	push	{r4, r5, r6, lr}
 80149da:	4604      	mov	r4, r0
 80149dc:	3002      	adds	r0, #2
 80149de:	460d      	mov	r5, r1
 80149e0:	4616      	mov	r6, r2
 80149e2:	f7fe fe21 	bl	8013628 <uxr_object_id_from_raw>
 80149e6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80149ea:	8028      	strh	r0, [r5, #0]
 80149ec:	806b      	strh	r3, [r5, #2]
 80149ee:	7822      	ldrb	r2, [r4, #0]
 80149f0:	7863      	ldrb	r3, [r4, #1]
 80149f2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80149f6:	8033      	strh	r3, [r6, #0]
 80149f8:	bd70      	pop	{r4, r5, r6, pc}
 80149fa:	bf00      	nop

080149fc <uxr_init_framing_io>:
 80149fc:	2300      	movs	r3, #0
 80149fe:	7041      	strb	r1, [r0, #1]
 8014a00:	7003      	strb	r3, [r0, #0]
 8014a02:	8583      	strh	r3, [r0, #44]	; 0x2c
 8014a04:	4770      	bx	lr
 8014a06:	bf00      	nop

08014a08 <uxr_write_framed_msg>:
 8014a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a0c:	4617      	mov	r7, r2
 8014a0e:	7842      	ldrb	r2, [r0, #1]
 8014a10:	460e      	mov	r6, r1
 8014a12:	b083      	sub	sp, #12
 8014a14:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8014a18:	469b      	mov	fp, r3
 8014a1a:	237e      	movs	r3, #126	; 0x7e
 8014a1c:	4604      	mov	r4, r0
 8014a1e:	2901      	cmp	r1, #1
 8014a20:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8014a24:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8014a28:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 8014a2c:	f240 8115 	bls.w	8014c5a <uxr_write_framed_msg+0x252>
 8014a30:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8014a34:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8014a38:	2202      	movs	r2, #2
 8014a3a:	2901      	cmp	r1, #1
 8014a3c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014a40:	d952      	bls.n	8014ae8 <uxr_write_framed_msg+0xe0>
 8014a42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a44:	2103      	movs	r1, #3
 8014a46:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 8014a4a:	b2dd      	uxtb	r5, r3
 8014a4c:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014a50:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014a54:	2a01      	cmp	r2, #1
 8014a56:	d95c      	bls.n	8014b12 <uxr_write_framed_msg+0x10a>
 8014a58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a5a:	1862      	adds	r2, r4, r1
 8014a5c:	3101      	adds	r1, #1
 8014a5e:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8014a62:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 8014a66:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014a6a:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8014a6e:	2a01      	cmp	r2, #1
 8014a70:	d961      	bls.n	8014b36 <uxr_write_framed_msg+0x12e>
 8014a72:	1c4a      	adds	r2, r1, #1
 8014a74:	4421      	add	r1, r4
 8014a76:	b2d2      	uxtb	r2, r2
 8014a78:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8014a7c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d06a      	beq.n	8014b5a <uxr_write_framed_msg+0x152>
 8014a84:	f04f 0800 	mov.w	r8, #0
 8014a88:	46c1      	mov	r9, r8
 8014a8a:	e016      	b.n	8014aba <uxr_write_framed_msg+0xb2>
 8014a8c:	2a29      	cmp	r2, #41	; 0x29
 8014a8e:	d868      	bhi.n	8014b62 <uxr_write_framed_msg+0x15a>
 8014a90:	18a0      	adds	r0, r4, r2
 8014a92:	3201      	adds	r2, #1
 8014a94:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8014a98:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014a9c:	ea88 0101 	eor.w	r1, r8, r1
 8014aa0:	4b7d      	ldr	r3, [pc, #500]	; (8014c98 <uxr_write_framed_msg+0x290>)
 8014aa2:	f109 0901 	add.w	r9, r9, #1
 8014aa6:	b2c9      	uxtb	r1, r1
 8014aa8:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8014aac:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 8014ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ab2:	454b      	cmp	r3, r9
 8014ab4:	d969      	bls.n	8014b8a <uxr_write_framed_msg+0x182>
 8014ab6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014aba:	f81b 1009 	ldrb.w	r1, [fp, r9]
 8014abe:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 8014ac2:	2801      	cmp	r0, #1
 8014ac4:	d8e2      	bhi.n	8014a8c <uxr_write_framed_msg+0x84>
 8014ac6:	1c50      	adds	r0, r2, #1
 8014ac8:	b2c0      	uxtb	r0, r0
 8014aca:	2829      	cmp	r0, #41	; 0x29
 8014acc:	d849      	bhi.n	8014b62 <uxr_write_framed_msg+0x15a>
 8014ace:	18a0      	adds	r0, r4, r2
 8014ad0:	f04f 037d 	mov.w	r3, #125	; 0x7d
 8014ad4:	3202      	adds	r2, #2
 8014ad6:	f081 0520 	eor.w	r5, r1, #32
 8014ada:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8014ade:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 8014ae2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014ae6:	e7d9      	b.n	8014a9c <uxr_write_framed_msg+0x94>
 8014ae8:	2104      	movs	r1, #4
 8014aea:	f04f 0c03 	mov.w	ip, #3
 8014aee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014af0:	4422      	add	r2, r4
 8014af2:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 8014af6:	44a4      	add	ip, r4
 8014af8:	b2dd      	uxtb	r5, r3
 8014afa:	f080 0020 	eor.w	r0, r0, #32
 8014afe:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 8014b02:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014b06:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8014b0a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014b0e:	2a01      	cmp	r2, #1
 8014b10:	d8a2      	bhi.n	8014a58 <uxr_write_framed_msg+0x50>
 8014b12:	1862      	adds	r2, r4, r1
 8014b14:	207d      	movs	r0, #125	; 0x7d
 8014b16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b18:	f085 0520 	eor.w	r5, r5, #32
 8014b1c:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8014b20:	3102      	adds	r1, #2
 8014b22:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8014b26:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8014b2a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014b2e:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8014b32:	2a01      	cmp	r2, #1
 8014b34:	d89d      	bhi.n	8014a72 <uxr_write_framed_msg+0x6a>
 8014b36:	1c4d      	adds	r5, r1, #1
 8014b38:	1c8a      	adds	r2, r1, #2
 8014b3a:	f080 0020 	eor.w	r0, r0, #32
 8014b3e:	4421      	add	r1, r4
 8014b40:	fa54 f585 	uxtab	r5, r4, r5
 8014b44:	b2d2      	uxtb	r2, r2
 8014b46:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8014b4a:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8014b4e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8014b52:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d194      	bne.n	8014a84 <uxr_write_framed_msg+0x7c>
 8014b5a:	4619      	mov	r1, r3
 8014b5c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8014b60:	e019      	b.n	8014b96 <uxr_write_framed_msg+0x18e>
 8014b62:	2500      	movs	r5, #0
 8014b64:	e000      	b.n	8014b68 <uxr_write_framed_msg+0x160>
 8014b66:	b160      	cbz	r0, 8014b82 <uxr_write_framed_msg+0x17a>
 8014b68:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014b6c:	1b52      	subs	r2, r2, r5
 8014b6e:	4653      	mov	r3, sl
 8014b70:	4638      	mov	r0, r7
 8014b72:	4421      	add	r1, r4
 8014b74:	47b0      	blx	r6
 8014b76:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014b7a:	4405      	add	r5, r0
 8014b7c:	4295      	cmp	r5, r2
 8014b7e:	d3f2      	bcc.n	8014b66 <uxr_write_framed_msg+0x15e>
 8014b80:	d066      	beq.n	8014c50 <uxr_write_framed_msg+0x248>
 8014b82:	2000      	movs	r0, #0
 8014b84:	b003      	add	sp, #12
 8014b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b8a:	fa5f f188 	uxtb.w	r1, r8
 8014b8e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014b92:	f8ad 8004 	strh.w	r8, [sp, #4]
 8014b96:	f04f 0900 	mov.w	r9, #0
 8014b9a:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 8014b9e:	46c8      	mov	r8, r9
 8014ba0:	e013      	b.n	8014bca <uxr_write_framed_msg+0x1c2>
 8014ba2:	2a29      	cmp	r2, #41	; 0x29
 8014ba4:	d824      	bhi.n	8014bf0 <uxr_write_framed_msg+0x1e8>
 8014ba6:	18a3      	adds	r3, r4, r2
 8014ba8:	3201      	adds	r2, #1
 8014baa:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8014bae:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014bb2:	f109 0901 	add.w	r9, r9, #1
 8014bb6:	f1b9 0f02 	cmp.w	r9, #2
 8014bba:	d02d      	beq.n	8014c18 <uxr_write_framed_msg+0x210>
 8014bbc:	f109 0308 	add.w	r3, r9, #8
 8014bc0:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014bc4:	446b      	add	r3, sp
 8014bc6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8014bca:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8014bce:	2b01      	cmp	r3, #1
 8014bd0:	d8e7      	bhi.n	8014ba2 <uxr_write_framed_msg+0x19a>
 8014bd2:	1c53      	adds	r3, r2, #1
 8014bd4:	b2db      	uxtb	r3, r3
 8014bd6:	2b29      	cmp	r3, #41	; 0x29
 8014bd8:	d80a      	bhi.n	8014bf0 <uxr_write_framed_msg+0x1e8>
 8014bda:	18a3      	adds	r3, r4, r2
 8014bdc:	f081 0120 	eor.w	r1, r1, #32
 8014be0:	3202      	adds	r2, #2
 8014be2:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 8014be6:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 8014bea:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014bee:	e7e0      	b.n	8014bb2 <uxr_write_framed_msg+0x1aa>
 8014bf0:	2500      	movs	r5, #0
 8014bf2:	e001      	b.n	8014bf8 <uxr_write_framed_msg+0x1f0>
 8014bf4:	2800      	cmp	r0, #0
 8014bf6:	d0c4      	beq.n	8014b82 <uxr_write_framed_msg+0x17a>
 8014bf8:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014bfc:	1b52      	subs	r2, r2, r5
 8014bfe:	4653      	mov	r3, sl
 8014c00:	4638      	mov	r0, r7
 8014c02:	4421      	add	r1, r4
 8014c04:	47b0      	blx	r6
 8014c06:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014c0a:	4405      	add	r5, r0
 8014c0c:	4295      	cmp	r5, r2
 8014c0e:	d3f1      	bcc.n	8014bf4 <uxr_write_framed_msg+0x1ec>
 8014c10:	d1b7      	bne.n	8014b82 <uxr_write_framed_msg+0x17a>
 8014c12:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 8014c16:	e7d1      	b.n	8014bbc <uxr_write_framed_msg+0x1b4>
 8014c18:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014c1c:	b19a      	cbz	r2, 8014c46 <uxr_write_framed_msg+0x23e>
 8014c1e:	2500      	movs	r5, #0
 8014c20:	e001      	b.n	8014c26 <uxr_write_framed_msg+0x21e>
 8014c22:	2800      	cmp	r0, #0
 8014c24:	d0ad      	beq.n	8014b82 <uxr_write_framed_msg+0x17a>
 8014c26:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014c2a:	1b52      	subs	r2, r2, r5
 8014c2c:	4653      	mov	r3, sl
 8014c2e:	4638      	mov	r0, r7
 8014c30:	4421      	add	r1, r4
 8014c32:	47b0      	blx	r6
 8014c34:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014c38:	4405      	add	r5, r0
 8014c3a:	4295      	cmp	r5, r2
 8014c3c:	d3f1      	bcc.n	8014c22 <uxr_write_framed_msg+0x21a>
 8014c3e:	d1a0      	bne.n	8014b82 <uxr_write_framed_msg+0x17a>
 8014c40:	2300      	movs	r3, #0
 8014c42:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8014c46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c48:	b298      	uxth	r0, r3
 8014c4a:	b003      	add	sp, #12
 8014c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c50:	f04f 0300 	mov.w	r3, #0
 8014c54:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8014c58:	e72a      	b.n	8014ab0 <uxr_write_framed_msg+0xa8>
 8014c5a:	217d      	movs	r1, #125	; 0x7d
 8014c5c:	f082 0220 	eor.w	r2, r2, #32
 8014c60:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8014c64:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8014c68:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8014c6c:	2203      	movs	r2, #3
 8014c6e:	2901      	cmp	r1, #1
 8014c70:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014c74:	d803      	bhi.n	8014c7e <uxr_write_framed_msg+0x276>
 8014c76:	2105      	movs	r1, #5
 8014c78:	f04f 0c04 	mov.w	ip, #4
 8014c7c:	e737      	b.n	8014aee <uxr_write_framed_msg+0xe6>
 8014c7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c80:	2104      	movs	r1, #4
 8014c82:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8014c86:	b2dd      	uxtb	r5, r3
 8014c88:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014c8c:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014c90:	2a01      	cmp	r2, #1
 8014c92:	f63f aee1 	bhi.w	8014a58 <uxr_write_framed_msg+0x50>
 8014c96:	e73c      	b.n	8014b12 <uxr_write_framed_msg+0x10a>
 8014c98:	0801d60c 	.word	0x0801d60c

08014c9c <uxr_framing_read_transport>:
 8014c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ca0:	4604      	mov	r4, r0
 8014ca2:	b085      	sub	sp, #20
 8014ca4:	4692      	mov	sl, r2
 8014ca6:	4689      	mov	r9, r1
 8014ca8:	461d      	mov	r5, r3
 8014caa:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8014cac:	f000 fca6 	bl	80155fc <uxr_millis>
 8014cb0:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8014cb4:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 8014cb8:	4680      	mov	r8, r0
 8014cba:	42ba      	cmp	r2, r7
 8014cbc:	d05f      	beq.n	8014d7e <uxr_framing_read_transport+0xe2>
 8014cbe:	d817      	bhi.n	8014cf0 <uxr_framing_read_transport+0x54>
 8014cc0:	3f01      	subs	r7, #1
 8014cc2:	1aba      	subs	r2, r7, r2
 8014cc4:	2700      	movs	r7, #0
 8014cc6:	b2d2      	uxtb	r2, r2
 8014cc8:	42b2      	cmp	r2, r6
 8014cca:	d81a      	bhi.n	8014d02 <uxr_framing_read_transport+0x66>
 8014ccc:	19d3      	adds	r3, r2, r7
 8014cce:	42b3      	cmp	r3, r6
 8014cd0:	d852      	bhi.n	8014d78 <uxr_framing_read_transport+0xdc>
 8014cd2:	b9d2      	cbnz	r2, 8014d0a <uxr_framing_read_transport+0x6e>
 8014cd4:	2600      	movs	r6, #0
 8014cd6:	f000 fc91 	bl	80155fc <uxr_millis>
 8014cda:	682b      	ldr	r3, [r5, #0]
 8014cdc:	eba0 0008 	sub.w	r0, r0, r8
 8014ce0:	1a1b      	subs	r3, r3, r0
 8014ce2:	4630      	mov	r0, r6
 8014ce4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014ce8:	602b      	str	r3, [r5, #0]
 8014cea:	b005      	add	sp, #20
 8014cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cf0:	2f00      	cmp	r7, #0
 8014cf2:	d060      	beq.n	8014db6 <uxr_framing_read_transport+0x11a>
 8014cf4:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 8014cf8:	3f01      	subs	r7, #1
 8014cfa:	b2d2      	uxtb	r2, r2
 8014cfc:	b2ff      	uxtb	r7, r7
 8014cfe:	42b2      	cmp	r2, r6
 8014d00:	d9e4      	bls.n	8014ccc <uxr_framing_read_transport+0x30>
 8014d02:	b2f2      	uxtb	r2, r6
 8014d04:	2700      	movs	r7, #0
 8014d06:	2a00      	cmp	r2, #0
 8014d08:	d0e4      	beq.n	8014cd4 <uxr_framing_read_transport+0x38>
 8014d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d0c:	4650      	mov	r0, sl
 8014d0e:	9203      	str	r2, [sp, #12]
 8014d10:	9300      	str	r3, [sp, #0]
 8014d12:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014d16:	682b      	ldr	r3, [r5, #0]
 8014d18:	3102      	adds	r1, #2
 8014d1a:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8014dc0 <uxr_framing_read_transport+0x124>
 8014d1e:	4421      	add	r1, r4
 8014d20:	47c8      	blx	r9
 8014d22:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014d26:	4606      	mov	r6, r0
 8014d28:	4403      	add	r3, r0
 8014d2a:	0859      	lsrs	r1, r3, #1
 8014d2c:	fbab 2101 	umull	r2, r1, fp, r1
 8014d30:	222a      	movs	r2, #42	; 0x2a
 8014d32:	0889      	lsrs	r1, r1, #2
 8014d34:	fb02 3111 	mls	r1, r2, r1, r3
 8014d38:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8014d3c:	2800      	cmp	r0, #0
 8014d3e:	d0c9      	beq.n	8014cd4 <uxr_framing_read_transport+0x38>
 8014d40:	9a03      	ldr	r2, [sp, #12]
 8014d42:	4290      	cmp	r0, r2
 8014d44:	d1c7      	bne.n	8014cd6 <uxr_framing_read_transport+0x3a>
 8014d46:	2f00      	cmp	r7, #0
 8014d48:	d0c5      	beq.n	8014cd6 <uxr_framing_read_transport+0x3a>
 8014d4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d4c:	3102      	adds	r1, #2
 8014d4e:	463a      	mov	r2, r7
 8014d50:	4650      	mov	r0, sl
 8014d52:	4421      	add	r1, r4
 8014d54:	9300      	str	r3, [sp, #0]
 8014d56:	2300      	movs	r3, #0
 8014d58:	47c8      	blx	r9
 8014d5a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8014d5e:	4406      	add	r6, r0
 8014d60:	1813      	adds	r3, r2, r0
 8014d62:	085a      	lsrs	r2, r3, #1
 8014d64:	fbab 1b02 	umull	r1, fp, fp, r2
 8014d68:	222a      	movs	r2, #42	; 0x2a
 8014d6a:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8014d6e:	fb02 331b 	mls	r3, r2, fp, r3
 8014d72:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8014d76:	e7ae      	b.n	8014cd6 <uxr_framing_read_transport+0x3a>
 8014d78:	1ab6      	subs	r6, r6, r2
 8014d7a:	b2f7      	uxtb	r7, r6
 8014d7c:	e7a9      	b.n	8014cd2 <uxr_framing_read_transport+0x36>
 8014d7e:	2300      	movs	r3, #0
 8014d80:	2e28      	cmp	r6, #40	; 0x28
 8014d82:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8014d84:	d9bd      	bls.n	8014d02 <uxr_framing_read_transport+0x66>
 8014d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d88:	2229      	movs	r2, #41	; 0x29
 8014d8a:	1ca1      	adds	r1, r4, #2
 8014d8c:	4650      	mov	r0, sl
 8014d8e:	9300      	str	r3, [sp, #0]
 8014d90:	682b      	ldr	r3, [r5, #0]
 8014d92:	47c8      	blx	r9
 8014d94:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014d98:	4606      	mov	r6, r0
 8014d9a:	212a      	movs	r1, #42	; 0x2a
 8014d9c:	4403      	add	r3, r0
 8014d9e:	4808      	ldr	r0, [pc, #32]	; (8014dc0 <uxr_framing_read_transport+0x124>)
 8014da0:	085a      	lsrs	r2, r3, #1
 8014da2:	fba0 0202 	umull	r0, r2, r0, r2
 8014da6:	0892      	lsrs	r2, r2, #2
 8014da8:	fb01 3312 	mls	r3, r1, r2, r3
 8014dac:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8014db0:	2e00      	cmp	r6, #0
 8014db2:	d08f      	beq.n	8014cd4 <uxr_framing_read_transport+0x38>
 8014db4:	e78f      	b.n	8014cd6 <uxr_framing_read_transport+0x3a>
 8014db6:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 8014dba:	b2d2      	uxtb	r2, r2
 8014dbc:	e784      	b.n	8014cc8 <uxr_framing_read_transport+0x2c>
 8014dbe:	bf00      	nop
 8014dc0:	30c30c31 	.word	0x30c30c31

08014dc4 <uxr_read_framed_msg>:
 8014dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dc8:	461e      	mov	r6, r3
 8014dca:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8014dce:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8014dd2:	b083      	sub	sp, #12
 8014dd4:	4604      	mov	r4, r0
 8014dd6:	4688      	mov	r8, r1
 8014dd8:	429d      	cmp	r5, r3
 8014dda:	4691      	mov	r9, r2
 8014ddc:	f000 818c 	beq.w	80150f8 <uxr_read_framed_msg+0x334>
 8014de0:	7823      	ldrb	r3, [r4, #0]
 8014de2:	4dc3      	ldr	r5, [pc, #780]	; (80150f0 <uxr_read_framed_msg+0x32c>)
 8014de4:	4fc3      	ldr	r7, [pc, #780]	; (80150f4 <uxr_read_framed_msg+0x330>)
 8014de6:	2b07      	cmp	r3, #7
 8014de8:	d8fd      	bhi.n	8014de6 <uxr_read_framed_msg+0x22>
 8014dea:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014dee:	011c      	.short	0x011c
 8014df0:	00d900fb 	.word	0x00d900fb
 8014df4:	008f00ba 	.word	0x008f00ba
 8014df8:	00320051 	.word	0x00320051
 8014dfc:	0008      	.short	0x0008
 8014dfe:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014e02:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014e06:	4299      	cmp	r1, r3
 8014e08:	f000 814d 	beq.w	80150a6 <uxr_read_framed_msg+0x2e2>
 8014e0c:	18e2      	adds	r2, r4, r3
 8014e0e:	7892      	ldrb	r2, [r2, #2]
 8014e10:	2a7d      	cmp	r2, #125	; 0x7d
 8014e12:	f000 81b8 	beq.w	8015186 <uxr_read_framed_msg+0x3c2>
 8014e16:	3301      	adds	r3, #1
 8014e18:	212a      	movs	r1, #42	; 0x2a
 8014e1a:	2a7e      	cmp	r2, #126	; 0x7e
 8014e1c:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8014e20:	fba5 c000 	umull	ip, r0, r5, r0
 8014e24:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8014e28:	fb01 3310 	mls	r3, r1, r0, r3
 8014e2c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014e30:	f000 8257 	beq.w	80152e2 <uxr_read_framed_msg+0x51e>
 8014e34:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8014e36:	2000      	movs	r0, #0
 8014e38:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8014e3a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014e3e:	7020      	strb	r0, [r4, #0]
 8014e40:	b29b      	uxth	r3, r3
 8014e42:	4299      	cmp	r1, r3
 8014e44:	86a3      	strh	r3, [r4, #52]	; 0x34
 8014e46:	f000 8178 	beq.w	801513a <uxr_read_framed_msg+0x376>
 8014e4a:	2000      	movs	r0, #0
 8014e4c:	b003      	add	sp, #12
 8014e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e52:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014e56:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014e5a:	4298      	cmp	r0, r3
 8014e5c:	f000 8132 	beq.w	80150c4 <uxr_read_framed_msg+0x300>
 8014e60:	18e2      	adds	r2, r4, r3
 8014e62:	7891      	ldrb	r1, [r2, #2]
 8014e64:	297d      	cmp	r1, #125	; 0x7d
 8014e66:	f000 8170 	beq.w	801514a <uxr_read_framed_msg+0x386>
 8014e6a:	3301      	adds	r3, #1
 8014e6c:	202a      	movs	r0, #42	; 0x2a
 8014e6e:	297e      	cmp	r1, #126	; 0x7e
 8014e70:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014e74:	fba5 c202 	umull	ip, r2, r5, r2
 8014e78:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014e7c:	fb00 3312 	mls	r3, r0, r2, r3
 8014e80:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014e84:	f000 821d 	beq.w	80152c2 <uxr_read_framed_msg+0x4fe>
 8014e88:	2307      	movs	r3, #7
 8014e8a:	86a1      	strh	r1, [r4, #52]	; 0x34
 8014e8c:	7023      	strb	r3, [r4, #0]
 8014e8e:	e7aa      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8014e90:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8014e92:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8014e96:	459e      	cmp	lr, r3
 8014e98:	d827      	bhi.n	8014eea <uxr_read_framed_msg+0x126>
 8014e9a:	e032      	b.n	8014f02 <uxr_read_framed_msg+0x13e>
 8014e9c:	fba5 b101 	umull	fp, r1, r5, r1
 8014ea0:	f89c c002 	ldrb.w	ip, [ip, #2]
 8014ea4:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8014ea8:	0889      	lsrs	r1, r1, #2
 8014eaa:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 8014eae:	fb0b 0111 	mls	r1, fp, r1, r0
 8014eb2:	f000 80d4 	beq.w	801505e <uxr_read_framed_msg+0x29a>
 8014eb6:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8014eba:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 8014ebe:	f000 80cb 	beq.w	8015058 <uxr_read_framed_msg+0x294>
 8014ec2:	f806 c003 	strb.w	ip, [r6, r3]
 8014ec6:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8014ec8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8014eca:	ea80 010c 	eor.w	r1, r0, ip
 8014ece:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8014ed2:	3301      	adds	r3, #1
 8014ed4:	b2c9      	uxtb	r1, r1
 8014ed6:	b29b      	uxth	r3, r3
 8014ed8:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 8014edc:	4573      	cmp	r3, lr
 8014ede:	8663      	strh	r3, [r4, #50]	; 0x32
 8014ee0:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8014ee4:	86e2      	strh	r2, [r4, #54]	; 0x36
 8014ee6:	f080 811d 	bcs.w	8015124 <uxr_read_framed_msg+0x360>
 8014eea:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8014eee:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 8014ef2:	1c50      	adds	r0, r2, #1
 8014ef4:	eb04 0c02 	add.w	ip, r4, r2
 8014ef8:	4592      	cmp	sl, r2
 8014efa:	ea4f 0150 	mov.w	r1, r0, lsr #1
 8014efe:	d1cd      	bne.n	8014e9c <uxr_read_framed_msg+0xd8>
 8014f00:	459e      	cmp	lr, r3
 8014f02:	f040 8114 	bne.w	801512e <uxr_read_framed_msg+0x36a>
 8014f06:	2306      	movs	r3, #6
 8014f08:	7023      	strb	r3, [r4, #0]
 8014f0a:	e76c      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8014f0c:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014f10:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014f14:	4298      	cmp	r0, r3
 8014f16:	f000 80c6 	beq.w	80150a6 <uxr_read_framed_msg+0x2e2>
 8014f1a:	18e2      	adds	r2, r4, r3
 8014f1c:	7891      	ldrb	r1, [r2, #2]
 8014f1e:	297d      	cmp	r1, #125	; 0x7d
 8014f20:	f000 8193 	beq.w	801524a <uxr_read_framed_msg+0x486>
 8014f24:	3301      	adds	r3, #1
 8014f26:	202a      	movs	r0, #42	; 0x2a
 8014f28:	297e      	cmp	r1, #126	; 0x7e
 8014f2a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014f2e:	fba5 c202 	umull	ip, r2, r5, r2
 8014f32:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014f36:	fb00 3312 	mls	r3, r0, r2, r3
 8014f3a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014f3e:	f000 81d0 	beq.w	80152e2 <uxr_read_framed_msg+0x51e>
 8014f42:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8014f44:	2000      	movs	r0, #0
 8014f46:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8014f4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014f4c:	8660      	strh	r0, [r4, #50]	; 0x32
 8014f4e:	b29b      	uxth	r3, r3
 8014f50:	86e0      	strh	r0, [r4, #54]	; 0x36
 8014f52:	428b      	cmp	r3, r1
 8014f54:	8623      	strh	r3, [r4, #48]	; 0x30
 8014f56:	f240 80e2 	bls.w	801511e <uxr_read_framed_msg+0x35a>
 8014f5a:	7020      	strb	r0, [r4, #0]
 8014f5c:	b003      	add	sp, #12
 8014f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f62:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014f66:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014f6a:	4298      	cmp	r0, r3
 8014f6c:	f000 80aa 	beq.w	80150c4 <uxr_read_framed_msg+0x300>
 8014f70:	18e2      	adds	r2, r4, r3
 8014f72:	7891      	ldrb	r1, [r2, #2]
 8014f74:	297d      	cmp	r1, #125	; 0x7d
 8014f76:	f000 8186 	beq.w	8015286 <uxr_read_framed_msg+0x4c2>
 8014f7a:	3301      	adds	r3, #1
 8014f7c:	202a      	movs	r0, #42	; 0x2a
 8014f7e:	297e      	cmp	r1, #126	; 0x7e
 8014f80:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014f84:	fba5 c202 	umull	ip, r2, r5, r2
 8014f88:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014f8c:	fb00 3312 	mls	r3, r0, r2, r3
 8014f90:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014f94:	f000 8195 	beq.w	80152c2 <uxr_read_framed_msg+0x4fe>
 8014f98:	2304      	movs	r3, #4
 8014f9a:	8621      	strh	r1, [r4, #48]	; 0x30
 8014f9c:	7023      	strb	r3, [r4, #0]
 8014f9e:	e722      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8014fa0:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014fa4:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8014fa8:	4290      	cmp	r0, r2
 8014faa:	f000 80b4 	beq.w	8015116 <uxr_read_framed_msg+0x352>
 8014fae:	18a3      	adds	r3, r4, r2
 8014fb0:	7899      	ldrb	r1, [r3, #2]
 8014fb2:	297d      	cmp	r1, #125	; 0x7d
 8014fb4:	f000 8107 	beq.w	80151c6 <uxr_read_framed_msg+0x402>
 8014fb8:	3201      	adds	r2, #1
 8014fba:	232a      	movs	r3, #42	; 0x2a
 8014fbc:	297e      	cmp	r1, #126	; 0x7e
 8014fbe:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8014fc2:	fba5 c000 	umull	ip, r0, r5, r0
 8014fc6:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8014fca:	fb03 2210 	mls	r2, r3, r0, r2
 8014fce:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8014fd2:	f000 818a 	beq.w	80152ea <uxr_read_framed_msg+0x526>
 8014fd6:	7863      	ldrb	r3, [r4, #1]
 8014fd8:	428b      	cmp	r3, r1
 8014fda:	bf0c      	ite	eq
 8014fdc:	2303      	moveq	r3, #3
 8014fde:	2300      	movne	r3, #0
 8014fe0:	7023      	strb	r3, [r4, #0]
 8014fe2:	e700      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014fea:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 8014fee:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014ff2:	4299      	cmp	r1, r3
 8014ff4:	d06a      	beq.n	80150cc <uxr_read_framed_msg+0x308>
 8014ff6:	18e2      	adds	r2, r4, r3
 8014ff8:	7890      	ldrb	r0, [r2, #2]
 8014ffa:	287d      	cmp	r0, #125	; 0x7d
 8014ffc:	f000 8100 	beq.w	8015200 <uxr_read_framed_msg+0x43c>
 8015000:	3301      	adds	r3, #1
 8015002:	212a      	movs	r1, #42	; 0x2a
 8015004:	287e      	cmp	r0, #126	; 0x7e
 8015006:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 801500a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 801500e:	fba5 c202 	umull	ip, r2, r5, r2
 8015012:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015016:	fb01 3312 	mls	r3, r1, r2, r3
 801501a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801501e:	d055      	beq.n	80150cc <uxr_read_framed_msg+0x308>
 8015020:	2302      	movs	r3, #2
 8015022:	7023      	strb	r3, [r4, #0]
 8015024:	e6df      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8015026:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 801502a:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 801502e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8015032:	1c5a      	adds	r2, r3, #1
 8015034:	459c      	cmp	ip, r3
 8015036:	eb04 0103 	add.w	r1, r4, r3
 801503a:	ea4f 0352 	mov.w	r3, r2, lsr #1
 801503e:	f43f af04 	beq.w	8014e4a <uxr_read_framed_msg+0x86>
 8015042:	fba5 0303 	umull	r0, r3, r5, r3
 8015046:	7889      	ldrb	r1, [r1, #2]
 8015048:	089b      	lsrs	r3, r3, #2
 801504a:	297e      	cmp	r1, #126	; 0x7e
 801504c:	fb0e 2313 	mls	r3, lr, r3, r2
 8015050:	b2db      	uxtb	r3, r3
 8015052:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8015056:	d1ec      	bne.n	8015032 <uxr_read_framed_msg+0x26e>
 8015058:	2301      	movs	r3, #1
 801505a:	7023      	strb	r3, [r4, #0]
 801505c:	e6c3      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 801505e:	1c50      	adds	r0, r2, #1
 8015060:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8015064:	3202      	adds	r2, #2
 8015066:	0841      	lsrs	r1, r0, #1
 8015068:	fba5 c101 	umull	ip, r1, r5, r1
 801506c:	0889      	lsrs	r1, r1, #2
 801506e:	fb0b 0111 	mls	r1, fp, r1, r0
 8015072:	1860      	adds	r0, r4, r1
 8015074:	b2c9      	uxtb	r1, r1
 8015076:	458a      	cmp	sl, r1
 8015078:	f43f af42 	beq.w	8014f00 <uxr_read_framed_msg+0x13c>
 801507c:	0851      	lsrs	r1, r2, #1
 801507e:	7880      	ldrb	r0, [r0, #2]
 8015080:	fba5 a101 	umull	sl, r1, r5, r1
 8015084:	287e      	cmp	r0, #126	; 0x7e
 8015086:	f080 0c20 	eor.w	ip, r0, #32
 801508a:	ea4f 0191 	mov.w	r1, r1, lsr #2
 801508e:	fb0b 2211 	mls	r2, fp, r1, r2
 8015092:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8015096:	f47f af14 	bne.w	8014ec2 <uxr_read_framed_msg+0xfe>
 801509a:	459e      	cmp	lr, r3
 801509c:	f43f af33 	beq.w	8014f06 <uxr_read_framed_msg+0x142>
 80150a0:	2301      	movs	r3, #1
 80150a2:	7023      	strb	r3, [r4, #0]
 80150a4:	e69f      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 80150a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80150a8:	9300      	str	r3, [sp, #0]
 80150aa:	2301      	movs	r3, #1
 80150ac:	9301      	str	r3, [sp, #4]
 80150ae:	464a      	mov	r2, r9
 80150b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80150b2:	4641      	mov	r1, r8
 80150b4:	4620      	mov	r0, r4
 80150b6:	f7ff fdf1 	bl	8014c9c <uxr_framing_read_transport>
 80150ba:	2800      	cmp	r0, #0
 80150bc:	f43f aec5 	beq.w	8014e4a <uxr_read_framed_msg+0x86>
 80150c0:	7823      	ldrb	r3, [r4, #0]
 80150c2:	e690      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 80150c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80150c6:	9300      	str	r3, [sp, #0]
 80150c8:	2302      	movs	r3, #2
 80150ca:	e7ef      	b.n	80150ac <uxr_read_framed_msg+0x2e8>
 80150cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80150ce:	464a      	mov	r2, r9
 80150d0:	4641      	mov	r1, r8
 80150d2:	4620      	mov	r0, r4
 80150d4:	9300      	str	r3, [sp, #0]
 80150d6:	2304      	movs	r3, #4
 80150d8:	9301      	str	r3, [sp, #4]
 80150da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80150dc:	f7ff fdde 	bl	8014c9c <uxr_framing_read_transport>
 80150e0:	2800      	cmp	r0, #0
 80150e2:	d1ed      	bne.n	80150c0 <uxr_read_framed_msg+0x2fc>
 80150e4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 80150e8:	2b7e      	cmp	r3, #126	; 0x7e
 80150ea:	d0e9      	beq.n	80150c0 <uxr_read_framed_msg+0x2fc>
 80150ec:	e6ad      	b.n	8014e4a <uxr_read_framed_msg+0x86>
 80150ee:	bf00      	nop
 80150f0:	30c30c31 	.word	0x30c30c31
 80150f4:	0801d60c 	.word	0x0801d60c
 80150f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80150fa:	9300      	str	r3, [sp, #0]
 80150fc:	2305      	movs	r3, #5
 80150fe:	9301      	str	r3, [sp, #4]
 8015100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015102:	f7ff fdcb 	bl	8014c9c <uxr_framing_read_transport>
 8015106:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 801510a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801510e:	429a      	cmp	r2, r3
 8015110:	f43f ae9b 	beq.w	8014e4a <uxr_read_framed_msg+0x86>
 8015114:	e664      	b.n	8014de0 <uxr_read_framed_msg+0x1c>
 8015116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015118:	9300      	str	r3, [sp, #0]
 801511a:	2303      	movs	r3, #3
 801511c:	e7c6      	b.n	80150ac <uxr_read_framed_msg+0x2e8>
 801511e:	2305      	movs	r3, #5
 8015120:	7023      	strb	r3, [r4, #0]
 8015122:	e660      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 8015124:	f43f aeef 	beq.w	8014f06 <uxr_read_framed_msg+0x142>
 8015128:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801512c:	d094      	beq.n	8015058 <uxr_read_framed_msg+0x294>
 801512e:	ebae 0303 	sub.w	r3, lr, r3
 8015132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015134:	3302      	adds	r3, #2
 8015136:	9200      	str	r2, [sp, #0]
 8015138:	e7b8      	b.n	80150ac <uxr_read_framed_msg+0x2e8>
 801513a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801513e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015140:	7013      	strb	r3, [r2, #0]
 8015142:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8015144:	b003      	add	sp, #12
 8015146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801514a:	1c59      	adds	r1, r3, #1
 801514c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015150:	084a      	lsrs	r2, r1, #1
 8015152:	fba5 e202 	umull	lr, r2, r5, r2
 8015156:	0892      	lsrs	r2, r2, #2
 8015158:	fb0c 1212 	mls	r2, ip, r2, r1
 801515c:	b2d1      	uxtb	r1, r2
 801515e:	4288      	cmp	r0, r1
 8015160:	d0b0      	beq.n	80150c4 <uxr_read_framed_msg+0x300>
 8015162:	3302      	adds	r3, #2
 8015164:	4422      	add	r2, r4
 8015166:	7891      	ldrb	r1, [r2, #2]
 8015168:	085a      	lsrs	r2, r3, #1
 801516a:	fba5 0202 	umull	r0, r2, r5, r2
 801516e:	297e      	cmp	r1, #126	; 0x7e
 8015170:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015174:	fb0c 3312 	mls	r3, ip, r2, r3
 8015178:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801517c:	f000 80a1 	beq.w	80152c2 <uxr_read_framed_msg+0x4fe>
 8015180:	f081 0120 	eor.w	r1, r1, #32
 8015184:	e680      	b.n	8014e88 <uxr_read_framed_msg+0xc4>
 8015186:	f103 0c01 	add.w	ip, r3, #1
 801518a:	202a      	movs	r0, #42	; 0x2a
 801518c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8015190:	fba5 e202 	umull	lr, r2, r5, r2
 8015194:	0892      	lsrs	r2, r2, #2
 8015196:	fb00 c212 	mls	r2, r0, r2, ip
 801519a:	fa5f fc82 	uxtb.w	ip, r2
 801519e:	4561      	cmp	r1, ip
 80151a0:	d081      	beq.n	80150a6 <uxr_read_framed_msg+0x2e2>
 80151a2:	3302      	adds	r3, #2
 80151a4:	4422      	add	r2, r4
 80151a6:	0859      	lsrs	r1, r3, #1
 80151a8:	7892      	ldrb	r2, [r2, #2]
 80151aa:	fba5 c101 	umull	ip, r1, r5, r1
 80151ae:	2a7e      	cmp	r2, #126	; 0x7e
 80151b0:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80151b4:	fb00 3311 	mls	r3, r0, r1, r3
 80151b8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80151bc:	f000 8091 	beq.w	80152e2 <uxr_read_framed_msg+0x51e>
 80151c0:	f082 0220 	eor.w	r2, r2, #32
 80151c4:	e636      	b.n	8014e34 <uxr_read_framed_msg+0x70>
 80151c6:	1c51      	adds	r1, r2, #1
 80151c8:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80151cc:	084b      	lsrs	r3, r1, #1
 80151ce:	fba5 e303 	umull	lr, r3, r5, r3
 80151d2:	089b      	lsrs	r3, r3, #2
 80151d4:	fb0c 1313 	mls	r3, ip, r3, r1
 80151d8:	b2d9      	uxtb	r1, r3
 80151da:	4288      	cmp	r0, r1
 80151dc:	d09b      	beq.n	8015116 <uxr_read_framed_msg+0x352>
 80151de:	3202      	adds	r2, #2
 80151e0:	4423      	add	r3, r4
 80151e2:	0850      	lsrs	r0, r2, #1
 80151e4:	789b      	ldrb	r3, [r3, #2]
 80151e6:	fba5 1000 	umull	r1, r0, r5, r0
 80151ea:	2b7e      	cmp	r3, #126	; 0x7e
 80151ec:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80151f0:	fb0c 2210 	mls	r2, ip, r0, r2
 80151f4:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80151f8:	d077      	beq.n	80152ea <uxr_read_framed_msg+0x526>
 80151fa:	f083 0120 	eor.w	r1, r3, #32
 80151fe:	e6ea      	b.n	8014fd6 <uxr_read_framed_msg+0x212>
 8015200:	f103 0c01 	add.w	ip, r3, #1
 8015204:	202a      	movs	r0, #42	; 0x2a
 8015206:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801520a:	fba5 e202 	umull	lr, r2, r5, r2
 801520e:	0892      	lsrs	r2, r2, #2
 8015210:	fb00 c212 	mls	r2, r0, r2, ip
 8015214:	fa5f fc82 	uxtb.w	ip, r2
 8015218:	4561      	cmp	r1, ip
 801521a:	f43f af57 	beq.w	80150cc <uxr_read_framed_msg+0x308>
 801521e:	3302      	adds	r3, #2
 8015220:	4422      	add	r2, r4
 8015222:	7891      	ldrb	r1, [r2, #2]
 8015224:	085a      	lsrs	r2, r3, #1
 8015226:	fba5 c202 	umull	ip, r2, r5, r2
 801522a:	297e      	cmp	r1, #126	; 0x7e
 801522c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015230:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015234:	fb00 3312 	mls	r3, r0, r2, r3
 8015238:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801523c:	f43f af46 	beq.w	80150cc <uxr_read_framed_msg+0x308>
 8015240:	f081 0120 	eor.w	r1, r1, #32
 8015244:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015248:	e6ea      	b.n	8015020 <uxr_read_framed_msg+0x25c>
 801524a:	1c59      	adds	r1, r3, #1
 801524c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015250:	084a      	lsrs	r2, r1, #1
 8015252:	fba5 e202 	umull	lr, r2, r5, r2
 8015256:	0892      	lsrs	r2, r2, #2
 8015258:	fb0c 1212 	mls	r2, ip, r2, r1
 801525c:	b2d1      	uxtb	r1, r2
 801525e:	4288      	cmp	r0, r1
 8015260:	f43f af21 	beq.w	80150a6 <uxr_read_framed_msg+0x2e2>
 8015264:	3302      	adds	r3, #2
 8015266:	4422      	add	r2, r4
 8015268:	7891      	ldrb	r1, [r2, #2]
 801526a:	085a      	lsrs	r2, r3, #1
 801526c:	fba5 0202 	umull	r0, r2, r5, r2
 8015270:	297e      	cmp	r1, #126	; 0x7e
 8015272:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015276:	fb0c 3312 	mls	r3, ip, r2, r3
 801527a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801527e:	d030      	beq.n	80152e2 <uxr_read_framed_msg+0x51e>
 8015280:	f081 0120 	eor.w	r1, r1, #32
 8015284:	e65d      	b.n	8014f42 <uxr_read_framed_msg+0x17e>
 8015286:	1c59      	adds	r1, r3, #1
 8015288:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801528c:	084a      	lsrs	r2, r1, #1
 801528e:	fba5 e202 	umull	lr, r2, r5, r2
 8015292:	0892      	lsrs	r2, r2, #2
 8015294:	fb0c 1212 	mls	r2, ip, r2, r1
 8015298:	b2d1      	uxtb	r1, r2
 801529a:	4288      	cmp	r0, r1
 801529c:	f43f af12 	beq.w	80150c4 <uxr_read_framed_msg+0x300>
 80152a0:	3302      	adds	r3, #2
 80152a2:	4422      	add	r2, r4
 80152a4:	7891      	ldrb	r1, [r2, #2]
 80152a6:	085a      	lsrs	r2, r3, #1
 80152a8:	fba5 0202 	umull	r0, r2, r5, r2
 80152ac:	297e      	cmp	r1, #126	; 0x7e
 80152ae:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80152b2:	fb0c 3312 	mls	r3, ip, r2, r3
 80152b6:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80152ba:	d002      	beq.n	80152c2 <uxr_read_framed_msg+0x4fe>
 80152bc:	f081 0120 	eor.w	r1, r1, #32
 80152c0:	e66a      	b.n	8014f98 <uxr_read_framed_msg+0x1d4>
 80152c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152c4:	9300      	str	r3, [sp, #0]
 80152c6:	2302      	movs	r3, #2
 80152c8:	9301      	str	r3, [sp, #4]
 80152ca:	464a      	mov	r2, r9
 80152cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152ce:	4641      	mov	r1, r8
 80152d0:	4620      	mov	r0, r4
 80152d2:	f7ff fce3 	bl	8014c9c <uxr_framing_read_transport>
 80152d6:	2800      	cmp	r0, #0
 80152d8:	f47f aef2 	bne.w	80150c0 <uxr_read_framed_msg+0x2fc>
 80152dc:	2301      	movs	r3, #1
 80152de:	7023      	strb	r3, [r4, #0]
 80152e0:	e581      	b.n	8014de6 <uxr_read_framed_msg+0x22>
 80152e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152e4:	9300      	str	r3, [sp, #0]
 80152e6:	2301      	movs	r3, #1
 80152e8:	e7ee      	b.n	80152c8 <uxr_read_framed_msg+0x504>
 80152ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152ec:	9300      	str	r3, [sp, #0]
 80152ee:	2303      	movs	r3, #3
 80152f0:	e7ea      	b.n	80152c8 <uxr_read_framed_msg+0x504>
 80152f2:	bf00      	nop

080152f4 <uxr_stream_id>:
 80152f4:	2901      	cmp	r1, #1
 80152f6:	4684      	mov	ip, r0
 80152f8:	b500      	push	{lr}
 80152fa:	b083      	sub	sp, #12
 80152fc:	d01f      	beq.n	801533e <uxr_stream_id+0x4a>
 80152fe:	2902      	cmp	r1, #2
 8015300:	f04f 0e00 	mov.w	lr, #0
 8015304:	d020      	beq.n	8015348 <uxr_stream_id+0x54>
 8015306:	2300      	movs	r3, #0
 8015308:	2000      	movs	r0, #0
 801530a:	f36e 0307 	bfi	r3, lr, #0, #8
 801530e:	f36c 230f 	bfi	r3, ip, #8, #8
 8015312:	f361 4317 	bfi	r3, r1, #16, #8
 8015316:	f362 631f 	bfi	r3, r2, #24, #8
 801531a:	fa5f fc83 	uxtb.w	ip, r3
 801531e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8015322:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8015326:	0e1b      	lsrs	r3, r3, #24
 8015328:	f36c 0007 	bfi	r0, ip, #0, #8
 801532c:	f361 200f 	bfi	r0, r1, #8, #8
 8015330:	f362 4017 	bfi	r0, r2, #16, #8
 8015334:	f363 601f 	bfi	r0, r3, #24, #8
 8015338:	b003      	add	sp, #12
 801533a:	f85d fb04 	ldr.w	pc, [sp], #4
 801533e:	f100 0e01 	add.w	lr, r0, #1
 8015342:	fa5f fe8e 	uxtb.w	lr, lr
 8015346:	e7de      	b.n	8015306 <uxr_stream_id+0x12>
 8015348:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 801534c:	e7db      	b.n	8015306 <uxr_stream_id+0x12>
 801534e:	bf00      	nop

08015350 <uxr_stream_id_from_raw>:
 8015350:	b082      	sub	sp, #8
 8015352:	b130      	cbz	r0, 8015362 <uxr_stream_id_from_raw+0x12>
 8015354:	0603      	lsls	r3, r0, #24
 8015356:	d421      	bmi.n	801539c <uxr_stream_id_from_raw+0x4c>
 8015358:	1e42      	subs	r2, r0, #1
 801535a:	f04f 0c01 	mov.w	ip, #1
 801535e:	b2d2      	uxtb	r2, r2
 8015360:	e001      	b.n	8015366 <uxr_stream_id_from_raw+0x16>
 8015362:	4684      	mov	ip, r0
 8015364:	4602      	mov	r2, r0
 8015366:	2300      	movs	r3, #0
 8015368:	f360 0307 	bfi	r3, r0, #0, #8
 801536c:	2000      	movs	r0, #0
 801536e:	f362 230f 	bfi	r3, r2, #8, #8
 8015372:	f36c 4317 	bfi	r3, ip, #16, #8
 8015376:	f361 631f 	bfi	r3, r1, #24, #8
 801537a:	fa5f fc83 	uxtb.w	ip, r3
 801537e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8015382:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8015386:	0e1b      	lsrs	r3, r3, #24
 8015388:	f36c 0007 	bfi	r0, ip, #0, #8
 801538c:	f361 200f 	bfi	r0, r1, #8, #8
 8015390:	f362 4017 	bfi	r0, r2, #16, #8
 8015394:	f363 601f 	bfi	r0, r3, #24, #8
 8015398:	b002      	add	sp, #8
 801539a:	4770      	bx	lr
 801539c:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 80153a0:	f04f 0c02 	mov.w	ip, #2
 80153a4:	e7df      	b.n	8015366 <uxr_stream_id_from_raw+0x16>
 80153a6:	bf00      	nop

080153a8 <uxr_init_stream_storage>:
 80153a8:	2300      	movs	r3, #0
 80153aa:	7403      	strb	r3, [r0, #16]
 80153ac:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80153b0:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80153b4:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 80153b8:	4770      	bx	lr
 80153ba:	bf00      	nop

080153bc <uxr_reset_stream_storage>:
 80153bc:	b570      	push	{r4, r5, r6, lr}
 80153be:	7c03      	ldrb	r3, [r0, #16]
 80153c0:	4604      	mov	r4, r0
 80153c2:	b14b      	cbz	r3, 80153d8 <uxr_reset_stream_storage+0x1c>
 80153c4:	4606      	mov	r6, r0
 80153c6:	2500      	movs	r5, #0
 80153c8:	4630      	mov	r0, r6
 80153ca:	3501      	adds	r5, #1
 80153cc:	f004 fea6 	bl	801a11c <uxr_reset_output_best_effort_stream>
 80153d0:	7c23      	ldrb	r3, [r4, #16]
 80153d2:	3610      	adds	r6, #16
 80153d4:	42ab      	cmp	r3, r5
 80153d6:	d8f7      	bhi.n	80153c8 <uxr_reset_stream_storage+0xc>
 80153d8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80153dc:	b15b      	cbz	r3, 80153f6 <uxr_reset_stream_storage+0x3a>
 80153de:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80153e2:	2500      	movs	r5, #0
 80153e4:	4630      	mov	r0, r6
 80153e6:	3501      	adds	r5, #1
 80153e8:	f004 fc9e 	bl	8019d28 <uxr_reset_input_best_effort_stream>
 80153ec:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80153f0:	3602      	adds	r6, #2
 80153f2:	42ab      	cmp	r3, r5
 80153f4:	d8f6      	bhi.n	80153e4 <uxr_reset_stream_storage+0x28>
 80153f6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80153fa:	b15b      	cbz	r3, 8015414 <uxr_reset_stream_storage+0x58>
 80153fc:	f104 0618 	add.w	r6, r4, #24
 8015400:	2500      	movs	r5, #0
 8015402:	4630      	mov	r0, r6
 8015404:	3501      	adds	r5, #1
 8015406:	f004 ff37 	bl	801a278 <uxr_reset_output_reliable_stream>
 801540a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 801540e:	3628      	adds	r6, #40	; 0x28
 8015410:	42ab      	cmp	r3, r5
 8015412:	d8f6      	bhi.n	8015402 <uxr_reset_stream_storage+0x46>
 8015414:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8015418:	b15b      	cbz	r3, 8015432 <uxr_reset_stream_storage+0x76>
 801541a:	f104 0648 	add.w	r6, r4, #72	; 0x48
 801541e:	2500      	movs	r5, #0
 8015420:	4630      	mov	r0, r6
 8015422:	3501      	adds	r5, #1
 8015424:	f004 fcec 	bl	8019e00 <uxr_reset_input_reliable_stream>
 8015428:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801542c:	3618      	adds	r6, #24
 801542e:	42ab      	cmp	r3, r5
 8015430:	d8f6      	bhi.n	8015420 <uxr_reset_stream_storage+0x64>
 8015432:	bd70      	pop	{r4, r5, r6, pc}

08015434 <uxr_add_output_best_effort_buffer>:
 8015434:	b510      	push	{r4, lr}
 8015436:	7c04      	ldrb	r4, [r0, #16]
 8015438:	b082      	sub	sp, #8
 801543a:	f104 0c01 	add.w	ip, r4, #1
 801543e:	f880 c010 	strb.w	ip, [r0, #16]
 8015442:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8015446:	f004 fe5f 	bl	801a108 <uxr_init_output_best_effort_stream>
 801544a:	2201      	movs	r2, #1
 801544c:	4620      	mov	r0, r4
 801544e:	4611      	mov	r1, r2
 8015450:	b002      	add	sp, #8
 8015452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015456:	f7ff bf4d 	b.w	80152f4 <uxr_stream_id>
 801545a:	bf00      	nop

0801545c <uxr_add_output_reliable_buffer>:
 801545c:	b510      	push	{r4, lr}
 801545e:	b084      	sub	sp, #16
 8015460:	4684      	mov	ip, r0
 8015462:	2028      	movs	r0, #40	; 0x28
 8015464:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8015468:	9400      	str	r4, [sp, #0]
 801546a:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 801546e:	fb00 c004 	mla	r0, r0, r4, ip
 8015472:	f104 0e01 	add.w	lr, r4, #1
 8015476:	3018      	adds	r0, #24
 8015478:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 801547c:	f004 fec4 	bl	801a208 <uxr_init_output_reliable_stream>
 8015480:	2201      	movs	r2, #1
 8015482:	2102      	movs	r1, #2
 8015484:	4620      	mov	r0, r4
 8015486:	b004      	add	sp, #16
 8015488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801548c:	f7ff bf32 	b.w	80152f4 <uxr_stream_id>

08015490 <uxr_add_input_best_effort_buffer>:
 8015490:	b510      	push	{r4, lr}
 8015492:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8015496:	b082      	sub	sp, #8
 8015498:	1c62      	adds	r2, r4, #1
 801549a:	f104 0321 	add.w	r3, r4, #33	; 0x21
 801549e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 80154a2:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80154a6:	f004 fc3b 	bl	8019d20 <uxr_init_input_best_effort_stream>
 80154aa:	2200      	movs	r2, #0
 80154ac:	2101      	movs	r1, #1
 80154ae:	4620      	mov	r0, r4
 80154b0:	b002      	add	sp, #8
 80154b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80154b6:	f7ff bf1d 	b.w	80152f4 <uxr_stream_id>
 80154ba:	bf00      	nop

080154bc <uxr_add_input_reliable_buffer>:
 80154bc:	b510      	push	{r4, lr}
 80154be:	b084      	sub	sp, #16
 80154c0:	4684      	mov	ip, r0
 80154c2:	2018      	movs	r0, #24
 80154c4:	9c06      	ldr	r4, [sp, #24]
 80154c6:	9400      	str	r4, [sp, #0]
 80154c8:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 80154cc:	fb00 c004 	mla	r0, r0, r4, ip
 80154d0:	f104 0e01 	add.w	lr, r4, #1
 80154d4:	3048      	adds	r0, #72	; 0x48
 80154d6:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 80154da:	f004 fc6b 	bl	8019db4 <uxr_init_input_reliable_stream>
 80154de:	2200      	movs	r2, #0
 80154e0:	2102      	movs	r1, #2
 80154e2:	4620      	mov	r0, r4
 80154e4:	b004      	add	sp, #16
 80154e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80154ea:	f7ff bf03 	b.w	80152f4 <uxr_stream_id>
 80154ee:	bf00      	nop

080154f0 <uxr_get_output_best_effort_stream>:
 80154f0:	7c03      	ldrb	r3, [r0, #16]
 80154f2:	428b      	cmp	r3, r1
 80154f4:	bf8c      	ite	hi
 80154f6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80154fa:	2000      	movls	r0, #0
 80154fc:	4770      	bx	lr
 80154fe:	bf00      	nop

08015500 <uxr_get_output_reliable_stream>:
 8015500:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015504:	428b      	cmp	r3, r1
 8015506:	d904      	bls.n	8015512 <uxr_get_output_reliable_stream+0x12>
 8015508:	2328      	movs	r3, #40	; 0x28
 801550a:	fb03 0001 	mla	r0, r3, r1, r0
 801550e:	3018      	adds	r0, #24
 8015510:	4770      	bx	lr
 8015512:	2000      	movs	r0, #0
 8015514:	4770      	bx	lr
 8015516:	bf00      	nop

08015518 <uxr_get_input_best_effort_stream>:
 8015518:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 801551c:	428b      	cmp	r3, r1
 801551e:	d903      	bls.n	8015528 <uxr_get_input_best_effort_stream+0x10>
 8015520:	3121      	adds	r1, #33	; 0x21
 8015522:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8015526:	4770      	bx	lr
 8015528:	2000      	movs	r0, #0
 801552a:	4770      	bx	lr

0801552c <uxr_get_input_reliable_stream>:
 801552c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8015530:	428b      	cmp	r3, r1
 8015532:	d904      	bls.n	801553e <uxr_get_input_reliable_stream+0x12>
 8015534:	2318      	movs	r3, #24
 8015536:	fb03 0001 	mla	r0, r3, r1, r0
 801553a:	3048      	adds	r0, #72	; 0x48
 801553c:	4770      	bx	lr
 801553e:	2000      	movs	r0, #0
 8015540:	4770      	bx	lr
 8015542:	bf00      	nop

08015544 <uxr_output_streams_confirmed>:
 8015544:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015548:	b183      	cbz	r3, 801556c <uxr_output_streams_confirmed+0x28>
 801554a:	b570      	push	{r4, r5, r6, lr}
 801554c:	4606      	mov	r6, r0
 801554e:	f100 0518 	add.w	r5, r0, #24
 8015552:	2400      	movs	r4, #0
 8015554:	e000      	b.n	8015558 <uxr_output_streams_confirmed+0x14>
 8015556:	b140      	cbz	r0, 801556a <uxr_output_streams_confirmed+0x26>
 8015558:	4628      	mov	r0, r5
 801555a:	3401      	adds	r4, #1
 801555c:	f005 f900 	bl	801a760 <uxr_is_output_up_to_date>
 8015560:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 8015564:	3528      	adds	r5, #40	; 0x28
 8015566:	42a3      	cmp	r3, r4
 8015568:	d8f5      	bhi.n	8015556 <uxr_output_streams_confirmed+0x12>
 801556a:	bd70      	pop	{r4, r5, r6, pc}
 801556c:	2001      	movs	r0, #1
 801556e:	4770      	bx	lr

08015570 <uxr_buffer_submessage_header>:
 8015570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015572:	460e      	mov	r6, r1
 8015574:	2104      	movs	r1, #4
 8015576:	4604      	mov	r4, r0
 8015578:	4615      	mov	r5, r2
 801557a:	461f      	mov	r7, r3
 801557c:	f7f9 fac4 	bl	800eb08 <ucdr_align_to>
 8015580:	2301      	movs	r3, #1
 8015582:	4631      	mov	r1, r6
 8015584:	4620      	mov	r0, r4
 8015586:	ea47 0203 	orr.w	r2, r7, r3
 801558a:	7523      	strb	r3, [r4, #20]
 801558c:	462b      	mov	r3, r5
 801558e:	f000 fa29 	bl	80159e4 <uxr_serialize_submessage_header>
 8015592:	4620      	mov	r0, r4
 8015594:	f7f9 face 	bl	800eb34 <ucdr_buffer_remaining>
 8015598:	42a8      	cmp	r0, r5
 801559a:	bf34      	ite	cc
 801559c:	2000      	movcc	r0, #0
 801559e:	2001      	movcs	r0, #1
 80155a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80155a2:	bf00      	nop

080155a4 <uxr_read_submessage_header>:
 80155a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155a8:	4604      	mov	r4, r0
 80155aa:	460d      	mov	r5, r1
 80155ac:	2104      	movs	r1, #4
 80155ae:	4616      	mov	r6, r2
 80155b0:	4698      	mov	r8, r3
 80155b2:	f7f9 faa9 	bl	800eb08 <ucdr_align_to>
 80155b6:	4620      	mov	r0, r4
 80155b8:	f7f9 fabc 	bl	800eb34 <ucdr_buffer_remaining>
 80155bc:	2803      	cmp	r0, #3
 80155be:	bf8c      	ite	hi
 80155c0:	2701      	movhi	r7, #1
 80155c2:	2700      	movls	r7, #0
 80155c4:	d802      	bhi.n	80155cc <uxr_read_submessage_header+0x28>
 80155c6:	4638      	mov	r0, r7
 80155c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155cc:	4633      	mov	r3, r6
 80155ce:	4642      	mov	r2, r8
 80155d0:	4620      	mov	r0, r4
 80155d2:	4629      	mov	r1, r5
 80155d4:	f000 fa1a 	bl	8015a0c <uxr_deserialize_submessage_header>
 80155d8:	f898 3000 	ldrb.w	r3, [r8]
 80155dc:	4638      	mov	r0, r7
 80155de:	f003 0201 	and.w	r2, r3, #1
 80155e2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80155e6:	f888 3000 	strb.w	r3, [r8]
 80155ea:	7522      	strb	r2, [r4, #20]
 80155ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080155f0 <uxr_submessage_padding>:
 80155f0:	f010 0003 	ands.w	r0, r0, #3
 80155f4:	bf18      	it	ne
 80155f6:	f1c0 0004 	rsbne	r0, r0, #4
 80155fa:	4770      	bx	lr

080155fc <uxr_millis>:
 80155fc:	b510      	push	{r4, lr}
 80155fe:	b084      	sub	sp, #16
 8015600:	2001      	movs	r0, #1
 8015602:	4669      	mov	r1, sp
 8015604:	f7ec f8c4 	bl	8001790 <clock_gettime>
 8015608:	4908      	ldr	r1, [pc, #32]	; (801562c <uxr_millis+0x30>)
 801560a:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 801560e:	fba0 0301 	umull	r0, r3, r0, r1
 8015612:	1900      	adds	r0, r0, r4
 8015614:	fb01 3102 	mla	r1, r1, r2, r3
 8015618:	4a05      	ldr	r2, [pc, #20]	; (8015630 <uxr_millis+0x34>)
 801561a:	f04f 0300 	mov.w	r3, #0
 801561e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8015622:	f7ea fe75 	bl	8000310 <__aeabi_ldivmod>
 8015626:	b004      	add	sp, #16
 8015628:	bd10      	pop	{r4, pc}
 801562a:	bf00      	nop
 801562c:	3b9aca00 	.word	0x3b9aca00
 8015630:	000f4240 	.word	0x000f4240

08015634 <uxr_nanos>:
 8015634:	b510      	push	{r4, lr}
 8015636:	b084      	sub	sp, #16
 8015638:	2001      	movs	r0, #1
 801563a:	4669      	mov	r1, sp
 801563c:	f7ec f8a8 	bl	8001790 <clock_gettime>
 8015640:	4a06      	ldr	r2, [pc, #24]	; (801565c <uxr_nanos+0x28>)
 8015642:	9800      	ldr	r0, [sp, #0]
 8015644:	9902      	ldr	r1, [sp, #8]
 8015646:	fba0 0302 	umull	r0, r3, r0, r2
 801564a:	9c01      	ldr	r4, [sp, #4]
 801564c:	1840      	adds	r0, r0, r1
 801564e:	fb02 3304 	mla	r3, r2, r4, r3
 8015652:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8015656:	b004      	add	sp, #16
 8015658:	bd10      	pop	{r4, pc}
 801565a:	bf00      	nop
 801565c:	3b9aca00 	.word	0x3b9aca00

08015660 <on_full_output_buffer_fragmented>:
 8015660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015664:	460c      	mov	r4, r1
 8015666:	b08a      	sub	sp, #40	; 0x28
 8015668:	4606      	mov	r6, r0
 801566a:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 801566e:	f104 0008 	add.w	r0, r4, #8
 8015672:	f7ff ff45 	bl	8015500 <uxr_get_output_reliable_stream>
 8015676:	4605      	mov	r5, r0
 8015678:	f005 f87c 	bl	801a774 <get_available_free_slots>
 801567c:	b968      	cbnz	r0, 801569a <on_full_output_buffer_fragmented+0x3a>
 801567e:	4620      	mov	r0, r4
 8015680:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 8015684:	4798      	blx	r3
 8015686:	b918      	cbnz	r0, 8015690 <on_full_output_buffer_fragmented+0x30>
 8015688:	2001      	movs	r0, #1
 801568a:	b00a      	add	sp, #40	; 0x28
 801568c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015690:	4628      	mov	r0, r5
 8015692:	f005 f86f 	bl	801a774 <get_available_free_slots>
 8015696:	2800      	cmp	r0, #0
 8015698:	d0f6      	beq.n	8015688 <on_full_output_buffer_fragmented+0x28>
 801569a:	8929      	ldrh	r1, [r5, #8]
 801569c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80156a0:	89eb      	ldrh	r3, [r5, #14]
 80156a2:	7b28      	ldrb	r0, [r5, #12]
 80156a4:	686f      	ldr	r7, [r5, #4]
 80156a6:	1a12      	subs	r2, r2, r0
 80156a8:	fbb3 f0f1 	udiv	r0, r3, r1
 80156ac:	fbb7 f7f1 	udiv	r7, r7, r1
 80156b0:	fb01 3110 	mls	r1, r1, r0, r3
 80156b4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 80156b8:	b289      	uxth	r1, r1
 80156ba:	fb07 f101 	mul.w	r1, r7, r1
 80156be:	3f04      	subs	r7, #4
 80156c0:	443a      	add	r2, r7
 80156c2:	3104      	adds	r1, #4
 80156c4:	fa1f f882 	uxth.w	r8, r2
 80156c8:	463a      	mov	r2, r7
 80156ca:	eba3 0308 	sub.w	r3, r3, r8
 80156ce:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 80156d2:	682b      	ldr	r3, [r5, #0]
 80156d4:	4419      	add	r1, r3
 80156d6:	2300      	movs	r3, #0
 80156d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80156dc:	9000      	str	r0, [sp, #0]
 80156de:	a802      	add	r0, sp, #8
 80156e0:	f7f9 f9e4 	bl	800eaac <ucdr_init_buffer_origin_offset>
 80156e4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80156e8:	f102 0308 	add.w	r3, r2, #8
 80156ec:	42bb      	cmp	r3, r7
 80156ee:	d927      	bls.n	8015740 <on_full_output_buffer_fragmented+0xe0>
 80156f0:	4642      	mov	r2, r8
 80156f2:	2300      	movs	r3, #0
 80156f4:	210d      	movs	r1, #13
 80156f6:	a802      	add	r0, sp, #8
 80156f8:	f7ff ff3a 	bl	8015570 <uxr_buffer_submessage_header>
 80156fc:	8929      	ldrh	r1, [r5, #8]
 80156fe:	89eb      	ldrh	r3, [r5, #14]
 8015700:	686a      	ldr	r2, [r5, #4]
 8015702:	fbb3 f0f1 	udiv	r0, r3, r1
 8015706:	fbb2 f2f1 	udiv	r2, r2, r1
 801570a:	fb01 3310 	mls	r3, r1, r0, r3
 801570e:	b29b      	uxth	r3, r3
 8015710:	fb02 f303 	mul.w	r3, r2, r3
 8015714:	682a      	ldr	r2, [r5, #0]
 8015716:	50d7      	str	r7, [r2, r3]
 8015718:	2101      	movs	r1, #1
 801571a:	89e8      	ldrh	r0, [r5, #14]
 801571c:	f005 f84c 	bl	801a7b8 <uxr_seq_num_add>
 8015720:	9904      	ldr	r1, [sp, #16]
 8015722:	9a03      	ldr	r2, [sp, #12]
 8015724:	81e8      	strh	r0, [r5, #14]
 8015726:	4630      	mov	r0, r6
 8015728:	1a52      	subs	r2, r2, r1
 801572a:	f7f9 f9d1 	bl	800ead0 <ucdr_init_buffer>
 801572e:	4630      	mov	r0, r6
 8015730:	4622      	mov	r2, r4
 8015732:	490f      	ldr	r1, [pc, #60]	; (8015770 <on_full_output_buffer_fragmented+0x110>)
 8015734:	f7f9 f9a0 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 8015738:	2000      	movs	r0, #0
 801573a:	b00a      	add	sp, #40	; 0x28
 801573c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015740:	b292      	uxth	r2, r2
 8015742:	2302      	movs	r3, #2
 8015744:	210d      	movs	r1, #13
 8015746:	a802      	add	r0, sp, #8
 8015748:	f7ff ff12 	bl	8015570 <uxr_buffer_submessage_header>
 801574c:	8928      	ldrh	r0, [r5, #8]
 801574e:	89eb      	ldrh	r3, [r5, #14]
 8015750:	6869      	ldr	r1, [r5, #4]
 8015752:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8015756:	fbb3 f7f0 	udiv	r7, r3, r0
 801575a:	fbb1 f1f0 	udiv	r1, r1, r0
 801575e:	fb00 3317 	mls	r3, r0, r7, r3
 8015762:	3208      	adds	r2, #8
 8015764:	b29b      	uxth	r3, r3
 8015766:	fb01 f303 	mul.w	r3, r1, r3
 801576a:	6829      	ldr	r1, [r5, #0]
 801576c:	50ca      	str	r2, [r1, r3]
 801576e:	e7d3      	b.n	8015718 <on_full_output_buffer_fragmented+0xb8>
 8015770:	08015661 	.word	0x08015661

08015774 <uxr_prepare_output_stream>:
 8015774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015776:	b087      	sub	sp, #28
 8015778:	2707      	movs	r7, #7
 801577a:	2500      	movs	r5, #0
 801577c:	461c      	mov	r4, r3
 801577e:	4606      	mov	r6, r0
 8015780:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8015784:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015786:	e9cd 7500 	strd	r7, r5, [sp]
 801578a:	3204      	adds	r2, #4
 801578c:	f7fe ffc8 	bl	8014720 <uxr_prepare_stream_to_write_submessage>
 8015790:	f080 0201 	eor.w	r2, r0, #1
 8015794:	b2d2      	uxtb	r2, r2
 8015796:	75a2      	strb	r2, [r4, #22]
 8015798:	b112      	cbz	r2, 80157a0 <uxr_prepare_output_stream+0x2c>
 801579a:	4628      	mov	r0, r5
 801579c:	b007      	add	sp, #28
 801579e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157a0:	aa05      	add	r2, sp, #20
 80157a2:	9902      	ldr	r1, [sp, #8]
 80157a4:	4630      	mov	r0, r6
 80157a6:	f7ff f8f7 	bl	8014998 <uxr_init_base_object_request>
 80157aa:	a905      	add	r1, sp, #20
 80157ac:	4605      	mov	r5, r0
 80157ae:	4620      	mov	r0, r4
 80157b0:	f001 f8bc 	bl	801692c <uxr_serialize_WRITE_DATA_Payload_Data>
 80157b4:	69a6      	ldr	r6, [r4, #24]
 80157b6:	69e7      	ldr	r7, [r4, #28]
 80157b8:	4620      	mov	r0, r4
 80157ba:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80157be:	1a52      	subs	r2, r2, r1
 80157c0:	f7f9 f986 	bl	800ead0 <ucdr_init_buffer>
 80157c4:	4620      	mov	r0, r4
 80157c6:	463a      	mov	r2, r7
 80157c8:	4631      	mov	r1, r6
 80157ca:	f7f9 f955 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 80157ce:	4628      	mov	r0, r5
 80157d0:	b007      	add	sp, #28
 80157d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080157d4 <uxr_prepare_output_stream_fragmented>:
 80157d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157d8:	b091      	sub	sp, #68	; 0x44
 80157da:	4605      	mov	r5, r0
 80157dc:	3008      	adds	r0, #8
 80157de:	461e      	mov	r6, r3
 80157e0:	9105      	str	r1, [sp, #20]
 80157e2:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80157e6:	9204      	str	r2, [sp, #16]
 80157e8:	f7ff fe8a 	bl	8015500 <uxr_get_output_reliable_stream>
 80157ec:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80157f0:	2b01      	cmp	r3, #1
 80157f2:	f000 8093 	beq.w	801591c <uxr_prepare_output_stream_fragmented+0x148>
 80157f6:	4604      	mov	r4, r0
 80157f8:	2800      	cmp	r0, #0
 80157fa:	f000 808f 	beq.w	801591c <uxr_prepare_output_stream_fragmented+0x148>
 80157fe:	f004 ffb9 	bl	801a774 <get_available_free_slots>
 8015802:	2800      	cmp	r0, #0
 8015804:	f000 8085 	beq.w	8015912 <uxr_prepare_output_stream_fragmented+0x13e>
 8015808:	8923      	ldrh	r3, [r4, #8]
 801580a:	89e7      	ldrh	r7, [r4, #14]
 801580c:	6862      	ldr	r2, [r4, #4]
 801580e:	fbb7 f9f3 	udiv	r9, r7, r3
 8015812:	fbb2 f2f3 	udiv	r2, r2, r3
 8015816:	fb03 7919 	mls	r9, r3, r9, r7
 801581a:	6823      	ldr	r3, [r4, #0]
 801581c:	f1a2 0b04 	sub.w	fp, r2, #4
 8015820:	9203      	str	r2, [sp, #12]
 8015822:	fa1f f989 	uxth.w	r9, r9
 8015826:	fb02 f909 	mul.w	r9, r2, r9
 801582a:	f109 0904 	add.w	r9, r9, #4
 801582e:	4499      	add	r9, r3
 8015830:	7b23      	ldrb	r3, [r4, #12]
 8015832:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8015836:	4543      	cmp	r3, r8
 8015838:	d37c      	bcc.n	8015934 <uxr_prepare_output_stream_fragmented+0x160>
 801583a:	f1ab 0a04 	sub.w	sl, fp, #4
 801583e:	465a      	mov	r2, fp
 8015840:	4649      	mov	r1, r9
 8015842:	a808      	add	r0, sp, #32
 8015844:	ebaa 0a03 	sub.w	sl, sl, r3
 8015848:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801584a:	f8cd 8000 	str.w	r8, [sp]
 801584e:	3308      	adds	r3, #8
 8015850:	fa1f fa8a 	uxth.w	sl, sl
 8015854:	9302      	str	r3, [sp, #8]
 8015856:	2300      	movs	r3, #0
 8015858:	f7f9 f928 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801585c:	9b02      	ldr	r3, [sp, #8]
 801585e:	4652      	mov	r2, sl
 8015860:	210d      	movs	r1, #13
 8015862:	455b      	cmp	r3, fp
 8015864:	bf34      	ite	cc
 8015866:	2302      	movcc	r3, #2
 8015868:	2300      	movcs	r3, #0
 801586a:	a808      	add	r0, sp, #32
 801586c:	f7ff fe80 	bl	8015570 <uxr_buffer_submessage_header>
 8015870:	8921      	ldrh	r1, [r4, #8]
 8015872:	6863      	ldr	r3, [r4, #4]
 8015874:	4638      	mov	r0, r7
 8015876:	fbb7 f2f1 	udiv	r2, r7, r1
 801587a:	fbb3 f3f1 	udiv	r3, r3, r1
 801587e:	fb01 7212 	mls	r2, r1, r2, r7
 8015882:	2101      	movs	r1, #1
 8015884:	b292      	uxth	r2, r2
 8015886:	fb02 f303 	mul.w	r3, r2, r3
 801588a:	6822      	ldr	r2, [r4, #0]
 801588c:	f842 b003 	str.w	fp, [r2, r3]
 8015890:	f004 ff92 	bl	801a7b8 <uxr_seq_num_add>
 8015894:	9b03      	ldr	r3, [sp, #12]
 8015896:	f108 0104 	add.w	r1, r8, #4
 801589a:	4607      	mov	r7, r0
 801589c:	f1a3 0208 	sub.w	r2, r3, #8
 80158a0:	4630      	mov	r0, r6
 80158a2:	4449      	add	r1, r9
 80158a4:	eba2 0208 	sub.w	r2, r2, r8
 80158a8:	f7f9 f912 	bl	800ead0 <ucdr_init_buffer>
 80158ac:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80158ae:	2107      	movs	r1, #7
 80158b0:	81e7      	strh	r7, [r4, #14]
 80158b2:	1d1a      	adds	r2, r3, #4
 80158b4:	2300      	movs	r3, #0
 80158b6:	4630      	mov	r0, r6
 80158b8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80158bc:	bf28      	it	cs
 80158be:	461a      	movcs	r2, r3
 80158c0:	b292      	uxth	r2, r2
 80158c2:	f7ff fe55 	bl	8015570 <uxr_buffer_submessage_header>
 80158c6:	aa07      	add	r2, sp, #28
 80158c8:	9904      	ldr	r1, [sp, #16]
 80158ca:	4628      	mov	r0, r5
 80158cc:	f7ff f864 	bl	8014998 <uxr_init_base_object_request>
 80158d0:	4604      	mov	r4, r0
 80158d2:	b320      	cbz	r0, 801591e <uxr_prepare_output_stream_fragmented+0x14a>
 80158d4:	a907      	add	r1, sp, #28
 80158d6:	4630      	mov	r0, r6
 80158d8:	f001 f828 	bl	801692c <uxr_serialize_WRITE_DATA_Payload_Data>
 80158dc:	4630      	mov	r0, r6
 80158de:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80158e2:	1a52      	subs	r2, r2, r1
 80158e4:	f7f9 f8f4 	bl	800ead0 <ucdr_init_buffer>
 80158e8:	9b05      	ldr	r3, [sp, #20]
 80158ea:	9a02      	ldr	r2, [sp, #8]
 80158ec:	4630      	mov	r0, r6
 80158ee:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 80158f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80158f4:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 80158f8:	462a      	mov	r2, r5
 80158fa:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 80158fe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015900:	4918      	ldr	r1, [pc, #96]	; (8015964 <uxr_prepare_output_stream_fragmented+0x190>)
 8015902:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 8015906:	f7f9 f8b7 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 801590a:	4620      	mov	r0, r4
 801590c:	b011      	add	sp, #68	; 0x44
 801590e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015912:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015914:	4628      	mov	r0, r5
 8015916:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015918:	4798      	blx	r3
 801591a:	b920      	cbnz	r0, 8015926 <uxr_prepare_output_stream_fragmented+0x152>
 801591c:	2400      	movs	r4, #0
 801591e:	4620      	mov	r0, r4
 8015920:	b011      	add	sp, #68	; 0x44
 8015922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015926:	4620      	mov	r0, r4
 8015928:	f004 ff24 	bl	801a774 <get_available_free_slots>
 801592c:	2800      	cmp	r0, #0
 801592e:	f47f af6b 	bne.w	8015808 <uxr_prepare_output_stream_fragmented+0x34>
 8015932:	e7f3      	b.n	801591c <uxr_prepare_output_stream_fragmented+0x148>
 8015934:	4638      	mov	r0, r7
 8015936:	2101      	movs	r1, #1
 8015938:	f004 ff3e 	bl	801a7b8 <uxr_seq_num_add>
 801593c:	8922      	ldrh	r2, [r4, #8]
 801593e:	6863      	ldr	r3, [r4, #4]
 8015940:	4607      	mov	r7, r0
 8015942:	fbb3 f9f2 	udiv	r9, r3, r2
 8015946:	fbb0 f3f2 	udiv	r3, r0, r2
 801594a:	fb02 0313 	mls	r3, r2, r3, r0
 801594e:	b29b      	uxth	r3, r3
 8015950:	fb03 f909 	mul.w	r9, r3, r9
 8015954:	6823      	ldr	r3, [r4, #0]
 8015956:	f109 0904 	add.w	r9, r9, #4
 801595a:	4499      	add	r9, r3
 801595c:	7b23      	ldrb	r3, [r4, #12]
 801595e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8015962:	e76a      	b.n	801583a <uxr_prepare_output_stream_fragmented+0x66>
 8015964:	08015661 	.word	0x08015661

08015968 <uxr_serialize_message_header>:
 8015968:	b5f0      	push	{r4, r5, r6, r7, lr}
 801596a:	4616      	mov	r6, r2
 801596c:	b083      	sub	sp, #12
 801596e:	4604      	mov	r4, r0
 8015970:	460d      	mov	r5, r1
 8015972:	9301      	str	r3, [sp, #4]
 8015974:	9f08      	ldr	r7, [sp, #32]
 8015976:	f7f7 fdd3 	bl	800d520 <ucdr_serialize_uint8_t>
 801597a:	4631      	mov	r1, r6
 801597c:	4620      	mov	r0, r4
 801597e:	f7f7 fdcf 	bl	800d520 <ucdr_serialize_uint8_t>
 8015982:	9a01      	ldr	r2, [sp, #4]
 8015984:	2101      	movs	r1, #1
 8015986:	4620      	mov	r0, r4
 8015988:	f7f7 fe76 	bl	800d678 <ucdr_serialize_endian_uint16_t>
 801598c:	062b      	lsls	r3, r5, #24
 801598e:	d501      	bpl.n	8015994 <uxr_serialize_message_header+0x2c>
 8015990:	b003      	add	sp, #12
 8015992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015994:	2204      	movs	r2, #4
 8015996:	4639      	mov	r1, r7
 8015998:	4620      	mov	r0, r4
 801599a:	b003      	add	sp, #12
 801599c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80159a0:	f7fd ba6e 	b.w	8012e80 <ucdr_serialize_array_uint8_t>

080159a4 <uxr_deserialize_message_header>:
 80159a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80159a6:	4616      	mov	r6, r2
 80159a8:	b083      	sub	sp, #12
 80159aa:	4604      	mov	r4, r0
 80159ac:	460d      	mov	r5, r1
 80159ae:	9301      	str	r3, [sp, #4]
 80159b0:	9f08      	ldr	r7, [sp, #32]
 80159b2:	f7f7 fdcb 	bl	800d54c <ucdr_deserialize_uint8_t>
 80159b6:	4631      	mov	r1, r6
 80159b8:	4620      	mov	r0, r4
 80159ba:	f7f7 fdc7 	bl	800d54c <ucdr_deserialize_uint8_t>
 80159be:	9a01      	ldr	r2, [sp, #4]
 80159c0:	2101      	movs	r1, #1
 80159c2:	4620      	mov	r0, r4
 80159c4:	f7f7 ff4c 	bl	800d860 <ucdr_deserialize_endian_uint16_t>
 80159c8:	f995 3000 	ldrsb.w	r3, [r5]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	da01      	bge.n	80159d4 <uxr_deserialize_message_header+0x30>
 80159d0:	b003      	add	sp, #12
 80159d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159d4:	2204      	movs	r2, #4
 80159d6:	4639      	mov	r1, r7
 80159d8:	4620      	mov	r0, r4
 80159da:	b003      	add	sp, #12
 80159dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80159e0:	f7fd bab2 	b.w	8012f48 <ucdr_deserialize_array_uint8_t>

080159e4 <uxr_serialize_submessage_header>:
 80159e4:	b530      	push	{r4, r5, lr}
 80159e6:	4615      	mov	r5, r2
 80159e8:	b083      	sub	sp, #12
 80159ea:	4604      	mov	r4, r0
 80159ec:	9301      	str	r3, [sp, #4]
 80159ee:	f7f7 fd97 	bl	800d520 <ucdr_serialize_uint8_t>
 80159f2:	4629      	mov	r1, r5
 80159f4:	4620      	mov	r0, r4
 80159f6:	f7f7 fd93 	bl	800d520 <ucdr_serialize_uint8_t>
 80159fa:	9a01      	ldr	r2, [sp, #4]
 80159fc:	2101      	movs	r1, #1
 80159fe:	4620      	mov	r0, r4
 8015a00:	b003      	add	sp, #12
 8015a02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015a06:	f7f7 be37 	b.w	800d678 <ucdr_serialize_endian_uint16_t>
 8015a0a:	bf00      	nop

08015a0c <uxr_deserialize_submessage_header>:
 8015a0c:	b530      	push	{r4, r5, lr}
 8015a0e:	4615      	mov	r5, r2
 8015a10:	b083      	sub	sp, #12
 8015a12:	4604      	mov	r4, r0
 8015a14:	9301      	str	r3, [sp, #4]
 8015a16:	f7f7 fd99 	bl	800d54c <ucdr_deserialize_uint8_t>
 8015a1a:	4629      	mov	r1, r5
 8015a1c:	4620      	mov	r0, r4
 8015a1e:	f7f7 fd95 	bl	800d54c <ucdr_deserialize_uint8_t>
 8015a22:	9a01      	ldr	r2, [sp, #4]
 8015a24:	2101      	movs	r1, #1
 8015a26:	4620      	mov	r0, r4
 8015a28:	b003      	add	sp, #12
 8015a2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015a2e:	f7f7 bf17 	b.w	800d860 <ucdr_deserialize_endian_uint16_t>
 8015a32:	bf00      	nop

08015a34 <uxr_serialize_CLIENT_Representation>:
 8015a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a38:	2204      	movs	r2, #4
 8015a3a:	460e      	mov	r6, r1
 8015a3c:	4605      	mov	r5, r0
 8015a3e:	f7fd fa1f 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015a42:	4607      	mov	r7, r0
 8015a44:	2202      	movs	r2, #2
 8015a46:	1d31      	adds	r1, r6, #4
 8015a48:	4628      	mov	r0, r5
 8015a4a:	f7fd fa19 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015a4e:	4038      	ands	r0, r7
 8015a50:	2202      	movs	r2, #2
 8015a52:	1db1      	adds	r1, r6, #6
 8015a54:	b2c7      	uxtb	r7, r0
 8015a56:	4628      	mov	r0, r5
 8015a58:	f7fd fa12 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015a5c:	2204      	movs	r2, #4
 8015a5e:	4007      	ands	r7, r0
 8015a60:	f106 0108 	add.w	r1, r6, #8
 8015a64:	4628      	mov	r0, r5
 8015a66:	f7fd fa0b 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015a6a:	4007      	ands	r7, r0
 8015a6c:	7b31      	ldrb	r1, [r6, #12]
 8015a6e:	4628      	mov	r0, r5
 8015a70:	f7f7 fd56 	bl	800d520 <ucdr_serialize_uint8_t>
 8015a74:	7b71      	ldrb	r1, [r6, #13]
 8015a76:	4007      	ands	r7, r0
 8015a78:	4628      	mov	r0, r5
 8015a7a:	f7f7 fd23 	bl	800d4c4 <ucdr_serialize_bool>
 8015a7e:	7b73      	ldrb	r3, [r6, #13]
 8015a80:	ea07 0800 	and.w	r8, r7, r0
 8015a84:	b93b      	cbnz	r3, 8015a96 <uxr_serialize_CLIENT_Representation+0x62>
 8015a86:	8bb1      	ldrh	r1, [r6, #28]
 8015a88:	4628      	mov	r0, r5
 8015a8a:	f7f7 fd75 	bl	800d578 <ucdr_serialize_uint16_t>
 8015a8e:	ea08 0000 	and.w	r0, r8, r0
 8015a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a96:	6931      	ldr	r1, [r6, #16]
 8015a98:	4628      	mov	r0, r5
 8015a9a:	f7f7 ff57 	bl	800d94c <ucdr_serialize_uint32_t>
 8015a9e:	6933      	ldr	r3, [r6, #16]
 8015aa0:	b1e3      	cbz	r3, 8015adc <uxr_serialize_CLIENT_Representation+0xa8>
 8015aa2:	b1c0      	cbz	r0, 8015ad6 <uxr_serialize_CLIENT_Representation+0xa2>
 8015aa4:	4637      	mov	r7, r6
 8015aa6:	f04f 0900 	mov.w	r9, #0
 8015aaa:	e000      	b.n	8015aae <uxr_serialize_CLIENT_Representation+0x7a>
 8015aac:	b19c      	cbz	r4, 8015ad6 <uxr_serialize_CLIENT_Representation+0xa2>
 8015aae:	6979      	ldr	r1, [r7, #20]
 8015ab0:	4628      	mov	r0, r5
 8015ab2:	f004 f91d 	bl	8019cf0 <ucdr_serialize_string>
 8015ab6:	69b9      	ldr	r1, [r7, #24]
 8015ab8:	4604      	mov	r4, r0
 8015aba:	4628      	mov	r0, r5
 8015abc:	f004 f918 	bl	8019cf0 <ucdr_serialize_string>
 8015ac0:	f109 0901 	add.w	r9, r9, #1
 8015ac4:	6933      	ldr	r3, [r6, #16]
 8015ac6:	4004      	ands	r4, r0
 8015ac8:	3708      	adds	r7, #8
 8015aca:	4599      	cmp	r9, r3
 8015acc:	b2e4      	uxtb	r4, r4
 8015ace:	d3ed      	bcc.n	8015aac <uxr_serialize_CLIENT_Representation+0x78>
 8015ad0:	ea08 0804 	and.w	r8, r8, r4
 8015ad4:	e7d7      	b.n	8015a86 <uxr_serialize_CLIENT_Representation+0x52>
 8015ad6:	f04f 0800 	mov.w	r8, #0
 8015ada:	e7d4      	b.n	8015a86 <uxr_serialize_CLIENT_Representation+0x52>
 8015adc:	ea08 0800 	and.w	r8, r8, r0
 8015ae0:	e7d1      	b.n	8015a86 <uxr_serialize_CLIENT_Representation+0x52>
 8015ae2:	bf00      	nop

08015ae4 <uxr_deserialize_CLIENT_Representation>:
 8015ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ae8:	2204      	movs	r2, #4
 8015aea:	460c      	mov	r4, r1
 8015aec:	4605      	mov	r5, r0
 8015aee:	f7fd fa2b 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8015af2:	4607      	mov	r7, r0
 8015af4:	2202      	movs	r2, #2
 8015af6:	1d21      	adds	r1, r4, #4
 8015af8:	4628      	mov	r0, r5
 8015afa:	f7fd fa25 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8015afe:	4038      	ands	r0, r7
 8015b00:	2202      	movs	r2, #2
 8015b02:	1da1      	adds	r1, r4, #6
 8015b04:	b2c6      	uxtb	r6, r0
 8015b06:	4628      	mov	r0, r5
 8015b08:	f7fd fa1e 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8015b0c:	2204      	movs	r2, #4
 8015b0e:	4006      	ands	r6, r0
 8015b10:	f104 0108 	add.w	r1, r4, #8
 8015b14:	4628      	mov	r0, r5
 8015b16:	f7fd fa17 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8015b1a:	4006      	ands	r6, r0
 8015b1c:	f104 010c 	add.w	r1, r4, #12
 8015b20:	4628      	mov	r0, r5
 8015b22:	f7f7 fd13 	bl	800d54c <ucdr_deserialize_uint8_t>
 8015b26:	f104 010d 	add.w	r1, r4, #13
 8015b2a:	ea06 0700 	and.w	r7, r6, r0
 8015b2e:	4628      	mov	r0, r5
 8015b30:	f7f7 fcde 	bl	800d4f0 <ucdr_deserialize_bool>
 8015b34:	7b63      	ldrb	r3, [r4, #13]
 8015b36:	4007      	ands	r7, r0
 8015b38:	b93b      	cbnz	r3, 8015b4a <uxr_deserialize_CLIENT_Representation+0x66>
 8015b3a:	f104 011c 	add.w	r1, r4, #28
 8015b3e:	4628      	mov	r0, r5
 8015b40:	f7f7 fe1a 	bl	800d778 <ucdr_deserialize_uint16_t>
 8015b44:	4038      	ands	r0, r7
 8015b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b4a:	f104 0110 	add.w	r1, r4, #16
 8015b4e:	4628      	mov	r0, r5
 8015b50:	f7f8 f82c 	bl	800dbac <ucdr_deserialize_uint32_t>
 8015b54:	6923      	ldr	r3, [r4, #16]
 8015b56:	2b01      	cmp	r3, #1
 8015b58:	d903      	bls.n	8015b62 <uxr_deserialize_CLIENT_Representation+0x7e>
 8015b5a:	2301      	movs	r3, #1
 8015b5c:	2700      	movs	r7, #0
 8015b5e:	75ab      	strb	r3, [r5, #22]
 8015b60:	e7eb      	b.n	8015b3a <uxr_deserialize_CLIENT_Representation+0x56>
 8015b62:	b30b      	cbz	r3, 8015ba8 <uxr_deserialize_CLIENT_Representation+0xc4>
 8015b64:	b1f0      	cbz	r0, 8015ba4 <uxr_deserialize_CLIENT_Representation+0xc0>
 8015b66:	46a0      	mov	r8, r4
 8015b68:	f04f 0900 	mov.w	r9, #0
 8015b6c:	e000      	b.n	8015b70 <uxr_deserialize_CLIENT_Representation+0x8c>
 8015b6e:	b1ce      	cbz	r6, 8015ba4 <uxr_deserialize_CLIENT_Representation+0xc0>
 8015b70:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015b74:	f108 0808 	add.w	r8, r8, #8
 8015b78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015b7c:	4628      	mov	r0, r5
 8015b7e:	f004 f8c7 	bl	8019d10 <ucdr_deserialize_string>
 8015b82:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8015b86:	4606      	mov	r6, r0
 8015b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015b8c:	4628      	mov	r0, r5
 8015b8e:	f109 0901 	add.w	r9, r9, #1
 8015b92:	f004 f8bd 	bl	8019d10 <ucdr_deserialize_string>
 8015b96:	6923      	ldr	r3, [r4, #16]
 8015b98:	4006      	ands	r6, r0
 8015b9a:	4599      	cmp	r9, r3
 8015b9c:	b2f6      	uxtb	r6, r6
 8015b9e:	d3e6      	bcc.n	8015b6e <uxr_deserialize_CLIENT_Representation+0x8a>
 8015ba0:	4037      	ands	r7, r6
 8015ba2:	e7ca      	b.n	8015b3a <uxr_deserialize_CLIENT_Representation+0x56>
 8015ba4:	2700      	movs	r7, #0
 8015ba6:	e7c8      	b.n	8015b3a <uxr_deserialize_CLIENT_Representation+0x56>
 8015ba8:	4007      	ands	r7, r0
 8015baa:	e7c6      	b.n	8015b3a <uxr_deserialize_CLIENT_Representation+0x56>

08015bac <uxr_serialize_AGENT_Representation>:
 8015bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015bb0:	2204      	movs	r2, #4
 8015bb2:	460f      	mov	r7, r1
 8015bb4:	4605      	mov	r5, r0
 8015bb6:	f7fd f963 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015bba:	4604      	mov	r4, r0
 8015bbc:	2202      	movs	r2, #2
 8015bbe:	1d39      	adds	r1, r7, #4
 8015bc0:	4628      	mov	r0, r5
 8015bc2:	f7fd f95d 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015bc6:	4020      	ands	r0, r4
 8015bc8:	2202      	movs	r2, #2
 8015bca:	1db9      	adds	r1, r7, #6
 8015bcc:	b2c4      	uxtb	r4, r0
 8015bce:	4628      	mov	r0, r5
 8015bd0:	f7fd f956 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015bd4:	7a39      	ldrb	r1, [r7, #8]
 8015bd6:	4004      	ands	r4, r0
 8015bd8:	4628      	mov	r0, r5
 8015bda:	f7f7 fc73 	bl	800d4c4 <ucdr_serialize_bool>
 8015bde:	7a3b      	ldrb	r3, [r7, #8]
 8015be0:	ea00 0804 	and.w	r8, r0, r4
 8015be4:	b913      	cbnz	r3, 8015bec <uxr_serialize_AGENT_Representation+0x40>
 8015be6:	4640      	mov	r0, r8
 8015be8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bec:	68f9      	ldr	r1, [r7, #12]
 8015bee:	4628      	mov	r0, r5
 8015bf0:	f7f7 feac 	bl	800d94c <ucdr_serialize_uint32_t>
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	b303      	cbz	r3, 8015c3a <uxr_serialize_AGENT_Representation+0x8e>
 8015bf8:	b1d0      	cbz	r0, 8015c30 <uxr_serialize_AGENT_Representation+0x84>
 8015bfa:	463e      	mov	r6, r7
 8015bfc:	f04f 0900 	mov.w	r9, #0
 8015c00:	e000      	b.n	8015c04 <uxr_serialize_AGENT_Representation+0x58>
 8015c02:	b1ac      	cbz	r4, 8015c30 <uxr_serialize_AGENT_Representation+0x84>
 8015c04:	6931      	ldr	r1, [r6, #16]
 8015c06:	4628      	mov	r0, r5
 8015c08:	f004 f872 	bl	8019cf0 <ucdr_serialize_string>
 8015c0c:	6971      	ldr	r1, [r6, #20]
 8015c0e:	4604      	mov	r4, r0
 8015c10:	4628      	mov	r0, r5
 8015c12:	f004 f86d 	bl	8019cf0 <ucdr_serialize_string>
 8015c16:	f109 0901 	add.w	r9, r9, #1
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	4004      	ands	r4, r0
 8015c1e:	3608      	adds	r6, #8
 8015c20:	4599      	cmp	r9, r3
 8015c22:	b2e4      	uxtb	r4, r4
 8015c24:	d3ed      	bcc.n	8015c02 <uxr_serialize_AGENT_Representation+0x56>
 8015c26:	ea08 0804 	and.w	r8, r8, r4
 8015c2a:	4640      	mov	r0, r8
 8015c2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c30:	f04f 0800 	mov.w	r8, #0
 8015c34:	4640      	mov	r0, r8
 8015c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c3a:	ea08 0800 	and.w	r8, r8, r0
 8015c3e:	e7d2      	b.n	8015be6 <uxr_serialize_AGENT_Representation+0x3a>

08015c40 <uxr_serialize_DATAWRITER_Representation>:
 8015c40:	b570      	push	{r4, r5, r6, lr}
 8015c42:	460d      	mov	r5, r1
 8015c44:	7809      	ldrb	r1, [r1, #0]
 8015c46:	4606      	mov	r6, r0
 8015c48:	f7f7 fc6a 	bl	800d520 <ucdr_serialize_uint8_t>
 8015c4c:	4604      	mov	r4, r0
 8015c4e:	b130      	cbz	r0, 8015c5e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015c50:	782b      	ldrb	r3, [r5, #0]
 8015c52:	2b02      	cmp	r3, #2
 8015c54:	d00c      	beq.n	8015c70 <uxr_serialize_DATAWRITER_Representation+0x30>
 8015c56:	2b03      	cmp	r3, #3
 8015c58:	d010      	beq.n	8015c7c <uxr_serialize_DATAWRITER_Representation+0x3c>
 8015c5a:	2b01      	cmp	r3, #1
 8015c5c:	d008      	beq.n	8015c70 <uxr_serialize_DATAWRITER_Representation+0x30>
 8015c5e:	2202      	movs	r2, #2
 8015c60:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8015c64:	4630      	mov	r0, r6
 8015c66:	f7fd f90b 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015c6a:	4020      	ands	r0, r4
 8015c6c:	b2c0      	uxtb	r0, r0
 8015c6e:	bd70      	pop	{r4, r5, r6, pc}
 8015c70:	6869      	ldr	r1, [r5, #4]
 8015c72:	4630      	mov	r0, r6
 8015c74:	f004 f83c 	bl	8019cf0 <ucdr_serialize_string>
 8015c78:	4604      	mov	r4, r0
 8015c7a:	e7f0      	b.n	8015c5e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015c7c:	4629      	mov	r1, r5
 8015c7e:	4630      	mov	r0, r6
 8015c80:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8015c84:	3104      	adds	r1, #4
 8015c86:	f7f8 ffc3 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 8015c8a:	4604      	mov	r4, r0
 8015c8c:	e7e7      	b.n	8015c5e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015c8e:	bf00      	nop

08015c90 <uxr_serialize_ObjectVariant.part.0>:
 8015c90:	b570      	push	{r4, r5, r6, lr}
 8015c92:	780b      	ldrb	r3, [r1, #0]
 8015c94:	460c      	mov	r4, r1
 8015c96:	4605      	mov	r5, r0
 8015c98:	3b01      	subs	r3, #1
 8015c9a:	2b0d      	cmp	r3, #13
 8015c9c:	d854      	bhi.n	8015d48 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015c9e:	e8df f003 	tbb	[pc, r3]
 8015ca2:	0730      	.short	0x0730
 8015ca4:	07071b1b 	.word	0x07071b1b
 8015ca8:	0c530707 	.word	0x0c530707
 8015cac:	494e0c0c 	.word	0x494e0c0c
 8015cb0:	3104      	adds	r1, #4
 8015cb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015cb6:	f7ff bfc3 	b.w	8015c40 <uxr_serialize_DATAWRITER_Representation>
 8015cba:	7909      	ldrb	r1, [r1, #4]
 8015cbc:	f7f7 fc30 	bl	800d520 <ucdr_serialize_uint8_t>
 8015cc0:	b1e8      	cbz	r0, 8015cfe <uxr_serialize_ObjectVariant.part.0+0x6e>
 8015cc2:	7923      	ldrb	r3, [r4, #4]
 8015cc4:	2b01      	cmp	r3, #1
 8015cc6:	d001      	beq.n	8015ccc <uxr_serialize_ObjectVariant.part.0+0x3c>
 8015cc8:	2b02      	cmp	r3, #2
 8015cca:	d13d      	bne.n	8015d48 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015ccc:	68a1      	ldr	r1, [r4, #8]
 8015cce:	4628      	mov	r0, r5
 8015cd0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015cd4:	f004 b80c 	b.w	8019cf0 <ucdr_serialize_string>
 8015cd8:	7909      	ldrb	r1, [r1, #4]
 8015cda:	f7f7 fc21 	bl	800d520 <ucdr_serialize_uint8_t>
 8015cde:	4606      	mov	r6, r0
 8015ce0:	b120      	cbz	r0, 8015cec <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015ce2:	7923      	ldrb	r3, [r4, #4]
 8015ce4:	2b02      	cmp	r3, #2
 8015ce6:	d039      	beq.n	8015d5c <uxr_serialize_ObjectVariant.part.0+0xcc>
 8015ce8:	2b03      	cmp	r3, #3
 8015cea:	d02f      	beq.n	8015d4c <uxr_serialize_ObjectVariant.part.0+0xbc>
 8015cec:	2202      	movs	r2, #2
 8015cee:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8015cf2:	4628      	mov	r0, r5
 8015cf4:	f7fd f8c4 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8015cf8:	4030      	ands	r0, r6
 8015cfa:	b2c0      	uxtb	r0, r0
 8015cfc:	bd70      	pop	{r4, r5, r6, pc}
 8015cfe:	2000      	movs	r0, #0
 8015d00:	bd70      	pop	{r4, r5, r6, pc}
 8015d02:	7909      	ldrb	r1, [r1, #4]
 8015d04:	f7f7 fc0c 	bl	800d520 <ucdr_serialize_uint8_t>
 8015d08:	4606      	mov	r6, r0
 8015d0a:	b158      	cbz	r0, 8015d24 <uxr_serialize_ObjectVariant.part.0+0x94>
 8015d0c:	7923      	ldrb	r3, [r4, #4]
 8015d0e:	2b02      	cmp	r3, #2
 8015d10:	d003      	beq.n	8015d1a <uxr_serialize_ObjectVariant.part.0+0x8a>
 8015d12:	2b03      	cmp	r3, #3
 8015d14:	d028      	beq.n	8015d68 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8015d16:	2b01      	cmp	r3, #1
 8015d18:	d104      	bne.n	8015d24 <uxr_serialize_ObjectVariant.part.0+0x94>
 8015d1a:	68a1      	ldr	r1, [r4, #8]
 8015d1c:	4628      	mov	r0, r5
 8015d1e:	f003 ffe7 	bl	8019cf0 <ucdr_serialize_string>
 8015d22:	4606      	mov	r6, r0
 8015d24:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8015d28:	4628      	mov	r0, r5
 8015d2a:	f7f8 f935 	bl	800df98 <ucdr_serialize_int16_t>
 8015d2e:	4030      	ands	r0, r6
 8015d30:	b2c0      	uxtb	r0, r0
 8015d32:	bd70      	pop	{r4, r5, r6, pc}
 8015d34:	3104      	adds	r1, #4
 8015d36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015d3a:	f7ff be7b 	b.w	8015a34 <uxr_serialize_CLIENT_Representation>
 8015d3e:	3104      	adds	r1, #4
 8015d40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015d44:	f7ff bf32 	b.w	8015bac <uxr_serialize_AGENT_Representation>
 8015d48:	2001      	movs	r0, #1
 8015d4a:	bd70      	pop	{r4, r5, r6, pc}
 8015d4c:	68a2      	ldr	r2, [r4, #8]
 8015d4e:	f104 010c 	add.w	r1, r4, #12
 8015d52:	4628      	mov	r0, r5
 8015d54:	f7f8 ff5c 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 8015d58:	4606      	mov	r6, r0
 8015d5a:	e7c7      	b.n	8015cec <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015d5c:	68a1      	ldr	r1, [r4, #8]
 8015d5e:	4628      	mov	r0, r5
 8015d60:	f003 ffc6 	bl	8019cf0 <ucdr_serialize_string>
 8015d64:	4606      	mov	r6, r0
 8015d66:	e7c1      	b.n	8015cec <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015d68:	68a2      	ldr	r2, [r4, #8]
 8015d6a:	f104 010c 	add.w	r1, r4, #12
 8015d6e:	4628      	mov	r0, r5
 8015d70:	f7f8 ff4e 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 8015d74:	4606      	mov	r6, r0
 8015d76:	e7d5      	b.n	8015d24 <uxr_serialize_ObjectVariant.part.0+0x94>

08015d78 <uxr_deserialize_DATAWRITER_Representation>:
 8015d78:	b570      	push	{r4, r5, r6, lr}
 8015d7a:	4606      	mov	r6, r0
 8015d7c:	460d      	mov	r5, r1
 8015d7e:	f7f7 fbe5 	bl	800d54c <ucdr_deserialize_uint8_t>
 8015d82:	4604      	mov	r4, r0
 8015d84:	b130      	cbz	r0, 8015d94 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015d86:	782b      	ldrb	r3, [r5, #0]
 8015d88:	2b02      	cmp	r3, #2
 8015d8a:	d00c      	beq.n	8015da6 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015d8c:	2b03      	cmp	r3, #3
 8015d8e:	d012      	beq.n	8015db6 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8015d90:	2b01      	cmp	r3, #1
 8015d92:	d008      	beq.n	8015da6 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015d94:	2202      	movs	r2, #2
 8015d96:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8015d9a:	4630      	mov	r0, r6
 8015d9c:	f7fd f8d4 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8015da0:	4020      	ands	r0, r4
 8015da2:	b2c0      	uxtb	r0, r0
 8015da4:	bd70      	pop	{r4, r5, r6, pc}
 8015da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015daa:	6869      	ldr	r1, [r5, #4]
 8015dac:	4630      	mov	r0, r6
 8015dae:	f003 ffaf 	bl	8019d10 <ucdr_deserialize_string>
 8015db2:	4604      	mov	r4, r0
 8015db4:	e7ee      	b.n	8015d94 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015db6:	1d2b      	adds	r3, r5, #4
 8015db8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015dbc:	f105 0108 	add.w	r1, r5, #8
 8015dc0:	4630      	mov	r0, r6
 8015dc2:	f7f8 ff37 	bl	800ec34 <ucdr_deserialize_sequence_uint8_t>
 8015dc6:	4604      	mov	r4, r0
 8015dc8:	e7e4      	b.n	8015d94 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015dca:	bf00      	nop

08015dcc <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8015dcc:	b570      	push	{r4, r5, r6, lr}
 8015dce:	460d      	mov	r5, r1
 8015dd0:	7809      	ldrb	r1, [r1, #0]
 8015dd2:	4606      	mov	r6, r0
 8015dd4:	f7f7 fb76 	bl	800d4c4 <ucdr_serialize_bool>
 8015dd8:	782b      	ldrb	r3, [r5, #0]
 8015dda:	4604      	mov	r4, r0
 8015ddc:	b94b      	cbnz	r3, 8015df2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8015dde:	7a29      	ldrb	r1, [r5, #8]
 8015de0:	4630      	mov	r0, r6
 8015de2:	f7f7 fb6f 	bl	800d4c4 <ucdr_serialize_bool>
 8015de6:	7a2b      	ldrb	r3, [r5, #8]
 8015de8:	4004      	ands	r4, r0
 8015dea:	b2e4      	uxtb	r4, r4
 8015dec:	b943      	cbnz	r3, 8015e00 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8015dee:	4620      	mov	r0, r4
 8015df0:	bd70      	pop	{r4, r5, r6, pc}
 8015df2:	6869      	ldr	r1, [r5, #4]
 8015df4:	4630      	mov	r0, r6
 8015df6:	f003 ff7b 	bl	8019cf0 <ucdr_serialize_string>
 8015dfa:	4004      	ands	r4, r0
 8015dfc:	b2e4      	uxtb	r4, r4
 8015dfe:	e7ee      	b.n	8015dde <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8015e00:	68e9      	ldr	r1, [r5, #12]
 8015e02:	4630      	mov	r0, r6
 8015e04:	f003 ff74 	bl	8019cf0 <ucdr_serialize_string>
 8015e08:	4004      	ands	r4, r0
 8015e0a:	4620      	mov	r0, r4
 8015e0c:	bd70      	pop	{r4, r5, r6, pc}
 8015e0e:	bf00      	nop

08015e10 <uxr_serialize_OBJK_Topic_Binary>:
 8015e10:	b570      	push	{r4, r5, r6, lr}
 8015e12:	460d      	mov	r5, r1
 8015e14:	4606      	mov	r6, r0
 8015e16:	6809      	ldr	r1, [r1, #0]
 8015e18:	f003 ff6a 	bl	8019cf0 <ucdr_serialize_string>
 8015e1c:	4604      	mov	r4, r0
 8015e1e:	7929      	ldrb	r1, [r5, #4]
 8015e20:	4630      	mov	r0, r6
 8015e22:	f7f7 fb4f 	bl	800d4c4 <ucdr_serialize_bool>
 8015e26:	792b      	ldrb	r3, [r5, #4]
 8015e28:	4004      	ands	r4, r0
 8015e2a:	b2e4      	uxtb	r4, r4
 8015e2c:	b943      	cbnz	r3, 8015e40 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8015e2e:	7b29      	ldrb	r1, [r5, #12]
 8015e30:	4630      	mov	r0, r6
 8015e32:	f7f7 fb47 	bl	800d4c4 <ucdr_serialize_bool>
 8015e36:	7b2b      	ldrb	r3, [r5, #12]
 8015e38:	4004      	ands	r4, r0
 8015e3a:	b93b      	cbnz	r3, 8015e4c <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8015e3c:	4620      	mov	r0, r4
 8015e3e:	bd70      	pop	{r4, r5, r6, pc}
 8015e40:	68a9      	ldr	r1, [r5, #8]
 8015e42:	4630      	mov	r0, r6
 8015e44:	f003 ff54 	bl	8019cf0 <ucdr_serialize_string>
 8015e48:	4004      	ands	r4, r0
 8015e4a:	e7f0      	b.n	8015e2e <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8015e4c:	6929      	ldr	r1, [r5, #16]
 8015e4e:	4630      	mov	r0, r6
 8015e50:	f003 ff4e 	bl	8019cf0 <ucdr_serialize_string>
 8015e54:	4004      	ands	r4, r0
 8015e56:	b2e4      	uxtb	r4, r4
 8015e58:	4620      	mov	r0, r4
 8015e5a:	bd70      	pop	{r4, r5, r6, pc}

08015e5c <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8015e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e60:	460c      	mov	r4, r1
 8015e62:	7809      	ldrb	r1, [r1, #0]
 8015e64:	4606      	mov	r6, r0
 8015e66:	f7f7 fb2d 	bl	800d4c4 <ucdr_serialize_bool>
 8015e6a:	7823      	ldrb	r3, [r4, #0]
 8015e6c:	4605      	mov	r5, r0
 8015e6e:	b96b      	cbnz	r3, 8015e8c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8015e70:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8015e74:	4630      	mov	r0, r6
 8015e76:	f7f7 fb25 	bl	800d4c4 <ucdr_serialize_bool>
 8015e7a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8015e7e:	4005      	ands	r5, r0
 8015e80:	b2ed      	uxtb	r5, r5
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d169      	bne.n	8015f5a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8015e86:	4628      	mov	r0, r5
 8015e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e8c:	6861      	ldr	r1, [r4, #4]
 8015e8e:	4630      	mov	r0, r6
 8015e90:	f7f7 fd5c 	bl	800d94c <ucdr_serialize_uint32_t>
 8015e94:	6863      	ldr	r3, [r4, #4]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d06b      	beq.n	8015f72 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8015e9a:	2800      	cmp	r0, #0
 8015e9c:	d067      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e9e:	68a1      	ldr	r1, [r4, #8]
 8015ea0:	4630      	mov	r0, r6
 8015ea2:	f003 ff25 	bl	8019cf0 <ucdr_serialize_string>
 8015ea6:	6863      	ldr	r3, [r4, #4]
 8015ea8:	2b01      	cmp	r3, #1
 8015eaa:	d953      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015eac:	2800      	cmp	r0, #0
 8015eae:	d05e      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015eb0:	68e1      	ldr	r1, [r4, #12]
 8015eb2:	4630      	mov	r0, r6
 8015eb4:	f003 ff1c 	bl	8019cf0 <ucdr_serialize_string>
 8015eb8:	6863      	ldr	r3, [r4, #4]
 8015eba:	2b02      	cmp	r3, #2
 8015ebc:	d94a      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015ebe:	2800      	cmp	r0, #0
 8015ec0:	d055      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015ec2:	6921      	ldr	r1, [r4, #16]
 8015ec4:	4630      	mov	r0, r6
 8015ec6:	f003 ff13 	bl	8019cf0 <ucdr_serialize_string>
 8015eca:	6863      	ldr	r3, [r4, #4]
 8015ecc:	2b03      	cmp	r3, #3
 8015ece:	d941      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015ed0:	2800      	cmp	r0, #0
 8015ed2:	d04c      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015ed4:	6961      	ldr	r1, [r4, #20]
 8015ed6:	4630      	mov	r0, r6
 8015ed8:	f003 ff0a 	bl	8019cf0 <ucdr_serialize_string>
 8015edc:	6863      	ldr	r3, [r4, #4]
 8015ede:	2b04      	cmp	r3, #4
 8015ee0:	d938      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015ee2:	2800      	cmp	r0, #0
 8015ee4:	d043      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015ee6:	69a1      	ldr	r1, [r4, #24]
 8015ee8:	4630      	mov	r0, r6
 8015eea:	f003 ff01 	bl	8019cf0 <ucdr_serialize_string>
 8015eee:	6863      	ldr	r3, [r4, #4]
 8015ef0:	2b05      	cmp	r3, #5
 8015ef2:	d92f      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015ef4:	2800      	cmp	r0, #0
 8015ef6:	d03a      	beq.n	8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015ef8:	69e1      	ldr	r1, [r4, #28]
 8015efa:	4630      	mov	r0, r6
 8015efc:	f003 fef8 	bl	8019cf0 <ucdr_serialize_string>
 8015f00:	6863      	ldr	r3, [r4, #4]
 8015f02:	2b06      	cmp	r3, #6
 8015f04:	d926      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015f06:	b390      	cbz	r0, 8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015f08:	6a21      	ldr	r1, [r4, #32]
 8015f0a:	4630      	mov	r0, r6
 8015f0c:	f003 fef0 	bl	8019cf0 <ucdr_serialize_string>
 8015f10:	6863      	ldr	r3, [r4, #4]
 8015f12:	2b07      	cmp	r3, #7
 8015f14:	d91e      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015f16:	b350      	cbz	r0, 8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015f18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015f1a:	4630      	mov	r0, r6
 8015f1c:	f003 fee8 	bl	8019cf0 <ucdr_serialize_string>
 8015f20:	6863      	ldr	r3, [r4, #4]
 8015f22:	2b08      	cmp	r3, #8
 8015f24:	d916      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015f26:	b310      	cbz	r0, 8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015f28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8015f2a:	4630      	mov	r0, r6
 8015f2c:	f003 fee0 	bl	8019cf0 <ucdr_serialize_string>
 8015f30:	6863      	ldr	r3, [r4, #4]
 8015f32:	2b09      	cmp	r3, #9
 8015f34:	d90e      	bls.n	8015f54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015f36:	b1d0      	cbz	r0, 8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015f38:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8015f3c:	2709      	movs	r7, #9
 8015f3e:	e000      	b.n	8015f42 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8015f40:	b1a8      	cbz	r0, 8015f6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015f42:	f858 1b04 	ldr.w	r1, [r8], #4
 8015f46:	4630      	mov	r0, r6
 8015f48:	f003 fed2 	bl	8019cf0 <ucdr_serialize_string>
 8015f4c:	3701      	adds	r7, #1
 8015f4e:	6862      	ldr	r2, [r4, #4]
 8015f50:	4297      	cmp	r7, r2
 8015f52:	d3f5      	bcc.n	8015f40 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8015f54:	4005      	ands	r5, r0
 8015f56:	b2ed      	uxtb	r5, r5
 8015f58:	e78a      	b.n	8015e70 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015f5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015f5c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8015f60:	4630      	mov	r0, r6
 8015f62:	f7f8 fe55 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 8015f66:	4005      	ands	r5, r0
 8015f68:	4628      	mov	r0, r5
 8015f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f6e:	2500      	movs	r5, #0
 8015f70:	e77e      	b.n	8015e70 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015f72:	4028      	ands	r0, r5
 8015f74:	b2c5      	uxtb	r5, r0
 8015f76:	e77b      	b.n	8015e70 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08015f78 <uxr_serialize_OBJK_Publisher_Binary>:
 8015f78:	b570      	push	{r4, r5, r6, lr}
 8015f7a:	460d      	mov	r5, r1
 8015f7c:	7809      	ldrb	r1, [r1, #0]
 8015f7e:	4606      	mov	r6, r0
 8015f80:	f7f7 faa0 	bl	800d4c4 <ucdr_serialize_bool>
 8015f84:	782b      	ldrb	r3, [r5, #0]
 8015f86:	4604      	mov	r4, r0
 8015f88:	b94b      	cbnz	r3, 8015f9e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8015f8a:	7a29      	ldrb	r1, [r5, #8]
 8015f8c:	4630      	mov	r0, r6
 8015f8e:	f7f7 fa99 	bl	800d4c4 <ucdr_serialize_bool>
 8015f92:	7a2b      	ldrb	r3, [r5, #8]
 8015f94:	4004      	ands	r4, r0
 8015f96:	b2e4      	uxtb	r4, r4
 8015f98:	b943      	cbnz	r3, 8015fac <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8015f9a:	4620      	mov	r0, r4
 8015f9c:	bd70      	pop	{r4, r5, r6, pc}
 8015f9e:	6869      	ldr	r1, [r5, #4]
 8015fa0:	4630      	mov	r0, r6
 8015fa2:	f003 fea5 	bl	8019cf0 <ucdr_serialize_string>
 8015fa6:	4004      	ands	r4, r0
 8015fa8:	b2e4      	uxtb	r4, r4
 8015faa:	e7ee      	b.n	8015f8a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8015fac:	f105 010c 	add.w	r1, r5, #12
 8015fb0:	4630      	mov	r0, r6
 8015fb2:	f7ff ff53 	bl	8015e5c <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8015fb6:	4004      	ands	r4, r0
 8015fb8:	4620      	mov	r0, r4
 8015fba:	bd70      	pop	{r4, r5, r6, pc}

08015fbc <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8015fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fc0:	460c      	mov	r4, r1
 8015fc2:	7809      	ldrb	r1, [r1, #0]
 8015fc4:	4606      	mov	r6, r0
 8015fc6:	f7f7 fa7d 	bl	800d4c4 <ucdr_serialize_bool>
 8015fca:	7823      	ldrb	r3, [r4, #0]
 8015fcc:	4605      	mov	r5, r0
 8015fce:	b96b      	cbnz	r3, 8015fec <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8015fd0:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8015fd4:	4630      	mov	r0, r6
 8015fd6:	f7f7 fa75 	bl	800d4c4 <ucdr_serialize_bool>
 8015fda:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8015fde:	4005      	ands	r5, r0
 8015fe0:	b2ed      	uxtb	r5, r5
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d169      	bne.n	80160ba <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8015fe6:	4628      	mov	r0, r5
 8015fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015fec:	6861      	ldr	r1, [r4, #4]
 8015fee:	4630      	mov	r0, r6
 8015ff0:	f7f7 fcac 	bl	800d94c <ucdr_serialize_uint32_t>
 8015ff4:	6863      	ldr	r3, [r4, #4]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d06b      	beq.n	80160d2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8015ffa:	2800      	cmp	r0, #0
 8015ffc:	d067      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015ffe:	68a1      	ldr	r1, [r4, #8]
 8016000:	4630      	mov	r0, r6
 8016002:	f003 fe75 	bl	8019cf0 <ucdr_serialize_string>
 8016006:	6863      	ldr	r3, [r4, #4]
 8016008:	2b01      	cmp	r3, #1
 801600a:	d953      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801600c:	2800      	cmp	r0, #0
 801600e:	d05e      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016010:	68e1      	ldr	r1, [r4, #12]
 8016012:	4630      	mov	r0, r6
 8016014:	f003 fe6c 	bl	8019cf0 <ucdr_serialize_string>
 8016018:	6863      	ldr	r3, [r4, #4]
 801601a:	2b02      	cmp	r3, #2
 801601c:	d94a      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801601e:	2800      	cmp	r0, #0
 8016020:	d055      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016022:	6921      	ldr	r1, [r4, #16]
 8016024:	4630      	mov	r0, r6
 8016026:	f003 fe63 	bl	8019cf0 <ucdr_serialize_string>
 801602a:	6863      	ldr	r3, [r4, #4]
 801602c:	2b03      	cmp	r3, #3
 801602e:	d941      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016030:	2800      	cmp	r0, #0
 8016032:	d04c      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016034:	6961      	ldr	r1, [r4, #20]
 8016036:	4630      	mov	r0, r6
 8016038:	f003 fe5a 	bl	8019cf0 <ucdr_serialize_string>
 801603c:	6863      	ldr	r3, [r4, #4]
 801603e:	2b04      	cmp	r3, #4
 8016040:	d938      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016042:	2800      	cmp	r0, #0
 8016044:	d043      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016046:	69a1      	ldr	r1, [r4, #24]
 8016048:	4630      	mov	r0, r6
 801604a:	f003 fe51 	bl	8019cf0 <ucdr_serialize_string>
 801604e:	6863      	ldr	r3, [r4, #4]
 8016050:	2b05      	cmp	r3, #5
 8016052:	d92f      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016054:	2800      	cmp	r0, #0
 8016056:	d03a      	beq.n	80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016058:	69e1      	ldr	r1, [r4, #28]
 801605a:	4630      	mov	r0, r6
 801605c:	f003 fe48 	bl	8019cf0 <ucdr_serialize_string>
 8016060:	6863      	ldr	r3, [r4, #4]
 8016062:	2b06      	cmp	r3, #6
 8016064:	d926      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016066:	b390      	cbz	r0, 80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016068:	6a21      	ldr	r1, [r4, #32]
 801606a:	4630      	mov	r0, r6
 801606c:	f003 fe40 	bl	8019cf0 <ucdr_serialize_string>
 8016070:	6863      	ldr	r3, [r4, #4]
 8016072:	2b07      	cmp	r3, #7
 8016074:	d91e      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016076:	b350      	cbz	r0, 80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016078:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801607a:	4630      	mov	r0, r6
 801607c:	f003 fe38 	bl	8019cf0 <ucdr_serialize_string>
 8016080:	6863      	ldr	r3, [r4, #4]
 8016082:	2b08      	cmp	r3, #8
 8016084:	d916      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016086:	b310      	cbz	r0, 80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016088:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801608a:	4630      	mov	r0, r6
 801608c:	f003 fe30 	bl	8019cf0 <ucdr_serialize_string>
 8016090:	6863      	ldr	r3, [r4, #4]
 8016092:	2b09      	cmp	r3, #9
 8016094:	d90e      	bls.n	80160b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8016096:	b1d0      	cbz	r0, 80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8016098:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 801609c:	2709      	movs	r7, #9
 801609e:	e000      	b.n	80160a2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 80160a0:	b1a8      	cbz	r0, 80160ce <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80160a2:	f858 1b04 	ldr.w	r1, [r8], #4
 80160a6:	4630      	mov	r0, r6
 80160a8:	f003 fe22 	bl	8019cf0 <ucdr_serialize_string>
 80160ac:	3701      	adds	r7, #1
 80160ae:	6862      	ldr	r2, [r4, #4]
 80160b0:	4297      	cmp	r7, r2
 80160b2:	d3f5      	bcc.n	80160a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 80160b4:	4005      	ands	r5, r0
 80160b6:	b2ed      	uxtb	r5, r5
 80160b8:	e78a      	b.n	8015fd0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80160ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80160bc:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80160c0:	4630      	mov	r0, r6
 80160c2:	f7f8 fda5 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 80160c6:	4005      	ands	r5, r0
 80160c8:	4628      	mov	r0, r5
 80160ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160ce:	2500      	movs	r5, #0
 80160d0:	e77e      	b.n	8015fd0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80160d2:	4028      	ands	r0, r5
 80160d4:	b2c5      	uxtb	r5, r0
 80160d6:	e77b      	b.n	8015fd0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

080160d8 <uxr_serialize_OBJK_Subscriber_Binary>:
 80160d8:	b570      	push	{r4, r5, r6, lr}
 80160da:	460d      	mov	r5, r1
 80160dc:	7809      	ldrb	r1, [r1, #0]
 80160de:	4606      	mov	r6, r0
 80160e0:	f7f7 f9f0 	bl	800d4c4 <ucdr_serialize_bool>
 80160e4:	782b      	ldrb	r3, [r5, #0]
 80160e6:	4604      	mov	r4, r0
 80160e8:	b94b      	cbnz	r3, 80160fe <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80160ea:	7a29      	ldrb	r1, [r5, #8]
 80160ec:	4630      	mov	r0, r6
 80160ee:	f7f7 f9e9 	bl	800d4c4 <ucdr_serialize_bool>
 80160f2:	7a2b      	ldrb	r3, [r5, #8]
 80160f4:	4004      	ands	r4, r0
 80160f6:	b2e4      	uxtb	r4, r4
 80160f8:	b943      	cbnz	r3, 801610c <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80160fa:	4620      	mov	r0, r4
 80160fc:	bd70      	pop	{r4, r5, r6, pc}
 80160fe:	6869      	ldr	r1, [r5, #4]
 8016100:	4630      	mov	r0, r6
 8016102:	f003 fdf5 	bl	8019cf0 <ucdr_serialize_string>
 8016106:	4004      	ands	r4, r0
 8016108:	b2e4      	uxtb	r4, r4
 801610a:	e7ee      	b.n	80160ea <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 801610c:	f105 010c 	add.w	r1, r5, #12
 8016110:	4630      	mov	r0, r6
 8016112:	f7ff ff53 	bl	8015fbc <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8016116:	4004      	ands	r4, r0
 8016118:	4620      	mov	r0, r4
 801611a:	bd70      	pop	{r4, r5, r6, pc}

0801611c <uxr_serialize_OBJK_Endpoint_QosBinary>:
 801611c:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8016120:	4688      	mov	r8, r1
 8016122:	4681      	mov	r9, r0
 8016124:	8809      	ldrh	r1, [r1, #0]
 8016126:	f7f7 fa27 	bl	800d578 <ucdr_serialize_uint16_t>
 801612a:	4606      	mov	r6, r0
 801612c:	f898 1002 	ldrb.w	r1, [r8, #2]
 8016130:	4648      	mov	r0, r9
 8016132:	f7f7 f9c7 	bl	800d4c4 <ucdr_serialize_bool>
 8016136:	f898 3002 	ldrb.w	r3, [r8, #2]
 801613a:	4006      	ands	r6, r0
 801613c:	b2f5      	uxtb	r5, r6
 801613e:	b9eb      	cbnz	r3, 801617c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8016140:	f898 1006 	ldrb.w	r1, [r8, #6]
 8016144:	4648      	mov	r0, r9
 8016146:	f7f7 f9bd 	bl	800d4c4 <ucdr_serialize_bool>
 801614a:	f898 3006 	ldrb.w	r3, [r8, #6]
 801614e:	4005      	ands	r5, r0
 8016150:	bb7b      	cbnz	r3, 80161b2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8016152:	f898 100c 	ldrb.w	r1, [r8, #12]
 8016156:	4648      	mov	r0, r9
 8016158:	f7f7 f9b4 	bl	800d4c4 <ucdr_serialize_bool>
 801615c:	f898 300c 	ldrb.w	r3, [r8, #12]
 8016160:	4005      	ands	r5, r0
 8016162:	b9f3      	cbnz	r3, 80161a2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8016164:	f898 1014 	ldrb.w	r1, [r8, #20]
 8016168:	4648      	mov	r0, r9
 801616a:	f7f7 f9ab 	bl	800d4c4 <ucdr_serialize_bool>
 801616e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8016172:	4005      	ands	r5, r0
 8016174:	b94b      	cbnz	r3, 801618a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8016176:	4628      	mov	r0, r5
 8016178:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801617c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8016180:	4648      	mov	r0, r9
 8016182:	f7f7 f9f9 	bl	800d578 <ucdr_serialize_uint16_t>
 8016186:	4005      	ands	r5, r0
 8016188:	e7da      	b.n	8016140 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801618a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 801618e:	f108 011c 	add.w	r1, r8, #28
 8016192:	4648      	mov	r0, r9
 8016194:	f7f8 fd3c 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 8016198:	4028      	ands	r0, r5
 801619a:	b2c5      	uxtb	r5, r0
 801619c:	4628      	mov	r0, r5
 801619e:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 80161a2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80161a6:	4648      	mov	r0, r9
 80161a8:	f7f7 fbd0 	bl	800d94c <ucdr_serialize_uint32_t>
 80161ac:	4028      	ands	r0, r5
 80161ae:	b2c5      	uxtb	r5, r0
 80161b0:	e7d8      	b.n	8016164 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 80161b2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80161b6:	4648      	mov	r0, r9
 80161b8:	f7f7 fbc8 	bl	800d94c <ucdr_serialize_uint32_t>
 80161bc:	4028      	ands	r0, r5
 80161be:	b2c5      	uxtb	r5, r0
 80161c0:	e7c7      	b.n	8016152 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 80161c2:	bf00      	nop

080161c4 <uxr_serialize_OBJK_DataReader_Binary>:
 80161c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161c6:	2202      	movs	r2, #2
 80161c8:	460c      	mov	r4, r1
 80161ca:	4606      	mov	r6, r0
 80161cc:	f7fc fe58 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 80161d0:	4605      	mov	r5, r0
 80161d2:	78a1      	ldrb	r1, [r4, #2]
 80161d4:	4630      	mov	r0, r6
 80161d6:	f7f7 f975 	bl	800d4c4 <ucdr_serialize_bool>
 80161da:	78a3      	ldrb	r3, [r4, #2]
 80161dc:	4005      	ands	r5, r0
 80161de:	b2ed      	uxtb	r5, r5
 80161e0:	b90b      	cbnz	r3, 80161e6 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 80161e2:	4628      	mov	r0, r5
 80161e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161e6:	f104 0108 	add.w	r1, r4, #8
 80161ea:	4630      	mov	r0, r6
 80161ec:	f7ff ff96 	bl	801611c <uxr_serialize_OBJK_Endpoint_QosBinary>
 80161f0:	4607      	mov	r7, r0
 80161f2:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 80161f6:	4630      	mov	r0, r6
 80161f8:	f7f7 f964 	bl	800d4c4 <ucdr_serialize_bool>
 80161fc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016200:	4038      	ands	r0, r7
 8016202:	b2c7      	uxtb	r7, r0
 8016204:	b95b      	cbnz	r3, 801621e <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8016206:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 801620a:	4630      	mov	r0, r6
 801620c:	f7f7 f95a 	bl	800d4c4 <ucdr_serialize_bool>
 8016210:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8016214:	4007      	ands	r7, r0
 8016216:	b94b      	cbnz	r3, 801622c <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8016218:	403d      	ands	r5, r7
 801621a:	4628      	mov	r0, r5
 801621c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801621e:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8016222:	4630      	mov	r0, r6
 8016224:	f7f7 fde8 	bl	800ddf8 <ucdr_serialize_uint64_t>
 8016228:	4007      	ands	r7, r0
 801622a:	e7ec      	b.n	8016206 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 801622c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801622e:	4630      	mov	r0, r6
 8016230:	f003 fd5e 	bl	8019cf0 <ucdr_serialize_string>
 8016234:	4007      	ands	r7, r0
 8016236:	b2ff      	uxtb	r7, r7
 8016238:	e7ee      	b.n	8016218 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801623a:	bf00      	nop

0801623c <uxr_serialize_OBJK_DataWriter_Binary>:
 801623c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801623e:	2202      	movs	r2, #2
 8016240:	460d      	mov	r5, r1
 8016242:	4606      	mov	r6, r0
 8016244:	f7fc fe1c 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016248:	4604      	mov	r4, r0
 801624a:	78a9      	ldrb	r1, [r5, #2]
 801624c:	4630      	mov	r0, r6
 801624e:	f7f7 f939 	bl	800d4c4 <ucdr_serialize_bool>
 8016252:	78ab      	ldrb	r3, [r5, #2]
 8016254:	4004      	ands	r4, r0
 8016256:	b2e4      	uxtb	r4, r4
 8016258:	b90b      	cbnz	r3, 801625e <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801625a:	4620      	mov	r0, r4
 801625c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801625e:	f105 0108 	add.w	r1, r5, #8
 8016262:	4630      	mov	r0, r6
 8016264:	f7ff ff5a 	bl	801611c <uxr_serialize_OBJK_Endpoint_QosBinary>
 8016268:	4607      	mov	r7, r0
 801626a:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 801626e:	4630      	mov	r0, r6
 8016270:	f7f7 f928 	bl	800d4c4 <ucdr_serialize_bool>
 8016274:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8016278:	4038      	ands	r0, r7
 801627a:	b2c7      	uxtb	r7, r0
 801627c:	b913      	cbnz	r3, 8016284 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801627e:	403c      	ands	r4, r7
 8016280:	4620      	mov	r0, r4
 8016282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016284:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 8016288:	4630      	mov	r0, r6
 801628a:	f7f7 fdb5 	bl	800ddf8 <ucdr_serialize_uint64_t>
 801628e:	4007      	ands	r7, r0
 8016290:	e7f5      	b.n	801627e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8016292:	bf00      	nop

08016294 <uxr_serialize_OBJK_Replier_Binary>:
 8016294:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 8016298:	460f      	mov	r7, r1
 801629a:	4680      	mov	r8, r0
 801629c:	6809      	ldr	r1, [r1, #0]
 801629e:	f003 fd27 	bl	8019cf0 <ucdr_serialize_string>
 80162a2:	4605      	mov	r5, r0
 80162a4:	6879      	ldr	r1, [r7, #4]
 80162a6:	4640      	mov	r0, r8
 80162a8:	f003 fd22 	bl	8019cf0 <ucdr_serialize_string>
 80162ac:	4005      	ands	r5, r0
 80162ae:	68b9      	ldr	r1, [r7, #8]
 80162b0:	4640      	mov	r0, r8
 80162b2:	b2ec      	uxtb	r4, r5
 80162b4:	f003 fd1c 	bl	8019cf0 <ucdr_serialize_string>
 80162b8:	7b39      	ldrb	r1, [r7, #12]
 80162ba:	4004      	ands	r4, r0
 80162bc:	4640      	mov	r0, r8
 80162be:	f7f7 f901 	bl	800d4c4 <ucdr_serialize_bool>
 80162c2:	7b3b      	ldrb	r3, [r7, #12]
 80162c4:	4004      	ands	r4, r0
 80162c6:	b94b      	cbnz	r3, 80162dc <uxr_serialize_OBJK_Replier_Binary+0x48>
 80162c8:	7d39      	ldrb	r1, [r7, #20]
 80162ca:	4640      	mov	r0, r8
 80162cc:	f7f7 f8fa 	bl	800d4c4 <ucdr_serialize_bool>
 80162d0:	7d3b      	ldrb	r3, [r7, #20]
 80162d2:	4004      	ands	r4, r0
 80162d4:	b943      	cbnz	r3, 80162e8 <uxr_serialize_OBJK_Replier_Binary+0x54>
 80162d6:	4620      	mov	r0, r4
 80162d8:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 80162dc:	6939      	ldr	r1, [r7, #16]
 80162de:	4640      	mov	r0, r8
 80162e0:	f003 fd06 	bl	8019cf0 <ucdr_serialize_string>
 80162e4:	4004      	ands	r4, r0
 80162e6:	e7ef      	b.n	80162c8 <uxr_serialize_OBJK_Replier_Binary+0x34>
 80162e8:	69b9      	ldr	r1, [r7, #24]
 80162ea:	4640      	mov	r0, r8
 80162ec:	f003 fd00 	bl	8019cf0 <ucdr_serialize_string>
 80162f0:	4004      	ands	r4, r0
 80162f2:	b2e4      	uxtb	r4, r4
 80162f4:	4620      	mov	r0, r4
 80162f6:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 80162fa:	bf00      	nop

080162fc <uxr_deserialize_ObjectVariant>:
 80162fc:	b570      	push	{r4, r5, r6, lr}
 80162fe:	4605      	mov	r5, r0
 8016300:	460e      	mov	r6, r1
 8016302:	f7f7 f923 	bl	800d54c <ucdr_deserialize_uint8_t>
 8016306:	b168      	cbz	r0, 8016324 <uxr_deserialize_ObjectVariant+0x28>
 8016308:	7833      	ldrb	r3, [r6, #0]
 801630a:	4604      	mov	r4, r0
 801630c:	3b01      	subs	r3, #1
 801630e:	2b0d      	cmp	r3, #13
 8016310:	d809      	bhi.n	8016326 <uxr_deserialize_ObjectVariant+0x2a>
 8016312:	e8df f003 	tbb	[pc, r3]
 8016316:	0a41      	.short	0x0a41
 8016318:	0a0a2323 	.word	0x0a0a2323
 801631c:	10080a0a 	.word	0x10080a0a
 8016320:	565c1010 	.word	0x565c1010
 8016324:	2400      	movs	r4, #0
 8016326:	4620      	mov	r0, r4
 8016328:	bd70      	pop	{r4, r5, r6, pc}
 801632a:	1d31      	adds	r1, r6, #4
 801632c:	4628      	mov	r0, r5
 801632e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016332:	f7ff bd21 	b.w	8015d78 <uxr_deserialize_DATAWRITER_Representation>
 8016336:	1d31      	adds	r1, r6, #4
 8016338:	4628      	mov	r0, r5
 801633a:	f7f7 f907 	bl	800d54c <ucdr_deserialize_uint8_t>
 801633e:	2800      	cmp	r0, #0
 8016340:	d0f0      	beq.n	8016324 <uxr_deserialize_ObjectVariant+0x28>
 8016342:	7933      	ldrb	r3, [r6, #4]
 8016344:	2b01      	cmp	r3, #1
 8016346:	d001      	beq.n	801634c <uxr_deserialize_ObjectVariant+0x50>
 8016348:	2b02      	cmp	r3, #2
 801634a:	d1ec      	bne.n	8016326 <uxr_deserialize_ObjectVariant+0x2a>
 801634c:	68b1      	ldr	r1, [r6, #8]
 801634e:	4628      	mov	r0, r5
 8016350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016354:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016358:	f003 bcda 	b.w	8019d10 <ucdr_deserialize_string>
 801635c:	1d31      	adds	r1, r6, #4
 801635e:	4628      	mov	r0, r5
 8016360:	f7f7 f8f4 	bl	800d54c <ucdr_deserialize_uint8_t>
 8016364:	4604      	mov	r4, r0
 8016366:	b170      	cbz	r0, 8016386 <uxr_deserialize_ObjectVariant+0x8a>
 8016368:	7933      	ldrb	r3, [r6, #4]
 801636a:	2b02      	cmp	r3, #2
 801636c:	d04c      	beq.n	8016408 <uxr_deserialize_ObjectVariant+0x10c>
 801636e:	2b03      	cmp	r3, #3
 8016370:	d109      	bne.n	8016386 <uxr_deserialize_ObjectVariant+0x8a>
 8016372:	f106 0308 	add.w	r3, r6, #8
 8016376:	f44f 7200 	mov.w	r2, #512	; 0x200
 801637a:	f106 010c 	add.w	r1, r6, #12
 801637e:	4628      	mov	r0, r5
 8016380:	f7f8 fc58 	bl	800ec34 <ucdr_deserialize_sequence_uint8_t>
 8016384:	4604      	mov	r4, r0
 8016386:	2202      	movs	r2, #2
 8016388:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 801638c:	4628      	mov	r0, r5
 801638e:	f7fc fddb 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016392:	4020      	ands	r0, r4
 8016394:	b2c4      	uxtb	r4, r0
 8016396:	e7c6      	b.n	8016326 <uxr_deserialize_ObjectVariant+0x2a>
 8016398:	1d31      	adds	r1, r6, #4
 801639a:	4628      	mov	r0, r5
 801639c:	f7f7 f8d6 	bl	800d54c <ucdr_deserialize_uint8_t>
 80163a0:	4604      	mov	r4, r0
 80163a2:	b130      	cbz	r0, 80163b2 <uxr_deserialize_ObjectVariant+0xb6>
 80163a4:	7933      	ldrb	r3, [r6, #4]
 80163a6:	2b02      	cmp	r3, #2
 80163a8:	d036      	beq.n	8016418 <uxr_deserialize_ObjectVariant+0x11c>
 80163aa:	2b03      	cmp	r3, #3
 80163ac:	d03c      	beq.n	8016428 <uxr_deserialize_ObjectVariant+0x12c>
 80163ae:	2b01      	cmp	r3, #1
 80163b0:	d032      	beq.n	8016418 <uxr_deserialize_ObjectVariant+0x11c>
 80163b2:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 80163b6:	4628      	mov	r0, r5
 80163b8:	f7f7 fe6e 	bl	800e098 <ucdr_deserialize_int16_t>
 80163bc:	4020      	ands	r0, r4
 80163be:	b2c4      	uxtb	r4, r0
 80163c0:	e7b1      	b.n	8016326 <uxr_deserialize_ObjectVariant+0x2a>
 80163c2:	1d31      	adds	r1, r6, #4
 80163c4:	4628      	mov	r0, r5
 80163c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80163ca:	f7ff bb8b 	b.w	8015ae4 <uxr_deserialize_CLIENT_Representation>
 80163ce:	2204      	movs	r2, #4
 80163d0:	4628      	mov	r0, r5
 80163d2:	18b1      	adds	r1, r6, r2
 80163d4:	f7fc fdb8 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80163d8:	4604      	mov	r4, r0
 80163da:	2202      	movs	r2, #2
 80163dc:	f106 0108 	add.w	r1, r6, #8
 80163e0:	4628      	mov	r0, r5
 80163e2:	f7fc fdb1 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80163e6:	4004      	ands	r4, r0
 80163e8:	2202      	movs	r2, #2
 80163ea:	f106 010a 	add.w	r1, r6, #10
 80163ee:	4628      	mov	r0, r5
 80163f0:	b2e4      	uxtb	r4, r4
 80163f2:	f7fc fda9 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80163f6:	4603      	mov	r3, r0
 80163f8:	f106 010c 	add.w	r1, r6, #12
 80163fc:	4628      	mov	r0, r5
 80163fe:	401c      	ands	r4, r3
 8016400:	f7f7 f876 	bl	800d4f0 <ucdr_deserialize_bool>
 8016404:	4004      	ands	r4, r0
 8016406:	e78e      	b.n	8016326 <uxr_deserialize_ObjectVariant+0x2a>
 8016408:	f44f 7200 	mov.w	r2, #512	; 0x200
 801640c:	68b1      	ldr	r1, [r6, #8]
 801640e:	4628      	mov	r0, r5
 8016410:	f003 fc7e 	bl	8019d10 <ucdr_deserialize_string>
 8016414:	4604      	mov	r4, r0
 8016416:	e7b6      	b.n	8016386 <uxr_deserialize_ObjectVariant+0x8a>
 8016418:	f44f 7200 	mov.w	r2, #512	; 0x200
 801641c:	68b1      	ldr	r1, [r6, #8]
 801641e:	4628      	mov	r0, r5
 8016420:	f003 fc76 	bl	8019d10 <ucdr_deserialize_string>
 8016424:	4604      	mov	r4, r0
 8016426:	e7c4      	b.n	80163b2 <uxr_deserialize_ObjectVariant+0xb6>
 8016428:	f106 0308 	add.w	r3, r6, #8
 801642c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016430:	f106 010c 	add.w	r1, r6, #12
 8016434:	4628      	mov	r0, r5
 8016436:	f7f8 fbfd 	bl	800ec34 <ucdr_deserialize_sequence_uint8_t>
 801643a:	4604      	mov	r4, r0
 801643c:	e7b9      	b.n	80163b2 <uxr_deserialize_ObjectVariant+0xb6>
 801643e:	bf00      	nop

08016440 <uxr_deserialize_BaseObjectRequest>:
 8016440:	b570      	push	{r4, r5, r6, lr}
 8016442:	2202      	movs	r2, #2
 8016444:	4605      	mov	r5, r0
 8016446:	460e      	mov	r6, r1
 8016448:	f7fc fd7e 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 801644c:	2202      	movs	r2, #2
 801644e:	4604      	mov	r4, r0
 8016450:	4628      	mov	r0, r5
 8016452:	18b1      	adds	r1, r6, r2
 8016454:	f7fc fd78 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016458:	4020      	ands	r0, r4
 801645a:	b2c0      	uxtb	r0, r0
 801645c:	bd70      	pop	{r4, r5, r6, pc}
 801645e:	bf00      	nop

08016460 <uxr_serialize_ActivityInfoVariant>:
 8016460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016464:	460e      	mov	r6, r1
 8016466:	7809      	ldrb	r1, [r1, #0]
 8016468:	4680      	mov	r8, r0
 801646a:	f7f7 f859 	bl	800d520 <ucdr_serialize_uint8_t>
 801646e:	4607      	mov	r7, r0
 8016470:	b138      	cbz	r0, 8016482 <uxr_serialize_ActivityInfoVariant+0x22>
 8016472:	7833      	ldrb	r3, [r6, #0]
 8016474:	2b06      	cmp	r3, #6
 8016476:	f000 8081 	beq.w	801657c <uxr_serialize_ActivityInfoVariant+0x11c>
 801647a:	2b0d      	cmp	r3, #13
 801647c:	d014      	beq.n	80164a8 <uxr_serialize_ActivityInfoVariant+0x48>
 801647e:	2b05      	cmp	r3, #5
 8016480:	d002      	beq.n	8016488 <uxr_serialize_ActivityInfoVariant+0x28>
 8016482:	4638      	mov	r0, r7
 8016484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016488:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801648c:	4640      	mov	r0, r8
 801648e:	f7f7 fd83 	bl	800df98 <ucdr_serialize_int16_t>
 8016492:	4607      	mov	r7, r0
 8016494:	4640      	mov	r0, r8
 8016496:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 801649a:	f7f7 fcad 	bl	800ddf8 <ucdr_serialize_uint64_t>
 801649e:	4038      	ands	r0, r7
 80164a0:	b2c7      	uxtb	r7, r0
 80164a2:	4638      	mov	r0, r7
 80164a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80164a8:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 80164ac:	4640      	mov	r0, r8
 80164ae:	f7f7 fd73 	bl	800df98 <ucdr_serialize_int16_t>
 80164b2:	68f1      	ldr	r1, [r6, #12]
 80164b4:	4607      	mov	r7, r0
 80164b6:	4640      	mov	r0, r8
 80164b8:	f7f7 fa48 	bl	800d94c <ucdr_serialize_uint32_t>
 80164bc:	68f3      	ldr	r3, [r6, #12]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d0ed      	beq.n	801649e <uxr_serialize_ActivityInfoVariant+0x3e>
 80164c2:	b318      	cbz	r0, 801650c <uxr_serialize_ActivityInfoVariant+0xac>
 80164c4:	f106 090c 	add.w	r9, r6, #12
 80164c8:	2400      	movs	r4, #0
 80164ca:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80164ce:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 80164d2:	7c29      	ldrb	r1, [r5, #16]
 80164d4:	4640      	mov	r0, r8
 80164d6:	f7f7 f823 	bl	800d520 <ucdr_serialize_uint8_t>
 80164da:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 80164de:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80164e2:	2800      	cmp	r0, #0
 80164e4:	d051      	beq.n	801658a <uxr_serialize_ActivityInfoVariant+0x12a>
 80164e6:	7c2b      	ldrb	r3, [r5, #16]
 80164e8:	00c9      	lsls	r1, r1, #3
 80164ea:	2b03      	cmp	r3, #3
 80164ec:	d854      	bhi.n	8016598 <uxr_serialize_ActivityInfoVariant+0x138>
 80164ee:	e8df f003 	tbb	[pc, r3]
 80164f2:	2133      	.short	0x2133
 80164f4:	020f      	.short	0x020f
 80164f6:	4449      	add	r1, r9
 80164f8:	4640      	mov	r0, r8
 80164fa:	6889      	ldr	r1, [r1, #8]
 80164fc:	f003 fbf8 	bl	8019cf0 <ucdr_serialize_string>
 8016500:	3401      	adds	r4, #1
 8016502:	68f2      	ldr	r2, [r6, #12]
 8016504:	4294      	cmp	r4, r2
 8016506:	d244      	bcs.n	8016592 <uxr_serialize_ActivityInfoVariant+0x132>
 8016508:	2800      	cmp	r0, #0
 801650a:	d1de      	bne.n	80164ca <uxr_serialize_ActivityInfoVariant+0x6a>
 801650c:	2700      	movs	r7, #0
 801650e:	e7b8      	b.n	8016482 <uxr_serialize_ActivityInfoVariant+0x22>
 8016510:	3108      	adds	r1, #8
 8016512:	44a2      	add	sl, r4
 8016514:	2210      	movs	r2, #16
 8016516:	4640      	mov	r0, r8
 8016518:	4449      	add	r1, r9
 801651a:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801651e:	f7fc fcaf 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016522:	4605      	mov	r5, r0
 8016524:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 8016528:	4640      	mov	r0, r8
 801652a:	f7f7 fa0f 	bl	800d94c <ucdr_serialize_uint32_t>
 801652e:	4028      	ands	r0, r5
 8016530:	b2c0      	uxtb	r0, r0
 8016532:	e7e5      	b.n	8016500 <uxr_serialize_ActivityInfoVariant+0xa0>
 8016534:	3108      	adds	r1, #8
 8016536:	44a2      	add	sl, r4
 8016538:	2204      	movs	r2, #4
 801653a:	4640      	mov	r0, r8
 801653c:	4449      	add	r1, r9
 801653e:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8016542:	f7fc fc9d 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016546:	4605      	mov	r5, r0
 8016548:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 801654c:	4640      	mov	r0, r8
 801654e:	f7f7 f813 	bl	800d578 <ucdr_serialize_uint16_t>
 8016552:	4028      	ands	r0, r5
 8016554:	b2c0      	uxtb	r0, r0
 8016556:	e7d3      	b.n	8016500 <uxr_serialize_ActivityInfoVariant+0xa0>
 8016558:	3108      	adds	r1, #8
 801655a:	44a2      	add	sl, r4
 801655c:	2202      	movs	r2, #2
 801655e:	4640      	mov	r0, r8
 8016560:	4449      	add	r1, r9
 8016562:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8016566:	f7fc fc8b 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 801656a:	4605      	mov	r5, r0
 801656c:	f89a 1016 	ldrb.w	r1, [sl, #22]
 8016570:	4640      	mov	r0, r8
 8016572:	f7f6 ffd5 	bl	800d520 <ucdr_serialize_uint8_t>
 8016576:	4028      	ands	r0, r5
 8016578:	b2c0      	uxtb	r0, r0
 801657a:	e7c1      	b.n	8016500 <uxr_serialize_ActivityInfoVariant+0xa0>
 801657c:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8016580:	4640      	mov	r0, r8
 8016582:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016586:	f7f7 bd07 	b.w	800df98 <ucdr_serialize_int16_t>
 801658a:	3401      	adds	r4, #1
 801658c:	68f2      	ldr	r2, [r6, #12]
 801658e:	42a2      	cmp	r2, r4
 8016590:	d8bc      	bhi.n	801650c <uxr_serialize_ActivityInfoVariant+0xac>
 8016592:	4007      	ands	r7, r0
 8016594:	b2ff      	uxtb	r7, r7
 8016596:	e774      	b.n	8016482 <uxr_serialize_ActivityInfoVariant+0x22>
 8016598:	3401      	adds	r4, #1
 801659a:	68f3      	ldr	r3, [r6, #12]
 801659c:	3518      	adds	r5, #24
 801659e:	429c      	cmp	r4, r3
 80165a0:	d397      	bcc.n	80164d2 <uxr_serialize_ActivityInfoVariant+0x72>
 80165a2:	e76e      	b.n	8016482 <uxr_serialize_ActivityInfoVariant+0x22>

080165a4 <uxr_deserialize_BaseObjectReply>:
 80165a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165a8:	2202      	movs	r2, #2
 80165aa:	4606      	mov	r6, r0
 80165ac:	460f      	mov	r7, r1
 80165ae:	f7fc fccb 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80165b2:	2202      	movs	r2, #2
 80165b4:	4605      	mov	r5, r0
 80165b6:	4630      	mov	r0, r6
 80165b8:	18b9      	adds	r1, r7, r2
 80165ba:	f7fc fcc5 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80165be:	4680      	mov	r8, r0
 80165c0:	1d39      	adds	r1, r7, #4
 80165c2:	4630      	mov	r0, r6
 80165c4:	f7f6 ffc2 	bl	800d54c <ucdr_deserialize_uint8_t>
 80165c8:	ea05 0508 	and.w	r5, r5, r8
 80165cc:	4604      	mov	r4, r0
 80165ce:	1d79      	adds	r1, r7, #5
 80165d0:	4630      	mov	r0, r6
 80165d2:	402c      	ands	r4, r5
 80165d4:	f7f6 ffba 	bl	800d54c <ucdr_deserialize_uint8_t>
 80165d8:	4020      	ands	r0, r4
 80165da:	b2c0      	uxtb	r0, r0
 80165dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080165e0 <uxr_serialize_ReadSpecification>:
 80165e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165e2:	460e      	mov	r6, r1
 80165e4:	4607      	mov	r7, r0
 80165e6:	7809      	ldrb	r1, [r1, #0]
 80165e8:	f7f6 ff9a 	bl	800d520 <ucdr_serialize_uint8_t>
 80165ec:	4604      	mov	r4, r0
 80165ee:	7871      	ldrb	r1, [r6, #1]
 80165f0:	4638      	mov	r0, r7
 80165f2:	f7f6 ff95 	bl	800d520 <ucdr_serialize_uint8_t>
 80165f6:	4004      	ands	r4, r0
 80165f8:	78b1      	ldrb	r1, [r6, #2]
 80165fa:	4638      	mov	r0, r7
 80165fc:	f7f6 ff62 	bl	800d4c4 <ucdr_serialize_bool>
 8016600:	78b3      	ldrb	r3, [r6, #2]
 8016602:	b2e4      	uxtb	r4, r4
 8016604:	4004      	ands	r4, r0
 8016606:	b943      	cbnz	r3, 801661a <uxr_serialize_ReadSpecification+0x3a>
 8016608:	7a31      	ldrb	r1, [r6, #8]
 801660a:	4638      	mov	r0, r7
 801660c:	f7f6 ff5a 	bl	800d4c4 <ucdr_serialize_bool>
 8016610:	7a33      	ldrb	r3, [r6, #8]
 8016612:	4004      	ands	r4, r0
 8016614:	b93b      	cbnz	r3, 8016626 <uxr_serialize_ReadSpecification+0x46>
 8016616:	4620      	mov	r0, r4
 8016618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801661a:	6871      	ldr	r1, [r6, #4]
 801661c:	4638      	mov	r0, r7
 801661e:	f003 fb67 	bl	8019cf0 <ucdr_serialize_string>
 8016622:	4004      	ands	r4, r0
 8016624:	e7f0      	b.n	8016608 <uxr_serialize_ReadSpecification+0x28>
 8016626:	8971      	ldrh	r1, [r6, #10]
 8016628:	4638      	mov	r0, r7
 801662a:	f7f6 ffa5 	bl	800d578 <ucdr_serialize_uint16_t>
 801662e:	4605      	mov	r5, r0
 8016630:	89b1      	ldrh	r1, [r6, #12]
 8016632:	4638      	mov	r0, r7
 8016634:	f7f6 ffa0 	bl	800d578 <ucdr_serialize_uint16_t>
 8016638:	4005      	ands	r5, r0
 801663a:	89f1      	ldrh	r1, [r6, #14]
 801663c:	4638      	mov	r0, r7
 801663e:	b2ed      	uxtb	r5, r5
 8016640:	f7f6 ff9a 	bl	800d578 <ucdr_serialize_uint16_t>
 8016644:	8a31      	ldrh	r1, [r6, #16]
 8016646:	4025      	ands	r5, r4
 8016648:	4604      	mov	r4, r0
 801664a:	4638      	mov	r0, r7
 801664c:	4025      	ands	r5, r4
 801664e:	f7f6 ff93 	bl	800d578 <ucdr_serialize_uint16_t>
 8016652:	ea00 0405 	and.w	r4, r0, r5
 8016656:	4620      	mov	r0, r4
 8016658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801665a:	bf00      	nop

0801665c <uxr_serialize_CREATE_CLIENT_Payload>:
 801665c:	f7ff b9ea 	b.w	8015a34 <uxr_serialize_CLIENT_Representation>

08016660 <uxr_serialize_CREATE_Payload>:
 8016660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016662:	2202      	movs	r2, #2
 8016664:	4607      	mov	r7, r0
 8016666:	460e      	mov	r6, r1
 8016668:	f7fc fc0a 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 801666c:	2202      	movs	r2, #2
 801666e:	4605      	mov	r5, r0
 8016670:	4638      	mov	r0, r7
 8016672:	18b1      	adds	r1, r6, r2
 8016674:	f7fc fc04 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016678:	7931      	ldrb	r1, [r6, #4]
 801667a:	4604      	mov	r4, r0
 801667c:	4638      	mov	r0, r7
 801667e:	f7f6 ff4f 	bl	800d520 <ucdr_serialize_uint8_t>
 8016682:	b170      	cbz	r0, 80166a2 <uxr_serialize_CREATE_Payload+0x42>
 8016684:	7933      	ldrb	r3, [r6, #4]
 8016686:	402c      	ands	r4, r5
 8016688:	3b01      	subs	r3, #1
 801668a:	b2e4      	uxtb	r4, r4
 801668c:	2b0d      	cmp	r3, #13
 801668e:	d809      	bhi.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 8016690:	e8df f003 	tbb	[pc, r3]
 8016694:	23230a4c 	.word	0x23230a4c
 8016698:	0a0a0a0a 	.word	0x0a0a0a0a
 801669c:	12121208 	.word	0x12121208
 80166a0:	3e45      	.short	0x3e45
 80166a2:	2400      	movs	r4, #0
 80166a4:	4620      	mov	r0, r4
 80166a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166a8:	f106 0108 	add.w	r1, r6, #8
 80166ac:	4638      	mov	r0, r7
 80166ae:	f7ff fac7 	bl	8015c40 <uxr_serialize_DATAWRITER_Representation>
 80166b2:	4004      	ands	r4, r0
 80166b4:	4620      	mov	r0, r4
 80166b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166b8:	7a31      	ldrb	r1, [r6, #8]
 80166ba:	4638      	mov	r0, r7
 80166bc:	f7f6 ff30 	bl	800d520 <ucdr_serialize_uint8_t>
 80166c0:	2800      	cmp	r0, #0
 80166c2:	d0ee      	beq.n	80166a2 <uxr_serialize_CREATE_Payload+0x42>
 80166c4:	7a33      	ldrb	r3, [r6, #8]
 80166c6:	2b01      	cmp	r3, #1
 80166c8:	d001      	beq.n	80166ce <uxr_serialize_CREATE_Payload+0x6e>
 80166ca:	2b02      	cmp	r3, #2
 80166cc:	d1ea      	bne.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 80166ce:	68f1      	ldr	r1, [r6, #12]
 80166d0:	4638      	mov	r0, r7
 80166d2:	f003 fb0d 	bl	8019cf0 <ucdr_serialize_string>
 80166d6:	4004      	ands	r4, r0
 80166d8:	e7e4      	b.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 80166da:	7a31      	ldrb	r1, [r6, #8]
 80166dc:	4638      	mov	r0, r7
 80166de:	f7f6 ff1f 	bl	800d520 <ucdr_serialize_uint8_t>
 80166e2:	4605      	mov	r5, r0
 80166e4:	b158      	cbz	r0, 80166fe <uxr_serialize_CREATE_Payload+0x9e>
 80166e6:	7a33      	ldrb	r3, [r6, #8]
 80166e8:	2b02      	cmp	r3, #2
 80166ea:	d034      	beq.n	8016756 <uxr_serialize_CREATE_Payload+0xf6>
 80166ec:	2b03      	cmp	r3, #3
 80166ee:	d106      	bne.n	80166fe <uxr_serialize_CREATE_Payload+0x9e>
 80166f0:	68f2      	ldr	r2, [r6, #12]
 80166f2:	f106 0110 	add.w	r1, r6, #16
 80166f6:	4638      	mov	r0, r7
 80166f8:	f7f8 fa8a 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 80166fc:	4605      	mov	r5, r0
 80166fe:	2202      	movs	r2, #2
 8016700:	f506 7104 	add.w	r1, r6, #528	; 0x210
 8016704:	4638      	mov	r0, r7
 8016706:	f7fc fbbb 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 801670a:	4028      	ands	r0, r5
 801670c:	4004      	ands	r4, r0
 801670e:	e7c9      	b.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 8016710:	f106 0108 	add.w	r1, r6, #8
 8016714:	4638      	mov	r0, r7
 8016716:	f7ff f98d 	bl	8015a34 <uxr_serialize_CLIENT_Representation>
 801671a:	4004      	ands	r4, r0
 801671c:	e7c2      	b.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 801671e:	f106 0108 	add.w	r1, r6, #8
 8016722:	4638      	mov	r0, r7
 8016724:	f7ff fa42 	bl	8015bac <uxr_serialize_AGENT_Representation>
 8016728:	4004      	ands	r4, r0
 801672a:	e7bb      	b.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 801672c:	7a31      	ldrb	r1, [r6, #8]
 801672e:	4638      	mov	r0, r7
 8016730:	f7f6 fef6 	bl	800d520 <ucdr_serialize_uint8_t>
 8016734:	4605      	mov	r5, r0
 8016736:	b130      	cbz	r0, 8016746 <uxr_serialize_CREATE_Payload+0xe6>
 8016738:	7a33      	ldrb	r3, [r6, #8]
 801673a:	2b02      	cmp	r3, #2
 801673c:	d011      	beq.n	8016762 <uxr_serialize_CREATE_Payload+0x102>
 801673e:	2b03      	cmp	r3, #3
 8016740:	d015      	beq.n	801676e <uxr_serialize_CREATE_Payload+0x10e>
 8016742:	2b01      	cmp	r3, #1
 8016744:	d00d      	beq.n	8016762 <uxr_serialize_CREATE_Payload+0x102>
 8016746:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 801674a:	4638      	mov	r0, r7
 801674c:	f7f7 fc24 	bl	800df98 <ucdr_serialize_int16_t>
 8016750:	4028      	ands	r0, r5
 8016752:	4004      	ands	r4, r0
 8016754:	e7a6      	b.n	80166a4 <uxr_serialize_CREATE_Payload+0x44>
 8016756:	68f1      	ldr	r1, [r6, #12]
 8016758:	4638      	mov	r0, r7
 801675a:	f003 fac9 	bl	8019cf0 <ucdr_serialize_string>
 801675e:	4605      	mov	r5, r0
 8016760:	e7cd      	b.n	80166fe <uxr_serialize_CREATE_Payload+0x9e>
 8016762:	68f1      	ldr	r1, [r6, #12]
 8016764:	4638      	mov	r0, r7
 8016766:	f003 fac3 	bl	8019cf0 <ucdr_serialize_string>
 801676a:	4605      	mov	r5, r0
 801676c:	e7eb      	b.n	8016746 <uxr_serialize_CREATE_Payload+0xe6>
 801676e:	68f2      	ldr	r2, [r6, #12]
 8016770:	f106 0110 	add.w	r1, r6, #16
 8016774:	4638      	mov	r0, r7
 8016776:	f7f8 fa4b 	bl	800ec10 <ucdr_serialize_sequence_uint8_t>
 801677a:	4605      	mov	r5, r0
 801677c:	e7e3      	b.n	8016746 <uxr_serialize_CREATE_Payload+0xe6>
 801677e:	bf00      	nop

08016780 <uxr_deserialize_GET_INFO_Payload>:
 8016780:	b570      	push	{r4, r5, r6, lr}
 8016782:	2202      	movs	r2, #2
 8016784:	4605      	mov	r5, r0
 8016786:	460e      	mov	r6, r1
 8016788:	f7fc fbde 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 801678c:	2202      	movs	r2, #2
 801678e:	4604      	mov	r4, r0
 8016790:	4628      	mov	r0, r5
 8016792:	18b1      	adds	r1, r6, r2
 8016794:	f7fc fbd8 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016798:	4603      	mov	r3, r0
 801679a:	1d31      	adds	r1, r6, #4
 801679c:	4628      	mov	r0, r5
 801679e:	401c      	ands	r4, r3
 80167a0:	f7f7 fa04 	bl	800dbac <ucdr_deserialize_uint32_t>
 80167a4:	b2e4      	uxtb	r4, r4
 80167a6:	4020      	ands	r0, r4
 80167a8:	bd70      	pop	{r4, r5, r6, pc}
 80167aa:	bf00      	nop

080167ac <uxr_serialize_DELETE_Payload>:
 80167ac:	b570      	push	{r4, r5, r6, lr}
 80167ae:	2202      	movs	r2, #2
 80167b0:	4605      	mov	r5, r0
 80167b2:	460e      	mov	r6, r1
 80167b4:	f7fc fb64 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 80167b8:	2202      	movs	r2, #2
 80167ba:	4604      	mov	r4, r0
 80167bc:	4628      	mov	r0, r5
 80167be:	18b1      	adds	r1, r6, r2
 80167c0:	f7fc fb5e 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 80167c4:	4020      	ands	r0, r4
 80167c6:	b2c0      	uxtb	r0, r0
 80167c8:	bd70      	pop	{r4, r5, r6, pc}
 80167ca:	bf00      	nop

080167cc <uxr_deserialize_STATUS_AGENT_Payload>:
 80167cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80167d0:	460e      	mov	r6, r1
 80167d2:	4605      	mov	r5, r0
 80167d4:	f7f6 feba 	bl	800d54c <ucdr_deserialize_uint8_t>
 80167d8:	4604      	mov	r4, r0
 80167da:	1c71      	adds	r1, r6, #1
 80167dc:	4628      	mov	r0, r5
 80167de:	f7f6 feb5 	bl	800d54c <ucdr_deserialize_uint8_t>
 80167e2:	2204      	movs	r2, #4
 80167e4:	4681      	mov	r9, r0
 80167e6:	4628      	mov	r0, r5
 80167e8:	18b1      	adds	r1, r6, r2
 80167ea:	f7fc fbad 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80167ee:	f106 0108 	add.w	r1, r6, #8
 80167f2:	4680      	mov	r8, r0
 80167f4:	2202      	movs	r2, #2
 80167f6:	4628      	mov	r0, r5
 80167f8:	f7fc fba6 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80167fc:	ea04 0309 	and.w	r3, r4, r9
 8016800:	4607      	mov	r7, r0
 8016802:	2202      	movs	r2, #2
 8016804:	b2db      	uxtb	r3, r3
 8016806:	f106 010a 	add.w	r1, r6, #10
 801680a:	4628      	mov	r0, r5
 801680c:	ea03 0408 	and.w	r4, r3, r8
 8016810:	f7fc fb9a 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016814:	4603      	mov	r3, r0
 8016816:	4628      	mov	r0, r5
 8016818:	403c      	ands	r4, r7
 801681a:	f106 010c 	add.w	r1, r6, #12
 801681e:	461d      	mov	r5, r3
 8016820:	f7f6 fe66 	bl	800d4f0 <ucdr_deserialize_bool>
 8016824:	4025      	ands	r5, r4
 8016826:	4028      	ands	r0, r5
 8016828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801682c <uxr_deserialize_STATUS_Payload>:
 801682c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016830:	2202      	movs	r2, #2
 8016832:	4606      	mov	r6, r0
 8016834:	460f      	mov	r7, r1
 8016836:	f7fc fb87 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 801683a:	2202      	movs	r2, #2
 801683c:	4605      	mov	r5, r0
 801683e:	4630      	mov	r0, r6
 8016840:	18b9      	adds	r1, r7, r2
 8016842:	f7fc fb81 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016846:	4680      	mov	r8, r0
 8016848:	1d39      	adds	r1, r7, #4
 801684a:	4630      	mov	r0, r6
 801684c:	f7f6 fe7e 	bl	800d54c <ucdr_deserialize_uint8_t>
 8016850:	ea05 0508 	and.w	r5, r5, r8
 8016854:	4604      	mov	r4, r0
 8016856:	1d79      	adds	r1, r7, #5
 8016858:	4630      	mov	r0, r6
 801685a:	402c      	ands	r4, r5
 801685c:	f7f6 fe76 	bl	800d54c <ucdr_deserialize_uint8_t>
 8016860:	4020      	ands	r0, r4
 8016862:	b2c0      	uxtb	r0, r0
 8016864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016868 <uxr_serialize_INFO_Payload>:
 8016868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801686c:	2202      	movs	r2, #2
 801686e:	460c      	mov	r4, r1
 8016870:	4605      	mov	r5, r0
 8016872:	f7fc fb05 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016876:	2202      	movs	r2, #2
 8016878:	4680      	mov	r8, r0
 801687a:	4628      	mov	r0, r5
 801687c:	18a1      	adds	r1, r4, r2
 801687e:	f7fc faff 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016882:	4607      	mov	r7, r0
 8016884:	7921      	ldrb	r1, [r4, #4]
 8016886:	4628      	mov	r0, r5
 8016888:	f7f6 fe4a 	bl	800d520 <ucdr_serialize_uint8_t>
 801688c:	ea08 0807 	and.w	r8, r8, r7
 8016890:	4606      	mov	r6, r0
 8016892:	7961      	ldrb	r1, [r4, #5]
 8016894:	4628      	mov	r0, r5
 8016896:	ea06 0608 	and.w	r6, r6, r8
 801689a:	f7f6 fe41 	bl	800d520 <ucdr_serialize_uint8_t>
 801689e:	7a21      	ldrb	r1, [r4, #8]
 80168a0:	4030      	ands	r0, r6
 80168a2:	b2c7      	uxtb	r7, r0
 80168a4:	4628      	mov	r0, r5
 80168a6:	f7f6 fe0d 	bl	800d4c4 <ucdr_serialize_bool>
 80168aa:	7a23      	ldrb	r3, [r4, #8]
 80168ac:	4606      	mov	r6, r0
 80168ae:	b96b      	cbnz	r3, 80168cc <uxr_serialize_INFO_Payload+0x64>
 80168b0:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 80168b4:	4628      	mov	r0, r5
 80168b6:	f7f6 fe05 	bl	800d4c4 <ucdr_serialize_bool>
 80168ba:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 80168be:	4030      	ands	r0, r6
 80168c0:	b2c6      	uxtb	r6, r0
 80168c2:	b983      	cbnz	r3, 80168e6 <uxr_serialize_INFO_Payload+0x7e>
 80168c4:	ea06 0007 	and.w	r0, r6, r7
 80168c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168cc:	7b21      	ldrb	r1, [r4, #12]
 80168ce:	4628      	mov	r0, r5
 80168d0:	f7f6 fe26 	bl	800d520 <ucdr_serialize_uint8_t>
 80168d4:	b188      	cbz	r0, 80168fa <uxr_serialize_INFO_Payload+0x92>
 80168d6:	f104 010c 	add.w	r1, r4, #12
 80168da:	4628      	mov	r0, r5
 80168dc:	f7ff f9d8 	bl	8015c90 <uxr_serialize_ObjectVariant.part.0>
 80168e0:	4030      	ands	r0, r6
 80168e2:	b2c6      	uxtb	r6, r0
 80168e4:	e7e4      	b.n	80168b0 <uxr_serialize_INFO_Payload+0x48>
 80168e6:	f504 7108 	add.w	r1, r4, #544	; 0x220
 80168ea:	4628      	mov	r0, r5
 80168ec:	f7ff fdb8 	bl	8016460 <uxr_serialize_ActivityInfoVariant>
 80168f0:	4006      	ands	r6, r0
 80168f2:	ea06 0007 	and.w	r0, r6, r7
 80168f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168fa:	4606      	mov	r6, r0
 80168fc:	e7d8      	b.n	80168b0 <uxr_serialize_INFO_Payload+0x48>
 80168fe:	bf00      	nop

08016900 <uxr_serialize_READ_DATA_Payload>:
 8016900:	b570      	push	{r4, r5, r6, lr}
 8016902:	2202      	movs	r2, #2
 8016904:	4605      	mov	r5, r0
 8016906:	460e      	mov	r6, r1
 8016908:	f7fc faba 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 801690c:	2202      	movs	r2, #2
 801690e:	4604      	mov	r4, r0
 8016910:	4628      	mov	r0, r5
 8016912:	18b1      	adds	r1, r6, r2
 8016914:	f7fc fab4 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016918:	4603      	mov	r3, r0
 801691a:	1d31      	adds	r1, r6, #4
 801691c:	4628      	mov	r0, r5
 801691e:	401c      	ands	r4, r3
 8016920:	f7ff fe5e 	bl	80165e0 <uxr_serialize_ReadSpecification>
 8016924:	b2e4      	uxtb	r4, r4
 8016926:	4020      	ands	r0, r4
 8016928:	bd70      	pop	{r4, r5, r6, pc}
 801692a:	bf00      	nop

0801692c <uxr_serialize_WRITE_DATA_Payload_Data>:
 801692c:	b570      	push	{r4, r5, r6, lr}
 801692e:	2202      	movs	r2, #2
 8016930:	4605      	mov	r5, r0
 8016932:	460e      	mov	r6, r1
 8016934:	f7fc faa4 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016938:	2202      	movs	r2, #2
 801693a:	4604      	mov	r4, r0
 801693c:	4628      	mov	r0, r5
 801693e:	18b1      	adds	r1, r6, r2
 8016940:	f7fc fa9e 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016944:	4020      	ands	r0, r4
 8016946:	b2c0      	uxtb	r0, r0
 8016948:	bd70      	pop	{r4, r5, r6, pc}
 801694a:	bf00      	nop

0801694c <uxr_serialize_ACKNACK_Payload>:
 801694c:	b570      	push	{r4, r5, r6, lr}
 801694e:	460c      	mov	r4, r1
 8016950:	4605      	mov	r5, r0
 8016952:	460e      	mov	r6, r1
 8016954:	f834 1b02 	ldrh.w	r1, [r4], #2
 8016958:	f7f6 fe0e 	bl	800d578 <ucdr_serialize_uint16_t>
 801695c:	2202      	movs	r2, #2
 801695e:	4621      	mov	r1, r4
 8016960:	4604      	mov	r4, r0
 8016962:	4628      	mov	r0, r5
 8016964:	f7fc fa8c 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016968:	4603      	mov	r3, r0
 801696a:	7931      	ldrb	r1, [r6, #4]
 801696c:	4628      	mov	r0, r5
 801696e:	401c      	ands	r4, r3
 8016970:	f7f6 fdd6 	bl	800d520 <ucdr_serialize_uint8_t>
 8016974:	b2e4      	uxtb	r4, r4
 8016976:	4020      	ands	r0, r4
 8016978:	bd70      	pop	{r4, r5, r6, pc}
 801697a:	bf00      	nop

0801697c <uxr_deserialize_ACKNACK_Payload>:
 801697c:	b570      	push	{r4, r5, r6, lr}
 801697e:	460e      	mov	r6, r1
 8016980:	4605      	mov	r5, r0
 8016982:	f7f6 fef9 	bl	800d778 <ucdr_deserialize_uint16_t>
 8016986:	2202      	movs	r2, #2
 8016988:	4604      	mov	r4, r0
 801698a:	4628      	mov	r0, r5
 801698c:	18b1      	adds	r1, r6, r2
 801698e:	f7fc fadb 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016992:	4603      	mov	r3, r0
 8016994:	1d31      	adds	r1, r6, #4
 8016996:	4628      	mov	r0, r5
 8016998:	401c      	ands	r4, r3
 801699a:	f7f6 fdd7 	bl	800d54c <ucdr_deserialize_uint8_t>
 801699e:	b2e4      	uxtb	r4, r4
 80169a0:	4020      	ands	r0, r4
 80169a2:	bd70      	pop	{r4, r5, r6, pc}

080169a4 <uxr_serialize_HEARTBEAT_Payload>:
 80169a4:	b570      	push	{r4, r5, r6, lr}
 80169a6:	460d      	mov	r5, r1
 80169a8:	4606      	mov	r6, r0
 80169aa:	8809      	ldrh	r1, [r1, #0]
 80169ac:	f7f6 fde4 	bl	800d578 <ucdr_serialize_uint16_t>
 80169b0:	8869      	ldrh	r1, [r5, #2]
 80169b2:	4604      	mov	r4, r0
 80169b4:	4630      	mov	r0, r6
 80169b6:	f7f6 fddf 	bl	800d578 <ucdr_serialize_uint16_t>
 80169ba:	4603      	mov	r3, r0
 80169bc:	7929      	ldrb	r1, [r5, #4]
 80169be:	4630      	mov	r0, r6
 80169c0:	401c      	ands	r4, r3
 80169c2:	f7f6 fdad 	bl	800d520 <ucdr_serialize_uint8_t>
 80169c6:	b2e4      	uxtb	r4, r4
 80169c8:	4020      	ands	r0, r4
 80169ca:	bd70      	pop	{r4, r5, r6, pc}

080169cc <uxr_deserialize_HEARTBEAT_Payload>:
 80169cc:	b570      	push	{r4, r5, r6, lr}
 80169ce:	460e      	mov	r6, r1
 80169d0:	4605      	mov	r5, r0
 80169d2:	f7f6 fed1 	bl	800d778 <ucdr_deserialize_uint16_t>
 80169d6:	4604      	mov	r4, r0
 80169d8:	1cb1      	adds	r1, r6, #2
 80169da:	4628      	mov	r0, r5
 80169dc:	f7f6 fecc 	bl	800d778 <ucdr_deserialize_uint16_t>
 80169e0:	4603      	mov	r3, r0
 80169e2:	1d31      	adds	r1, r6, #4
 80169e4:	4628      	mov	r0, r5
 80169e6:	401c      	ands	r4, r3
 80169e8:	f7f6 fdb0 	bl	800d54c <ucdr_deserialize_uint8_t>
 80169ec:	b2e4      	uxtb	r4, r4
 80169ee:	4020      	ands	r0, r4
 80169f0:	bd70      	pop	{r4, r5, r6, pc}
 80169f2:	bf00      	nop

080169f4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80169f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169f8:	460e      	mov	r6, r1
 80169fa:	4605      	mov	r5, r0
 80169fc:	f7f7 fc58 	bl	800e2b0 <ucdr_deserialize_int32_t>
 8016a00:	4607      	mov	r7, r0
 8016a02:	1d31      	adds	r1, r6, #4
 8016a04:	4628      	mov	r0, r5
 8016a06:	f7f7 f8d1 	bl	800dbac <ucdr_deserialize_uint32_t>
 8016a0a:	4680      	mov	r8, r0
 8016a0c:	f106 0108 	add.w	r1, r6, #8
 8016a10:	4628      	mov	r0, r5
 8016a12:	f7f7 fc4d 	bl	800e2b0 <ucdr_deserialize_int32_t>
 8016a16:	ea07 0708 	and.w	r7, r7, r8
 8016a1a:	4604      	mov	r4, r0
 8016a1c:	f106 010c 	add.w	r1, r6, #12
 8016a20:	4628      	mov	r0, r5
 8016a22:	403c      	ands	r4, r7
 8016a24:	f7f7 f8c2 	bl	800dbac <ucdr_deserialize_uint32_t>
 8016a28:	f106 0110 	add.w	r1, r6, #16
 8016a2c:	4004      	ands	r4, r0
 8016a2e:	4628      	mov	r0, r5
 8016a30:	f7f7 fc3e 	bl	800e2b0 <ucdr_deserialize_int32_t>
 8016a34:	4603      	mov	r3, r0
 8016a36:	b2e4      	uxtb	r4, r4
 8016a38:	4628      	mov	r0, r5
 8016a3a:	461d      	mov	r5, r3
 8016a3c:	f106 0114 	add.w	r1, r6, #20
 8016a40:	f7f7 f8b4 	bl	800dbac <ucdr_deserialize_uint32_t>
 8016a44:	402c      	ands	r4, r5
 8016a46:	4020      	ands	r0, r4
 8016a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016a4c <uxr_serialize_SampleIdentity>:
 8016a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a50:	4604      	mov	r4, r0
 8016a52:	460d      	mov	r5, r1
 8016a54:	220c      	movs	r2, #12
 8016a56:	f7fc fa13 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016a5a:	2203      	movs	r2, #3
 8016a5c:	f105 010c 	add.w	r1, r5, #12
 8016a60:	4607      	mov	r7, r0
 8016a62:	4620      	mov	r0, r4
 8016a64:	f7fc fa0c 	bl	8012e80 <ucdr_serialize_array_uint8_t>
 8016a68:	7be9      	ldrb	r1, [r5, #15]
 8016a6a:	4680      	mov	r8, r0
 8016a6c:	4620      	mov	r0, r4
 8016a6e:	f7f6 fd57 	bl	800d520 <ucdr_serialize_uint8_t>
 8016a72:	6929      	ldr	r1, [r5, #16]
 8016a74:	4606      	mov	r6, r0
 8016a76:	4620      	mov	r0, r4
 8016a78:	f7f7 fb82 	bl	800e180 <ucdr_serialize_int32_t>
 8016a7c:	ea07 0708 	and.w	r7, r7, r8
 8016a80:	4603      	mov	r3, r0
 8016a82:	4620      	mov	r0, r4
 8016a84:	403e      	ands	r6, r7
 8016a86:	6969      	ldr	r1, [r5, #20]
 8016a88:	461c      	mov	r4, r3
 8016a8a:	f7f6 ff5f 	bl	800d94c <ucdr_serialize_uint32_t>
 8016a8e:	4034      	ands	r4, r6
 8016a90:	4020      	ands	r0, r4
 8016a92:	b2c0      	uxtb	r0, r0
 8016a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016a98 <uxr_deserialize_SampleIdentity>:
 8016a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a9c:	4604      	mov	r4, r0
 8016a9e:	460d      	mov	r5, r1
 8016aa0:	220c      	movs	r2, #12
 8016aa2:	f7fc fa51 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016aa6:	2203      	movs	r2, #3
 8016aa8:	f105 010c 	add.w	r1, r5, #12
 8016aac:	4607      	mov	r7, r0
 8016aae:	4620      	mov	r0, r4
 8016ab0:	f7fc fa4a 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8016ab4:	f105 010f 	add.w	r1, r5, #15
 8016ab8:	4680      	mov	r8, r0
 8016aba:	4620      	mov	r0, r4
 8016abc:	f7f6 fd46 	bl	800d54c <ucdr_deserialize_uint8_t>
 8016ac0:	f105 0110 	add.w	r1, r5, #16
 8016ac4:	4606      	mov	r6, r0
 8016ac6:	4620      	mov	r0, r4
 8016ac8:	f7f7 fbf2 	bl	800e2b0 <ucdr_deserialize_int32_t>
 8016acc:	ea07 0708 	and.w	r7, r7, r8
 8016ad0:	4603      	mov	r3, r0
 8016ad2:	4620      	mov	r0, r4
 8016ad4:	403e      	ands	r6, r7
 8016ad6:	f105 0114 	add.w	r1, r5, #20
 8016ada:	461c      	mov	r4, r3
 8016adc:	f7f7 f866 	bl	800dbac <ucdr_deserialize_uint32_t>
 8016ae0:	4034      	ands	r4, r6
 8016ae2:	4020      	ands	r0, r4
 8016ae4:	b2c0      	uxtb	r0, r0
 8016ae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016aea:	bf00      	nop

08016aec <rcl_client_get_rmw_handle>:
 8016aec:	b118      	cbz	r0, 8016af6 <rcl_client_get_rmw_handle+0xa>
 8016aee:	6800      	ldr	r0, [r0, #0]
 8016af0:	b108      	cbz	r0, 8016af6 <rcl_client_get_rmw_handle+0xa>
 8016af2:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8016af6:	4770      	bx	lr

08016af8 <rcl_send_request>:
 8016af8:	b570      	push	{r4, r5, r6, lr}
 8016afa:	b082      	sub	sp, #8
 8016afc:	b1f8      	cbz	r0, 8016b3e <rcl_send_request+0x46>
 8016afe:	4604      	mov	r4, r0
 8016b00:	6800      	ldr	r0, [r0, #0]
 8016b02:	b1e0      	cbz	r0, 8016b3e <rcl_send_request+0x46>
 8016b04:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8016b08:	b1cb      	cbz	r3, 8016b3e <rcl_send_request+0x46>
 8016b0a:	460e      	mov	r6, r1
 8016b0c:	b1e1      	cbz	r1, 8016b48 <rcl_send_request+0x50>
 8016b0e:	4615      	mov	r5, r2
 8016b10:	b1d2      	cbz	r2, 8016b48 <rcl_send_request+0x50>
 8016b12:	2105      	movs	r1, #5
 8016b14:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8016b18:	f002 fa2e 	bl	8018f78 <__atomic_load_8>
 8016b1c:	4602      	mov	r2, r0
 8016b1e:	460b      	mov	r3, r1
 8016b20:	4631      	mov	r1, r6
 8016b22:	e9c5 2300 	strd	r2, r3, [r5]
 8016b26:	6823      	ldr	r3, [r4, #0]
 8016b28:	462a      	mov	r2, r5
 8016b2a:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8016b2e:	f7fa ff17 	bl	8011960 <rmw_send_request>
 8016b32:	4606      	mov	r6, r0
 8016b34:	b160      	cbz	r0, 8016b50 <rcl_send_request+0x58>
 8016b36:	2601      	movs	r6, #1
 8016b38:	4630      	mov	r0, r6
 8016b3a:	b002      	add	sp, #8
 8016b3c:	bd70      	pop	{r4, r5, r6, pc}
 8016b3e:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 8016b42:	4630      	mov	r0, r6
 8016b44:	b002      	add	sp, #8
 8016b46:	bd70      	pop	{r4, r5, r6, pc}
 8016b48:	260b      	movs	r6, #11
 8016b4a:	4630      	mov	r0, r6
 8016b4c:	b002      	add	sp, #8
 8016b4e:	bd70      	pop	{r4, r5, r6, pc}
 8016b50:	6820      	ldr	r0, [r4, #0]
 8016b52:	2105      	movs	r1, #5
 8016b54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016b58:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8016b5c:	9100      	str	r1, [sp, #0]
 8016b5e:	f002 fa77 	bl	8019050 <__atomic_exchange_8>
 8016b62:	4630      	mov	r0, r6
 8016b64:	b002      	add	sp, #8
 8016b66:	bd70      	pop	{r4, r5, r6, pc}

08016b68 <rcl_take_response>:
 8016b68:	b570      	push	{r4, r5, r6, lr}
 8016b6a:	468e      	mov	lr, r1
 8016b6c:	b08c      	sub	sp, #48	; 0x30
 8016b6e:	460c      	mov	r4, r1
 8016b70:	4616      	mov	r6, r2
 8016b72:	f10d 0c18 	add.w	ip, sp, #24
 8016b76:	4605      	mov	r5, r0
 8016b78:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016b7c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b80:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016b84:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016b88:	b35d      	cbz	r5, 8016be2 <rcl_take_response+0x7a>
 8016b8a:	682b      	ldr	r3, [r5, #0]
 8016b8c:	b34b      	cbz	r3, 8016be2 <rcl_take_response+0x7a>
 8016b8e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8016b92:	b330      	cbz	r0, 8016be2 <rcl_take_response+0x7a>
 8016b94:	b346      	cbz	r6, 8016be8 <rcl_take_response+0x80>
 8016b96:	2300      	movs	r3, #0
 8016b98:	4632      	mov	r2, r6
 8016b9a:	a902      	add	r1, sp, #8
 8016b9c:	f88d 3007 	strb.w	r3, [sp, #7]
 8016ba0:	f10d 0307 	add.w	r3, sp, #7
 8016ba4:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8016bf0 <rcl_take_response+0x88>
 8016ba8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016bac:	ed8d 7b04 	vstr	d7, [sp, #16]
 8016bb0:	f7fa ffde 	bl	8011b70 <rmw_take_response>
 8016bb4:	4605      	mov	r5, r0
 8016bb6:	b9c8      	cbnz	r0, 8016bec <rcl_take_response+0x84>
 8016bb8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8016bbc:	f240 13f5 	movw	r3, #501	; 0x1f5
 8016bc0:	2a00      	cmp	r2, #0
 8016bc2:	bf08      	it	eq
 8016bc4:	461d      	moveq	r5, r3
 8016bc6:	f10d 0e18 	add.w	lr, sp, #24
 8016bca:	46a4      	mov	ip, r4
 8016bcc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016bd0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016bd4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016bd8:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016bdc:	4628      	mov	r0, r5
 8016bde:	b00c      	add	sp, #48	; 0x30
 8016be0:	bd70      	pop	{r4, r5, r6, pc}
 8016be2:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 8016be6:	e7ee      	b.n	8016bc6 <rcl_take_response+0x5e>
 8016be8:	250b      	movs	r5, #11
 8016bea:	e7ec      	b.n	8016bc6 <rcl_take_response+0x5e>
 8016bec:	2501      	movs	r5, #1
 8016bee:	e7ea      	b.n	8016bc6 <rcl_take_response+0x5e>
	...

08016bf8 <rcl_client_is_valid>:
 8016bf8:	b130      	cbz	r0, 8016c08 <rcl_client_is_valid+0x10>
 8016bfa:	6800      	ldr	r0, [r0, #0]
 8016bfc:	b120      	cbz	r0, 8016c08 <rcl_client_is_valid+0x10>
 8016bfe:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8016c02:	3800      	subs	r0, #0
 8016c04:	bf18      	it	ne
 8016c06:	2001      	movne	r0, #1
 8016c08:	4770      	bx	lr
 8016c0a:	bf00      	nop

08016c0c <rcl_convert_rmw_ret_to_rcl_ret>:
 8016c0c:	280b      	cmp	r0, #11
 8016c0e:	dc0d      	bgt.n	8016c2c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8016c10:	2800      	cmp	r0, #0
 8016c12:	db09      	blt.n	8016c28 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8016c14:	280b      	cmp	r0, #11
 8016c16:	d807      	bhi.n	8016c28 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8016c18:	e8df f000 	tbb	[pc, r0]
 8016c1c:	07060607 	.word	0x07060607
 8016c20:	06060606 	.word	0x06060606
 8016c24:	07070606 	.word	0x07070606
 8016c28:	2001      	movs	r0, #1
 8016c2a:	4770      	bx	lr
 8016c2c:	28cb      	cmp	r0, #203	; 0xcb
 8016c2e:	bf18      	it	ne
 8016c30:	2001      	movne	r0, #1
 8016c32:	4770      	bx	lr

08016c34 <rcl_get_zero_initialized_context>:
 8016c34:	4a03      	ldr	r2, [pc, #12]	; (8016c44 <rcl_get_zero_initialized_context+0x10>)
 8016c36:	4603      	mov	r3, r0
 8016c38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c3c:	e883 0003 	stmia.w	r3, {r0, r1}
 8016c40:	4618      	mov	r0, r3
 8016c42:	4770      	bx	lr
 8016c44:	0801d80c 	.word	0x0801d80c

08016c48 <rcl_context_is_valid>:
 8016c48:	b118      	cbz	r0, 8016c52 <rcl_context_is_valid+0xa>
 8016c4a:	6840      	ldr	r0, [r0, #4]
 8016c4c:	3800      	subs	r0, #0
 8016c4e:	bf18      	it	ne
 8016c50:	2001      	movne	r0, #1
 8016c52:	4770      	bx	lr

08016c54 <__cleanup_context>:
 8016c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c58:	4606      	mov	r6, r0
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	6800      	ldr	r0, [r0, #0]
 8016c5e:	6073      	str	r3, [r6, #4]
 8016c60:	2800      	cmp	r0, #0
 8016c62:	d049      	beq.n	8016cf8 <__cleanup_context+0xa4>
 8016c64:	6947      	ldr	r7, [r0, #20]
 8016c66:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8016c6a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 8016c6e:	b137      	cbz	r7, 8016c7e <__cleanup_context+0x2a>
 8016c70:	3014      	adds	r0, #20
 8016c72:	f7f8 f861 	bl	800ed38 <rcl_init_options_fini>
 8016c76:	4607      	mov	r7, r0
 8016c78:	2800      	cmp	r0, #0
 8016c7a:	d144      	bne.n	8016d06 <__cleanup_context+0xb2>
 8016c7c:	6830      	ldr	r0, [r6, #0]
 8016c7e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016c80:	b143      	cbz	r3, 8016c94 <__cleanup_context+0x40>
 8016c82:	3028      	adds	r0, #40	; 0x28
 8016c84:	f7fa fb74 	bl	8011370 <rmw_context_fini>
 8016c88:	b118      	cbz	r0, 8016c92 <__cleanup_context+0x3e>
 8016c8a:	2f00      	cmp	r7, #0
 8016c8c:	d03e      	beq.n	8016d0c <__cleanup_context+0xb8>
 8016c8e:	f7f9 fe33 	bl	80108f8 <rcutils_reset_error>
 8016c92:	6830      	ldr	r0, [r6, #0]
 8016c94:	6a03      	ldr	r3, [r0, #32]
 8016c96:	b1db      	cbz	r3, 8016cd0 <__cleanup_context+0x7c>
 8016c98:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8016c9c:	2a01      	cmp	r2, #1
 8016c9e:	f17c 0100 	sbcs.w	r1, ip, #0
 8016ca2:	db11      	blt.n	8016cc8 <__cleanup_context+0x74>
 8016ca4:	2400      	movs	r4, #0
 8016ca6:	4625      	mov	r5, r4
 8016ca8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016cac:	4649      	mov	r1, r9
 8016cae:	b1b8      	cbz	r0, 8016ce0 <__cleanup_context+0x8c>
 8016cb0:	47c0      	blx	r8
 8016cb2:	6833      	ldr	r3, [r6, #0]
 8016cb4:	3401      	adds	r4, #1
 8016cb6:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8016cba:	f145 0500 	adc.w	r5, r5, #0
 8016cbe:	6a1b      	ldr	r3, [r3, #32]
 8016cc0:	4294      	cmp	r4, r2
 8016cc2:	eb75 010c 	sbcs.w	r1, r5, ip
 8016cc6:	dbef      	blt.n	8016ca8 <__cleanup_context+0x54>
 8016cc8:	4618      	mov	r0, r3
 8016cca:	4649      	mov	r1, r9
 8016ccc:	47c0      	blx	r8
 8016cce:	6830      	ldr	r0, [r6, #0]
 8016cd0:	4649      	mov	r1, r9
 8016cd2:	47c0      	blx	r8
 8016cd4:	2300      	movs	r3, #0
 8016cd6:	4638      	mov	r0, r7
 8016cd8:	e9c6 3300 	strd	r3, r3, [r6]
 8016cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ce0:	3401      	adds	r4, #1
 8016ce2:	f145 0500 	adc.w	r5, r5, #0
 8016ce6:	4294      	cmp	r4, r2
 8016ce8:	eb75 010c 	sbcs.w	r1, r5, ip
 8016cec:	dbdc      	blt.n	8016ca8 <__cleanup_context+0x54>
 8016cee:	4618      	mov	r0, r3
 8016cf0:	4649      	mov	r1, r9
 8016cf2:	47c0      	blx	r8
 8016cf4:	6830      	ldr	r0, [r6, #0]
 8016cf6:	e7eb      	b.n	8016cd0 <__cleanup_context+0x7c>
 8016cf8:	4607      	mov	r7, r0
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	4638      	mov	r0, r7
 8016cfe:	e9c6 3300 	strd	r3, r3, [r6]
 8016d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016d06:	f7f9 fdf7 	bl	80108f8 <rcutils_reset_error>
 8016d0a:	e7b7      	b.n	8016c7c <__cleanup_context+0x28>
 8016d0c:	f7ff ff7e 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 8016d10:	4607      	mov	r7, r0
 8016d12:	e7bc      	b.n	8016c8e <__cleanup_context+0x3a>

08016d14 <rcl_get_zero_initialized_guard_condition>:
 8016d14:	4a03      	ldr	r2, [pc, #12]	; (8016d24 <rcl_get_zero_initialized_guard_condition+0x10>)
 8016d16:	4603      	mov	r3, r0
 8016d18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016d1c:	e883 0003 	stmia.w	r3, {r0, r1}
 8016d20:	4618      	mov	r0, r3
 8016d22:	4770      	bx	lr
 8016d24:	0801d814 	.word	0x0801d814

08016d28 <rcl_guard_condition_init_from_rmw>:
 8016d28:	b082      	sub	sp, #8
 8016d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d2e:	b086      	sub	sp, #24
 8016d30:	4604      	mov	r4, r0
 8016d32:	460e      	mov	r6, r1
 8016d34:	4615      	mov	r5, r2
 8016d36:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8016d3a:	f10d 0e04 	add.w	lr, sp, #4
 8016d3e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8016d42:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016d46:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016d4a:	f8dc 3000 	ldr.w	r3, [ip]
 8016d4e:	a801      	add	r0, sp, #4
 8016d50:	f8ce 3000 	str.w	r3, [lr]
 8016d54:	f7f9 fd92 	bl	801087c <rcutils_allocator_is_valid>
 8016d58:	f080 0301 	eor.w	r3, r0, #1
 8016d5c:	b2db      	uxtb	r3, r3
 8016d5e:	bb3b      	cbnz	r3, 8016db0 <rcl_guard_condition_init_from_rmw+0x88>
 8016d60:	b334      	cbz	r4, 8016db0 <rcl_guard_condition_init_from_rmw+0x88>
 8016d62:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016d66:	f1b8 0f00 	cmp.w	r8, #0
 8016d6a:	d11a      	bne.n	8016da2 <rcl_guard_condition_init_from_rmw+0x7a>
 8016d6c:	b305      	cbz	r5, 8016db0 <rcl_guard_condition_init_from_rmw+0x88>
 8016d6e:	4628      	mov	r0, r5
 8016d70:	f7ff ff6a 	bl	8016c48 <rcl_context_is_valid>
 8016d74:	b1f0      	cbz	r0, 8016db4 <rcl_guard_condition_init_from_rmw+0x8c>
 8016d76:	9b01      	ldr	r3, [sp, #4]
 8016d78:	201c      	movs	r0, #28
 8016d7a:	9905      	ldr	r1, [sp, #20]
 8016d7c:	4798      	blx	r3
 8016d7e:	4607      	mov	r7, r0
 8016d80:	6060      	str	r0, [r4, #4]
 8016d82:	b320      	cbz	r0, 8016dce <rcl_guard_condition_init_from_rmw+0xa6>
 8016d84:	b1c6      	cbz	r6, 8016db8 <rcl_guard_condition_init_from_rmw+0x90>
 8016d86:	6006      	str	r6, [r0, #0]
 8016d88:	f880 8004 	strb.w	r8, [r0, #4]
 8016d8c:	ac01      	add	r4, sp, #4
 8016d8e:	f107 0c08 	add.w	ip, r7, #8
 8016d92:	2500      	movs	r5, #0
 8016d94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016d96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d9a:	6823      	ldr	r3, [r4, #0]
 8016d9c:	f8cc 3000 	str.w	r3, [ip]
 8016da0:	e000      	b.n	8016da4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016da2:	2564      	movs	r5, #100	; 0x64
 8016da4:	4628      	mov	r0, r5
 8016da6:	b006      	add	sp, #24
 8016da8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016dac:	b002      	add	sp, #8
 8016dae:	4770      	bx	lr
 8016db0:	250b      	movs	r5, #11
 8016db2:	e7f7      	b.n	8016da4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016db4:	2565      	movs	r5, #101	; 0x65
 8016db6:	e7f5      	b.n	8016da4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016db8:	6828      	ldr	r0, [r5, #0]
 8016dba:	3028      	adds	r0, #40	; 0x28
 8016dbc:	f002 fd56 	bl	801986c <rmw_create_guard_condition>
 8016dc0:	6038      	str	r0, [r7, #0]
 8016dc2:	6867      	ldr	r7, [r4, #4]
 8016dc4:	683e      	ldr	r6, [r7, #0]
 8016dc6:	b126      	cbz	r6, 8016dd2 <rcl_guard_condition_init_from_rmw+0xaa>
 8016dc8:	2301      	movs	r3, #1
 8016dca:	713b      	strb	r3, [r7, #4]
 8016dcc:	e7de      	b.n	8016d8c <rcl_guard_condition_init_from_rmw+0x64>
 8016dce:	250a      	movs	r5, #10
 8016dd0:	e7e8      	b.n	8016da4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016dd2:	9b02      	ldr	r3, [sp, #8]
 8016dd4:	4638      	mov	r0, r7
 8016dd6:	9905      	ldr	r1, [sp, #20]
 8016dd8:	2501      	movs	r5, #1
 8016dda:	4798      	blx	r3
 8016ddc:	6066      	str	r6, [r4, #4]
 8016dde:	e7e1      	b.n	8016da4 <rcl_guard_condition_init_from_rmw+0x7c>

08016de0 <rcl_guard_condition_fini>:
 8016de0:	b570      	push	{r4, r5, r6, lr}
 8016de2:	b082      	sub	sp, #8
 8016de4:	b1f0      	cbz	r0, 8016e24 <rcl_guard_condition_fini+0x44>
 8016de6:	6843      	ldr	r3, [r0, #4]
 8016de8:	4604      	mov	r4, r0
 8016dea:	b163      	cbz	r3, 8016e06 <rcl_guard_condition_fini+0x26>
 8016dec:	6818      	ldr	r0, [r3, #0]
 8016dee:	68de      	ldr	r6, [r3, #12]
 8016df0:	6999      	ldr	r1, [r3, #24]
 8016df2:	b160      	cbz	r0, 8016e0e <rcl_guard_condition_fini+0x2e>
 8016df4:	791d      	ldrb	r5, [r3, #4]
 8016df6:	b965      	cbnz	r5, 8016e12 <rcl_guard_condition_fini+0x32>
 8016df8:	4618      	mov	r0, r3
 8016dfa:	47b0      	blx	r6
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	4628      	mov	r0, r5
 8016e00:	6063      	str	r3, [r4, #4]
 8016e02:	b002      	add	sp, #8
 8016e04:	bd70      	pop	{r4, r5, r6, pc}
 8016e06:	461d      	mov	r5, r3
 8016e08:	4628      	mov	r0, r5
 8016e0a:	b002      	add	sp, #8
 8016e0c:	bd70      	pop	{r4, r5, r6, pc}
 8016e0e:	4605      	mov	r5, r0
 8016e10:	e7f2      	b.n	8016df8 <rcl_guard_condition_fini+0x18>
 8016e12:	9101      	str	r1, [sp, #4]
 8016e14:	f002 fd40 	bl	8019898 <rmw_destroy_guard_condition>
 8016e18:	1e05      	subs	r5, r0, #0
 8016e1a:	6863      	ldr	r3, [r4, #4]
 8016e1c:	9901      	ldr	r1, [sp, #4]
 8016e1e:	bf18      	it	ne
 8016e20:	2501      	movne	r5, #1
 8016e22:	e7e9      	b.n	8016df8 <rcl_guard_condition_fini+0x18>
 8016e24:	250b      	movs	r5, #11
 8016e26:	4628      	mov	r0, r5
 8016e28:	b002      	add	sp, #8
 8016e2a:	bd70      	pop	{r4, r5, r6, pc}

08016e2c <rcl_guard_condition_get_default_options>:
 8016e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e2e:	b087      	sub	sp, #28
 8016e30:	4606      	mov	r6, r0
 8016e32:	4c0b      	ldr	r4, [pc, #44]	; (8016e60 <rcl_guard_condition_get_default_options+0x34>)
 8016e34:	4668      	mov	r0, sp
 8016e36:	f7f9 fd13 	bl	8010860 <rcutils_get_default_allocator>
 8016e3a:	46ee      	mov	lr, sp
 8016e3c:	46a4      	mov	ip, r4
 8016e3e:	4625      	mov	r5, r4
 8016e40:	4634      	mov	r4, r6
 8016e42:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016e46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016e4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016e4c:	f8de 7000 	ldr.w	r7, [lr]
 8016e50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016e52:	4630      	mov	r0, r6
 8016e54:	f8cc 7000 	str.w	r7, [ip]
 8016e58:	6027      	str	r7, [r4, #0]
 8016e5a:	b007      	add	sp, #28
 8016e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016e5e:	bf00      	nop
 8016e60:	20011458 	.word	0x20011458

08016e64 <rcl_guard_condition_get_rmw_handle>:
 8016e64:	b110      	cbz	r0, 8016e6c <rcl_guard_condition_get_rmw_handle+0x8>
 8016e66:	6840      	ldr	r0, [r0, #4]
 8016e68:	b100      	cbz	r0, 8016e6c <rcl_guard_condition_get_rmw_handle+0x8>
 8016e6a:	6800      	ldr	r0, [r0, #0]
 8016e6c:	4770      	bx	lr
 8016e6e:	bf00      	nop

08016e70 <rcl_init>:
 8016e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e74:	1e05      	subs	r5, r0, #0
 8016e76:	b09e      	sub	sp, #120	; 0x78
 8016e78:	460e      	mov	r6, r1
 8016e7a:	4690      	mov	r8, r2
 8016e7c:	461f      	mov	r7, r3
 8016e7e:	f340 809f 	ble.w	8016fc0 <rcl_init+0x150>
 8016e82:	2900      	cmp	r1, #0
 8016e84:	f000 809f 	beq.w	8016fc6 <rcl_init+0x156>
 8016e88:	f1a1 0e04 	sub.w	lr, r1, #4
 8016e8c:	f04f 0c00 	mov.w	ip, #0
 8016e90:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 8016e94:	f10c 0c01 	add.w	ip, ip, #1
 8016e98:	2c00      	cmp	r4, #0
 8016e9a:	f000 8094 	beq.w	8016fc6 <rcl_init+0x156>
 8016e9e:	4565      	cmp	r5, ip
 8016ea0:	d1f6      	bne.n	8016e90 <rcl_init+0x20>
 8016ea2:	f1b8 0f00 	cmp.w	r8, #0
 8016ea6:	f000 808e 	beq.w	8016fc6 <rcl_init+0x156>
 8016eaa:	f8d8 4000 	ldr.w	r4, [r8]
 8016eae:	2c00      	cmp	r4, #0
 8016eb0:	f000 8089 	beq.w	8016fc6 <rcl_init+0x156>
 8016eb4:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 8016eb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016eba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016ebe:	6823      	ldr	r3, [r4, #0]
 8016ec0:	a819      	add	r0, sp, #100	; 0x64
 8016ec2:	f8cc 3000 	str.w	r3, [ip]
 8016ec6:	f7f9 fcd9 	bl	801087c <rcutils_allocator_is_valid>
 8016eca:	f080 0001 	eor.w	r0, r0, #1
 8016ece:	b2c0      	uxtb	r0, r0
 8016ed0:	2800      	cmp	r0, #0
 8016ed2:	d178      	bne.n	8016fc6 <rcl_init+0x156>
 8016ed4:	2f00      	cmp	r7, #0
 8016ed6:	d076      	beq.n	8016fc6 <rcl_init+0x156>
 8016ed8:	683b      	ldr	r3, [r7, #0]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d178      	bne.n	8016fd0 <rcl_init+0x160>
 8016ede:	2178      	movs	r1, #120	; 0x78
 8016ee0:	2001      	movs	r0, #1
 8016ee2:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8016ee6:	4798      	blx	r3
 8016ee8:	4604      	mov	r4, r0
 8016eea:	6038      	str	r0, [r7, #0]
 8016eec:	2800      	cmp	r0, #0
 8016eee:	f000 80b6 	beq.w	801705e <rcl_init+0x1ee>
 8016ef2:	a802      	add	r0, sp, #8
 8016ef4:	f002 fa4c 	bl	8019390 <rmw_get_zero_initialized_context>
 8016ef8:	a902      	add	r1, sp, #8
 8016efa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8016efe:	2250      	movs	r2, #80	; 0x50
 8016f00:	f004 fd9d 	bl	801ba3e <memcpy>
 8016f04:	ac19      	add	r4, sp, #100	; 0x64
 8016f06:	f8d7 e000 	ldr.w	lr, [r7]
 8016f0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016f0c:	46f4      	mov	ip, lr
 8016f0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016f12:	6823      	ldr	r3, [r4, #0]
 8016f14:	f10e 0114 	add.w	r1, lr, #20
 8016f18:	4640      	mov	r0, r8
 8016f1a:	f8cc 3000 	str.w	r3, [ip]
 8016f1e:	f7f7 ff35 	bl	800ed8c <rcl_init_options_copy>
 8016f22:	4604      	mov	r4, r0
 8016f24:	2800      	cmp	r0, #0
 8016f26:	d144      	bne.n	8016fb2 <rcl_init+0x142>
 8016f28:	f8d7 9000 	ldr.w	r9, [r7]
 8016f2c:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8016f30:	f8c9 0020 	str.w	r0, [r9, #32]
 8016f34:	f8c9 5018 	str.w	r5, [r9, #24]
 8016f38:	f8c9 801c 	str.w	r8, [r9, #28]
 8016f3c:	2d00      	cmp	r5, #0
 8016f3e:	d04e      	beq.n	8016fde <rcl_init+0x16e>
 8016f40:	2e00      	cmp	r6, #0
 8016f42:	d04c      	beq.n	8016fde <rcl_init+0x16e>
 8016f44:	2104      	movs	r1, #4
 8016f46:	4628      	mov	r0, r5
 8016f48:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8016f4c:	4798      	blx	r3
 8016f4e:	f8c9 0020 	str.w	r0, [r9, #32]
 8016f52:	f8d7 9000 	ldr.w	r9, [r7]
 8016f56:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8016f5a:	46ca      	mov	sl, r9
 8016f5c:	b343      	cbz	r3, 8016fb0 <rcl_init+0x140>
 8016f5e:	2d01      	cmp	r5, #1
 8016f60:	f178 0300 	sbcs.w	r3, r8, #0
 8016f64:	db3b      	blt.n	8016fde <rcl_init+0x16e>
 8016f66:	2400      	movs	r4, #0
 8016f68:	3e04      	subs	r6, #4
 8016f6a:	46a1      	mov	r9, r4
 8016f6c:	e00b      	b.n	8016f86 <rcl_init+0x116>
 8016f6e:	6831      	ldr	r1, [r6, #0]
 8016f70:	f004 fd65 	bl	801ba3e <memcpy>
 8016f74:	3401      	adds	r4, #1
 8016f76:	f149 0900 	adc.w	r9, r9, #0
 8016f7a:	45c8      	cmp	r8, r9
 8016f7c:	bf08      	it	eq
 8016f7e:	42a5      	cmpeq	r5, r4
 8016f80:	d02b      	beq.n	8016fda <rcl_init+0x16a>
 8016f82:	f8d7 a000 	ldr.w	sl, [r7]
 8016f86:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8016f8a:	f7e9 f963 	bl	8000254 <strlen>
 8016f8e:	1c42      	adds	r2, r0, #1
 8016f90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016f92:	4610      	mov	r0, r2
 8016f94:	991d      	ldr	r1, [sp, #116]	; 0x74
 8016f96:	f8da a020 	ldr.w	sl, [sl, #32]
 8016f9a:	9201      	str	r2, [sp, #4]
 8016f9c:	4798      	blx	r3
 8016f9e:	683b      	ldr	r3, [r7, #0]
 8016fa0:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8016fa4:	6a1b      	ldr	r3, [r3, #32]
 8016fa6:	9a01      	ldr	r2, [sp, #4]
 8016fa8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016fac:	2800      	cmp	r0, #0
 8016fae:	d1de      	bne.n	8016f6e <rcl_init+0xfe>
 8016fb0:	240a      	movs	r4, #10
 8016fb2:	4638      	mov	r0, r7
 8016fb4:	f7ff fe4e 	bl	8016c54 <__cleanup_context>
 8016fb8:	4620      	mov	r0, r4
 8016fba:	b01e      	add	sp, #120	; 0x78
 8016fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fc0:	2900      	cmp	r1, #0
 8016fc2:	f43f af6e 	beq.w	8016ea2 <rcl_init+0x32>
 8016fc6:	240b      	movs	r4, #11
 8016fc8:	4620      	mov	r0, r4
 8016fca:	b01e      	add	sp, #120	; 0x78
 8016fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fd0:	2464      	movs	r4, #100	; 0x64
 8016fd2:	4620      	mov	r0, r4
 8016fd4:	b01e      	add	sp, #120	; 0x78
 8016fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fda:	f8d7 9000 	ldr.w	r9, [r7]
 8016fde:	4926      	ldr	r1, [pc, #152]	; (8017078 <rcl_init+0x208>)
 8016fe0:	680b      	ldr	r3, [r1, #0]
 8016fe2:	3301      	adds	r3, #1
 8016fe4:	d036      	beq.n	8017054 <rcl_init+0x1e4>
 8016fe6:	461a      	mov	r2, r3
 8016fe8:	2400      	movs	r4, #0
 8016fea:	600b      	str	r3, [r1, #0]
 8016fec:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8016ff0:	607b      	str	r3, [r7, #4]
 8016ff2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8016ff4:	3301      	adds	r3, #1
 8016ff6:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8016ffa:	d034      	beq.n	8017066 <rcl_init+0x1f6>
 8016ffc:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8017000:	b93b      	cbnz	r3, 8017012 <rcl_init+0x1a2>
 8017002:	3030      	adds	r0, #48	; 0x30
 8017004:	f000 f83a 	bl	801707c <rcl_get_localhost_only>
 8017008:	4604      	mov	r4, r0
 801700a:	2800      	cmp	r0, #0
 801700c:	d1d1      	bne.n	8016fb2 <rcl_init+0x142>
 801700e:	683b      	ldr	r3, [r7, #0]
 8017010:	6958      	ldr	r0, [r3, #20]
 8017012:	aa18      	add	r2, sp, #96	; 0x60
 8017014:	a917      	add	r1, sp, #92	; 0x5c
 8017016:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8017018:	f000 fc38 	bl	801788c <rcl_validate_enclave_name>
 801701c:	4604      	mov	r4, r0
 801701e:	2800      	cmp	r0, #0
 8017020:	d1c7      	bne.n	8016fb2 <rcl_init+0x142>
 8017022:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017024:	b9eb      	cbnz	r3, 8017062 <rcl_init+0x1f2>
 8017026:	6839      	ldr	r1, [r7, #0]
 8017028:	694b      	ldr	r3, [r1, #20]
 801702a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801702e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8017030:	f000 f9c8 	bl	80173c4 <rcl_get_security_options_from_environment>
 8017034:	4604      	mov	r4, r0
 8017036:	2800      	cmp	r0, #0
 8017038:	d1bb      	bne.n	8016fb2 <rcl_init+0x142>
 801703a:	6839      	ldr	r1, [r7, #0]
 801703c:	6948      	ldr	r0, [r1, #20]
 801703e:	3128      	adds	r1, #40	; 0x28
 8017040:	3018      	adds	r0, #24
 8017042:	f7fa f85f 	bl	8011104 <rmw_init>
 8017046:	4604      	mov	r4, r0
 8017048:	2800      	cmp	r0, #0
 801704a:	d0bd      	beq.n	8016fc8 <rcl_init+0x158>
 801704c:	f7ff fdde 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 8017050:	4604      	mov	r4, r0
 8017052:	e7ae      	b.n	8016fb2 <rcl_init+0x142>
 8017054:	2201      	movs	r2, #1
 8017056:	461c      	mov	r4, r3
 8017058:	600a      	str	r2, [r1, #0]
 801705a:	4613      	mov	r3, r2
 801705c:	e7c6      	b.n	8016fec <rcl_init+0x17c>
 801705e:	240a      	movs	r4, #10
 8017060:	e7b2      	b.n	8016fc8 <rcl_init+0x158>
 8017062:	2401      	movs	r4, #1
 8017064:	e7a5      	b.n	8016fb2 <rcl_init+0x142>
 8017066:	3024      	adds	r0, #36	; 0x24
 8017068:	f003 fbc6 	bl	801a7f8 <rcl_get_default_domain_id>
 801706c:	4604      	mov	r4, r0
 801706e:	2800      	cmp	r0, #0
 8017070:	d19f      	bne.n	8016fb2 <rcl_init+0x142>
 8017072:	683b      	ldr	r3, [r7, #0]
 8017074:	6958      	ldr	r0, [r3, #20]
 8017076:	e7c1      	b.n	8016ffc <rcl_init+0x18c>
 8017078:	2001146c 	.word	0x2001146c

0801707c <rcl_get_localhost_only>:
 801707c:	b510      	push	{r4, lr}
 801707e:	2300      	movs	r3, #0
 8017080:	b082      	sub	sp, #8
 8017082:	9301      	str	r3, [sp, #4]
 8017084:	b1b8      	cbz	r0, 80170b6 <rcl_get_localhost_only+0x3a>
 8017086:	4604      	mov	r4, r0
 8017088:	a901      	add	r1, sp, #4
 801708a:	480c      	ldr	r0, [pc, #48]	; (80170bc <rcl_get_localhost_only+0x40>)
 801708c:	f7f9 fc04 	bl	8010898 <rcutils_get_env>
 8017090:	b110      	cbz	r0, 8017098 <rcl_get_localhost_only+0x1c>
 8017092:	2001      	movs	r0, #1
 8017094:	b002      	add	sp, #8
 8017096:	bd10      	pop	{r4, pc}
 8017098:	9b01      	ldr	r3, [sp, #4]
 801709a:	b113      	cbz	r3, 80170a2 <rcl_get_localhost_only+0x26>
 801709c:	781a      	ldrb	r2, [r3, #0]
 801709e:	2a31      	cmp	r2, #49	; 0x31
 80170a0:	d004      	beq.n	80170ac <rcl_get_localhost_only+0x30>
 80170a2:	2302      	movs	r3, #2
 80170a4:	2000      	movs	r0, #0
 80170a6:	7023      	strb	r3, [r4, #0]
 80170a8:	b002      	add	sp, #8
 80170aa:	bd10      	pop	{r4, pc}
 80170ac:	785b      	ldrb	r3, [r3, #1]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d1f7      	bne.n	80170a2 <rcl_get_localhost_only+0x26>
 80170b2:	2301      	movs	r3, #1
 80170b4:	e7f6      	b.n	80170a4 <rcl_get_localhost_only+0x28>
 80170b6:	200b      	movs	r0, #11
 80170b8:	b002      	add	sp, #8
 80170ba:	bd10      	pop	{r4, pc}
 80170bc:	0801d81c 	.word	0x0801d81c

080170c0 <rcl_node_resolve_name>:
 80170c0:	b082      	sub	sp, #8
 80170c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170c6:	b091      	sub	sp, #68	; 0x44
 80170c8:	ac1a      	add	r4, sp, #104	; 0x68
 80170ca:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 80170ce:	e884 000c 	stmia.w	r4, {r2, r3}
 80170d2:	2800      	cmp	r0, #0
 80170d4:	d03d      	beq.n	8017152 <rcl_node_resolve_name+0x92>
 80170d6:	460c      	mov	r4, r1
 80170d8:	4605      	mov	r5, r0
 80170da:	f7f8 f839 	bl	800f150 <rcl_node_get_options>
 80170de:	2800      	cmp	r0, #0
 80170e0:	d03a      	beq.n	8017158 <rcl_node_resolve_name+0x98>
 80170e2:	4628      	mov	r0, r5
 80170e4:	f7f8 f824 	bl	800f130 <rcl_node_get_name>
 80170e8:	4606      	mov	r6, r0
 80170ea:	4628      	mov	r0, r5
 80170ec:	ad0b      	add	r5, sp, #44	; 0x2c
 80170ee:	f7f8 f827 	bl	800f140 <rcl_node_get_namespace>
 80170f2:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 80170f6:	4607      	mov	r7, r0
 80170f8:	46ac      	mov	ip, r5
 80170fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80170fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017102:	f8de 3000 	ldr.w	r3, [lr]
 8017106:	f8cc 3000 	str.w	r3, [ip]
 801710a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801710c:	b30b      	cbz	r3, 8017152 <rcl_node_resolve_name+0x92>
 801710e:	4689      	mov	r9, r1
 8017110:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8017114:	f002 f80e 	bl	8019134 <rcutils_get_zero_initialized_string_map>
 8017118:	ab10      	add	r3, sp, #64	; 0x40
 801711a:	9008      	str	r0, [sp, #32]
 801711c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8017120:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017124:	2100      	movs	r1, #0
 8017126:	a808      	add	r0, sp, #32
 8017128:	e895 000c 	ldmia.w	r5, {r2, r3}
 801712c:	f002 f878 	bl	8019220 <rcutils_string_map_init>
 8017130:	4683      	mov	fp, r0
 8017132:	b1a0      	cbz	r0, 801715e <rcl_node_resolve_name+0x9e>
 8017134:	f7f9 fbc8 	bl	80108c8 <rcutils_get_error_string>
 8017138:	f7f9 fbde 	bl	80108f8 <rcutils_reset_error>
 801713c:	f1bb 0f0a 	cmp.w	fp, #10
 8017140:	bf18      	it	ne
 8017142:	f04f 0b01 	movne.w	fp, #1
 8017146:	4658      	mov	r0, fp
 8017148:	b011      	add	sp, #68	; 0x44
 801714a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801714e:	b002      	add	sp, #8
 8017150:	4770      	bx	lr
 8017152:	f04f 0b0b 	mov.w	fp, #11
 8017156:	e7f6      	b.n	8017146 <rcl_node_resolve_name+0x86>
 8017158:	f04f 0b01 	mov.w	fp, #1
 801715c:	e7f3      	b.n	8017146 <rcl_node_resolve_name+0x86>
 801715e:	9009      	str	r0, [sp, #36]	; 0x24
 8017160:	9007      	str	r0, [sp, #28]
 8017162:	a808      	add	r0, sp, #32
 8017164:	f003 fcdc 	bl	801ab20 <rcl_get_default_topic_name_substitutions>
 8017168:	4683      	mov	fp, r0
 801716a:	b180      	cbz	r0, 801718e <rcl_node_resolve_name+0xce>
 801716c:	280a      	cmp	r0, #10
 801716e:	a808      	add	r0, sp, #32
 8017170:	bf18      	it	ne
 8017172:	f04f 0b01 	movne.w	fp, #1
 8017176:	f002 f893 	bl	80192a0 <rcutils_string_map_fini>
 801717a:	4604      	mov	r4, r0
 801717c:	2800      	cmp	r0, #0
 801717e:	d15b      	bne.n	8017238 <rcl_node_resolve_name+0x178>
 8017180:	4651      	mov	r1, sl
 8017182:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017184:	47c8      	blx	r9
 8017186:	4651      	mov	r1, sl
 8017188:	4620      	mov	r0, r4
 801718a:	47c8      	blx	r9
 801718c:	e7db      	b.n	8017146 <rcl_node_resolve_name+0x86>
 801718e:	ab09      	add	r3, sp, #36	; 0x24
 8017190:	46ec      	mov	ip, sp
 8017192:	9305      	str	r3, [sp, #20]
 8017194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017196:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801719a:	682b      	ldr	r3, [r5, #0]
 801719c:	463a      	mov	r2, r7
 801719e:	4631      	mov	r1, r6
 80171a0:	4620      	mov	r0, r4
 80171a2:	f8cc 3000 	str.w	r3, [ip]
 80171a6:	ab08      	add	r3, sp, #32
 80171a8:	f003 fb5a 	bl	801a860 <rcl_expand_topic_name>
 80171ac:	4683      	mov	fp, r0
 80171ae:	b9d8      	cbnz	r0, 80171e8 <rcl_node_resolve_name+0x128>
 80171b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80171b2:	4602      	mov	r2, r0
 80171b4:	9009      	str	r0, [sp, #36]	; 0x24
 80171b6:	a90a      	add	r1, sp, #40	; 0x28
 80171b8:	4620      	mov	r0, r4
 80171ba:	f002 f985 	bl	80194c8 <rmw_validate_full_topic_name>
 80171be:	bb50      	cbnz	r0, 8017216 <rcl_node_resolve_name+0x156>
 80171c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80171c2:	2d00      	cmp	r5, #0
 80171c4:	d140      	bne.n	8017248 <rcl_node_resolve_name+0x188>
 80171c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80171c8:	a808      	add	r0, sp, #32
 80171ca:	601c      	str	r4, [r3, #0]
 80171cc:	f002 f868 	bl	80192a0 <rcutils_string_map_fini>
 80171d0:	4683      	mov	fp, r0
 80171d2:	2800      	cmp	r0, #0
 80171d4:	d043      	beq.n	801725e <rcl_node_resolve_name+0x19e>
 80171d6:	f7f9 fb77 	bl	80108c8 <rcutils_get_error_string>
 80171da:	46a8      	mov	r8, r5
 80171dc:	f04f 0b01 	mov.w	fp, #1
 80171e0:	462c      	mov	r4, r5
 80171e2:	f7f9 fb89 	bl	80108f8 <rcutils_reset_error>
 80171e6:	e00a      	b.n	80171fe <rcl_node_resolve_name+0x13e>
 80171e8:	2867      	cmp	r0, #103	; 0x67
 80171ea:	bf14      	ite	ne
 80171ec:	f04f 0800 	movne.w	r8, #0
 80171f0:	f008 0801 	andeq.w	r8, r8, #1
 80171f4:	9c07      	ldr	r4, [sp, #28]
 80171f6:	a808      	add	r0, sp, #32
 80171f8:	f002 f852 	bl	80192a0 <rcutils_string_map_fini>
 80171fc:	bb50      	cbnz	r0, 8017254 <rcl_node_resolve_name+0x194>
 80171fe:	4651      	mov	r1, sl
 8017200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017202:	47c8      	blx	r9
 8017204:	4651      	mov	r1, sl
 8017206:	4620      	mov	r0, r4
 8017208:	47c8      	blx	r9
 801720a:	f1b8 0f00 	cmp.w	r8, #0
 801720e:	bf18      	it	ne
 8017210:	f04f 0b68 	movne.w	fp, #104	; 0x68
 8017214:	e797      	b.n	8017146 <rcl_node_resolve_name+0x86>
 8017216:	f7f9 fb57 	bl	80108c8 <rcutils_get_error_string>
 801721a:	f7f9 fb6d 	bl	80108f8 <rcutils_reset_error>
 801721e:	a808      	add	r0, sp, #32
 8017220:	f002 f83e 	bl	80192a0 <rcutils_string_map_fini>
 8017224:	b998      	cbnz	r0, 801724e <rcl_node_resolve_name+0x18e>
 8017226:	4651      	mov	r1, sl
 8017228:	9809      	ldr	r0, [sp, #36]	; 0x24
 801722a:	47c8      	blx	r9
 801722c:	4651      	mov	r1, sl
 801722e:	4620      	mov	r0, r4
 8017230:	f04f 0b01 	mov.w	fp, #1
 8017234:	47c8      	blx	r9
 8017236:	e786      	b.n	8017146 <rcl_node_resolve_name+0x86>
 8017238:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801723c:	f7f9 fb44 	bl	80108c8 <rcutils_get_error_string>
 8017240:	f7f9 fb5a 	bl	80108f8 <rcutils_reset_error>
 8017244:	4644      	mov	r4, r8
 8017246:	e7da      	b.n	80171fe <rcl_node_resolve_name+0x13e>
 8017248:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801724c:	e7d3      	b.n	80171f6 <rcl_node_resolve_name+0x136>
 801724e:	46d8      	mov	r8, fp
 8017250:	f04f 0b01 	mov.w	fp, #1
 8017254:	f7f9 fb38 	bl	80108c8 <rcutils_get_error_string>
 8017258:	f7f9 fb4e 	bl	80108f8 <rcutils_reset_error>
 801725c:	e7cf      	b.n	80171fe <rcl_node_resolve_name+0x13e>
 801725e:	4651      	mov	r1, sl
 8017260:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017262:	47c8      	blx	r9
 8017264:	4651      	mov	r1, sl
 8017266:	4658      	mov	r0, fp
 8017268:	47c8      	blx	r9
 801726a:	e76c      	b.n	8017146 <rcl_node_resolve_name+0x86>

0801726c <exact_match_lookup>:
 801726c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801726e:	f102 0708 	add.w	r7, r2, #8
 8017272:	460b      	mov	r3, r1
 8017274:	b085      	sub	sp, #20
 8017276:	4614      	mov	r4, r2
 8017278:	4606      	mov	r6, r0
 801727a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801727e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017282:	4618      	mov	r0, r3
 8017284:	4919      	ldr	r1, [pc, #100]	; (80172ec <exact_match_lookup+0x80>)
 8017286:	e894 000c 	ldmia.w	r4, {r2, r3}
 801728a:	f001 ff1b 	bl	80190c4 <rcutils_join_path>
 801728e:	7833      	ldrb	r3, [r6, #0]
 8017290:	4605      	mov	r5, r0
 8017292:	2b2f      	cmp	r3, #47	; 0x2f
 8017294:	d023      	beq.n	80172de <exact_match_lookup+0x72>
 8017296:	f104 030c 	add.w	r3, r4, #12
 801729a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801729e:	e88d 0003 	stmia.w	sp, {r0, r1}
 80172a2:	1c70      	adds	r0, r6, #1
 80172a4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80172a8:	f001 ff12 	bl	80190d0 <rcutils_to_native_path>
 80172ac:	4606      	mov	r6, r0
 80172ae:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80172b2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80172b6:	4631      	mov	r1, r6
 80172b8:	4628      	mov	r0, r5
 80172ba:	e894 000c 	ldmia.w	r4, {r2, r3}
 80172be:	f001 ff01 	bl	80190c4 <rcutils_join_path>
 80172c2:	4603      	mov	r3, r0
 80172c4:	4630      	mov	r0, r6
 80172c6:	6862      	ldr	r2, [r4, #4]
 80172c8:	461e      	mov	r6, r3
 80172ca:	6921      	ldr	r1, [r4, #16]
 80172cc:	4790      	blx	r2
 80172ce:	4628      	mov	r0, r5
 80172d0:	4635      	mov	r5, r6
 80172d2:	6863      	ldr	r3, [r4, #4]
 80172d4:	6921      	ldr	r1, [r4, #16]
 80172d6:	4798      	blx	r3
 80172d8:	4628      	mov	r0, r5
 80172da:	b005      	add	sp, #20
 80172dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80172de:	7873      	ldrb	r3, [r6, #1]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d1d8      	bne.n	8017296 <exact_match_lookup+0x2a>
 80172e4:	4628      	mov	r0, r5
 80172e6:	b005      	add	sp, #20
 80172e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80172ea:	bf00      	nop
 80172ec:	0801d86c 	.word	0x0801d86c

080172f0 <rcl_get_secure_root>:
 80172f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80172f4:	b085      	sub	sp, #20
 80172f6:	b168      	cbz	r0, 8017314 <rcl_get_secure_root+0x24>
 80172f8:	4607      	mov	r7, r0
 80172fa:	4608      	mov	r0, r1
 80172fc:	460c      	mov	r4, r1
 80172fe:	f7f9 fabd 	bl	801087c <rcutils_allocator_is_valid>
 8017302:	b138      	cbz	r0, 8017314 <rcl_get_secure_root+0x24>
 8017304:	2300      	movs	r3, #0
 8017306:	482d      	ldr	r0, [pc, #180]	; (80173bc <rcl_get_secure_root+0xcc>)
 8017308:	a903      	add	r1, sp, #12
 801730a:	9303      	str	r3, [sp, #12]
 801730c:	f7f9 fac4 	bl	8010898 <rcutils_get_env>
 8017310:	4605      	mov	r5, r0
 8017312:	b120      	cbz	r0, 801731e <rcl_get_secure_root+0x2e>
 8017314:	2500      	movs	r5, #0
 8017316:	4628      	mov	r0, r5
 8017318:	b005      	add	sp, #20
 801731a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801731e:	9b03      	ldr	r3, [sp, #12]
 8017320:	781a      	ldrb	r2, [r3, #0]
 8017322:	2a00      	cmp	r2, #0
 8017324:	d0f6      	beq.n	8017314 <rcl_get_secure_root+0x24>
 8017326:	f104 090c 	add.w	r9, r4, #12
 801732a:	e899 0003 	ldmia.w	r9, {r0, r1}
 801732e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017332:	4618      	mov	r0, r3
 8017334:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8017338:	f7f9 fc34 	bl	8010ba4 <rcutils_strdup>
 801733c:	4680      	mov	r8, r0
 801733e:	2800      	cmp	r0, #0
 8017340:	d0e8      	beq.n	8017314 <rcl_get_secure_root+0x24>
 8017342:	a903      	add	r1, sp, #12
 8017344:	481e      	ldr	r0, [pc, #120]	; (80173c0 <rcl_get_secure_root+0xd0>)
 8017346:	9503      	str	r5, [sp, #12]
 8017348:	f7f9 faa6 	bl	8010898 <rcutils_get_env>
 801734c:	b160      	cbz	r0, 8017368 <rcl_get_secure_root+0x78>
 801734e:	2600      	movs	r6, #0
 8017350:	4630      	mov	r0, r6
 8017352:	6863      	ldr	r3, [r4, #4]
 8017354:	6921      	ldr	r1, [r4, #16]
 8017356:	4798      	blx	r3
 8017358:	4640      	mov	r0, r8
 801735a:	6863      	ldr	r3, [r4, #4]
 801735c:	6921      	ldr	r1, [r4, #16]
 801735e:	4798      	blx	r3
 8017360:	4628      	mov	r0, r5
 8017362:	b005      	add	sp, #20
 8017364:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017368:	9b03      	ldr	r3, [sp, #12]
 801736a:	781e      	ldrb	r6, [r3, #0]
 801736c:	b1f6      	cbz	r6, 80173ac <rcl_get_secure_root+0xbc>
 801736e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8017372:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017376:	4618      	mov	r0, r3
 8017378:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801737c:	f7f9 fc12 	bl	8010ba4 <rcutils_strdup>
 8017380:	4606      	mov	r6, r0
 8017382:	2800      	cmp	r0, #0
 8017384:	d0e3      	beq.n	801734e <rcl_get_secure_root+0x5e>
 8017386:	4622      	mov	r2, r4
 8017388:	4641      	mov	r1, r8
 801738a:	f7ff ff6f 	bl	801726c <exact_match_lookup>
 801738e:	4605      	mov	r5, r0
 8017390:	2d00      	cmp	r5, #0
 8017392:	d0dd      	beq.n	8017350 <rcl_get_secure_root+0x60>
 8017394:	4628      	mov	r0, r5
 8017396:	f001 fe93 	bl	80190c0 <rcutils_is_directory>
 801739a:	4603      	mov	r3, r0
 801739c:	2800      	cmp	r0, #0
 801739e:	d1d7      	bne.n	8017350 <rcl_get_secure_root+0x60>
 80173a0:	4628      	mov	r0, r5
 80173a2:	6921      	ldr	r1, [r4, #16]
 80173a4:	461d      	mov	r5, r3
 80173a6:	6863      	ldr	r3, [r4, #4]
 80173a8:	4798      	blx	r3
 80173aa:	e7d1      	b.n	8017350 <rcl_get_secure_root+0x60>
 80173ac:	4622      	mov	r2, r4
 80173ae:	4638      	mov	r0, r7
 80173b0:	4641      	mov	r1, r8
 80173b2:	f7ff ff5b 	bl	801726c <exact_match_lookup>
 80173b6:	4605      	mov	r5, r0
 80173b8:	e7ea      	b.n	8017390 <rcl_get_secure_root+0xa0>
 80173ba:	bf00      	nop
 80173bc:	0801d878 	.word	0x0801d878
 80173c0:	0801d890 	.word	0x0801d890

080173c4 <rcl_get_security_options_from_environment>:
 80173c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173c8:	b082      	sub	sp, #8
 80173ca:	2300      	movs	r3, #0
 80173cc:	4606      	mov	r6, r0
 80173ce:	460f      	mov	r7, r1
 80173d0:	4821      	ldr	r0, [pc, #132]	; (8017458 <rcl_get_security_options_from_environment+0x94>)
 80173d2:	a901      	add	r1, sp, #4
 80173d4:	4690      	mov	r8, r2
 80173d6:	9301      	str	r3, [sp, #4]
 80173d8:	f7f9 fa5e 	bl	8010898 <rcutils_get_env>
 80173dc:	b120      	cbz	r0, 80173e8 <rcl_get_security_options_from_environment+0x24>
 80173de:	2501      	movs	r5, #1
 80173e0:	4628      	mov	r0, r5
 80173e2:	b002      	add	sp, #8
 80173e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173e8:	4604      	mov	r4, r0
 80173ea:	491c      	ldr	r1, [pc, #112]	; (801745c <rcl_get_security_options_from_environment+0x98>)
 80173ec:	9801      	ldr	r0, [sp, #4]
 80173ee:	f7e8 ff27 	bl	8000240 <strcmp>
 80173f2:	4605      	mov	r5, r0
 80173f4:	b9f0      	cbnz	r0, 8017434 <rcl_get_security_options_from_environment+0x70>
 80173f6:	9001      	str	r0, [sp, #4]
 80173f8:	f1b8 0f00 	cmp.w	r8, #0
 80173fc:	d021      	beq.n	8017442 <rcl_get_security_options_from_environment+0x7e>
 80173fe:	a901      	add	r1, sp, #4
 8017400:	4817      	ldr	r0, [pc, #92]	; (8017460 <rcl_get_security_options_from_environment+0x9c>)
 8017402:	f7f9 fa49 	bl	8010898 <rcutils_get_env>
 8017406:	2800      	cmp	r0, #0
 8017408:	d1e9      	bne.n	80173de <rcl_get_security_options_from_environment+0x1a>
 801740a:	4916      	ldr	r1, [pc, #88]	; (8017464 <rcl_get_security_options_from_environment+0xa0>)
 801740c:	9801      	ldr	r0, [sp, #4]
 801740e:	f7e8 ff17 	bl	8000240 <strcmp>
 8017412:	4603      	mov	r3, r0
 8017414:	4639      	mov	r1, r7
 8017416:	4630      	mov	r0, r6
 8017418:	fab3 f383 	clz	r3, r3
 801741c:	095b      	lsrs	r3, r3, #5
 801741e:	f888 3000 	strb.w	r3, [r8]
 8017422:	f7ff ff65 	bl	80172f0 <rcl_get_secure_root>
 8017426:	b170      	cbz	r0, 8017446 <rcl_get_security_options_from_environment+0x82>
 8017428:	f8c8 0004 	str.w	r0, [r8, #4]
 801742c:	4628      	mov	r0, r5
 801742e:	b002      	add	sp, #8
 8017430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017434:	4625      	mov	r5, r4
 8017436:	f888 4000 	strb.w	r4, [r8]
 801743a:	4628      	mov	r0, r5
 801743c:	b002      	add	sp, #8
 801743e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017442:	250b      	movs	r5, #11
 8017444:	e7cc      	b.n	80173e0 <rcl_get_security_options_from_environment+0x1c>
 8017446:	f898 5000 	ldrb.w	r5, [r8]
 801744a:	f1a5 0501 	sub.w	r5, r5, #1
 801744e:	fab5 f585 	clz	r5, r5
 8017452:	096d      	lsrs	r5, r5, #5
 8017454:	e7c4      	b.n	80173e0 <rcl_get_security_options_from_environment+0x1c>
 8017456:	bf00      	nop
 8017458:	0801d830 	.word	0x0801d830
 801745c:	0801d844 	.word	0x0801d844
 8017460:	0801d84c 	.word	0x0801d84c
 8017464:	0801d864 	.word	0x0801d864

08017468 <rcl_get_system_time>:
 8017468:	4608      	mov	r0, r1
 801746a:	f7f9 bbd9 	b.w	8010c20 <rcutils_system_time_now>
 801746e:	bf00      	nop

08017470 <rcl_get_steady_time>:
 8017470:	4608      	mov	r0, r1
 8017472:	f7f9 bbfb 	b.w	8010c6c <rcutils_steady_time_now>
 8017476:	bf00      	nop

08017478 <rcl_get_ros_time>:
 8017478:	7a03      	ldrb	r3, [r0, #8]
 801747a:	b510      	push	{r4, lr}
 801747c:	460c      	mov	r4, r1
 801747e:	b143      	cbz	r3, 8017492 <rcl_get_ros_time+0x1a>
 8017480:	2105      	movs	r1, #5
 8017482:	f001 fd79 	bl	8018f78 <__atomic_load_8>
 8017486:	4602      	mov	r2, r0
 8017488:	460b      	mov	r3, r1
 801748a:	2000      	movs	r0, #0
 801748c:	e9c4 2300 	strd	r2, r3, [r4]
 8017490:	bd10      	pop	{r4, pc}
 8017492:	4608      	mov	r0, r1
 8017494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017498:	f7f9 bbc2 	b.w	8010c20 <rcutils_system_time_now>

0801749c <rcl_clock_init>:
 801749c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801749e:	4605      	mov	r5, r0
 80174a0:	4610      	mov	r0, r2
 80174a2:	4614      	mov	r4, r2
 80174a4:	460e      	mov	r6, r1
 80174a6:	f7f9 f9e9 	bl	801087c <rcutils_allocator_is_valid>
 80174aa:	b128      	cbz	r0, 80174b8 <rcl_clock_init+0x1c>
 80174ac:	2d03      	cmp	r5, #3
 80174ae:	d803      	bhi.n	80174b8 <rcl_clock_init+0x1c>
 80174b0:	e8df f005 	tbb	[pc, r5]
 80174b4:	0659301f 	.word	0x0659301f
 80174b8:	f04f 0c0b 	mov.w	ip, #11
 80174bc:	4660      	mov	r0, ip
 80174be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80174c0:	2c00      	cmp	r4, #0
 80174c2:	d0f9      	beq.n	80174b8 <rcl_clock_init+0x1c>
 80174c4:	fab6 f386 	clz	r3, r6
 80174c8:	095b      	lsrs	r3, r3, #5
 80174ca:	2e00      	cmp	r6, #0
 80174cc:	d0f4      	beq.n	80174b8 <rcl_clock_init+0x1c>
 80174ce:	6133      	str	r3, [r6, #16]
 80174d0:	469c      	mov	ip, r3
 80174d2:	f106 0514 	add.w	r5, r6, #20
 80174d6:	4f32      	ldr	r7, [pc, #200]	; (80175a0 <rcl_clock_init+0x104>)
 80174d8:	f04f 0e03 	mov.w	lr, #3
 80174dc:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80174e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80174e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80174e4:	6823      	ldr	r3, [r4, #0]
 80174e6:	4660      	mov	r0, ip
 80174e8:	602b      	str	r3, [r5, #0]
 80174ea:	60f7      	str	r7, [r6, #12]
 80174ec:	f886 e000 	strb.w	lr, [r6]
 80174f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80174f2:	2e00      	cmp	r6, #0
 80174f4:	d0e0      	beq.n	80174b8 <rcl_clock_init+0x1c>
 80174f6:	2300      	movs	r3, #0
 80174f8:	f106 0514 	add.w	r5, r6, #20
 80174fc:	7033      	strb	r3, [r6, #0]
 80174fe:	469c      	mov	ip, r3
 8017500:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017504:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8017508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801750a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801750c:	6823      	ldr	r3, [r4, #0]
 801750e:	4660      	mov	r0, ip
 8017510:	602b      	str	r3, [r5, #0]
 8017512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017514:	2c00      	cmp	r4, #0
 8017516:	d0cf      	beq.n	80174b8 <rcl_clock_init+0x1c>
 8017518:	fab6 f586 	clz	r5, r6
 801751c:	096d      	lsrs	r5, r5, #5
 801751e:	2e00      	cmp	r6, #0
 8017520:	d0ca      	beq.n	80174b8 <rcl_clock_init+0x1c>
 8017522:	46a6      	mov	lr, r4
 8017524:	7035      	strb	r5, [r6, #0]
 8017526:	f106 0c14 	add.w	ip, r6, #20
 801752a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801752e:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8017532:	e9c6 5503 	strd	r5, r5, [r6, #12]
 8017536:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801753a:	f8de 3000 	ldr.w	r3, [lr]
 801753e:	2010      	movs	r0, #16
 8017540:	f8cc 3000 	str.w	r3, [ip]
 8017544:	6823      	ldr	r3, [r4, #0]
 8017546:	6921      	ldr	r1, [r4, #16]
 8017548:	4798      	blx	r3
 801754a:	6130      	str	r0, [r6, #16]
 801754c:	b320      	cbz	r0, 8017598 <rcl_clock_init+0xfc>
 801754e:	2200      	movs	r2, #0
 8017550:	2300      	movs	r3, #0
 8017552:	46ac      	mov	ip, r5
 8017554:	7205      	strb	r5, [r0, #8]
 8017556:	e9c0 2300 	strd	r2, r3, [r0]
 801755a:	4a12      	ldr	r2, [pc, #72]	; (80175a4 <rcl_clock_init+0x108>)
 801755c:	2301      	movs	r3, #1
 801755e:	4660      	mov	r0, ip
 8017560:	60f2      	str	r2, [r6, #12]
 8017562:	7033      	strb	r3, [r6, #0]
 8017564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017566:	2c00      	cmp	r4, #0
 8017568:	d0a6      	beq.n	80174b8 <rcl_clock_init+0x1c>
 801756a:	fab6 f386 	clz	r3, r6
 801756e:	095b      	lsrs	r3, r3, #5
 8017570:	2e00      	cmp	r6, #0
 8017572:	d0a1      	beq.n	80174b8 <rcl_clock_init+0x1c>
 8017574:	6133      	str	r3, [r6, #16]
 8017576:	469c      	mov	ip, r3
 8017578:	f106 0514 	add.w	r5, r6, #20
 801757c:	f8df e028 	ldr.w	lr, [pc, #40]	; 80175a8 <rcl_clock_init+0x10c>
 8017580:	2702      	movs	r7, #2
 8017582:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017586:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017588:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801758a:	6823      	ldr	r3, [r4, #0]
 801758c:	4660      	mov	r0, ip
 801758e:	602b      	str	r3, [r5, #0]
 8017590:	f8c6 e00c 	str.w	lr, [r6, #12]
 8017594:	7037      	strb	r7, [r6, #0]
 8017596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017598:	f04f 0c0a 	mov.w	ip, #10
 801759c:	e78e      	b.n	80174bc <rcl_clock_init+0x20>
 801759e:	bf00      	nop
 80175a0:	08017471 	.word	0x08017471
 80175a4:	08017479 	.word	0x08017479
 80175a8:	08017469 	.word	0x08017469

080175ac <rcl_clock_get_now>:
 80175ac:	b140      	cbz	r0, 80175c0 <rcl_clock_get_now+0x14>
 80175ae:	b139      	cbz	r1, 80175c0 <rcl_clock_get_now+0x14>
 80175b0:	7803      	ldrb	r3, [r0, #0]
 80175b2:	b11b      	cbz	r3, 80175bc <rcl_clock_get_now+0x10>
 80175b4:	68c3      	ldr	r3, [r0, #12]
 80175b6:	b10b      	cbz	r3, 80175bc <rcl_clock_get_now+0x10>
 80175b8:	6900      	ldr	r0, [r0, #16]
 80175ba:	4718      	bx	r3
 80175bc:	2001      	movs	r0, #1
 80175be:	4770      	bx	lr
 80175c0:	200b      	movs	r0, #11
 80175c2:	4770      	bx	lr

080175c4 <rcl_timer_call>:
 80175c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175c8:	b087      	sub	sp, #28
 80175ca:	2800      	cmp	r0, #0
 80175cc:	d06c      	beq.n	80176a8 <rcl_timer_call+0xe4>
 80175ce:	6803      	ldr	r3, [r0, #0]
 80175d0:	4604      	mov	r4, r0
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d062      	beq.n	801769c <rcl_timer_call+0xd8>
 80175d6:	f3bf 8f5b 	dmb	ish
 80175da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80175de:	f3bf 8f5b 	dmb	ish
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	d14f      	bne.n	8017686 <rcl_timer_call+0xc2>
 80175e6:	6803      	ldr	r3, [r0, #0]
 80175e8:	a904      	add	r1, sp, #16
 80175ea:	6818      	ldr	r0, [r3, #0]
 80175ec:	f7ff ffde 	bl	80175ac <rcl_clock_get_now>
 80175f0:	4605      	mov	r5, r0
 80175f2:	2800      	cmp	r0, #0
 80175f4:	d149      	bne.n	801768a <rcl_timer_call+0xc6>
 80175f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	db49      	blt.n	8017692 <rcl_timer_call+0xce>
 80175fe:	2605      	movs	r6, #5
 8017600:	6820      	ldr	r0, [r4, #0]
 8017602:	9600      	str	r6, [sp, #0]
 8017604:	3020      	adds	r0, #32
 8017606:	f001 fd23 	bl	8019050 <__atomic_exchange_8>
 801760a:	6823      	ldr	r3, [r4, #0]
 801760c:	4680      	mov	r8, r0
 801760e:	f3bf 8f5b 	dmb	ish
 8017612:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8017616:	f3bf 8f5b 	dmb	ish
 801761a:	6820      	ldr	r0, [r4, #0]
 801761c:	4689      	mov	r9, r1
 801761e:	4631      	mov	r1, r6
 8017620:	3028      	adds	r0, #40	; 0x28
 8017622:	f001 fca9 	bl	8018f78 <__atomic_load_8>
 8017626:	460f      	mov	r7, r1
 8017628:	4631      	mov	r1, r6
 801762a:	4606      	mov	r6, r0
 801762c:	6820      	ldr	r0, [r4, #0]
 801762e:	3018      	adds	r0, #24
 8017630:	f001 fca2 	bl	8018f78 <__atomic_load_8>
 8017634:	4602      	mov	r2, r0
 8017636:	9804      	ldr	r0, [sp, #16]
 8017638:	460b      	mov	r3, r1
 801763a:	18b6      	adds	r6, r6, r2
 801763c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8017640:	4692      	mov	sl, r2
 8017642:	eb47 0701 	adc.w	r7, r7, r1
 8017646:	4286      	cmp	r6, r0
 8017648:	eb77 010c 	sbcs.w	r1, r7, ip
 801764c:	da04      	bge.n	8017658 <rcl_timer_call+0x94>
 801764e:	ea53 0102 	orrs.w	r1, r3, r2
 8017652:	d12e      	bne.n	80176b2 <rcl_timer_call+0xee>
 8017654:	4606      	mov	r6, r0
 8017656:	4667      	mov	r7, ip
 8017658:	6820      	ldr	r0, [r4, #0]
 801765a:	2105      	movs	r1, #5
 801765c:	4632      	mov	r2, r6
 801765e:	463b      	mov	r3, r7
 8017660:	3028      	adds	r0, #40	; 0x28
 8017662:	9100      	str	r1, [sp, #0]
 8017664:	f001 fcbe 	bl	8018fe4 <__atomic_store_8>
 8017668:	f1bb 0f00 	cmp.w	fp, #0
 801766c:	d00d      	beq.n	801768a <rcl_timer_call+0xc6>
 801766e:	9a04      	ldr	r2, [sp, #16]
 8017670:	4620      	mov	r0, r4
 8017672:	9b05      	ldr	r3, [sp, #20]
 8017674:	ebb2 0208 	subs.w	r2, r2, r8
 8017678:	eb63 0309 	sbc.w	r3, r3, r9
 801767c:	47d8      	blx	fp
 801767e:	4628      	mov	r0, r5
 8017680:	b007      	add	sp, #28
 8017682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017686:	f240 3521 	movw	r5, #801	; 0x321
 801768a:	4628      	mov	r0, r5
 801768c:	b007      	add	sp, #28
 801768e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017692:	2501      	movs	r5, #1
 8017694:	4628      	mov	r0, r5
 8017696:	b007      	add	sp, #28
 8017698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801769c:	f44f 7548 	mov.w	r5, #800	; 0x320
 80176a0:	4628      	mov	r0, r5
 80176a2:	b007      	add	sp, #28
 80176a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176a8:	250b      	movs	r5, #11
 80176aa:	4628      	mov	r0, r5
 80176ac:	b007      	add	sp, #28
 80176ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176b2:	1b80      	subs	r0, r0, r6
 80176b4:	eb6c 0107 	sbc.w	r1, ip, r7
 80176b8:	3801      	subs	r0, #1
 80176ba:	f161 0100 	sbc.w	r1, r1, #0
 80176be:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80176c2:	f7e8 fe25 	bl	8000310 <__aeabi_ldivmod>
 80176c6:	9b02      	ldr	r3, [sp, #8]
 80176c8:	3001      	adds	r0, #1
 80176ca:	f141 0100 	adc.w	r1, r1, #0
 80176ce:	fb00 f303 	mul.w	r3, r0, r3
 80176d2:	fb01 330a 	mla	r3, r1, sl, r3
 80176d6:	fba0 0a0a 	umull	r0, sl, r0, sl
 80176da:	1986      	adds	r6, r0, r6
 80176dc:	4453      	add	r3, sl
 80176de:	eb43 0707 	adc.w	r7, r3, r7
 80176e2:	e7b9      	b.n	8017658 <rcl_timer_call+0x94>

080176e4 <rcl_timer_is_ready>:
 80176e4:	b570      	push	{r4, r5, r6, lr}
 80176e6:	b082      	sub	sp, #8
 80176e8:	b380      	cbz	r0, 801774c <rcl_timer_is_ready+0x68>
 80176ea:	6803      	ldr	r3, [r0, #0]
 80176ec:	4604      	mov	r4, r0
 80176ee:	b38b      	cbz	r3, 8017754 <rcl_timer_is_ready+0x70>
 80176f0:	460d      	mov	r5, r1
 80176f2:	b359      	cbz	r1, 801774c <rcl_timer_is_ready+0x68>
 80176f4:	f3bf 8f5b 	dmb	ish
 80176f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80176fc:	f3bf 8f5b 	dmb	ish
 8017700:	b953      	cbnz	r3, 8017718 <rcl_timer_is_ready+0x34>
 8017702:	6803      	ldr	r3, [r0, #0]
 8017704:	4669      	mov	r1, sp
 8017706:	6818      	ldr	r0, [r3, #0]
 8017708:	f7ff ff50 	bl	80175ac <rcl_clock_get_now>
 801770c:	4606      	mov	r6, r0
 801770e:	b148      	cbz	r0, 8017724 <rcl_timer_is_ready+0x40>
 8017710:	f240 3321 	movw	r3, #801	; 0x321
 8017714:	4298      	cmp	r0, r3
 8017716:	d102      	bne.n	801771e <rcl_timer_is_ready+0x3a>
 8017718:	2300      	movs	r3, #0
 801771a:	461e      	mov	r6, r3
 801771c:	702b      	strb	r3, [r5, #0]
 801771e:	4630      	mov	r0, r6
 8017720:	b002      	add	sp, #8
 8017722:	bd70      	pop	{r4, r5, r6, pc}
 8017724:	6820      	ldr	r0, [r4, #0]
 8017726:	2105      	movs	r1, #5
 8017728:	3028      	adds	r0, #40	; 0x28
 801772a:	f001 fc25 	bl	8018f78 <__atomic_load_8>
 801772e:	9b00      	ldr	r3, [sp, #0]
 8017730:	1ac0      	subs	r0, r0, r3
 8017732:	9b01      	ldr	r3, [sp, #4]
 8017734:	eb61 0103 	sbc.w	r1, r1, r3
 8017738:	2801      	cmp	r0, #1
 801773a:	4630      	mov	r0, r6
 801773c:	f171 0300 	sbcs.w	r3, r1, #0
 8017740:	bfb4      	ite	lt
 8017742:	2301      	movlt	r3, #1
 8017744:	2300      	movge	r3, #0
 8017746:	702b      	strb	r3, [r5, #0]
 8017748:	b002      	add	sp, #8
 801774a:	bd70      	pop	{r4, r5, r6, pc}
 801774c:	260b      	movs	r6, #11
 801774e:	4630      	mov	r0, r6
 8017750:	b002      	add	sp, #8
 8017752:	bd70      	pop	{r4, r5, r6, pc}
 8017754:	f44f 7648 	mov.w	r6, #800	; 0x320
 8017758:	e7e1      	b.n	801771e <rcl_timer_is_ready+0x3a>
 801775a:	bf00      	nop

0801775c <rcl_timer_get_time_until_next_call>:
 801775c:	b570      	push	{r4, r5, r6, lr}
 801775e:	b082      	sub	sp, #8
 8017760:	b330      	cbz	r0, 80177b0 <rcl_timer_get_time_until_next_call+0x54>
 8017762:	6803      	ldr	r3, [r0, #0]
 8017764:	4604      	mov	r4, r0
 8017766:	b33b      	cbz	r3, 80177b8 <rcl_timer_get_time_until_next_call+0x5c>
 8017768:	460d      	mov	r5, r1
 801776a:	b309      	cbz	r1, 80177b0 <rcl_timer_get_time_until_next_call+0x54>
 801776c:	f3bf 8f5b 	dmb	ish
 8017770:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017774:	f3bf 8f5b 	dmb	ish
 8017778:	b9ab      	cbnz	r3, 80177a6 <rcl_timer_get_time_until_next_call+0x4a>
 801777a:	6803      	ldr	r3, [r0, #0]
 801777c:	4669      	mov	r1, sp
 801777e:	6818      	ldr	r0, [r3, #0]
 8017780:	f7ff ff14 	bl	80175ac <rcl_clock_get_now>
 8017784:	4606      	mov	r6, r0
 8017786:	b958      	cbnz	r0, 80177a0 <rcl_timer_get_time_until_next_call+0x44>
 8017788:	6820      	ldr	r0, [r4, #0]
 801778a:	2105      	movs	r1, #5
 801778c:	3028      	adds	r0, #40	; 0x28
 801778e:	f001 fbf3 	bl	8018f78 <__atomic_load_8>
 8017792:	9b00      	ldr	r3, [sp, #0]
 8017794:	1ac0      	subs	r0, r0, r3
 8017796:	9b01      	ldr	r3, [sp, #4]
 8017798:	eb61 0103 	sbc.w	r1, r1, r3
 801779c:	6028      	str	r0, [r5, #0]
 801779e:	6069      	str	r1, [r5, #4]
 80177a0:	4630      	mov	r0, r6
 80177a2:	b002      	add	sp, #8
 80177a4:	bd70      	pop	{r4, r5, r6, pc}
 80177a6:	f240 3621 	movw	r6, #801	; 0x321
 80177aa:	4630      	mov	r0, r6
 80177ac:	b002      	add	sp, #8
 80177ae:	bd70      	pop	{r4, r5, r6, pc}
 80177b0:	260b      	movs	r6, #11
 80177b2:	4630      	mov	r0, r6
 80177b4:	b002      	add	sp, #8
 80177b6:	bd70      	pop	{r4, r5, r6, pc}
 80177b8:	f44f 7648 	mov.w	r6, #800	; 0x320
 80177bc:	e7f0      	b.n	80177a0 <rcl_timer_get_time_until_next_call+0x44>
 80177be:	bf00      	nop

080177c0 <rcl_timer_get_guard_condition>:
 80177c0:	b130      	cbz	r0, 80177d0 <rcl_timer_get_guard_condition+0x10>
 80177c2:	6800      	ldr	r0, [r0, #0]
 80177c4:	b120      	cbz	r0, 80177d0 <rcl_timer_get_guard_condition+0x10>
 80177c6:	68c3      	ldr	r3, [r0, #12]
 80177c8:	b10b      	cbz	r3, 80177ce <rcl_timer_get_guard_condition+0xe>
 80177ca:	3008      	adds	r0, #8
 80177cc:	4770      	bx	lr
 80177ce:	4618      	mov	r0, r3
 80177d0:	4770      	bx	lr
 80177d2:	bf00      	nop

080177d4 <rcl_validate_enclave_name_with_size>:
 80177d4:	2800      	cmp	r0, #0
 80177d6:	d049      	beq.n	801786c <rcl_validate_enclave_name_with_size+0x98>
 80177d8:	b570      	push	{r4, r5, r6, lr}
 80177da:	4615      	mov	r5, r2
 80177dc:	b0c2      	sub	sp, #264	; 0x108
 80177de:	b19a      	cbz	r2, 8017808 <rcl_validate_enclave_name_with_size+0x34>
 80177e0:	461e      	mov	r6, r3
 80177e2:	466a      	mov	r2, sp
 80177e4:	ab01      	add	r3, sp, #4
 80177e6:	460c      	mov	r4, r1
 80177e8:	f7f9 faa6 	bl	8010d38 <rmw_validate_namespace_with_size>
 80177ec:	4684      	mov	ip, r0
 80177ee:	b9b8      	cbnz	r0, 8017820 <rcl_validate_enclave_name_with_size+0x4c>
 80177f0:	9900      	ldr	r1, [sp, #0]
 80177f2:	b171      	cbz	r1, 8017812 <rcl_validate_enclave_name_with_size+0x3e>
 80177f4:	2907      	cmp	r1, #7
 80177f6:	d019      	beq.n	801782c <rcl_validate_enclave_name_with_size+0x58>
 80177f8:	1e4b      	subs	r3, r1, #1
 80177fa:	2b05      	cmp	r3, #5
 80177fc:	d83a      	bhi.n	8017874 <rcl_validate_enclave_name_with_size+0xa0>
 80177fe:	e8df f003 	tbb	[pc, r3]
 8017802:	2926      	.short	0x2926
 8017804:	1d322f2c 	.word	0x1d322f2c
 8017808:	f04f 0c0b 	mov.w	ip, #11
 801780c:	4660      	mov	r0, ip
 801780e:	b042      	add	sp, #264	; 0x108
 8017810:	bd70      	pop	{r4, r5, r6, pc}
 8017812:	2907      	cmp	r1, #7
 8017814:	d00a      	beq.n	801782c <rcl_validate_enclave_name_with_size+0x58>
 8017816:	2300      	movs	r3, #0
 8017818:	4660      	mov	r0, ip
 801781a:	602b      	str	r3, [r5, #0]
 801781c:	b042      	add	sp, #264	; 0x108
 801781e:	bd70      	pop	{r4, r5, r6, pc}
 8017820:	f7ff f9f4 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 8017824:	4684      	mov	ip, r0
 8017826:	4660      	mov	r0, ip
 8017828:	b042      	add	sp, #264	; 0x108
 801782a:	bd70      	pop	{r4, r5, r6, pc}
 801782c:	2cff      	cmp	r4, #255	; 0xff
 801782e:	d9f2      	bls.n	8017816 <rcl_validate_enclave_name_with_size+0x42>
 8017830:	6029      	str	r1, [r5, #0]
 8017832:	2e00      	cmp	r6, #0
 8017834:	d0ea      	beq.n	801780c <rcl_validate_enclave_name_with_size+0x38>
 8017836:	23fe      	movs	r3, #254	; 0xfe
 8017838:	6033      	str	r3, [r6, #0]
 801783a:	e7e7      	b.n	801780c <rcl_validate_enclave_name_with_size+0x38>
 801783c:	2306      	movs	r3, #6
 801783e:	602b      	str	r3, [r5, #0]
 8017840:	2e00      	cmp	r6, #0
 8017842:	d0e3      	beq.n	801780c <rcl_validate_enclave_name_with_size+0x38>
 8017844:	9b01      	ldr	r3, [sp, #4]
 8017846:	4660      	mov	r0, ip
 8017848:	6033      	str	r3, [r6, #0]
 801784a:	b042      	add	sp, #264	; 0x108
 801784c:	bd70      	pop	{r4, r5, r6, pc}
 801784e:	2301      	movs	r3, #1
 8017850:	602b      	str	r3, [r5, #0]
 8017852:	e7f5      	b.n	8017840 <rcl_validate_enclave_name_with_size+0x6c>
 8017854:	2302      	movs	r3, #2
 8017856:	602b      	str	r3, [r5, #0]
 8017858:	e7f2      	b.n	8017840 <rcl_validate_enclave_name_with_size+0x6c>
 801785a:	2303      	movs	r3, #3
 801785c:	602b      	str	r3, [r5, #0]
 801785e:	e7ef      	b.n	8017840 <rcl_validate_enclave_name_with_size+0x6c>
 8017860:	2304      	movs	r3, #4
 8017862:	602b      	str	r3, [r5, #0]
 8017864:	e7ec      	b.n	8017840 <rcl_validate_enclave_name_with_size+0x6c>
 8017866:	2305      	movs	r3, #5
 8017868:	602b      	str	r3, [r5, #0]
 801786a:	e7e9      	b.n	8017840 <rcl_validate_enclave_name_with_size+0x6c>
 801786c:	f04f 0c0b 	mov.w	ip, #11
 8017870:	4660      	mov	r0, ip
 8017872:	4770      	bx	lr
 8017874:	460b      	mov	r3, r1
 8017876:	4a04      	ldr	r2, [pc, #16]	; (8017888 <rcl_validate_enclave_name_with_size+0xb4>)
 8017878:	f44f 7180 	mov.w	r1, #256	; 0x100
 801787c:	a802      	add	r0, sp, #8
 801787e:	f7f9 f943 	bl	8010b08 <rcutils_snprintf>
 8017882:	f04f 0c01 	mov.w	ip, #1
 8017886:	e7c1      	b.n	801780c <rcl_validate_enclave_name_with_size+0x38>
 8017888:	0801d8b0 	.word	0x0801d8b0

0801788c <rcl_validate_enclave_name>:
 801788c:	b168      	cbz	r0, 80178aa <rcl_validate_enclave_name+0x1e>
 801788e:	b570      	push	{r4, r5, r6, lr}
 8017890:	460d      	mov	r5, r1
 8017892:	4616      	mov	r6, r2
 8017894:	4604      	mov	r4, r0
 8017896:	f7e8 fcdd 	bl	8000254 <strlen>
 801789a:	4633      	mov	r3, r6
 801789c:	4601      	mov	r1, r0
 801789e:	462a      	mov	r2, r5
 80178a0:	4620      	mov	r0, r4
 80178a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80178a6:	f7ff bf95 	b.w	80177d4 <rcl_validate_enclave_name_with_size>
 80178aa:	200b      	movs	r0, #11
 80178ac:	4770      	bx	lr
 80178ae:	bf00      	nop

080178b0 <rcl_get_zero_initialized_wait_set>:
 80178b0:	b510      	push	{r4, lr}
 80178b2:	4c08      	ldr	r4, [pc, #32]	; (80178d4 <rcl_get_zero_initialized_wait_set+0x24>)
 80178b4:	4686      	mov	lr, r0
 80178b6:	4684      	mov	ip, r0
 80178b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80178ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80178be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80178c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80178c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80178c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80178ca:	6823      	ldr	r3, [r4, #0]
 80178cc:	4670      	mov	r0, lr
 80178ce:	f8cc 3000 	str.w	r3, [ip]
 80178d2:	bd10      	pop	{r4, pc}
 80178d4:	0801d910 	.word	0x0801d910

080178d8 <rcl_wait_set_is_valid>:
 80178d8:	b118      	cbz	r0, 80178e2 <rcl_wait_set_is_valid+0xa>
 80178da:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80178dc:	3800      	subs	r0, #0
 80178de:	bf18      	it	ne
 80178e0:	2001      	movne	r0, #1
 80178e2:	4770      	bx	lr

080178e4 <rcl_wait_set_fini>:
 80178e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178e8:	b082      	sub	sp, #8
 80178ea:	2800      	cmp	r0, #0
 80178ec:	f000 8095 	beq.w	8017a1a <rcl_wait_set_fini+0x136>
 80178f0:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80178f2:	4604      	mov	r4, r0
 80178f4:	2e00      	cmp	r6, #0
 80178f6:	f000 808c 	beq.w	8017a12 <rcl_wait_set_fini+0x12e>
 80178fa:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 80178fc:	f002 f9c0 	bl	8019c80 <rmw_destroy_wait_set>
 8017900:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017902:	1e06      	subs	r6, r0, #0
 8017904:	bf18      	it	ne
 8017906:	f44f 7661 	movne.w	r6, #900	; 0x384
 801790a:	2d00      	cmp	r5, #0
 801790c:	f000 8081 	beq.w	8017a12 <rcl_wait_set_fini+0x12e>
 8017910:	2700      	movs	r7, #0
 8017912:	6820      	ldr	r0, [r4, #0]
 8017914:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8017918:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801791a:	6067      	str	r7, [r4, #4]
 801791c:	602f      	str	r7, [r5, #0]
 801791e:	b120      	cbz	r0, 801792a <rcl_wait_set_fini+0x46>
 8017920:	9101      	str	r1, [sp, #4]
 8017922:	47c0      	blx	r8
 8017924:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017926:	9901      	ldr	r1, [sp, #4]
 8017928:	6027      	str	r7, [r4, #0]
 801792a:	68a8      	ldr	r0, [r5, #8]
 801792c:	b120      	cbz	r0, 8017938 <rcl_wait_set_fini+0x54>
 801792e:	47c0      	blx	r8
 8017930:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017932:	2300      	movs	r3, #0
 8017934:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8017938:	f04f 0800 	mov.w	r8, #0
 801793c:	68a0      	ldr	r0, [r4, #8]
 801793e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8017940:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017942:	f8c4 800c 	str.w	r8, [r4, #12]
 8017946:	f8c5 800c 	str.w	r8, [r5, #12]
 801794a:	b128      	cbz	r0, 8017958 <rcl_wait_set_fini+0x74>
 801794c:	47b8      	blx	r7
 801794e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017950:	f8c4 8008 	str.w	r8, [r4, #8]
 8017954:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8017956:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017958:	f04f 0800 	mov.w	r8, #0
 801795c:	6968      	ldr	r0, [r5, #20]
 801795e:	f8c5 8010 	str.w	r8, [r5, #16]
 8017962:	b128      	cbz	r0, 8017970 <rcl_wait_set_fini+0x8c>
 8017964:	47b8      	blx	r7
 8017966:	f8c5 8014 	str.w	r8, [r5, #20]
 801796a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801796c:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801796e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017970:	f04f 0800 	mov.w	r8, #0
 8017974:	6920      	ldr	r0, [r4, #16]
 8017976:	f8c4 8014 	str.w	r8, [r4, #20]
 801797a:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 801797e:	b128      	cbz	r0, 801798c <rcl_wait_set_fini+0xa8>
 8017980:	47b8      	blx	r7
 8017982:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017984:	f8c4 8010 	str.w	r8, [r4, #16]
 8017988:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801798a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801798c:	f04f 0800 	mov.w	r8, #0
 8017990:	69a0      	ldr	r0, [r4, #24]
 8017992:	f8c4 801c 	str.w	r8, [r4, #28]
 8017996:	f8c5 8018 	str.w	r8, [r5, #24]
 801799a:	b128      	cbz	r0, 80179a8 <rcl_wait_set_fini+0xc4>
 801799c:	9101      	str	r1, [sp, #4]
 801799e:	47b8      	blx	r7
 80179a0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80179a2:	9901      	ldr	r1, [sp, #4]
 80179a4:	f8c4 8018 	str.w	r8, [r4, #24]
 80179a8:	6a28      	ldr	r0, [r5, #32]
 80179aa:	b120      	cbz	r0, 80179b6 <rcl_wait_set_fini+0xd2>
 80179ac:	47b8      	blx	r7
 80179ae:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80179b0:	2300      	movs	r3, #0
 80179b2:	e9c5 3307 	strd	r3, r3, [r5, #28]
 80179b6:	2700      	movs	r7, #0
 80179b8:	6a20      	ldr	r0, [r4, #32]
 80179ba:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80179be:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80179c0:	6267      	str	r7, [r4, #36]	; 0x24
 80179c2:	626f      	str	r7, [r5, #36]	; 0x24
 80179c4:	b120      	cbz	r0, 80179d0 <rcl_wait_set_fini+0xec>
 80179c6:	9101      	str	r1, [sp, #4]
 80179c8:	47c0      	blx	r8
 80179ca:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80179cc:	9901      	ldr	r1, [sp, #4]
 80179ce:	6227      	str	r7, [r4, #32]
 80179d0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80179d2:	b120      	cbz	r0, 80179de <rcl_wait_set_fini+0xfa>
 80179d4:	47c0      	blx	r8
 80179d6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80179d8:	2300      	movs	r3, #0
 80179da:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 80179de:	2700      	movs	r7, #0
 80179e0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80179e2:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80179e6:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80179e8:	62e7      	str	r7, [r4, #44]	; 0x2c
 80179ea:	632f      	str	r7, [r5, #48]	; 0x30
 80179ec:	b120      	cbz	r0, 80179f8 <rcl_wait_set_fini+0x114>
 80179ee:	9101      	str	r1, [sp, #4]
 80179f0:	47c0      	blx	r8
 80179f2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80179f4:	9901      	ldr	r1, [sp, #4]
 80179f6:	62a7      	str	r7, [r4, #40]	; 0x28
 80179f8:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80179fa:	b120      	cbz	r0, 8017a06 <rcl_wait_set_fini+0x122>
 80179fc:	47c0      	blx	r8
 80179fe:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017a00:	2300      	movs	r3, #0
 8017a02:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 8017a06:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8017a08:	4628      	mov	r0, r5
 8017a0a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017a0c:	4798      	blx	r3
 8017a0e:	2300      	movs	r3, #0
 8017a10:	6323      	str	r3, [r4, #48]	; 0x30
 8017a12:	4630      	mov	r0, r6
 8017a14:	b002      	add	sp, #8
 8017a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a1a:	260b      	movs	r6, #11
 8017a1c:	4630      	mov	r0, r6
 8017a1e:	b002      	add	sp, #8
 8017a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017a24 <rcl_wait_set_add_subscription>:
 8017a24:	b318      	cbz	r0, 8017a6e <rcl_wait_set_add_subscription+0x4a>
 8017a26:	b538      	push	{r3, r4, r5, lr}
 8017a28:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017a2a:	4604      	mov	r4, r0
 8017a2c:	b30b      	cbz	r3, 8017a72 <rcl_wait_set_add_subscription+0x4e>
 8017a2e:	b319      	cbz	r1, 8017a78 <rcl_wait_set_add_subscription+0x54>
 8017a30:	681d      	ldr	r5, [r3, #0]
 8017a32:	6840      	ldr	r0, [r0, #4]
 8017a34:	4285      	cmp	r5, r0
 8017a36:	d217      	bcs.n	8017a68 <rcl_wait_set_add_subscription+0x44>
 8017a38:	1c68      	adds	r0, r5, #1
 8017a3a:	6018      	str	r0, [r3, #0]
 8017a3c:	6823      	ldr	r3, [r4, #0]
 8017a3e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8017a42:	b102      	cbz	r2, 8017a46 <rcl_wait_set_add_subscription+0x22>
 8017a44:	6015      	str	r5, [r2, #0]
 8017a46:	4608      	mov	r0, r1
 8017a48:	f7f7 ff30 	bl	800f8ac <rcl_subscription_get_rmw_handle>
 8017a4c:	b150      	cbz	r0, 8017a64 <rcl_wait_set_add_subscription+0x40>
 8017a4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a50:	6842      	ldr	r2, [r0, #4]
 8017a52:	2000      	movs	r0, #0
 8017a54:	689b      	ldr	r3, [r3, #8]
 8017a56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017a5a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017a5c:	6853      	ldr	r3, [r2, #4]
 8017a5e:	3301      	adds	r3, #1
 8017a60:	6053      	str	r3, [r2, #4]
 8017a62:	bd38      	pop	{r3, r4, r5, pc}
 8017a64:	2001      	movs	r0, #1
 8017a66:	bd38      	pop	{r3, r4, r5, pc}
 8017a68:	f240 3086 	movw	r0, #902	; 0x386
 8017a6c:	bd38      	pop	{r3, r4, r5, pc}
 8017a6e:	200b      	movs	r0, #11
 8017a70:	4770      	bx	lr
 8017a72:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017a76:	bd38      	pop	{r3, r4, r5, pc}
 8017a78:	200b      	movs	r0, #11
 8017a7a:	bd38      	pop	{r3, r4, r5, pc}

08017a7c <rcl_wait_set_clear>:
 8017a7c:	2800      	cmp	r0, #0
 8017a7e:	d074      	beq.n	8017b6a <rcl_wait_set_clear+0xee>
 8017a80:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017a82:	b510      	push	{r4, lr}
 8017a84:	4604      	mov	r4, r0
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d071      	beq.n	8017b6e <rcl_wait_set_clear+0xf2>
 8017a8a:	6800      	ldr	r0, [r0, #0]
 8017a8c:	b138      	cbz	r0, 8017a9e <rcl_wait_set_clear+0x22>
 8017a8e:	6862      	ldr	r2, [r4, #4]
 8017a90:	2100      	movs	r1, #0
 8017a92:	0092      	lsls	r2, r2, #2
 8017a94:	f003 ff0a 	bl	801b8ac <memset>
 8017a98:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a9a:	2200      	movs	r2, #0
 8017a9c:	601a      	str	r2, [r3, #0]
 8017a9e:	68a0      	ldr	r0, [r4, #8]
 8017aa0:	b138      	cbz	r0, 8017ab2 <rcl_wait_set_clear+0x36>
 8017aa2:	68e2      	ldr	r2, [r4, #12]
 8017aa4:	2100      	movs	r1, #0
 8017aa6:	0092      	lsls	r2, r2, #2
 8017aa8:	f003 ff00 	bl	801b8ac <memset>
 8017aac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017aae:	2200      	movs	r2, #0
 8017ab0:	60da      	str	r2, [r3, #12]
 8017ab2:	69a0      	ldr	r0, [r4, #24]
 8017ab4:	b138      	cbz	r0, 8017ac6 <rcl_wait_set_clear+0x4a>
 8017ab6:	69e2      	ldr	r2, [r4, #28]
 8017ab8:	2100      	movs	r1, #0
 8017aba:	0092      	lsls	r2, r2, #2
 8017abc:	f003 fef6 	bl	801b8ac <memset>
 8017ac0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017ac2:	2200      	movs	r2, #0
 8017ac4:	619a      	str	r2, [r3, #24]
 8017ac6:	6a20      	ldr	r0, [r4, #32]
 8017ac8:	b138      	cbz	r0, 8017ada <rcl_wait_set_clear+0x5e>
 8017aca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8017acc:	2100      	movs	r1, #0
 8017ace:	0092      	lsls	r2, r2, #2
 8017ad0:	f003 feec 	bl	801b8ac <memset>
 8017ad4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017ad6:	2200      	movs	r2, #0
 8017ad8:	625a      	str	r2, [r3, #36]	; 0x24
 8017ada:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8017adc:	b138      	cbz	r0, 8017aee <rcl_wait_set_clear+0x72>
 8017ade:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017ae0:	2100      	movs	r1, #0
 8017ae2:	0092      	lsls	r2, r2, #2
 8017ae4:	f003 fee2 	bl	801b8ac <memset>
 8017ae8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017aea:	2200      	movs	r2, #0
 8017aec:	631a      	str	r2, [r3, #48]	; 0x30
 8017aee:	6920      	ldr	r0, [r4, #16]
 8017af0:	b138      	cbz	r0, 8017b02 <rcl_wait_set_clear+0x86>
 8017af2:	6962      	ldr	r2, [r4, #20]
 8017af4:	2100      	movs	r1, #0
 8017af6:	0092      	lsls	r2, r2, #2
 8017af8:	f003 fed8 	bl	801b8ac <memset>
 8017afc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017afe:	2200      	movs	r2, #0
 8017b00:	641a      	str	r2, [r3, #64]	; 0x40
 8017b02:	6898      	ldr	r0, [r3, #8]
 8017b04:	b138      	cbz	r0, 8017b16 <rcl_wait_set_clear+0x9a>
 8017b06:	685a      	ldr	r2, [r3, #4]
 8017b08:	2100      	movs	r1, #0
 8017b0a:	0092      	lsls	r2, r2, #2
 8017b0c:	f003 fece 	bl	801b8ac <memset>
 8017b10:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017b12:	2200      	movs	r2, #0
 8017b14:	605a      	str	r2, [r3, #4]
 8017b16:	6958      	ldr	r0, [r3, #20]
 8017b18:	b138      	cbz	r0, 8017b2a <rcl_wait_set_clear+0xae>
 8017b1a:	691a      	ldr	r2, [r3, #16]
 8017b1c:	2100      	movs	r1, #0
 8017b1e:	0092      	lsls	r2, r2, #2
 8017b20:	f003 fec4 	bl	801b8ac <memset>
 8017b24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017b26:	2200      	movs	r2, #0
 8017b28:	611a      	str	r2, [r3, #16]
 8017b2a:	6a18      	ldr	r0, [r3, #32]
 8017b2c:	b138      	cbz	r0, 8017b3e <rcl_wait_set_clear+0xc2>
 8017b2e:	69da      	ldr	r2, [r3, #28]
 8017b30:	2100      	movs	r1, #0
 8017b32:	0092      	lsls	r2, r2, #2
 8017b34:	f003 feba 	bl	801b8ac <memset>
 8017b38:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	61da      	str	r2, [r3, #28]
 8017b3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8017b40:	b138      	cbz	r0, 8017b52 <rcl_wait_set_clear+0xd6>
 8017b42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017b44:	2100      	movs	r1, #0
 8017b46:	0092      	lsls	r2, r2, #2
 8017b48:	f003 feb0 	bl	801b8ac <memset>
 8017b4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017b4e:	2200      	movs	r2, #0
 8017b50:	629a      	str	r2, [r3, #40]	; 0x28
 8017b52:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8017b54:	b140      	cbz	r0, 8017b68 <rcl_wait_set_clear+0xec>
 8017b56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017b58:	2100      	movs	r1, #0
 8017b5a:	0092      	lsls	r2, r2, #2
 8017b5c:	f003 fea6 	bl	801b8ac <memset>
 8017b60:	2300      	movs	r3, #0
 8017b62:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017b64:	4618      	mov	r0, r3
 8017b66:	6353      	str	r3, [r2, #52]	; 0x34
 8017b68:	bd10      	pop	{r4, pc}
 8017b6a:	200b      	movs	r0, #11
 8017b6c:	4770      	bx	lr
 8017b6e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017b72:	bd10      	pop	{r4, pc}

08017b74 <rcl_wait_set_resize>:
 8017b74:	2800      	cmp	r0, #0
 8017b76:	f000 8180 	beq.w	8017e7a <rcl_wait_set_resize+0x306>
 8017b7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b7e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8017b80:	b083      	sub	sp, #12
 8017b82:	4605      	mov	r5, r0
 8017b84:	2c00      	cmp	r4, #0
 8017b86:	f000 817a 	beq.w	8017e7e <rcl_wait_set_resize+0x30a>
 8017b8a:	f04f 0900 	mov.w	r9, #0
 8017b8e:	461f      	mov	r7, r3
 8017b90:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8017b94:	4688      	mov	r8, r1
 8017b96:	4616      	mov	r6, r2
 8017b98:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 8017b9c:	f8c0 9004 	str.w	r9, [r0, #4]
 8017ba0:	f8c4 9000 	str.w	r9, [r4]
 8017ba4:	2900      	cmp	r1, #0
 8017ba6:	f000 80bf 	beq.w	8017d28 <rcl_wait_set_resize+0x1b4>
 8017baa:	008c      	lsls	r4, r1, #2
 8017bac:	4652      	mov	r2, sl
 8017bae:	6800      	ldr	r0, [r0, #0]
 8017bb0:	4621      	mov	r1, r4
 8017bb2:	9301      	str	r3, [sp, #4]
 8017bb4:	4798      	blx	r3
 8017bb6:	9b01      	ldr	r3, [sp, #4]
 8017bb8:	6028      	str	r0, [r5, #0]
 8017bba:	2800      	cmp	r0, #0
 8017bbc:	f000 80f6 	beq.w	8017dac <rcl_wait_set_resize+0x238>
 8017bc0:	4622      	mov	r2, r4
 8017bc2:	4649      	mov	r1, r9
 8017bc4:	9301      	str	r3, [sp, #4]
 8017bc6:	f003 fe71 	bl	801b8ac <memset>
 8017bca:	f8c5 8004 	str.w	r8, [r5, #4]
 8017bce:	4652      	mov	r2, sl
 8017bd0:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8017bd4:	4621      	mov	r1, r4
 8017bd6:	9b01      	ldr	r3, [sp, #4]
 8017bd8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8017bdc:	f8c8 9004 	str.w	r9, [r8, #4]
 8017be0:	4798      	blx	r3
 8017be2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017be4:	f8c8 0008 	str.w	r0, [r8, #8]
 8017be8:	689b      	ldr	r3, [r3, #8]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	f000 814a 	beq.w	8017e84 <rcl_wait_set_resize+0x310>
 8017bf0:	4622      	mov	r2, r4
 8017bf2:	4649      	mov	r1, r9
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	f003 fe59 	bl	801b8ac <memset>
 8017bfa:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017bfc:	f04f 0800 	mov.w	r8, #0
 8017c00:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017c04:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 8017c08:	f8c5 800c 	str.w	r8, [r5, #12]
 8017c0c:	f8c4 800c 	str.w	r8, [r4, #12]
 8017c10:	2e00      	cmp	r6, #0
 8017c12:	f040 809b 	bne.w	8017d4c <rcl_wait_set_resize+0x1d8>
 8017c16:	68a8      	ldr	r0, [r5, #8]
 8017c18:	b128      	cbz	r0, 8017c26 <rcl_wait_set_resize+0xb2>
 8017c1a:	4649      	mov	r1, r9
 8017c1c:	4790      	blx	r2
 8017c1e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c20:	60ae      	str	r6, [r5, #8]
 8017c22:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017c26:	f04f 0800 	mov.w	r8, #0
 8017c2a:	19f6      	adds	r6, r6, r7
 8017c2c:	f8c4 8010 	str.w	r8, [r4, #16]
 8017c30:	f040 80a2 	bne.w	8017d78 <rcl_wait_set_resize+0x204>
 8017c34:	6960      	ldr	r0, [r4, #20]
 8017c36:	b130      	cbz	r0, 8017c46 <rcl_wait_set_resize+0xd2>
 8017c38:	4649      	mov	r1, r9
 8017c3a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8017c3c:	4798      	blx	r3
 8017c3e:	6166      	str	r6, [r4, #20]
 8017c40:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c42:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017c46:	2600      	movs	r6, #0
 8017c48:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017c4c:	616e      	str	r6, [r5, #20]
 8017c4e:	6426      	str	r6, [r4, #64]	; 0x40
 8017c50:	2f00      	cmp	r7, #0
 8017c52:	f040 80af 	bne.w	8017db4 <rcl_wait_set_resize+0x240>
 8017c56:	6928      	ldr	r0, [r5, #16]
 8017c58:	b138      	cbz	r0, 8017c6a <rcl_wait_set_resize+0xf6>
 8017c5a:	4649      	mov	r1, r9
 8017c5c:	47d0      	blx	sl
 8017c5e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c60:	612f      	str	r7, [r5, #16]
 8017c62:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017c66:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017c6a:	2600      	movs	r6, #0
 8017c6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017c6e:	61ee      	str	r6, [r5, #28]
 8017c70:	61a6      	str	r6, [r4, #24]
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	f040 8093 	bne.w	8017d9e <rcl_wait_set_resize+0x22a>
 8017c78:	69a8      	ldr	r0, [r5, #24]
 8017c7a:	b120      	cbz	r0, 8017c86 <rcl_wait_set_resize+0x112>
 8017c7c:	4649      	mov	r1, r9
 8017c7e:	47d0      	blx	sl
 8017c80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017c82:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c84:	61ab      	str	r3, [r5, #24]
 8017c86:	6a20      	ldr	r0, [r4, #32]
 8017c88:	b128      	cbz	r0, 8017c96 <rcl_wait_set_resize+0x122>
 8017c8a:	4649      	mov	r1, r9
 8017c8c:	47d0      	blx	sl
 8017c8e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c90:	2300      	movs	r3, #0
 8017c92:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8017c96:	2600      	movs	r6, #0
 8017c98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017c9a:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8017c9c:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8017ca0:	626e      	str	r6, [r5, #36]	; 0x24
 8017ca2:	6266      	str	r6, [r4, #36]	; 0x24
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	f000 8098 	beq.w	8017dda <rcl_wait_set_resize+0x266>
 8017caa:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8017cae:	463a      	mov	r2, r7
 8017cb0:	6a28      	ldr	r0, [r5, #32]
 8017cb2:	4651      	mov	r1, sl
 8017cb4:	47c8      	blx	r9
 8017cb6:	6228      	str	r0, [r5, #32]
 8017cb8:	2800      	cmp	r0, #0
 8017cba:	d077      	beq.n	8017dac <rcl_wait_set_resize+0x238>
 8017cbc:	4652      	mov	r2, sl
 8017cbe:	4631      	mov	r1, r6
 8017cc0:	f003 fdf4 	bl	801b8ac <memset>
 8017cc4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017cc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017cc8:	463a      	mov	r2, r7
 8017cca:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017ccc:	4651      	mov	r1, sl
 8017cce:	626b      	str	r3, [r5, #36]	; 0x24
 8017cd0:	62a6      	str	r6, [r4, #40]	; 0x28
 8017cd2:	47c8      	blx	r9
 8017cd4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017cd6:	62e0      	str	r0, [r4, #44]	; 0x2c
 8017cd8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8017cda:	2c00      	cmp	r4, #0
 8017cdc:	f000 80f2 	beq.w	8017ec4 <rcl_wait_set_resize+0x350>
 8017ce0:	4620      	mov	r0, r4
 8017ce2:	4652      	mov	r2, sl
 8017ce4:	4631      	mov	r1, r6
 8017ce6:	f003 fde1 	bl	801b8ac <memset>
 8017cea:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017cec:	2600      	movs	r6, #0
 8017cee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017cf0:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8017cf2:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8017cf6:	62ee      	str	r6, [r5, #44]	; 0x2c
 8017cf8:	6326      	str	r6, [r4, #48]	; 0x30
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	f040 8097 	bne.w	8017e2e <rcl_wait_set_resize+0x2ba>
 8017d00:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017d02:	b120      	cbz	r0, 8017d0e <rcl_wait_set_resize+0x19a>
 8017d04:	4639      	mov	r1, r7
 8017d06:	47c0      	blx	r8
 8017d08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d0a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d0c:	62ab      	str	r3, [r5, #40]	; 0x28
 8017d0e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8017d10:	2800      	cmp	r0, #0
 8017d12:	d04c      	beq.n	8017dae <rcl_wait_set_resize+0x23a>
 8017d14:	4639      	mov	r1, r7
 8017d16:	47c0      	blx	r8
 8017d18:	2300      	movs	r3, #0
 8017d1a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8017d1c:	4618      	mov	r0, r3
 8017d1e:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 8017d22:	b003      	add	sp, #12
 8017d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d28:	6800      	ldr	r0, [r0, #0]
 8017d2a:	b120      	cbz	r0, 8017d36 <rcl_wait_set_resize+0x1c2>
 8017d2c:	4651      	mov	r1, sl
 8017d2e:	47d8      	blx	fp
 8017d30:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d32:	f8c5 8000 	str.w	r8, [r5]
 8017d36:	68a0      	ldr	r0, [r4, #8]
 8017d38:	2800      	cmp	r0, #0
 8017d3a:	f43f af5f 	beq.w	8017bfc <rcl_wait_set_resize+0x88>
 8017d3e:	4651      	mov	r1, sl
 8017d40:	47d8      	blx	fp
 8017d42:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d44:	2300      	movs	r3, #0
 8017d46:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8017d4a:	e757      	b.n	8017bfc <rcl_wait_set_resize+0x88>
 8017d4c:	00b4      	lsls	r4, r6, #2
 8017d4e:	464a      	mov	r2, r9
 8017d50:	68a8      	ldr	r0, [r5, #8]
 8017d52:	4621      	mov	r1, r4
 8017d54:	4798      	blx	r3
 8017d56:	60a8      	str	r0, [r5, #8]
 8017d58:	b340      	cbz	r0, 8017dac <rcl_wait_set_resize+0x238>
 8017d5a:	4622      	mov	r2, r4
 8017d5c:	4641      	mov	r1, r8
 8017d5e:	f003 fda5 	bl	801b8ac <memset>
 8017d62:	f04f 0800 	mov.w	r8, #0
 8017d66:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d68:	60ee      	str	r6, [r5, #12]
 8017d6a:	19f6      	adds	r6, r6, r7
 8017d6c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017d70:	f8c4 8010 	str.w	r8, [r4, #16]
 8017d74:	f43f af5e 	beq.w	8017c34 <rcl_wait_set_resize+0xc0>
 8017d78:	00b6      	lsls	r6, r6, #2
 8017d7a:	464a      	mov	r2, r9
 8017d7c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8017d7e:	6960      	ldr	r0, [r4, #20]
 8017d80:	4631      	mov	r1, r6
 8017d82:	4798      	blx	r3
 8017d84:	4681      	mov	r9, r0
 8017d86:	6160      	str	r0, [r4, #20]
 8017d88:	2800      	cmp	r0, #0
 8017d8a:	f000 8084 	beq.w	8017e96 <rcl_wait_set_resize+0x322>
 8017d8e:	4632      	mov	r2, r6
 8017d90:	4641      	mov	r1, r8
 8017d92:	f003 fd8b 	bl	801b8ac <memset>
 8017d96:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d98:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017d9c:	e753      	b.n	8017c46 <rcl_wait_set_resize+0xd2>
 8017d9e:	009c      	lsls	r4, r3, #2
 8017da0:	464a      	mov	r2, r9
 8017da2:	69a8      	ldr	r0, [r5, #24]
 8017da4:	4621      	mov	r1, r4
 8017da6:	47c0      	blx	r8
 8017da8:	61a8      	str	r0, [r5, #24]
 8017daa:	bb40      	cbnz	r0, 8017dfe <rcl_wait_set_resize+0x28a>
 8017dac:	200a      	movs	r0, #10
 8017dae:	b003      	add	sp, #12
 8017db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017db4:	00bc      	lsls	r4, r7, #2
 8017db6:	464a      	mov	r2, r9
 8017db8:	6928      	ldr	r0, [r5, #16]
 8017dba:	4621      	mov	r1, r4
 8017dbc:	47c0      	blx	r8
 8017dbe:	6128      	str	r0, [r5, #16]
 8017dc0:	2800      	cmp	r0, #0
 8017dc2:	d0f3      	beq.n	8017dac <rcl_wait_set_resize+0x238>
 8017dc4:	4622      	mov	r2, r4
 8017dc6:	4631      	mov	r1, r6
 8017dc8:	f003 fd70 	bl	801b8ac <memset>
 8017dcc:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017dce:	616f      	str	r7, [r5, #20]
 8017dd0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017dd4:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017dd8:	e747      	b.n	8017c6a <rcl_wait_set_resize+0xf6>
 8017dda:	6a28      	ldr	r0, [r5, #32]
 8017ddc:	b120      	cbz	r0, 8017de8 <rcl_wait_set_resize+0x274>
 8017dde:	4639      	mov	r1, r7
 8017de0:	47c0      	blx	r8
 8017de2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017de4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017de6:	622b      	str	r3, [r5, #32]
 8017de8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017dea:	2800      	cmp	r0, #0
 8017dec:	f43f af7e 	beq.w	8017cec <rcl_wait_set_resize+0x178>
 8017df0:	4639      	mov	r1, r7
 8017df2:	47c0      	blx	r8
 8017df4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017df6:	2300      	movs	r3, #0
 8017df8:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 8017dfc:	e776      	b.n	8017cec <rcl_wait_set_resize+0x178>
 8017dfe:	4622      	mov	r2, r4
 8017e00:	4631      	mov	r1, r6
 8017e02:	f003 fd53 	bl	801b8ac <memset>
 8017e06:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 8017e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017e0a:	464a      	mov	r2, r9
 8017e0c:	6a38      	ldr	r0, [r7, #32]
 8017e0e:	4621      	mov	r1, r4
 8017e10:	61eb      	str	r3, [r5, #28]
 8017e12:	61fe      	str	r6, [r7, #28]
 8017e14:	47c0      	blx	r8
 8017e16:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017e18:	6238      	str	r0, [r7, #32]
 8017e1a:	6a1f      	ldr	r7, [r3, #32]
 8017e1c:	2f00      	cmp	r7, #0
 8017e1e:	d04a      	beq.n	8017eb6 <rcl_wait_set_resize+0x342>
 8017e20:	4622      	mov	r2, r4
 8017e22:	4631      	mov	r1, r6
 8017e24:	4638      	mov	r0, r7
 8017e26:	f003 fd41 	bl	801b8ac <memset>
 8017e2a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017e2c:	e733      	b.n	8017c96 <rcl_wait_set_resize+0x122>
 8017e2e:	009c      	lsls	r4, r3, #2
 8017e30:	463a      	mov	r2, r7
 8017e32:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017e34:	4621      	mov	r1, r4
 8017e36:	47c8      	blx	r9
 8017e38:	62a8      	str	r0, [r5, #40]	; 0x28
 8017e3a:	2800      	cmp	r0, #0
 8017e3c:	d0b6      	beq.n	8017dac <rcl_wait_set_resize+0x238>
 8017e3e:	4622      	mov	r2, r4
 8017e40:	4631      	mov	r1, r6
 8017e42:	f003 fd33 	bl	801b8ac <memset>
 8017e46:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8017e4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017e4c:	463a      	mov	r2, r7
 8017e4e:	4621      	mov	r1, r4
 8017e50:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8017e54:	62eb      	str	r3, [r5, #44]	; 0x2c
 8017e56:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 8017e5a:	47c8      	blx	r9
 8017e5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017e5e:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 8017e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	d034      	beq.n	8017ed2 <rcl_wait_set_resize+0x35e>
 8017e68:	4622      	mov	r2, r4
 8017e6a:	4631      	mov	r1, r6
 8017e6c:	4618      	mov	r0, r3
 8017e6e:	f003 fd1d 	bl	801b8ac <memset>
 8017e72:	4630      	mov	r0, r6
 8017e74:	b003      	add	sp, #12
 8017e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e7a:	200b      	movs	r0, #11
 8017e7c:	4770      	bx	lr
 8017e7e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017e82:	e794      	b.n	8017dae <rcl_wait_set_resize+0x23a>
 8017e84:	6828      	ldr	r0, [r5, #0]
 8017e86:	4651      	mov	r1, sl
 8017e88:	9301      	str	r3, [sp, #4]
 8017e8a:	47d8      	blx	fp
 8017e8c:	9b01      	ldr	r3, [sp, #4]
 8017e8e:	200a      	movs	r0, #10
 8017e90:	e9c5 3300 	strd	r3, r3, [r5]
 8017e94:	e78b      	b.n	8017dae <rcl_wait_set_resize+0x23a>
 8017e96:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017e98:	68a8      	ldr	r0, [r5, #8]
 8017e9a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8017e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017e9e:	4798      	blx	r3
 8017ea0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017ea2:	6928      	ldr	r0, [r5, #16]
 8017ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017ea6:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8017ea8:	e9c5 9902 	strd	r9, r9, [r5, #8]
 8017eac:	4790      	blx	r2
 8017eae:	200a      	movs	r0, #10
 8017eb0:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8017eb4:	e77b      	b.n	8017dae <rcl_wait_set_resize+0x23a>
 8017eb6:	69a8      	ldr	r0, [r5, #24]
 8017eb8:	4649      	mov	r1, r9
 8017eba:	47d0      	blx	sl
 8017ebc:	200a      	movs	r0, #10
 8017ebe:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8017ec2:	e774      	b.n	8017dae <rcl_wait_set_resize+0x23a>
 8017ec4:	6a28      	ldr	r0, [r5, #32]
 8017ec6:	4639      	mov	r1, r7
 8017ec8:	47c0      	blx	r8
 8017eca:	200a      	movs	r0, #10
 8017ecc:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8017ed0:	e76d      	b.n	8017dae <rcl_wait_set_resize+0x23a>
 8017ed2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017ed4:	4639      	mov	r1, r7
 8017ed6:	9301      	str	r3, [sp, #4]
 8017ed8:	47c0      	blx	r8
 8017eda:	9b01      	ldr	r3, [sp, #4]
 8017edc:	200a      	movs	r0, #10
 8017ede:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 8017ee2:	e764      	b.n	8017dae <rcl_wait_set_resize+0x23a>

08017ee4 <rcl_wait_set_init>:
 8017ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ee8:	b085      	sub	sp, #20
 8017eea:	4605      	mov	r5, r0
 8017eec:	460e      	mov	r6, r1
 8017eee:	4617      	mov	r7, r2
 8017ef0:	a812      	add	r0, sp, #72	; 0x48
 8017ef2:	4698      	mov	r8, r3
 8017ef4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 8017ef8:	f7f8 fcc0 	bl	801087c <rcutils_allocator_is_valid>
 8017efc:	2d00      	cmp	r5, #0
 8017efe:	d072      	beq.n	8017fe6 <rcl_wait_set_init+0x102>
 8017f00:	f080 0001 	eor.w	r0, r0, #1
 8017f04:	b2c0      	uxtb	r0, r0
 8017f06:	2800      	cmp	r0, #0
 8017f08:	d16d      	bne.n	8017fe6 <rcl_wait_set_init+0x102>
 8017f0a:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8017f0e:	f1ba 0f00 	cmp.w	sl, #0
 8017f12:	d004      	beq.n	8017f1e <rcl_wait_set_init+0x3a>
 8017f14:	2464      	movs	r4, #100	; 0x64
 8017f16:	4620      	mov	r0, r4
 8017f18:	b005      	add	sp, #20
 8017f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f1e:	f1b9 0f00 	cmp.w	r9, #0
 8017f22:	d060      	beq.n	8017fe6 <rcl_wait_set_init+0x102>
 8017f24:	4648      	mov	r0, r9
 8017f26:	f7fe fe8f 	bl	8016c48 <rcl_context_is_valid>
 8017f2a:	2800      	cmp	r0, #0
 8017f2c:	d068      	beq.n	8018000 <rcl_wait_set_init+0x11c>
 8017f2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017f30:	205c      	movs	r0, #92	; 0x5c
 8017f32:	9916      	ldr	r1, [sp, #88]	; 0x58
 8017f34:	4798      	blx	r3
 8017f36:	6328      	str	r0, [r5, #48]	; 0x30
 8017f38:	2800      	cmp	r0, #0
 8017f3a:	d063      	beq.n	8018004 <rcl_wait_set_init+0x120>
 8017f3c:	225c      	movs	r2, #92	; 0x5c
 8017f3e:	4651      	mov	r1, sl
 8017f40:	f003 fcb4 	bl	801b8ac <memset>
 8017f44:	ac12      	add	r4, sp, #72	; 0x48
 8017f46:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 8017f4a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8017f4e:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 8017f52:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 8017f56:	eb03 0e02 	add.w	lr, r3, r2
 8017f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017f5c:	f8d9 9000 	ldr.w	r9, [r9]
 8017f60:	449e      	add	lr, r3
 8017f62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017f64:	e9cb aa01 	strd	sl, sl, [fp, #4]
 8017f68:	e9cb aa04 	strd	sl, sl, [fp, #16]
 8017f6c:	e9cb aa07 	strd	sl, sl, [fp, #28]
 8017f70:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 8017f74:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 8017f78:	44be      	add	lr, r7
 8017f7a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017f7e:	6823      	ldr	r3, [r4, #0]
 8017f80:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 8017f84:	f109 0028 	add.w	r0, r9, #40	; 0x28
 8017f88:	f8cc 3000 	str.w	r3, [ip]
 8017f8c:	f001 fe6e 	bl	8019c6c <rmw_create_wait_set>
 8017f90:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017f92:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 8017f96:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8017f98:	b350      	cbz	r0, 8017ff0 <rcl_wait_set_init+0x10c>
 8017f9a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8017f9c:	4643      	mov	r3, r8
 8017f9e:	463a      	mov	r2, r7
 8017fa0:	4631      	mov	r1, r6
 8017fa2:	9402      	str	r4, [sp, #8]
 8017fa4:	4628      	mov	r0, r5
 8017fa6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8017fa8:	9401      	str	r4, [sp, #4]
 8017faa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8017fac:	9400      	str	r4, [sp, #0]
 8017fae:	f7ff fde1 	bl	8017b74 <rcl_wait_set_resize>
 8017fb2:	4604      	mov	r4, r0
 8017fb4:	2800      	cmp	r0, #0
 8017fb6:	d0ae      	beq.n	8017f16 <rcl_wait_set_init+0x32>
 8017fb8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017fba:	bb2b      	cbnz	r3, 8018008 <rcl_wait_set_init+0x124>
 8017fbc:	2600      	movs	r6, #0
 8017fbe:	4628      	mov	r0, r5
 8017fc0:	4633      	mov	r3, r6
 8017fc2:	4632      	mov	r2, r6
 8017fc4:	4631      	mov	r1, r6
 8017fc6:	9600      	str	r6, [sp, #0]
 8017fc8:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8017fcc:	f7ff fdd2 	bl	8017b74 <rcl_wait_set_resize>
 8017fd0:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8017fd2:	2800      	cmp	r0, #0
 8017fd4:	d09f      	beq.n	8017f16 <rcl_wait_set_init+0x32>
 8017fd6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8017fd8:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8017fda:	4798      	blx	r3
 8017fdc:	4620      	mov	r0, r4
 8017fde:	632e      	str	r6, [r5, #48]	; 0x30
 8017fe0:	b005      	add	sp, #20
 8017fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017fe6:	240b      	movs	r4, #11
 8017fe8:	4620      	mov	r0, r4
 8017fea:	b005      	add	sp, #20
 8017fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ff0:	2401      	movs	r4, #1
 8017ff2:	f001 fe45 	bl	8019c80 <rmw_destroy_wait_set>
 8017ff6:	2800      	cmp	r0, #0
 8017ff8:	bf18      	it	ne
 8017ffa:	f44f 7461 	movne.w	r4, #900	; 0x384
 8017ffe:	e7dd      	b.n	8017fbc <rcl_wait_set_init+0xd8>
 8018000:	2465      	movs	r4, #101	; 0x65
 8018002:	e788      	b.n	8017f16 <rcl_wait_set_init+0x32>
 8018004:	240a      	movs	r4, #10
 8018006:	e786      	b.n	8017f16 <rcl_wait_set_init+0x32>
 8018008:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801800a:	e7f2      	b.n	8017ff2 <rcl_wait_set_init+0x10e>

0801800c <rcl_wait_set_add_guard_condition>:
 801800c:	b318      	cbz	r0, 8018056 <rcl_wait_set_add_guard_condition+0x4a>
 801800e:	b538      	push	{r3, r4, r5, lr}
 8018010:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018012:	4604      	mov	r4, r0
 8018014:	b30b      	cbz	r3, 801805a <rcl_wait_set_add_guard_condition+0x4e>
 8018016:	b319      	cbz	r1, 8018060 <rcl_wait_set_add_guard_condition+0x54>
 8018018:	68dd      	ldr	r5, [r3, #12]
 801801a:	68c0      	ldr	r0, [r0, #12]
 801801c:	4285      	cmp	r5, r0
 801801e:	d217      	bcs.n	8018050 <rcl_wait_set_add_guard_condition+0x44>
 8018020:	1c68      	adds	r0, r5, #1
 8018022:	60d8      	str	r0, [r3, #12]
 8018024:	68a3      	ldr	r3, [r4, #8]
 8018026:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801802a:	b102      	cbz	r2, 801802e <rcl_wait_set_add_guard_condition+0x22>
 801802c:	6015      	str	r5, [r2, #0]
 801802e:	4608      	mov	r0, r1
 8018030:	f7fe ff18 	bl	8016e64 <rcl_guard_condition_get_rmw_handle>
 8018034:	b150      	cbz	r0, 801804c <rcl_wait_set_add_guard_condition+0x40>
 8018036:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018038:	6842      	ldr	r2, [r0, #4]
 801803a:	2000      	movs	r0, #0
 801803c:	695b      	ldr	r3, [r3, #20]
 801803e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018042:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018044:	6913      	ldr	r3, [r2, #16]
 8018046:	3301      	adds	r3, #1
 8018048:	6113      	str	r3, [r2, #16]
 801804a:	bd38      	pop	{r3, r4, r5, pc}
 801804c:	2001      	movs	r0, #1
 801804e:	bd38      	pop	{r3, r4, r5, pc}
 8018050:	f240 3086 	movw	r0, #902	; 0x386
 8018054:	bd38      	pop	{r3, r4, r5, pc}
 8018056:	200b      	movs	r0, #11
 8018058:	4770      	bx	lr
 801805a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801805e:	bd38      	pop	{r3, r4, r5, pc}
 8018060:	200b      	movs	r0, #11
 8018062:	bd38      	pop	{r3, r4, r5, pc}

08018064 <rcl_wait_set_add_timer>:
 8018064:	b328      	cbz	r0, 80180b2 <rcl_wait_set_add_timer+0x4e>
 8018066:	b538      	push	{r3, r4, r5, lr}
 8018068:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801806a:	4604      	mov	r4, r0
 801806c:	b31b      	cbz	r3, 80180b6 <rcl_wait_set_add_timer+0x52>
 801806e:	b329      	cbz	r1, 80180bc <rcl_wait_set_add_timer+0x58>
 8018070:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8018072:	6965      	ldr	r5, [r4, #20]
 8018074:	42a8      	cmp	r0, r5
 8018076:	d219      	bcs.n	80180ac <rcl_wait_set_add_timer+0x48>
 8018078:	1c45      	adds	r5, r0, #1
 801807a:	641d      	str	r5, [r3, #64]	; 0x40
 801807c:	6923      	ldr	r3, [r4, #16]
 801807e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 8018082:	b102      	cbz	r2, 8018086 <rcl_wait_set_add_timer+0x22>
 8018084:	6010      	str	r0, [r2, #0]
 8018086:	4608      	mov	r0, r1
 8018088:	f7ff fb9a 	bl	80177c0 <rcl_timer_get_guard_condition>
 801808c:	b168      	cbz	r0, 80180aa <rcl_wait_set_add_timer+0x46>
 801808e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018090:	68e3      	ldr	r3, [r4, #12]
 8018092:	6c15      	ldr	r5, [r2, #64]	; 0x40
 8018094:	3b01      	subs	r3, #1
 8018096:	441d      	add	r5, r3
 8018098:	f7fe fee4 	bl	8016e64 <rcl_guard_condition_get_rmw_handle>
 801809c:	b180      	cbz	r0, 80180c0 <rcl_wait_set_add_timer+0x5c>
 801809e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80180a0:	6842      	ldr	r2, [r0, #4]
 80180a2:	2000      	movs	r0, #0
 80180a4:	695b      	ldr	r3, [r3, #20]
 80180a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80180aa:	bd38      	pop	{r3, r4, r5, pc}
 80180ac:	f240 3086 	movw	r0, #902	; 0x386
 80180b0:	bd38      	pop	{r3, r4, r5, pc}
 80180b2:	200b      	movs	r0, #11
 80180b4:	4770      	bx	lr
 80180b6:	f44f 7061 	mov.w	r0, #900	; 0x384
 80180ba:	bd38      	pop	{r3, r4, r5, pc}
 80180bc:	200b      	movs	r0, #11
 80180be:	bd38      	pop	{r3, r4, r5, pc}
 80180c0:	2001      	movs	r0, #1
 80180c2:	bd38      	pop	{r3, r4, r5, pc}

080180c4 <rcl_wait_set_add_client>:
 80180c4:	b318      	cbz	r0, 801810e <rcl_wait_set_add_client+0x4a>
 80180c6:	b538      	push	{r3, r4, r5, lr}
 80180c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80180ca:	4604      	mov	r4, r0
 80180cc:	b30b      	cbz	r3, 8018112 <rcl_wait_set_add_client+0x4e>
 80180ce:	b319      	cbz	r1, 8018118 <rcl_wait_set_add_client+0x54>
 80180d0:	699d      	ldr	r5, [r3, #24]
 80180d2:	69c0      	ldr	r0, [r0, #28]
 80180d4:	4285      	cmp	r5, r0
 80180d6:	d217      	bcs.n	8018108 <rcl_wait_set_add_client+0x44>
 80180d8:	1c68      	adds	r0, r5, #1
 80180da:	6198      	str	r0, [r3, #24]
 80180dc:	69a3      	ldr	r3, [r4, #24]
 80180de:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 80180e2:	b102      	cbz	r2, 80180e6 <rcl_wait_set_add_client+0x22>
 80180e4:	6015      	str	r5, [r2, #0]
 80180e6:	4608      	mov	r0, r1
 80180e8:	f7fe fd00 	bl	8016aec <rcl_client_get_rmw_handle>
 80180ec:	b150      	cbz	r0, 8018104 <rcl_wait_set_add_client+0x40>
 80180ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80180f0:	6842      	ldr	r2, [r0, #4]
 80180f2:	2000      	movs	r0, #0
 80180f4:	6a1b      	ldr	r3, [r3, #32]
 80180f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80180fa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80180fc:	69d3      	ldr	r3, [r2, #28]
 80180fe:	3301      	adds	r3, #1
 8018100:	61d3      	str	r3, [r2, #28]
 8018102:	bd38      	pop	{r3, r4, r5, pc}
 8018104:	2001      	movs	r0, #1
 8018106:	bd38      	pop	{r3, r4, r5, pc}
 8018108:	f240 3086 	movw	r0, #902	; 0x386
 801810c:	bd38      	pop	{r3, r4, r5, pc}
 801810e:	200b      	movs	r0, #11
 8018110:	4770      	bx	lr
 8018112:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018116:	bd38      	pop	{r3, r4, r5, pc}
 8018118:	200b      	movs	r0, #11
 801811a:	bd38      	pop	{r3, r4, r5, pc}

0801811c <rcl_wait_set_add_service>:
 801811c:	b318      	cbz	r0, 8018166 <rcl_wait_set_add_service+0x4a>
 801811e:	b538      	push	{r3, r4, r5, lr}
 8018120:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018122:	4604      	mov	r4, r0
 8018124:	b30b      	cbz	r3, 801816a <rcl_wait_set_add_service+0x4e>
 8018126:	b319      	cbz	r1, 8018170 <rcl_wait_set_add_service+0x54>
 8018128:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801812a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 801812c:	4285      	cmp	r5, r0
 801812e:	d217      	bcs.n	8018160 <rcl_wait_set_add_service+0x44>
 8018130:	1c68      	adds	r0, r5, #1
 8018132:	6258      	str	r0, [r3, #36]	; 0x24
 8018134:	6a23      	ldr	r3, [r4, #32]
 8018136:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801813a:	b102      	cbz	r2, 801813e <rcl_wait_set_add_service+0x22>
 801813c:	6015      	str	r5, [r2, #0]
 801813e:	4608      	mov	r0, r1
 8018140:	f7f7 fa14 	bl	800f56c <rcl_service_get_rmw_handle>
 8018144:	b150      	cbz	r0, 801815c <rcl_wait_set_add_service+0x40>
 8018146:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018148:	6842      	ldr	r2, [r0, #4]
 801814a:	2000      	movs	r0, #0
 801814c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801814e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018152:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018154:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8018156:	3301      	adds	r3, #1
 8018158:	6293      	str	r3, [r2, #40]	; 0x28
 801815a:	bd38      	pop	{r3, r4, r5, pc}
 801815c:	2001      	movs	r0, #1
 801815e:	bd38      	pop	{r3, r4, r5, pc}
 8018160:	f240 3086 	movw	r0, #902	; 0x386
 8018164:	bd38      	pop	{r3, r4, r5, pc}
 8018166:	200b      	movs	r0, #11
 8018168:	4770      	bx	lr
 801816a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801816e:	bd38      	pop	{r3, r4, r5, pc}
 8018170:	200b      	movs	r0, #11
 8018172:	bd38      	pop	{r3, r4, r5, pc}
 8018174:	0000      	movs	r0, r0
	...

08018178 <rcl_wait>:
 8018178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801817c:	ed2d 8b02 	vpush	{d8}
 8018180:	b08d      	sub	sp, #52	; 0x34
 8018182:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018186:	2800      	cmp	r0, #0
 8018188:	f000 814f 	beq.w	801842a <rcl_wait+0x2b2>
 801818c:	6b06      	ldr	r6, [r0, #48]	; 0x30
 801818e:	4605      	mov	r5, r0
 8018190:	2e00      	cmp	r6, #0
 8018192:	f000 811a 	beq.w	80183ca <rcl_wait+0x252>
 8018196:	6843      	ldr	r3, [r0, #4]
 8018198:	b983      	cbnz	r3, 80181bc <rcl_wait+0x44>
 801819a:	68eb      	ldr	r3, [r5, #12]
 801819c:	b973      	cbnz	r3, 80181bc <rcl_wait+0x44>
 801819e:	696b      	ldr	r3, [r5, #20]
 80181a0:	b963      	cbnz	r3, 80181bc <rcl_wait+0x44>
 80181a2:	69eb      	ldr	r3, [r5, #28]
 80181a4:	b953      	cbnz	r3, 80181bc <rcl_wait+0x44>
 80181a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80181a8:	b943      	cbnz	r3, 80181bc <rcl_wait+0x44>
 80181aa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80181ac:	b933      	cbnz	r3, 80181bc <rcl_wait+0x44>
 80181ae:	f240 3085 	movw	r0, #901	; 0x385
 80181b2:	b00d      	add	sp, #52	; 0x34
 80181b4:	ecbd 8b02 	vpop	{d8}
 80181b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181bc:	9b04      	ldr	r3, [sp, #16]
 80181be:	6c32      	ldr	r2, [r6, #64]	; 0x40
 80181c0:	2b01      	cmp	r3, #1
 80181c2:	9b05      	ldr	r3, [sp, #20]
 80181c4:	f173 0300 	sbcs.w	r3, r3, #0
 80181c8:	f2c0 80f8 	blt.w	80183bc <rcl_wait+0x244>
 80181cc:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 80181d0:	2a00      	cmp	r2, #0
 80181d2:	f000 810f 	beq.w	80183f4 <rcl_wait+0x27c>
 80181d6:	2400      	movs	r4, #0
 80181d8:	4613      	mov	r3, r2
 80181da:	f240 3921 	movw	r9, #801	; 0x321
 80181de:	4632      	mov	r2, r6
 80181e0:	46a2      	mov	sl, r4
 80181e2:	46a3      	mov	fp, r4
 80181e4:	ed9f 8b98 	vldr	d8, [pc, #608]	; 8018448 <rcl_wait+0x2d0>
 80181e8:	e014      	b.n	8018214 <rcl_wait+0x9c>
 80181ea:	2800      	cmp	r0, #0
 80181ec:	d1e1      	bne.n	80181b2 <rcl_wait+0x3a>
 80181ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80181f2:	4542      	cmp	r2, r8
 80181f4:	eb73 0107 	sbcs.w	r1, r3, r7
 80181f8:	da03      	bge.n	8018202 <rcl_wait+0x8a>
 80181fa:	4690      	mov	r8, r2
 80181fc:	461f      	mov	r7, r3
 80181fe:	f04f 0b01 	mov.w	fp, #1
 8018202:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018204:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8018206:	3401      	adds	r4, #1
 8018208:	f14a 0a00 	adc.w	sl, sl, #0
 801820c:	429c      	cmp	r4, r3
 801820e:	f17a 0100 	sbcs.w	r1, sl, #0
 8018212:	d228      	bcs.n	8018266 <rcl_wait+0xee>
 8018214:	6928      	ldr	r0, [r5, #16]
 8018216:	a908      	add	r1, sp, #32
 8018218:	00a6      	lsls	r6, r4, #2
 801821a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801821e:	2800      	cmp	r0, #0
 8018220:	d0f1      	beq.n	8018206 <rcl_wait+0x8e>
 8018222:	68eb      	ldr	r3, [r5, #12]
 8018224:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8018228:	4423      	add	r3, r4
 801822a:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801822e:	f1be 0f00 	cmp.w	lr, #0
 8018232:	d006      	beq.n	8018242 <rcl_wait+0xca>
 8018234:	6913      	ldr	r3, [r2, #16]
 8018236:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801823a:	3301      	adds	r3, #1
 801823c:	6113      	str	r3, [r2, #16]
 801823e:	692b      	ldr	r3, [r5, #16]
 8018240:	5998      	ldr	r0, [r3, r6]
 8018242:	ed8d 8b08 	vstr	d8, [sp, #32]
 8018246:	f7ff fa89 	bl	801775c <rcl_timer_get_time_until_next_call>
 801824a:	4548      	cmp	r0, r9
 801824c:	d1cd      	bne.n	80181ea <rcl_wait+0x72>
 801824e:	692b      	ldr	r3, [r5, #16]
 8018250:	2200      	movs	r2, #0
 8018252:	3401      	adds	r4, #1
 8018254:	519a      	str	r2, [r3, r6]
 8018256:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018258:	f14a 0a00 	adc.w	sl, sl, #0
 801825c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801825e:	429c      	cmp	r4, r3
 8018260:	f17a 0100 	sbcs.w	r1, sl, #0
 8018264:	d3d6      	bcc.n	8018214 <rcl_wait+0x9c>
 8018266:	4659      	mov	r1, fp
 8018268:	4616      	mov	r6, r2
 801826a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801826e:	4313      	orrs	r3, r2
 8018270:	f040 80b4 	bne.w	80183dc <rcl_wait+0x264>
 8018274:	2300      	movs	r3, #0
 8018276:	2200      	movs	r2, #0
 8018278:	460c      	mov	r4, r1
 801827a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801827e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018282:	ab08      	add	r3, sp, #32
 8018284:	9302      	str	r3, [sp, #8]
 8018286:	f106 0334 	add.w	r3, r6, #52	; 0x34
 801828a:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 801828c:	f106 0110 	add.w	r1, r6, #16
 8018290:	9300      	str	r3, [sp, #0]
 8018292:	1d30      	adds	r0, r6, #4
 8018294:	f106 031c 	add.w	r3, r6, #28
 8018298:	9201      	str	r2, [sp, #4]
 801829a:	f106 0228 	add.w	r2, r6, #40	; 0x28
 801829e:	f001 fb81 	bl	80199a4 <rmw_wait>
 80182a2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80182a4:	4680      	mov	r8, r0
 80182a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80182a8:	b1e2      	cbz	r2, 80182e4 <rcl_wait+0x16c>
 80182aa:	f04f 0900 	mov.w	r9, #0
 80182ae:	464f      	mov	r7, r9
 80182b0:	692a      	ldr	r2, [r5, #16]
 80182b2:	f10d 011f 	add.w	r1, sp, #31
 80182b6:	ea4f 0689 	mov.w	r6, r9, lsl #2
 80182ba:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 80182be:	b160      	cbz	r0, 80182da <rcl_wait+0x162>
 80182c0:	f88d 701f 	strb.w	r7, [sp, #31]
 80182c4:	f7ff fa0e 	bl	80176e4 <rcl_timer_is_ready>
 80182c8:	2800      	cmp	r0, #0
 80182ca:	f47f af72 	bne.w	80181b2 <rcl_wait+0x3a>
 80182ce:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80182d2:	b90b      	cbnz	r3, 80182d8 <rcl_wait+0x160>
 80182d4:	692a      	ldr	r2, [r5, #16]
 80182d6:	5193      	str	r3, [r2, r6]
 80182d8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80182da:	f109 0901 	add.w	r9, r9, #1
 80182de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80182e0:	454a      	cmp	r2, r9
 80182e2:	d8e5      	bhi.n	80182b0 <rcl_wait+0x138>
 80182e4:	f038 0002 	bics.w	r0, r8, #2
 80182e8:	d176      	bne.n	80183d8 <rcl_wait+0x260>
 80182ea:	686f      	ldr	r7, [r5, #4]
 80182ec:	b17f      	cbz	r7, 801830e <rcl_wait+0x196>
 80182ee:	4602      	mov	r2, r0
 80182f0:	e002      	b.n	80182f8 <rcl_wait+0x180>
 80182f2:	3201      	adds	r2, #1
 80182f4:	42ba      	cmp	r2, r7
 80182f6:	d00a      	beq.n	801830e <rcl_wait+0x196>
 80182f8:	6899      	ldr	r1, [r3, #8]
 80182fa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80182fe:	2900      	cmp	r1, #0
 8018300:	d1f7      	bne.n	80182f2 <rcl_wait+0x17a>
 8018302:	682e      	ldr	r6, [r5, #0]
 8018304:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018308:	3201      	adds	r2, #1
 801830a:	42ba      	cmp	r2, r7
 801830c:	d1f4      	bne.n	80182f8 <rcl_wait+0x180>
 801830e:	68ef      	ldr	r7, [r5, #12]
 8018310:	b17f      	cbz	r7, 8018332 <rcl_wait+0x1ba>
 8018312:	2200      	movs	r2, #0
 8018314:	e002      	b.n	801831c <rcl_wait+0x1a4>
 8018316:	3201      	adds	r2, #1
 8018318:	42ba      	cmp	r2, r7
 801831a:	d00a      	beq.n	8018332 <rcl_wait+0x1ba>
 801831c:	6959      	ldr	r1, [r3, #20]
 801831e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018322:	2900      	cmp	r1, #0
 8018324:	d1f7      	bne.n	8018316 <rcl_wait+0x19e>
 8018326:	68ae      	ldr	r6, [r5, #8]
 8018328:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801832c:	3201      	adds	r2, #1
 801832e:	42ba      	cmp	r2, r7
 8018330:	d1f4      	bne.n	801831c <rcl_wait+0x1a4>
 8018332:	69ef      	ldr	r7, [r5, #28]
 8018334:	b17f      	cbz	r7, 8018356 <rcl_wait+0x1de>
 8018336:	2200      	movs	r2, #0
 8018338:	e002      	b.n	8018340 <rcl_wait+0x1c8>
 801833a:	3201      	adds	r2, #1
 801833c:	42ba      	cmp	r2, r7
 801833e:	d00a      	beq.n	8018356 <rcl_wait+0x1de>
 8018340:	6a19      	ldr	r1, [r3, #32]
 8018342:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018346:	2900      	cmp	r1, #0
 8018348:	d1f7      	bne.n	801833a <rcl_wait+0x1c2>
 801834a:	69ae      	ldr	r6, [r5, #24]
 801834c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018350:	3201      	adds	r2, #1
 8018352:	42ba      	cmp	r2, r7
 8018354:	d1f4      	bne.n	8018340 <rcl_wait+0x1c8>
 8018356:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8018358:	b17f      	cbz	r7, 801837a <rcl_wait+0x202>
 801835a:	2200      	movs	r2, #0
 801835c:	e002      	b.n	8018364 <rcl_wait+0x1ec>
 801835e:	3201      	adds	r2, #1
 8018360:	42ba      	cmp	r2, r7
 8018362:	d00a      	beq.n	801837a <rcl_wait+0x202>
 8018364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8018366:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801836a:	2900      	cmp	r1, #0
 801836c:	d1f7      	bne.n	801835e <rcl_wait+0x1e6>
 801836e:	6a2e      	ldr	r6, [r5, #32]
 8018370:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018374:	3201      	adds	r2, #1
 8018376:	42ba      	cmp	r2, r7
 8018378:	d1f4      	bne.n	8018364 <rcl_wait+0x1ec>
 801837a:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 801837c:	b17f      	cbz	r7, 801839e <rcl_wait+0x226>
 801837e:	2200      	movs	r2, #0
 8018380:	e002      	b.n	8018388 <rcl_wait+0x210>
 8018382:	3201      	adds	r2, #1
 8018384:	42ba      	cmp	r2, r7
 8018386:	d00a      	beq.n	801839e <rcl_wait+0x226>
 8018388:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801838a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801838e:	2900      	cmp	r1, #0
 8018390:	d1f7      	bne.n	8018382 <rcl_wait+0x20a>
 8018392:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8018394:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018398:	3201      	adds	r2, #1
 801839a:	42ba      	cmp	r2, r7
 801839c:	d1f4      	bne.n	8018388 <rcl_wait+0x210>
 801839e:	f1b8 0f02 	cmp.w	r8, #2
 80183a2:	f47f af06 	bne.w	80181b2 <rcl_wait+0x3a>
 80183a6:	f084 0301 	eor.w	r3, r4, #1
 80183aa:	b2db      	uxtb	r3, r3
 80183ac:	2b00      	cmp	r3, #0
 80183ae:	bf18      	it	ne
 80183b0:	2002      	movne	r0, #2
 80183b2:	b00d      	add	sp, #52	; 0x34
 80183b4:	ecbd 8b02 	vpop	{d8}
 80183b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183bc:	2a00      	cmp	r2, #0
 80183be:	d03a      	beq.n	8018436 <rcl_wait+0x2be>
 80183c0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80183c4:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 80183c8:	e705      	b.n	80181d6 <rcl_wait+0x5e>
 80183ca:	f44f 7061 	mov.w	r0, #900	; 0x384
 80183ce:	b00d      	add	sp, #52	; 0x34
 80183d0:	ecbd 8b02 	vpop	{d8}
 80183d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183d8:	2001      	movs	r0, #1
 80183da:	e6ea      	b.n	80181b2 <rcl_wait+0x3a>
 80183dc:	9b04      	ldr	r3, [sp, #16]
 80183de:	460c      	mov	r4, r1
 80183e0:	2b01      	cmp	r3, #1
 80183e2:	9b05      	ldr	r3, [sp, #20]
 80183e4:	f173 0300 	sbcs.w	r3, r3, #0
 80183e8:	bfa8      	it	ge
 80183ea:	f044 0401 	orrge.w	r4, r4, #1
 80183ee:	b914      	cbnz	r4, 80183f6 <rcl_wait+0x27e>
 80183f0:	4623      	mov	r3, r4
 80183f2:	e747      	b.n	8018284 <rcl_wait+0x10c>
 80183f4:	4611      	mov	r1, r2
 80183f6:	2f00      	cmp	r7, #0
 80183f8:	da02      	bge.n	8018400 <rcl_wait+0x288>
 80183fa:	f04f 0800 	mov.w	r8, #0
 80183fe:	4647      	mov	r7, r8
 8018400:	460c      	mov	r4, r1
 8018402:	4640      	mov	r0, r8
 8018404:	4639      	mov	r1, r7
 8018406:	a312      	add	r3, pc, #72	; (adr r3, 8018450 <rcl_wait+0x2d8>)
 8018408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801840c:	f7e7 ff80 	bl	8000310 <__aeabi_ldivmod>
 8018410:	a30f      	add	r3, pc, #60	; (adr r3, 8018450 <rcl_wait+0x2d8>)
 8018412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018416:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801841a:	4640      	mov	r0, r8
 801841c:	4639      	mov	r1, r7
 801841e:	f7e7 ff77 	bl	8000310 <__aeabi_ldivmod>
 8018422:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018426:	ab08      	add	r3, sp, #32
 8018428:	e72c      	b.n	8018284 <rcl_wait+0x10c>
 801842a:	200b      	movs	r0, #11
 801842c:	b00d      	add	sp, #52	; 0x34
 801842e:	ecbd 8b02 	vpop	{d8}
 8018432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018436:	4611      	mov	r1, r2
 8018438:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801843c:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8018440:	e713      	b.n	801826a <rcl_wait+0xf2>
 8018442:	bf00      	nop
 8018444:	f3af 8000 	nop.w
 8018448:	ffffffff 	.word	0xffffffff
 801844c:	7fffffff 	.word	0x7fffffff
 8018450:	3b9aca00 	.word	0x3b9aca00
 8018454:	00000000 	.word	0x00000000

08018458 <rcl_action_take_goal_response>:
 8018458:	2800      	cmp	r0, #0
 801845a:	d039      	beq.n	80184d0 <rcl_action_take_goal_response+0x78>
 801845c:	b570      	push	{r4, r5, r6, lr}
 801845e:	4604      	mov	r4, r0
 8018460:	6800      	ldr	r0, [r0, #0]
 8018462:	b380      	cbz	r0, 80184c6 <rcl_action_take_goal_response+0x6e>
 8018464:	460e      	mov	r6, r1
 8018466:	4615      	mov	r5, r2
 8018468:	f7fe fbc6 	bl	8016bf8 <rcl_client_is_valid>
 801846c:	b330      	cbz	r0, 80184bc <rcl_action_take_goal_response+0x64>
 801846e:	6820      	ldr	r0, [r4, #0]
 8018470:	3004      	adds	r0, #4
 8018472:	f7fe fbc1 	bl	8016bf8 <rcl_client_is_valid>
 8018476:	b308      	cbz	r0, 80184bc <rcl_action_take_goal_response+0x64>
 8018478:	6820      	ldr	r0, [r4, #0]
 801847a:	3008      	adds	r0, #8
 801847c:	f7fe fbbc 	bl	8016bf8 <rcl_client_is_valid>
 8018480:	b1e0      	cbz	r0, 80184bc <rcl_action_take_goal_response+0x64>
 8018482:	6820      	ldr	r0, [r4, #0]
 8018484:	300c      	adds	r0, #12
 8018486:	f7f7 fa17 	bl	800f8b8 <rcl_subscription_is_valid>
 801848a:	b1b8      	cbz	r0, 80184bc <rcl_action_take_goal_response+0x64>
 801848c:	6820      	ldr	r0, [r4, #0]
 801848e:	3010      	adds	r0, #16
 8018490:	f7f7 fa12 	bl	800f8b8 <rcl_subscription_is_valid>
 8018494:	b190      	cbz	r0, 80184bc <rcl_action_take_goal_response+0x64>
 8018496:	b1cd      	cbz	r5, 80184cc <rcl_action_take_goal_response+0x74>
 8018498:	b1c6      	cbz	r6, 80184cc <rcl_action_take_goal_response+0x74>
 801849a:	462a      	mov	r2, r5
 801849c:	4631      	mov	r1, r6
 801849e:	6820      	ldr	r0, [r4, #0]
 80184a0:	f7fe fb62 	bl	8016b68 <rcl_take_response>
 80184a4:	b148      	cbz	r0, 80184ba <rcl_action_take_goal_response+0x62>
 80184a6:	280a      	cmp	r0, #10
 80184a8:	d007      	beq.n	80184ba <rcl_action_take_goal_response+0x62>
 80184aa:	f240 12f5 	movw	r2, #501	; 0x1f5
 80184ae:	f640 0337 	movw	r3, #2103	; 0x837
 80184b2:	4290      	cmp	r0, r2
 80184b4:	bf0c      	ite	eq
 80184b6:	4618      	moveq	r0, r3
 80184b8:	2001      	movne	r0, #1
 80184ba:	bd70      	pop	{r4, r5, r6, pc}
 80184bc:	f7f8 fa1c 	bl	80108f8 <rcutils_reset_error>
 80184c0:	f640 0036 	movw	r0, #2102	; 0x836
 80184c4:	bd70      	pop	{r4, r5, r6, pc}
 80184c6:	f640 0036 	movw	r0, #2102	; 0x836
 80184ca:	bd70      	pop	{r4, r5, r6, pc}
 80184cc:	200b      	movs	r0, #11
 80184ce:	bd70      	pop	{r4, r5, r6, pc}
 80184d0:	f640 0036 	movw	r0, #2102	; 0x836
 80184d4:	4770      	bx	lr
 80184d6:	bf00      	nop

080184d8 <rcl_action_send_result_request>:
 80184d8:	b390      	cbz	r0, 8018540 <rcl_action_send_result_request+0x68>
 80184da:	b570      	push	{r4, r5, r6, lr}
 80184dc:	4604      	mov	r4, r0
 80184de:	6800      	ldr	r0, [r0, #0]
 80184e0:	b348      	cbz	r0, 8018536 <rcl_action_send_result_request+0x5e>
 80184e2:	460e      	mov	r6, r1
 80184e4:	4615      	mov	r5, r2
 80184e6:	f7fe fb87 	bl	8016bf8 <rcl_client_is_valid>
 80184ea:	b1f8      	cbz	r0, 801852c <rcl_action_send_result_request+0x54>
 80184ec:	6820      	ldr	r0, [r4, #0]
 80184ee:	3004      	adds	r0, #4
 80184f0:	f7fe fb82 	bl	8016bf8 <rcl_client_is_valid>
 80184f4:	b1d0      	cbz	r0, 801852c <rcl_action_send_result_request+0x54>
 80184f6:	6820      	ldr	r0, [r4, #0]
 80184f8:	3008      	adds	r0, #8
 80184fa:	f7fe fb7d 	bl	8016bf8 <rcl_client_is_valid>
 80184fe:	b1a8      	cbz	r0, 801852c <rcl_action_send_result_request+0x54>
 8018500:	6820      	ldr	r0, [r4, #0]
 8018502:	300c      	adds	r0, #12
 8018504:	f7f7 f9d8 	bl	800f8b8 <rcl_subscription_is_valid>
 8018508:	b180      	cbz	r0, 801852c <rcl_action_send_result_request+0x54>
 801850a:	6820      	ldr	r0, [r4, #0]
 801850c:	3010      	adds	r0, #16
 801850e:	f7f7 f9d3 	bl	800f8b8 <rcl_subscription_is_valid>
 8018512:	b158      	cbz	r0, 801852c <rcl_action_send_result_request+0x54>
 8018514:	b195      	cbz	r5, 801853c <rcl_action_send_result_request+0x64>
 8018516:	b18e      	cbz	r6, 801853c <rcl_action_send_result_request+0x64>
 8018518:	6820      	ldr	r0, [r4, #0]
 801851a:	462a      	mov	r2, r5
 801851c:	4631      	mov	r1, r6
 801851e:	3008      	adds	r0, #8
 8018520:	f7fe faea 	bl	8016af8 <rcl_send_request>
 8018524:	3800      	subs	r0, #0
 8018526:	bf18      	it	ne
 8018528:	2001      	movne	r0, #1
 801852a:	bd70      	pop	{r4, r5, r6, pc}
 801852c:	f7f8 f9e4 	bl	80108f8 <rcutils_reset_error>
 8018530:	f640 0036 	movw	r0, #2102	; 0x836
 8018534:	bd70      	pop	{r4, r5, r6, pc}
 8018536:	f640 0036 	movw	r0, #2102	; 0x836
 801853a:	bd70      	pop	{r4, r5, r6, pc}
 801853c:	200b      	movs	r0, #11
 801853e:	bd70      	pop	{r4, r5, r6, pc}
 8018540:	f640 0036 	movw	r0, #2102	; 0x836
 8018544:	4770      	bx	lr
 8018546:	bf00      	nop

08018548 <rcl_action_take_result_response>:
 8018548:	2800      	cmp	r0, #0
 801854a:	d03a      	beq.n	80185c2 <rcl_action_take_result_response+0x7a>
 801854c:	b570      	push	{r4, r5, r6, lr}
 801854e:	4604      	mov	r4, r0
 8018550:	6800      	ldr	r0, [r0, #0]
 8018552:	b388      	cbz	r0, 80185b8 <rcl_action_take_result_response+0x70>
 8018554:	460e      	mov	r6, r1
 8018556:	4615      	mov	r5, r2
 8018558:	f7fe fb4e 	bl	8016bf8 <rcl_client_is_valid>
 801855c:	b338      	cbz	r0, 80185ae <rcl_action_take_result_response+0x66>
 801855e:	6820      	ldr	r0, [r4, #0]
 8018560:	3004      	adds	r0, #4
 8018562:	f7fe fb49 	bl	8016bf8 <rcl_client_is_valid>
 8018566:	b310      	cbz	r0, 80185ae <rcl_action_take_result_response+0x66>
 8018568:	6820      	ldr	r0, [r4, #0]
 801856a:	3008      	adds	r0, #8
 801856c:	f7fe fb44 	bl	8016bf8 <rcl_client_is_valid>
 8018570:	b1e8      	cbz	r0, 80185ae <rcl_action_take_result_response+0x66>
 8018572:	6820      	ldr	r0, [r4, #0]
 8018574:	300c      	adds	r0, #12
 8018576:	f7f7 f99f 	bl	800f8b8 <rcl_subscription_is_valid>
 801857a:	b1c0      	cbz	r0, 80185ae <rcl_action_take_result_response+0x66>
 801857c:	6820      	ldr	r0, [r4, #0]
 801857e:	3010      	adds	r0, #16
 8018580:	f7f7 f99a 	bl	800f8b8 <rcl_subscription_is_valid>
 8018584:	b198      	cbz	r0, 80185ae <rcl_action_take_result_response+0x66>
 8018586:	b1d5      	cbz	r5, 80185be <rcl_action_take_result_response+0x76>
 8018588:	b1ce      	cbz	r6, 80185be <rcl_action_take_result_response+0x76>
 801858a:	6820      	ldr	r0, [r4, #0]
 801858c:	462a      	mov	r2, r5
 801858e:	4631      	mov	r1, r6
 8018590:	3008      	adds	r0, #8
 8018592:	f7fe fae9 	bl	8016b68 <rcl_take_response>
 8018596:	b148      	cbz	r0, 80185ac <rcl_action_take_result_response+0x64>
 8018598:	280a      	cmp	r0, #10
 801859a:	d007      	beq.n	80185ac <rcl_action_take_result_response+0x64>
 801859c:	f240 12f5 	movw	r2, #501	; 0x1f5
 80185a0:	f640 0337 	movw	r3, #2103	; 0x837
 80185a4:	4290      	cmp	r0, r2
 80185a6:	bf0c      	ite	eq
 80185a8:	4618      	moveq	r0, r3
 80185aa:	2001      	movne	r0, #1
 80185ac:	bd70      	pop	{r4, r5, r6, pc}
 80185ae:	f7f8 f9a3 	bl	80108f8 <rcutils_reset_error>
 80185b2:	f640 0036 	movw	r0, #2102	; 0x836
 80185b6:	bd70      	pop	{r4, r5, r6, pc}
 80185b8:	f640 0036 	movw	r0, #2102	; 0x836
 80185bc:	bd70      	pop	{r4, r5, r6, pc}
 80185be:	200b      	movs	r0, #11
 80185c0:	bd70      	pop	{r4, r5, r6, pc}
 80185c2:	f640 0036 	movw	r0, #2102	; 0x836
 80185c6:	4770      	bx	lr

080185c8 <rcl_action_take_cancel_response>:
 80185c8:	2800      	cmp	r0, #0
 80185ca:	d03a      	beq.n	8018642 <rcl_action_take_cancel_response+0x7a>
 80185cc:	b570      	push	{r4, r5, r6, lr}
 80185ce:	4604      	mov	r4, r0
 80185d0:	6800      	ldr	r0, [r0, #0]
 80185d2:	b388      	cbz	r0, 8018638 <rcl_action_take_cancel_response+0x70>
 80185d4:	460e      	mov	r6, r1
 80185d6:	4615      	mov	r5, r2
 80185d8:	f7fe fb0e 	bl	8016bf8 <rcl_client_is_valid>
 80185dc:	b338      	cbz	r0, 801862e <rcl_action_take_cancel_response+0x66>
 80185de:	6820      	ldr	r0, [r4, #0]
 80185e0:	3004      	adds	r0, #4
 80185e2:	f7fe fb09 	bl	8016bf8 <rcl_client_is_valid>
 80185e6:	b310      	cbz	r0, 801862e <rcl_action_take_cancel_response+0x66>
 80185e8:	6820      	ldr	r0, [r4, #0]
 80185ea:	3008      	adds	r0, #8
 80185ec:	f7fe fb04 	bl	8016bf8 <rcl_client_is_valid>
 80185f0:	b1e8      	cbz	r0, 801862e <rcl_action_take_cancel_response+0x66>
 80185f2:	6820      	ldr	r0, [r4, #0]
 80185f4:	300c      	adds	r0, #12
 80185f6:	f7f7 f95f 	bl	800f8b8 <rcl_subscription_is_valid>
 80185fa:	b1c0      	cbz	r0, 801862e <rcl_action_take_cancel_response+0x66>
 80185fc:	6820      	ldr	r0, [r4, #0]
 80185fe:	3010      	adds	r0, #16
 8018600:	f7f7 f95a 	bl	800f8b8 <rcl_subscription_is_valid>
 8018604:	b198      	cbz	r0, 801862e <rcl_action_take_cancel_response+0x66>
 8018606:	b1d5      	cbz	r5, 801863e <rcl_action_take_cancel_response+0x76>
 8018608:	b1ce      	cbz	r6, 801863e <rcl_action_take_cancel_response+0x76>
 801860a:	6820      	ldr	r0, [r4, #0]
 801860c:	462a      	mov	r2, r5
 801860e:	4631      	mov	r1, r6
 8018610:	3004      	adds	r0, #4
 8018612:	f7fe faa9 	bl	8016b68 <rcl_take_response>
 8018616:	b148      	cbz	r0, 801862c <rcl_action_take_cancel_response+0x64>
 8018618:	280a      	cmp	r0, #10
 801861a:	d007      	beq.n	801862c <rcl_action_take_cancel_response+0x64>
 801861c:	f240 12f5 	movw	r2, #501	; 0x1f5
 8018620:	f640 0337 	movw	r3, #2103	; 0x837
 8018624:	4290      	cmp	r0, r2
 8018626:	bf0c      	ite	eq
 8018628:	4618      	moveq	r0, r3
 801862a:	2001      	movne	r0, #1
 801862c:	bd70      	pop	{r4, r5, r6, pc}
 801862e:	f7f8 f963 	bl	80108f8 <rcutils_reset_error>
 8018632:	f640 0036 	movw	r0, #2102	; 0x836
 8018636:	bd70      	pop	{r4, r5, r6, pc}
 8018638:	f640 0036 	movw	r0, #2102	; 0x836
 801863c:	bd70      	pop	{r4, r5, r6, pc}
 801863e:	200b      	movs	r0, #11
 8018640:	bd70      	pop	{r4, r5, r6, pc}
 8018642:	f640 0036 	movw	r0, #2102	; 0x836
 8018646:	4770      	bx	lr

08018648 <rcl_action_take_feedback>:
 8018648:	2800      	cmp	r0, #0
 801864a:	d038      	beq.n	80186be <rcl_action_take_feedback+0x76>
 801864c:	b530      	push	{r4, r5, lr}
 801864e:	4604      	mov	r4, r0
 8018650:	6800      	ldr	r0, [r0, #0]
 8018652:	b091      	sub	sp, #68	; 0x44
 8018654:	b378      	cbz	r0, 80186b6 <rcl_action_take_feedback+0x6e>
 8018656:	460d      	mov	r5, r1
 8018658:	f7fe face 	bl	8016bf8 <rcl_client_is_valid>
 801865c:	b328      	cbz	r0, 80186aa <rcl_action_take_feedback+0x62>
 801865e:	6820      	ldr	r0, [r4, #0]
 8018660:	3004      	adds	r0, #4
 8018662:	f7fe fac9 	bl	8016bf8 <rcl_client_is_valid>
 8018666:	b300      	cbz	r0, 80186aa <rcl_action_take_feedback+0x62>
 8018668:	6820      	ldr	r0, [r4, #0]
 801866a:	3008      	adds	r0, #8
 801866c:	f7fe fac4 	bl	8016bf8 <rcl_client_is_valid>
 8018670:	b1d8      	cbz	r0, 80186aa <rcl_action_take_feedback+0x62>
 8018672:	6820      	ldr	r0, [r4, #0]
 8018674:	300c      	adds	r0, #12
 8018676:	f7f7 f91f 	bl	800f8b8 <rcl_subscription_is_valid>
 801867a:	b1b0      	cbz	r0, 80186aa <rcl_action_take_feedback+0x62>
 801867c:	6820      	ldr	r0, [r4, #0]
 801867e:	3010      	adds	r0, #16
 8018680:	f7f7 f91a 	bl	800f8b8 <rcl_subscription_is_valid>
 8018684:	b188      	cbz	r0, 80186aa <rcl_action_take_feedback+0x62>
 8018686:	b1ed      	cbz	r5, 80186c4 <rcl_action_take_feedback+0x7c>
 8018688:	6820      	ldr	r0, [r4, #0]
 801868a:	2300      	movs	r3, #0
 801868c:	466a      	mov	r2, sp
 801868e:	4629      	mov	r1, r5
 8018690:	300c      	adds	r0, #12
 8018692:	f7f7 f8b5 	bl	800f800 <rcl_take>
 8018696:	b160      	cbz	r0, 80186b2 <rcl_action_take_feedback+0x6a>
 8018698:	f240 1391 	movw	r3, #401	; 0x191
 801869c:	4298      	cmp	r0, r3
 801869e:	d014      	beq.n	80186ca <rcl_action_take_feedback+0x82>
 80186a0:	280a      	cmp	r0, #10
 80186a2:	bf18      	it	ne
 80186a4:	2001      	movne	r0, #1
 80186a6:	b011      	add	sp, #68	; 0x44
 80186a8:	bd30      	pop	{r4, r5, pc}
 80186aa:	f7f8 f925 	bl	80108f8 <rcutils_reset_error>
 80186ae:	f640 0036 	movw	r0, #2102	; 0x836
 80186b2:	b011      	add	sp, #68	; 0x44
 80186b4:	bd30      	pop	{r4, r5, pc}
 80186b6:	f640 0036 	movw	r0, #2102	; 0x836
 80186ba:	b011      	add	sp, #68	; 0x44
 80186bc:	bd30      	pop	{r4, r5, pc}
 80186be:	f640 0036 	movw	r0, #2102	; 0x836
 80186c2:	4770      	bx	lr
 80186c4:	200b      	movs	r0, #11
 80186c6:	b011      	add	sp, #68	; 0x44
 80186c8:	bd30      	pop	{r4, r5, pc}
 80186ca:	f640 0037 	movw	r0, #2103	; 0x837
 80186ce:	e7f0      	b.n	80186b2 <rcl_action_take_feedback+0x6a>

080186d0 <rcl_action_wait_set_add_action_client>:
 80186d0:	2800      	cmp	r0, #0
 80186d2:	d048      	beq.n	8018766 <rcl_action_wait_set_add_action_client+0x96>
 80186d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186d6:	460c      	mov	r4, r1
 80186d8:	2900      	cmp	r1, #0
 80186da:	d03c      	beq.n	8018756 <rcl_action_wait_set_add_action_client+0x86>
 80186dc:	4605      	mov	r5, r0
 80186de:	6808      	ldr	r0, [r1, #0]
 80186e0:	2800      	cmp	r0, #0
 80186e2:	d038      	beq.n	8018756 <rcl_action_wait_set_add_action_client+0x86>
 80186e4:	4617      	mov	r7, r2
 80186e6:	461e      	mov	r6, r3
 80186e8:	f7fe fa86 	bl	8016bf8 <rcl_client_is_valid>
 80186ec:	b3b0      	cbz	r0, 801875c <rcl_action_wait_set_add_action_client+0x8c>
 80186ee:	6820      	ldr	r0, [r4, #0]
 80186f0:	3004      	adds	r0, #4
 80186f2:	f7fe fa81 	bl	8016bf8 <rcl_client_is_valid>
 80186f6:	b388      	cbz	r0, 801875c <rcl_action_wait_set_add_action_client+0x8c>
 80186f8:	6820      	ldr	r0, [r4, #0]
 80186fa:	3008      	adds	r0, #8
 80186fc:	f7fe fa7c 	bl	8016bf8 <rcl_client_is_valid>
 8018700:	b360      	cbz	r0, 801875c <rcl_action_wait_set_add_action_client+0x8c>
 8018702:	6820      	ldr	r0, [r4, #0]
 8018704:	300c      	adds	r0, #12
 8018706:	f7f7 f8d7 	bl	800f8b8 <rcl_subscription_is_valid>
 801870a:	b338      	cbz	r0, 801875c <rcl_action_wait_set_add_action_client+0x8c>
 801870c:	6820      	ldr	r0, [r4, #0]
 801870e:	3010      	adds	r0, #16
 8018710:	f7f7 f8d2 	bl	800f8b8 <rcl_subscription_is_valid>
 8018714:	b310      	cbz	r0, 801875c <rcl_action_wait_set_add_action_client+0x8c>
 8018716:	6821      	ldr	r1, [r4, #0]
 8018718:	4628      	mov	r0, r5
 801871a:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 801871e:	f7ff fcd1 	bl	80180c4 <rcl_wait_set_add_client>
 8018722:	b9b8      	cbnz	r0, 8018754 <rcl_action_wait_set_add_action_client+0x84>
 8018724:	6821      	ldr	r1, [r4, #0]
 8018726:	4628      	mov	r0, r5
 8018728:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 801872c:	3104      	adds	r1, #4
 801872e:	f7ff fcc9 	bl	80180c4 <rcl_wait_set_add_client>
 8018732:	b978      	cbnz	r0, 8018754 <rcl_action_wait_set_add_action_client+0x84>
 8018734:	6821      	ldr	r1, [r4, #0]
 8018736:	4628      	mov	r0, r5
 8018738:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 801873c:	3108      	adds	r1, #8
 801873e:	f7ff fcc1 	bl	80180c4 <rcl_wait_set_add_client>
 8018742:	b938      	cbnz	r0, 8018754 <rcl_action_wait_set_add_action_client+0x84>
 8018744:	6821      	ldr	r1, [r4, #0]
 8018746:	4628      	mov	r0, r5
 8018748:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 801874c:	310c      	adds	r1, #12
 801874e:	f7ff f969 	bl	8017a24 <rcl_wait_set_add_subscription>
 8018752:	b158      	cbz	r0, 801876c <rcl_action_wait_set_add_action_client+0x9c>
 8018754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018756:	f640 0036 	movw	r0, #2102	; 0x836
 801875a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801875c:	f7f8 f8cc 	bl	80108f8 <rcutils_reset_error>
 8018760:	f640 0036 	movw	r0, #2102	; 0x836
 8018764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018766:	f44f 7061 	mov.w	r0, #900	; 0x384
 801876a:	4770      	bx	lr
 801876c:	6821      	ldr	r1, [r4, #0]
 801876e:	4628      	mov	r0, r5
 8018770:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 8018774:	3110      	adds	r1, #16
 8018776:	f7ff f955 	bl	8017a24 <rcl_wait_set_add_subscription>
 801877a:	2800      	cmp	r0, #0
 801877c:	d1ea      	bne.n	8018754 <rcl_action_wait_set_add_action_client+0x84>
 801877e:	b11f      	cbz	r7, 8018788 <rcl_action_wait_set_add_action_client+0xb8>
 8018780:	6823      	ldr	r3, [r4, #0]
 8018782:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8018786:	603b      	str	r3, [r7, #0]
 8018788:	2e00      	cmp	r6, #0
 801878a:	d0e3      	beq.n	8018754 <rcl_action_wait_set_add_action_client+0x84>
 801878c:	6823      	ldr	r3, [r4, #0]
 801878e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8018792:	6033      	str	r3, [r6, #0]
 8018794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018796:	bf00      	nop

08018798 <rcl_action_client_wait_set_get_entities_ready>:
 8018798:	2800      	cmp	r0, #0
 801879a:	d050      	beq.n	801883e <rcl_action_client_wait_set_get_entities_ready+0xa6>
 801879c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80187a0:	460c      	mov	r4, r1
 80187a2:	2900      	cmp	r1, #0
 80187a4:	d03e      	beq.n	8018824 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80187a6:	4605      	mov	r5, r0
 80187a8:	6808      	ldr	r0, [r1, #0]
 80187aa:	2800      	cmp	r0, #0
 80187ac:	d03a      	beq.n	8018824 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80187ae:	4616      	mov	r6, r2
 80187b0:	461f      	mov	r7, r3
 80187b2:	f7fe fa21 	bl	8016bf8 <rcl_client_is_valid>
 80187b6:	2800      	cmp	r0, #0
 80187b8:	d038      	beq.n	801882c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80187ba:	6820      	ldr	r0, [r4, #0]
 80187bc:	3004      	adds	r0, #4
 80187be:	f7fe fa1b 	bl	8016bf8 <rcl_client_is_valid>
 80187c2:	2800      	cmp	r0, #0
 80187c4:	d032      	beq.n	801882c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80187c6:	6820      	ldr	r0, [r4, #0]
 80187c8:	3008      	adds	r0, #8
 80187ca:	f7fe fa15 	bl	8016bf8 <rcl_client_is_valid>
 80187ce:	b368      	cbz	r0, 801882c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80187d0:	6820      	ldr	r0, [r4, #0]
 80187d2:	300c      	adds	r0, #12
 80187d4:	f7f7 f870 	bl	800f8b8 <rcl_subscription_is_valid>
 80187d8:	b340      	cbz	r0, 801882c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80187da:	6820      	ldr	r0, [r4, #0]
 80187dc:	3010      	adds	r0, #16
 80187de:	f7f7 f86b 	bl	800f8b8 <rcl_subscription_is_valid>
 80187e2:	b318      	cbz	r0, 801882c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80187e4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80187e8:	2a00      	cmp	r2, #0
 80187ea:	bf18      	it	ne
 80187ec:	2b00      	cmpne	r3, #0
 80187ee:	9b08      	ldr	r3, [sp, #32]
 80187f0:	bf0c      	ite	eq
 80187f2:	2101      	moveq	r1, #1
 80187f4:	2100      	movne	r1, #0
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	bf08      	it	eq
 80187fa:	f041 0101 	orreq.w	r1, r1, #1
 80187fe:	2f00      	cmp	r7, #0
 8018800:	bf08      	it	eq
 8018802:	f041 0101 	orreq.w	r1, r1, #1
 8018806:	b9b9      	cbnz	r1, 8018838 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 8018808:	b1b6      	cbz	r6, 8018838 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801880a:	6823      	ldr	r3, [r4, #0]
 801880c:	686c      	ldr	r4, [r5, #4]
 801880e:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 8018812:	428a      	cmp	r2, r1
 8018814:	4610      	mov	r0, r2
 8018816:	bf38      	it	cc
 8018818:	4608      	movcc	r0, r1
 801881a:	4284      	cmp	r4, r0
 801881c:	d812      	bhi.n	8018844 <rcl_action_client_wait_set_get_entities_ready+0xac>
 801881e:	2001      	movs	r0, #1
 8018820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018824:	f640 0036 	movw	r0, #2102	; 0x836
 8018828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801882c:	f7f8 f864 	bl	80108f8 <rcutils_reset_error>
 8018830:	f640 0036 	movw	r0, #2102	; 0x836
 8018834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018838:	200b      	movs	r0, #11
 801883a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801883e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018842:	4770      	bx	lr
 8018844:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 8018848:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 801884c:	45f0      	cmp	r8, lr
 801884e:	4640      	mov	r0, r8
 8018850:	69ec      	ldr	r4, [r5, #28]
 8018852:	bf38      	it	cc
 8018854:	4670      	movcc	r0, lr
 8018856:	4560      	cmp	r0, ip
 8018858:	bf38      	it	cc
 801885a:	4660      	movcc	r0, ip
 801885c:	4284      	cmp	r4, r0
 801885e:	d9de      	bls.n	801881e <rcl_action_client_wait_set_get_entities_ready+0x86>
 8018860:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8018864:	682d      	ldr	r5, [r5, #0]
 8018866:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801886a:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801886e:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 8018872:	1a18      	subs	r0, r3, r0
 8018874:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 8018878:	f103 0c0c 	add.w	ip, r3, #12
 801887c:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 8018880:	fab0 f080 	clz	r0, r0
 8018884:	eba5 050c 	sub.w	r5, r5, ip
 8018888:	0940      	lsrs	r0, r0, #5
 801888a:	fab5 f585 	clz	r5, r5
 801888e:	096d      	lsrs	r5, r5, #5
 8018890:	7035      	strb	r5, [r6, #0]
 8018892:	f103 0510 	add.w	r5, r3, #16
 8018896:	1b64      	subs	r4, r4, r5
 8018898:	9d08      	ldr	r5, [sp, #32]
 801889a:	fab4 f484 	clz	r4, r4
 801889e:	0964      	lsrs	r4, r4, #5
 80188a0:	703c      	strb	r4, [r7, #0]
 80188a2:	1d1c      	adds	r4, r3, #4
 80188a4:	3308      	adds	r3, #8
 80188a6:	7028      	strb	r0, [r5, #0]
 80188a8:	1b09      	subs	r1, r1, r4
 80188aa:	2000      	movs	r0, #0
 80188ac:	1ad3      	subs	r3, r2, r3
 80188ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80188b0:	fab1 f181 	clz	r1, r1
 80188b4:	fab3 f383 	clz	r3, r3
 80188b8:	0949      	lsrs	r1, r1, #5
 80188ba:	095b      	lsrs	r3, r3, #5
 80188bc:	7011      	strb	r1, [r2, #0]
 80188be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80188c0:	7013      	strb	r3, [r2, #0]
 80188c2:	e7b1      	b.n	8018828 <rcl_action_client_wait_set_get_entities_ready+0x90>

080188c4 <rcl_action_take_goal_request>:
 80188c4:	2800      	cmp	r0, #0
 80188c6:	d039      	beq.n	801893c <rcl_action_take_goal_request+0x78>
 80188c8:	b570      	push	{r4, r5, r6, lr}
 80188ca:	4604      	mov	r4, r0
 80188cc:	6800      	ldr	r0, [r0, #0]
 80188ce:	b380      	cbz	r0, 8018932 <rcl_action_take_goal_request+0x6e>
 80188d0:	460e      	mov	r6, r1
 80188d2:	4615      	mov	r5, r2
 80188d4:	f7f6 fea8 	bl	800f628 <rcl_service_is_valid>
 80188d8:	b330      	cbz	r0, 8018928 <rcl_action_take_goal_request+0x64>
 80188da:	6820      	ldr	r0, [r4, #0]
 80188dc:	3004      	adds	r0, #4
 80188de:	f7f6 fea3 	bl	800f628 <rcl_service_is_valid>
 80188e2:	b308      	cbz	r0, 8018928 <rcl_action_take_goal_request+0x64>
 80188e4:	6820      	ldr	r0, [r4, #0]
 80188e6:	3008      	adds	r0, #8
 80188e8:	f7f6 fe9e 	bl	800f628 <rcl_service_is_valid>
 80188ec:	b1e0      	cbz	r0, 8018928 <rcl_action_take_goal_request+0x64>
 80188ee:	6820      	ldr	r0, [r4, #0]
 80188f0:	300c      	adds	r0, #12
 80188f2:	f7f6 fd5d 	bl	800f3b0 <rcl_publisher_is_valid>
 80188f6:	b1b8      	cbz	r0, 8018928 <rcl_action_take_goal_request+0x64>
 80188f8:	6820      	ldr	r0, [r4, #0]
 80188fa:	3010      	adds	r0, #16
 80188fc:	f7f6 fd58 	bl	800f3b0 <rcl_publisher_is_valid>
 8018900:	b190      	cbz	r0, 8018928 <rcl_action_take_goal_request+0x64>
 8018902:	b1cd      	cbz	r5, 8018938 <rcl_action_take_goal_request+0x74>
 8018904:	b1c6      	cbz	r6, 8018938 <rcl_action_take_goal_request+0x74>
 8018906:	462a      	mov	r2, r5
 8018908:	4631      	mov	r1, r6
 801890a:	6820      	ldr	r0, [r4, #0]
 801890c:	f7f6 fe34 	bl	800f578 <rcl_take_request>
 8018910:	b148      	cbz	r0, 8018926 <rcl_action_take_goal_request+0x62>
 8018912:	280a      	cmp	r0, #10
 8018914:	d007      	beq.n	8018926 <rcl_action_take_goal_request+0x62>
 8018916:	f240 2259 	movw	r2, #601	; 0x259
 801891a:	f640 0399 	movw	r3, #2201	; 0x899
 801891e:	4290      	cmp	r0, r2
 8018920:	bf0c      	ite	eq
 8018922:	4618      	moveq	r0, r3
 8018924:	2001      	movne	r0, #1
 8018926:	bd70      	pop	{r4, r5, r6, pc}
 8018928:	f7f7 ffe6 	bl	80108f8 <rcutils_reset_error>
 801892c:	f640 0098 	movw	r0, #2200	; 0x898
 8018930:	bd70      	pop	{r4, r5, r6, pc}
 8018932:	f640 0098 	movw	r0, #2200	; 0x898
 8018936:	bd70      	pop	{r4, r5, r6, pc}
 8018938:	200b      	movs	r0, #11
 801893a:	bd70      	pop	{r4, r5, r6, pc}
 801893c:	f640 0098 	movw	r0, #2200	; 0x898
 8018940:	4770      	bx	lr
 8018942:	bf00      	nop

08018944 <rcl_action_send_goal_response>:
 8018944:	b388      	cbz	r0, 80189aa <rcl_action_send_goal_response+0x66>
 8018946:	b570      	push	{r4, r5, r6, lr}
 8018948:	4604      	mov	r4, r0
 801894a:	6800      	ldr	r0, [r0, #0]
 801894c:	b340      	cbz	r0, 80189a0 <rcl_action_send_goal_response+0x5c>
 801894e:	460e      	mov	r6, r1
 8018950:	4615      	mov	r5, r2
 8018952:	f7f6 fe69 	bl	800f628 <rcl_service_is_valid>
 8018956:	b1f0      	cbz	r0, 8018996 <rcl_action_send_goal_response+0x52>
 8018958:	6820      	ldr	r0, [r4, #0]
 801895a:	3004      	adds	r0, #4
 801895c:	f7f6 fe64 	bl	800f628 <rcl_service_is_valid>
 8018960:	b1c8      	cbz	r0, 8018996 <rcl_action_send_goal_response+0x52>
 8018962:	6820      	ldr	r0, [r4, #0]
 8018964:	3008      	adds	r0, #8
 8018966:	f7f6 fe5f 	bl	800f628 <rcl_service_is_valid>
 801896a:	b1a0      	cbz	r0, 8018996 <rcl_action_send_goal_response+0x52>
 801896c:	6820      	ldr	r0, [r4, #0]
 801896e:	300c      	adds	r0, #12
 8018970:	f7f6 fd1e 	bl	800f3b0 <rcl_publisher_is_valid>
 8018974:	b178      	cbz	r0, 8018996 <rcl_action_send_goal_response+0x52>
 8018976:	6820      	ldr	r0, [r4, #0]
 8018978:	3010      	adds	r0, #16
 801897a:	f7f6 fd19 	bl	800f3b0 <rcl_publisher_is_valid>
 801897e:	b150      	cbz	r0, 8018996 <rcl_action_send_goal_response+0x52>
 8018980:	b18d      	cbz	r5, 80189a6 <rcl_action_send_goal_response+0x62>
 8018982:	b186      	cbz	r6, 80189a6 <rcl_action_send_goal_response+0x62>
 8018984:	462a      	mov	r2, r5
 8018986:	4631      	mov	r1, r6
 8018988:	6820      	ldr	r0, [r4, #0]
 801898a:	f7f6 fe35 	bl	800f5f8 <rcl_send_response>
 801898e:	3800      	subs	r0, #0
 8018990:	bf18      	it	ne
 8018992:	2001      	movne	r0, #1
 8018994:	bd70      	pop	{r4, r5, r6, pc}
 8018996:	f7f7 ffaf 	bl	80108f8 <rcutils_reset_error>
 801899a:	f640 0098 	movw	r0, #2200	; 0x898
 801899e:	bd70      	pop	{r4, r5, r6, pc}
 80189a0:	f640 0098 	movw	r0, #2200	; 0x898
 80189a4:	bd70      	pop	{r4, r5, r6, pc}
 80189a6:	200b      	movs	r0, #11
 80189a8:	bd70      	pop	{r4, r5, r6, pc}
 80189aa:	f640 0098 	movw	r0, #2200	; 0x898
 80189ae:	4770      	bx	lr

080189b0 <rcl_action_take_result_request>:
 80189b0:	2800      	cmp	r0, #0
 80189b2:	d03a      	beq.n	8018a2a <rcl_action_take_result_request+0x7a>
 80189b4:	b570      	push	{r4, r5, r6, lr}
 80189b6:	4604      	mov	r4, r0
 80189b8:	6800      	ldr	r0, [r0, #0]
 80189ba:	b388      	cbz	r0, 8018a20 <rcl_action_take_result_request+0x70>
 80189bc:	460e      	mov	r6, r1
 80189be:	4615      	mov	r5, r2
 80189c0:	f7f6 fe32 	bl	800f628 <rcl_service_is_valid>
 80189c4:	b338      	cbz	r0, 8018a16 <rcl_action_take_result_request+0x66>
 80189c6:	6820      	ldr	r0, [r4, #0]
 80189c8:	3004      	adds	r0, #4
 80189ca:	f7f6 fe2d 	bl	800f628 <rcl_service_is_valid>
 80189ce:	b310      	cbz	r0, 8018a16 <rcl_action_take_result_request+0x66>
 80189d0:	6820      	ldr	r0, [r4, #0]
 80189d2:	3008      	adds	r0, #8
 80189d4:	f7f6 fe28 	bl	800f628 <rcl_service_is_valid>
 80189d8:	b1e8      	cbz	r0, 8018a16 <rcl_action_take_result_request+0x66>
 80189da:	6820      	ldr	r0, [r4, #0]
 80189dc:	300c      	adds	r0, #12
 80189de:	f7f6 fce7 	bl	800f3b0 <rcl_publisher_is_valid>
 80189e2:	b1c0      	cbz	r0, 8018a16 <rcl_action_take_result_request+0x66>
 80189e4:	6820      	ldr	r0, [r4, #0]
 80189e6:	3010      	adds	r0, #16
 80189e8:	f7f6 fce2 	bl	800f3b0 <rcl_publisher_is_valid>
 80189ec:	b198      	cbz	r0, 8018a16 <rcl_action_take_result_request+0x66>
 80189ee:	b1d5      	cbz	r5, 8018a26 <rcl_action_take_result_request+0x76>
 80189f0:	b1ce      	cbz	r6, 8018a26 <rcl_action_take_result_request+0x76>
 80189f2:	6820      	ldr	r0, [r4, #0]
 80189f4:	462a      	mov	r2, r5
 80189f6:	4631      	mov	r1, r6
 80189f8:	3008      	adds	r0, #8
 80189fa:	f7f6 fdbd 	bl	800f578 <rcl_take_request>
 80189fe:	b148      	cbz	r0, 8018a14 <rcl_action_take_result_request+0x64>
 8018a00:	280a      	cmp	r0, #10
 8018a02:	d007      	beq.n	8018a14 <rcl_action_take_result_request+0x64>
 8018a04:	f240 2259 	movw	r2, #601	; 0x259
 8018a08:	f640 0399 	movw	r3, #2201	; 0x899
 8018a0c:	4290      	cmp	r0, r2
 8018a0e:	bf0c      	ite	eq
 8018a10:	4618      	moveq	r0, r3
 8018a12:	2001      	movne	r0, #1
 8018a14:	bd70      	pop	{r4, r5, r6, pc}
 8018a16:	f7f7 ff6f 	bl	80108f8 <rcutils_reset_error>
 8018a1a:	f640 0098 	movw	r0, #2200	; 0x898
 8018a1e:	bd70      	pop	{r4, r5, r6, pc}
 8018a20:	f640 0098 	movw	r0, #2200	; 0x898
 8018a24:	bd70      	pop	{r4, r5, r6, pc}
 8018a26:	200b      	movs	r0, #11
 8018a28:	bd70      	pop	{r4, r5, r6, pc}
 8018a2a:	f640 0098 	movw	r0, #2200	; 0x898
 8018a2e:	4770      	bx	lr

08018a30 <rcl_action_take_cancel_request>:
 8018a30:	2800      	cmp	r0, #0
 8018a32:	d03a      	beq.n	8018aaa <rcl_action_take_cancel_request+0x7a>
 8018a34:	b570      	push	{r4, r5, r6, lr}
 8018a36:	4604      	mov	r4, r0
 8018a38:	6800      	ldr	r0, [r0, #0]
 8018a3a:	b388      	cbz	r0, 8018aa0 <rcl_action_take_cancel_request+0x70>
 8018a3c:	460e      	mov	r6, r1
 8018a3e:	4615      	mov	r5, r2
 8018a40:	f7f6 fdf2 	bl	800f628 <rcl_service_is_valid>
 8018a44:	b338      	cbz	r0, 8018a96 <rcl_action_take_cancel_request+0x66>
 8018a46:	6820      	ldr	r0, [r4, #0]
 8018a48:	3004      	adds	r0, #4
 8018a4a:	f7f6 fded 	bl	800f628 <rcl_service_is_valid>
 8018a4e:	b310      	cbz	r0, 8018a96 <rcl_action_take_cancel_request+0x66>
 8018a50:	6820      	ldr	r0, [r4, #0]
 8018a52:	3008      	adds	r0, #8
 8018a54:	f7f6 fde8 	bl	800f628 <rcl_service_is_valid>
 8018a58:	b1e8      	cbz	r0, 8018a96 <rcl_action_take_cancel_request+0x66>
 8018a5a:	6820      	ldr	r0, [r4, #0]
 8018a5c:	300c      	adds	r0, #12
 8018a5e:	f7f6 fca7 	bl	800f3b0 <rcl_publisher_is_valid>
 8018a62:	b1c0      	cbz	r0, 8018a96 <rcl_action_take_cancel_request+0x66>
 8018a64:	6820      	ldr	r0, [r4, #0]
 8018a66:	3010      	adds	r0, #16
 8018a68:	f7f6 fca2 	bl	800f3b0 <rcl_publisher_is_valid>
 8018a6c:	b198      	cbz	r0, 8018a96 <rcl_action_take_cancel_request+0x66>
 8018a6e:	b1d5      	cbz	r5, 8018aa6 <rcl_action_take_cancel_request+0x76>
 8018a70:	b1ce      	cbz	r6, 8018aa6 <rcl_action_take_cancel_request+0x76>
 8018a72:	6820      	ldr	r0, [r4, #0]
 8018a74:	462a      	mov	r2, r5
 8018a76:	4631      	mov	r1, r6
 8018a78:	3004      	adds	r0, #4
 8018a7a:	f7f6 fd7d 	bl	800f578 <rcl_take_request>
 8018a7e:	b148      	cbz	r0, 8018a94 <rcl_action_take_cancel_request+0x64>
 8018a80:	280a      	cmp	r0, #10
 8018a82:	d007      	beq.n	8018a94 <rcl_action_take_cancel_request+0x64>
 8018a84:	f240 2259 	movw	r2, #601	; 0x259
 8018a88:	f640 0399 	movw	r3, #2201	; 0x899
 8018a8c:	4290      	cmp	r0, r2
 8018a8e:	bf0c      	ite	eq
 8018a90:	4618      	moveq	r0, r3
 8018a92:	2001      	movne	r0, #1
 8018a94:	bd70      	pop	{r4, r5, r6, pc}
 8018a96:	f7f7 ff2f 	bl	80108f8 <rcutils_reset_error>
 8018a9a:	f640 0098 	movw	r0, #2200	; 0x898
 8018a9e:	bd70      	pop	{r4, r5, r6, pc}
 8018aa0:	f640 0098 	movw	r0, #2200	; 0x898
 8018aa4:	bd70      	pop	{r4, r5, r6, pc}
 8018aa6:	200b      	movs	r0, #11
 8018aa8:	bd70      	pop	{r4, r5, r6, pc}
 8018aaa:	f640 0098 	movw	r0, #2200	; 0x898
 8018aae:	4770      	bx	lr

08018ab0 <rcl_action_send_cancel_response>:
 8018ab0:	b390      	cbz	r0, 8018b18 <rcl_action_send_cancel_response+0x68>
 8018ab2:	b570      	push	{r4, r5, r6, lr}
 8018ab4:	4604      	mov	r4, r0
 8018ab6:	6800      	ldr	r0, [r0, #0]
 8018ab8:	b348      	cbz	r0, 8018b0e <rcl_action_send_cancel_response+0x5e>
 8018aba:	460e      	mov	r6, r1
 8018abc:	4615      	mov	r5, r2
 8018abe:	f7f6 fdb3 	bl	800f628 <rcl_service_is_valid>
 8018ac2:	b1f8      	cbz	r0, 8018b04 <rcl_action_send_cancel_response+0x54>
 8018ac4:	6820      	ldr	r0, [r4, #0]
 8018ac6:	3004      	adds	r0, #4
 8018ac8:	f7f6 fdae 	bl	800f628 <rcl_service_is_valid>
 8018acc:	b1d0      	cbz	r0, 8018b04 <rcl_action_send_cancel_response+0x54>
 8018ace:	6820      	ldr	r0, [r4, #0]
 8018ad0:	3008      	adds	r0, #8
 8018ad2:	f7f6 fda9 	bl	800f628 <rcl_service_is_valid>
 8018ad6:	b1a8      	cbz	r0, 8018b04 <rcl_action_send_cancel_response+0x54>
 8018ad8:	6820      	ldr	r0, [r4, #0]
 8018ada:	300c      	adds	r0, #12
 8018adc:	f7f6 fc68 	bl	800f3b0 <rcl_publisher_is_valid>
 8018ae0:	b180      	cbz	r0, 8018b04 <rcl_action_send_cancel_response+0x54>
 8018ae2:	6820      	ldr	r0, [r4, #0]
 8018ae4:	3010      	adds	r0, #16
 8018ae6:	f7f6 fc63 	bl	800f3b0 <rcl_publisher_is_valid>
 8018aea:	b158      	cbz	r0, 8018b04 <rcl_action_send_cancel_response+0x54>
 8018aec:	b195      	cbz	r5, 8018b14 <rcl_action_send_cancel_response+0x64>
 8018aee:	b18e      	cbz	r6, 8018b14 <rcl_action_send_cancel_response+0x64>
 8018af0:	6820      	ldr	r0, [r4, #0]
 8018af2:	462a      	mov	r2, r5
 8018af4:	4631      	mov	r1, r6
 8018af6:	3004      	adds	r0, #4
 8018af8:	f7f6 fd7e 	bl	800f5f8 <rcl_send_response>
 8018afc:	3800      	subs	r0, #0
 8018afe:	bf18      	it	ne
 8018b00:	2001      	movne	r0, #1
 8018b02:	bd70      	pop	{r4, r5, r6, pc}
 8018b04:	f7f7 fef8 	bl	80108f8 <rcutils_reset_error>
 8018b08:	f640 0098 	movw	r0, #2200	; 0x898
 8018b0c:	bd70      	pop	{r4, r5, r6, pc}
 8018b0e:	f640 0098 	movw	r0, #2200	; 0x898
 8018b12:	bd70      	pop	{r4, r5, r6, pc}
 8018b14:	200b      	movs	r0, #11
 8018b16:	bd70      	pop	{r4, r5, r6, pc}
 8018b18:	f640 0098 	movw	r0, #2200	; 0x898
 8018b1c:	4770      	bx	lr
 8018b1e:	bf00      	nop

08018b20 <rcl_action_wait_set_add_action_server>:
 8018b20:	2800      	cmp	r0, #0
 8018b22:	d04d      	beq.n	8018bc0 <rcl_action_wait_set_add_action_server+0xa0>
 8018b24:	b570      	push	{r4, r5, r6, lr}
 8018b26:	460c      	mov	r4, r1
 8018b28:	b159      	cbz	r1, 8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b2a:	4605      	mov	r5, r0
 8018b2c:	6808      	ldr	r0, [r1, #0]
 8018b2e:	b140      	cbz	r0, 8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b30:	4616      	mov	r6, r2
 8018b32:	f7f6 fd79 	bl	800f628 <rcl_service_is_valid>
 8018b36:	b120      	cbz	r0, 8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b38:	6820      	ldr	r0, [r4, #0]
 8018b3a:	3004      	adds	r0, #4
 8018b3c:	f7f6 fd74 	bl	800f628 <rcl_service_is_valid>
 8018b40:	b910      	cbnz	r0, 8018b48 <rcl_action_wait_set_add_action_server+0x28>
 8018b42:	f640 0098 	movw	r0, #2200	; 0x898
 8018b46:	bd70      	pop	{r4, r5, r6, pc}
 8018b48:	6820      	ldr	r0, [r4, #0]
 8018b4a:	3008      	adds	r0, #8
 8018b4c:	f7f6 fd6c 	bl	800f628 <rcl_service_is_valid>
 8018b50:	2800      	cmp	r0, #0
 8018b52:	d0f6      	beq.n	8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b54:	6820      	ldr	r0, [r4, #0]
 8018b56:	300c      	adds	r0, #12
 8018b58:	f7f6 fc42 	bl	800f3e0 <rcl_publisher_is_valid_except_context>
 8018b5c:	2800      	cmp	r0, #0
 8018b5e:	d0f0      	beq.n	8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b60:	6820      	ldr	r0, [r4, #0]
 8018b62:	3010      	adds	r0, #16
 8018b64:	f7f6 fc3c 	bl	800f3e0 <rcl_publisher_is_valid_except_context>
 8018b68:	2800      	cmp	r0, #0
 8018b6a:	d0ea      	beq.n	8018b42 <rcl_action_wait_set_add_action_server+0x22>
 8018b6c:	6821      	ldr	r1, [r4, #0]
 8018b6e:	4628      	mov	r0, r5
 8018b70:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 8018b74:	f7ff fad2 	bl	801811c <rcl_wait_set_add_service>
 8018b78:	2800      	cmp	r0, #0
 8018b7a:	d1e4      	bne.n	8018b46 <rcl_action_wait_set_add_action_server+0x26>
 8018b7c:	6821      	ldr	r1, [r4, #0]
 8018b7e:	4628      	mov	r0, r5
 8018b80:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 8018b84:	3104      	adds	r1, #4
 8018b86:	f7ff fac9 	bl	801811c <rcl_wait_set_add_service>
 8018b8a:	2800      	cmp	r0, #0
 8018b8c:	d1db      	bne.n	8018b46 <rcl_action_wait_set_add_action_server+0x26>
 8018b8e:	6821      	ldr	r1, [r4, #0]
 8018b90:	4628      	mov	r0, r5
 8018b92:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 8018b96:	3108      	adds	r1, #8
 8018b98:	f7ff fac0 	bl	801811c <rcl_wait_set_add_service>
 8018b9c:	2800      	cmp	r0, #0
 8018b9e:	d1d2      	bne.n	8018b46 <rcl_action_wait_set_add_action_server+0x26>
 8018ba0:	6821      	ldr	r1, [r4, #0]
 8018ba2:	4628      	mov	r0, r5
 8018ba4:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 8018ba8:	3114      	adds	r1, #20
 8018baa:	f7ff fa5b 	bl	8018064 <rcl_wait_set_add_timer>
 8018bae:	2800      	cmp	r0, #0
 8018bb0:	d1c9      	bne.n	8018b46 <rcl_action_wait_set_add_action_server+0x26>
 8018bb2:	2e00      	cmp	r6, #0
 8018bb4:	d0c7      	beq.n	8018b46 <rcl_action_wait_set_add_action_server+0x26>
 8018bb6:	6823      	ldr	r3, [r4, #0]
 8018bb8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8018bbc:	6033      	str	r3, [r6, #0]
 8018bbe:	bd70      	pop	{r4, r5, r6, pc}
 8018bc0:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018bc4:	4770      	bx	lr
 8018bc6:	bf00      	nop

08018bc8 <rcl_action_server_wait_set_get_entities_ready>:
 8018bc8:	2800      	cmp	r0, #0
 8018bca:	d067      	beq.n	8018c9c <rcl_action_server_wait_set_get_entities_ready+0xd4>
 8018bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018bd0:	460c      	mov	r4, r1
 8018bd2:	b161      	cbz	r1, 8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018bd4:	4605      	mov	r5, r0
 8018bd6:	6808      	ldr	r0, [r1, #0]
 8018bd8:	b148      	cbz	r0, 8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018bda:	4616      	mov	r6, r2
 8018bdc:	4698      	mov	r8, r3
 8018bde:	f7f6 fd23 	bl	800f628 <rcl_service_is_valid>
 8018be2:	b120      	cbz	r0, 8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018be4:	6820      	ldr	r0, [r4, #0]
 8018be6:	3004      	adds	r0, #4
 8018be8:	f7f6 fd1e 	bl	800f628 <rcl_service_is_valid>
 8018bec:	b918      	cbnz	r0, 8018bf6 <rcl_action_server_wait_set_get_entities_ready+0x2e>
 8018bee:	f640 0098 	movw	r0, #2200	; 0x898
 8018bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018bf6:	6820      	ldr	r0, [r4, #0]
 8018bf8:	3008      	adds	r0, #8
 8018bfa:	f7f6 fd15 	bl	800f628 <rcl_service_is_valid>
 8018bfe:	2800      	cmp	r0, #0
 8018c00:	d0f5      	beq.n	8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018c02:	6820      	ldr	r0, [r4, #0]
 8018c04:	300c      	adds	r0, #12
 8018c06:	f7f6 fbeb 	bl	800f3e0 <rcl_publisher_is_valid_except_context>
 8018c0a:	2800      	cmp	r0, #0
 8018c0c:	d0ef      	beq.n	8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018c0e:	6820      	ldr	r0, [r4, #0]
 8018c10:	3010      	adds	r0, #16
 8018c12:	f7f6 fbe5 	bl	800f3e0 <rcl_publisher_is_valid_except_context>
 8018c16:	2800      	cmp	r0, #0
 8018c18:	d0e9      	beq.n	8018bee <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018c1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018c1e:	2a00      	cmp	r2, #0
 8018c20:	bf18      	it	ne
 8018c22:	2b00      	cmpne	r3, #0
 8018c24:	bf0c      	ite	eq
 8018c26:	2101      	moveq	r1, #1
 8018c28:	2100      	movne	r1, #0
 8018c2a:	f1b8 0f00 	cmp.w	r8, #0
 8018c2e:	bf08      	it	eq
 8018c30:	f041 0101 	orreq.w	r1, r1, #1
 8018c34:	bba9      	cbnz	r1, 8018ca2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8018c36:	b3a6      	cbz	r6, 8018ca2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8018c38:	6821      	ldr	r1, [r4, #0]
 8018c3a:	2000      	movs	r0, #0
 8018c3c:	692c      	ldr	r4, [r5, #16]
 8018c3e:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 8018c42:	6a2f      	ldr	r7, [r5, #32]
 8018c44:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018c48:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 8018c4c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 8018c50:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 8018c54:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 8018c58:	1a64      	subs	r4, r4, r1
 8018c5a:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 8018c5e:	fab4 f484 	clz	r4, r4
 8018c62:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8018c66:	0964      	lsrs	r4, r4, #5
 8018c68:	7034      	strb	r4, [r6, #0]
 8018c6a:	1d0c      	adds	r4, r1, #4
 8018c6c:	1b2c      	subs	r4, r5, r4
 8018c6e:	fab4 f484 	clz	r4, r4
 8018c72:	0964      	lsrs	r4, r4, #5
 8018c74:	f888 4000 	strb.w	r4, [r8]
 8018c78:	f101 0408 	add.w	r4, r1, #8
 8018c7c:	1b1b      	subs	r3, r3, r4
 8018c7e:	9c06      	ldr	r4, [sp, #24]
 8018c80:	fab3 f383 	clz	r3, r3
 8018c84:	095b      	lsrs	r3, r3, #5
 8018c86:	7023      	strb	r3, [r4, #0]
 8018c88:	f101 0314 	add.w	r3, r1, #20
 8018c8c:	1ad3      	subs	r3, r2, r3
 8018c8e:	9a07      	ldr	r2, [sp, #28]
 8018c90:	fab3 f383 	clz	r3, r3
 8018c94:	095b      	lsrs	r3, r3, #5
 8018c96:	7013      	strb	r3, [r2, #0]
 8018c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c9c:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018ca0:	4770      	bx	lr
 8018ca2:	200b      	movs	r0, #11
 8018ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018ca8 <_execute_event_handler>:
 8018ca8:	2002      	movs	r0, #2
 8018caa:	4770      	bx	lr

08018cac <_cancel_goal_event_handler>:
 8018cac:	2003      	movs	r0, #3
 8018cae:	4770      	bx	lr

08018cb0 <_succeed_event_handler>:
 8018cb0:	2004      	movs	r0, #4
 8018cb2:	4770      	bx	lr

08018cb4 <_abort_event_handler>:
 8018cb4:	2006      	movs	r0, #6
 8018cb6:	4770      	bx	lr

08018cb8 <_canceled_event_handler>:
 8018cb8:	2005      	movs	r0, #5
 8018cba:	4770      	bx	lr

08018cbc <rcl_action_transition_goal_state>:
 8018cbc:	b2c2      	uxtb	r2, r0
 8018cbe:	2a06      	cmp	r2, #6
 8018cc0:	d810      	bhi.n	8018ce4 <rcl_action_transition_goal_state+0x28>
 8018cc2:	2904      	cmp	r1, #4
 8018cc4:	d80e      	bhi.n	8018ce4 <rcl_action_transition_goal_state+0x28>
 8018cc6:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8018cca:	b410      	push	{r4}
 8018ccc:	1853      	adds	r3, r2, r1
 8018cce:	4c06      	ldr	r4, [pc, #24]	; (8018ce8 <rcl_action_transition_goal_state+0x2c>)
 8018cd0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8018cd4:	b113      	cbz	r3, 8018cdc <rcl_action_transition_goal_state+0x20>
 8018cd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018cda:	4718      	bx	r3
 8018cdc:	2000      	movs	r0, #0
 8018cde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018ce2:	4770      	bx	lr
 8018ce4:	2000      	movs	r0, #0
 8018ce6:	4770      	bx	lr
 8018ce8:	0801d944 	.word	0x0801d944

08018cec <rcl_action_get_zero_initialized_cancel_response>:
 8018cec:	b510      	push	{r4, lr}
 8018cee:	4c07      	ldr	r4, [pc, #28]	; (8018d0c <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8018cf0:	4686      	mov	lr, r0
 8018cf2:	4684      	mov	ip, r0
 8018cf4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018cf6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018cfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018cfc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018d00:	6823      	ldr	r3, [r4, #0]
 8018d02:	4670      	mov	r0, lr
 8018d04:	f8cc 3000 	str.w	r3, [ip]
 8018d08:	bd10      	pop	{r4, pc}
 8018d0a:	bf00      	nop
 8018d0c:	0801d9d0 	.word	0x0801d9d0

08018d10 <rclc_action_send_result_request>:
 8018d10:	b1d0      	cbz	r0, 8018d48 <rclc_action_send_result_request+0x38>
 8018d12:	4684      	mov	ip, r0
 8018d14:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8018d18:	b500      	push	{lr}
 8018d1a:	b087      	sub	sp, #28
 8018d1c:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8018d20:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8018d24:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8018d28:	f10d 0e08 	add.w	lr, sp, #8
 8018d2c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018d30:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8018d34:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 8018d38:	a902      	add	r1, sp, #8
 8018d3a:	3010      	adds	r0, #16
 8018d3c:	f7ff fbcc 	bl	80184d8 <rcl_action_send_result_request>
 8018d40:	b920      	cbnz	r0, 8018d4c <rclc_action_send_result_request+0x3c>
 8018d42:	b007      	add	sp, #28
 8018d44:	f85d fb04 	ldr.w	pc, [sp], #4
 8018d48:	200b      	movs	r0, #11
 8018d4a:	4770      	bx	lr
 8018d4c:	9001      	str	r0, [sp, #4]
 8018d4e:	f7f7 fdd3 	bl	80108f8 <rcutils_reset_error>
 8018d52:	9801      	ldr	r0, [sp, #4]
 8018d54:	b007      	add	sp, #28
 8018d56:	f85d fb04 	ldr.w	pc, [sp], #4
 8018d5a:	bf00      	nop

08018d5c <rclc_action_take_goal_handle>:
 8018d5c:	b160      	cbz	r0, 8018d78 <rclc_action_take_goal_handle+0x1c>
 8018d5e:	6883      	ldr	r3, [r0, #8]
 8018d60:	b143      	cbz	r3, 8018d74 <rclc_action_take_goal_handle+0x18>
 8018d62:	6819      	ldr	r1, [r3, #0]
 8018d64:	2200      	movs	r2, #0
 8018d66:	6081      	str	r1, [r0, #8]
 8018d68:	721a      	strb	r2, [r3, #8]
 8018d6a:	68c1      	ldr	r1, [r0, #12]
 8018d6c:	621a      	str	r2, [r3, #32]
 8018d6e:	849a      	strh	r2, [r3, #36]	; 0x24
 8018d70:	6019      	str	r1, [r3, #0]
 8018d72:	60c3      	str	r3, [r0, #12]
 8018d74:	4618      	mov	r0, r3
 8018d76:	4770      	bx	lr
 8018d78:	4603      	mov	r3, r0
 8018d7a:	e7fb      	b.n	8018d74 <rclc_action_take_goal_handle+0x18>

08018d7c <rclc_action_remove_used_goal_handle>:
 8018d7c:	b180      	cbz	r0, 8018da0 <rclc_action_remove_used_goal_handle+0x24>
 8018d7e:	b179      	cbz	r1, 8018da0 <rclc_action_remove_used_goal_handle+0x24>
 8018d80:	68c3      	ldr	r3, [r0, #12]
 8018d82:	4299      	cmp	r1, r3
 8018d84:	d00d      	beq.n	8018da2 <rclc_action_remove_used_goal_handle+0x26>
 8018d86:	b12b      	cbz	r3, 8018d94 <rclc_action_remove_used_goal_handle+0x18>
 8018d88:	681a      	ldr	r2, [r3, #0]
 8018d8a:	4291      	cmp	r1, r2
 8018d8c:	d003      	beq.n	8018d96 <rclc_action_remove_used_goal_handle+0x1a>
 8018d8e:	4613      	mov	r3, r2
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	d1f9      	bne.n	8018d88 <rclc_action_remove_used_goal_handle+0xc>
 8018d94:	4770      	bx	lr
 8018d96:	680a      	ldr	r2, [r1, #0]
 8018d98:	601a      	str	r2, [r3, #0]
 8018d9a:	6883      	ldr	r3, [r0, #8]
 8018d9c:	600b      	str	r3, [r1, #0]
 8018d9e:	6081      	str	r1, [r0, #8]
 8018da0:	4770      	bx	lr
 8018da2:	680b      	ldr	r3, [r1, #0]
 8018da4:	60c3      	str	r3, [r0, #12]
 8018da6:	e7f8      	b.n	8018d9a <rclc_action_remove_used_goal_handle+0x1e>

08018da8 <rclc_action_find_goal_handle_by_uuid>:
 8018da8:	b538      	push	{r3, r4, r5, lr}
 8018daa:	b181      	cbz	r1, 8018dce <rclc_action_find_goal_handle_by_uuid+0x26>
 8018dac:	b178      	cbz	r0, 8018dce <rclc_action_find_goal_handle_by_uuid+0x26>
 8018dae:	68c4      	ldr	r4, [r0, #12]
 8018db0:	460d      	mov	r5, r1
 8018db2:	b914      	cbnz	r4, 8018dba <rclc_action_find_goal_handle_by_uuid+0x12>
 8018db4:	e009      	b.n	8018dca <rclc_action_find_goal_handle_by_uuid+0x22>
 8018db6:	6824      	ldr	r4, [r4, #0]
 8018db8:	b13c      	cbz	r4, 8018dca <rclc_action_find_goal_handle_by_uuid+0x22>
 8018dba:	f104 0009 	add.w	r0, r4, #9
 8018dbe:	2210      	movs	r2, #16
 8018dc0:	4629      	mov	r1, r5
 8018dc2:	f002 fd49 	bl	801b858 <memcmp>
 8018dc6:	2800      	cmp	r0, #0
 8018dc8:	d1f5      	bne.n	8018db6 <rclc_action_find_goal_handle_by_uuid+0xe>
 8018dca:	4620      	mov	r0, r4
 8018dcc:	bd38      	pop	{r3, r4, r5, pc}
 8018dce:	2400      	movs	r4, #0
 8018dd0:	4620      	mov	r0, r4
 8018dd2:	bd38      	pop	{r3, r4, r5, pc}

08018dd4 <rclc_action_find_first_handle_by_status>:
 8018dd4:	b140      	cbz	r0, 8018de8 <rclc_action_find_first_handle_by_status+0x14>
 8018dd6:	68c0      	ldr	r0, [r0, #12]
 8018dd8:	b910      	cbnz	r0, 8018de0 <rclc_action_find_first_handle_by_status+0xc>
 8018dda:	e005      	b.n	8018de8 <rclc_action_find_first_handle_by_status+0x14>
 8018ddc:	6800      	ldr	r0, [r0, #0]
 8018dde:	b118      	cbz	r0, 8018de8 <rclc_action_find_first_handle_by_status+0x14>
 8018de0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8018de4:	428b      	cmp	r3, r1
 8018de6:	d1f9      	bne.n	8018ddc <rclc_action_find_first_handle_by_status+0x8>
 8018de8:	4770      	bx	lr
 8018dea:	bf00      	nop

08018dec <rclc_action_find_first_terminated_handle>:
 8018dec:	b140      	cbz	r0, 8018e00 <rclc_action_find_first_terminated_handle+0x14>
 8018dee:	68c0      	ldr	r0, [r0, #12]
 8018df0:	b910      	cbnz	r0, 8018df8 <rclc_action_find_first_terminated_handle+0xc>
 8018df2:	e005      	b.n	8018e00 <rclc_action_find_first_terminated_handle+0x14>
 8018df4:	6800      	ldr	r0, [r0, #0]
 8018df6:	b118      	cbz	r0, 8018e00 <rclc_action_find_first_terminated_handle+0x14>
 8018df8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8018dfc:	2b03      	cmp	r3, #3
 8018dfe:	ddf9      	ble.n	8018df4 <rclc_action_find_first_terminated_handle+0x8>
 8018e00:	4770      	bx	lr
 8018e02:	bf00      	nop

08018e04 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8018e04:	b170      	cbz	r0, 8018e24 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8018e06:	68c0      	ldr	r0, [r0, #12]
 8018e08:	b160      	cbz	r0, 8018e24 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8018e0a:	b410      	push	{r4}
 8018e0c:	e001      	b.n	8018e12 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8018e0e:	6800      	ldr	r0, [r0, #0]
 8018e10:	b128      	cbz	r0, 8018e1e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8018e12:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 8018e16:	4299      	cmp	r1, r3
 8018e18:	bf08      	it	eq
 8018e1a:	4294      	cmpeq	r4, r2
 8018e1c:	d1f7      	bne.n	8018e0e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8018e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018e22:	4770      	bx	lr
 8018e24:	4770      	bx	lr
 8018e26:	bf00      	nop

08018e28 <rclc_action_find_handle_by_result_request_sequence_number>:
 8018e28:	b170      	cbz	r0, 8018e48 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8018e2a:	68c0      	ldr	r0, [r0, #12]
 8018e2c:	b160      	cbz	r0, 8018e48 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8018e2e:	b410      	push	{r4}
 8018e30:	e001      	b.n	8018e36 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8018e32:	6800      	ldr	r0, [r0, #0]
 8018e34:	b128      	cbz	r0, 8018e42 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8018e36:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 8018e3a:	4299      	cmp	r1, r3
 8018e3c:	bf08      	it	eq
 8018e3e:	4294      	cmpeq	r4, r2
 8018e40:	d1f7      	bne.n	8018e32 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8018e42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018e46:	4770      	bx	lr
 8018e48:	4770      	bx	lr
 8018e4a:	bf00      	nop

08018e4c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8018e4c:	b170      	cbz	r0, 8018e6c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8018e4e:	68c0      	ldr	r0, [r0, #12]
 8018e50:	b160      	cbz	r0, 8018e6c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8018e52:	b410      	push	{r4}
 8018e54:	e001      	b.n	8018e5a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8018e56:	6800      	ldr	r0, [r0, #0]
 8018e58:	b128      	cbz	r0, 8018e66 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8018e5a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 8018e5e:	4299      	cmp	r1, r3
 8018e60:	bf08      	it	eq
 8018e62:	4294      	cmpeq	r4, r2
 8018e64:	d1f7      	bne.n	8018e56 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8018e66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018e6a:	4770      	bx	lr
 8018e6c:	4770      	bx	lr
 8018e6e:	bf00      	nop

08018e70 <rclc_action_find_first_handle_with_goal_response>:
 8018e70:	b140      	cbz	r0, 8018e84 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018e72:	68c0      	ldr	r0, [r0, #12]
 8018e74:	b910      	cbnz	r0, 8018e7c <rclc_action_find_first_handle_with_goal_response+0xc>
 8018e76:	e005      	b.n	8018e84 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018e78:	6800      	ldr	r0, [r0, #0]
 8018e7a:	b118      	cbz	r0, 8018e84 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018e7c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d0f9      	beq.n	8018e78 <rclc_action_find_first_handle_with_goal_response+0x8>
 8018e84:	4770      	bx	lr
 8018e86:	bf00      	nop

08018e88 <rclc_action_find_first_handle_with_result_response>:
 8018e88:	b140      	cbz	r0, 8018e9c <rclc_action_find_first_handle_with_result_response+0x14>
 8018e8a:	68c0      	ldr	r0, [r0, #12]
 8018e8c:	b910      	cbnz	r0, 8018e94 <rclc_action_find_first_handle_with_result_response+0xc>
 8018e8e:	e005      	b.n	8018e9c <rclc_action_find_first_handle_with_result_response+0x14>
 8018e90:	6800      	ldr	r0, [r0, #0]
 8018e92:	b118      	cbz	r0, 8018e9c <rclc_action_find_first_handle_with_result_response+0x14>
 8018e94:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8018e98:	2b00      	cmp	r3, #0
 8018e9a:	d0f9      	beq.n	8018e90 <rclc_action_find_first_handle_with_result_response+0x8>
 8018e9c:	4770      	bx	lr
 8018e9e:	bf00      	nop

08018ea0 <rclc_action_server_response_goal_request>:
 8018ea0:	b198      	cbz	r0, 8018eca <rclc_action_server_response_goal_request+0x2a>
 8018ea2:	2200      	movs	r2, #0
 8018ea4:	460b      	mov	r3, r1
 8018ea6:	f100 0128 	add.w	r1, r0, #40	; 0x28
 8018eaa:	b510      	push	{r4, lr}
 8018eac:	6844      	ldr	r4, [r0, #4]
 8018eae:	b086      	sub	sp, #24
 8018eb0:	f104 0010 	add.w	r0, r4, #16
 8018eb4:	9205      	str	r2, [sp, #20]
 8018eb6:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8018eba:	aa03      	add	r2, sp, #12
 8018ebc:	f88d 300c 	strb.w	r3, [sp, #12]
 8018ec0:	f7ff fd40 	bl	8018944 <rcl_action_send_goal_response>
 8018ec4:	b918      	cbnz	r0, 8018ece <rclc_action_server_response_goal_request+0x2e>
 8018ec6:	b006      	add	sp, #24
 8018ec8:	bd10      	pop	{r4, pc}
 8018eca:	200b      	movs	r0, #11
 8018ecc:	4770      	bx	lr
 8018ece:	9001      	str	r0, [sp, #4]
 8018ed0:	f7f7 fd12 	bl	80108f8 <rcutils_reset_error>
 8018ed4:	9801      	ldr	r0, [sp, #4]
 8018ed6:	b006      	add	sp, #24
 8018ed8:	bd10      	pop	{r4, pc}
 8018eda:	bf00      	nop
 8018edc:	0000      	movs	r0, r0
	...

08018ee0 <rclc_action_server_goal_cancel_accept>:
 8018ee0:	b310      	cbz	r0, 8018f28 <rclc_action_server_goal_cancel_accept+0x48>
 8018ee2:	b510      	push	{r4, lr}
 8018ee4:	b090      	sub	sp, #64	; 0x40
 8018ee6:	4604      	mov	r4, r0
 8018ee8:	a806      	add	r0, sp, #24
 8018eea:	f7ff feff 	bl	8018cec <rcl_action_get_zero_initialized_cancel_response>
 8018eee:	2300      	movs	r3, #0
 8018ef0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8018ef4:	46ec      	mov	ip, sp
 8018ef6:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8018efa:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8018efe:	f88d 3018 	strb.w	r3, [sp, #24]
 8018f02:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8018f06:	f8cd d01c 	str.w	sp, [sp, #28]
 8018f0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018f0e:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8018f30 <rclc_action_server_goal_cancel_accept+0x50>
 8018f12:	6860      	ldr	r0, [r4, #4]
 8018f14:	aa06      	add	r2, sp, #24
 8018f16:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8018f1a:	3010      	adds	r0, #16
 8018f1c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8018f20:	f7ff fdc6 	bl	8018ab0 <rcl_action_send_cancel_response>
 8018f24:	b010      	add	sp, #64	; 0x40
 8018f26:	bd10      	pop	{r4, pc}
 8018f28:	200b      	movs	r0, #11
 8018f2a:	4770      	bx	lr
 8018f2c:	f3af 8000 	nop.w
 8018f30:	00000001 	.word	0x00000001
 8018f34:	00000001 	.word	0x00000001

08018f38 <rclc_action_server_goal_cancel_reject>:
 8018f38:	b082      	sub	sp, #8
 8018f3a:	b530      	push	{r4, r5, lr}
 8018f3c:	b08b      	sub	sp, #44	; 0x2c
 8018f3e:	ac0e      	add	r4, sp, #56	; 0x38
 8018f40:	e884 000c 	stmia.w	r4, {r2, r3}
 8018f44:	b188      	cbz	r0, 8018f6a <rclc_action_server_goal_cancel_reject+0x32>
 8018f46:	4604      	mov	r4, r0
 8018f48:	a801      	add	r0, sp, #4
 8018f4a:	460d      	mov	r5, r1
 8018f4c:	f7ff fece 	bl	8018cec <rcl_action_get_zero_initialized_cancel_response>
 8018f50:	aa01      	add	r2, sp, #4
 8018f52:	a90e      	add	r1, sp, #56	; 0x38
 8018f54:	f104 0010 	add.w	r0, r4, #16
 8018f58:	f88d 5004 	strb.w	r5, [sp, #4]
 8018f5c:	f7ff fda8 	bl	8018ab0 <rcl_action_send_cancel_response>
 8018f60:	b00b      	add	sp, #44	; 0x2c
 8018f62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018f66:	b002      	add	sp, #8
 8018f68:	4770      	bx	lr
 8018f6a:	200b      	movs	r0, #11
 8018f6c:	b00b      	add	sp, #44	; 0x2c
 8018f6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018f72:	b002      	add	sp, #8
 8018f74:	4770      	bx	lr
 8018f76:	bf00      	nop

08018f78 <__atomic_load_8>:
 8018f78:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8018f7c:	4a16      	ldr	r2, [pc, #88]	; (8018fd8 <__atomic_load_8+0x60>)
 8018f7e:	4b17      	ldr	r3, [pc, #92]	; (8018fdc <__atomic_load_8+0x64>)
 8018f80:	f04f 0c01 	mov.w	ip, #1
 8018f84:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 8018f88:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8018f8c:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8018f90:	fb02 f101 	mul.w	r1, r2, r1
 8018f94:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8018f98:	fba3 2301 	umull	r2, r3, r3, r1
 8018f9c:	091b      	lsrs	r3, r3, #4
 8018f9e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8018fa2:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8018fa6:	b4d0      	push	{r4, r6, r7}
 8018fa8:	1ac9      	subs	r1, r1, r3
 8018faa:	4c0d      	ldr	r4, [pc, #52]	; (8018fe0 <__atomic_load_8+0x68>)
 8018fac:	1862      	adds	r2, r4, r1
 8018fae:	e8d2 3f4f 	ldrexb	r3, [r2]
 8018fb2:	e8c2 cf46 	strexb	r6, ip, [r2]
 8018fb6:	2e00      	cmp	r6, #0
 8018fb8:	d1f9      	bne.n	8018fae <__atomic_load_8+0x36>
 8018fba:	b2db      	uxtb	r3, r3
 8018fbc:	f3bf 8f5b 	dmb	ish
 8018fc0:	2b00      	cmp	r3, #0
 8018fc2:	d1f4      	bne.n	8018fae <__atomic_load_8+0x36>
 8018fc4:	e9d0 6700 	ldrd	r6, r7, [r0]
 8018fc8:	f3bf 8f5b 	dmb	ish
 8018fcc:	5463      	strb	r3, [r4, r1]
 8018fce:	4630      	mov	r0, r6
 8018fd0:	4639      	mov	r1, r7
 8018fd2:	bcd0      	pop	{r4, r6, r7}
 8018fd4:	4770      	bx	lr
 8018fd6:	bf00      	nop
 8018fd8:	27d4eb2d 	.word	0x27d4eb2d
 8018fdc:	b21642c9 	.word	0xb21642c9
 8018fe0:	20011470 	.word	0x20011470

08018fe4 <__atomic_store_8>:
 8018fe4:	b570      	push	{r4, r5, r6, lr}
 8018fe6:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8018fea:	4916      	ldr	r1, [pc, #88]	; (8019044 <__atomic_store_8+0x60>)
 8018fec:	4c16      	ldr	r4, [pc, #88]	; (8019048 <__atomic_store_8+0x64>)
 8018fee:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 8018ff2:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8018ff6:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8018ffa:	fb01 fe0e 	mul.w	lr, r1, lr
 8018ffe:	4913      	ldr	r1, [pc, #76]	; (801904c <__atomic_store_8+0x68>)
 8019000:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8019004:	fba1 510e 	umull	r5, r1, r1, lr
 8019008:	f04f 0501 	mov.w	r5, #1
 801900c:	0909      	lsrs	r1, r1, #4
 801900e:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8019012:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 8019016:	ebae 0e01 	sub.w	lr, lr, r1
 801901a:	eb04 0c0e 	add.w	ip, r4, lr
 801901e:	e8dc 1f4f 	ldrexb	r1, [ip]
 8019022:	e8cc 5f46 	strexb	r6, r5, [ip]
 8019026:	2e00      	cmp	r6, #0
 8019028:	d1f9      	bne.n	801901e <__atomic_store_8+0x3a>
 801902a:	b2c9      	uxtb	r1, r1
 801902c:	f3bf 8f5b 	dmb	ish
 8019030:	2900      	cmp	r1, #0
 8019032:	d1f4      	bne.n	801901e <__atomic_store_8+0x3a>
 8019034:	e9c0 2300 	strd	r2, r3, [r0]
 8019038:	f3bf 8f5b 	dmb	ish
 801903c:	f804 100e 	strb.w	r1, [r4, lr]
 8019040:	bd70      	pop	{r4, r5, r6, pc}
 8019042:	bf00      	nop
 8019044:	27d4eb2d 	.word	0x27d4eb2d
 8019048:	20011470 	.word	0x20011470
 801904c:	b21642c9 	.word	0xb21642c9

08019050 <__atomic_exchange_8>:
 8019050:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8019054:	4917      	ldr	r1, [pc, #92]	; (80190b4 <__atomic_exchange_8+0x64>)
 8019056:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 801905a:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801905e:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8019062:	fb01 fc0c 	mul.w	ip, r1, ip
 8019066:	4914      	ldr	r1, [pc, #80]	; (80190b8 <__atomic_exchange_8+0x68>)
 8019068:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 801906c:	b570      	push	{r4, r5, r6, lr}
 801906e:	4686      	mov	lr, r0
 8019070:	fba1 010c 	umull	r0, r1, r1, ip
 8019074:	4d11      	ldr	r5, [pc, #68]	; (80190bc <__atomic_exchange_8+0x6c>)
 8019076:	f04f 0001 	mov.w	r0, #1
 801907a:	0909      	lsrs	r1, r1, #4
 801907c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8019080:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8019084:	ebac 0c01 	sub.w	ip, ip, r1
 8019088:	eb05 010c 	add.w	r1, r5, ip
 801908c:	e8d1 4f4f 	ldrexb	r4, [r1]
 8019090:	e8c1 0f46 	strexb	r6, r0, [r1]
 8019094:	2e00      	cmp	r6, #0
 8019096:	d1f9      	bne.n	801908c <__atomic_exchange_8+0x3c>
 8019098:	b2e4      	uxtb	r4, r4
 801909a:	f3bf 8f5b 	dmb	ish
 801909e:	2c00      	cmp	r4, #0
 80190a0:	d1f4      	bne.n	801908c <__atomic_exchange_8+0x3c>
 80190a2:	e9de 0100 	ldrd	r0, r1, [lr]
 80190a6:	e9ce 2300 	strd	r2, r3, [lr]
 80190aa:	f3bf 8f5b 	dmb	ish
 80190ae:	f805 400c 	strb.w	r4, [r5, ip]
 80190b2:	bd70      	pop	{r4, r5, r6, pc}
 80190b4:	27d4eb2d 	.word	0x27d4eb2d
 80190b8:	b21642c9 	.word	0xb21642c9
 80190bc:	20011470 	.word	0x20011470

080190c0 <rcutils_is_directory>:
 80190c0:	2000      	movs	r0, #0
 80190c2:	4770      	bx	lr

080190c4 <rcutils_join_path>:
 80190c4:	b082      	sub	sp, #8
 80190c6:	2000      	movs	r0, #0
 80190c8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80190cc:	b002      	add	sp, #8
 80190ce:	4770      	bx	lr

080190d0 <rcutils_to_native_path>:
 80190d0:	b084      	sub	sp, #16
 80190d2:	2000      	movs	r0, #0
 80190d4:	f10d 0c04 	add.w	ip, sp, #4
 80190d8:	b004      	add	sp, #16
 80190da:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 80190de:	4770      	bx	lr

080190e0 <rcutils_string_array_fini>:
 80190e0:	b328      	cbz	r0, 801912e <rcutils_string_array_fini+0x4e>
 80190e2:	b570      	push	{r4, r5, r6, lr}
 80190e4:	4604      	mov	r4, r0
 80190e6:	6840      	ldr	r0, [r0, #4]
 80190e8:	b1e0      	cbz	r0, 8019124 <rcutils_string_array_fini+0x44>
 80190ea:	f104 0008 	add.w	r0, r4, #8
 80190ee:	f7f7 fbc5 	bl	801087c <rcutils_allocator_is_valid>
 80190f2:	b1c0      	cbz	r0, 8019126 <rcutils_string_array_fini+0x46>
 80190f4:	6823      	ldr	r3, [r4, #0]
 80190f6:	b1c3      	cbz	r3, 801912a <rcutils_string_array_fini+0x4a>
 80190f8:	2500      	movs	r5, #0
 80190fa:	6860      	ldr	r0, [r4, #4]
 80190fc:	462e      	mov	r6, r5
 80190fe:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8019102:	68e3      	ldr	r3, [r4, #12]
 8019104:	69a1      	ldr	r1, [r4, #24]
 8019106:	4798      	blx	r3
 8019108:	e9d4 3000 	ldrd	r3, r0, [r4]
 801910c:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8019110:	3501      	adds	r5, #1
 8019112:	429d      	cmp	r5, r3
 8019114:	d3f3      	bcc.n	80190fe <rcutils_string_array_fini+0x1e>
 8019116:	68e3      	ldr	r3, [r4, #12]
 8019118:	69a1      	ldr	r1, [r4, #24]
 801911a:	4798      	blx	r3
 801911c:	2300      	movs	r3, #0
 801911e:	4618      	mov	r0, r3
 8019120:	e9c4 3300 	strd	r3, r3, [r4]
 8019124:	bd70      	pop	{r4, r5, r6, pc}
 8019126:	200b      	movs	r0, #11
 8019128:	bd70      	pop	{r4, r5, r6, pc}
 801912a:	6860      	ldr	r0, [r4, #4]
 801912c:	e7f3      	b.n	8019116 <rcutils_string_array_fini+0x36>
 801912e:	200b      	movs	r0, #11
 8019130:	4770      	bx	lr
 8019132:	bf00      	nop

08019134 <rcutils_get_zero_initialized_string_map>:
 8019134:	2000      	movs	r0, #0
 8019136:	4b01      	ldr	r3, [pc, #4]	; (801913c <rcutils_get_zero_initialized_string_map+0x8>)
 8019138:	6018      	str	r0, [r3, #0]
 801913a:	4770      	bx	lr
 801913c:	20011488 	.word	0x20011488

08019140 <rcutils_string_map_reserve>:
 8019140:	2800      	cmp	r0, #0
 8019142:	d05e      	beq.n	8019202 <rcutils_string_map_reserve+0xc2>
 8019144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019148:	460c      	mov	r4, r1
 801914a:	6801      	ldr	r1, [r0, #0]
 801914c:	b082      	sub	sp, #8
 801914e:	4605      	mov	r5, r0
 8019150:	b129      	cbz	r1, 801915e <rcutils_string_map_reserve+0x1e>
 8019152:	68cb      	ldr	r3, [r1, #12]
 8019154:	42a3      	cmp	r3, r4
 8019156:	d906      	bls.n	8019166 <rcutils_string_map_reserve+0x26>
 8019158:	461c      	mov	r4, r3
 801915a:	2900      	cmp	r1, #0
 801915c:	d1f9      	bne.n	8019152 <rcutils_string_map_reserve+0x12>
 801915e:	201f      	movs	r0, #31
 8019160:	b002      	add	sp, #8
 8019162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019166:	688b      	ldr	r3, [r1, #8]
 8019168:	42a3      	cmp	r3, r4
 801916a:	d046      	beq.n	80191fa <rcutils_string_map_reserve+0xba>
 801916c:	6a0e      	ldr	r6, [r1, #32]
 801916e:	2c00      	cmp	r4, #0
 8019170:	d033      	beq.n	80191da <rcutils_string_map_reserve+0x9a>
 8019172:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8019176:	d242      	bcs.n	80191fe <rcutils_string_map_reserve+0xbe>
 8019178:	00a7      	lsls	r7, r4, #2
 801917a:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801917e:	6808      	ldr	r0, [r1, #0]
 8019180:	4632      	mov	r2, r6
 8019182:	4639      	mov	r1, r7
 8019184:	47c0      	blx	r8
 8019186:	2800      	cmp	r0, #0
 8019188:	d039      	beq.n	80191fe <rcutils_string_map_reserve+0xbe>
 801918a:	682b      	ldr	r3, [r5, #0]
 801918c:	4632      	mov	r2, r6
 801918e:	4639      	mov	r1, r7
 8019190:	6018      	str	r0, [r3, #0]
 8019192:	6858      	ldr	r0, [r3, #4]
 8019194:	47c0      	blx	r8
 8019196:	2800      	cmp	r0, #0
 8019198:	d031      	beq.n	80191fe <rcutils_string_map_reserve+0xbe>
 801919a:	682d      	ldr	r5, [r5, #0]
 801919c:	68ab      	ldr	r3, [r5, #8]
 801919e:	6068      	str	r0, [r5, #4]
 80191a0:	42a3      	cmp	r3, r4
 80191a2:	d225      	bcs.n	80191f0 <rcutils_string_map_reserve+0xb0>
 80191a4:	682a      	ldr	r2, [r5, #0]
 80191a6:	eb00 0c07 	add.w	ip, r0, r7
 80191aa:	0099      	lsls	r1, r3, #2
 80191ac:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 80191b0:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 80191b4:	45e6      	cmp	lr, ip
 80191b6:	d203      	bcs.n	80191c0 <rcutils_string_map_reserve+0x80>
 80191b8:	eb02 0c07 	add.w	ip, r2, r7
 80191bc:	4566      	cmp	r6, ip
 80191be:	d322      	bcc.n	8019206 <rcutils_string_map_reserve+0xc6>
 80191c0:	1ae3      	subs	r3, r4, r3
 80191c2:	4670      	mov	r0, lr
 80191c4:	2100      	movs	r1, #0
 80191c6:	009a      	lsls	r2, r3, #2
 80191c8:	9201      	str	r2, [sp, #4]
 80191ca:	f002 fb6f 	bl	801b8ac <memset>
 80191ce:	9a01      	ldr	r2, [sp, #4]
 80191d0:	2100      	movs	r1, #0
 80191d2:	4630      	mov	r0, r6
 80191d4:	f002 fb6a 	bl	801b8ac <memset>
 80191d8:	e00a      	b.n	80191f0 <rcutils_string_map_reserve+0xb0>
 80191da:	694f      	ldr	r7, [r1, #20]
 80191dc:	6808      	ldr	r0, [r1, #0]
 80191de:	4631      	mov	r1, r6
 80191e0:	47b8      	blx	r7
 80191e2:	682b      	ldr	r3, [r5, #0]
 80191e4:	4631      	mov	r1, r6
 80191e6:	6858      	ldr	r0, [r3, #4]
 80191e8:	601c      	str	r4, [r3, #0]
 80191ea:	47b8      	blx	r7
 80191ec:	682d      	ldr	r5, [r5, #0]
 80191ee:	606c      	str	r4, [r5, #4]
 80191f0:	2000      	movs	r0, #0
 80191f2:	60ac      	str	r4, [r5, #8]
 80191f4:	b002      	add	sp, #8
 80191f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80191fa:	2000      	movs	r0, #0
 80191fc:	e7b0      	b.n	8019160 <rcutils_string_map_reserve+0x20>
 80191fe:	200a      	movs	r0, #10
 8019200:	e7ae      	b.n	8019160 <rcutils_string_map_reserve+0x20>
 8019202:	200b      	movs	r0, #11
 8019204:	4770      	bx	lr
 8019206:	1f0b      	subs	r3, r1, #4
 8019208:	4418      	add	r0, r3
 801920a:	4413      	add	r3, r2
 801920c:	3a04      	subs	r2, #4
 801920e:	4417      	add	r7, r2
 8019210:	2200      	movs	r2, #0
 8019212:	f843 2f04 	str.w	r2, [r3, #4]!
 8019216:	42bb      	cmp	r3, r7
 8019218:	f840 2f04 	str.w	r2, [r0, #4]!
 801921c:	d1f9      	bne.n	8019212 <rcutils_string_map_reserve+0xd2>
 801921e:	e7e7      	b.n	80191f0 <rcutils_string_map_reserve+0xb0>

08019220 <rcutils_string_map_init>:
 8019220:	b082      	sub	sp, #8
 8019222:	b570      	push	{r4, r5, r6, lr}
 8019224:	ac04      	add	r4, sp, #16
 8019226:	e884 000c 	stmia.w	r4, {r2, r3}
 801922a:	b380      	cbz	r0, 801928e <rcutils_string_map_init+0x6e>
 801922c:	6806      	ldr	r6, [r0, #0]
 801922e:	4604      	mov	r4, r0
 8019230:	b12e      	cbz	r6, 801923e <rcutils_string_map_init+0x1e>
 8019232:	251e      	movs	r5, #30
 8019234:	4628      	mov	r0, r5
 8019236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801923a:	b002      	add	sp, #8
 801923c:	4770      	bx	lr
 801923e:	a804      	add	r0, sp, #16
 8019240:	460d      	mov	r5, r1
 8019242:	f7f7 fb1b 	bl	801087c <rcutils_allocator_is_valid>
 8019246:	b310      	cbz	r0, 801928e <rcutils_string_map_init+0x6e>
 8019248:	9b04      	ldr	r3, [sp, #16]
 801924a:	2024      	movs	r0, #36	; 0x24
 801924c:	9908      	ldr	r1, [sp, #32]
 801924e:	4798      	blx	r3
 8019250:	6020      	str	r0, [r4, #0]
 8019252:	b310      	cbz	r0, 801929a <rcutils_string_map_init+0x7a>
 8019254:	f10d 0e10 	add.w	lr, sp, #16
 8019258:	f100 0c10 	add.w	ip, r0, #16
 801925c:	e9c0 6600 	strd	r6, r6, [r0]
 8019260:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8019264:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019268:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801926c:	f8de 3000 	ldr.w	r3, [lr]
 8019270:	4629      	mov	r1, r5
 8019272:	4620      	mov	r0, r4
 8019274:	f8cc 3000 	str.w	r3, [ip]
 8019278:	f7ff ff62 	bl	8019140 <rcutils_string_map_reserve>
 801927c:	4605      	mov	r5, r0
 801927e:	2800      	cmp	r0, #0
 8019280:	d0d8      	beq.n	8019234 <rcutils_string_map_init+0x14>
 8019282:	9b05      	ldr	r3, [sp, #20]
 8019284:	9908      	ldr	r1, [sp, #32]
 8019286:	6820      	ldr	r0, [r4, #0]
 8019288:	4798      	blx	r3
 801928a:	6026      	str	r6, [r4, #0]
 801928c:	e7d2      	b.n	8019234 <rcutils_string_map_init+0x14>
 801928e:	250b      	movs	r5, #11
 8019290:	4628      	mov	r0, r5
 8019292:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019296:	b002      	add	sp, #8
 8019298:	4770      	bx	lr
 801929a:	250a      	movs	r5, #10
 801929c:	e7ca      	b.n	8019234 <rcutils_string_map_init+0x14>
 801929e:	bf00      	nop

080192a0 <rcutils_string_map_fini>:
 80192a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80192a4:	b082      	sub	sp, #8
 80192a6:	2800      	cmp	r0, #0
 80192a8:	d03a      	beq.n	8019320 <rcutils_string_map_fini+0x80>
 80192aa:	6804      	ldr	r4, [r0, #0]
 80192ac:	4606      	mov	r6, r0
 80192ae:	2c00      	cmp	r4, #0
 80192b0:	d032      	beq.n	8019318 <rcutils_string_map_fini+0x78>
 80192b2:	68a3      	ldr	r3, [r4, #8]
 80192b4:	b32b      	cbz	r3, 8019302 <rcutils_string_map_fini+0x62>
 80192b6:	2500      	movs	r5, #0
 80192b8:	6822      	ldr	r2, [r4, #0]
 80192ba:	462f      	mov	r7, r5
 80192bc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80192c0:	b1e0      	cbz	r0, 80192fc <rcutils_string_map_fini+0x5c>
 80192c2:	6a21      	ldr	r1, [r4, #32]
 80192c4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80192c8:	9101      	str	r1, [sp, #4]
 80192ca:	47c0      	blx	r8
 80192cc:	9901      	ldr	r1, [sp, #4]
 80192ce:	e9d4 3200 	ldrd	r3, r2, [r4]
 80192d2:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 80192d6:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80192da:	47c0      	blx	r8
 80192dc:	68e3      	ldr	r3, [r4, #12]
 80192de:	6862      	ldr	r2, [r4, #4]
 80192e0:	3b01      	subs	r3, #1
 80192e2:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80192e6:	3501      	adds	r5, #1
 80192e8:	60e3      	str	r3, [r4, #12]
 80192ea:	6834      	ldr	r4, [r6, #0]
 80192ec:	68a3      	ldr	r3, [r4, #8]
 80192ee:	429d      	cmp	r5, r3
 80192f0:	d207      	bcs.n	8019302 <rcutils_string_map_fini+0x62>
 80192f2:	6822      	ldr	r2, [r4, #0]
 80192f4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80192f8:	2800      	cmp	r0, #0
 80192fa:	d1e2      	bne.n	80192c2 <rcutils_string_map_fini+0x22>
 80192fc:	3501      	adds	r5, #1
 80192fe:	429d      	cmp	r5, r3
 8019300:	d3dc      	bcc.n	80192bc <rcutils_string_map_fini+0x1c>
 8019302:	2100      	movs	r1, #0
 8019304:	4630      	mov	r0, r6
 8019306:	f7ff ff1b 	bl	8019140 <rcutils_string_map_reserve>
 801930a:	4604      	mov	r4, r0
 801930c:	b920      	cbnz	r0, 8019318 <rcutils_string_map_fini+0x78>
 801930e:	6830      	ldr	r0, [r6, #0]
 8019310:	6943      	ldr	r3, [r0, #20]
 8019312:	6a01      	ldr	r1, [r0, #32]
 8019314:	4798      	blx	r3
 8019316:	6034      	str	r4, [r6, #0]
 8019318:	4620      	mov	r0, r4
 801931a:	b002      	add	sp, #8
 801931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019320:	240b      	movs	r4, #11
 8019322:	4620      	mov	r0, r4
 8019324:	b002      	add	sp, #8
 8019326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801932a:	bf00      	nop

0801932c <rcutils_string_map_getn>:
 801932c:	b378      	cbz	r0, 801938e <rcutils_string_map_getn+0x62>
 801932e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019332:	f8d0 b000 	ldr.w	fp, [r0]
 8019336:	f1bb 0f00 	cmp.w	fp, #0
 801933a:	d01f      	beq.n	801937c <rcutils_string_map_getn+0x50>
 801933c:	fab1 f481 	clz	r4, r1
 8019340:	4688      	mov	r8, r1
 8019342:	0964      	lsrs	r4, r4, #5
 8019344:	b1d1      	cbz	r1, 801937c <rcutils_string_map_getn+0x50>
 8019346:	f8db 7008 	ldr.w	r7, [fp, #8]
 801934a:	f8db 6000 	ldr.w	r6, [fp]
 801934e:	b1af      	cbz	r7, 801937c <rcutils_string_map_getn+0x50>
 8019350:	4691      	mov	r9, r2
 8019352:	3e04      	subs	r6, #4
 8019354:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8019358:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801935c:	3401      	adds	r4, #1
 801935e:	4628      	mov	r0, r5
 8019360:	b155      	cbz	r5, 8019378 <rcutils_string_map_getn+0x4c>
 8019362:	f7e6 ff77 	bl	8000254 <strlen>
 8019366:	4602      	mov	r2, r0
 8019368:	4629      	mov	r1, r5
 801936a:	4640      	mov	r0, r8
 801936c:	454a      	cmp	r2, r9
 801936e:	bf38      	it	cc
 8019370:	464a      	movcc	r2, r9
 8019372:	f002 fab0 	bl	801b8d6 <strncmp>
 8019376:	b120      	cbz	r0, 8019382 <rcutils_string_map_getn+0x56>
 8019378:	42a7      	cmp	r7, r4
 801937a:	d1eb      	bne.n	8019354 <rcutils_string_map_getn+0x28>
 801937c:	2000      	movs	r0, #0
 801937e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019382:	f8db 3004 	ldr.w	r3, [fp, #4]
 8019386:	f853 000a 	ldr.w	r0, [r3, sl]
 801938a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801938e:	4770      	bx	lr

08019390 <rmw_get_zero_initialized_context>:
 8019390:	b510      	push	{r4, lr}
 8019392:	4604      	mov	r4, r0
 8019394:	3010      	adds	r0, #16
 8019396:	f7f7 fc8f 	bl	8010cb8 <rmw_get_zero_initialized_init_options>
 801939a:	2300      	movs	r3, #0
 801939c:	4620      	mov	r0, r4
 801939e:	60a3      	str	r3, [r4, #8]
 80193a0:	64a3      	str	r3, [r4, #72]	; 0x48
 80193a2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80193a4:	ed9f 7b02 	vldr	d7, [pc, #8]	; 80193b0 <rmw_get_zero_initialized_context+0x20>
 80193a8:	ed84 7b00 	vstr	d7, [r4]
 80193ac:	bd10      	pop	{r4, pc}
 80193ae:	bf00      	nop
	...

080193b8 <rmw_time_equal>:
 80193b8:	b4f0      	push	{r4, r5, r6, r7}
 80193ba:	b084      	sub	sp, #16
 80193bc:	ac04      	add	r4, sp, #16
 80193be:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80193c2:	4603      	mov	r3, r0
 80193c4:	4925      	ldr	r1, [pc, #148]	; (801945c <rmw_time_equal+0xa4>)
 80193c6:	9d01      	ldr	r5, [sp, #4]
 80193c8:	4610      	mov	r0, r2
 80193ca:	4299      	cmp	r1, r3
 80193cc:	f04f 0202 	mov.w	r2, #2
 80193d0:	9e03      	ldr	r6, [sp, #12]
 80193d2:	41aa      	sbcs	r2, r5
 80193d4:	d330      	bcc.n	8019438 <rmw_time_equal+0x80>
 80193d6:	4c22      	ldr	r4, [pc, #136]	; (8019460 <rmw_time_equal+0xa8>)
 80193d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80193dc:	fba3 3204 	umull	r3, r2, r3, r4
 80193e0:	fb04 2205 	mla	r2, r4, r5, r2
 80193e4:	43dd      	mvns	r5, r3
 80193e6:	1a8c      	subs	r4, r1, r2
 80193e8:	4285      	cmp	r5, r0
 80193ea:	41b4      	sbcs	r4, r6
 80193ec:	d332      	bcc.n	8019454 <rmw_time_equal+0x9c>
 80193ee:	eb10 0c03 	adds.w	ip, r0, r3
 80193f2:	eb42 0106 	adc.w	r1, r2, r6
 80193f6:	4819      	ldr	r0, [pc, #100]	; (801945c <rmw_time_equal+0xa4>)
 80193f8:	2202      	movs	r2, #2
 80193fa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80193fc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80193fe:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8019402:	4298      	cmp	r0, r3
 8019404:	41b2      	sbcs	r2, r6
 8019406:	d31c      	bcc.n	8019442 <rmw_time_equal+0x8a>
 8019408:	4c15      	ldr	r4, [pc, #84]	; (8019460 <rmw_time_equal+0xa8>)
 801940a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 801940e:	fba3 3204 	umull	r3, r2, r3, r4
 8019412:	fb04 2206 	mla	r2, r4, r6, r2
 8019416:	43de      	mvns	r6, r3
 8019418:	1a84      	subs	r4, r0, r2
 801941a:	42ae      	cmp	r6, r5
 801941c:	41bc      	sbcs	r4, r7
 801941e:	d315      	bcc.n	801944c <rmw_time_equal+0x94>
 8019420:	195b      	adds	r3, r3, r5
 8019422:	eb42 0207 	adc.w	r2, r2, r7
 8019426:	428a      	cmp	r2, r1
 8019428:	bf08      	it	eq
 801942a:	4563      	cmpeq	r3, ip
 801942c:	bf0c      	ite	eq
 801942e:	2001      	moveq	r0, #1
 8019430:	2000      	movne	r0, #0
 8019432:	b004      	add	sp, #16
 8019434:	bcf0      	pop	{r4, r5, r6, r7}
 8019436:	4770      	bx	lr
 8019438:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801943c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019440:	e7d9      	b.n	80193f6 <rmw_time_equal+0x3e>
 8019442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019446:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 801944a:	e7ec      	b.n	8019426 <rmw_time_equal+0x6e>
 801944c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019450:	4602      	mov	r2, r0
 8019452:	e7e8      	b.n	8019426 <rmw_time_equal+0x6e>
 8019454:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019458:	e7cd      	b.n	80193f6 <rmw_time_equal+0x3e>
 801945a:	bf00      	nop
 801945c:	25c17d04 	.word	0x25c17d04
 8019460:	3b9aca00 	.word	0x3b9aca00

08019464 <rmw_time_total_nsec>:
 8019464:	b470      	push	{r4, r5, r6}
 8019466:	b085      	sub	sp, #20
 8019468:	ac04      	add	r4, sp, #16
 801946a:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801946e:	4603      	mov	r3, r0
 8019470:	4913      	ldr	r1, [pc, #76]	; (80194c0 <rmw_time_total_nsec+0x5c>)
 8019472:	9d01      	ldr	r5, [sp, #4]
 8019474:	4610      	mov	r0, r2
 8019476:	4299      	cmp	r1, r3
 8019478:	f04f 0202 	mov.w	r2, #2
 801947c:	9e03      	ldr	r6, [sp, #12]
 801947e:	41aa      	sbcs	r2, r5
 8019480:	d311      	bcc.n	80194a6 <rmw_time_total_nsec+0x42>
 8019482:	4c10      	ldr	r4, [pc, #64]	; (80194c4 <rmw_time_total_nsec+0x60>)
 8019484:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019488:	fba3 3204 	umull	r3, r2, r3, r4
 801948c:	fb04 2205 	mla	r2, r4, r5, r2
 8019490:	43dd      	mvns	r5, r3
 8019492:	1a8c      	subs	r4, r1, r2
 8019494:	4285      	cmp	r5, r0
 8019496:	41b4      	sbcs	r4, r6
 8019498:	d30c      	bcc.n	80194b4 <rmw_time_total_nsec+0x50>
 801949a:	1818      	adds	r0, r3, r0
 801949c:	eb42 0106 	adc.w	r1, r2, r6
 80194a0:	b005      	add	sp, #20
 80194a2:	bc70      	pop	{r4, r5, r6}
 80194a4:	4770      	bx	lr
 80194a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80194aa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80194ae:	b005      	add	sp, #20
 80194b0:	bc70      	pop	{r4, r5, r6}
 80194b2:	4770      	bx	lr
 80194b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80194b8:	b005      	add	sp, #20
 80194ba:	bc70      	pop	{r4, r5, r6}
 80194bc:	4770      	bx	lr
 80194be:	bf00      	nop
 80194c0:	25c17d04 	.word	0x25c17d04
 80194c4:	3b9aca00 	.word	0x3b9aca00

080194c8 <rmw_validate_full_topic_name>:
 80194c8:	2800      	cmp	r0, #0
 80194ca:	d05d      	beq.n	8019588 <rmw_validate_full_topic_name+0xc0>
 80194cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194d0:	460d      	mov	r5, r1
 80194d2:	2900      	cmp	r1, #0
 80194d4:	d05a      	beq.n	801958c <rmw_validate_full_topic_name+0xc4>
 80194d6:	4604      	mov	r4, r0
 80194d8:	4616      	mov	r6, r2
 80194da:	f7e6 febb 	bl	8000254 <strlen>
 80194de:	b150      	cbz	r0, 80194f6 <rmw_validate_full_topic_name+0x2e>
 80194e0:	7823      	ldrb	r3, [r4, #0]
 80194e2:	2b2f      	cmp	r3, #47	; 0x2f
 80194e4:	d00e      	beq.n	8019504 <rmw_validate_full_topic_name+0x3c>
 80194e6:	2302      	movs	r3, #2
 80194e8:	602b      	str	r3, [r5, #0]
 80194ea:	b146      	cbz	r6, 80194fe <rmw_validate_full_topic_name+0x36>
 80194ec:	2300      	movs	r3, #0
 80194ee:	4618      	mov	r0, r3
 80194f0:	6033      	str	r3, [r6, #0]
 80194f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194f6:	2301      	movs	r3, #1
 80194f8:	602b      	str	r3, [r5, #0]
 80194fa:	2e00      	cmp	r6, #0
 80194fc:	d1f6      	bne.n	80194ec <rmw_validate_full_topic_name+0x24>
 80194fe:	2000      	movs	r0, #0
 8019500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019504:	1e43      	subs	r3, r0, #1
 8019506:	5ce2      	ldrb	r2, [r4, r3]
 8019508:	2a2f      	cmp	r2, #47	; 0x2f
 801950a:	d041      	beq.n	8019590 <rmw_validate_full_topic_name+0xc8>
 801950c:	1e62      	subs	r2, r4, #1
 801950e:	f1c4 0e01 	rsb	lr, r4, #1
 8019512:	eb02 0800 	add.w	r8, r2, r0
 8019516:	eb0e 0702 	add.w	r7, lr, r2
 801951a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801951e:	f023 0120 	bic.w	r1, r3, #32
 8019522:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 8019526:	3941      	subs	r1, #65	; 0x41
 8019528:	2919      	cmp	r1, #25
 801952a:	d90f      	bls.n	801954c <rmw_validate_full_topic_name+0x84>
 801952c:	f1bc 0f0a 	cmp.w	ip, #10
 8019530:	d90c      	bls.n	801954c <rmw_validate_full_topic_name+0x84>
 8019532:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 8019536:	fab3 f383 	clz	r3, r3
 801953a:	095b      	lsrs	r3, r3, #5
 801953c:	b933      	cbnz	r3, 801954c <rmw_validate_full_topic_name+0x84>
 801953e:	2204      	movs	r2, #4
 8019540:	602a      	str	r2, [r5, #0]
 8019542:	2e00      	cmp	r6, #0
 8019544:	d0db      	beq.n	80194fe <rmw_validate_full_topic_name+0x36>
 8019546:	4618      	mov	r0, r3
 8019548:	6037      	str	r7, [r6, #0]
 801954a:	e7d2      	b.n	80194f2 <rmw_validate_full_topic_name+0x2a>
 801954c:	4542      	cmp	r2, r8
 801954e:	d1e2      	bne.n	8019516 <rmw_validate_full_topic_name+0x4e>
 8019550:	2301      	movs	r3, #1
 8019552:	4f1a      	ldr	r7, [pc, #104]	; (80195bc <rmw_validate_full_topic_name+0xf4>)
 8019554:	e004      	b.n	8019560 <rmw_validate_full_topic_name+0x98>
 8019556:	4298      	cmp	r0, r3
 8019558:	f104 0401 	add.w	r4, r4, #1
 801955c:	4613      	mov	r3, r2
 801955e:	d91c      	bls.n	801959a <rmw_validate_full_topic_name+0xd2>
 8019560:	4298      	cmp	r0, r3
 8019562:	f103 0201 	add.w	r2, r3, #1
 8019566:	d0f6      	beq.n	8019556 <rmw_validate_full_topic_name+0x8e>
 8019568:	7821      	ldrb	r1, [r4, #0]
 801956a:	292f      	cmp	r1, #47	; 0x2f
 801956c:	d1f3      	bne.n	8019556 <rmw_validate_full_topic_name+0x8e>
 801956e:	7861      	ldrb	r1, [r4, #1]
 8019570:	292f      	cmp	r1, #47	; 0x2f
 8019572:	d01e      	beq.n	80195b2 <rmw_validate_full_topic_name+0xea>
 8019574:	5dc9      	ldrb	r1, [r1, r7]
 8019576:	0749      	lsls	r1, r1, #29
 8019578:	d5ed      	bpl.n	8019556 <rmw_validate_full_topic_name+0x8e>
 801957a:	2206      	movs	r2, #6
 801957c:	602a      	str	r2, [r5, #0]
 801957e:	2e00      	cmp	r6, #0
 8019580:	d0bd      	beq.n	80194fe <rmw_validate_full_topic_name+0x36>
 8019582:	2000      	movs	r0, #0
 8019584:	6033      	str	r3, [r6, #0]
 8019586:	e7b4      	b.n	80194f2 <rmw_validate_full_topic_name+0x2a>
 8019588:	200b      	movs	r0, #11
 801958a:	4770      	bx	lr
 801958c:	200b      	movs	r0, #11
 801958e:	e7b0      	b.n	80194f2 <rmw_validate_full_topic_name+0x2a>
 8019590:	2203      	movs	r2, #3
 8019592:	602a      	str	r2, [r5, #0]
 8019594:	2e00      	cmp	r6, #0
 8019596:	d1f4      	bne.n	8019582 <rmw_validate_full_topic_name+0xba>
 8019598:	e7b1      	b.n	80194fe <rmw_validate_full_topic_name+0x36>
 801959a:	28f7      	cmp	r0, #247	; 0xf7
 801959c:	d803      	bhi.n	80195a6 <rmw_validate_full_topic_name+0xde>
 801959e:	2300      	movs	r3, #0
 80195a0:	4618      	mov	r0, r3
 80195a2:	602b      	str	r3, [r5, #0]
 80195a4:	e7a5      	b.n	80194f2 <rmw_validate_full_topic_name+0x2a>
 80195a6:	2307      	movs	r3, #7
 80195a8:	602b      	str	r3, [r5, #0]
 80195aa:	2e00      	cmp	r6, #0
 80195ac:	d0a7      	beq.n	80194fe <rmw_validate_full_topic_name+0x36>
 80195ae:	23f6      	movs	r3, #246	; 0xf6
 80195b0:	e7e7      	b.n	8019582 <rmw_validate_full_topic_name+0xba>
 80195b2:	2205      	movs	r2, #5
 80195b4:	602a      	str	r2, [r5, #0]
 80195b6:	2e00      	cmp	r6, #0
 80195b8:	d1e3      	bne.n	8019582 <rmw_validate_full_topic_name+0xba>
 80195ba:	e7a0      	b.n	80194fe <rmw_validate_full_topic_name+0x36>
 80195bc:	0801dab4 	.word	0x0801dab4

080195c0 <on_status>:
 80195c0:	b082      	sub	sp, #8
 80195c2:	b002      	add	sp, #8
 80195c4:	4770      	bx	lr
 80195c6:	bf00      	nop

080195c8 <on_topic>:
 80195c8:	4a23      	ldr	r2, [pc, #140]	; (8019658 <on_topic+0x90>)
 80195ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195ce:	6812      	ldr	r2, [r2, #0]
 80195d0:	b094      	sub	sp, #80	; 0x50
 80195d2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80195d4:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 80195d8:	9113      	str	r1, [sp, #76]	; 0x4c
 80195da:	9312      	str	r3, [sp, #72]	; 0x48
 80195dc:	b3c2      	cbz	r2, 8019650 <on_topic+0x88>
 80195de:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 80195e2:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 80195e6:	e001      	b.n	80195ec <on_topic+0x24>
 80195e8:	6852      	ldr	r2, [r2, #4]
 80195ea:	b38a      	cbz	r2, 8019650 <on_topic+0x88>
 80195ec:	6894      	ldr	r4, [r2, #8]
 80195ee:	8aa3      	ldrh	r3, [r4, #20]
 80195f0:	428b      	cmp	r3, r1
 80195f2:	d1f9      	bne.n	80195e8 <on_topic+0x20>
 80195f4:	7da3      	ldrb	r3, [r4, #22]
 80195f6:	4283      	cmp	r3, r0
 80195f8:	d1f6      	bne.n	80195e8 <on_topic+0x20>
 80195fa:	2248      	movs	r2, #72	; 0x48
 80195fc:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8019600:	4668      	mov	r0, sp
 8019602:	f002 fa1c 	bl	801ba3e <memcpy>
 8019606:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801960a:	4620      	mov	r0, r4
 801960c:	cb0c      	ldmia	r3, {r2, r3}
 801960e:	f7f8 fff7 	bl	8012600 <rmw_uxrce_get_static_input_buffer_for_entity>
 8019612:	4607      	mov	r7, r0
 8019614:	b1e0      	cbz	r0, 8019650 <on_topic+0x88>
 8019616:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801961a:	462a      	mov	r2, r5
 801961c:	4630      	mov	r0, r6
 801961e:	f108 0110 	add.w	r1, r8, #16
 8019622:	f7f9 fc91 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 8019626:	b930      	cbnz	r0, 8019636 <on_topic+0x6e>
 8019628:	4639      	mov	r1, r7
 801962a:	480c      	ldr	r0, [pc, #48]	; (801965c <on_topic+0x94>)
 801962c:	b014      	add	sp, #80	; 0x50
 801962e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019632:	f000 b8bd 	b.w	80197b0 <put_memory>
 8019636:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801963a:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 801963e:	f000 fb33 	bl	8019ca8 <rmw_uros_epoch_nanos>
 8019642:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 8019646:	2305      	movs	r3, #5
 8019648:	e942 0102 	strd	r0, r1, [r2, #-8]
 801964c:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 8019650:	b014      	add	sp, #80	; 0x50
 8019652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019656:	bf00      	nop
 8019658:	20011424 	.word	0x20011424
 801965c:	20011414 	.word	0x20011414

08019660 <on_request>:
 8019660:	4824      	ldr	r0, [pc, #144]	; (80196f4 <on_request+0x94>)
 8019662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019666:	6800      	ldr	r0, [r0, #0]
 8019668:	b094      	sub	sp, #80	; 0x50
 801966a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801966c:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 8019670:	9113      	str	r1, [sp, #76]	; 0x4c
 8019672:	2800      	cmp	r0, #0
 8019674:	d03b      	beq.n	80196ee <on_request+0x8e>
 8019676:	461d      	mov	r5, r3
 8019678:	e001      	b.n	801967e <on_request+0x1e>
 801967a:	6840      	ldr	r0, [r0, #4]
 801967c:	b3b8      	cbz	r0, 80196ee <on_request+0x8e>
 801967e:	6884      	ldr	r4, [r0, #8]
 8019680:	8b21      	ldrh	r1, [r4, #24]
 8019682:	4291      	cmp	r1, r2
 8019684:	d1f9      	bne.n	801967a <on_request+0x1a>
 8019686:	2248      	movs	r2, #72	; 0x48
 8019688:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801968c:	4668      	mov	r0, sp
 801968e:	f002 f9d6 	bl	801ba3e <memcpy>
 8019692:	f104 0320 	add.w	r3, r4, #32
 8019696:	4620      	mov	r0, r4
 8019698:	cb0c      	ldmia	r3, {r2, r3}
 801969a:	f7f8 ffb1 	bl	8012600 <rmw_uxrce_get_static_input_buffer_for_entity>
 801969e:	4680      	mov	r8, r0
 80196a0:	b328      	cbz	r0, 80196ee <on_request+0x8e>
 80196a2:	4630      	mov	r0, r6
 80196a4:	f8d8 6008 	ldr.w	r6, [r8, #8]
 80196a8:	463a      	mov	r2, r7
 80196aa:	f106 0110 	add.w	r1, r6, #16
 80196ae:	f7f9 fc4b 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 80196b2:	b930      	cbnz	r0, 80196c2 <on_request+0x62>
 80196b4:	4641      	mov	r1, r8
 80196b6:	4810      	ldr	r0, [pc, #64]	; (80196f8 <on_request+0x98>)
 80196b8:	b014      	add	sp, #80	; 0x50
 80196ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80196be:	f000 b877 	b.w	80197b0 <put_memory>
 80196c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80196c4:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 80196c8:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 80196cc:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 80196d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80196d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80196d8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80196dc:	f000 fae4 	bl	8019ca8 <rmw_uros_epoch_nanos>
 80196e0:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 80196e4:	2303      	movs	r3, #3
 80196e6:	e942 0102 	strd	r0, r1, [r2, #-8]
 80196ea:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 80196ee:	b014      	add	sp, #80	; 0x50
 80196f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196f4:	200113f4 	.word	0x200113f4
 80196f8:	20011414 	.word	0x20011414

080196fc <on_reply>:
 80196fc:	4822      	ldr	r0, [pc, #136]	; (8019788 <on_reply+0x8c>)
 80196fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019702:	6800      	ldr	r0, [r0, #0]
 8019704:	b094      	sub	sp, #80	; 0x50
 8019706:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8019708:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801970c:	9113      	str	r1, [sp, #76]	; 0x4c
 801970e:	b3b8      	cbz	r0, 8019780 <on_reply+0x84>
 8019710:	461d      	mov	r5, r3
 8019712:	e001      	b.n	8019718 <on_reply+0x1c>
 8019714:	6840      	ldr	r0, [r0, #4]
 8019716:	b398      	cbz	r0, 8019780 <on_reply+0x84>
 8019718:	6884      	ldr	r4, [r0, #8]
 801971a:	8b21      	ldrh	r1, [r4, #24]
 801971c:	4291      	cmp	r1, r2
 801971e:	d1f9      	bne.n	8019714 <on_reply+0x18>
 8019720:	2248      	movs	r2, #72	; 0x48
 8019722:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8019726:	4668      	mov	r0, sp
 8019728:	f002 f989 	bl	801ba3e <memcpy>
 801972c:	f104 0320 	add.w	r3, r4, #32
 8019730:	4620      	mov	r0, r4
 8019732:	cb0c      	ldmia	r3, {r2, r3}
 8019734:	f7f8 ff64 	bl	8012600 <rmw_uxrce_get_static_input_buffer_for_entity>
 8019738:	4680      	mov	r8, r0
 801973a:	b308      	cbz	r0, 8019780 <on_reply+0x84>
 801973c:	4630      	mov	r0, r6
 801973e:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8019742:	463a      	mov	r2, r7
 8019744:	f106 0110 	add.w	r1, r6, #16
 8019748:	f7f9 fbfe 	bl	8012f48 <ucdr_deserialize_array_uint8_t>
 801974c:	b930      	cbnz	r0, 801975c <on_reply+0x60>
 801974e:	4641      	mov	r1, r8
 8019750:	480e      	ldr	r0, [pc, #56]	; (801978c <on_reply+0x90>)
 8019752:	b014      	add	sp, #80	; 0x50
 8019754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019758:	f000 b82a 	b.w	80197b0 <put_memory>
 801975c:	2200      	movs	r2, #0
 801975e:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 8019762:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 8019766:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801976a:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 801976e:	f000 fa9b 	bl	8019ca8 <rmw_uros_epoch_nanos>
 8019772:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 8019776:	2304      	movs	r3, #4
 8019778:	e942 0102 	strd	r0, r1, [r2, #-8]
 801977c:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 8019780:	b014      	add	sp, #80	; 0x50
 8019782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019786:	bf00      	nop
 8019788:	2000cb04 	.word	0x2000cb04
 801978c:	20011414 	.word	0x20011414

08019790 <get_memory>:
 8019790:	4603      	mov	r3, r0
 8019792:	6840      	ldr	r0, [r0, #4]
 8019794:	b158      	cbz	r0, 80197ae <get_memory+0x1e>
 8019796:	6842      	ldr	r2, [r0, #4]
 8019798:	605a      	str	r2, [r3, #4]
 801979a:	b10a      	cbz	r2, 80197a0 <get_memory+0x10>
 801979c:	2100      	movs	r1, #0
 801979e:	6011      	str	r1, [r2, #0]
 80197a0:	681a      	ldr	r2, [r3, #0]
 80197a2:	6042      	str	r2, [r0, #4]
 80197a4:	b102      	cbz	r2, 80197a8 <get_memory+0x18>
 80197a6:	6010      	str	r0, [r2, #0]
 80197a8:	2200      	movs	r2, #0
 80197aa:	6002      	str	r2, [r0, #0]
 80197ac:	6018      	str	r0, [r3, #0]
 80197ae:	4770      	bx	lr

080197b0 <put_memory>:
 80197b0:	680b      	ldr	r3, [r1, #0]
 80197b2:	b10b      	cbz	r3, 80197b8 <put_memory+0x8>
 80197b4:	684a      	ldr	r2, [r1, #4]
 80197b6:	605a      	str	r2, [r3, #4]
 80197b8:	684a      	ldr	r2, [r1, #4]
 80197ba:	b102      	cbz	r2, 80197be <put_memory+0xe>
 80197bc:	6013      	str	r3, [r2, #0]
 80197be:	6803      	ldr	r3, [r0, #0]
 80197c0:	428b      	cmp	r3, r1
 80197c2:	6843      	ldr	r3, [r0, #4]
 80197c4:	bf08      	it	eq
 80197c6:	6002      	streq	r2, [r0, #0]
 80197c8:	604b      	str	r3, [r1, #4]
 80197ca:	b103      	cbz	r3, 80197ce <put_memory+0x1e>
 80197cc:	6019      	str	r1, [r3, #0]
 80197ce:	2300      	movs	r3, #0
 80197d0:	600b      	str	r3, [r1, #0]
 80197d2:	6041      	str	r1, [r0, #4]
 80197d4:	4770      	bx	lr
 80197d6:	bf00      	nop

080197d8 <rmw_destroy_client>:
 80197d8:	b570      	push	{r4, r5, r6, lr}
 80197da:	b128      	cbz	r0, 80197e8 <rmw_destroy_client+0x10>
 80197dc:	4604      	mov	r4, r0
 80197de:	6800      	ldr	r0, [r0, #0]
 80197e0:	460d      	mov	r5, r1
 80197e2:	f7f9 f921 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80197e6:	b910      	cbnz	r0, 80197ee <rmw_destroy_client+0x16>
 80197e8:	2401      	movs	r4, #1
 80197ea:	4620      	mov	r0, r4
 80197ec:	bd70      	pop	{r4, r5, r6, pc}
 80197ee:	6863      	ldr	r3, [r4, #4]
 80197f0:	2b00      	cmp	r3, #0
 80197f2:	d0f9      	beq.n	80197e8 <rmw_destroy_client+0x10>
 80197f4:	2d00      	cmp	r5, #0
 80197f6:	d0f7      	beq.n	80197e8 <rmw_destroy_client+0x10>
 80197f8:	6828      	ldr	r0, [r5, #0]
 80197fa:	f7f9 f915 	bl	8012a28 <is_uxrce_rmw_identifier_valid>
 80197fe:	2800      	cmp	r0, #0
 8019800:	d0f2      	beq.n	80197e8 <rmw_destroy_client+0x10>
 8019802:	686e      	ldr	r6, [r5, #4]
 8019804:	2e00      	cmp	r6, #0
 8019806:	d0ef      	beq.n	80197e8 <rmw_destroy_client+0x10>
 8019808:	6864      	ldr	r4, [r4, #4]
 801980a:	6932      	ldr	r2, [r6, #16]
 801980c:	6920      	ldr	r0, [r4, #16]
 801980e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8019812:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019816:	6819      	ldr	r1, [r3, #0]
 8019818:	f7f9 ff62 	bl	80136e0 <uxr_buffer_cancel_data>
 801981c:	4602      	mov	r2, r0
 801981e:	6920      	ldr	r0, [r4, #16]
 8019820:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019824:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8019828:	f7f8 ffec 	bl	8012804 <run_xrce_session>
 801982c:	6920      	ldr	r0, [r4, #16]
 801982e:	6932      	ldr	r2, [r6, #16]
 8019830:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8019834:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019838:	6819      	ldr	r1, [r3, #0]
 801983a:	f7f9 fbed 	bl	8013018 <uxr_buffer_delete_entity>
 801983e:	4602      	mov	r2, r0
 8019840:	6920      	ldr	r0, [r4, #16]
 8019842:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019846:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801984a:	f7f8 ffdb 	bl	8012804 <run_xrce_session>
 801984e:	4603      	mov	r3, r0
 8019850:	4628      	mov	r0, r5
 8019852:	2b00      	cmp	r3, #0
 8019854:	bf14      	ite	ne
 8019856:	2400      	movne	r4, #0
 8019858:	2402      	moveq	r4, #2
 801985a:	f7f8 feaf 	bl	80125bc <rmw_uxrce_fini_client_memory>
 801985e:	e7c4      	b.n	80197ea <rmw_destroy_client+0x12>

08019860 <rmw_get_implementation_identifier>:
 8019860:	4b01      	ldr	r3, [pc, #4]	; (8019868 <rmw_get_implementation_identifier+0x8>)
 8019862:	6818      	ldr	r0, [r3, #0]
 8019864:	4770      	bx	lr
 8019866:	bf00      	nop
 8019868:	0801da0c 	.word	0x0801da0c

0801986c <rmw_create_guard_condition>:
 801986c:	b538      	push	{r3, r4, r5, lr}
 801986e:	4605      	mov	r5, r0
 8019870:	4808      	ldr	r0, [pc, #32]	; (8019894 <rmw_create_guard_condition+0x28>)
 8019872:	f7ff ff8d 	bl	8019790 <get_memory>
 8019876:	4603      	mov	r3, r0
 8019878:	b148      	cbz	r0, 801988e <rmw_create_guard_condition+0x22>
 801987a:	6884      	ldr	r4, [r0, #8]
 801987c:	2300      	movs	r3, #0
 801987e:	61e5      	str	r5, [r4, #28]
 8019880:	7423      	strb	r3, [r4, #16]
 8019882:	f7ff ffed 	bl	8019860 <rmw_get_implementation_identifier>
 8019886:	f104 0314 	add.w	r3, r4, #20
 801988a:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801988e:	4618      	mov	r0, r3
 8019890:	bd38      	pop	{r3, r4, r5, pc}
 8019892:	bf00      	nop
 8019894:	200113b4 	.word	0x200113b4

08019898 <rmw_destroy_guard_condition>:
 8019898:	b508      	push	{r3, lr}
 801989a:	4b08      	ldr	r3, [pc, #32]	; (80198bc <rmw_destroy_guard_condition+0x24>)
 801989c:	6819      	ldr	r1, [r3, #0]
 801989e:	b911      	cbnz	r1, 80198a6 <rmw_destroy_guard_condition+0xe>
 80198a0:	e00a      	b.n	80198b8 <rmw_destroy_guard_condition+0x20>
 80198a2:	6849      	ldr	r1, [r1, #4]
 80198a4:	b141      	cbz	r1, 80198b8 <rmw_destroy_guard_condition+0x20>
 80198a6:	688b      	ldr	r3, [r1, #8]
 80198a8:	3314      	adds	r3, #20
 80198aa:	4298      	cmp	r0, r3
 80198ac:	d1f9      	bne.n	80198a2 <rmw_destroy_guard_condition+0xa>
 80198ae:	4803      	ldr	r0, [pc, #12]	; (80198bc <rmw_destroy_guard_condition+0x24>)
 80198b0:	f7ff ff7e 	bl	80197b0 <put_memory>
 80198b4:	2000      	movs	r0, #0
 80198b6:	bd08      	pop	{r3, pc}
 80198b8:	2001      	movs	r0, #1
 80198ba:	bd08      	pop	{r3, pc}
 80198bc:	200113b4 	.word	0x200113b4

080198c0 <create_topic>:
 80198c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198c4:	4605      	mov	r5, r0
 80198c6:	b084      	sub	sp, #16
 80198c8:	4822      	ldr	r0, [pc, #136]	; (8019954 <create_topic+0x94>)
 80198ca:	460f      	mov	r7, r1
 80198cc:	4616      	mov	r6, r2
 80198ce:	f7ff ff5f 	bl	8019790 <get_memory>
 80198d2:	4604      	mov	r4, r0
 80198d4:	2800      	cmp	r0, #0
 80198d6:	d039      	beq.n	801994c <create_topic+0x8c>
 80198d8:	692b      	ldr	r3, [r5, #16]
 80198da:	2102      	movs	r1, #2
 80198dc:	6884      	ldr	r4, [r0, #8]
 80198de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80198e2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 801995c <create_topic+0x9c>
 80198e6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 80198ea:	1c42      	adds	r2, r0, #1
 80198ec:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80198f0:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 80198f4:	f7f9 fe8a 	bl	801360c <uxr_object_id>
 80198f8:	223c      	movs	r2, #60	; 0x3c
 80198fa:	6120      	str	r0, [r4, #16]
 80198fc:	4641      	mov	r1, r8
 80198fe:	4638      	mov	r0, r7
 8019900:	f7f9 f87a 	bl	80129f8 <generate_topic_name>
 8019904:	b1f0      	cbz	r0, 8019944 <create_topic+0x84>
 8019906:	4f14      	ldr	r7, [pc, #80]	; (8019958 <create_topic+0x98>)
 8019908:	4630      	mov	r0, r6
 801990a:	2264      	movs	r2, #100	; 0x64
 801990c:	4639      	mov	r1, r7
 801990e:	f7f9 f845 	bl	801299c <generate_type_name>
 8019912:	b1b8      	cbz	r0, 8019944 <create_topic+0x84>
 8019914:	6928      	ldr	r0, [r5, #16]
 8019916:	2106      	movs	r1, #6
 8019918:	696b      	ldr	r3, [r5, #20]
 801991a:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801991e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019922:	f8cd 8000 	str.w	r8, [sp]
 8019926:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801992a:	6811      	ldr	r1, [r2, #0]
 801992c:	6922      	ldr	r2, [r4, #16]
 801992e:	f7f9 fbf1 	bl	8013114 <uxr_buffer_create_topic_bin>
 8019932:	4602      	mov	r2, r0
 8019934:	6928      	ldr	r0, [r5, #16]
 8019936:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801993a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801993e:	f7f8 ff61 	bl	8012804 <run_xrce_session>
 8019942:	b918      	cbnz	r0, 801994c <create_topic+0x8c>
 8019944:	4620      	mov	r0, r4
 8019946:	2400      	movs	r4, #0
 8019948:	f7f8 fe4e 	bl	80125e8 <rmw_uxrce_fini_topic_memory>
 801994c:	4620      	mov	r0, r4
 801994e:	b004      	add	sp, #16
 8019950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019954:	20011434 	.word	0x20011434
 8019958:	200114c8 	.word	0x200114c8
 801995c:	2001148c 	.word	0x2001148c

08019960 <destroy_topic>:
 8019960:	b538      	push	{r3, r4, r5, lr}
 8019962:	6985      	ldr	r5, [r0, #24]
 8019964:	b1dd      	cbz	r5, 801999e <destroy_topic+0x3e>
 8019966:	4604      	mov	r4, r0
 8019968:	6928      	ldr	r0, [r5, #16]
 801996a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801996e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019972:	6922      	ldr	r2, [r4, #16]
 8019974:	6819      	ldr	r1, [r3, #0]
 8019976:	f7f9 fb4f 	bl	8013018 <uxr_buffer_delete_entity>
 801997a:	4602      	mov	r2, r0
 801997c:	6928      	ldr	r0, [r5, #16]
 801997e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8019982:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019986:	f7f8 ff3d 	bl	8012804 <run_xrce_session>
 801998a:	4603      	mov	r3, r0
 801998c:	4620      	mov	r0, r4
 801998e:	2b00      	cmp	r3, #0
 8019990:	bf14      	ite	ne
 8019992:	2400      	movne	r4, #0
 8019994:	2402      	moveq	r4, #2
 8019996:	f7f8 fe27 	bl	80125e8 <rmw_uxrce_fini_topic_memory>
 801999a:	4620      	mov	r0, r4
 801999c:	bd38      	pop	{r3, r4, r5, pc}
 801999e:	2401      	movs	r4, #1
 80199a0:	4620      	mov	r0, r4
 80199a2:	bd38      	pop	{r3, r4, r5, pc}

080199a4 <rmw_wait>:
 80199a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80199a8:	4698      	mov	r8, r3
 80199aa:	ea40 0301 	orr.w	r3, r0, r1
 80199ae:	b089      	sub	sp, #36	; 0x24
 80199b0:	ea48 0303 	orr.w	r3, r8, r3
 80199b4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80199b6:	4313      	orrs	r3, r2
 80199b8:	f000 8106 	beq.w	8019bc8 <rmw_wait+0x224>
 80199bc:	4605      	mov	r5, r0
 80199be:	460e      	mov	r6, r1
 80199c0:	4691      	mov	r9, r2
 80199c2:	b16c      	cbz	r4, 80199e0 <rmw_wait+0x3c>
 80199c4:	4ba6      	ldr	r3, [pc, #664]	; (8019c60 <rmw_wait+0x2bc>)
 80199c6:	af04      	add	r7, sp, #16
 80199c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80199ca:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80199ce:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80199d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80199d6:	f7ff fcef 	bl	80193b8 <rmw_time_equal>
 80199da:	2800      	cmp	r0, #0
 80199dc:	f000 810b 	beq.w	8019bf6 <rmw_wait+0x252>
 80199e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80199e4:	f7f8 fe90 	bl	8012708 <rmw_uxrce_clean_expired_static_input_buffer>
 80199e8:	4b9e      	ldr	r3, [pc, #632]	; (8019c64 <rmw_wait+0x2c0>)
 80199ea:	681c      	ldr	r4, [r3, #0]
 80199ec:	b14c      	cbz	r4, 8019a02 <rmw_wait+0x5e>
 80199ee:	4623      	mov	r3, r4
 80199f0:	2100      	movs	r1, #0
 80199f2:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80199f6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80199fa:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d1f7      	bne.n	80199f2 <rmw_wait+0x4e>
 8019a02:	f1b9 0f00 	cmp.w	r9, #0
 8019a06:	d011      	beq.n	8019a2c <rmw_wait+0x88>
 8019a08:	f8d9 1000 	ldr.w	r1, [r9]
 8019a0c:	b171      	cbz	r1, 8019a2c <rmw_wait+0x88>
 8019a0e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8019a12:	2300      	movs	r3, #0
 8019a14:	2001      	movs	r0, #1
 8019a16:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019a1a:	3301      	adds	r3, #1
 8019a1c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8019a1e:	4299      	cmp	r1, r3
 8019a20:	6912      	ldr	r2, [r2, #16]
 8019a22:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019a26:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8019a2a:	d1f4      	bne.n	8019a16 <rmw_wait+0x72>
 8019a2c:	f1b8 0f00 	cmp.w	r8, #0
 8019a30:	d011      	beq.n	8019a56 <rmw_wait+0xb2>
 8019a32:	f8d8 1000 	ldr.w	r1, [r8]
 8019a36:	b171      	cbz	r1, 8019a56 <rmw_wait+0xb2>
 8019a38:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8019a3c:	2300      	movs	r3, #0
 8019a3e:	2001      	movs	r0, #1
 8019a40:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019a44:	3301      	adds	r3, #1
 8019a46:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8019a48:	4299      	cmp	r1, r3
 8019a4a:	6912      	ldr	r2, [r2, #16]
 8019a4c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019a50:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8019a54:	d1f4      	bne.n	8019a40 <rmw_wait+0x9c>
 8019a56:	b185      	cbz	r5, 8019a7a <rmw_wait+0xd6>
 8019a58:	6829      	ldr	r1, [r5, #0]
 8019a5a:	b171      	cbz	r1, 8019a7a <rmw_wait+0xd6>
 8019a5c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8019a60:	2300      	movs	r3, #0
 8019a62:	2001      	movs	r0, #1
 8019a64:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019a68:	3301      	adds	r3, #1
 8019a6a:	6a12      	ldr	r2, [r2, #32]
 8019a6c:	4299      	cmp	r1, r3
 8019a6e:	6912      	ldr	r2, [r2, #16]
 8019a70:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019a74:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8019a78:	d1f4      	bne.n	8019a64 <rmw_wait+0xc0>
 8019a7a:	b344      	cbz	r4, 8019ace <rmw_wait+0x12a>
 8019a7c:	4622      	mov	r2, r4
 8019a7e:	2300      	movs	r3, #0
 8019a80:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8019a84:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8019a88:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 8019a8c:	440b      	add	r3, r1
 8019a8e:	b2db      	uxtb	r3, r3
 8019a90:	2a00      	cmp	r2, #0
 8019a92:	d1f5      	bne.n	8019a80 <rmw_wait+0xdc>
 8019a94:	2b00      	cmp	r3, #0
 8019a96:	d05f      	beq.n	8019b58 <rmw_wait+0x1b4>
 8019a98:	1c7a      	adds	r2, r7, #1
 8019a9a:	d00d      	beq.n	8019ab8 <rmw_wait+0x114>
 8019a9c:	ee07 7a90 	vmov	s15, r7
 8019aa0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8019aa4:	ee07 3a90 	vmov	s15, r3
 8019aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019aac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019ab0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8019ab4:	ee17 7a90 	vmov	r7, s15
 8019ab8:	68a0      	ldr	r0, [r4, #8]
 8019aba:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 8019abe:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	f040 808d 	bne.w	8019be2 <rmw_wait+0x23e>
 8019ac8:	6864      	ldr	r4, [r4, #4]
 8019aca:	2c00      	cmp	r4, #0
 8019acc:	d1f4      	bne.n	8019ab8 <rmw_wait+0x114>
 8019ace:	f1b9 0f00 	cmp.w	r9, #0
 8019ad2:	f000 80a1 	beq.w	8019c18 <rmw_wait+0x274>
 8019ad6:	f8d9 7000 	ldr.w	r7, [r9]
 8019ada:	2f00      	cmp	r7, #0
 8019adc:	f000 80a4 	beq.w	8019c28 <rmw_wait+0x284>
 8019ae0:	2400      	movs	r4, #0
 8019ae2:	4627      	mov	r7, r4
 8019ae4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8019ae8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019aec:	f7f8 fde2 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019af0:	2800      	cmp	r0, #0
 8019af2:	d03b      	beq.n	8019b6c <rmw_wait+0x1c8>
 8019af4:	3401      	adds	r4, #1
 8019af6:	f8d9 3000 	ldr.w	r3, [r9]
 8019afa:	2701      	movs	r7, #1
 8019afc:	42a3      	cmp	r3, r4
 8019afe:	d8f1      	bhi.n	8019ae4 <rmw_wait+0x140>
 8019b00:	2701      	movs	r7, #1
 8019b02:	f1b8 0f00 	cmp.w	r8, #0
 8019b06:	d010      	beq.n	8019b2a <rmw_wait+0x186>
 8019b08:	f8d8 3000 	ldr.w	r3, [r8]
 8019b0c:	b16b      	cbz	r3, 8019b2a <rmw_wait+0x186>
 8019b0e:	2400      	movs	r4, #0
 8019b10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019b14:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019b18:	f7f8 fdcc 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019b1c:	b370      	cbz	r0, 8019b7c <rmw_wait+0x1d8>
 8019b1e:	3401      	adds	r4, #1
 8019b20:	f8d8 3000 	ldr.w	r3, [r8]
 8019b24:	2701      	movs	r7, #1
 8019b26:	42a3      	cmp	r3, r4
 8019b28:	d8f2      	bhi.n	8019b10 <rmw_wait+0x16c>
 8019b2a:	2d00      	cmp	r5, #0
 8019b2c:	d035      	beq.n	8019b9a <rmw_wait+0x1f6>
 8019b2e:	682b      	ldr	r3, [r5, #0]
 8019b30:	b39b      	cbz	r3, 8019b9a <rmw_wait+0x1f6>
 8019b32:	2400      	movs	r4, #0
 8019b34:	686b      	ldr	r3, [r5, #4]
 8019b36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019b3a:	f7f8 fdbb 	bl	80126b4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019b3e:	b328      	cbz	r0, 8019b8c <rmw_wait+0x1e8>
 8019b40:	3401      	adds	r4, #1
 8019b42:	682b      	ldr	r3, [r5, #0]
 8019b44:	2701      	movs	r7, #1
 8019b46:	42a3      	cmp	r3, r4
 8019b48:	d8f4      	bhi.n	8019b34 <rmw_wait+0x190>
 8019b4a:	2e00      	cmp	r6, #0
 8019b4c:	d03c      	beq.n	8019bc8 <rmw_wait+0x224>
 8019b4e:	6834      	ldr	r4, [r6, #0]
 8019b50:	2c00      	cmp	r4, #0
 8019b52:	d039      	beq.n	8019bc8 <rmw_wait+0x224>
 8019b54:	2701      	movs	r7, #1
 8019b56:	e023      	b.n	8019ba0 <rmw_wait+0x1fc>
 8019b58:	68a0      	ldr	r0, [r4, #8]
 8019b5a:	2100      	movs	r1, #0
 8019b5c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019b60:	f7fa fb54 	bl	801420c <uxr_run_session_timeout>
 8019b64:	6864      	ldr	r4, [r4, #4]
 8019b66:	2c00      	cmp	r4, #0
 8019b68:	d1f6      	bne.n	8019b58 <rmw_wait+0x1b4>
 8019b6a:	e7b0      	b.n	8019ace <rmw_wait+0x12a>
 8019b6c:	e9d9 3200 	ldrd	r3, r2, [r9]
 8019b70:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019b74:	3401      	adds	r4, #1
 8019b76:	42a3      	cmp	r3, r4
 8019b78:	d8b4      	bhi.n	8019ae4 <rmw_wait+0x140>
 8019b7a:	e7c2      	b.n	8019b02 <rmw_wait+0x15e>
 8019b7c:	e9d8 3200 	ldrd	r3, r2, [r8]
 8019b80:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019b84:	3401      	adds	r4, #1
 8019b86:	429c      	cmp	r4, r3
 8019b88:	d3c2      	bcc.n	8019b10 <rmw_wait+0x16c>
 8019b8a:	e7ce      	b.n	8019b2a <rmw_wait+0x186>
 8019b8c:	e9d5 3200 	ldrd	r3, r2, [r5]
 8019b90:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019b94:	3401      	adds	r4, #1
 8019b96:	42a3      	cmp	r3, r4
 8019b98:	d8cc      	bhi.n	8019b34 <rmw_wait+0x190>
 8019b9a:	b1a6      	cbz	r6, 8019bc6 <rmw_wait+0x222>
 8019b9c:	6834      	ldr	r4, [r6, #0]
 8019b9e:	b194      	cbz	r4, 8019bc6 <rmw_wait+0x222>
 8019ba0:	2300      	movs	r3, #0
 8019ba2:	461d      	mov	r5, r3
 8019ba4:	e004      	b.n	8019bb0 <rmw_wait+0x20c>
 8019ba6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8019baa:	3301      	adds	r3, #1
 8019bac:	42a3      	cmp	r3, r4
 8019bae:	d00a      	beq.n	8019bc6 <rmw_wait+0x222>
 8019bb0:	6870      	ldr	r0, [r6, #4]
 8019bb2:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8019bb6:	7c0a      	ldrb	r2, [r1, #16]
 8019bb8:	2a00      	cmp	r2, #0
 8019bba:	d0f4      	beq.n	8019ba6 <rmw_wait+0x202>
 8019bbc:	3301      	adds	r3, #1
 8019bbe:	4617      	mov	r7, r2
 8019bc0:	740d      	strb	r5, [r1, #16]
 8019bc2:	42a3      	cmp	r3, r4
 8019bc4:	d1f4      	bne.n	8019bb0 <rmw_wait+0x20c>
 8019bc6:	b147      	cbz	r7, 8019bda <rmw_wait+0x236>
 8019bc8:	2000      	movs	r0, #0
 8019bca:	b009      	add	sp, #36	; 0x24
 8019bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019bd0:	b11e      	cbz	r6, 8019bda <rmw_wait+0x236>
 8019bd2:	6834      	ldr	r4, [r6, #0]
 8019bd4:	462f      	mov	r7, r5
 8019bd6:	2c00      	cmp	r4, #0
 8019bd8:	d1e2      	bne.n	8019ba0 <rmw_wait+0x1fc>
 8019bda:	2002      	movs	r0, #2
 8019bdc:	b009      	add	sp, #36	; 0x24
 8019bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019be2:	4639      	mov	r1, r7
 8019be4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019be8:	f7fa fb2a 	bl	8014240 <uxr_run_session_until_data>
 8019bec:	6864      	ldr	r4, [r4, #4]
 8019bee:	2c00      	cmp	r4, #0
 8019bf0:	f47f af62 	bne.w	8019ab8 <rmw_wait+0x114>
 8019bf4:	e76b      	b.n	8019ace <rmw_wait+0x12a>
 8019bf6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8019bfa:	f7ff fc33 	bl	8019464 <rmw_time_total_nsec>
 8019bfe:	2300      	movs	r3, #0
 8019c00:	4a19      	ldr	r2, [pc, #100]	; (8019c68 <rmw_wait+0x2c4>)
 8019c02:	f7e6 fbd5 	bl	80003b0 <__aeabi_uldivmod>
 8019c06:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8019c0a:	4607      	mov	r7, r0
 8019c0c:	f171 0300 	sbcs.w	r3, r1, #0
 8019c10:	bfa8      	it	ge
 8019c12:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 8019c16:	e6e5      	b.n	80199e4 <rmw_wait+0x40>
 8019c18:	f1b8 0f00 	cmp.w	r8, #0
 8019c1c:	d00f      	beq.n	8019c3e <rmw_wait+0x29a>
 8019c1e:	f8d8 3000 	ldr.w	r3, [r8]
 8019c22:	b193      	cbz	r3, 8019c4a <rmw_wait+0x2a6>
 8019c24:	464f      	mov	r7, r9
 8019c26:	e772      	b.n	8019b0e <rmw_wait+0x16a>
 8019c28:	f1b8 0f00 	cmp.w	r8, #0
 8019c2c:	d007      	beq.n	8019c3e <rmw_wait+0x29a>
 8019c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	f47f af6b 	bne.w	8019b0e <rmw_wait+0x16a>
 8019c38:	b155      	cbz	r5, 8019c50 <rmw_wait+0x2ac>
 8019c3a:	461f      	mov	r7, r3
 8019c3c:	e777      	b.n	8019b2e <rmw_wait+0x18a>
 8019c3e:	2d00      	cmp	r5, #0
 8019c40:	d0c6      	beq.n	8019bd0 <rmw_wait+0x22c>
 8019c42:	682b      	ldr	r3, [r5, #0]
 8019c44:	b143      	cbz	r3, 8019c58 <rmw_wait+0x2b4>
 8019c46:	4647      	mov	r7, r8
 8019c48:	e773      	b.n	8019b32 <rmw_wait+0x18e>
 8019c4a:	b10d      	cbz	r5, 8019c50 <rmw_wait+0x2ac>
 8019c4c:	464f      	mov	r7, r9
 8019c4e:	e76e      	b.n	8019b2e <rmw_wait+0x18a>
 8019c50:	462f      	mov	r7, r5
 8019c52:	2e00      	cmp	r6, #0
 8019c54:	d1a2      	bne.n	8019b9c <rmw_wait+0x1f8>
 8019c56:	e7c0      	b.n	8019bda <rmw_wait+0x236>
 8019c58:	4647      	mov	r7, r8
 8019c5a:	2e00      	cmp	r6, #0
 8019c5c:	d19e      	bne.n	8019b9c <rmw_wait+0x1f8>
 8019c5e:	e7bc      	b.n	8019bda <rmw_wait+0x236>
 8019c60:	0801c820 	.word	0x0801c820
 8019c64:	20011404 	.word	0x20011404
 8019c68:	000f4240 	.word	0x000f4240

08019c6c <rmw_create_wait_set>:
 8019c6c:	b508      	push	{r3, lr}
 8019c6e:	4803      	ldr	r0, [pc, #12]	; (8019c7c <rmw_create_wait_set+0x10>)
 8019c70:	f7ff fd8e 	bl	8019790 <get_memory>
 8019c74:	b108      	cbz	r0, 8019c7a <rmw_create_wait_set+0xe>
 8019c76:	6880      	ldr	r0, [r0, #8]
 8019c78:	3010      	adds	r0, #16
 8019c7a:	bd08      	pop	{r3, pc}
 8019c7c:	20011444 	.word	0x20011444

08019c80 <rmw_destroy_wait_set>:
 8019c80:	b508      	push	{r3, lr}
 8019c82:	4b08      	ldr	r3, [pc, #32]	; (8019ca4 <rmw_destroy_wait_set+0x24>)
 8019c84:	6819      	ldr	r1, [r3, #0]
 8019c86:	b911      	cbnz	r1, 8019c8e <rmw_destroy_wait_set+0xe>
 8019c88:	e00a      	b.n	8019ca0 <rmw_destroy_wait_set+0x20>
 8019c8a:	6849      	ldr	r1, [r1, #4]
 8019c8c:	b141      	cbz	r1, 8019ca0 <rmw_destroy_wait_set+0x20>
 8019c8e:	688b      	ldr	r3, [r1, #8]
 8019c90:	3310      	adds	r3, #16
 8019c92:	4298      	cmp	r0, r3
 8019c94:	d1f9      	bne.n	8019c8a <rmw_destroy_wait_set+0xa>
 8019c96:	4803      	ldr	r0, [pc, #12]	; (8019ca4 <rmw_destroy_wait_set+0x24>)
 8019c98:	f7ff fd8a 	bl	80197b0 <put_memory>
 8019c9c:	2000      	movs	r0, #0
 8019c9e:	bd08      	pop	{r3, pc}
 8019ca0:	2001      	movs	r0, #1
 8019ca2:	bd08      	pop	{r3, pc}
 8019ca4:	20011444 	.word	0x20011444

08019ca8 <rmw_uros_epoch_nanos>:
 8019ca8:	4b05      	ldr	r3, [pc, #20]	; (8019cc0 <rmw_uros_epoch_nanos+0x18>)
 8019caa:	681b      	ldr	r3, [r3, #0]
 8019cac:	b123      	cbz	r3, 8019cb8 <rmw_uros_epoch_nanos+0x10>
 8019cae:	6898      	ldr	r0, [r3, #8]
 8019cb0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019cb4:	f7f9 bf20 	b.w	8013af8 <uxr_epoch_nanos>
 8019cb8:	2000      	movs	r0, #0
 8019cba:	2100      	movs	r1, #0
 8019cbc:	4770      	bx	lr
 8019cbe:	bf00      	nop
 8019cc0:	20011404 	.word	0x20011404

08019cc4 <std_msgs__msg__String__init>:
 8019cc4:	b538      	push	{r3, r4, r5, lr}
 8019cc6:	4604      	mov	r4, r0
 8019cc8:	b128      	cbz	r0, 8019cd6 <std_msgs__msg__String__init+0x12>
 8019cca:	f7f8 fed3 	bl	8012a74 <rosidl_runtime_c__String__init>
 8019cce:	4605      	mov	r5, r0
 8019cd0:	b120      	cbz	r0, 8019cdc <std_msgs__msg__String__init+0x18>
 8019cd2:	4628      	mov	r0, r5
 8019cd4:	bd38      	pop	{r3, r4, r5, pc}
 8019cd6:	4605      	mov	r5, r0
 8019cd8:	4628      	mov	r0, r5
 8019cda:	bd38      	pop	{r3, r4, r5, pc}
 8019cdc:	4620      	mov	r0, r4
 8019cde:	f7f8 fedf 	bl	8012aa0 <rosidl_runtime_c__String__fini>
 8019ce2:	4628      	mov	r0, r5
 8019ce4:	bd38      	pop	{r3, r4, r5, pc}
 8019ce6:	bf00      	nop

08019ce8 <std_msgs__msg__String__fini>:
 8019ce8:	b108      	cbz	r0, 8019cee <std_msgs__msg__String__fini+0x6>
 8019cea:	f7f8 bed9 	b.w	8012aa0 <rosidl_runtime_c__String__fini>
 8019cee:	4770      	bx	lr

08019cf0 <ucdr_serialize_string>:
 8019cf0:	b510      	push	{r4, lr}
 8019cf2:	b082      	sub	sp, #8
 8019cf4:	4604      	mov	r4, r0
 8019cf6:	4608      	mov	r0, r1
 8019cf8:	9101      	str	r1, [sp, #4]
 8019cfa:	f7e6 faab 	bl	8000254 <strlen>
 8019cfe:	4602      	mov	r2, r0
 8019d00:	9901      	ldr	r1, [sp, #4]
 8019d02:	4620      	mov	r0, r4
 8019d04:	3201      	adds	r2, #1
 8019d06:	b002      	add	sp, #8
 8019d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019d0c:	f7f4 bf54 	b.w	800ebb8 <ucdr_serialize_sequence_char>

08019d10 <ucdr_deserialize_string>:
 8019d10:	b500      	push	{lr}
 8019d12:	b083      	sub	sp, #12
 8019d14:	ab01      	add	r3, sp, #4
 8019d16:	f7f4 ff61 	bl	800ebdc <ucdr_deserialize_sequence_char>
 8019d1a:	b003      	add	sp, #12
 8019d1c:	f85d fb04 	ldr.w	pc, [sp], #4

08019d20 <uxr_init_input_best_effort_stream>:
 8019d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019d24:	8003      	strh	r3, [r0, #0]
 8019d26:	4770      	bx	lr

08019d28 <uxr_reset_input_best_effort_stream>:
 8019d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019d2c:	8003      	strh	r3, [r0, #0]
 8019d2e:	4770      	bx	lr

08019d30 <uxr_receive_best_effort_message>:
 8019d30:	b538      	push	{r3, r4, r5, lr}
 8019d32:	4604      	mov	r4, r0
 8019d34:	8800      	ldrh	r0, [r0, #0]
 8019d36:	460d      	mov	r5, r1
 8019d38:	f000 fd46 	bl	801a7c8 <uxr_seq_num_cmp>
 8019d3c:	4603      	mov	r3, r0
 8019d3e:	0fc0      	lsrs	r0, r0, #31
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	bfb8      	it	lt
 8019d44:	8025      	strhlt	r5, [r4, #0]
 8019d46:	bd38      	pop	{r3, r4, r5, pc}

08019d48 <on_full_input_buffer>:
 8019d48:	b570      	push	{r4, r5, r6, lr}
 8019d4a:	460c      	mov	r4, r1
 8019d4c:	4605      	mov	r5, r0
 8019d4e:	8908      	ldrh	r0, [r1, #8]
 8019d50:	682b      	ldr	r3, [r5, #0]
 8019d52:	7d26      	ldrb	r6, [r4, #20]
 8019d54:	e9d1 1200 	ldrd	r1, r2, [r1]
 8019d58:	fbb2 f2f0 	udiv	r2, r2, r0
 8019d5c:	eba3 0c01 	sub.w	ip, r3, r1
 8019d60:	fbbc fcf2 	udiv	ip, ip, r2
 8019d64:	f10c 0c01 	add.w	ip, ip, #1
 8019d68:	fa1f f38c 	uxth.w	r3, ip
 8019d6c:	fbb3 fcf0 	udiv	ip, r3, r0
 8019d70:	fb00 331c 	mls	r3, r0, ip, r3
 8019d74:	b29b      	uxth	r3, r3
 8019d76:	fb02 f303 	mul.w	r3, r2, r3
 8019d7a:	1d18      	adds	r0, r3, #4
 8019d7c:	4408      	add	r0, r1
 8019d7e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019d82:	b116      	cbz	r6, 8019d8a <on_full_input_buffer+0x42>
 8019d84:	2600      	movs	r6, #0
 8019d86:	f840 6c04 	str.w	r6, [r0, #-4]
 8019d8a:	2a03      	cmp	r2, #3
 8019d8c:	d801      	bhi.n	8019d92 <on_full_input_buffer+0x4a>
 8019d8e:	2001      	movs	r0, #1
 8019d90:	bd70      	pop	{r4, r5, r6, pc}
 8019d92:	3308      	adds	r3, #8
 8019d94:	4628      	mov	r0, r5
 8019d96:	3a04      	subs	r2, #4
 8019d98:	4419      	add	r1, r3
 8019d9a:	692b      	ldr	r3, [r5, #16]
 8019d9c:	f7f4 fe90 	bl	800eac0 <ucdr_init_buffer_origin>
 8019da0:	4628      	mov	r0, r5
 8019da2:	4622      	mov	r2, r4
 8019da4:	4902      	ldr	r1, [pc, #8]	; (8019db0 <on_full_input_buffer+0x68>)
 8019da6:	f7f4 fe67 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 8019daa:	2000      	movs	r0, #0
 8019dac:	bd70      	pop	{r4, r5, r6, pc}
 8019dae:	bf00      	nop
 8019db0:	08019d49 	.word	0x08019d49

08019db4 <uxr_init_input_reliable_stream>:
 8019db4:	b510      	push	{r4, lr}
 8019db6:	e9c0 1200 	strd	r1, r2, [r0]
 8019dba:	2400      	movs	r4, #0
 8019dbc:	9a02      	ldr	r2, [sp, #8]
 8019dbe:	8103      	strh	r3, [r0, #8]
 8019dc0:	6102      	str	r2, [r0, #16]
 8019dc2:	7504      	strb	r4, [r0, #20]
 8019dc4:	b1c3      	cbz	r3, 8019df8 <uxr_init_input_reliable_stream+0x44>
 8019dc6:	600c      	str	r4, [r1, #0]
 8019dc8:	8901      	ldrh	r1, [r0, #8]
 8019dca:	2901      	cmp	r1, #1
 8019dcc:	d914      	bls.n	8019df8 <uxr_init_input_reliable_stream+0x44>
 8019dce:	f04f 0c01 	mov.w	ip, #1
 8019dd2:	6843      	ldr	r3, [r0, #4]
 8019dd4:	f10c 0e01 	add.w	lr, ip, #1
 8019dd8:	fbbc f2f1 	udiv	r2, ip, r1
 8019ddc:	fbb3 f3f1 	udiv	r3, r3, r1
 8019de0:	fb01 c212 	mls	r2, r1, r2, ip
 8019de4:	fa1f fc8e 	uxth.w	ip, lr
 8019de8:	b292      	uxth	r2, r2
 8019dea:	fb02 f303 	mul.w	r3, r2, r3
 8019dee:	6802      	ldr	r2, [r0, #0]
 8019df0:	50d4      	str	r4, [r2, r3]
 8019df2:	8901      	ldrh	r1, [r0, #8]
 8019df4:	4561      	cmp	r1, ip
 8019df6:	d8ec      	bhi.n	8019dd2 <uxr_init_input_reliable_stream+0x1e>
 8019df8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019dfc:	60c3      	str	r3, [r0, #12]
 8019dfe:	bd10      	pop	{r4, pc}

08019e00 <uxr_reset_input_reliable_stream>:
 8019e00:	8901      	ldrh	r1, [r0, #8]
 8019e02:	b1d9      	cbz	r1, 8019e3c <uxr_reset_input_reliable_stream+0x3c>
 8019e04:	b510      	push	{r4, lr}
 8019e06:	f04f 0e00 	mov.w	lr, #0
 8019e0a:	46f4      	mov	ip, lr
 8019e0c:	4674      	mov	r4, lr
 8019e0e:	6843      	ldr	r3, [r0, #4]
 8019e10:	f10e 0e01 	add.w	lr, lr, #1
 8019e14:	fbbc f2f1 	udiv	r2, ip, r1
 8019e18:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e1c:	fb01 c212 	mls	r2, r1, r2, ip
 8019e20:	fa1f fc8e 	uxth.w	ip, lr
 8019e24:	b292      	uxth	r2, r2
 8019e26:	fb02 f303 	mul.w	r3, r2, r3
 8019e2a:	6802      	ldr	r2, [r0, #0]
 8019e2c:	50d4      	str	r4, [r2, r3]
 8019e2e:	8901      	ldrh	r1, [r0, #8]
 8019e30:	4561      	cmp	r1, ip
 8019e32:	d8ec      	bhi.n	8019e0e <uxr_reset_input_reliable_stream+0xe>
 8019e34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019e38:	60c3      	str	r3, [r0, #12]
 8019e3a:	bd10      	pop	{r4, pc}
 8019e3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019e40:	60c3      	str	r3, [r0, #12]
 8019e42:	4770      	bx	lr

08019e44 <uxr_receive_reliable_message>:
 8019e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e48:	4604      	mov	r4, r0
 8019e4a:	460d      	mov	r5, r1
 8019e4c:	8901      	ldrh	r1, [r0, #8]
 8019e4e:	4617      	mov	r7, r2
 8019e50:	8980      	ldrh	r0, [r0, #12]
 8019e52:	4698      	mov	r8, r3
 8019e54:	f000 fcb0 	bl	801a7b8 <uxr_seq_num_add>
 8019e58:	4629      	mov	r1, r5
 8019e5a:	4606      	mov	r6, r0
 8019e5c:	89a0      	ldrh	r0, [r4, #12]
 8019e5e:	f000 fcb3 	bl	801a7c8 <uxr_seq_num_cmp>
 8019e62:	2800      	cmp	r0, #0
 8019e64:	db0a      	blt.n	8019e7c <uxr_receive_reliable_message+0x38>
 8019e66:	2600      	movs	r6, #0
 8019e68:	4629      	mov	r1, r5
 8019e6a:	89e0      	ldrh	r0, [r4, #14]
 8019e6c:	f000 fcac 	bl	801a7c8 <uxr_seq_num_cmp>
 8019e70:	2800      	cmp	r0, #0
 8019e72:	da00      	bge.n	8019e76 <uxr_receive_reliable_message+0x32>
 8019e74:	81e5      	strh	r5, [r4, #14]
 8019e76:	4630      	mov	r0, r6
 8019e78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e7c:	4630      	mov	r0, r6
 8019e7e:	4629      	mov	r1, r5
 8019e80:	f000 fca2 	bl	801a7c8 <uxr_seq_num_cmp>
 8019e84:	2800      	cmp	r0, #0
 8019e86:	dbee      	blt.n	8019e66 <uxr_receive_reliable_message+0x22>
 8019e88:	6923      	ldr	r3, [r4, #16]
 8019e8a:	4638      	mov	r0, r7
 8019e8c:	4798      	blx	r3
 8019e8e:	4681      	mov	r9, r0
 8019e90:	2101      	movs	r1, #1
 8019e92:	89a0      	ldrh	r0, [r4, #12]
 8019e94:	f000 fc90 	bl	801a7b8 <uxr_seq_num_add>
 8019e98:	f1b9 0f00 	cmp.w	r9, #0
 8019e9c:	bf08      	it	eq
 8019e9e:	4285      	cmpeq	r5, r0
 8019ea0:	bf0c      	ite	eq
 8019ea2:	2601      	moveq	r6, #1
 8019ea4:	2600      	movne	r6, #0
 8019ea6:	d104      	bne.n	8019eb2 <uxr_receive_reliable_message+0x6e>
 8019ea8:	2300      	movs	r3, #0
 8019eaa:	9a08      	ldr	r2, [sp, #32]
 8019eac:	81a0      	strh	r0, [r4, #12]
 8019eae:	7013      	strb	r3, [r2, #0]
 8019eb0:	e7da      	b.n	8019e68 <uxr_receive_reliable_message+0x24>
 8019eb2:	8922      	ldrh	r2, [r4, #8]
 8019eb4:	6863      	ldr	r3, [r4, #4]
 8019eb6:	fbb5 f0f2 	udiv	r0, r5, r2
 8019eba:	fbb3 f3f2 	udiv	r3, r3, r2
 8019ebe:	fb02 5010 	mls	r0, r2, r0, r5
 8019ec2:	b280      	uxth	r0, r0
 8019ec4:	fb03 f000 	mul.w	r0, r3, r0
 8019ec8:	6823      	ldr	r3, [r4, #0]
 8019eca:	3004      	adds	r0, #4
 8019ecc:	4418      	add	r0, r3
 8019ece:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	d1c7      	bne.n	8019e66 <uxr_receive_reliable_message+0x22>
 8019ed6:	4639      	mov	r1, r7
 8019ed8:	4642      	mov	r2, r8
 8019eda:	f001 fdb0 	bl	801ba3e <memcpy>
 8019ede:	8921      	ldrh	r1, [r4, #8]
 8019ee0:	6863      	ldr	r3, [r4, #4]
 8019ee2:	fbb5 f2f1 	udiv	r2, r5, r1
 8019ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8019eea:	fb01 5212 	mls	r2, r1, r2, r5
 8019eee:	b292      	uxth	r2, r2
 8019ef0:	fb02 f303 	mul.w	r3, r2, r3
 8019ef4:	6822      	ldr	r2, [r4, #0]
 8019ef6:	f842 8003 	str.w	r8, [r2, r3]
 8019efa:	2301      	movs	r3, #1
 8019efc:	9a08      	ldr	r2, [sp, #32]
 8019efe:	7013      	strb	r3, [r2, #0]
 8019f00:	f1b9 0f00 	cmp.w	r9, #0
 8019f04:	d0af      	beq.n	8019e66 <uxr_receive_reliable_message+0x22>
 8019f06:	89a6      	ldrh	r6, [r4, #12]
 8019f08:	2101      	movs	r1, #1
 8019f0a:	4630      	mov	r0, r6
 8019f0c:	f000 fc54 	bl	801a7b8 <uxr_seq_num_add>
 8019f10:	8921      	ldrh	r1, [r4, #8]
 8019f12:	6863      	ldr	r3, [r4, #4]
 8019f14:	4606      	mov	r6, r0
 8019f16:	fbb0 f2f1 	udiv	r2, r0, r1
 8019f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f1e:	fb01 0212 	mls	r2, r1, r2, r0
 8019f22:	6820      	ldr	r0, [r4, #0]
 8019f24:	b292      	uxth	r2, r2
 8019f26:	fb02 f303 	mul.w	r3, r2, r3
 8019f2a:	3304      	adds	r3, #4
 8019f2c:	4418      	add	r0, r3
 8019f2e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	d097      	beq.n	8019e66 <uxr_receive_reliable_message+0x22>
 8019f36:	6923      	ldr	r3, [r4, #16]
 8019f38:	4798      	blx	r3
 8019f3a:	2802      	cmp	r0, #2
 8019f3c:	d002      	beq.n	8019f44 <uxr_receive_reliable_message+0x100>
 8019f3e:	2801      	cmp	r0, #1
 8019f40:	d0e2      	beq.n	8019f08 <uxr_receive_reliable_message+0xc4>
 8019f42:	e790      	b.n	8019e66 <uxr_receive_reliable_message+0x22>
 8019f44:	2601      	movs	r6, #1
 8019f46:	e78f      	b.n	8019e68 <uxr_receive_reliable_message+0x24>

08019f48 <uxr_next_input_reliable_buffer_available>:
 8019f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019f4c:	4604      	mov	r4, r0
 8019f4e:	460f      	mov	r7, r1
 8019f50:	8980      	ldrh	r0, [r0, #12]
 8019f52:	2101      	movs	r1, #1
 8019f54:	4690      	mov	r8, r2
 8019f56:	f000 fc2f 	bl	801a7b8 <uxr_seq_num_add>
 8019f5a:	8922      	ldrh	r2, [r4, #8]
 8019f5c:	6866      	ldr	r6, [r4, #4]
 8019f5e:	fbb0 f3f2 	udiv	r3, r0, r2
 8019f62:	fbb6 f6f2 	udiv	r6, r6, r2
 8019f66:	fb02 0313 	mls	r3, r2, r3, r0
 8019f6a:	b29b      	uxth	r3, r3
 8019f6c:	fb03 f606 	mul.w	r6, r3, r6
 8019f70:	6823      	ldr	r3, [r4, #0]
 8019f72:	3604      	adds	r6, #4
 8019f74:	441e      	add	r6, r3
 8019f76:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019f7a:	f1b9 0f00 	cmp.w	r9, #0
 8019f7e:	d023      	beq.n	8019fc8 <uxr_next_input_reliable_buffer_available+0x80>
 8019f80:	4605      	mov	r5, r0
 8019f82:	6923      	ldr	r3, [r4, #16]
 8019f84:	4630      	mov	r0, r6
 8019f86:	4798      	blx	r3
 8019f88:	4682      	mov	sl, r0
 8019f8a:	b300      	cbz	r0, 8019fce <uxr_next_input_reliable_buffer_available+0x86>
 8019f8c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019f90:	2101      	movs	r1, #1
 8019f92:	4650      	mov	r0, sl
 8019f94:	f000 fc10 	bl	801a7b8 <uxr_seq_num_add>
 8019f98:	8921      	ldrh	r1, [r4, #8]
 8019f9a:	4682      	mov	sl, r0
 8019f9c:	6863      	ldr	r3, [r4, #4]
 8019f9e:	6820      	ldr	r0, [r4, #0]
 8019fa0:	fbba f2f1 	udiv	r2, sl, r1
 8019fa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8019fa8:	fb01 a212 	mls	r2, r1, r2, sl
 8019fac:	b292      	uxth	r2, r2
 8019fae:	fb02 f303 	mul.w	r3, r2, r3
 8019fb2:	3304      	adds	r3, #4
 8019fb4:	4418      	add	r0, r3
 8019fb6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019fba:	b12b      	cbz	r3, 8019fc8 <uxr_next_input_reliable_buffer_available+0x80>
 8019fbc:	6923      	ldr	r3, [r4, #16]
 8019fbe:	4798      	blx	r3
 8019fc0:	2802      	cmp	r0, #2
 8019fc2:	d01b      	beq.n	8019ffc <uxr_next_input_reliable_buffer_available+0xb4>
 8019fc4:	2801      	cmp	r0, #1
 8019fc6:	d0e3      	beq.n	8019f90 <uxr_next_input_reliable_buffer_available+0x48>
 8019fc8:	2000      	movs	r0, #0
 8019fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019fce:	464a      	mov	r2, r9
 8019fd0:	4631      	mov	r1, r6
 8019fd2:	4638      	mov	r0, r7
 8019fd4:	f7f4 fd7c 	bl	800ead0 <ucdr_init_buffer>
 8019fd8:	8921      	ldrh	r1, [r4, #8]
 8019fda:	6863      	ldr	r3, [r4, #4]
 8019fdc:	2001      	movs	r0, #1
 8019fde:	fbb5 f2f1 	udiv	r2, r5, r1
 8019fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8019fe6:	fb01 5212 	mls	r2, r1, r2, r5
 8019fea:	b292      	uxth	r2, r2
 8019fec:	fb02 f303 	mul.w	r3, r2, r3
 8019ff0:	6822      	ldr	r2, [r4, #0]
 8019ff2:	f842 a003 	str.w	sl, [r2, r3]
 8019ff6:	81a5      	strh	r5, [r4, #12]
 8019ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ffc:	8920      	ldrh	r0, [r4, #8]
 8019ffe:	eb06 0108 	add.w	r1, r6, r8
 801a002:	6863      	ldr	r3, [r4, #4]
 801a004:	eba9 0208 	sub.w	r2, r9, r8
 801a008:	fbb5 f6f0 	udiv	r6, r5, r0
 801a00c:	fbb3 f3f0 	udiv	r3, r3, r0
 801a010:	fb00 5516 	mls	r5, r0, r6, r5
 801a014:	2000      	movs	r0, #0
 801a016:	b2ad      	uxth	r5, r5
 801a018:	fb03 f505 	mul.w	r5, r3, r5
 801a01c:	6823      	ldr	r3, [r4, #0]
 801a01e:	5158      	str	r0, [r3, r5]
 801a020:	4638      	mov	r0, r7
 801a022:	f7f4 fd55 	bl	800ead0 <ucdr_init_buffer>
 801a026:	4638      	mov	r0, r7
 801a028:	4622      	mov	r2, r4
 801a02a:	4903      	ldr	r1, [pc, #12]	; (801a038 <uxr_next_input_reliable_buffer_available+0xf0>)
 801a02c:	f7f4 fd24 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 801a030:	2001      	movs	r0, #1
 801a032:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801a036:	e7c8      	b.n	8019fca <uxr_next_input_reliable_buffer_available+0x82>
 801a038:	08019d49 	.word	0x08019d49

0801a03c <uxr_process_heartbeat>:
 801a03c:	b538      	push	{r3, r4, r5, lr}
 801a03e:	4611      	mov	r1, r2
 801a040:	4604      	mov	r4, r0
 801a042:	89c0      	ldrh	r0, [r0, #14]
 801a044:	4615      	mov	r5, r2
 801a046:	f000 fbbf 	bl	801a7c8 <uxr_seq_num_cmp>
 801a04a:	2800      	cmp	r0, #0
 801a04c:	bfb8      	it	lt
 801a04e:	81e5      	strhlt	r5, [r4, #14]
 801a050:	bd38      	pop	{r3, r4, r5, pc}
 801a052:	bf00      	nop

0801a054 <uxr_compute_acknack>:
 801a054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a058:	8903      	ldrh	r3, [r0, #8]
 801a05a:	4604      	mov	r4, r0
 801a05c:	460f      	mov	r7, r1
 801a05e:	8985      	ldrh	r5, [r0, #12]
 801a060:	b1db      	cbz	r3, 801a09a <uxr_compute_acknack+0x46>
 801a062:	4628      	mov	r0, r5
 801a064:	2601      	movs	r6, #1
 801a066:	e004      	b.n	801a072 <uxr_compute_acknack+0x1e>
 801a068:	4566      	cmp	r6, ip
 801a06a:	f106 0601 	add.w	r6, r6, #1
 801a06e:	d214      	bcs.n	801a09a <uxr_compute_acknack+0x46>
 801a070:	89a0      	ldrh	r0, [r4, #12]
 801a072:	b2b1      	uxth	r1, r6
 801a074:	f000 fba0 	bl	801a7b8 <uxr_seq_num_add>
 801a078:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a07c:	fbb0 f2fc 	udiv	r2, r0, ip
 801a080:	e9d4 1300 	ldrd	r1, r3, [r4]
 801a084:	fb0c 0212 	mls	r2, ip, r2, r0
 801a088:	fbb3 f3fc 	udiv	r3, r3, ip
 801a08c:	b292      	uxth	r2, r2
 801a08e:	fb02 f303 	mul.w	r3, r2, r3
 801a092:	58cb      	ldr	r3, [r1, r3]
 801a094:	2b00      	cmp	r3, #0
 801a096:	d1e7      	bne.n	801a068 <uxr_compute_acknack+0x14>
 801a098:	4605      	mov	r5, r0
 801a09a:	803d      	strh	r5, [r7, #0]
 801a09c:	2101      	movs	r1, #1
 801a09e:	89e6      	ldrh	r6, [r4, #14]
 801a0a0:	4628      	mov	r0, r5
 801a0a2:	f000 fb8d 	bl	801a7c0 <uxr_seq_num_sub>
 801a0a6:	4601      	mov	r1, r0
 801a0a8:	4630      	mov	r0, r6
 801a0aa:	f000 fb89 	bl	801a7c0 <uxr_seq_num_sub>
 801a0ae:	4606      	mov	r6, r0
 801a0b0:	b328      	cbz	r0, 801a0fe <uxr_compute_acknack+0xaa>
 801a0b2:	f04f 0900 	mov.w	r9, #0
 801a0b6:	f04f 0801 	mov.w	r8, #1
 801a0ba:	464d      	mov	r5, r9
 801a0bc:	fa1f f189 	uxth.w	r1, r9
 801a0c0:	8838      	ldrh	r0, [r7, #0]
 801a0c2:	f000 fb79 	bl	801a7b8 <uxr_seq_num_add>
 801a0c6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a0ca:	6861      	ldr	r1, [r4, #4]
 801a0cc:	fa08 fe09 	lsl.w	lr, r8, r9
 801a0d0:	6822      	ldr	r2, [r4, #0]
 801a0d2:	f109 0901 	add.w	r9, r9, #1
 801a0d6:	ea4e 0e05 	orr.w	lr, lr, r5
 801a0da:	fbb0 f3fc 	udiv	r3, r0, ip
 801a0de:	fbb1 f1fc 	udiv	r1, r1, ip
 801a0e2:	fb03 001c 	mls	r0, r3, ip, r0
 801a0e6:	b283      	uxth	r3, r0
 801a0e8:	fb01 f303 	mul.w	r3, r1, r3
 801a0ec:	58d3      	ldr	r3, [r2, r3]
 801a0ee:	b90b      	cbnz	r3, 801a0f4 <uxr_compute_acknack+0xa0>
 801a0f0:	fa1f f58e 	uxth.w	r5, lr
 801a0f4:	454e      	cmp	r6, r9
 801a0f6:	d1e1      	bne.n	801a0bc <uxr_compute_acknack+0x68>
 801a0f8:	4628      	mov	r0, r5
 801a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a0fe:	4605      	mov	r5, r0
 801a100:	4628      	mov	r0, r5
 801a102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a106:	bf00      	nop

0801a108 <uxr_init_output_best_effort_stream>:
 801a108:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801a10c:	6001      	str	r1, [r0, #0]
 801a10e:	7303      	strb	r3, [r0, #12]
 801a110:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801a114:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801a118:	4770      	bx	lr
 801a11a:	bf00      	nop

0801a11c <uxr_reset_output_best_effort_stream>:
 801a11c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a120:	7b03      	ldrb	r3, [r0, #12]
 801a122:	81c2      	strh	r2, [r0, #14]
 801a124:	6043      	str	r3, [r0, #4]
 801a126:	4770      	bx	lr

0801a128 <uxr_prepare_best_effort_buffer_to_write>:
 801a128:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a12a:	4604      	mov	r4, r0
 801a12c:	b083      	sub	sp, #12
 801a12e:	6840      	ldr	r0, [r0, #4]
 801a130:	460d      	mov	r5, r1
 801a132:	4616      	mov	r6, r2
 801a134:	f7fb fa5c 	bl	80155f0 <uxr_submessage_padding>
 801a138:	6863      	ldr	r3, [r4, #4]
 801a13a:	4418      	add	r0, r3
 801a13c:	68a3      	ldr	r3, [r4, #8]
 801a13e:	1942      	adds	r2, r0, r5
 801a140:	4293      	cmp	r3, r2
 801a142:	bf2c      	ite	cs
 801a144:	2701      	movcs	r7, #1
 801a146:	2700      	movcc	r7, #0
 801a148:	d202      	bcs.n	801a150 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801a14a:	4638      	mov	r0, r7
 801a14c:	b003      	add	sp, #12
 801a14e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a150:	9000      	str	r0, [sp, #0]
 801a152:	2300      	movs	r3, #0
 801a154:	4630      	mov	r0, r6
 801a156:	6821      	ldr	r1, [r4, #0]
 801a158:	f7f4 fca8 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801a15c:	6861      	ldr	r1, [r4, #4]
 801a15e:	4638      	mov	r0, r7
 801a160:	4429      	add	r1, r5
 801a162:	6061      	str	r1, [r4, #4]
 801a164:	b003      	add	sp, #12
 801a166:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a168 <uxr_prepare_best_effort_buffer_to_send>:
 801a168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a16c:	4604      	mov	r4, r0
 801a16e:	461d      	mov	r5, r3
 801a170:	6840      	ldr	r0, [r0, #4]
 801a172:	7b23      	ldrb	r3, [r4, #12]
 801a174:	4298      	cmp	r0, r3
 801a176:	bf8c      	ite	hi
 801a178:	2601      	movhi	r6, #1
 801a17a:	2600      	movls	r6, #0
 801a17c:	d802      	bhi.n	801a184 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801a17e:	4630      	mov	r0, r6
 801a180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a184:	4688      	mov	r8, r1
 801a186:	89e0      	ldrh	r0, [r4, #14]
 801a188:	2101      	movs	r1, #1
 801a18a:	4617      	mov	r7, r2
 801a18c:	f000 fb14 	bl	801a7b8 <uxr_seq_num_add>
 801a190:	6823      	ldr	r3, [r4, #0]
 801a192:	81e0      	strh	r0, [r4, #14]
 801a194:	8028      	strh	r0, [r5, #0]
 801a196:	4630      	mov	r0, r6
 801a198:	f8c8 3000 	str.w	r3, [r8]
 801a19c:	6863      	ldr	r3, [r4, #4]
 801a19e:	603b      	str	r3, [r7, #0]
 801a1a0:	7b23      	ldrb	r3, [r4, #12]
 801a1a2:	6063      	str	r3, [r4, #4]
 801a1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a1a8 <on_full_output_buffer>:
 801a1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1aa:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801a1ae:	460c      	mov	r4, r1
 801a1b0:	6803      	ldr	r3, [r0, #0]
 801a1b2:	4605      	mov	r5, r0
 801a1b4:	7b26      	ldrb	r6, [r4, #12]
 801a1b6:	e9d1 1200 	ldrd	r1, r2, [r1]
 801a1ba:	fbb2 f2fc 	udiv	r2, r2, ip
 801a1be:	eba3 0e01 	sub.w	lr, r3, r1
 801a1c2:	6903      	ldr	r3, [r0, #16]
 801a1c4:	fbbe fef2 	udiv	lr, lr, r2
 801a1c8:	f10e 0e01 	add.w	lr, lr, #1
 801a1cc:	fa1f fe8e 	uxth.w	lr, lr
 801a1d0:	fbbe f7fc 	udiv	r7, lr, ip
 801a1d4:	fb0c ec17 	mls	ip, ip, r7, lr
 801a1d8:	fa1f fc8c 	uxth.w	ip, ip
 801a1dc:	fb02 fc0c 	mul.w	ip, r2, ip
 801a1e0:	f851 200c 	ldr.w	r2, [r1, ip]
 801a1e4:	44b4      	add	ip, r6
 801a1e6:	1b92      	subs	r2, r2, r6
 801a1e8:	f10c 0c08 	add.w	ip, ip, #8
 801a1ec:	3a04      	subs	r2, #4
 801a1ee:	4461      	add	r1, ip
 801a1f0:	f7f4 fc66 	bl	800eac0 <ucdr_init_buffer_origin>
 801a1f4:	4628      	mov	r0, r5
 801a1f6:	4622      	mov	r2, r4
 801a1f8:	4902      	ldr	r1, [pc, #8]	; (801a204 <on_full_output_buffer+0x5c>)
 801a1fa:	f7f4 fc3d 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 801a1fe:	2000      	movs	r0, #0
 801a200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a202:	bf00      	nop
 801a204:	0801a1a9 	.word	0x0801a1a9

0801a208 <uxr_init_output_reliable_stream>:
 801a208:	b530      	push	{r4, r5, lr}
 801a20a:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801a20e:	8103      	strh	r3, [r0, #8]
 801a210:	7304      	strb	r4, [r0, #12]
 801a212:	e9c0 1200 	strd	r1, r2, [r0]
 801a216:	b1e3      	cbz	r3, 801a252 <uxr_init_output_reliable_stream+0x4a>
 801a218:	600c      	str	r4, [r1, #0]
 801a21a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a21e:	f1bc 0f01 	cmp.w	ip, #1
 801a222:	d916      	bls.n	801a252 <uxr_init_output_reliable_stream+0x4a>
 801a224:	f04f 0e01 	mov.w	lr, #1
 801a228:	6843      	ldr	r3, [r0, #4]
 801a22a:	f10e 0501 	add.w	r5, lr, #1
 801a22e:	7b04      	ldrb	r4, [r0, #12]
 801a230:	6801      	ldr	r1, [r0, #0]
 801a232:	fbbe f2fc 	udiv	r2, lr, ip
 801a236:	fbb3 f3fc 	udiv	r3, r3, ip
 801a23a:	fb0c e212 	mls	r2, ip, r2, lr
 801a23e:	fa1f fe85 	uxth.w	lr, r5
 801a242:	b292      	uxth	r2, r2
 801a244:	fb02 f303 	mul.w	r3, r2, r3
 801a248:	50cc      	str	r4, [r1, r3]
 801a24a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a24e:	45f4      	cmp	ip, lr
 801a250:	d8ea      	bhi.n	801a228 <uxr_init_output_reliable_stream+0x20>
 801a252:	4b07      	ldr	r3, [pc, #28]	; (801a270 <uxr_init_output_reliable_stream+0x68>)
 801a254:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a258:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801a25c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801a260:	f8c0 300e 	str.w	r3, [r0, #14]
 801a264:	2300      	movs	r3, #0
 801a266:	8242      	strh	r2, [r0, #18]
 801a268:	8403      	strh	r3, [r0, #32]
 801a26a:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801a26e:	bd30      	pop	{r4, r5, pc}
 801a270:	ffff0000 	.word	0xffff0000
 801a274:	00000000 	.word	0x00000000

0801a278 <uxr_reset_output_reliable_stream>:
 801a278:	8901      	ldrh	r1, [r0, #8]
 801a27a:	b510      	push	{r4, lr}
 801a27c:	b1b1      	cbz	r1, 801a2ac <uxr_reset_output_reliable_stream+0x34>
 801a27e:	f04f 0e00 	mov.w	lr, #0
 801a282:	46f4      	mov	ip, lr
 801a284:	6843      	ldr	r3, [r0, #4]
 801a286:	f10e 0e01 	add.w	lr, lr, #1
 801a28a:	7b04      	ldrb	r4, [r0, #12]
 801a28c:	fbbc f2f1 	udiv	r2, ip, r1
 801a290:	fbb3 f3f1 	udiv	r3, r3, r1
 801a294:	fb01 c212 	mls	r2, r1, r2, ip
 801a298:	fa1f fc8e 	uxth.w	ip, lr
 801a29c:	b292      	uxth	r2, r2
 801a29e:	fb02 f303 	mul.w	r3, r2, r3
 801a2a2:	6802      	ldr	r2, [r0, #0]
 801a2a4:	50d4      	str	r4, [r2, r3]
 801a2a6:	8901      	ldrh	r1, [r0, #8]
 801a2a8:	4561      	cmp	r1, ip
 801a2aa:	d8eb      	bhi.n	801a284 <uxr_reset_output_reliable_stream+0xc>
 801a2ac:	4b08      	ldr	r3, [pc, #32]	; (801a2d0 <uxr_reset_output_reliable_stream+0x58>)
 801a2ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a2b2:	ed9f 7b05 	vldr	d7, [pc, #20]	; 801a2c8 <uxr_reset_output_reliable_stream+0x50>
 801a2b6:	f8c0 300e 	str.w	r3, [r0, #14]
 801a2ba:	2300      	movs	r3, #0
 801a2bc:	8242      	strh	r2, [r0, #18]
 801a2be:	8403      	strh	r3, [r0, #32]
 801a2c0:	ed80 7b06 	vstr	d7, [r0, #24]
 801a2c4:	bd10      	pop	{r4, pc}
 801a2c6:	bf00      	nop
 801a2c8:	ffffffff 	.word	0xffffffff
 801a2cc:	7fffffff 	.word	0x7fffffff
 801a2d0:	ffff0000 	.word	0xffff0000

0801a2d4 <uxr_prepare_reliable_buffer_to_write>:
 801a2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2d8:	4604      	mov	r4, r0
 801a2da:	b091      	sub	sp, #68	; 0x44
 801a2dc:	8900      	ldrh	r0, [r0, #8]
 801a2de:	468b      	mov	fp, r1
 801a2e0:	89e6      	ldrh	r6, [r4, #14]
 801a2e2:	9204      	str	r2, [sp, #16]
 801a2e4:	6865      	ldr	r5, [r4, #4]
 801a2e6:	6823      	ldr	r3, [r4, #0]
 801a2e8:	f894 900c 	ldrb.w	r9, [r4, #12]
 801a2ec:	fbb6 f2f0 	udiv	r2, r6, r0
 801a2f0:	fbb5 f5f0 	udiv	r5, r5, r0
 801a2f4:	fb00 6212 	mls	r2, r0, r2, r6
 801a2f8:	1f2f      	subs	r7, r5, #4
 801a2fa:	b292      	uxth	r2, r2
 801a2fc:	fb05 3202 	mla	r2, r5, r2, r3
 801a300:	1d11      	adds	r1, r2, #4
 801a302:	f8d2 8000 	ldr.w	r8, [r2]
 801a306:	9103      	str	r1, [sp, #12]
 801a308:	2800      	cmp	r0, #0
 801a30a:	f000 814a 	beq.w	801a5a2 <uxr_prepare_reliable_buffer_to_write+0x2ce>
 801a30e:	f04f 0c00 	mov.w	ip, #0
 801a312:	46e2      	mov	sl, ip
 801a314:	4661      	mov	r1, ip
 801a316:	f10c 0c01 	add.w	ip, ip, #1
 801a31a:	fbb1 f2f0 	udiv	r2, r1, r0
 801a31e:	fb00 1212 	mls	r2, r0, r2, r1
 801a322:	fa1f f18c 	uxth.w	r1, ip
 801a326:	b292      	uxth	r2, r2
 801a328:	fb05 f202 	mul.w	r2, r5, r2
 801a32c:	589a      	ldr	r2, [r3, r2]
 801a32e:	454a      	cmp	r2, r9
 801a330:	d103      	bne.n	801a33a <uxr_prepare_reliable_buffer_to_write+0x66>
 801a332:	f10a 0a01 	add.w	sl, sl, #1
 801a336:	fa1f fa8a 	uxth.w	sl, sl
 801a33a:	4281      	cmp	r1, r0
 801a33c:	d3eb      	bcc.n	801a316 <uxr_prepare_reliable_buffer_to_write+0x42>
 801a33e:	4640      	mov	r0, r8
 801a340:	2104      	movs	r1, #4
 801a342:	f8cd a014 	str.w	sl, [sp, #20]
 801a346:	f7f4 fbc7 	bl	800ead8 <ucdr_alignment>
 801a34a:	4480      	add	r8, r0
 801a34c:	eb08 020b 	add.w	r2, r8, fp
 801a350:	42ba      	cmp	r2, r7
 801a352:	f240 80ca 	bls.w	801a4ea <uxr_prepare_reliable_buffer_to_write+0x216>
 801a356:	7b22      	ldrb	r2, [r4, #12]
 801a358:	445a      	add	r2, fp
 801a35a:	42ba      	cmp	r2, r7
 801a35c:	f240 80b2 	bls.w	801a4c4 <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801a360:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801a364:	b2bb      	uxth	r3, r7
 801a366:	eba2 0209 	sub.w	r2, r2, r9
 801a36a:	441a      	add	r2, r3
 801a36c:	b292      	uxth	r2, r2
 801a36e:	fb0a f902 	mul.w	r9, sl, r2
 801a372:	9205      	str	r2, [sp, #20]
 801a374:	45d9      	cmp	r9, fp
 801a376:	9206      	str	r2, [sp, #24]
 801a378:	f0c0 80b3 	bcc.w	801a4e2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a37c:	f108 0204 	add.w	r2, r8, #4
 801a380:	42ba      	cmp	r2, r7
 801a382:	f080 80da 	bcs.w	801a53a <uxr_prepare_reliable_buffer_to_write+0x266>
 801a386:	f1a3 0904 	sub.w	r9, r3, #4
 801a38a:	9b05      	ldr	r3, [sp, #20]
 801a38c:	eba9 0908 	sub.w	r9, r9, r8
 801a390:	fa1f f989 	uxth.w	r9, r9
 801a394:	ebab 0b09 	sub.w	fp, fp, r9
 801a398:	fbbb f2f3 	udiv	r2, fp, r3
 801a39c:	fb03 b312 	mls	r3, r3, r2, fp
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	f040 80c4 	bne.w	801a52e <uxr_prepare_reliable_buffer_to_write+0x25a>
 801a3a6:	b293      	uxth	r3, r2
 801a3a8:	4553      	cmp	r3, sl
 801a3aa:	f200 809a 	bhi.w	801a4e2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a3ae:	2b00      	cmp	r3, #0
 801a3b0:	f000 80f9 	beq.w	801a5a6 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801a3b4:	f8cd 801c 	str.w	r8, [sp, #28]
 801a3b8:	f04f 0a00 	mov.w	sl, #0
 801a3bc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801a3c0:	f10d 0b20 	add.w	fp, sp, #32
 801a3c4:	9505      	str	r5, [sp, #20]
 801a3c6:	461d      	mov	r5, r3
 801a3c8:	e000      	b.n	801a3cc <uxr_prepare_reliable_buffer_to_write+0xf8>
 801a3ca:	46c1      	mov	r9, r8
 801a3cc:	8922      	ldrh	r2, [r4, #8]
 801a3ce:	4658      	mov	r0, fp
 801a3d0:	6863      	ldr	r3, [r4, #4]
 801a3d2:	f10a 0a01 	add.w	sl, sl, #1
 801a3d6:	fbb6 f1f2 	udiv	r1, r6, r2
 801a3da:	fbb3 f3f2 	udiv	r3, r3, r2
 801a3de:	fb02 6111 	mls	r1, r2, r1, r6
 801a3e2:	463a      	mov	r2, r7
 801a3e4:	b289      	uxth	r1, r1
 801a3e6:	fb03 f101 	mul.w	r1, r3, r1
 801a3ea:	6823      	ldr	r3, [r4, #0]
 801a3ec:	3104      	adds	r1, #4
 801a3ee:	4419      	add	r1, r3
 801a3f0:	2300      	movs	r3, #0
 801a3f2:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801a3f6:	f8cd c000 	str.w	ip, [sp]
 801a3fa:	f7f4 fb57 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801a3fe:	464a      	mov	r2, r9
 801a400:	2300      	movs	r3, #0
 801a402:	210d      	movs	r1, #13
 801a404:	4658      	mov	r0, fp
 801a406:	f7fb f8b3 	bl	8015570 <uxr_buffer_submessage_header>
 801a40a:	8921      	ldrh	r1, [r4, #8]
 801a40c:	6863      	ldr	r3, [r4, #4]
 801a40e:	4630      	mov	r0, r6
 801a410:	fbb6 f2f1 	udiv	r2, r6, r1
 801a414:	fbb3 f3f1 	udiv	r3, r3, r1
 801a418:	fb01 6212 	mls	r2, r1, r2, r6
 801a41c:	2101      	movs	r1, #1
 801a41e:	b292      	uxth	r2, r2
 801a420:	fb02 f303 	mul.w	r3, r2, r3
 801a424:	6822      	ldr	r2, [r4, #0]
 801a426:	50d7      	str	r7, [r2, r3]
 801a428:	f000 f9c6 	bl	801a7b8 <uxr_seq_num_add>
 801a42c:	4606      	mov	r6, r0
 801a42e:	fa1f f38a 	uxth.w	r3, sl
 801a432:	429d      	cmp	r5, r3
 801a434:	d8c9      	bhi.n	801a3ca <uxr_prepare_reliable_buffer_to_write+0xf6>
 801a436:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801a43a:	9d05      	ldr	r5, [sp, #20]
 801a43c:	8920      	ldrh	r0, [r4, #8]
 801a43e:	463a      	mov	r2, r7
 801a440:	6863      	ldr	r3, [r4, #4]
 801a442:	fbb6 f1f0 	udiv	r1, r6, r0
 801a446:	fbb3 f3f0 	udiv	r3, r3, r0
 801a44a:	fb00 6111 	mls	r1, r0, r1, r6
 801a44e:	4658      	mov	r0, fp
 801a450:	b289      	uxth	r1, r1
 801a452:	fb01 f303 	mul.w	r3, r1, r3
 801a456:	6821      	ldr	r1, [r4, #0]
 801a458:	3304      	adds	r3, #4
 801a45a:	4419      	add	r1, r3
 801a45c:	2300      	movs	r3, #0
 801a45e:	f851 7c04 	ldr.w	r7, [r1, #-4]
 801a462:	9700      	str	r7, [sp, #0]
 801a464:	f7f4 fb22 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801a468:	9f06      	ldr	r7, [sp, #24]
 801a46a:	4658      	mov	r0, fp
 801a46c:	2302      	movs	r3, #2
 801a46e:	b2ba      	uxth	r2, r7
 801a470:	210d      	movs	r1, #13
 801a472:	f7fb f87d 	bl	8015570 <uxr_buffer_submessage_header>
 801a476:	f108 0104 	add.w	r1, r8, #4
 801a47a:	9b03      	ldr	r3, [sp, #12]
 801a47c:	f1a5 0208 	sub.w	r2, r5, #8
 801a480:	8925      	ldrh	r5, [r4, #8]
 801a482:	440b      	add	r3, r1
 801a484:	eba2 0208 	sub.w	r2, r2, r8
 801a488:	fbb6 f0f5 	udiv	r0, r6, r5
 801a48c:	4619      	mov	r1, r3
 801a48e:	6863      	ldr	r3, [r4, #4]
 801a490:	fb05 6010 	mls	r0, r5, r0, r6
 801a494:	fbb3 f3f5 	udiv	r3, r3, r5
 801a498:	b280      	uxth	r0, r0
 801a49a:	6825      	ldr	r5, [r4, #0]
 801a49c:	fb00 f303 	mul.w	r3, r0, r3
 801a4a0:	7b20      	ldrb	r0, [r4, #12]
 801a4a2:	3004      	adds	r0, #4
 801a4a4:	4438      	add	r0, r7
 801a4a6:	50e8      	str	r0, [r5, r3]
 801a4a8:	9d04      	ldr	r5, [sp, #16]
 801a4aa:	4628      	mov	r0, r5
 801a4ac:	f7f4 fb10 	bl	800ead0 <ucdr_init_buffer>
 801a4b0:	4628      	mov	r0, r5
 801a4b2:	4622      	mov	r2, r4
 801a4b4:	493d      	ldr	r1, [pc, #244]	; (801a5ac <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801a4b6:	f7f4 fadf 	bl	800ea78 <ucdr_set_on_full_buffer_callback>
 801a4ba:	2001      	movs	r0, #1
 801a4bc:	81e6      	strh	r6, [r4, #14]
 801a4be:	b011      	add	sp, #68	; 0x44
 801a4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4c4:	2101      	movs	r1, #1
 801a4c6:	89e0      	ldrh	r0, [r4, #14]
 801a4c8:	f000 f976 	bl	801a7b8 <uxr_seq_num_add>
 801a4cc:	4605      	mov	r5, r0
 801a4ce:	8921      	ldrh	r1, [r4, #8]
 801a4d0:	8a60      	ldrh	r0, [r4, #18]
 801a4d2:	f000 f971 	bl	801a7b8 <uxr_seq_num_add>
 801a4d6:	4601      	mov	r1, r0
 801a4d8:	4628      	mov	r0, r5
 801a4da:	f000 f975 	bl	801a7c8 <uxr_seq_num_cmp>
 801a4de:	2800      	cmp	r0, #0
 801a4e0:	dd44      	ble.n	801a56c <uxr_prepare_reliable_buffer_to_write+0x298>
 801a4e2:	2000      	movs	r0, #0
 801a4e4:	b011      	add	sp, #68	; 0x44
 801a4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4ea:	8921      	ldrh	r1, [r4, #8]
 801a4ec:	8a60      	ldrh	r0, [r4, #18]
 801a4ee:	9205      	str	r2, [sp, #20]
 801a4f0:	f000 f962 	bl	801a7b8 <uxr_seq_num_add>
 801a4f4:	4601      	mov	r1, r0
 801a4f6:	4630      	mov	r0, r6
 801a4f8:	f000 f966 	bl	801a7c8 <uxr_seq_num_cmp>
 801a4fc:	2800      	cmp	r0, #0
 801a4fe:	9a05      	ldr	r2, [sp, #20]
 801a500:	dcef      	bgt.n	801a4e2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a502:	8925      	ldrh	r5, [r4, #8]
 801a504:	e9d4 7300 	ldrd	r7, r3, [r4]
 801a508:	fbb6 f4f5 	udiv	r4, r6, r5
 801a50c:	fbb3 f3f5 	udiv	r3, r3, r5
 801a510:	fb05 6414 	mls	r4, r5, r4, r6
 801a514:	b2a4      	uxth	r4, r4
 801a516:	fb04 f303 	mul.w	r3, r4, r3
 801a51a:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a51e:	50fa      	str	r2, [r7, r3]
 801a520:	2300      	movs	r3, #0
 801a522:	f8cd 8000 	str.w	r8, [sp]
 801a526:	f7f4 fac1 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801a52a:	2001      	movs	r0, #1
 801a52c:	e7da      	b.n	801a4e4 <uxr_prepare_reliable_buffer_to_write+0x210>
 801a52e:	3201      	adds	r2, #1
 801a530:	9306      	str	r3, [sp, #24]
 801a532:	b293      	uxth	r3, r2
 801a534:	4553      	cmp	r3, sl
 801a536:	d8d4      	bhi.n	801a4e2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a538:	e739      	b.n	801a3ae <uxr_prepare_reliable_buffer_to_write+0xda>
 801a53a:	4630      	mov	r0, r6
 801a53c:	2101      	movs	r1, #1
 801a53e:	9307      	str	r3, [sp, #28]
 801a540:	f000 f93a 	bl	801a7b8 <uxr_seq_num_add>
 801a544:	4606      	mov	r6, r0
 801a546:	8920      	ldrh	r0, [r4, #8]
 801a548:	6862      	ldr	r2, [r4, #4]
 801a54a:	fbb6 f1f0 	udiv	r1, r6, r0
 801a54e:	fbb2 f2f0 	udiv	r2, r2, r0
 801a552:	fb00 6111 	mls	r1, r0, r1, r6
 801a556:	b289      	uxth	r1, r1
 801a558:	fb01 f202 	mul.w	r2, r1, r2
 801a55c:	6821      	ldr	r1, [r4, #0]
 801a55e:	3204      	adds	r2, #4
 801a560:	188b      	adds	r3, r1, r2
 801a562:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801a566:	9303      	str	r3, [sp, #12]
 801a568:	9b07      	ldr	r3, [sp, #28]
 801a56a:	e70c      	b.n	801a386 <uxr_prepare_reliable_buffer_to_write+0xb2>
 801a56c:	8921      	ldrh	r1, [r4, #8]
 801a56e:	6863      	ldr	r3, [r4, #4]
 801a570:	9804      	ldr	r0, [sp, #16]
 801a572:	fbb5 f2f1 	udiv	r2, r5, r1
 801a576:	fbb3 f3f1 	udiv	r3, r3, r1
 801a57a:	fb01 5212 	mls	r2, r1, r2, r5
 801a57e:	6821      	ldr	r1, [r4, #0]
 801a580:	b292      	uxth	r2, r2
 801a582:	fb02 f303 	mul.w	r3, r2, r3
 801a586:	7b22      	ldrb	r2, [r4, #12]
 801a588:	3304      	adds	r3, #4
 801a58a:	445a      	add	r2, fp
 801a58c:	4419      	add	r1, r3
 801a58e:	f841 2c04 	str.w	r2, [r1, #-4]
 801a592:	7b23      	ldrb	r3, [r4, #12]
 801a594:	9300      	str	r3, [sp, #0]
 801a596:	2300      	movs	r3, #0
 801a598:	f7f4 fa88 	bl	800eaac <ucdr_init_buffer_origin_offset>
 801a59c:	2001      	movs	r0, #1
 801a59e:	81e5      	strh	r5, [r4, #14]
 801a5a0:	e7a0      	b.n	801a4e4 <uxr_prepare_reliable_buffer_to_write+0x210>
 801a5a2:	4682      	mov	sl, r0
 801a5a4:	e6cb      	b.n	801a33e <uxr_prepare_reliable_buffer_to_write+0x6a>
 801a5a6:	f10d 0b20 	add.w	fp, sp, #32
 801a5aa:	e747      	b.n	801a43c <uxr_prepare_reliable_buffer_to_write+0x168>
 801a5ac:	0801a1a9 	.word	0x0801a1a9

0801a5b0 <uxr_prepare_next_reliable_buffer_to_send>:
 801a5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a5b2:	4604      	mov	r4, r0
 801a5b4:	461d      	mov	r5, r3
 801a5b6:	460f      	mov	r7, r1
 801a5b8:	8a00      	ldrh	r0, [r0, #16]
 801a5ba:	2101      	movs	r1, #1
 801a5bc:	4616      	mov	r6, r2
 801a5be:	f000 f8fb 	bl	801a7b8 <uxr_seq_num_add>
 801a5c2:	8028      	strh	r0, [r5, #0]
 801a5c4:	8922      	ldrh	r2, [r4, #8]
 801a5c6:	6863      	ldr	r3, [r4, #4]
 801a5c8:	fbb0 f1f2 	udiv	r1, r0, r2
 801a5cc:	fbb3 f3f2 	udiv	r3, r3, r2
 801a5d0:	fb02 0c11 	mls	ip, r2, r1, r0
 801a5d4:	89e1      	ldrh	r1, [r4, #14]
 801a5d6:	fa1f fc8c 	uxth.w	ip, ip
 801a5da:	fb0c fc03 	mul.w	ip, ip, r3
 801a5de:	6823      	ldr	r3, [r4, #0]
 801a5e0:	f10c 0c04 	add.w	ip, ip, #4
 801a5e4:	4463      	add	r3, ip
 801a5e6:	603b      	str	r3, [r7, #0]
 801a5e8:	6823      	ldr	r3, [r4, #0]
 801a5ea:	449c      	add	ip, r3
 801a5ec:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801a5f0:	6033      	str	r3, [r6, #0]
 801a5f2:	f000 f8e9 	bl	801a7c8 <uxr_seq_num_cmp>
 801a5f6:	2800      	cmp	r0, #0
 801a5f8:	dd01      	ble.n	801a5fe <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a5fa:	2000      	movs	r0, #0
 801a5fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a5fe:	7b23      	ldrb	r3, [r4, #12]
 801a600:	6832      	ldr	r2, [r6, #0]
 801a602:	429a      	cmp	r2, r3
 801a604:	d9f9      	bls.n	801a5fa <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a606:	8a61      	ldrh	r1, [r4, #18]
 801a608:	8a20      	ldrh	r0, [r4, #16]
 801a60a:	f000 f8d9 	bl	801a7c0 <uxr_seq_num_sub>
 801a60e:	8923      	ldrh	r3, [r4, #8]
 801a610:	4283      	cmp	r3, r0
 801a612:	d0f2      	beq.n	801a5fa <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a614:	8828      	ldrh	r0, [r5, #0]
 801a616:	89e3      	ldrh	r3, [r4, #14]
 801a618:	8220      	strh	r0, [r4, #16]
 801a61a:	4298      	cmp	r0, r3
 801a61c:	d001      	beq.n	801a622 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a61e:	2001      	movs	r0, #1
 801a620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a622:	2101      	movs	r1, #1
 801a624:	f000 f8c8 	bl	801a7b8 <uxr_seq_num_add>
 801a628:	4603      	mov	r3, r0
 801a62a:	2001      	movs	r0, #1
 801a62c:	81e3      	strh	r3, [r4, #14]
 801a62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a630 <uxr_update_output_stream_heartbeat_timestamp>:
 801a630:	b570      	push	{r4, r5, r6, lr}
 801a632:	8a01      	ldrh	r1, [r0, #16]
 801a634:	4604      	mov	r4, r0
 801a636:	8a40      	ldrh	r0, [r0, #18]
 801a638:	4615      	mov	r5, r2
 801a63a:	461e      	mov	r6, r3
 801a63c:	f000 f8c4 	bl	801a7c8 <uxr_seq_num_cmp>
 801a640:	2800      	cmp	r0, #0
 801a642:	db07      	blt.n	801a654 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a644:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a648:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801a64c:	2000      	movs	r0, #0
 801a64e:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801a652:	bd70      	pop	{r4, r5, r6, pc}
 801a654:	f894 0020 	ldrb.w	r0, [r4, #32]
 801a658:	b940      	cbnz	r0, 801a66c <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801a65a:	2301      	movs	r3, #1
 801a65c:	f884 3020 	strb.w	r3, [r4, #32]
 801a660:	3564      	adds	r5, #100	; 0x64
 801a662:	f146 0600 	adc.w	r6, r6, #0
 801a666:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a66a:	bd70      	pop	{r4, r5, r6, pc}
 801a66c:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801a670:	4295      	cmp	r5, r2
 801a672:	eb76 0303 	sbcs.w	r3, r6, r3
 801a676:	db04      	blt.n	801a682 <uxr_update_output_stream_heartbeat_timestamp+0x52>
 801a678:	1c43      	adds	r3, r0, #1
 801a67a:	2001      	movs	r0, #1
 801a67c:	f884 3020 	strb.w	r3, [r4, #32]
 801a680:	e7ee      	b.n	801a660 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a682:	2000      	movs	r0, #0
 801a684:	e7ec      	b.n	801a660 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a686:	bf00      	nop

0801a688 <uxr_begin_output_nack_buffer_it>:
 801a688:	8a40      	ldrh	r0, [r0, #18]
 801a68a:	4770      	bx	lr

0801a68c <uxr_next_reliable_nack_buffer_to_send>:
 801a68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a690:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 801a694:	b197      	cbz	r7, 801a6bc <uxr_next_reliable_nack_buffer_to_send+0x30>
 801a696:	4680      	mov	r8, r0
 801a698:	460d      	mov	r5, r1
 801a69a:	4616      	mov	r6, r2
 801a69c:	461c      	mov	r4, r3
 801a69e:	8818      	ldrh	r0, [r3, #0]
 801a6a0:	2101      	movs	r1, #1
 801a6a2:	f000 f889 	bl	801a7b8 <uxr_seq_num_add>
 801a6a6:	8020      	strh	r0, [r4, #0]
 801a6a8:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 801a6ac:	f000 f88c 	bl	801a7c8 <uxr_seq_num_cmp>
 801a6b0:	2800      	cmp	r0, #0
 801a6b2:	dd06      	ble.n	801a6c2 <uxr_next_reliable_nack_buffer_to_send+0x36>
 801a6b4:	2300      	movs	r3, #0
 801a6b6:	461f      	mov	r7, r3
 801a6b8:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 801a6bc:	4638      	mov	r0, r7
 801a6be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a6c2:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801a6c6:	8820      	ldrh	r0, [r4, #0]
 801a6c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a6cc:	fbb0 f3f2 	udiv	r3, r0, r2
 801a6d0:	fbb1 fcf2 	udiv	ip, r1, r2
 801a6d4:	fb02 0313 	mls	r3, r2, r3, r0
 801a6d8:	b29b      	uxth	r3, r3
 801a6da:	fb03 fc0c 	mul.w	ip, r3, ip
 801a6de:	f8d8 3000 	ldr.w	r3, [r8]
 801a6e2:	f10c 0c04 	add.w	ip, ip, #4
 801a6e6:	4463      	add	r3, ip
 801a6e8:	602b      	str	r3, [r5, #0]
 801a6ea:	f8d8 3000 	ldr.w	r3, [r8]
 801a6ee:	4463      	add	r3, ip
 801a6f0:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a6f4:	6033      	str	r3, [r6, #0]
 801a6f6:	f898 200c 	ldrb.w	r2, [r8, #12]
 801a6fa:	429a      	cmp	r2, r3
 801a6fc:	d0d0      	beq.n	801a6a0 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801a6fe:	e7dd      	b.n	801a6bc <uxr_next_reliable_nack_buffer_to_send+0x30>

0801a700 <uxr_process_acknack>:
 801a700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a702:	4604      	mov	r4, r0
 801a704:	460e      	mov	r6, r1
 801a706:	4610      	mov	r0, r2
 801a708:	2101      	movs	r1, #1
 801a70a:	f000 f859 	bl	801a7c0 <uxr_seq_num_sub>
 801a70e:	8a61      	ldrh	r1, [r4, #18]
 801a710:	f000 f856 	bl	801a7c0 <uxr_seq_num_sub>
 801a714:	b1c8      	cbz	r0, 801a74a <uxr_process_acknack+0x4a>
 801a716:	4605      	mov	r5, r0
 801a718:	2700      	movs	r7, #0
 801a71a:	2101      	movs	r1, #1
 801a71c:	8a60      	ldrh	r0, [r4, #18]
 801a71e:	f000 f84b 	bl	801a7b8 <uxr_seq_num_add>
 801a722:	8923      	ldrh	r3, [r4, #8]
 801a724:	6862      	ldr	r2, [r4, #4]
 801a726:	3701      	adds	r7, #1
 801a728:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801a72c:	6821      	ldr	r1, [r4, #0]
 801a72e:	42bd      	cmp	r5, r7
 801a730:	8260      	strh	r0, [r4, #18]
 801a732:	fbb0 fef3 	udiv	lr, r0, r3
 801a736:	fbb2 f2f3 	udiv	r2, r2, r3
 801a73a:	fb03 031e 	mls	r3, r3, lr, r0
 801a73e:	b29b      	uxth	r3, r3
 801a740:	fb02 f303 	mul.w	r3, r2, r3
 801a744:	f841 c003 	str.w	ip, [r1, r3]
 801a748:	d1e7      	bne.n	801a71a <uxr_process_acknack+0x1a>
 801a74a:	3e00      	subs	r6, #0
 801a74c:	f04f 0300 	mov.w	r3, #0
 801a750:	bf18      	it	ne
 801a752:	2601      	movne	r6, #1
 801a754:	f884 3020 	strb.w	r3, [r4, #32]
 801a758:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801a75c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a75e:	bf00      	nop

0801a760 <uxr_is_output_up_to_date>:
 801a760:	8a01      	ldrh	r1, [r0, #16]
 801a762:	8a40      	ldrh	r0, [r0, #18]
 801a764:	b508      	push	{r3, lr}
 801a766:	f000 f82f 	bl	801a7c8 <uxr_seq_num_cmp>
 801a76a:	fab0 f080 	clz	r0, r0
 801a76e:	0940      	lsrs	r0, r0, #5
 801a770:	bd08      	pop	{r3, pc}
 801a772:	bf00      	nop

0801a774 <get_available_free_slots>:
 801a774:	8901      	ldrh	r1, [r0, #8]
 801a776:	b1e1      	cbz	r1, 801a7b2 <get_available_free_slots+0x3e>
 801a778:	6843      	ldr	r3, [r0, #4]
 801a77a:	f04f 0c00 	mov.w	ip, #0
 801a77e:	b530      	push	{r4, r5, lr}
 801a780:	fbb3 fef1 	udiv	lr, r3, r1
 801a784:	6805      	ldr	r5, [r0, #0]
 801a786:	4662      	mov	r2, ip
 801a788:	7b04      	ldrb	r4, [r0, #12]
 801a78a:	4660      	mov	r0, ip
 801a78c:	f10c 0c01 	add.w	ip, ip, #1
 801a790:	fbb2 f3f1 	udiv	r3, r2, r1
 801a794:	fb01 2313 	mls	r3, r1, r3, r2
 801a798:	fa1f f28c 	uxth.w	r2, ip
 801a79c:	b29b      	uxth	r3, r3
 801a79e:	fb0e f303 	mul.w	r3, lr, r3
 801a7a2:	58eb      	ldr	r3, [r5, r3]
 801a7a4:	429c      	cmp	r4, r3
 801a7a6:	d101      	bne.n	801a7ac <get_available_free_slots+0x38>
 801a7a8:	3001      	adds	r0, #1
 801a7aa:	b280      	uxth	r0, r0
 801a7ac:	428a      	cmp	r2, r1
 801a7ae:	d3ed      	bcc.n	801a78c <get_available_free_slots+0x18>
 801a7b0:	bd30      	pop	{r4, r5, pc}
 801a7b2:	4608      	mov	r0, r1
 801a7b4:	4770      	bx	lr
 801a7b6:	bf00      	nop

0801a7b8 <uxr_seq_num_add>:
 801a7b8:	4408      	add	r0, r1
 801a7ba:	b280      	uxth	r0, r0
 801a7bc:	4770      	bx	lr
 801a7be:	bf00      	nop

0801a7c0 <uxr_seq_num_sub>:
 801a7c0:	1a40      	subs	r0, r0, r1
 801a7c2:	b280      	uxth	r0, r0
 801a7c4:	4770      	bx	lr
 801a7c6:	bf00      	nop

0801a7c8 <uxr_seq_num_cmp>:
 801a7c8:	4288      	cmp	r0, r1
 801a7ca:	d011      	beq.n	801a7f0 <uxr_seq_num_cmp+0x28>
 801a7cc:	d309      	bcc.n	801a7e2 <uxr_seq_num_cmp+0x1a>
 801a7ce:	4288      	cmp	r0, r1
 801a7d0:	d910      	bls.n	801a7f4 <uxr_seq_num_cmp+0x2c>
 801a7d2:	1a40      	subs	r0, r0, r1
 801a7d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801a7d8:	bfd4      	ite	le
 801a7da:	2001      	movle	r0, #1
 801a7dc:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 801a7e0:	4770      	bx	lr
 801a7e2:	1a0b      	subs	r3, r1, r0
 801a7e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801a7e8:	daf1      	bge.n	801a7ce <uxr_seq_num_cmp+0x6>
 801a7ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a7ee:	4770      	bx	lr
 801a7f0:	2000      	movs	r0, #0
 801a7f2:	4770      	bx	lr
 801a7f4:	2001      	movs	r0, #1
 801a7f6:	4770      	bx	lr

0801a7f8 <rcl_get_default_domain_id>:
 801a7f8:	b530      	push	{r4, r5, lr}
 801a7fa:	2300      	movs	r3, #0
 801a7fc:	b083      	sub	sp, #12
 801a7fe:	9300      	str	r3, [sp, #0]
 801a800:	b1d0      	cbz	r0, 801a838 <rcl_get_default_domain_id+0x40>
 801a802:	4604      	mov	r4, r0
 801a804:	4669      	mov	r1, sp
 801a806:	4815      	ldr	r0, [pc, #84]	; (801a85c <rcl_get_default_domain_id+0x64>)
 801a808:	f7f6 f846 	bl	8010898 <rcutils_get_env>
 801a80c:	4602      	mov	r2, r0
 801a80e:	b110      	cbz	r0, 801a816 <rcl_get_default_domain_id+0x1e>
 801a810:	2001      	movs	r0, #1
 801a812:	b003      	add	sp, #12
 801a814:	bd30      	pop	{r4, r5, pc}
 801a816:	9b00      	ldr	r3, [sp, #0]
 801a818:	b18b      	cbz	r3, 801a83e <rcl_get_default_domain_id+0x46>
 801a81a:	7818      	ldrb	r0, [r3, #0]
 801a81c:	2800      	cmp	r0, #0
 801a81e:	d0f8      	beq.n	801a812 <rcl_get_default_domain_id+0x1a>
 801a820:	a901      	add	r1, sp, #4
 801a822:	4618      	mov	r0, r3
 801a824:	9201      	str	r2, [sp, #4]
 801a826:	f000 fc8f 	bl	801b148 <strtoul>
 801a82a:	4605      	mov	r5, r0
 801a82c:	b150      	cbz	r0, 801a844 <rcl_get_default_domain_id+0x4c>
 801a82e:	1c43      	adds	r3, r0, #1
 801a830:	d00d      	beq.n	801a84e <rcl_get_default_domain_id+0x56>
 801a832:	2000      	movs	r0, #0
 801a834:	6025      	str	r5, [r4, #0]
 801a836:	e7ec      	b.n	801a812 <rcl_get_default_domain_id+0x1a>
 801a838:	200b      	movs	r0, #11
 801a83a:	b003      	add	sp, #12
 801a83c:	bd30      	pop	{r4, r5, pc}
 801a83e:	4618      	mov	r0, r3
 801a840:	b003      	add	sp, #12
 801a842:	bd30      	pop	{r4, r5, pc}
 801a844:	9b01      	ldr	r3, [sp, #4]
 801a846:	781b      	ldrb	r3, [r3, #0]
 801a848:	2b00      	cmp	r3, #0
 801a84a:	d0f2      	beq.n	801a832 <rcl_get_default_domain_id+0x3a>
 801a84c:	e7e0      	b.n	801a810 <rcl_get_default_domain_id+0x18>
 801a84e:	f001 f8c1 	bl	801b9d4 <__errno>
 801a852:	6803      	ldr	r3, [r0, #0]
 801a854:	2b22      	cmp	r3, #34	; 0x22
 801a856:	d1ec      	bne.n	801a832 <rcl_get_default_domain_id+0x3a>
 801a858:	e7da      	b.n	801a810 <rcl_get_default_domain_id+0x18>
 801a85a:	bf00      	nop
 801a85c:	0801da10 	.word	0x0801da10

0801a860 <rcl_expand_topic_name>:
 801a860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a864:	b08d      	sub	sp, #52	; 0x34
 801a866:	4698      	mov	r8, r3
 801a868:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a86a:	9207      	str	r2, [sp, #28]
 801a86c:	2b00      	cmp	r3, #0
 801a86e:	bf18      	it	ne
 801a870:	f1b8 0f00 	cmpne.w	r8, #0
 801a874:	bf0c      	ite	eq
 801a876:	2301      	moveq	r3, #1
 801a878:	2300      	movne	r3, #0
 801a87a:	2a00      	cmp	r2, #0
 801a87c:	bf08      	it	eq
 801a87e:	f043 0301 	orreq.w	r3, r3, #1
 801a882:	2900      	cmp	r1, #0
 801a884:	bf08      	it	eq
 801a886:	f043 0301 	orreq.w	r3, r3, #1
 801a88a:	2b00      	cmp	r3, #0
 801a88c:	d13d      	bne.n	801a90a <rcl_expand_topic_name+0xaa>
 801a88e:	fab0 f280 	clz	r2, r0
 801a892:	4604      	mov	r4, r0
 801a894:	0952      	lsrs	r2, r2, #5
 801a896:	2800      	cmp	r0, #0
 801a898:	d037      	beq.n	801a90a <rcl_expand_topic_name+0xaa>
 801a89a:	460f      	mov	r7, r1
 801a89c:	a90b      	add	r1, sp, #44	; 0x2c
 801a89e:	f000 f945 	bl	801ab2c <rcl_validate_topic_name>
 801a8a2:	4605      	mov	r5, r0
 801a8a4:	bb68      	cbnz	r0, 801a902 <rcl_expand_topic_name+0xa2>
 801a8a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a8a8:	2b00      	cmp	r3, #0
 801a8aa:	d137      	bne.n	801a91c <rcl_expand_topic_name+0xbc>
 801a8ac:	4602      	mov	r2, r0
 801a8ae:	a90b      	add	r1, sp, #44	; 0x2c
 801a8b0:	4638      	mov	r0, r7
 801a8b2:	f7f6 fab3 	bl	8010e1c <rmw_validate_node_name>
 801a8b6:	bb68      	cbnz	r0, 801a914 <rcl_expand_topic_name+0xb4>
 801a8b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	d133      	bne.n	801a926 <rcl_expand_topic_name+0xc6>
 801a8be:	462a      	mov	r2, r5
 801a8c0:	a90b      	add	r1, sp, #44	; 0x2c
 801a8c2:	9807      	ldr	r0, [sp, #28]
 801a8c4:	f7f6 fa8c 	bl	8010de0 <rmw_validate_namespace>
 801a8c8:	bb20      	cbnz	r0, 801a914 <rcl_expand_topic_name+0xb4>
 801a8ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801a8cc:	2d00      	cmp	r5, #0
 801a8ce:	f040 80a2 	bne.w	801aa16 <rcl_expand_topic_name+0x1b6>
 801a8d2:	217b      	movs	r1, #123	; 0x7b
 801a8d4:	4620      	mov	r0, r4
 801a8d6:	f000 fff1 	bl	801b8bc <strchr>
 801a8da:	7823      	ldrb	r3, [r4, #0]
 801a8dc:	4681      	mov	r9, r0
 801a8de:	bb20      	cbnz	r0, 801a92a <rcl_expand_topic_name+0xca>
 801a8e0:	2b2f      	cmp	r3, #47	; 0x2f
 801a8e2:	d122      	bne.n	801a92a <rcl_expand_topic_name+0xca>
 801a8e4:	ab19      	add	r3, sp, #100	; 0x64
 801a8e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a8ea:	ab16      	add	r3, sp, #88	; 0x58
 801a8ec:	e88d 0003 	stmia.w	sp, {r0, r1}
 801a8f0:	4620      	mov	r0, r4
 801a8f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 801a8f4:	f7f6 f956 	bl	8010ba4 <rcutils_strdup>
 801a8f8:	2800      	cmp	r0, #0
 801a8fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a8fc:	bf08      	it	eq
 801a8fe:	250a      	moveq	r5, #10
 801a900:	6018      	str	r0, [r3, #0]
 801a902:	4628      	mov	r0, r5
 801a904:	b00d      	add	sp, #52	; 0x34
 801a906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a90a:	250b      	movs	r5, #11
 801a90c:	4628      	mov	r0, r5
 801a90e:	b00d      	add	sp, #52	; 0x34
 801a910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a914:	f7fc f97a 	bl	8016c0c <rcl_convert_rmw_ret_to_rcl_ret>
 801a918:	4605      	mov	r5, r0
 801a91a:	e7f2      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801a91c:	2567      	movs	r5, #103	; 0x67
 801a91e:	4628      	mov	r0, r5
 801a920:	b00d      	add	sp, #52	; 0x34
 801a922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a926:	25c9      	movs	r5, #201	; 0xc9
 801a928:	e7eb      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801a92a:	2b7e      	cmp	r3, #126	; 0x7e
 801a92c:	d075      	beq.n	801aa1a <rcl_expand_topic_name+0x1ba>
 801a92e:	f1b9 0f00 	cmp.w	r9, #0
 801a932:	f000 80c2 	beq.w	801aaba <rcl_expand_topic_name+0x25a>
 801a936:	2300      	movs	r3, #0
 801a938:	46a2      	mov	sl, r4
 801a93a:	461e      	mov	r6, r3
 801a93c:	9508      	str	r5, [sp, #32]
 801a93e:	4655      	mov	r5, sl
 801a940:	9409      	str	r4, [sp, #36]	; 0x24
 801a942:	46b2      	mov	sl, r6
 801a944:	464c      	mov	r4, r9
 801a946:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801a94a:	2c00      	cmp	r4, #0
 801a94c:	f000 80ae 	beq.w	801aaac <rcl_expand_topic_name+0x24c>
 801a950:	217d      	movs	r1, #125	; 0x7d
 801a952:	4628      	mov	r0, r5
 801a954:	f000 ffb2 	bl	801b8bc <strchr>
 801a958:	eba0 0904 	sub.w	r9, r0, r4
 801a95c:	4621      	mov	r1, r4
 801a95e:	4869      	ldr	r0, [pc, #420]	; (801ab04 <rcl_expand_topic_name+0x2a4>)
 801a960:	f109 0601 	add.w	r6, r9, #1
 801a964:	4632      	mov	r2, r6
 801a966:	f000 ffb6 	bl	801b8d6 <strncmp>
 801a96a:	2800      	cmp	r0, #0
 801a96c:	d051      	beq.n	801aa12 <rcl_expand_topic_name+0x1b2>
 801a96e:	4632      	mov	r2, r6
 801a970:	4621      	mov	r1, r4
 801a972:	4865      	ldr	r0, [pc, #404]	; (801ab08 <rcl_expand_topic_name+0x2a8>)
 801a974:	f000 ffaf 	bl	801b8d6 <strncmp>
 801a978:	b128      	cbz	r0, 801a986 <rcl_expand_topic_name+0x126>
 801a97a:	4632      	mov	r2, r6
 801a97c:	4621      	mov	r1, r4
 801a97e:	4863      	ldr	r0, [pc, #396]	; (801ab0c <rcl_expand_topic_name+0x2ac>)
 801a980:	f000 ffa9 	bl	801b8d6 <strncmp>
 801a984:	bb38      	cbnz	r0, 801a9d6 <rcl_expand_topic_name+0x176>
 801a986:	46d9      	mov	r9, fp
 801a988:	ab18      	add	r3, sp, #96	; 0x60
 801a98a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a98e:	ab16      	add	r3, sp, #88	; 0x58
 801a990:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a994:	4620      	mov	r0, r4
 801a996:	4631      	mov	r1, r6
 801a998:	cb0c      	ldmia	r3, {r2, r3}
 801a99a:	f7f6 f925 	bl	8010be8 <rcutils_strndup>
 801a99e:	4604      	mov	r4, r0
 801a9a0:	2800      	cmp	r0, #0
 801a9a2:	f000 80a3 	beq.w	801aaec <rcl_expand_topic_name+0x28c>
 801a9a6:	464a      	mov	r2, r9
 801a9a8:	4628      	mov	r0, r5
 801a9aa:	ab16      	add	r3, sp, #88	; 0x58
 801a9ac:	4621      	mov	r1, r4
 801a9ae:	f7f5 fff9 	bl	80109a4 <rcutils_repl_str>
 801a9b2:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a9b4:	4605      	mov	r5, r0
 801a9b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a9b8:	4620      	mov	r0, r4
 801a9ba:	4798      	blx	r3
 801a9bc:	4650      	mov	r0, sl
 801a9be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a9c0:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a9c2:	4798      	blx	r3
 801a9c4:	2d00      	cmp	r5, #0
 801a9c6:	d06c      	beq.n	801aaa2 <rcl_expand_topic_name+0x242>
 801a9c8:	217b      	movs	r1, #123	; 0x7b
 801a9ca:	4628      	mov	r0, r5
 801a9cc:	f000 ff76 	bl	801b8bc <strchr>
 801a9d0:	46aa      	mov	sl, r5
 801a9d2:	4604      	mov	r4, r0
 801a9d4:	e7b9      	b.n	801a94a <rcl_expand_topic_name+0xea>
 801a9d6:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801a9da:	1c61      	adds	r1, r4, #1
 801a9dc:	4640      	mov	r0, r8
 801a9de:	f7fe fca5 	bl	801932c <rcutils_string_map_getn>
 801a9e2:	4681      	mov	r9, r0
 801a9e4:	2800      	cmp	r0, #0
 801a9e6:	d1cf      	bne.n	801a988 <rcl_expand_topic_name+0x128>
 801a9e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a9ea:	aa18      	add	r2, sp, #96	; 0x60
 801a9ec:	2569      	movs	r5, #105	; 0x69
 801a9ee:	6018      	str	r0, [r3, #0]
 801a9f0:	ab16      	add	r3, sp, #88	; 0x58
 801a9f2:	ca07      	ldmia	r2, {r0, r1, r2}
 801a9f4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a9f8:	4631      	mov	r1, r6
 801a9fa:	4620      	mov	r0, r4
 801a9fc:	cb0c      	ldmia	r3, {r2, r3}
 801a9fe:	f7f6 f8f3 	bl	8010be8 <rcutils_strndup>
 801aa02:	991a      	ldr	r1, [sp, #104]	; 0x68
 801aa04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801aa06:	4798      	blx	r3
 801aa08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801aa0a:	991a      	ldr	r1, [sp, #104]	; 0x68
 801aa0c:	4650      	mov	r0, sl
 801aa0e:	4798      	blx	r3
 801aa10:	e777      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801aa12:	46b9      	mov	r9, r7
 801aa14:	e7b8      	b.n	801a988 <rcl_expand_topic_name+0x128>
 801aa16:	25ca      	movs	r5, #202	; 0xca
 801aa18:	e773      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801aa1a:	9e07      	ldr	r6, [sp, #28]
 801aa1c:	4630      	mov	r0, r6
 801aa1e:	f7e5 fc19 	bl	8000254 <strlen>
 801aa22:	4a3b      	ldr	r2, [pc, #236]	; (801ab10 <rcl_expand_topic_name+0x2b0>)
 801aa24:	4b3b      	ldr	r3, [pc, #236]	; (801ab14 <rcl_expand_topic_name+0x2b4>)
 801aa26:	9603      	str	r6, [sp, #12]
 801aa28:	2801      	cmp	r0, #1
 801aa2a:	bf18      	it	ne
 801aa2c:	4613      	movne	r3, r2
 801aa2e:	9704      	str	r7, [sp, #16]
 801aa30:	9302      	str	r3, [sp, #8]
 801aa32:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801aa34:	9300      	str	r3, [sp, #0]
 801aa36:	1c63      	adds	r3, r4, #1
 801aa38:	9305      	str	r3, [sp, #20]
 801aa3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aa3e:	9301      	str	r3, [sp, #4]
 801aa40:	ab16      	add	r3, sp, #88	; 0x58
 801aa42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801aa44:	f7f5 ff74 	bl	8010930 <rcutils_format_string_limit>
 801aa48:	4606      	mov	r6, r0
 801aa4a:	b350      	cbz	r0, 801aaa2 <rcl_expand_topic_name+0x242>
 801aa4c:	f1b9 0f00 	cmp.w	r9, #0
 801aa50:	d005      	beq.n	801aa5e <rcl_expand_topic_name+0x1fe>
 801aa52:	217b      	movs	r1, #123	; 0x7b
 801aa54:	46b2      	mov	sl, r6
 801aa56:	f000 ff31 	bl	801b8bc <strchr>
 801aa5a:	4681      	mov	r9, r0
 801aa5c:	e76e      	b.n	801a93c <rcl_expand_topic_name+0xdc>
 801aa5e:	7833      	ldrb	r3, [r6, #0]
 801aa60:	2b2f      	cmp	r3, #47	; 0x2f
 801aa62:	d01b      	beq.n	801aa9c <rcl_expand_topic_name+0x23c>
 801aa64:	9c07      	ldr	r4, [sp, #28]
 801aa66:	4620      	mov	r0, r4
 801aa68:	f7e5 fbf4 	bl	8000254 <strlen>
 801aa6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aa70:	4a29      	ldr	r2, [pc, #164]	; (801ab18 <rcl_expand_topic_name+0x2b8>)
 801aa72:	9301      	str	r3, [sp, #4]
 801aa74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801aa76:	9604      	str	r6, [sp, #16]
 801aa78:	9300      	str	r3, [sp, #0]
 801aa7a:	4b28      	ldr	r3, [pc, #160]	; (801ab1c <rcl_expand_topic_name+0x2bc>)
 801aa7c:	9403      	str	r4, [sp, #12]
 801aa7e:	2801      	cmp	r0, #1
 801aa80:	bf18      	it	ne
 801aa82:	4613      	movne	r3, r2
 801aa84:	9302      	str	r3, [sp, #8]
 801aa86:	ab16      	add	r3, sp, #88	; 0x58
 801aa88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801aa8a:	f7f5 ff51 	bl	8010930 <rcutils_format_string_limit>
 801aa8e:	4603      	mov	r3, r0
 801aa90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801aa92:	4630      	mov	r0, r6
 801aa94:	991a      	ldr	r1, [sp, #104]	; 0x68
 801aa96:	461e      	mov	r6, r3
 801aa98:	4790      	blx	r2
 801aa9a:	b116      	cbz	r6, 801aaa2 <rcl_expand_topic_name+0x242>
 801aa9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801aa9e:	601e      	str	r6, [r3, #0]
 801aaa0:	e72f      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801aaa2:	2300      	movs	r3, #0
 801aaa4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801aaa6:	250a      	movs	r5, #10
 801aaa8:	6013      	str	r3, [r2, #0]
 801aaaa:	e72a      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801aaac:	4653      	mov	r3, sl
 801aaae:	4656      	mov	r6, sl
 801aab0:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 801aab4:	2b00      	cmp	r3, #0
 801aab6:	d1d2      	bne.n	801aa5e <rcl_expand_topic_name+0x1fe>
 801aab8:	7823      	ldrb	r3, [r4, #0]
 801aaba:	2b2f      	cmp	r3, #47	; 0x2f
 801aabc:	d01e      	beq.n	801aafc <rcl_expand_topic_name+0x29c>
 801aabe:	9e07      	ldr	r6, [sp, #28]
 801aac0:	4630      	mov	r0, r6
 801aac2:	f7e5 fbc7 	bl	8000254 <strlen>
 801aac6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801aac8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aacc:	9603      	str	r6, [sp, #12]
 801aace:	9404      	str	r4, [sp, #16]
 801aad0:	e9cd 2300 	strd	r2, r3, [sp]
 801aad4:	4a10      	ldr	r2, [pc, #64]	; (801ab18 <rcl_expand_topic_name+0x2b8>)
 801aad6:	4b11      	ldr	r3, [pc, #68]	; (801ab1c <rcl_expand_topic_name+0x2bc>)
 801aad8:	2801      	cmp	r0, #1
 801aada:	bf18      	it	ne
 801aadc:	4613      	movne	r3, r2
 801aade:	9302      	str	r3, [sp, #8]
 801aae0:	ab16      	add	r3, sp, #88	; 0x58
 801aae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801aae4:	f7f5 ff24 	bl	8010930 <rcutils_format_string_limit>
 801aae8:	4606      	mov	r6, r0
 801aaea:	e7d6      	b.n	801aa9a <rcl_expand_topic_name+0x23a>
 801aaec:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 801aaf0:	4650      	mov	r0, sl
 801aaf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801aaf4:	6014      	str	r4, [r2, #0]
 801aaf6:	250a      	movs	r5, #10
 801aaf8:	4798      	blx	r3
 801aafa:	e702      	b.n	801a902 <rcl_expand_topic_name+0xa2>
 801aafc:	2300      	movs	r3, #0
 801aafe:	461e      	mov	r6, r3
 801ab00:	e7cc      	b.n	801aa9c <rcl_expand_topic_name+0x23c>
 801ab02:	bf00      	nop
 801ab04:	0801da28 	.word	0x0801da28
 801ab08:	0801da30 	.word	0x0801da30
 801ab0c:	0801da38 	.word	0x0801da38
 801ab10:	0801da20 	.word	0x0801da20
 801ab14:	0801d3a8 	.word	0x0801d3a8
 801ab18:	0801cdac 	.word	0x0801cdac
 801ab1c:	0801cda4 	.word	0x0801cda4

0801ab20 <rcl_get_default_topic_name_substitutions>:
 801ab20:	2800      	cmp	r0, #0
 801ab22:	bf0c      	ite	eq
 801ab24:	200b      	moveq	r0, #11
 801ab26:	2000      	movne	r0, #0
 801ab28:	4770      	bx	lr
 801ab2a:	bf00      	nop

0801ab2c <rcl_validate_topic_name>:
 801ab2c:	2800      	cmp	r0, #0
 801ab2e:	f000 8089 	beq.w	801ac44 <rcl_validate_topic_name+0x118>
 801ab32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ab36:	460e      	mov	r6, r1
 801ab38:	2900      	cmp	r1, #0
 801ab3a:	f000 8085 	beq.w	801ac48 <rcl_validate_topic_name+0x11c>
 801ab3e:	4604      	mov	r4, r0
 801ab40:	4617      	mov	r7, r2
 801ab42:	f7e5 fb87 	bl	8000254 <strlen>
 801ab46:	b1b0      	cbz	r0, 801ab76 <rcl_validate_topic_name+0x4a>
 801ab48:	f894 e000 	ldrb.w	lr, [r4]
 801ab4c:	f8df c160 	ldr.w	ip, [pc, #352]	; 801acb0 <rcl_validate_topic_name+0x184>
 801ab50:	f81c 300e 	ldrb.w	r3, [ip, lr]
 801ab54:	f013 0304 	ands.w	r3, r3, #4
 801ab58:	d139      	bne.n	801abce <rcl_validate_topic_name+0xa2>
 801ab5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801ab5e:	f814 2008 	ldrb.w	r2, [r4, r8]
 801ab62:	2a2f      	cmp	r2, #47	; 0x2f
 801ab64:	d10f      	bne.n	801ab86 <rcl_validate_topic_name+0x5a>
 801ab66:	2202      	movs	r2, #2
 801ab68:	6032      	str	r2, [r6, #0]
 801ab6a:	b3a7      	cbz	r7, 801abd6 <rcl_validate_topic_name+0xaa>
 801ab6c:	4618      	mov	r0, r3
 801ab6e:	f8c7 8000 	str.w	r8, [r7]
 801ab72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab76:	2301      	movs	r3, #1
 801ab78:	6033      	str	r3, [r6, #0]
 801ab7a:	b367      	cbz	r7, 801abd6 <rcl_validate_topic_name+0xaa>
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	4618      	mov	r0, r3
 801ab80:	603b      	str	r3, [r7, #0]
 801ab82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab86:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 801ab8a:	461d      	mov	r5, r3
 801ab8c:	4619      	mov	r1, r3
 801ab8e:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801ab92:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801ab96:	f1b9 0f09 	cmp.w	r9, #9
 801ab9a:	d91f      	bls.n	801abdc <rcl_validate_topic_name+0xb0>
 801ab9c:	f022 0920 	bic.w	r9, r2, #32
 801aba0:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 801aba4:	f1b9 0f19 	cmp.w	r9, #25
 801aba8:	d918      	bls.n	801abdc <rcl_validate_topic_name+0xb0>
 801abaa:	2a5f      	cmp	r2, #95	; 0x5f
 801abac:	d024      	beq.n	801abf8 <rcl_validate_topic_name+0xcc>
 801abae:	2a2f      	cmp	r2, #47	; 0x2f
 801abb0:	d058      	beq.n	801ac64 <rcl_validate_topic_name+0x138>
 801abb2:	2a7e      	cmp	r2, #126	; 0x7e
 801abb4:	d04a      	beq.n	801ac4c <rcl_validate_topic_name+0x120>
 801abb6:	2a7b      	cmp	r2, #123	; 0x7b
 801abb8:	d05b      	beq.n	801ac72 <rcl_validate_topic_name+0x146>
 801abba:	2a7d      	cmp	r2, #125	; 0x7d
 801abbc:	d169      	bne.n	801ac92 <rcl_validate_topic_name+0x166>
 801abbe:	2d00      	cmp	r5, #0
 801abc0:	d15c      	bne.n	801ac7c <rcl_validate_topic_name+0x150>
 801abc2:	2305      	movs	r3, #5
 801abc4:	6033      	str	r3, [r6, #0]
 801abc6:	b137      	cbz	r7, 801abd6 <rcl_validate_topic_name+0xaa>
 801abc8:	2000      	movs	r0, #0
 801abca:	6039      	str	r1, [r7, #0]
 801abcc:	e7d9      	b.n	801ab82 <rcl_validate_topic_name+0x56>
 801abce:	2304      	movs	r3, #4
 801abd0:	6033      	str	r3, [r6, #0]
 801abd2:	2f00      	cmp	r7, #0
 801abd4:	d1d2      	bne.n	801ab7c <rcl_validate_topic_name+0x50>
 801abd6:	2000      	movs	r0, #0
 801abd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801abdc:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801abe0:	0752      	lsls	r2, r2, #29
 801abe2:	d509      	bpl.n	801abf8 <rcl_validate_topic_name+0xcc>
 801abe4:	2900      	cmp	r1, #0
 801abe6:	bf0c      	ite	eq
 801abe8:	2200      	moveq	r2, #0
 801abea:	f005 0201 	andne.w	r2, r5, #1
 801abee:	b11a      	cbz	r2, 801abf8 <rcl_validate_topic_name+0xcc>
 801abf0:	1e4d      	subs	r5, r1, #1
 801abf2:	429d      	cmp	r5, r3
 801abf4:	d031      	beq.n	801ac5a <rcl_validate_topic_name+0x12e>
 801abf6:	4615      	mov	r5, r2
 801abf8:	3101      	adds	r1, #1
 801abfa:	4288      	cmp	r0, r1
 801abfc:	d1c7      	bne.n	801ab8e <rcl_validate_topic_name+0x62>
 801abfe:	2d00      	cmp	r5, #0
 801ac00:	d142      	bne.n	801ac88 <rcl_validate_topic_name+0x15c>
 801ac02:	4628      	mov	r0, r5
 801ac04:	2301      	movs	r3, #1
 801ac06:	e00c      	b.n	801ac22 <rcl_validate_topic_name+0xf6>
 801ac08:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 801ac0c:	d101      	bne.n	801ac12 <rcl_validate_topic_name+0xe6>
 801ac0e:	2801      	cmp	r0, #1
 801ac10:	d047      	beq.n	801aca2 <rcl_validate_topic_name+0x176>
 801ac12:	1c5a      	adds	r2, r3, #1
 801ac14:	428b      	cmp	r3, r1
 801ac16:	f100 0001 	add.w	r0, r0, #1
 801ac1a:	f104 0401 	add.w	r4, r4, #1
 801ac1e:	4613      	mov	r3, r2
 801ac20:	d22e      	bcs.n	801ac80 <rcl_validate_topic_name+0x154>
 801ac22:	4580      	cmp	r8, r0
 801ac24:	d0f5      	beq.n	801ac12 <rcl_validate_topic_name+0xe6>
 801ac26:	7822      	ldrb	r2, [r4, #0]
 801ac28:	2a2f      	cmp	r2, #47	; 0x2f
 801ac2a:	d1ed      	bne.n	801ac08 <rcl_validate_topic_name+0xdc>
 801ac2c:	7862      	ldrb	r2, [r4, #1]
 801ac2e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801ac32:	0752      	lsls	r2, r2, #29
 801ac34:	d5ed      	bpl.n	801ac12 <rcl_validate_topic_name+0xe6>
 801ac36:	2204      	movs	r2, #4
 801ac38:	6032      	str	r2, [r6, #0]
 801ac3a:	2f00      	cmp	r7, #0
 801ac3c:	d0cb      	beq.n	801abd6 <rcl_validate_topic_name+0xaa>
 801ac3e:	2000      	movs	r0, #0
 801ac40:	603b      	str	r3, [r7, #0]
 801ac42:	e79e      	b.n	801ab82 <rcl_validate_topic_name+0x56>
 801ac44:	200b      	movs	r0, #11
 801ac46:	4770      	bx	lr
 801ac48:	200b      	movs	r0, #11
 801ac4a:	e79a      	b.n	801ab82 <rcl_validate_topic_name+0x56>
 801ac4c:	2900      	cmp	r1, #0
 801ac4e:	d0d3      	beq.n	801abf8 <rcl_validate_topic_name+0xcc>
 801ac50:	2306      	movs	r3, #6
 801ac52:	6033      	str	r3, [r6, #0]
 801ac54:	2f00      	cmp	r7, #0
 801ac56:	d1b7      	bne.n	801abc8 <rcl_validate_topic_name+0x9c>
 801ac58:	e7bd      	b.n	801abd6 <rcl_validate_topic_name+0xaa>
 801ac5a:	2309      	movs	r3, #9
 801ac5c:	6033      	str	r3, [r6, #0]
 801ac5e:	2f00      	cmp	r7, #0
 801ac60:	d1b2      	bne.n	801abc8 <rcl_validate_topic_name+0x9c>
 801ac62:	e7b8      	b.n	801abd6 <rcl_validate_topic_name+0xaa>
 801ac64:	2d00      	cmp	r5, #0
 801ac66:	d0c7      	beq.n	801abf8 <rcl_validate_topic_name+0xcc>
 801ac68:	2308      	movs	r3, #8
 801ac6a:	6033      	str	r3, [r6, #0]
 801ac6c:	2f00      	cmp	r7, #0
 801ac6e:	d1ab      	bne.n	801abc8 <rcl_validate_topic_name+0x9c>
 801ac70:	e7b1      	b.n	801abd6 <rcl_validate_topic_name+0xaa>
 801ac72:	2d00      	cmp	r5, #0
 801ac74:	d1f8      	bne.n	801ac68 <rcl_validate_topic_name+0x13c>
 801ac76:	460b      	mov	r3, r1
 801ac78:	2501      	movs	r5, #1
 801ac7a:	e7bd      	b.n	801abf8 <rcl_validate_topic_name+0xcc>
 801ac7c:	2500      	movs	r5, #0
 801ac7e:	e7bb      	b.n	801abf8 <rcl_validate_topic_name+0xcc>
 801ac80:	2300      	movs	r3, #0
 801ac82:	4618      	mov	r0, r3
 801ac84:	6033      	str	r3, [r6, #0]
 801ac86:	e77c      	b.n	801ab82 <rcl_validate_topic_name+0x56>
 801ac88:	2205      	movs	r2, #5
 801ac8a:	6032      	str	r2, [r6, #0]
 801ac8c:	2f00      	cmp	r7, #0
 801ac8e:	d1d6      	bne.n	801ac3e <rcl_validate_topic_name+0x112>
 801ac90:	e7a1      	b.n	801abd6 <rcl_validate_topic_name+0xaa>
 801ac92:	2d00      	cmp	r5, #0
 801ac94:	bf14      	ite	ne
 801ac96:	2308      	movne	r3, #8
 801ac98:	2303      	moveq	r3, #3
 801ac9a:	6033      	str	r3, [r6, #0]
 801ac9c:	2f00      	cmp	r7, #0
 801ac9e:	d193      	bne.n	801abc8 <rcl_validate_topic_name+0x9c>
 801aca0:	e799      	b.n	801abd6 <rcl_validate_topic_name+0xaa>
 801aca2:	2307      	movs	r3, #7
 801aca4:	6033      	str	r3, [r6, #0]
 801aca6:	2f00      	cmp	r7, #0
 801aca8:	d095      	beq.n	801abd6 <rcl_validate_topic_name+0xaa>
 801acaa:	2301      	movs	r3, #1
 801acac:	e7c7      	b.n	801ac3e <rcl_validate_topic_name+0x112>
 801acae:	bf00      	nop
 801acb0:	0801dab4 	.word	0x0801dab4

0801acb4 <calloc>:
 801acb4:	4b02      	ldr	r3, [pc, #8]	; (801acc0 <calloc+0xc>)
 801acb6:	460a      	mov	r2, r1
 801acb8:	4601      	mov	r1, r0
 801acba:	6818      	ldr	r0, [r3, #0]
 801acbc:	f000 b802 	b.w	801acc4 <_calloc_r>
 801acc0:	200003dc 	.word	0x200003dc

0801acc4 <_calloc_r>:
 801acc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801acc6:	fba1 2402 	umull	r2, r4, r1, r2
 801acca:	b94c      	cbnz	r4, 801ace0 <_calloc_r+0x1c>
 801accc:	4611      	mov	r1, r2
 801acce:	9201      	str	r2, [sp, #4]
 801acd0:	f000 f898 	bl	801ae04 <_malloc_r>
 801acd4:	9a01      	ldr	r2, [sp, #4]
 801acd6:	4605      	mov	r5, r0
 801acd8:	b930      	cbnz	r0, 801ace8 <_calloc_r+0x24>
 801acda:	4628      	mov	r0, r5
 801acdc:	b003      	add	sp, #12
 801acde:	bd30      	pop	{r4, r5, pc}
 801ace0:	220c      	movs	r2, #12
 801ace2:	6002      	str	r2, [r0, #0]
 801ace4:	2500      	movs	r5, #0
 801ace6:	e7f8      	b.n	801acda <_calloc_r+0x16>
 801ace8:	4621      	mov	r1, r4
 801acea:	f000 fddf 	bl	801b8ac <memset>
 801acee:	e7f4      	b.n	801acda <_calloc_r+0x16>

0801acf0 <exit>:
 801acf0:	b508      	push	{r3, lr}
 801acf2:	4b06      	ldr	r3, [pc, #24]	; (801ad0c <exit+0x1c>)
 801acf4:	4604      	mov	r4, r0
 801acf6:	b113      	cbz	r3, 801acfe <exit+0xe>
 801acf8:	2100      	movs	r1, #0
 801acfa:	f3af 8000 	nop.w
 801acfe:	4b04      	ldr	r3, [pc, #16]	; (801ad10 <exit+0x20>)
 801ad00:	681b      	ldr	r3, [r3, #0]
 801ad02:	b103      	cbz	r3, 801ad06 <exit+0x16>
 801ad04:	4798      	blx	r3
 801ad06:	4620      	mov	r0, r4
 801ad08:	f7e6 febc 	bl	8001a84 <_exit>
 801ad0c:	00000000 	.word	0x00000000
 801ad10:	2001166c 	.word	0x2001166c

0801ad14 <getenv>:
 801ad14:	b507      	push	{r0, r1, r2, lr}
 801ad16:	4b04      	ldr	r3, [pc, #16]	; (801ad28 <getenv+0x14>)
 801ad18:	4601      	mov	r1, r0
 801ad1a:	aa01      	add	r2, sp, #4
 801ad1c:	6818      	ldr	r0, [r3, #0]
 801ad1e:	f000 f805 	bl	801ad2c <_findenv_r>
 801ad22:	b003      	add	sp, #12
 801ad24:	f85d fb04 	ldr.w	pc, [sp], #4
 801ad28:	200003dc 	.word	0x200003dc

0801ad2c <_findenv_r>:
 801ad2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad30:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801ada0 <_findenv_r+0x74>
 801ad34:	4607      	mov	r7, r0
 801ad36:	4689      	mov	r9, r1
 801ad38:	4616      	mov	r6, r2
 801ad3a:	f000 fead 	bl	801ba98 <__env_lock>
 801ad3e:	f8da 4000 	ldr.w	r4, [sl]
 801ad42:	b134      	cbz	r4, 801ad52 <_findenv_r+0x26>
 801ad44:	464b      	mov	r3, r9
 801ad46:	4698      	mov	r8, r3
 801ad48:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ad4c:	b13a      	cbz	r2, 801ad5e <_findenv_r+0x32>
 801ad4e:	2a3d      	cmp	r2, #61	; 0x3d
 801ad50:	d1f9      	bne.n	801ad46 <_findenv_r+0x1a>
 801ad52:	4638      	mov	r0, r7
 801ad54:	f000 fea6 	bl	801baa4 <__env_unlock>
 801ad58:	2000      	movs	r0, #0
 801ad5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad5e:	eba8 0809 	sub.w	r8, r8, r9
 801ad62:	46a3      	mov	fp, r4
 801ad64:	f854 0b04 	ldr.w	r0, [r4], #4
 801ad68:	2800      	cmp	r0, #0
 801ad6a:	d0f2      	beq.n	801ad52 <_findenv_r+0x26>
 801ad6c:	4642      	mov	r2, r8
 801ad6e:	4649      	mov	r1, r9
 801ad70:	f000 fdb1 	bl	801b8d6 <strncmp>
 801ad74:	2800      	cmp	r0, #0
 801ad76:	d1f4      	bne.n	801ad62 <_findenv_r+0x36>
 801ad78:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801ad7c:	eb03 0508 	add.w	r5, r3, r8
 801ad80:	f813 3008 	ldrb.w	r3, [r3, r8]
 801ad84:	2b3d      	cmp	r3, #61	; 0x3d
 801ad86:	d1ec      	bne.n	801ad62 <_findenv_r+0x36>
 801ad88:	f8da 3000 	ldr.w	r3, [sl]
 801ad8c:	ebab 0303 	sub.w	r3, fp, r3
 801ad90:	109b      	asrs	r3, r3, #2
 801ad92:	4638      	mov	r0, r7
 801ad94:	6033      	str	r3, [r6, #0]
 801ad96:	f000 fe85 	bl	801baa4 <__env_unlock>
 801ad9a:	1c68      	adds	r0, r5, #1
 801ad9c:	e7dd      	b.n	801ad5a <_findenv_r+0x2e>
 801ad9e:	bf00      	nop
 801ada0:	20000008 	.word	0x20000008

0801ada4 <malloc>:
 801ada4:	4b02      	ldr	r3, [pc, #8]	; (801adb0 <malloc+0xc>)
 801ada6:	4601      	mov	r1, r0
 801ada8:	6818      	ldr	r0, [r3, #0]
 801adaa:	f000 b82b 	b.w	801ae04 <_malloc_r>
 801adae:	bf00      	nop
 801adb0:	200003dc 	.word	0x200003dc

0801adb4 <free>:
 801adb4:	4b02      	ldr	r3, [pc, #8]	; (801adc0 <free+0xc>)
 801adb6:	4601      	mov	r1, r0
 801adb8:	6818      	ldr	r0, [r3, #0]
 801adba:	f000 be79 	b.w	801bab0 <_free_r>
 801adbe:	bf00      	nop
 801adc0:	200003dc 	.word	0x200003dc

0801adc4 <sbrk_aligned>:
 801adc4:	b570      	push	{r4, r5, r6, lr}
 801adc6:	4e0e      	ldr	r6, [pc, #56]	; (801ae00 <sbrk_aligned+0x3c>)
 801adc8:	460c      	mov	r4, r1
 801adca:	6831      	ldr	r1, [r6, #0]
 801adcc:	4605      	mov	r5, r0
 801adce:	b911      	cbnz	r1, 801add6 <sbrk_aligned+0x12>
 801add0:	f000 fdde 	bl	801b990 <_sbrk_r>
 801add4:	6030      	str	r0, [r6, #0]
 801add6:	4621      	mov	r1, r4
 801add8:	4628      	mov	r0, r5
 801adda:	f000 fdd9 	bl	801b990 <_sbrk_r>
 801adde:	1c43      	adds	r3, r0, #1
 801ade0:	d00a      	beq.n	801adf8 <sbrk_aligned+0x34>
 801ade2:	1cc4      	adds	r4, r0, #3
 801ade4:	f024 0403 	bic.w	r4, r4, #3
 801ade8:	42a0      	cmp	r0, r4
 801adea:	d007      	beq.n	801adfc <sbrk_aligned+0x38>
 801adec:	1a21      	subs	r1, r4, r0
 801adee:	4628      	mov	r0, r5
 801adf0:	f000 fdce 	bl	801b990 <_sbrk_r>
 801adf4:	3001      	adds	r0, #1
 801adf6:	d101      	bne.n	801adfc <sbrk_aligned+0x38>
 801adf8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801adfc:	4620      	mov	r0, r4
 801adfe:	bd70      	pop	{r4, r5, r6, pc}
 801ae00:	20011530 	.word	0x20011530

0801ae04 <_malloc_r>:
 801ae04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ae08:	1ccd      	adds	r5, r1, #3
 801ae0a:	f025 0503 	bic.w	r5, r5, #3
 801ae0e:	3508      	adds	r5, #8
 801ae10:	2d0c      	cmp	r5, #12
 801ae12:	bf38      	it	cc
 801ae14:	250c      	movcc	r5, #12
 801ae16:	2d00      	cmp	r5, #0
 801ae18:	4607      	mov	r7, r0
 801ae1a:	db01      	blt.n	801ae20 <_malloc_r+0x1c>
 801ae1c:	42a9      	cmp	r1, r5
 801ae1e:	d905      	bls.n	801ae2c <_malloc_r+0x28>
 801ae20:	230c      	movs	r3, #12
 801ae22:	603b      	str	r3, [r7, #0]
 801ae24:	2600      	movs	r6, #0
 801ae26:	4630      	mov	r0, r6
 801ae28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801af00 <_malloc_r+0xfc>
 801ae30:	f000 f868 	bl	801af04 <__malloc_lock>
 801ae34:	f8d8 3000 	ldr.w	r3, [r8]
 801ae38:	461c      	mov	r4, r3
 801ae3a:	bb5c      	cbnz	r4, 801ae94 <_malloc_r+0x90>
 801ae3c:	4629      	mov	r1, r5
 801ae3e:	4638      	mov	r0, r7
 801ae40:	f7ff ffc0 	bl	801adc4 <sbrk_aligned>
 801ae44:	1c43      	adds	r3, r0, #1
 801ae46:	4604      	mov	r4, r0
 801ae48:	d155      	bne.n	801aef6 <_malloc_r+0xf2>
 801ae4a:	f8d8 4000 	ldr.w	r4, [r8]
 801ae4e:	4626      	mov	r6, r4
 801ae50:	2e00      	cmp	r6, #0
 801ae52:	d145      	bne.n	801aee0 <_malloc_r+0xdc>
 801ae54:	2c00      	cmp	r4, #0
 801ae56:	d048      	beq.n	801aeea <_malloc_r+0xe6>
 801ae58:	6823      	ldr	r3, [r4, #0]
 801ae5a:	4631      	mov	r1, r6
 801ae5c:	4638      	mov	r0, r7
 801ae5e:	eb04 0903 	add.w	r9, r4, r3
 801ae62:	f000 fd95 	bl	801b990 <_sbrk_r>
 801ae66:	4581      	cmp	r9, r0
 801ae68:	d13f      	bne.n	801aeea <_malloc_r+0xe6>
 801ae6a:	6821      	ldr	r1, [r4, #0]
 801ae6c:	1a6d      	subs	r5, r5, r1
 801ae6e:	4629      	mov	r1, r5
 801ae70:	4638      	mov	r0, r7
 801ae72:	f7ff ffa7 	bl	801adc4 <sbrk_aligned>
 801ae76:	3001      	adds	r0, #1
 801ae78:	d037      	beq.n	801aeea <_malloc_r+0xe6>
 801ae7a:	6823      	ldr	r3, [r4, #0]
 801ae7c:	442b      	add	r3, r5
 801ae7e:	6023      	str	r3, [r4, #0]
 801ae80:	f8d8 3000 	ldr.w	r3, [r8]
 801ae84:	2b00      	cmp	r3, #0
 801ae86:	d038      	beq.n	801aefa <_malloc_r+0xf6>
 801ae88:	685a      	ldr	r2, [r3, #4]
 801ae8a:	42a2      	cmp	r2, r4
 801ae8c:	d12b      	bne.n	801aee6 <_malloc_r+0xe2>
 801ae8e:	2200      	movs	r2, #0
 801ae90:	605a      	str	r2, [r3, #4]
 801ae92:	e00f      	b.n	801aeb4 <_malloc_r+0xb0>
 801ae94:	6822      	ldr	r2, [r4, #0]
 801ae96:	1b52      	subs	r2, r2, r5
 801ae98:	d41f      	bmi.n	801aeda <_malloc_r+0xd6>
 801ae9a:	2a0b      	cmp	r2, #11
 801ae9c:	d917      	bls.n	801aece <_malloc_r+0xca>
 801ae9e:	1961      	adds	r1, r4, r5
 801aea0:	42a3      	cmp	r3, r4
 801aea2:	6025      	str	r5, [r4, #0]
 801aea4:	bf18      	it	ne
 801aea6:	6059      	strne	r1, [r3, #4]
 801aea8:	6863      	ldr	r3, [r4, #4]
 801aeaa:	bf08      	it	eq
 801aeac:	f8c8 1000 	streq.w	r1, [r8]
 801aeb0:	5162      	str	r2, [r4, r5]
 801aeb2:	604b      	str	r3, [r1, #4]
 801aeb4:	4638      	mov	r0, r7
 801aeb6:	f104 060b 	add.w	r6, r4, #11
 801aeba:	f000 f829 	bl	801af10 <__malloc_unlock>
 801aebe:	f026 0607 	bic.w	r6, r6, #7
 801aec2:	1d23      	adds	r3, r4, #4
 801aec4:	1af2      	subs	r2, r6, r3
 801aec6:	d0ae      	beq.n	801ae26 <_malloc_r+0x22>
 801aec8:	1b9b      	subs	r3, r3, r6
 801aeca:	50a3      	str	r3, [r4, r2]
 801aecc:	e7ab      	b.n	801ae26 <_malloc_r+0x22>
 801aece:	42a3      	cmp	r3, r4
 801aed0:	6862      	ldr	r2, [r4, #4]
 801aed2:	d1dd      	bne.n	801ae90 <_malloc_r+0x8c>
 801aed4:	f8c8 2000 	str.w	r2, [r8]
 801aed8:	e7ec      	b.n	801aeb4 <_malloc_r+0xb0>
 801aeda:	4623      	mov	r3, r4
 801aedc:	6864      	ldr	r4, [r4, #4]
 801aede:	e7ac      	b.n	801ae3a <_malloc_r+0x36>
 801aee0:	4634      	mov	r4, r6
 801aee2:	6876      	ldr	r6, [r6, #4]
 801aee4:	e7b4      	b.n	801ae50 <_malloc_r+0x4c>
 801aee6:	4613      	mov	r3, r2
 801aee8:	e7cc      	b.n	801ae84 <_malloc_r+0x80>
 801aeea:	230c      	movs	r3, #12
 801aeec:	603b      	str	r3, [r7, #0]
 801aeee:	4638      	mov	r0, r7
 801aef0:	f000 f80e 	bl	801af10 <__malloc_unlock>
 801aef4:	e797      	b.n	801ae26 <_malloc_r+0x22>
 801aef6:	6025      	str	r5, [r4, #0]
 801aef8:	e7dc      	b.n	801aeb4 <_malloc_r+0xb0>
 801aefa:	605b      	str	r3, [r3, #4]
 801aefc:	deff      	udf	#255	; 0xff
 801aefe:	bf00      	nop
 801af00:	2001152c 	.word	0x2001152c

0801af04 <__malloc_lock>:
 801af04:	4801      	ldr	r0, [pc, #4]	; (801af0c <__malloc_lock+0x8>)
 801af06:	f000 bd90 	b.w	801ba2a <__retarget_lock_acquire_recursive>
 801af0a:	bf00      	nop
 801af0c:	20011675 	.word	0x20011675

0801af10 <__malloc_unlock>:
 801af10:	4801      	ldr	r0, [pc, #4]	; (801af18 <__malloc_unlock+0x8>)
 801af12:	f000 bd8b 	b.w	801ba2c <__retarget_lock_release_recursive>
 801af16:	bf00      	nop
 801af18:	20011675 	.word	0x20011675

0801af1c <srand>:
 801af1c:	b538      	push	{r3, r4, r5, lr}
 801af1e:	4b10      	ldr	r3, [pc, #64]	; (801af60 <srand+0x44>)
 801af20:	681d      	ldr	r5, [r3, #0]
 801af22:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801af24:	4604      	mov	r4, r0
 801af26:	b9b3      	cbnz	r3, 801af56 <srand+0x3a>
 801af28:	2018      	movs	r0, #24
 801af2a:	f7ff ff3b 	bl	801ada4 <malloc>
 801af2e:	4602      	mov	r2, r0
 801af30:	6328      	str	r0, [r5, #48]	; 0x30
 801af32:	b920      	cbnz	r0, 801af3e <srand+0x22>
 801af34:	4b0b      	ldr	r3, [pc, #44]	; (801af64 <srand+0x48>)
 801af36:	480c      	ldr	r0, [pc, #48]	; (801af68 <srand+0x4c>)
 801af38:	2146      	movs	r1, #70	; 0x46
 801af3a:	f000 fd8f 	bl	801ba5c <__assert_func>
 801af3e:	490b      	ldr	r1, [pc, #44]	; (801af6c <srand+0x50>)
 801af40:	4b0b      	ldr	r3, [pc, #44]	; (801af70 <srand+0x54>)
 801af42:	e9c0 1300 	strd	r1, r3, [r0]
 801af46:	4b0b      	ldr	r3, [pc, #44]	; (801af74 <srand+0x58>)
 801af48:	6083      	str	r3, [r0, #8]
 801af4a:	230b      	movs	r3, #11
 801af4c:	8183      	strh	r3, [r0, #12]
 801af4e:	2100      	movs	r1, #0
 801af50:	2001      	movs	r0, #1
 801af52:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801af56:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801af58:	2200      	movs	r2, #0
 801af5a:	611c      	str	r4, [r3, #16]
 801af5c:	615a      	str	r2, [r3, #20]
 801af5e:	bd38      	pop	{r3, r4, r5, pc}
 801af60:	200003dc 	.word	0x200003dc
 801af64:	0801da44 	.word	0x0801da44
 801af68:	0801da5b 	.word	0x0801da5b
 801af6c:	abcd330e 	.word	0xabcd330e
 801af70:	e66d1234 	.word	0xe66d1234
 801af74:	0005deec 	.word	0x0005deec

0801af78 <rand>:
 801af78:	4b16      	ldr	r3, [pc, #88]	; (801afd4 <rand+0x5c>)
 801af7a:	b510      	push	{r4, lr}
 801af7c:	681c      	ldr	r4, [r3, #0]
 801af7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801af80:	b9b3      	cbnz	r3, 801afb0 <rand+0x38>
 801af82:	2018      	movs	r0, #24
 801af84:	f7ff ff0e 	bl	801ada4 <malloc>
 801af88:	4602      	mov	r2, r0
 801af8a:	6320      	str	r0, [r4, #48]	; 0x30
 801af8c:	b920      	cbnz	r0, 801af98 <rand+0x20>
 801af8e:	4b12      	ldr	r3, [pc, #72]	; (801afd8 <rand+0x60>)
 801af90:	4812      	ldr	r0, [pc, #72]	; (801afdc <rand+0x64>)
 801af92:	2152      	movs	r1, #82	; 0x52
 801af94:	f000 fd62 	bl	801ba5c <__assert_func>
 801af98:	4911      	ldr	r1, [pc, #68]	; (801afe0 <rand+0x68>)
 801af9a:	4b12      	ldr	r3, [pc, #72]	; (801afe4 <rand+0x6c>)
 801af9c:	e9c0 1300 	strd	r1, r3, [r0]
 801afa0:	4b11      	ldr	r3, [pc, #68]	; (801afe8 <rand+0x70>)
 801afa2:	6083      	str	r3, [r0, #8]
 801afa4:	230b      	movs	r3, #11
 801afa6:	8183      	strh	r3, [r0, #12]
 801afa8:	2100      	movs	r1, #0
 801afaa:	2001      	movs	r0, #1
 801afac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801afb0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801afb2:	480e      	ldr	r0, [pc, #56]	; (801afec <rand+0x74>)
 801afb4:	690b      	ldr	r3, [r1, #16]
 801afb6:	694c      	ldr	r4, [r1, #20]
 801afb8:	4a0d      	ldr	r2, [pc, #52]	; (801aff0 <rand+0x78>)
 801afba:	4358      	muls	r0, r3
 801afbc:	fb02 0004 	mla	r0, r2, r4, r0
 801afc0:	fba3 3202 	umull	r3, r2, r3, r2
 801afc4:	3301      	adds	r3, #1
 801afc6:	eb40 0002 	adc.w	r0, r0, r2
 801afca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801afce:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801afd2:	bd10      	pop	{r4, pc}
 801afd4:	200003dc 	.word	0x200003dc
 801afd8:	0801da44 	.word	0x0801da44
 801afdc:	0801da5b 	.word	0x0801da5b
 801afe0:	abcd330e 	.word	0xabcd330e
 801afe4:	e66d1234 	.word	0xe66d1234
 801afe8:	0005deec 	.word	0x0005deec
 801afec:	5851f42d 	.word	0x5851f42d
 801aff0:	4c957f2d 	.word	0x4c957f2d

0801aff4 <realloc>:
 801aff4:	4b02      	ldr	r3, [pc, #8]	; (801b000 <realloc+0xc>)
 801aff6:	460a      	mov	r2, r1
 801aff8:	4601      	mov	r1, r0
 801affa:	6818      	ldr	r0, [r3, #0]
 801affc:	f000 b802 	b.w	801b004 <_realloc_r>
 801b000:	200003dc 	.word	0x200003dc

0801b004 <_realloc_r>:
 801b004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b008:	4680      	mov	r8, r0
 801b00a:	4614      	mov	r4, r2
 801b00c:	460e      	mov	r6, r1
 801b00e:	b921      	cbnz	r1, 801b01a <_realloc_r+0x16>
 801b010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b014:	4611      	mov	r1, r2
 801b016:	f7ff bef5 	b.w	801ae04 <_malloc_r>
 801b01a:	b92a      	cbnz	r2, 801b028 <_realloc_r+0x24>
 801b01c:	f000 fd48 	bl	801bab0 <_free_r>
 801b020:	4625      	mov	r5, r4
 801b022:	4628      	mov	r0, r5
 801b024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b028:	f000 fd8e 	bl	801bb48 <_malloc_usable_size_r>
 801b02c:	4284      	cmp	r4, r0
 801b02e:	4607      	mov	r7, r0
 801b030:	d802      	bhi.n	801b038 <_realloc_r+0x34>
 801b032:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b036:	d812      	bhi.n	801b05e <_realloc_r+0x5a>
 801b038:	4621      	mov	r1, r4
 801b03a:	4640      	mov	r0, r8
 801b03c:	f7ff fee2 	bl	801ae04 <_malloc_r>
 801b040:	4605      	mov	r5, r0
 801b042:	2800      	cmp	r0, #0
 801b044:	d0ed      	beq.n	801b022 <_realloc_r+0x1e>
 801b046:	42bc      	cmp	r4, r7
 801b048:	4622      	mov	r2, r4
 801b04a:	4631      	mov	r1, r6
 801b04c:	bf28      	it	cs
 801b04e:	463a      	movcs	r2, r7
 801b050:	f000 fcf5 	bl	801ba3e <memcpy>
 801b054:	4631      	mov	r1, r6
 801b056:	4640      	mov	r0, r8
 801b058:	f000 fd2a 	bl	801bab0 <_free_r>
 801b05c:	e7e1      	b.n	801b022 <_realloc_r+0x1e>
 801b05e:	4635      	mov	r5, r6
 801b060:	e7df      	b.n	801b022 <_realloc_r+0x1e>
	...

0801b064 <_strtoul_l.constprop.0>:
 801b064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b068:	4f36      	ldr	r7, [pc, #216]	; (801b144 <_strtoul_l.constprop.0+0xe0>)
 801b06a:	4686      	mov	lr, r0
 801b06c:	460d      	mov	r5, r1
 801b06e:	4628      	mov	r0, r5
 801b070:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b074:	5d3e      	ldrb	r6, [r7, r4]
 801b076:	f016 0608 	ands.w	r6, r6, #8
 801b07a:	d1f8      	bne.n	801b06e <_strtoul_l.constprop.0+0xa>
 801b07c:	2c2d      	cmp	r4, #45	; 0x2d
 801b07e:	d130      	bne.n	801b0e2 <_strtoul_l.constprop.0+0x7e>
 801b080:	782c      	ldrb	r4, [r5, #0]
 801b082:	2601      	movs	r6, #1
 801b084:	1c85      	adds	r5, r0, #2
 801b086:	2b00      	cmp	r3, #0
 801b088:	d057      	beq.n	801b13a <_strtoul_l.constprop.0+0xd6>
 801b08a:	2b10      	cmp	r3, #16
 801b08c:	d109      	bne.n	801b0a2 <_strtoul_l.constprop.0+0x3e>
 801b08e:	2c30      	cmp	r4, #48	; 0x30
 801b090:	d107      	bne.n	801b0a2 <_strtoul_l.constprop.0+0x3e>
 801b092:	7828      	ldrb	r0, [r5, #0]
 801b094:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801b098:	2858      	cmp	r0, #88	; 0x58
 801b09a:	d149      	bne.n	801b130 <_strtoul_l.constprop.0+0xcc>
 801b09c:	786c      	ldrb	r4, [r5, #1]
 801b09e:	2310      	movs	r3, #16
 801b0a0:	3502      	adds	r5, #2
 801b0a2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801b0a6:	2700      	movs	r7, #0
 801b0a8:	fbb8 f8f3 	udiv	r8, r8, r3
 801b0ac:	fb03 f908 	mul.w	r9, r3, r8
 801b0b0:	ea6f 0909 	mvn.w	r9, r9
 801b0b4:	4638      	mov	r0, r7
 801b0b6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801b0ba:	f1bc 0f09 	cmp.w	ip, #9
 801b0be:	d815      	bhi.n	801b0ec <_strtoul_l.constprop.0+0x88>
 801b0c0:	4664      	mov	r4, ip
 801b0c2:	42a3      	cmp	r3, r4
 801b0c4:	dd23      	ble.n	801b10e <_strtoul_l.constprop.0+0xaa>
 801b0c6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801b0ca:	d007      	beq.n	801b0dc <_strtoul_l.constprop.0+0x78>
 801b0cc:	4580      	cmp	r8, r0
 801b0ce:	d31b      	bcc.n	801b108 <_strtoul_l.constprop.0+0xa4>
 801b0d0:	d101      	bne.n	801b0d6 <_strtoul_l.constprop.0+0x72>
 801b0d2:	45a1      	cmp	r9, r4
 801b0d4:	db18      	blt.n	801b108 <_strtoul_l.constprop.0+0xa4>
 801b0d6:	fb00 4003 	mla	r0, r0, r3, r4
 801b0da:	2701      	movs	r7, #1
 801b0dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b0e0:	e7e9      	b.n	801b0b6 <_strtoul_l.constprop.0+0x52>
 801b0e2:	2c2b      	cmp	r4, #43	; 0x2b
 801b0e4:	bf04      	itt	eq
 801b0e6:	782c      	ldrbeq	r4, [r5, #0]
 801b0e8:	1c85      	addeq	r5, r0, #2
 801b0ea:	e7cc      	b.n	801b086 <_strtoul_l.constprop.0+0x22>
 801b0ec:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b0f0:	f1bc 0f19 	cmp.w	ip, #25
 801b0f4:	d801      	bhi.n	801b0fa <_strtoul_l.constprop.0+0x96>
 801b0f6:	3c37      	subs	r4, #55	; 0x37
 801b0f8:	e7e3      	b.n	801b0c2 <_strtoul_l.constprop.0+0x5e>
 801b0fa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b0fe:	f1bc 0f19 	cmp.w	ip, #25
 801b102:	d804      	bhi.n	801b10e <_strtoul_l.constprop.0+0xaa>
 801b104:	3c57      	subs	r4, #87	; 0x57
 801b106:	e7dc      	b.n	801b0c2 <_strtoul_l.constprop.0+0x5e>
 801b108:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b10c:	e7e6      	b.n	801b0dc <_strtoul_l.constprop.0+0x78>
 801b10e:	1c7b      	adds	r3, r7, #1
 801b110:	d106      	bne.n	801b120 <_strtoul_l.constprop.0+0xbc>
 801b112:	2322      	movs	r3, #34	; 0x22
 801b114:	f8ce 3000 	str.w	r3, [lr]
 801b118:	4638      	mov	r0, r7
 801b11a:	b932      	cbnz	r2, 801b12a <_strtoul_l.constprop.0+0xc6>
 801b11c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b120:	b106      	cbz	r6, 801b124 <_strtoul_l.constprop.0+0xc0>
 801b122:	4240      	negs	r0, r0
 801b124:	2a00      	cmp	r2, #0
 801b126:	d0f9      	beq.n	801b11c <_strtoul_l.constprop.0+0xb8>
 801b128:	b107      	cbz	r7, 801b12c <_strtoul_l.constprop.0+0xc8>
 801b12a:	1e69      	subs	r1, r5, #1
 801b12c:	6011      	str	r1, [r2, #0]
 801b12e:	e7f5      	b.n	801b11c <_strtoul_l.constprop.0+0xb8>
 801b130:	2430      	movs	r4, #48	; 0x30
 801b132:	2b00      	cmp	r3, #0
 801b134:	d1b5      	bne.n	801b0a2 <_strtoul_l.constprop.0+0x3e>
 801b136:	2308      	movs	r3, #8
 801b138:	e7b3      	b.n	801b0a2 <_strtoul_l.constprop.0+0x3e>
 801b13a:	2c30      	cmp	r4, #48	; 0x30
 801b13c:	d0a9      	beq.n	801b092 <_strtoul_l.constprop.0+0x2e>
 801b13e:	230a      	movs	r3, #10
 801b140:	e7af      	b.n	801b0a2 <_strtoul_l.constprop.0+0x3e>
 801b142:	bf00      	nop
 801b144:	0801dab4 	.word	0x0801dab4

0801b148 <strtoul>:
 801b148:	4613      	mov	r3, r2
 801b14a:	460a      	mov	r2, r1
 801b14c:	4601      	mov	r1, r0
 801b14e:	4802      	ldr	r0, [pc, #8]	; (801b158 <strtoul+0x10>)
 801b150:	6800      	ldr	r0, [r0, #0]
 801b152:	f7ff bf87 	b.w	801b064 <_strtoul_l.constprop.0>
 801b156:	bf00      	nop
 801b158:	200003dc 	.word	0x200003dc

0801b15c <std>:
 801b15c:	2300      	movs	r3, #0
 801b15e:	b510      	push	{r4, lr}
 801b160:	4604      	mov	r4, r0
 801b162:	e9c0 3300 	strd	r3, r3, [r0]
 801b166:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b16a:	6083      	str	r3, [r0, #8]
 801b16c:	8181      	strh	r1, [r0, #12]
 801b16e:	6643      	str	r3, [r0, #100]	; 0x64
 801b170:	81c2      	strh	r2, [r0, #14]
 801b172:	6183      	str	r3, [r0, #24]
 801b174:	4619      	mov	r1, r3
 801b176:	2208      	movs	r2, #8
 801b178:	305c      	adds	r0, #92	; 0x5c
 801b17a:	f000 fb97 	bl	801b8ac <memset>
 801b17e:	4b0d      	ldr	r3, [pc, #52]	; (801b1b4 <std+0x58>)
 801b180:	6263      	str	r3, [r4, #36]	; 0x24
 801b182:	4b0d      	ldr	r3, [pc, #52]	; (801b1b8 <std+0x5c>)
 801b184:	62a3      	str	r3, [r4, #40]	; 0x28
 801b186:	4b0d      	ldr	r3, [pc, #52]	; (801b1bc <std+0x60>)
 801b188:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b18a:	4b0d      	ldr	r3, [pc, #52]	; (801b1c0 <std+0x64>)
 801b18c:	6323      	str	r3, [r4, #48]	; 0x30
 801b18e:	4b0d      	ldr	r3, [pc, #52]	; (801b1c4 <std+0x68>)
 801b190:	6224      	str	r4, [r4, #32]
 801b192:	429c      	cmp	r4, r3
 801b194:	d006      	beq.n	801b1a4 <std+0x48>
 801b196:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801b19a:	4294      	cmp	r4, r2
 801b19c:	d002      	beq.n	801b1a4 <std+0x48>
 801b19e:	33d0      	adds	r3, #208	; 0xd0
 801b1a0:	429c      	cmp	r4, r3
 801b1a2:	d105      	bne.n	801b1b0 <std+0x54>
 801b1a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b1a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1ac:	f000 bc3c 	b.w	801ba28 <__retarget_lock_init_recursive>
 801b1b0:	bd10      	pop	{r4, pc}
 801b1b2:	bf00      	nop
 801b1b4:	0801b635 	.word	0x0801b635
 801b1b8:	0801b657 	.word	0x0801b657
 801b1bc:	0801b68f 	.word	0x0801b68f
 801b1c0:	0801b6b3 	.word	0x0801b6b3
 801b1c4:	20011534 	.word	0x20011534

0801b1c8 <stdio_exit_handler>:
 801b1c8:	4a02      	ldr	r2, [pc, #8]	; (801b1d4 <stdio_exit_handler+0xc>)
 801b1ca:	4903      	ldr	r1, [pc, #12]	; (801b1d8 <stdio_exit_handler+0x10>)
 801b1cc:	4803      	ldr	r0, [pc, #12]	; (801b1dc <stdio_exit_handler+0x14>)
 801b1ce:	f000 b869 	b.w	801b2a4 <_fwalk_sglue>
 801b1d2:	bf00      	nop
 801b1d4:	20000384 	.word	0x20000384
 801b1d8:	0801c4bd 	.word	0x0801c4bd
 801b1dc:	20000390 	.word	0x20000390

0801b1e0 <cleanup_stdio>:
 801b1e0:	6841      	ldr	r1, [r0, #4]
 801b1e2:	4b0c      	ldr	r3, [pc, #48]	; (801b214 <cleanup_stdio+0x34>)
 801b1e4:	4299      	cmp	r1, r3
 801b1e6:	b510      	push	{r4, lr}
 801b1e8:	4604      	mov	r4, r0
 801b1ea:	d001      	beq.n	801b1f0 <cleanup_stdio+0x10>
 801b1ec:	f001 f966 	bl	801c4bc <_fflush_r>
 801b1f0:	68a1      	ldr	r1, [r4, #8]
 801b1f2:	4b09      	ldr	r3, [pc, #36]	; (801b218 <cleanup_stdio+0x38>)
 801b1f4:	4299      	cmp	r1, r3
 801b1f6:	d002      	beq.n	801b1fe <cleanup_stdio+0x1e>
 801b1f8:	4620      	mov	r0, r4
 801b1fa:	f001 f95f 	bl	801c4bc <_fflush_r>
 801b1fe:	68e1      	ldr	r1, [r4, #12]
 801b200:	4b06      	ldr	r3, [pc, #24]	; (801b21c <cleanup_stdio+0x3c>)
 801b202:	4299      	cmp	r1, r3
 801b204:	d004      	beq.n	801b210 <cleanup_stdio+0x30>
 801b206:	4620      	mov	r0, r4
 801b208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b20c:	f001 b956 	b.w	801c4bc <_fflush_r>
 801b210:	bd10      	pop	{r4, pc}
 801b212:	bf00      	nop
 801b214:	20011534 	.word	0x20011534
 801b218:	2001159c 	.word	0x2001159c
 801b21c:	20011604 	.word	0x20011604

0801b220 <global_stdio_init.part.0>:
 801b220:	b510      	push	{r4, lr}
 801b222:	4b0b      	ldr	r3, [pc, #44]	; (801b250 <global_stdio_init.part.0+0x30>)
 801b224:	4c0b      	ldr	r4, [pc, #44]	; (801b254 <global_stdio_init.part.0+0x34>)
 801b226:	4a0c      	ldr	r2, [pc, #48]	; (801b258 <global_stdio_init.part.0+0x38>)
 801b228:	601a      	str	r2, [r3, #0]
 801b22a:	4620      	mov	r0, r4
 801b22c:	2200      	movs	r2, #0
 801b22e:	2104      	movs	r1, #4
 801b230:	f7ff ff94 	bl	801b15c <std>
 801b234:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801b238:	2201      	movs	r2, #1
 801b23a:	2109      	movs	r1, #9
 801b23c:	f7ff ff8e 	bl	801b15c <std>
 801b240:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801b244:	2202      	movs	r2, #2
 801b246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b24a:	2112      	movs	r1, #18
 801b24c:	f7ff bf86 	b.w	801b15c <std>
 801b250:	2001166c 	.word	0x2001166c
 801b254:	20011534 	.word	0x20011534
 801b258:	0801b1c9 	.word	0x0801b1c9

0801b25c <__sfp_lock_acquire>:
 801b25c:	4801      	ldr	r0, [pc, #4]	; (801b264 <__sfp_lock_acquire+0x8>)
 801b25e:	f000 bbe4 	b.w	801ba2a <__retarget_lock_acquire_recursive>
 801b262:	bf00      	nop
 801b264:	20011676 	.word	0x20011676

0801b268 <__sfp_lock_release>:
 801b268:	4801      	ldr	r0, [pc, #4]	; (801b270 <__sfp_lock_release+0x8>)
 801b26a:	f000 bbdf 	b.w	801ba2c <__retarget_lock_release_recursive>
 801b26e:	bf00      	nop
 801b270:	20011676 	.word	0x20011676

0801b274 <__sinit>:
 801b274:	b510      	push	{r4, lr}
 801b276:	4604      	mov	r4, r0
 801b278:	f7ff fff0 	bl	801b25c <__sfp_lock_acquire>
 801b27c:	6a23      	ldr	r3, [r4, #32]
 801b27e:	b11b      	cbz	r3, 801b288 <__sinit+0x14>
 801b280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b284:	f7ff bff0 	b.w	801b268 <__sfp_lock_release>
 801b288:	4b04      	ldr	r3, [pc, #16]	; (801b29c <__sinit+0x28>)
 801b28a:	6223      	str	r3, [r4, #32]
 801b28c:	4b04      	ldr	r3, [pc, #16]	; (801b2a0 <__sinit+0x2c>)
 801b28e:	681b      	ldr	r3, [r3, #0]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d1f5      	bne.n	801b280 <__sinit+0xc>
 801b294:	f7ff ffc4 	bl	801b220 <global_stdio_init.part.0>
 801b298:	e7f2      	b.n	801b280 <__sinit+0xc>
 801b29a:	bf00      	nop
 801b29c:	0801b1e1 	.word	0x0801b1e1
 801b2a0:	2001166c 	.word	0x2001166c

0801b2a4 <_fwalk_sglue>:
 801b2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b2a8:	4607      	mov	r7, r0
 801b2aa:	4688      	mov	r8, r1
 801b2ac:	4614      	mov	r4, r2
 801b2ae:	2600      	movs	r6, #0
 801b2b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b2b4:	f1b9 0901 	subs.w	r9, r9, #1
 801b2b8:	d505      	bpl.n	801b2c6 <_fwalk_sglue+0x22>
 801b2ba:	6824      	ldr	r4, [r4, #0]
 801b2bc:	2c00      	cmp	r4, #0
 801b2be:	d1f7      	bne.n	801b2b0 <_fwalk_sglue+0xc>
 801b2c0:	4630      	mov	r0, r6
 801b2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b2c6:	89ab      	ldrh	r3, [r5, #12]
 801b2c8:	2b01      	cmp	r3, #1
 801b2ca:	d907      	bls.n	801b2dc <_fwalk_sglue+0x38>
 801b2cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b2d0:	3301      	adds	r3, #1
 801b2d2:	d003      	beq.n	801b2dc <_fwalk_sglue+0x38>
 801b2d4:	4629      	mov	r1, r5
 801b2d6:	4638      	mov	r0, r7
 801b2d8:	47c0      	blx	r8
 801b2da:	4306      	orrs	r6, r0
 801b2dc:	3568      	adds	r5, #104	; 0x68
 801b2de:	e7e9      	b.n	801b2b4 <_fwalk_sglue+0x10>

0801b2e0 <_fwrite_r>:
 801b2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b2e4:	9c08      	ldr	r4, [sp, #32]
 801b2e6:	468a      	mov	sl, r1
 801b2e8:	4690      	mov	r8, r2
 801b2ea:	fb02 f903 	mul.w	r9, r2, r3
 801b2ee:	4606      	mov	r6, r0
 801b2f0:	b118      	cbz	r0, 801b2fa <_fwrite_r+0x1a>
 801b2f2:	6a03      	ldr	r3, [r0, #32]
 801b2f4:	b90b      	cbnz	r3, 801b2fa <_fwrite_r+0x1a>
 801b2f6:	f7ff ffbd 	bl	801b274 <__sinit>
 801b2fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b2fc:	07dd      	lsls	r5, r3, #31
 801b2fe:	d405      	bmi.n	801b30c <_fwrite_r+0x2c>
 801b300:	89a3      	ldrh	r3, [r4, #12]
 801b302:	0598      	lsls	r0, r3, #22
 801b304:	d402      	bmi.n	801b30c <_fwrite_r+0x2c>
 801b306:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b308:	f000 fb8f 	bl	801ba2a <__retarget_lock_acquire_recursive>
 801b30c:	89a3      	ldrh	r3, [r4, #12]
 801b30e:	0719      	lsls	r1, r3, #28
 801b310:	d516      	bpl.n	801b340 <_fwrite_r+0x60>
 801b312:	6923      	ldr	r3, [r4, #16]
 801b314:	b1a3      	cbz	r3, 801b340 <_fwrite_r+0x60>
 801b316:	2500      	movs	r5, #0
 801b318:	454d      	cmp	r5, r9
 801b31a:	d01f      	beq.n	801b35c <_fwrite_r+0x7c>
 801b31c:	68a7      	ldr	r7, [r4, #8]
 801b31e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801b322:	3f01      	subs	r7, #1
 801b324:	2f00      	cmp	r7, #0
 801b326:	60a7      	str	r7, [r4, #8]
 801b328:	da04      	bge.n	801b334 <_fwrite_r+0x54>
 801b32a:	69a3      	ldr	r3, [r4, #24]
 801b32c:	429f      	cmp	r7, r3
 801b32e:	db0f      	blt.n	801b350 <_fwrite_r+0x70>
 801b330:	290a      	cmp	r1, #10
 801b332:	d00d      	beq.n	801b350 <_fwrite_r+0x70>
 801b334:	6823      	ldr	r3, [r4, #0]
 801b336:	1c5a      	adds	r2, r3, #1
 801b338:	6022      	str	r2, [r4, #0]
 801b33a:	7019      	strb	r1, [r3, #0]
 801b33c:	3501      	adds	r5, #1
 801b33e:	e7eb      	b.n	801b318 <_fwrite_r+0x38>
 801b340:	4621      	mov	r1, r4
 801b342:	4630      	mov	r0, r6
 801b344:	f000 fa30 	bl	801b7a8 <__swsetup_r>
 801b348:	2800      	cmp	r0, #0
 801b34a:	d0e4      	beq.n	801b316 <_fwrite_r+0x36>
 801b34c:	2500      	movs	r5, #0
 801b34e:	e005      	b.n	801b35c <_fwrite_r+0x7c>
 801b350:	4622      	mov	r2, r4
 801b352:	4630      	mov	r0, r6
 801b354:	f000 f9ea 	bl	801b72c <__swbuf_r>
 801b358:	3001      	adds	r0, #1
 801b35a:	d1ef      	bne.n	801b33c <_fwrite_r+0x5c>
 801b35c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b35e:	07da      	lsls	r2, r3, #31
 801b360:	d405      	bmi.n	801b36e <_fwrite_r+0x8e>
 801b362:	89a3      	ldrh	r3, [r4, #12]
 801b364:	059b      	lsls	r3, r3, #22
 801b366:	d402      	bmi.n	801b36e <_fwrite_r+0x8e>
 801b368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b36a:	f000 fb5f 	bl	801ba2c <__retarget_lock_release_recursive>
 801b36e:	fbb5 f0f8 	udiv	r0, r5, r8
 801b372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801b378 <fwrite>:
 801b378:	b507      	push	{r0, r1, r2, lr}
 801b37a:	9300      	str	r3, [sp, #0]
 801b37c:	4613      	mov	r3, r2
 801b37e:	460a      	mov	r2, r1
 801b380:	4601      	mov	r1, r0
 801b382:	4803      	ldr	r0, [pc, #12]	; (801b390 <fwrite+0x18>)
 801b384:	6800      	ldr	r0, [r0, #0]
 801b386:	f7ff ffab 	bl	801b2e0 <_fwrite_r>
 801b38a:	b003      	add	sp, #12
 801b38c:	f85d fb04 	ldr.w	pc, [sp], #4
 801b390:	200003dc 	.word	0x200003dc

0801b394 <iprintf>:
 801b394:	b40f      	push	{r0, r1, r2, r3}
 801b396:	b507      	push	{r0, r1, r2, lr}
 801b398:	4906      	ldr	r1, [pc, #24]	; (801b3b4 <iprintf+0x20>)
 801b39a:	ab04      	add	r3, sp, #16
 801b39c:	6808      	ldr	r0, [r1, #0]
 801b39e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3a2:	6881      	ldr	r1, [r0, #8]
 801b3a4:	9301      	str	r3, [sp, #4]
 801b3a6:	f000 fd59 	bl	801be5c <_vfiprintf_r>
 801b3aa:	b003      	add	sp, #12
 801b3ac:	f85d eb04 	ldr.w	lr, [sp], #4
 801b3b0:	b004      	add	sp, #16
 801b3b2:	4770      	bx	lr
 801b3b4:	200003dc 	.word	0x200003dc

0801b3b8 <_puts_r>:
 801b3b8:	6a03      	ldr	r3, [r0, #32]
 801b3ba:	b570      	push	{r4, r5, r6, lr}
 801b3bc:	6884      	ldr	r4, [r0, #8]
 801b3be:	4605      	mov	r5, r0
 801b3c0:	460e      	mov	r6, r1
 801b3c2:	b90b      	cbnz	r3, 801b3c8 <_puts_r+0x10>
 801b3c4:	f7ff ff56 	bl	801b274 <__sinit>
 801b3c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b3ca:	07db      	lsls	r3, r3, #31
 801b3cc:	d405      	bmi.n	801b3da <_puts_r+0x22>
 801b3ce:	89a3      	ldrh	r3, [r4, #12]
 801b3d0:	0598      	lsls	r0, r3, #22
 801b3d2:	d402      	bmi.n	801b3da <_puts_r+0x22>
 801b3d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b3d6:	f000 fb28 	bl	801ba2a <__retarget_lock_acquire_recursive>
 801b3da:	89a3      	ldrh	r3, [r4, #12]
 801b3dc:	0719      	lsls	r1, r3, #28
 801b3de:	d513      	bpl.n	801b408 <_puts_r+0x50>
 801b3e0:	6923      	ldr	r3, [r4, #16]
 801b3e2:	b18b      	cbz	r3, 801b408 <_puts_r+0x50>
 801b3e4:	3e01      	subs	r6, #1
 801b3e6:	68a3      	ldr	r3, [r4, #8]
 801b3e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b3ec:	3b01      	subs	r3, #1
 801b3ee:	60a3      	str	r3, [r4, #8]
 801b3f0:	b9e9      	cbnz	r1, 801b42e <_puts_r+0x76>
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	da2e      	bge.n	801b454 <_puts_r+0x9c>
 801b3f6:	4622      	mov	r2, r4
 801b3f8:	210a      	movs	r1, #10
 801b3fa:	4628      	mov	r0, r5
 801b3fc:	f000 f996 	bl	801b72c <__swbuf_r>
 801b400:	3001      	adds	r0, #1
 801b402:	d007      	beq.n	801b414 <_puts_r+0x5c>
 801b404:	250a      	movs	r5, #10
 801b406:	e007      	b.n	801b418 <_puts_r+0x60>
 801b408:	4621      	mov	r1, r4
 801b40a:	4628      	mov	r0, r5
 801b40c:	f000 f9cc 	bl	801b7a8 <__swsetup_r>
 801b410:	2800      	cmp	r0, #0
 801b412:	d0e7      	beq.n	801b3e4 <_puts_r+0x2c>
 801b414:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b418:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b41a:	07da      	lsls	r2, r3, #31
 801b41c:	d405      	bmi.n	801b42a <_puts_r+0x72>
 801b41e:	89a3      	ldrh	r3, [r4, #12]
 801b420:	059b      	lsls	r3, r3, #22
 801b422:	d402      	bmi.n	801b42a <_puts_r+0x72>
 801b424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b426:	f000 fb01 	bl	801ba2c <__retarget_lock_release_recursive>
 801b42a:	4628      	mov	r0, r5
 801b42c:	bd70      	pop	{r4, r5, r6, pc}
 801b42e:	2b00      	cmp	r3, #0
 801b430:	da04      	bge.n	801b43c <_puts_r+0x84>
 801b432:	69a2      	ldr	r2, [r4, #24]
 801b434:	429a      	cmp	r2, r3
 801b436:	dc06      	bgt.n	801b446 <_puts_r+0x8e>
 801b438:	290a      	cmp	r1, #10
 801b43a:	d004      	beq.n	801b446 <_puts_r+0x8e>
 801b43c:	6823      	ldr	r3, [r4, #0]
 801b43e:	1c5a      	adds	r2, r3, #1
 801b440:	6022      	str	r2, [r4, #0]
 801b442:	7019      	strb	r1, [r3, #0]
 801b444:	e7cf      	b.n	801b3e6 <_puts_r+0x2e>
 801b446:	4622      	mov	r2, r4
 801b448:	4628      	mov	r0, r5
 801b44a:	f000 f96f 	bl	801b72c <__swbuf_r>
 801b44e:	3001      	adds	r0, #1
 801b450:	d1c9      	bne.n	801b3e6 <_puts_r+0x2e>
 801b452:	e7df      	b.n	801b414 <_puts_r+0x5c>
 801b454:	6823      	ldr	r3, [r4, #0]
 801b456:	250a      	movs	r5, #10
 801b458:	1c5a      	adds	r2, r3, #1
 801b45a:	6022      	str	r2, [r4, #0]
 801b45c:	701d      	strb	r5, [r3, #0]
 801b45e:	e7db      	b.n	801b418 <_puts_r+0x60>

0801b460 <puts>:
 801b460:	4b02      	ldr	r3, [pc, #8]	; (801b46c <puts+0xc>)
 801b462:	4601      	mov	r1, r0
 801b464:	6818      	ldr	r0, [r3, #0]
 801b466:	f7ff bfa7 	b.w	801b3b8 <_puts_r>
 801b46a:	bf00      	nop
 801b46c:	200003dc 	.word	0x200003dc

0801b470 <setvbuf>:
 801b470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b474:	461d      	mov	r5, r3
 801b476:	4b54      	ldr	r3, [pc, #336]	; (801b5c8 <setvbuf+0x158>)
 801b478:	681f      	ldr	r7, [r3, #0]
 801b47a:	4604      	mov	r4, r0
 801b47c:	460e      	mov	r6, r1
 801b47e:	4690      	mov	r8, r2
 801b480:	b127      	cbz	r7, 801b48c <setvbuf+0x1c>
 801b482:	6a3b      	ldr	r3, [r7, #32]
 801b484:	b913      	cbnz	r3, 801b48c <setvbuf+0x1c>
 801b486:	4638      	mov	r0, r7
 801b488:	f7ff fef4 	bl	801b274 <__sinit>
 801b48c:	f1b8 0f02 	cmp.w	r8, #2
 801b490:	d006      	beq.n	801b4a0 <setvbuf+0x30>
 801b492:	f1b8 0f01 	cmp.w	r8, #1
 801b496:	f200 8094 	bhi.w	801b5c2 <setvbuf+0x152>
 801b49a:	2d00      	cmp	r5, #0
 801b49c:	f2c0 8091 	blt.w	801b5c2 <setvbuf+0x152>
 801b4a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b4a2:	07da      	lsls	r2, r3, #31
 801b4a4:	d405      	bmi.n	801b4b2 <setvbuf+0x42>
 801b4a6:	89a3      	ldrh	r3, [r4, #12]
 801b4a8:	059b      	lsls	r3, r3, #22
 801b4aa:	d402      	bmi.n	801b4b2 <setvbuf+0x42>
 801b4ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b4ae:	f000 fabc 	bl	801ba2a <__retarget_lock_acquire_recursive>
 801b4b2:	4621      	mov	r1, r4
 801b4b4:	4638      	mov	r0, r7
 801b4b6:	f001 f801 	bl	801c4bc <_fflush_r>
 801b4ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b4bc:	b141      	cbz	r1, 801b4d0 <setvbuf+0x60>
 801b4be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b4c2:	4299      	cmp	r1, r3
 801b4c4:	d002      	beq.n	801b4cc <setvbuf+0x5c>
 801b4c6:	4638      	mov	r0, r7
 801b4c8:	f000 faf2 	bl	801bab0 <_free_r>
 801b4cc:	2300      	movs	r3, #0
 801b4ce:	6363      	str	r3, [r4, #52]	; 0x34
 801b4d0:	2300      	movs	r3, #0
 801b4d2:	61a3      	str	r3, [r4, #24]
 801b4d4:	6063      	str	r3, [r4, #4]
 801b4d6:	89a3      	ldrh	r3, [r4, #12]
 801b4d8:	0618      	lsls	r0, r3, #24
 801b4da:	d503      	bpl.n	801b4e4 <setvbuf+0x74>
 801b4dc:	6921      	ldr	r1, [r4, #16]
 801b4de:	4638      	mov	r0, r7
 801b4e0:	f000 fae6 	bl	801bab0 <_free_r>
 801b4e4:	89a3      	ldrh	r3, [r4, #12]
 801b4e6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801b4ea:	f023 0303 	bic.w	r3, r3, #3
 801b4ee:	f1b8 0f02 	cmp.w	r8, #2
 801b4f2:	81a3      	strh	r3, [r4, #12]
 801b4f4:	d05f      	beq.n	801b5b6 <setvbuf+0x146>
 801b4f6:	ab01      	add	r3, sp, #4
 801b4f8:	466a      	mov	r2, sp
 801b4fa:	4621      	mov	r1, r4
 801b4fc:	4638      	mov	r0, r7
 801b4fe:	f001 f817 	bl	801c530 <__swhatbuf_r>
 801b502:	89a3      	ldrh	r3, [r4, #12]
 801b504:	4318      	orrs	r0, r3
 801b506:	81a0      	strh	r0, [r4, #12]
 801b508:	bb2d      	cbnz	r5, 801b556 <setvbuf+0xe6>
 801b50a:	9d00      	ldr	r5, [sp, #0]
 801b50c:	4628      	mov	r0, r5
 801b50e:	f7ff fc49 	bl	801ada4 <malloc>
 801b512:	4606      	mov	r6, r0
 801b514:	2800      	cmp	r0, #0
 801b516:	d150      	bne.n	801b5ba <setvbuf+0x14a>
 801b518:	f8dd 9000 	ldr.w	r9, [sp]
 801b51c:	45a9      	cmp	r9, r5
 801b51e:	d13e      	bne.n	801b59e <setvbuf+0x12e>
 801b520:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b524:	2200      	movs	r2, #0
 801b526:	60a2      	str	r2, [r4, #8]
 801b528:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801b52c:	6022      	str	r2, [r4, #0]
 801b52e:	6122      	str	r2, [r4, #16]
 801b530:	2201      	movs	r2, #1
 801b532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b536:	6162      	str	r2, [r4, #20]
 801b538:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b53a:	f043 0302 	orr.w	r3, r3, #2
 801b53e:	07d1      	lsls	r1, r2, #31
 801b540:	81a3      	strh	r3, [r4, #12]
 801b542:	d404      	bmi.n	801b54e <setvbuf+0xde>
 801b544:	059b      	lsls	r3, r3, #22
 801b546:	d402      	bmi.n	801b54e <setvbuf+0xde>
 801b548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b54a:	f000 fa6f 	bl	801ba2c <__retarget_lock_release_recursive>
 801b54e:	4628      	mov	r0, r5
 801b550:	b003      	add	sp, #12
 801b552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b556:	2e00      	cmp	r6, #0
 801b558:	d0d8      	beq.n	801b50c <setvbuf+0x9c>
 801b55a:	6a3b      	ldr	r3, [r7, #32]
 801b55c:	b913      	cbnz	r3, 801b564 <setvbuf+0xf4>
 801b55e:	4638      	mov	r0, r7
 801b560:	f7ff fe88 	bl	801b274 <__sinit>
 801b564:	f1b8 0f01 	cmp.w	r8, #1
 801b568:	bf08      	it	eq
 801b56a:	89a3      	ldrheq	r3, [r4, #12]
 801b56c:	6026      	str	r6, [r4, #0]
 801b56e:	bf04      	itt	eq
 801b570:	f043 0301 	orreq.w	r3, r3, #1
 801b574:	81a3      	strheq	r3, [r4, #12]
 801b576:	89a3      	ldrh	r3, [r4, #12]
 801b578:	f013 0208 	ands.w	r2, r3, #8
 801b57c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801b580:	d01d      	beq.n	801b5be <setvbuf+0x14e>
 801b582:	07da      	lsls	r2, r3, #31
 801b584:	bf41      	itttt	mi
 801b586:	2200      	movmi	r2, #0
 801b588:	426d      	negmi	r5, r5
 801b58a:	60a2      	strmi	r2, [r4, #8]
 801b58c:	61a5      	strmi	r5, [r4, #24]
 801b58e:	bf58      	it	pl
 801b590:	60a5      	strpl	r5, [r4, #8]
 801b592:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801b594:	f015 0501 	ands.w	r5, r5, #1
 801b598:	d0d4      	beq.n	801b544 <setvbuf+0xd4>
 801b59a:	2500      	movs	r5, #0
 801b59c:	e7d7      	b.n	801b54e <setvbuf+0xde>
 801b59e:	4648      	mov	r0, r9
 801b5a0:	f7ff fc00 	bl	801ada4 <malloc>
 801b5a4:	4606      	mov	r6, r0
 801b5a6:	2800      	cmp	r0, #0
 801b5a8:	d0ba      	beq.n	801b520 <setvbuf+0xb0>
 801b5aa:	89a3      	ldrh	r3, [r4, #12]
 801b5ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b5b0:	81a3      	strh	r3, [r4, #12]
 801b5b2:	464d      	mov	r5, r9
 801b5b4:	e7d1      	b.n	801b55a <setvbuf+0xea>
 801b5b6:	2500      	movs	r5, #0
 801b5b8:	e7b4      	b.n	801b524 <setvbuf+0xb4>
 801b5ba:	46a9      	mov	r9, r5
 801b5bc:	e7f5      	b.n	801b5aa <setvbuf+0x13a>
 801b5be:	60a2      	str	r2, [r4, #8]
 801b5c0:	e7e7      	b.n	801b592 <setvbuf+0x122>
 801b5c2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b5c6:	e7c2      	b.n	801b54e <setvbuf+0xde>
 801b5c8:	200003dc 	.word	0x200003dc

0801b5cc <sniprintf>:
 801b5cc:	b40c      	push	{r2, r3}
 801b5ce:	b530      	push	{r4, r5, lr}
 801b5d0:	4b17      	ldr	r3, [pc, #92]	; (801b630 <sniprintf+0x64>)
 801b5d2:	1e0c      	subs	r4, r1, #0
 801b5d4:	681d      	ldr	r5, [r3, #0]
 801b5d6:	b09d      	sub	sp, #116	; 0x74
 801b5d8:	da08      	bge.n	801b5ec <sniprintf+0x20>
 801b5da:	238b      	movs	r3, #139	; 0x8b
 801b5dc:	602b      	str	r3, [r5, #0]
 801b5de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b5e2:	b01d      	add	sp, #116	; 0x74
 801b5e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b5e8:	b002      	add	sp, #8
 801b5ea:	4770      	bx	lr
 801b5ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b5f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b5f4:	bf14      	ite	ne
 801b5f6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b5fa:	4623      	moveq	r3, r4
 801b5fc:	9304      	str	r3, [sp, #16]
 801b5fe:	9307      	str	r3, [sp, #28]
 801b600:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b604:	9002      	str	r0, [sp, #8]
 801b606:	9006      	str	r0, [sp, #24]
 801b608:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b60c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b60e:	ab21      	add	r3, sp, #132	; 0x84
 801b610:	a902      	add	r1, sp, #8
 801b612:	4628      	mov	r0, r5
 801b614:	9301      	str	r3, [sp, #4]
 801b616:	f000 faf9 	bl	801bc0c <_svfiprintf_r>
 801b61a:	1c43      	adds	r3, r0, #1
 801b61c:	bfbc      	itt	lt
 801b61e:	238b      	movlt	r3, #139	; 0x8b
 801b620:	602b      	strlt	r3, [r5, #0]
 801b622:	2c00      	cmp	r4, #0
 801b624:	d0dd      	beq.n	801b5e2 <sniprintf+0x16>
 801b626:	9b02      	ldr	r3, [sp, #8]
 801b628:	2200      	movs	r2, #0
 801b62a:	701a      	strb	r2, [r3, #0]
 801b62c:	e7d9      	b.n	801b5e2 <sniprintf+0x16>
 801b62e:	bf00      	nop
 801b630:	200003dc 	.word	0x200003dc

0801b634 <__sread>:
 801b634:	b510      	push	{r4, lr}
 801b636:	460c      	mov	r4, r1
 801b638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b63c:	f000 f996 	bl	801b96c <_read_r>
 801b640:	2800      	cmp	r0, #0
 801b642:	bfab      	itete	ge
 801b644:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b646:	89a3      	ldrhlt	r3, [r4, #12]
 801b648:	181b      	addge	r3, r3, r0
 801b64a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b64e:	bfac      	ite	ge
 801b650:	6563      	strge	r3, [r4, #84]	; 0x54
 801b652:	81a3      	strhlt	r3, [r4, #12]
 801b654:	bd10      	pop	{r4, pc}

0801b656 <__swrite>:
 801b656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b65a:	461f      	mov	r7, r3
 801b65c:	898b      	ldrh	r3, [r1, #12]
 801b65e:	05db      	lsls	r3, r3, #23
 801b660:	4605      	mov	r5, r0
 801b662:	460c      	mov	r4, r1
 801b664:	4616      	mov	r6, r2
 801b666:	d505      	bpl.n	801b674 <__swrite+0x1e>
 801b668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b66c:	2302      	movs	r3, #2
 801b66e:	2200      	movs	r2, #0
 801b670:	f000 f96a 	bl	801b948 <_lseek_r>
 801b674:	89a3      	ldrh	r3, [r4, #12]
 801b676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b67a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b67e:	81a3      	strh	r3, [r4, #12]
 801b680:	4632      	mov	r2, r6
 801b682:	463b      	mov	r3, r7
 801b684:	4628      	mov	r0, r5
 801b686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b68a:	f000 b991 	b.w	801b9b0 <_write_r>

0801b68e <__sseek>:
 801b68e:	b510      	push	{r4, lr}
 801b690:	460c      	mov	r4, r1
 801b692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b696:	f000 f957 	bl	801b948 <_lseek_r>
 801b69a:	1c43      	adds	r3, r0, #1
 801b69c:	89a3      	ldrh	r3, [r4, #12]
 801b69e:	bf15      	itete	ne
 801b6a0:	6560      	strne	r0, [r4, #84]	; 0x54
 801b6a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b6a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b6aa:	81a3      	strheq	r3, [r4, #12]
 801b6ac:	bf18      	it	ne
 801b6ae:	81a3      	strhne	r3, [r4, #12]
 801b6b0:	bd10      	pop	{r4, pc}

0801b6b2 <__sclose>:
 801b6b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6b6:	f000 b937 	b.w	801b928 <_close_r>

0801b6ba <_vsniprintf_r>:
 801b6ba:	b530      	push	{r4, r5, lr}
 801b6bc:	4614      	mov	r4, r2
 801b6be:	2c00      	cmp	r4, #0
 801b6c0:	b09b      	sub	sp, #108	; 0x6c
 801b6c2:	4605      	mov	r5, r0
 801b6c4:	461a      	mov	r2, r3
 801b6c6:	da05      	bge.n	801b6d4 <_vsniprintf_r+0x1a>
 801b6c8:	238b      	movs	r3, #139	; 0x8b
 801b6ca:	6003      	str	r3, [r0, #0]
 801b6cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b6d0:	b01b      	add	sp, #108	; 0x6c
 801b6d2:	bd30      	pop	{r4, r5, pc}
 801b6d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b6d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 801b6dc:	bf14      	ite	ne
 801b6de:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b6e2:	4623      	moveq	r3, r4
 801b6e4:	9302      	str	r3, [sp, #8]
 801b6e6:	9305      	str	r3, [sp, #20]
 801b6e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b6ec:	9100      	str	r1, [sp, #0]
 801b6ee:	9104      	str	r1, [sp, #16]
 801b6f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 801b6f4:	4669      	mov	r1, sp
 801b6f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801b6f8:	f000 fa88 	bl	801bc0c <_svfiprintf_r>
 801b6fc:	1c43      	adds	r3, r0, #1
 801b6fe:	bfbc      	itt	lt
 801b700:	238b      	movlt	r3, #139	; 0x8b
 801b702:	602b      	strlt	r3, [r5, #0]
 801b704:	2c00      	cmp	r4, #0
 801b706:	d0e3      	beq.n	801b6d0 <_vsniprintf_r+0x16>
 801b708:	9b00      	ldr	r3, [sp, #0]
 801b70a:	2200      	movs	r2, #0
 801b70c:	701a      	strb	r2, [r3, #0]
 801b70e:	e7df      	b.n	801b6d0 <_vsniprintf_r+0x16>

0801b710 <vsniprintf>:
 801b710:	b507      	push	{r0, r1, r2, lr}
 801b712:	9300      	str	r3, [sp, #0]
 801b714:	4613      	mov	r3, r2
 801b716:	460a      	mov	r2, r1
 801b718:	4601      	mov	r1, r0
 801b71a:	4803      	ldr	r0, [pc, #12]	; (801b728 <vsniprintf+0x18>)
 801b71c:	6800      	ldr	r0, [r0, #0]
 801b71e:	f7ff ffcc 	bl	801b6ba <_vsniprintf_r>
 801b722:	b003      	add	sp, #12
 801b724:	f85d fb04 	ldr.w	pc, [sp], #4
 801b728:	200003dc 	.word	0x200003dc

0801b72c <__swbuf_r>:
 801b72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b72e:	460e      	mov	r6, r1
 801b730:	4614      	mov	r4, r2
 801b732:	4605      	mov	r5, r0
 801b734:	b118      	cbz	r0, 801b73e <__swbuf_r+0x12>
 801b736:	6a03      	ldr	r3, [r0, #32]
 801b738:	b90b      	cbnz	r3, 801b73e <__swbuf_r+0x12>
 801b73a:	f7ff fd9b 	bl	801b274 <__sinit>
 801b73e:	69a3      	ldr	r3, [r4, #24]
 801b740:	60a3      	str	r3, [r4, #8]
 801b742:	89a3      	ldrh	r3, [r4, #12]
 801b744:	071a      	lsls	r2, r3, #28
 801b746:	d525      	bpl.n	801b794 <__swbuf_r+0x68>
 801b748:	6923      	ldr	r3, [r4, #16]
 801b74a:	b31b      	cbz	r3, 801b794 <__swbuf_r+0x68>
 801b74c:	6823      	ldr	r3, [r4, #0]
 801b74e:	6922      	ldr	r2, [r4, #16]
 801b750:	1a98      	subs	r0, r3, r2
 801b752:	6963      	ldr	r3, [r4, #20]
 801b754:	b2f6      	uxtb	r6, r6
 801b756:	4283      	cmp	r3, r0
 801b758:	4637      	mov	r7, r6
 801b75a:	dc04      	bgt.n	801b766 <__swbuf_r+0x3a>
 801b75c:	4621      	mov	r1, r4
 801b75e:	4628      	mov	r0, r5
 801b760:	f000 feac 	bl	801c4bc <_fflush_r>
 801b764:	b9e0      	cbnz	r0, 801b7a0 <__swbuf_r+0x74>
 801b766:	68a3      	ldr	r3, [r4, #8]
 801b768:	3b01      	subs	r3, #1
 801b76a:	60a3      	str	r3, [r4, #8]
 801b76c:	6823      	ldr	r3, [r4, #0]
 801b76e:	1c5a      	adds	r2, r3, #1
 801b770:	6022      	str	r2, [r4, #0]
 801b772:	701e      	strb	r6, [r3, #0]
 801b774:	6962      	ldr	r2, [r4, #20]
 801b776:	1c43      	adds	r3, r0, #1
 801b778:	429a      	cmp	r2, r3
 801b77a:	d004      	beq.n	801b786 <__swbuf_r+0x5a>
 801b77c:	89a3      	ldrh	r3, [r4, #12]
 801b77e:	07db      	lsls	r3, r3, #31
 801b780:	d506      	bpl.n	801b790 <__swbuf_r+0x64>
 801b782:	2e0a      	cmp	r6, #10
 801b784:	d104      	bne.n	801b790 <__swbuf_r+0x64>
 801b786:	4621      	mov	r1, r4
 801b788:	4628      	mov	r0, r5
 801b78a:	f000 fe97 	bl	801c4bc <_fflush_r>
 801b78e:	b938      	cbnz	r0, 801b7a0 <__swbuf_r+0x74>
 801b790:	4638      	mov	r0, r7
 801b792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b794:	4621      	mov	r1, r4
 801b796:	4628      	mov	r0, r5
 801b798:	f000 f806 	bl	801b7a8 <__swsetup_r>
 801b79c:	2800      	cmp	r0, #0
 801b79e:	d0d5      	beq.n	801b74c <__swbuf_r+0x20>
 801b7a0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b7a4:	e7f4      	b.n	801b790 <__swbuf_r+0x64>
	...

0801b7a8 <__swsetup_r>:
 801b7a8:	b538      	push	{r3, r4, r5, lr}
 801b7aa:	4b2a      	ldr	r3, [pc, #168]	; (801b854 <__swsetup_r+0xac>)
 801b7ac:	4605      	mov	r5, r0
 801b7ae:	6818      	ldr	r0, [r3, #0]
 801b7b0:	460c      	mov	r4, r1
 801b7b2:	b118      	cbz	r0, 801b7bc <__swsetup_r+0x14>
 801b7b4:	6a03      	ldr	r3, [r0, #32]
 801b7b6:	b90b      	cbnz	r3, 801b7bc <__swsetup_r+0x14>
 801b7b8:	f7ff fd5c 	bl	801b274 <__sinit>
 801b7bc:	89a3      	ldrh	r3, [r4, #12]
 801b7be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b7c2:	0718      	lsls	r0, r3, #28
 801b7c4:	d422      	bmi.n	801b80c <__swsetup_r+0x64>
 801b7c6:	06d9      	lsls	r1, r3, #27
 801b7c8:	d407      	bmi.n	801b7da <__swsetup_r+0x32>
 801b7ca:	2309      	movs	r3, #9
 801b7cc:	602b      	str	r3, [r5, #0]
 801b7ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b7d2:	81a3      	strh	r3, [r4, #12]
 801b7d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b7d8:	e034      	b.n	801b844 <__swsetup_r+0x9c>
 801b7da:	0758      	lsls	r0, r3, #29
 801b7dc:	d512      	bpl.n	801b804 <__swsetup_r+0x5c>
 801b7de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b7e0:	b141      	cbz	r1, 801b7f4 <__swsetup_r+0x4c>
 801b7e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7e6:	4299      	cmp	r1, r3
 801b7e8:	d002      	beq.n	801b7f0 <__swsetup_r+0x48>
 801b7ea:	4628      	mov	r0, r5
 801b7ec:	f000 f960 	bl	801bab0 <_free_r>
 801b7f0:	2300      	movs	r3, #0
 801b7f2:	6363      	str	r3, [r4, #52]	; 0x34
 801b7f4:	89a3      	ldrh	r3, [r4, #12]
 801b7f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b7fa:	81a3      	strh	r3, [r4, #12]
 801b7fc:	2300      	movs	r3, #0
 801b7fe:	6063      	str	r3, [r4, #4]
 801b800:	6923      	ldr	r3, [r4, #16]
 801b802:	6023      	str	r3, [r4, #0]
 801b804:	89a3      	ldrh	r3, [r4, #12]
 801b806:	f043 0308 	orr.w	r3, r3, #8
 801b80a:	81a3      	strh	r3, [r4, #12]
 801b80c:	6923      	ldr	r3, [r4, #16]
 801b80e:	b94b      	cbnz	r3, 801b824 <__swsetup_r+0x7c>
 801b810:	89a3      	ldrh	r3, [r4, #12]
 801b812:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b81a:	d003      	beq.n	801b824 <__swsetup_r+0x7c>
 801b81c:	4621      	mov	r1, r4
 801b81e:	4628      	mov	r0, r5
 801b820:	f000 feac 	bl	801c57c <__smakebuf_r>
 801b824:	89a0      	ldrh	r0, [r4, #12]
 801b826:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b82a:	f010 0301 	ands.w	r3, r0, #1
 801b82e:	d00a      	beq.n	801b846 <__swsetup_r+0x9e>
 801b830:	2300      	movs	r3, #0
 801b832:	60a3      	str	r3, [r4, #8]
 801b834:	6963      	ldr	r3, [r4, #20]
 801b836:	425b      	negs	r3, r3
 801b838:	61a3      	str	r3, [r4, #24]
 801b83a:	6923      	ldr	r3, [r4, #16]
 801b83c:	b943      	cbnz	r3, 801b850 <__swsetup_r+0xa8>
 801b83e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b842:	d1c4      	bne.n	801b7ce <__swsetup_r+0x26>
 801b844:	bd38      	pop	{r3, r4, r5, pc}
 801b846:	0781      	lsls	r1, r0, #30
 801b848:	bf58      	it	pl
 801b84a:	6963      	ldrpl	r3, [r4, #20]
 801b84c:	60a3      	str	r3, [r4, #8]
 801b84e:	e7f4      	b.n	801b83a <__swsetup_r+0x92>
 801b850:	2000      	movs	r0, #0
 801b852:	e7f7      	b.n	801b844 <__swsetup_r+0x9c>
 801b854:	200003dc 	.word	0x200003dc

0801b858 <memcmp>:
 801b858:	b510      	push	{r4, lr}
 801b85a:	3901      	subs	r1, #1
 801b85c:	4402      	add	r2, r0
 801b85e:	4290      	cmp	r0, r2
 801b860:	d101      	bne.n	801b866 <memcmp+0xe>
 801b862:	2000      	movs	r0, #0
 801b864:	e005      	b.n	801b872 <memcmp+0x1a>
 801b866:	7803      	ldrb	r3, [r0, #0]
 801b868:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b86c:	42a3      	cmp	r3, r4
 801b86e:	d001      	beq.n	801b874 <memcmp+0x1c>
 801b870:	1b18      	subs	r0, r3, r4
 801b872:	bd10      	pop	{r4, pc}
 801b874:	3001      	adds	r0, #1
 801b876:	e7f2      	b.n	801b85e <memcmp+0x6>

0801b878 <memmove>:
 801b878:	4288      	cmp	r0, r1
 801b87a:	b510      	push	{r4, lr}
 801b87c:	eb01 0402 	add.w	r4, r1, r2
 801b880:	d902      	bls.n	801b888 <memmove+0x10>
 801b882:	4284      	cmp	r4, r0
 801b884:	4623      	mov	r3, r4
 801b886:	d807      	bhi.n	801b898 <memmove+0x20>
 801b888:	1e43      	subs	r3, r0, #1
 801b88a:	42a1      	cmp	r1, r4
 801b88c:	d008      	beq.n	801b8a0 <memmove+0x28>
 801b88e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b892:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b896:	e7f8      	b.n	801b88a <memmove+0x12>
 801b898:	4402      	add	r2, r0
 801b89a:	4601      	mov	r1, r0
 801b89c:	428a      	cmp	r2, r1
 801b89e:	d100      	bne.n	801b8a2 <memmove+0x2a>
 801b8a0:	bd10      	pop	{r4, pc}
 801b8a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b8a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b8aa:	e7f7      	b.n	801b89c <memmove+0x24>

0801b8ac <memset>:
 801b8ac:	4402      	add	r2, r0
 801b8ae:	4603      	mov	r3, r0
 801b8b0:	4293      	cmp	r3, r2
 801b8b2:	d100      	bne.n	801b8b6 <memset+0xa>
 801b8b4:	4770      	bx	lr
 801b8b6:	f803 1b01 	strb.w	r1, [r3], #1
 801b8ba:	e7f9      	b.n	801b8b0 <memset+0x4>

0801b8bc <strchr>:
 801b8bc:	b2c9      	uxtb	r1, r1
 801b8be:	4603      	mov	r3, r0
 801b8c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b8c4:	b11a      	cbz	r2, 801b8ce <strchr+0x12>
 801b8c6:	428a      	cmp	r2, r1
 801b8c8:	d1f9      	bne.n	801b8be <strchr+0x2>
 801b8ca:	4618      	mov	r0, r3
 801b8cc:	4770      	bx	lr
 801b8ce:	2900      	cmp	r1, #0
 801b8d0:	bf18      	it	ne
 801b8d2:	2300      	movne	r3, #0
 801b8d4:	e7f9      	b.n	801b8ca <strchr+0xe>

0801b8d6 <strncmp>:
 801b8d6:	b510      	push	{r4, lr}
 801b8d8:	b16a      	cbz	r2, 801b8f6 <strncmp+0x20>
 801b8da:	3901      	subs	r1, #1
 801b8dc:	1884      	adds	r4, r0, r2
 801b8de:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b8e2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b8e6:	429a      	cmp	r2, r3
 801b8e8:	d103      	bne.n	801b8f2 <strncmp+0x1c>
 801b8ea:	42a0      	cmp	r0, r4
 801b8ec:	d001      	beq.n	801b8f2 <strncmp+0x1c>
 801b8ee:	2a00      	cmp	r2, #0
 801b8f0:	d1f5      	bne.n	801b8de <strncmp+0x8>
 801b8f2:	1ad0      	subs	r0, r2, r3
 801b8f4:	bd10      	pop	{r4, pc}
 801b8f6:	4610      	mov	r0, r2
 801b8f8:	e7fc      	b.n	801b8f4 <strncmp+0x1e>

0801b8fa <strstr>:
 801b8fa:	780a      	ldrb	r2, [r1, #0]
 801b8fc:	b570      	push	{r4, r5, r6, lr}
 801b8fe:	b96a      	cbnz	r2, 801b91c <strstr+0x22>
 801b900:	bd70      	pop	{r4, r5, r6, pc}
 801b902:	429a      	cmp	r2, r3
 801b904:	d109      	bne.n	801b91a <strstr+0x20>
 801b906:	460c      	mov	r4, r1
 801b908:	4605      	mov	r5, r0
 801b90a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801b90e:	2b00      	cmp	r3, #0
 801b910:	d0f6      	beq.n	801b900 <strstr+0x6>
 801b912:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801b916:	429e      	cmp	r6, r3
 801b918:	d0f7      	beq.n	801b90a <strstr+0x10>
 801b91a:	3001      	adds	r0, #1
 801b91c:	7803      	ldrb	r3, [r0, #0]
 801b91e:	2b00      	cmp	r3, #0
 801b920:	d1ef      	bne.n	801b902 <strstr+0x8>
 801b922:	4618      	mov	r0, r3
 801b924:	e7ec      	b.n	801b900 <strstr+0x6>
	...

0801b928 <_close_r>:
 801b928:	b538      	push	{r3, r4, r5, lr}
 801b92a:	4d06      	ldr	r5, [pc, #24]	; (801b944 <_close_r+0x1c>)
 801b92c:	2300      	movs	r3, #0
 801b92e:	4604      	mov	r4, r0
 801b930:	4608      	mov	r0, r1
 801b932:	602b      	str	r3, [r5, #0]
 801b934:	f7e6 f8e9 	bl	8001b0a <_close>
 801b938:	1c43      	adds	r3, r0, #1
 801b93a:	d102      	bne.n	801b942 <_close_r+0x1a>
 801b93c:	682b      	ldr	r3, [r5, #0]
 801b93e:	b103      	cbz	r3, 801b942 <_close_r+0x1a>
 801b940:	6023      	str	r3, [r4, #0]
 801b942:	bd38      	pop	{r3, r4, r5, pc}
 801b944:	20011670 	.word	0x20011670

0801b948 <_lseek_r>:
 801b948:	b538      	push	{r3, r4, r5, lr}
 801b94a:	4d07      	ldr	r5, [pc, #28]	; (801b968 <_lseek_r+0x20>)
 801b94c:	4604      	mov	r4, r0
 801b94e:	4608      	mov	r0, r1
 801b950:	4611      	mov	r1, r2
 801b952:	2200      	movs	r2, #0
 801b954:	602a      	str	r2, [r5, #0]
 801b956:	461a      	mov	r2, r3
 801b958:	f7e6 f8fe 	bl	8001b58 <_lseek>
 801b95c:	1c43      	adds	r3, r0, #1
 801b95e:	d102      	bne.n	801b966 <_lseek_r+0x1e>
 801b960:	682b      	ldr	r3, [r5, #0]
 801b962:	b103      	cbz	r3, 801b966 <_lseek_r+0x1e>
 801b964:	6023      	str	r3, [r4, #0]
 801b966:	bd38      	pop	{r3, r4, r5, pc}
 801b968:	20011670 	.word	0x20011670

0801b96c <_read_r>:
 801b96c:	b538      	push	{r3, r4, r5, lr}
 801b96e:	4d07      	ldr	r5, [pc, #28]	; (801b98c <_read_r+0x20>)
 801b970:	4604      	mov	r4, r0
 801b972:	4608      	mov	r0, r1
 801b974:	4611      	mov	r1, r2
 801b976:	2200      	movs	r2, #0
 801b978:	602a      	str	r2, [r5, #0]
 801b97a:	461a      	mov	r2, r3
 801b97c:	f7e6 f88c 	bl	8001a98 <_read>
 801b980:	1c43      	adds	r3, r0, #1
 801b982:	d102      	bne.n	801b98a <_read_r+0x1e>
 801b984:	682b      	ldr	r3, [r5, #0]
 801b986:	b103      	cbz	r3, 801b98a <_read_r+0x1e>
 801b988:	6023      	str	r3, [r4, #0]
 801b98a:	bd38      	pop	{r3, r4, r5, pc}
 801b98c:	20011670 	.word	0x20011670

0801b990 <_sbrk_r>:
 801b990:	b538      	push	{r3, r4, r5, lr}
 801b992:	4d06      	ldr	r5, [pc, #24]	; (801b9ac <_sbrk_r+0x1c>)
 801b994:	2300      	movs	r3, #0
 801b996:	4604      	mov	r4, r0
 801b998:	4608      	mov	r0, r1
 801b99a:	602b      	str	r3, [r5, #0]
 801b99c:	f7e6 f8ea 	bl	8001b74 <_sbrk>
 801b9a0:	1c43      	adds	r3, r0, #1
 801b9a2:	d102      	bne.n	801b9aa <_sbrk_r+0x1a>
 801b9a4:	682b      	ldr	r3, [r5, #0]
 801b9a6:	b103      	cbz	r3, 801b9aa <_sbrk_r+0x1a>
 801b9a8:	6023      	str	r3, [r4, #0]
 801b9aa:	bd38      	pop	{r3, r4, r5, pc}
 801b9ac:	20011670 	.word	0x20011670

0801b9b0 <_write_r>:
 801b9b0:	b538      	push	{r3, r4, r5, lr}
 801b9b2:	4d07      	ldr	r5, [pc, #28]	; (801b9d0 <_write_r+0x20>)
 801b9b4:	4604      	mov	r4, r0
 801b9b6:	4608      	mov	r0, r1
 801b9b8:	4611      	mov	r1, r2
 801b9ba:	2200      	movs	r2, #0
 801b9bc:	602a      	str	r2, [r5, #0]
 801b9be:	461a      	mov	r2, r3
 801b9c0:	f7e6 f887 	bl	8001ad2 <_write>
 801b9c4:	1c43      	adds	r3, r0, #1
 801b9c6:	d102      	bne.n	801b9ce <_write_r+0x1e>
 801b9c8:	682b      	ldr	r3, [r5, #0]
 801b9ca:	b103      	cbz	r3, 801b9ce <_write_r+0x1e>
 801b9cc:	6023      	str	r3, [r4, #0]
 801b9ce:	bd38      	pop	{r3, r4, r5, pc}
 801b9d0:	20011670 	.word	0x20011670

0801b9d4 <__errno>:
 801b9d4:	4b01      	ldr	r3, [pc, #4]	; (801b9dc <__errno+0x8>)
 801b9d6:	6818      	ldr	r0, [r3, #0]
 801b9d8:	4770      	bx	lr
 801b9da:	bf00      	nop
 801b9dc:	200003dc 	.word	0x200003dc

0801b9e0 <__libc_init_array>:
 801b9e0:	b570      	push	{r4, r5, r6, lr}
 801b9e2:	4d0d      	ldr	r5, [pc, #52]	; (801ba18 <__libc_init_array+0x38>)
 801b9e4:	4c0d      	ldr	r4, [pc, #52]	; (801ba1c <__libc_init_array+0x3c>)
 801b9e6:	1b64      	subs	r4, r4, r5
 801b9e8:	10a4      	asrs	r4, r4, #2
 801b9ea:	2600      	movs	r6, #0
 801b9ec:	42a6      	cmp	r6, r4
 801b9ee:	d109      	bne.n	801ba04 <__libc_init_array+0x24>
 801b9f0:	4d0b      	ldr	r5, [pc, #44]	; (801ba20 <__libc_init_array+0x40>)
 801b9f2:	4c0c      	ldr	r4, [pc, #48]	; (801ba24 <__libc_init_array+0x44>)
 801b9f4:	f000 fe6c 	bl	801c6d0 <_init>
 801b9f8:	1b64      	subs	r4, r4, r5
 801b9fa:	10a4      	asrs	r4, r4, #2
 801b9fc:	2600      	movs	r6, #0
 801b9fe:	42a6      	cmp	r6, r4
 801ba00:	d105      	bne.n	801ba0e <__libc_init_array+0x2e>
 801ba02:	bd70      	pop	{r4, r5, r6, pc}
 801ba04:	f855 3b04 	ldr.w	r3, [r5], #4
 801ba08:	4798      	blx	r3
 801ba0a:	3601      	adds	r6, #1
 801ba0c:	e7ee      	b.n	801b9ec <__libc_init_array+0xc>
 801ba0e:	f855 3b04 	ldr.w	r3, [r5], #4
 801ba12:	4798      	blx	r3
 801ba14:	3601      	adds	r6, #1
 801ba16:	e7f2      	b.n	801b9fe <__libc_init_array+0x1e>
 801ba18:	0801dc2c 	.word	0x0801dc2c
 801ba1c:	0801dc2c 	.word	0x0801dc2c
 801ba20:	0801dc2c 	.word	0x0801dc2c
 801ba24:	0801dc3c 	.word	0x0801dc3c

0801ba28 <__retarget_lock_init_recursive>:
 801ba28:	4770      	bx	lr

0801ba2a <__retarget_lock_acquire_recursive>:
 801ba2a:	4770      	bx	lr

0801ba2c <__retarget_lock_release_recursive>:
 801ba2c:	4770      	bx	lr

0801ba2e <strcpy>:
 801ba2e:	4603      	mov	r3, r0
 801ba30:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ba34:	f803 2b01 	strb.w	r2, [r3], #1
 801ba38:	2a00      	cmp	r2, #0
 801ba3a:	d1f9      	bne.n	801ba30 <strcpy+0x2>
 801ba3c:	4770      	bx	lr

0801ba3e <memcpy>:
 801ba3e:	440a      	add	r2, r1
 801ba40:	4291      	cmp	r1, r2
 801ba42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801ba46:	d100      	bne.n	801ba4a <memcpy+0xc>
 801ba48:	4770      	bx	lr
 801ba4a:	b510      	push	{r4, lr}
 801ba4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ba50:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ba54:	4291      	cmp	r1, r2
 801ba56:	d1f9      	bne.n	801ba4c <memcpy+0xe>
 801ba58:	bd10      	pop	{r4, pc}
	...

0801ba5c <__assert_func>:
 801ba5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ba5e:	4614      	mov	r4, r2
 801ba60:	461a      	mov	r2, r3
 801ba62:	4b09      	ldr	r3, [pc, #36]	; (801ba88 <__assert_func+0x2c>)
 801ba64:	681b      	ldr	r3, [r3, #0]
 801ba66:	4605      	mov	r5, r0
 801ba68:	68d8      	ldr	r0, [r3, #12]
 801ba6a:	b14c      	cbz	r4, 801ba80 <__assert_func+0x24>
 801ba6c:	4b07      	ldr	r3, [pc, #28]	; (801ba8c <__assert_func+0x30>)
 801ba6e:	9100      	str	r1, [sp, #0]
 801ba70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ba74:	4906      	ldr	r1, [pc, #24]	; (801ba90 <__assert_func+0x34>)
 801ba76:	462b      	mov	r3, r5
 801ba78:	f000 fd48 	bl	801c50c <fiprintf>
 801ba7c:	f000 fddc 	bl	801c638 <abort>
 801ba80:	4b04      	ldr	r3, [pc, #16]	; (801ba94 <__assert_func+0x38>)
 801ba82:	461c      	mov	r4, r3
 801ba84:	e7f3      	b.n	801ba6e <__assert_func+0x12>
 801ba86:	bf00      	nop
 801ba88:	200003dc 	.word	0x200003dc
 801ba8c:	0801dbb4 	.word	0x0801dbb4
 801ba90:	0801dbc1 	.word	0x0801dbc1
 801ba94:	0801dbef 	.word	0x0801dbef

0801ba98 <__env_lock>:
 801ba98:	4801      	ldr	r0, [pc, #4]	; (801baa0 <__env_lock+0x8>)
 801ba9a:	f7ff bfc6 	b.w	801ba2a <__retarget_lock_acquire_recursive>
 801ba9e:	bf00      	nop
 801baa0:	20011674 	.word	0x20011674

0801baa4 <__env_unlock>:
 801baa4:	4801      	ldr	r0, [pc, #4]	; (801baac <__env_unlock+0x8>)
 801baa6:	f7ff bfc1 	b.w	801ba2c <__retarget_lock_release_recursive>
 801baaa:	bf00      	nop
 801baac:	20011674 	.word	0x20011674

0801bab0 <_free_r>:
 801bab0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bab2:	2900      	cmp	r1, #0
 801bab4:	d044      	beq.n	801bb40 <_free_r+0x90>
 801bab6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801baba:	9001      	str	r0, [sp, #4]
 801babc:	2b00      	cmp	r3, #0
 801babe:	f1a1 0404 	sub.w	r4, r1, #4
 801bac2:	bfb8      	it	lt
 801bac4:	18e4      	addlt	r4, r4, r3
 801bac6:	f7ff fa1d 	bl	801af04 <__malloc_lock>
 801baca:	4a1e      	ldr	r2, [pc, #120]	; (801bb44 <_free_r+0x94>)
 801bacc:	9801      	ldr	r0, [sp, #4]
 801bace:	6813      	ldr	r3, [r2, #0]
 801bad0:	b933      	cbnz	r3, 801bae0 <_free_r+0x30>
 801bad2:	6063      	str	r3, [r4, #4]
 801bad4:	6014      	str	r4, [r2, #0]
 801bad6:	b003      	add	sp, #12
 801bad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801badc:	f7ff ba18 	b.w	801af10 <__malloc_unlock>
 801bae0:	42a3      	cmp	r3, r4
 801bae2:	d908      	bls.n	801baf6 <_free_r+0x46>
 801bae4:	6825      	ldr	r5, [r4, #0]
 801bae6:	1961      	adds	r1, r4, r5
 801bae8:	428b      	cmp	r3, r1
 801baea:	bf01      	itttt	eq
 801baec:	6819      	ldreq	r1, [r3, #0]
 801baee:	685b      	ldreq	r3, [r3, #4]
 801baf0:	1949      	addeq	r1, r1, r5
 801baf2:	6021      	streq	r1, [r4, #0]
 801baf4:	e7ed      	b.n	801bad2 <_free_r+0x22>
 801baf6:	461a      	mov	r2, r3
 801baf8:	685b      	ldr	r3, [r3, #4]
 801bafa:	b10b      	cbz	r3, 801bb00 <_free_r+0x50>
 801bafc:	42a3      	cmp	r3, r4
 801bafe:	d9fa      	bls.n	801baf6 <_free_r+0x46>
 801bb00:	6811      	ldr	r1, [r2, #0]
 801bb02:	1855      	adds	r5, r2, r1
 801bb04:	42a5      	cmp	r5, r4
 801bb06:	d10b      	bne.n	801bb20 <_free_r+0x70>
 801bb08:	6824      	ldr	r4, [r4, #0]
 801bb0a:	4421      	add	r1, r4
 801bb0c:	1854      	adds	r4, r2, r1
 801bb0e:	42a3      	cmp	r3, r4
 801bb10:	6011      	str	r1, [r2, #0]
 801bb12:	d1e0      	bne.n	801bad6 <_free_r+0x26>
 801bb14:	681c      	ldr	r4, [r3, #0]
 801bb16:	685b      	ldr	r3, [r3, #4]
 801bb18:	6053      	str	r3, [r2, #4]
 801bb1a:	440c      	add	r4, r1
 801bb1c:	6014      	str	r4, [r2, #0]
 801bb1e:	e7da      	b.n	801bad6 <_free_r+0x26>
 801bb20:	d902      	bls.n	801bb28 <_free_r+0x78>
 801bb22:	230c      	movs	r3, #12
 801bb24:	6003      	str	r3, [r0, #0]
 801bb26:	e7d6      	b.n	801bad6 <_free_r+0x26>
 801bb28:	6825      	ldr	r5, [r4, #0]
 801bb2a:	1961      	adds	r1, r4, r5
 801bb2c:	428b      	cmp	r3, r1
 801bb2e:	bf04      	itt	eq
 801bb30:	6819      	ldreq	r1, [r3, #0]
 801bb32:	685b      	ldreq	r3, [r3, #4]
 801bb34:	6063      	str	r3, [r4, #4]
 801bb36:	bf04      	itt	eq
 801bb38:	1949      	addeq	r1, r1, r5
 801bb3a:	6021      	streq	r1, [r4, #0]
 801bb3c:	6054      	str	r4, [r2, #4]
 801bb3e:	e7ca      	b.n	801bad6 <_free_r+0x26>
 801bb40:	b003      	add	sp, #12
 801bb42:	bd30      	pop	{r4, r5, pc}
 801bb44:	2001152c 	.word	0x2001152c

0801bb48 <_malloc_usable_size_r>:
 801bb48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bb4c:	1f18      	subs	r0, r3, #4
 801bb4e:	2b00      	cmp	r3, #0
 801bb50:	bfbc      	itt	lt
 801bb52:	580b      	ldrlt	r3, [r1, r0]
 801bb54:	18c0      	addlt	r0, r0, r3
 801bb56:	4770      	bx	lr

0801bb58 <__ssputs_r>:
 801bb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb5c:	688e      	ldr	r6, [r1, #8]
 801bb5e:	461f      	mov	r7, r3
 801bb60:	42be      	cmp	r6, r7
 801bb62:	680b      	ldr	r3, [r1, #0]
 801bb64:	4682      	mov	sl, r0
 801bb66:	460c      	mov	r4, r1
 801bb68:	4690      	mov	r8, r2
 801bb6a:	d82c      	bhi.n	801bbc6 <__ssputs_r+0x6e>
 801bb6c:	898a      	ldrh	r2, [r1, #12]
 801bb6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801bb72:	d026      	beq.n	801bbc2 <__ssputs_r+0x6a>
 801bb74:	6965      	ldr	r5, [r4, #20]
 801bb76:	6909      	ldr	r1, [r1, #16]
 801bb78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bb7c:	eba3 0901 	sub.w	r9, r3, r1
 801bb80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bb84:	1c7b      	adds	r3, r7, #1
 801bb86:	444b      	add	r3, r9
 801bb88:	106d      	asrs	r5, r5, #1
 801bb8a:	429d      	cmp	r5, r3
 801bb8c:	bf38      	it	cc
 801bb8e:	461d      	movcc	r5, r3
 801bb90:	0553      	lsls	r3, r2, #21
 801bb92:	d527      	bpl.n	801bbe4 <__ssputs_r+0x8c>
 801bb94:	4629      	mov	r1, r5
 801bb96:	f7ff f935 	bl	801ae04 <_malloc_r>
 801bb9a:	4606      	mov	r6, r0
 801bb9c:	b360      	cbz	r0, 801bbf8 <__ssputs_r+0xa0>
 801bb9e:	6921      	ldr	r1, [r4, #16]
 801bba0:	464a      	mov	r2, r9
 801bba2:	f7ff ff4c 	bl	801ba3e <memcpy>
 801bba6:	89a3      	ldrh	r3, [r4, #12]
 801bba8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bbac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bbb0:	81a3      	strh	r3, [r4, #12]
 801bbb2:	6126      	str	r6, [r4, #16]
 801bbb4:	6165      	str	r5, [r4, #20]
 801bbb6:	444e      	add	r6, r9
 801bbb8:	eba5 0509 	sub.w	r5, r5, r9
 801bbbc:	6026      	str	r6, [r4, #0]
 801bbbe:	60a5      	str	r5, [r4, #8]
 801bbc0:	463e      	mov	r6, r7
 801bbc2:	42be      	cmp	r6, r7
 801bbc4:	d900      	bls.n	801bbc8 <__ssputs_r+0x70>
 801bbc6:	463e      	mov	r6, r7
 801bbc8:	6820      	ldr	r0, [r4, #0]
 801bbca:	4632      	mov	r2, r6
 801bbcc:	4641      	mov	r1, r8
 801bbce:	f7ff fe53 	bl	801b878 <memmove>
 801bbd2:	68a3      	ldr	r3, [r4, #8]
 801bbd4:	1b9b      	subs	r3, r3, r6
 801bbd6:	60a3      	str	r3, [r4, #8]
 801bbd8:	6823      	ldr	r3, [r4, #0]
 801bbda:	4433      	add	r3, r6
 801bbdc:	6023      	str	r3, [r4, #0]
 801bbde:	2000      	movs	r0, #0
 801bbe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bbe4:	462a      	mov	r2, r5
 801bbe6:	f7ff fa0d 	bl	801b004 <_realloc_r>
 801bbea:	4606      	mov	r6, r0
 801bbec:	2800      	cmp	r0, #0
 801bbee:	d1e0      	bne.n	801bbb2 <__ssputs_r+0x5a>
 801bbf0:	6921      	ldr	r1, [r4, #16]
 801bbf2:	4650      	mov	r0, sl
 801bbf4:	f7ff ff5c 	bl	801bab0 <_free_r>
 801bbf8:	230c      	movs	r3, #12
 801bbfa:	f8ca 3000 	str.w	r3, [sl]
 801bbfe:	89a3      	ldrh	r3, [r4, #12]
 801bc00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bc04:	81a3      	strh	r3, [r4, #12]
 801bc06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bc0a:	e7e9      	b.n	801bbe0 <__ssputs_r+0x88>

0801bc0c <_svfiprintf_r>:
 801bc0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc10:	4698      	mov	r8, r3
 801bc12:	898b      	ldrh	r3, [r1, #12]
 801bc14:	061b      	lsls	r3, r3, #24
 801bc16:	b09d      	sub	sp, #116	; 0x74
 801bc18:	4607      	mov	r7, r0
 801bc1a:	460d      	mov	r5, r1
 801bc1c:	4614      	mov	r4, r2
 801bc1e:	d50e      	bpl.n	801bc3e <_svfiprintf_r+0x32>
 801bc20:	690b      	ldr	r3, [r1, #16]
 801bc22:	b963      	cbnz	r3, 801bc3e <_svfiprintf_r+0x32>
 801bc24:	2140      	movs	r1, #64	; 0x40
 801bc26:	f7ff f8ed 	bl	801ae04 <_malloc_r>
 801bc2a:	6028      	str	r0, [r5, #0]
 801bc2c:	6128      	str	r0, [r5, #16]
 801bc2e:	b920      	cbnz	r0, 801bc3a <_svfiprintf_r+0x2e>
 801bc30:	230c      	movs	r3, #12
 801bc32:	603b      	str	r3, [r7, #0]
 801bc34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bc38:	e0d0      	b.n	801bddc <_svfiprintf_r+0x1d0>
 801bc3a:	2340      	movs	r3, #64	; 0x40
 801bc3c:	616b      	str	r3, [r5, #20]
 801bc3e:	2300      	movs	r3, #0
 801bc40:	9309      	str	r3, [sp, #36]	; 0x24
 801bc42:	2320      	movs	r3, #32
 801bc44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bc48:	f8cd 800c 	str.w	r8, [sp, #12]
 801bc4c:	2330      	movs	r3, #48	; 0x30
 801bc4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801bdf4 <_svfiprintf_r+0x1e8>
 801bc52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bc56:	f04f 0901 	mov.w	r9, #1
 801bc5a:	4623      	mov	r3, r4
 801bc5c:	469a      	mov	sl, r3
 801bc5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bc62:	b10a      	cbz	r2, 801bc68 <_svfiprintf_r+0x5c>
 801bc64:	2a25      	cmp	r2, #37	; 0x25
 801bc66:	d1f9      	bne.n	801bc5c <_svfiprintf_r+0x50>
 801bc68:	ebba 0b04 	subs.w	fp, sl, r4
 801bc6c:	d00b      	beq.n	801bc86 <_svfiprintf_r+0x7a>
 801bc6e:	465b      	mov	r3, fp
 801bc70:	4622      	mov	r2, r4
 801bc72:	4629      	mov	r1, r5
 801bc74:	4638      	mov	r0, r7
 801bc76:	f7ff ff6f 	bl	801bb58 <__ssputs_r>
 801bc7a:	3001      	adds	r0, #1
 801bc7c:	f000 80a9 	beq.w	801bdd2 <_svfiprintf_r+0x1c6>
 801bc80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bc82:	445a      	add	r2, fp
 801bc84:	9209      	str	r2, [sp, #36]	; 0x24
 801bc86:	f89a 3000 	ldrb.w	r3, [sl]
 801bc8a:	2b00      	cmp	r3, #0
 801bc8c:	f000 80a1 	beq.w	801bdd2 <_svfiprintf_r+0x1c6>
 801bc90:	2300      	movs	r3, #0
 801bc92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bc96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bc9a:	f10a 0a01 	add.w	sl, sl, #1
 801bc9e:	9304      	str	r3, [sp, #16]
 801bca0:	9307      	str	r3, [sp, #28]
 801bca2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bca6:	931a      	str	r3, [sp, #104]	; 0x68
 801bca8:	4654      	mov	r4, sl
 801bcaa:	2205      	movs	r2, #5
 801bcac:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bcb0:	4850      	ldr	r0, [pc, #320]	; (801bdf4 <_svfiprintf_r+0x1e8>)
 801bcb2:	f7e4 fadd 	bl	8000270 <memchr>
 801bcb6:	9a04      	ldr	r2, [sp, #16]
 801bcb8:	b9d8      	cbnz	r0, 801bcf2 <_svfiprintf_r+0xe6>
 801bcba:	06d0      	lsls	r0, r2, #27
 801bcbc:	bf44      	itt	mi
 801bcbe:	2320      	movmi	r3, #32
 801bcc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bcc4:	0711      	lsls	r1, r2, #28
 801bcc6:	bf44      	itt	mi
 801bcc8:	232b      	movmi	r3, #43	; 0x2b
 801bcca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bcce:	f89a 3000 	ldrb.w	r3, [sl]
 801bcd2:	2b2a      	cmp	r3, #42	; 0x2a
 801bcd4:	d015      	beq.n	801bd02 <_svfiprintf_r+0xf6>
 801bcd6:	9a07      	ldr	r2, [sp, #28]
 801bcd8:	4654      	mov	r4, sl
 801bcda:	2000      	movs	r0, #0
 801bcdc:	f04f 0c0a 	mov.w	ip, #10
 801bce0:	4621      	mov	r1, r4
 801bce2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bce6:	3b30      	subs	r3, #48	; 0x30
 801bce8:	2b09      	cmp	r3, #9
 801bcea:	d94d      	bls.n	801bd88 <_svfiprintf_r+0x17c>
 801bcec:	b1b0      	cbz	r0, 801bd1c <_svfiprintf_r+0x110>
 801bcee:	9207      	str	r2, [sp, #28]
 801bcf0:	e014      	b.n	801bd1c <_svfiprintf_r+0x110>
 801bcf2:	eba0 0308 	sub.w	r3, r0, r8
 801bcf6:	fa09 f303 	lsl.w	r3, r9, r3
 801bcfa:	4313      	orrs	r3, r2
 801bcfc:	9304      	str	r3, [sp, #16]
 801bcfe:	46a2      	mov	sl, r4
 801bd00:	e7d2      	b.n	801bca8 <_svfiprintf_r+0x9c>
 801bd02:	9b03      	ldr	r3, [sp, #12]
 801bd04:	1d19      	adds	r1, r3, #4
 801bd06:	681b      	ldr	r3, [r3, #0]
 801bd08:	9103      	str	r1, [sp, #12]
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	bfbb      	ittet	lt
 801bd0e:	425b      	neglt	r3, r3
 801bd10:	f042 0202 	orrlt.w	r2, r2, #2
 801bd14:	9307      	strge	r3, [sp, #28]
 801bd16:	9307      	strlt	r3, [sp, #28]
 801bd18:	bfb8      	it	lt
 801bd1a:	9204      	strlt	r2, [sp, #16]
 801bd1c:	7823      	ldrb	r3, [r4, #0]
 801bd1e:	2b2e      	cmp	r3, #46	; 0x2e
 801bd20:	d10c      	bne.n	801bd3c <_svfiprintf_r+0x130>
 801bd22:	7863      	ldrb	r3, [r4, #1]
 801bd24:	2b2a      	cmp	r3, #42	; 0x2a
 801bd26:	d134      	bne.n	801bd92 <_svfiprintf_r+0x186>
 801bd28:	9b03      	ldr	r3, [sp, #12]
 801bd2a:	1d1a      	adds	r2, r3, #4
 801bd2c:	681b      	ldr	r3, [r3, #0]
 801bd2e:	9203      	str	r2, [sp, #12]
 801bd30:	2b00      	cmp	r3, #0
 801bd32:	bfb8      	it	lt
 801bd34:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801bd38:	3402      	adds	r4, #2
 801bd3a:	9305      	str	r3, [sp, #20]
 801bd3c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801be04 <_svfiprintf_r+0x1f8>
 801bd40:	7821      	ldrb	r1, [r4, #0]
 801bd42:	2203      	movs	r2, #3
 801bd44:	4650      	mov	r0, sl
 801bd46:	f7e4 fa93 	bl	8000270 <memchr>
 801bd4a:	b138      	cbz	r0, 801bd5c <_svfiprintf_r+0x150>
 801bd4c:	9b04      	ldr	r3, [sp, #16]
 801bd4e:	eba0 000a 	sub.w	r0, r0, sl
 801bd52:	2240      	movs	r2, #64	; 0x40
 801bd54:	4082      	lsls	r2, r0
 801bd56:	4313      	orrs	r3, r2
 801bd58:	3401      	adds	r4, #1
 801bd5a:	9304      	str	r3, [sp, #16]
 801bd5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bd60:	4825      	ldr	r0, [pc, #148]	; (801bdf8 <_svfiprintf_r+0x1ec>)
 801bd62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bd66:	2206      	movs	r2, #6
 801bd68:	f7e4 fa82 	bl	8000270 <memchr>
 801bd6c:	2800      	cmp	r0, #0
 801bd6e:	d038      	beq.n	801bde2 <_svfiprintf_r+0x1d6>
 801bd70:	4b22      	ldr	r3, [pc, #136]	; (801bdfc <_svfiprintf_r+0x1f0>)
 801bd72:	bb1b      	cbnz	r3, 801bdbc <_svfiprintf_r+0x1b0>
 801bd74:	9b03      	ldr	r3, [sp, #12]
 801bd76:	3307      	adds	r3, #7
 801bd78:	f023 0307 	bic.w	r3, r3, #7
 801bd7c:	3308      	adds	r3, #8
 801bd7e:	9303      	str	r3, [sp, #12]
 801bd80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd82:	4433      	add	r3, r6
 801bd84:	9309      	str	r3, [sp, #36]	; 0x24
 801bd86:	e768      	b.n	801bc5a <_svfiprintf_r+0x4e>
 801bd88:	fb0c 3202 	mla	r2, ip, r2, r3
 801bd8c:	460c      	mov	r4, r1
 801bd8e:	2001      	movs	r0, #1
 801bd90:	e7a6      	b.n	801bce0 <_svfiprintf_r+0xd4>
 801bd92:	2300      	movs	r3, #0
 801bd94:	3401      	adds	r4, #1
 801bd96:	9305      	str	r3, [sp, #20]
 801bd98:	4619      	mov	r1, r3
 801bd9a:	f04f 0c0a 	mov.w	ip, #10
 801bd9e:	4620      	mov	r0, r4
 801bda0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bda4:	3a30      	subs	r2, #48	; 0x30
 801bda6:	2a09      	cmp	r2, #9
 801bda8:	d903      	bls.n	801bdb2 <_svfiprintf_r+0x1a6>
 801bdaa:	2b00      	cmp	r3, #0
 801bdac:	d0c6      	beq.n	801bd3c <_svfiprintf_r+0x130>
 801bdae:	9105      	str	r1, [sp, #20]
 801bdb0:	e7c4      	b.n	801bd3c <_svfiprintf_r+0x130>
 801bdb2:	fb0c 2101 	mla	r1, ip, r1, r2
 801bdb6:	4604      	mov	r4, r0
 801bdb8:	2301      	movs	r3, #1
 801bdba:	e7f0      	b.n	801bd9e <_svfiprintf_r+0x192>
 801bdbc:	ab03      	add	r3, sp, #12
 801bdbe:	9300      	str	r3, [sp, #0]
 801bdc0:	462a      	mov	r2, r5
 801bdc2:	4b0f      	ldr	r3, [pc, #60]	; (801be00 <_svfiprintf_r+0x1f4>)
 801bdc4:	a904      	add	r1, sp, #16
 801bdc6:	4638      	mov	r0, r7
 801bdc8:	f3af 8000 	nop.w
 801bdcc:	1c42      	adds	r2, r0, #1
 801bdce:	4606      	mov	r6, r0
 801bdd0:	d1d6      	bne.n	801bd80 <_svfiprintf_r+0x174>
 801bdd2:	89ab      	ldrh	r3, [r5, #12]
 801bdd4:	065b      	lsls	r3, r3, #25
 801bdd6:	f53f af2d 	bmi.w	801bc34 <_svfiprintf_r+0x28>
 801bdda:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bddc:	b01d      	add	sp, #116	; 0x74
 801bdde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bde2:	ab03      	add	r3, sp, #12
 801bde4:	9300      	str	r3, [sp, #0]
 801bde6:	462a      	mov	r2, r5
 801bde8:	4b05      	ldr	r3, [pc, #20]	; (801be00 <_svfiprintf_r+0x1f4>)
 801bdea:	a904      	add	r1, sp, #16
 801bdec:	4638      	mov	r0, r7
 801bdee:	f000 f9bd 	bl	801c16c <_printf_i>
 801bdf2:	e7eb      	b.n	801bdcc <_svfiprintf_r+0x1c0>
 801bdf4:	0801dbf0 	.word	0x0801dbf0
 801bdf8:	0801dbfa 	.word	0x0801dbfa
 801bdfc:	00000000 	.word	0x00000000
 801be00:	0801bb59 	.word	0x0801bb59
 801be04:	0801dbf6 	.word	0x0801dbf6

0801be08 <__sfputc_r>:
 801be08:	6893      	ldr	r3, [r2, #8]
 801be0a:	3b01      	subs	r3, #1
 801be0c:	2b00      	cmp	r3, #0
 801be0e:	b410      	push	{r4}
 801be10:	6093      	str	r3, [r2, #8]
 801be12:	da08      	bge.n	801be26 <__sfputc_r+0x1e>
 801be14:	6994      	ldr	r4, [r2, #24]
 801be16:	42a3      	cmp	r3, r4
 801be18:	db01      	blt.n	801be1e <__sfputc_r+0x16>
 801be1a:	290a      	cmp	r1, #10
 801be1c:	d103      	bne.n	801be26 <__sfputc_r+0x1e>
 801be1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801be22:	f7ff bc83 	b.w	801b72c <__swbuf_r>
 801be26:	6813      	ldr	r3, [r2, #0]
 801be28:	1c58      	adds	r0, r3, #1
 801be2a:	6010      	str	r0, [r2, #0]
 801be2c:	7019      	strb	r1, [r3, #0]
 801be2e:	4608      	mov	r0, r1
 801be30:	f85d 4b04 	ldr.w	r4, [sp], #4
 801be34:	4770      	bx	lr

0801be36 <__sfputs_r>:
 801be36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be38:	4606      	mov	r6, r0
 801be3a:	460f      	mov	r7, r1
 801be3c:	4614      	mov	r4, r2
 801be3e:	18d5      	adds	r5, r2, r3
 801be40:	42ac      	cmp	r4, r5
 801be42:	d101      	bne.n	801be48 <__sfputs_r+0x12>
 801be44:	2000      	movs	r0, #0
 801be46:	e007      	b.n	801be58 <__sfputs_r+0x22>
 801be48:	f814 1b01 	ldrb.w	r1, [r4], #1
 801be4c:	463a      	mov	r2, r7
 801be4e:	4630      	mov	r0, r6
 801be50:	f7ff ffda 	bl	801be08 <__sfputc_r>
 801be54:	1c43      	adds	r3, r0, #1
 801be56:	d1f3      	bne.n	801be40 <__sfputs_r+0xa>
 801be58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801be5c <_vfiprintf_r>:
 801be5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be60:	460d      	mov	r5, r1
 801be62:	b09d      	sub	sp, #116	; 0x74
 801be64:	4614      	mov	r4, r2
 801be66:	4698      	mov	r8, r3
 801be68:	4606      	mov	r6, r0
 801be6a:	b118      	cbz	r0, 801be74 <_vfiprintf_r+0x18>
 801be6c:	6a03      	ldr	r3, [r0, #32]
 801be6e:	b90b      	cbnz	r3, 801be74 <_vfiprintf_r+0x18>
 801be70:	f7ff fa00 	bl	801b274 <__sinit>
 801be74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801be76:	07d9      	lsls	r1, r3, #31
 801be78:	d405      	bmi.n	801be86 <_vfiprintf_r+0x2a>
 801be7a:	89ab      	ldrh	r3, [r5, #12]
 801be7c:	059a      	lsls	r2, r3, #22
 801be7e:	d402      	bmi.n	801be86 <_vfiprintf_r+0x2a>
 801be80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801be82:	f7ff fdd2 	bl	801ba2a <__retarget_lock_acquire_recursive>
 801be86:	89ab      	ldrh	r3, [r5, #12]
 801be88:	071b      	lsls	r3, r3, #28
 801be8a:	d501      	bpl.n	801be90 <_vfiprintf_r+0x34>
 801be8c:	692b      	ldr	r3, [r5, #16]
 801be8e:	b99b      	cbnz	r3, 801beb8 <_vfiprintf_r+0x5c>
 801be90:	4629      	mov	r1, r5
 801be92:	4630      	mov	r0, r6
 801be94:	f7ff fc88 	bl	801b7a8 <__swsetup_r>
 801be98:	b170      	cbz	r0, 801beb8 <_vfiprintf_r+0x5c>
 801be9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801be9c:	07dc      	lsls	r4, r3, #31
 801be9e:	d504      	bpl.n	801beaa <_vfiprintf_r+0x4e>
 801bea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bea4:	b01d      	add	sp, #116	; 0x74
 801bea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801beaa:	89ab      	ldrh	r3, [r5, #12]
 801beac:	0598      	lsls	r0, r3, #22
 801beae:	d4f7      	bmi.n	801bea0 <_vfiprintf_r+0x44>
 801beb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801beb2:	f7ff fdbb 	bl	801ba2c <__retarget_lock_release_recursive>
 801beb6:	e7f3      	b.n	801bea0 <_vfiprintf_r+0x44>
 801beb8:	2300      	movs	r3, #0
 801beba:	9309      	str	r3, [sp, #36]	; 0x24
 801bebc:	2320      	movs	r3, #32
 801bebe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bec2:	f8cd 800c 	str.w	r8, [sp, #12]
 801bec6:	2330      	movs	r3, #48	; 0x30
 801bec8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801c07c <_vfiprintf_r+0x220>
 801becc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bed0:	f04f 0901 	mov.w	r9, #1
 801bed4:	4623      	mov	r3, r4
 801bed6:	469a      	mov	sl, r3
 801bed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bedc:	b10a      	cbz	r2, 801bee2 <_vfiprintf_r+0x86>
 801bede:	2a25      	cmp	r2, #37	; 0x25
 801bee0:	d1f9      	bne.n	801bed6 <_vfiprintf_r+0x7a>
 801bee2:	ebba 0b04 	subs.w	fp, sl, r4
 801bee6:	d00b      	beq.n	801bf00 <_vfiprintf_r+0xa4>
 801bee8:	465b      	mov	r3, fp
 801beea:	4622      	mov	r2, r4
 801beec:	4629      	mov	r1, r5
 801beee:	4630      	mov	r0, r6
 801bef0:	f7ff ffa1 	bl	801be36 <__sfputs_r>
 801bef4:	3001      	adds	r0, #1
 801bef6:	f000 80a9 	beq.w	801c04c <_vfiprintf_r+0x1f0>
 801befa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801befc:	445a      	add	r2, fp
 801befe:	9209      	str	r2, [sp, #36]	; 0x24
 801bf00:	f89a 3000 	ldrb.w	r3, [sl]
 801bf04:	2b00      	cmp	r3, #0
 801bf06:	f000 80a1 	beq.w	801c04c <_vfiprintf_r+0x1f0>
 801bf0a:	2300      	movs	r3, #0
 801bf0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bf10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bf14:	f10a 0a01 	add.w	sl, sl, #1
 801bf18:	9304      	str	r3, [sp, #16]
 801bf1a:	9307      	str	r3, [sp, #28]
 801bf1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bf20:	931a      	str	r3, [sp, #104]	; 0x68
 801bf22:	4654      	mov	r4, sl
 801bf24:	2205      	movs	r2, #5
 801bf26:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bf2a:	4854      	ldr	r0, [pc, #336]	; (801c07c <_vfiprintf_r+0x220>)
 801bf2c:	f7e4 f9a0 	bl	8000270 <memchr>
 801bf30:	9a04      	ldr	r2, [sp, #16]
 801bf32:	b9d8      	cbnz	r0, 801bf6c <_vfiprintf_r+0x110>
 801bf34:	06d1      	lsls	r1, r2, #27
 801bf36:	bf44      	itt	mi
 801bf38:	2320      	movmi	r3, #32
 801bf3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bf3e:	0713      	lsls	r3, r2, #28
 801bf40:	bf44      	itt	mi
 801bf42:	232b      	movmi	r3, #43	; 0x2b
 801bf44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bf48:	f89a 3000 	ldrb.w	r3, [sl]
 801bf4c:	2b2a      	cmp	r3, #42	; 0x2a
 801bf4e:	d015      	beq.n	801bf7c <_vfiprintf_r+0x120>
 801bf50:	9a07      	ldr	r2, [sp, #28]
 801bf52:	4654      	mov	r4, sl
 801bf54:	2000      	movs	r0, #0
 801bf56:	f04f 0c0a 	mov.w	ip, #10
 801bf5a:	4621      	mov	r1, r4
 801bf5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bf60:	3b30      	subs	r3, #48	; 0x30
 801bf62:	2b09      	cmp	r3, #9
 801bf64:	d94d      	bls.n	801c002 <_vfiprintf_r+0x1a6>
 801bf66:	b1b0      	cbz	r0, 801bf96 <_vfiprintf_r+0x13a>
 801bf68:	9207      	str	r2, [sp, #28]
 801bf6a:	e014      	b.n	801bf96 <_vfiprintf_r+0x13a>
 801bf6c:	eba0 0308 	sub.w	r3, r0, r8
 801bf70:	fa09 f303 	lsl.w	r3, r9, r3
 801bf74:	4313      	orrs	r3, r2
 801bf76:	9304      	str	r3, [sp, #16]
 801bf78:	46a2      	mov	sl, r4
 801bf7a:	e7d2      	b.n	801bf22 <_vfiprintf_r+0xc6>
 801bf7c:	9b03      	ldr	r3, [sp, #12]
 801bf7e:	1d19      	adds	r1, r3, #4
 801bf80:	681b      	ldr	r3, [r3, #0]
 801bf82:	9103      	str	r1, [sp, #12]
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	bfbb      	ittet	lt
 801bf88:	425b      	neglt	r3, r3
 801bf8a:	f042 0202 	orrlt.w	r2, r2, #2
 801bf8e:	9307      	strge	r3, [sp, #28]
 801bf90:	9307      	strlt	r3, [sp, #28]
 801bf92:	bfb8      	it	lt
 801bf94:	9204      	strlt	r2, [sp, #16]
 801bf96:	7823      	ldrb	r3, [r4, #0]
 801bf98:	2b2e      	cmp	r3, #46	; 0x2e
 801bf9a:	d10c      	bne.n	801bfb6 <_vfiprintf_r+0x15a>
 801bf9c:	7863      	ldrb	r3, [r4, #1]
 801bf9e:	2b2a      	cmp	r3, #42	; 0x2a
 801bfa0:	d134      	bne.n	801c00c <_vfiprintf_r+0x1b0>
 801bfa2:	9b03      	ldr	r3, [sp, #12]
 801bfa4:	1d1a      	adds	r2, r3, #4
 801bfa6:	681b      	ldr	r3, [r3, #0]
 801bfa8:	9203      	str	r2, [sp, #12]
 801bfaa:	2b00      	cmp	r3, #0
 801bfac:	bfb8      	it	lt
 801bfae:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801bfb2:	3402      	adds	r4, #2
 801bfb4:	9305      	str	r3, [sp, #20]
 801bfb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801c08c <_vfiprintf_r+0x230>
 801bfba:	7821      	ldrb	r1, [r4, #0]
 801bfbc:	2203      	movs	r2, #3
 801bfbe:	4650      	mov	r0, sl
 801bfc0:	f7e4 f956 	bl	8000270 <memchr>
 801bfc4:	b138      	cbz	r0, 801bfd6 <_vfiprintf_r+0x17a>
 801bfc6:	9b04      	ldr	r3, [sp, #16]
 801bfc8:	eba0 000a 	sub.w	r0, r0, sl
 801bfcc:	2240      	movs	r2, #64	; 0x40
 801bfce:	4082      	lsls	r2, r0
 801bfd0:	4313      	orrs	r3, r2
 801bfd2:	3401      	adds	r4, #1
 801bfd4:	9304      	str	r3, [sp, #16]
 801bfd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bfda:	4829      	ldr	r0, [pc, #164]	; (801c080 <_vfiprintf_r+0x224>)
 801bfdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bfe0:	2206      	movs	r2, #6
 801bfe2:	f7e4 f945 	bl	8000270 <memchr>
 801bfe6:	2800      	cmp	r0, #0
 801bfe8:	d03f      	beq.n	801c06a <_vfiprintf_r+0x20e>
 801bfea:	4b26      	ldr	r3, [pc, #152]	; (801c084 <_vfiprintf_r+0x228>)
 801bfec:	bb1b      	cbnz	r3, 801c036 <_vfiprintf_r+0x1da>
 801bfee:	9b03      	ldr	r3, [sp, #12]
 801bff0:	3307      	adds	r3, #7
 801bff2:	f023 0307 	bic.w	r3, r3, #7
 801bff6:	3308      	adds	r3, #8
 801bff8:	9303      	str	r3, [sp, #12]
 801bffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bffc:	443b      	add	r3, r7
 801bffe:	9309      	str	r3, [sp, #36]	; 0x24
 801c000:	e768      	b.n	801bed4 <_vfiprintf_r+0x78>
 801c002:	fb0c 3202 	mla	r2, ip, r2, r3
 801c006:	460c      	mov	r4, r1
 801c008:	2001      	movs	r0, #1
 801c00a:	e7a6      	b.n	801bf5a <_vfiprintf_r+0xfe>
 801c00c:	2300      	movs	r3, #0
 801c00e:	3401      	adds	r4, #1
 801c010:	9305      	str	r3, [sp, #20]
 801c012:	4619      	mov	r1, r3
 801c014:	f04f 0c0a 	mov.w	ip, #10
 801c018:	4620      	mov	r0, r4
 801c01a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c01e:	3a30      	subs	r2, #48	; 0x30
 801c020:	2a09      	cmp	r2, #9
 801c022:	d903      	bls.n	801c02c <_vfiprintf_r+0x1d0>
 801c024:	2b00      	cmp	r3, #0
 801c026:	d0c6      	beq.n	801bfb6 <_vfiprintf_r+0x15a>
 801c028:	9105      	str	r1, [sp, #20]
 801c02a:	e7c4      	b.n	801bfb6 <_vfiprintf_r+0x15a>
 801c02c:	fb0c 2101 	mla	r1, ip, r1, r2
 801c030:	4604      	mov	r4, r0
 801c032:	2301      	movs	r3, #1
 801c034:	e7f0      	b.n	801c018 <_vfiprintf_r+0x1bc>
 801c036:	ab03      	add	r3, sp, #12
 801c038:	9300      	str	r3, [sp, #0]
 801c03a:	462a      	mov	r2, r5
 801c03c:	4b12      	ldr	r3, [pc, #72]	; (801c088 <_vfiprintf_r+0x22c>)
 801c03e:	a904      	add	r1, sp, #16
 801c040:	4630      	mov	r0, r6
 801c042:	f3af 8000 	nop.w
 801c046:	4607      	mov	r7, r0
 801c048:	1c78      	adds	r0, r7, #1
 801c04a:	d1d6      	bne.n	801bffa <_vfiprintf_r+0x19e>
 801c04c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c04e:	07d9      	lsls	r1, r3, #31
 801c050:	d405      	bmi.n	801c05e <_vfiprintf_r+0x202>
 801c052:	89ab      	ldrh	r3, [r5, #12]
 801c054:	059a      	lsls	r2, r3, #22
 801c056:	d402      	bmi.n	801c05e <_vfiprintf_r+0x202>
 801c058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c05a:	f7ff fce7 	bl	801ba2c <__retarget_lock_release_recursive>
 801c05e:	89ab      	ldrh	r3, [r5, #12]
 801c060:	065b      	lsls	r3, r3, #25
 801c062:	f53f af1d 	bmi.w	801bea0 <_vfiprintf_r+0x44>
 801c066:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c068:	e71c      	b.n	801bea4 <_vfiprintf_r+0x48>
 801c06a:	ab03      	add	r3, sp, #12
 801c06c:	9300      	str	r3, [sp, #0]
 801c06e:	462a      	mov	r2, r5
 801c070:	4b05      	ldr	r3, [pc, #20]	; (801c088 <_vfiprintf_r+0x22c>)
 801c072:	a904      	add	r1, sp, #16
 801c074:	4630      	mov	r0, r6
 801c076:	f000 f879 	bl	801c16c <_printf_i>
 801c07a:	e7e4      	b.n	801c046 <_vfiprintf_r+0x1ea>
 801c07c:	0801dbf0 	.word	0x0801dbf0
 801c080:	0801dbfa 	.word	0x0801dbfa
 801c084:	00000000 	.word	0x00000000
 801c088:	0801be37 	.word	0x0801be37
 801c08c:	0801dbf6 	.word	0x0801dbf6

0801c090 <_printf_common>:
 801c090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c094:	4616      	mov	r6, r2
 801c096:	4699      	mov	r9, r3
 801c098:	688a      	ldr	r2, [r1, #8]
 801c09a:	690b      	ldr	r3, [r1, #16]
 801c09c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c0a0:	4293      	cmp	r3, r2
 801c0a2:	bfb8      	it	lt
 801c0a4:	4613      	movlt	r3, r2
 801c0a6:	6033      	str	r3, [r6, #0]
 801c0a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c0ac:	4607      	mov	r7, r0
 801c0ae:	460c      	mov	r4, r1
 801c0b0:	b10a      	cbz	r2, 801c0b6 <_printf_common+0x26>
 801c0b2:	3301      	adds	r3, #1
 801c0b4:	6033      	str	r3, [r6, #0]
 801c0b6:	6823      	ldr	r3, [r4, #0]
 801c0b8:	0699      	lsls	r1, r3, #26
 801c0ba:	bf42      	ittt	mi
 801c0bc:	6833      	ldrmi	r3, [r6, #0]
 801c0be:	3302      	addmi	r3, #2
 801c0c0:	6033      	strmi	r3, [r6, #0]
 801c0c2:	6825      	ldr	r5, [r4, #0]
 801c0c4:	f015 0506 	ands.w	r5, r5, #6
 801c0c8:	d106      	bne.n	801c0d8 <_printf_common+0x48>
 801c0ca:	f104 0a19 	add.w	sl, r4, #25
 801c0ce:	68e3      	ldr	r3, [r4, #12]
 801c0d0:	6832      	ldr	r2, [r6, #0]
 801c0d2:	1a9b      	subs	r3, r3, r2
 801c0d4:	42ab      	cmp	r3, r5
 801c0d6:	dc26      	bgt.n	801c126 <_printf_common+0x96>
 801c0d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c0dc:	1e13      	subs	r3, r2, #0
 801c0de:	6822      	ldr	r2, [r4, #0]
 801c0e0:	bf18      	it	ne
 801c0e2:	2301      	movne	r3, #1
 801c0e4:	0692      	lsls	r2, r2, #26
 801c0e6:	d42b      	bmi.n	801c140 <_printf_common+0xb0>
 801c0e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c0ec:	4649      	mov	r1, r9
 801c0ee:	4638      	mov	r0, r7
 801c0f0:	47c0      	blx	r8
 801c0f2:	3001      	adds	r0, #1
 801c0f4:	d01e      	beq.n	801c134 <_printf_common+0xa4>
 801c0f6:	6823      	ldr	r3, [r4, #0]
 801c0f8:	6922      	ldr	r2, [r4, #16]
 801c0fa:	f003 0306 	and.w	r3, r3, #6
 801c0fe:	2b04      	cmp	r3, #4
 801c100:	bf02      	ittt	eq
 801c102:	68e5      	ldreq	r5, [r4, #12]
 801c104:	6833      	ldreq	r3, [r6, #0]
 801c106:	1aed      	subeq	r5, r5, r3
 801c108:	68a3      	ldr	r3, [r4, #8]
 801c10a:	bf0c      	ite	eq
 801c10c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c110:	2500      	movne	r5, #0
 801c112:	4293      	cmp	r3, r2
 801c114:	bfc4      	itt	gt
 801c116:	1a9b      	subgt	r3, r3, r2
 801c118:	18ed      	addgt	r5, r5, r3
 801c11a:	2600      	movs	r6, #0
 801c11c:	341a      	adds	r4, #26
 801c11e:	42b5      	cmp	r5, r6
 801c120:	d11a      	bne.n	801c158 <_printf_common+0xc8>
 801c122:	2000      	movs	r0, #0
 801c124:	e008      	b.n	801c138 <_printf_common+0xa8>
 801c126:	2301      	movs	r3, #1
 801c128:	4652      	mov	r2, sl
 801c12a:	4649      	mov	r1, r9
 801c12c:	4638      	mov	r0, r7
 801c12e:	47c0      	blx	r8
 801c130:	3001      	adds	r0, #1
 801c132:	d103      	bne.n	801c13c <_printf_common+0xac>
 801c134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c13c:	3501      	adds	r5, #1
 801c13e:	e7c6      	b.n	801c0ce <_printf_common+0x3e>
 801c140:	18e1      	adds	r1, r4, r3
 801c142:	1c5a      	adds	r2, r3, #1
 801c144:	2030      	movs	r0, #48	; 0x30
 801c146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c14a:	4422      	add	r2, r4
 801c14c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c154:	3302      	adds	r3, #2
 801c156:	e7c7      	b.n	801c0e8 <_printf_common+0x58>
 801c158:	2301      	movs	r3, #1
 801c15a:	4622      	mov	r2, r4
 801c15c:	4649      	mov	r1, r9
 801c15e:	4638      	mov	r0, r7
 801c160:	47c0      	blx	r8
 801c162:	3001      	adds	r0, #1
 801c164:	d0e6      	beq.n	801c134 <_printf_common+0xa4>
 801c166:	3601      	adds	r6, #1
 801c168:	e7d9      	b.n	801c11e <_printf_common+0x8e>
	...

0801c16c <_printf_i>:
 801c16c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c170:	7e0f      	ldrb	r7, [r1, #24]
 801c172:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c174:	2f78      	cmp	r7, #120	; 0x78
 801c176:	4691      	mov	r9, r2
 801c178:	4680      	mov	r8, r0
 801c17a:	460c      	mov	r4, r1
 801c17c:	469a      	mov	sl, r3
 801c17e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801c182:	d807      	bhi.n	801c194 <_printf_i+0x28>
 801c184:	2f62      	cmp	r7, #98	; 0x62
 801c186:	d80a      	bhi.n	801c19e <_printf_i+0x32>
 801c188:	2f00      	cmp	r7, #0
 801c18a:	f000 80d4 	beq.w	801c336 <_printf_i+0x1ca>
 801c18e:	2f58      	cmp	r7, #88	; 0x58
 801c190:	f000 80c0 	beq.w	801c314 <_printf_i+0x1a8>
 801c194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c19c:	e03a      	b.n	801c214 <_printf_i+0xa8>
 801c19e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c1a2:	2b15      	cmp	r3, #21
 801c1a4:	d8f6      	bhi.n	801c194 <_printf_i+0x28>
 801c1a6:	a101      	add	r1, pc, #4	; (adr r1, 801c1ac <_printf_i+0x40>)
 801c1a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c1ac:	0801c205 	.word	0x0801c205
 801c1b0:	0801c219 	.word	0x0801c219
 801c1b4:	0801c195 	.word	0x0801c195
 801c1b8:	0801c195 	.word	0x0801c195
 801c1bc:	0801c195 	.word	0x0801c195
 801c1c0:	0801c195 	.word	0x0801c195
 801c1c4:	0801c219 	.word	0x0801c219
 801c1c8:	0801c195 	.word	0x0801c195
 801c1cc:	0801c195 	.word	0x0801c195
 801c1d0:	0801c195 	.word	0x0801c195
 801c1d4:	0801c195 	.word	0x0801c195
 801c1d8:	0801c31d 	.word	0x0801c31d
 801c1dc:	0801c245 	.word	0x0801c245
 801c1e0:	0801c2d7 	.word	0x0801c2d7
 801c1e4:	0801c195 	.word	0x0801c195
 801c1e8:	0801c195 	.word	0x0801c195
 801c1ec:	0801c33f 	.word	0x0801c33f
 801c1f0:	0801c195 	.word	0x0801c195
 801c1f4:	0801c245 	.word	0x0801c245
 801c1f8:	0801c195 	.word	0x0801c195
 801c1fc:	0801c195 	.word	0x0801c195
 801c200:	0801c2df 	.word	0x0801c2df
 801c204:	682b      	ldr	r3, [r5, #0]
 801c206:	1d1a      	adds	r2, r3, #4
 801c208:	681b      	ldr	r3, [r3, #0]
 801c20a:	602a      	str	r2, [r5, #0]
 801c20c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c214:	2301      	movs	r3, #1
 801c216:	e09f      	b.n	801c358 <_printf_i+0x1ec>
 801c218:	6820      	ldr	r0, [r4, #0]
 801c21a:	682b      	ldr	r3, [r5, #0]
 801c21c:	0607      	lsls	r7, r0, #24
 801c21e:	f103 0104 	add.w	r1, r3, #4
 801c222:	6029      	str	r1, [r5, #0]
 801c224:	d501      	bpl.n	801c22a <_printf_i+0xbe>
 801c226:	681e      	ldr	r6, [r3, #0]
 801c228:	e003      	b.n	801c232 <_printf_i+0xc6>
 801c22a:	0646      	lsls	r6, r0, #25
 801c22c:	d5fb      	bpl.n	801c226 <_printf_i+0xba>
 801c22e:	f9b3 6000 	ldrsh.w	r6, [r3]
 801c232:	2e00      	cmp	r6, #0
 801c234:	da03      	bge.n	801c23e <_printf_i+0xd2>
 801c236:	232d      	movs	r3, #45	; 0x2d
 801c238:	4276      	negs	r6, r6
 801c23a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c23e:	485a      	ldr	r0, [pc, #360]	; (801c3a8 <_printf_i+0x23c>)
 801c240:	230a      	movs	r3, #10
 801c242:	e012      	b.n	801c26a <_printf_i+0xfe>
 801c244:	682b      	ldr	r3, [r5, #0]
 801c246:	6820      	ldr	r0, [r4, #0]
 801c248:	1d19      	adds	r1, r3, #4
 801c24a:	6029      	str	r1, [r5, #0]
 801c24c:	0605      	lsls	r5, r0, #24
 801c24e:	d501      	bpl.n	801c254 <_printf_i+0xe8>
 801c250:	681e      	ldr	r6, [r3, #0]
 801c252:	e002      	b.n	801c25a <_printf_i+0xee>
 801c254:	0641      	lsls	r1, r0, #25
 801c256:	d5fb      	bpl.n	801c250 <_printf_i+0xe4>
 801c258:	881e      	ldrh	r6, [r3, #0]
 801c25a:	4853      	ldr	r0, [pc, #332]	; (801c3a8 <_printf_i+0x23c>)
 801c25c:	2f6f      	cmp	r7, #111	; 0x6f
 801c25e:	bf0c      	ite	eq
 801c260:	2308      	moveq	r3, #8
 801c262:	230a      	movne	r3, #10
 801c264:	2100      	movs	r1, #0
 801c266:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c26a:	6865      	ldr	r5, [r4, #4]
 801c26c:	60a5      	str	r5, [r4, #8]
 801c26e:	2d00      	cmp	r5, #0
 801c270:	bfa2      	ittt	ge
 801c272:	6821      	ldrge	r1, [r4, #0]
 801c274:	f021 0104 	bicge.w	r1, r1, #4
 801c278:	6021      	strge	r1, [r4, #0]
 801c27a:	b90e      	cbnz	r6, 801c280 <_printf_i+0x114>
 801c27c:	2d00      	cmp	r5, #0
 801c27e:	d04b      	beq.n	801c318 <_printf_i+0x1ac>
 801c280:	4615      	mov	r5, r2
 801c282:	fbb6 f1f3 	udiv	r1, r6, r3
 801c286:	fb03 6711 	mls	r7, r3, r1, r6
 801c28a:	5dc7      	ldrb	r7, [r0, r7]
 801c28c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801c290:	4637      	mov	r7, r6
 801c292:	42bb      	cmp	r3, r7
 801c294:	460e      	mov	r6, r1
 801c296:	d9f4      	bls.n	801c282 <_printf_i+0x116>
 801c298:	2b08      	cmp	r3, #8
 801c29a:	d10b      	bne.n	801c2b4 <_printf_i+0x148>
 801c29c:	6823      	ldr	r3, [r4, #0]
 801c29e:	07de      	lsls	r6, r3, #31
 801c2a0:	d508      	bpl.n	801c2b4 <_printf_i+0x148>
 801c2a2:	6923      	ldr	r3, [r4, #16]
 801c2a4:	6861      	ldr	r1, [r4, #4]
 801c2a6:	4299      	cmp	r1, r3
 801c2a8:	bfde      	ittt	le
 801c2aa:	2330      	movle	r3, #48	; 0x30
 801c2ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 801c2b0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801c2b4:	1b52      	subs	r2, r2, r5
 801c2b6:	6122      	str	r2, [r4, #16]
 801c2b8:	f8cd a000 	str.w	sl, [sp]
 801c2bc:	464b      	mov	r3, r9
 801c2be:	aa03      	add	r2, sp, #12
 801c2c0:	4621      	mov	r1, r4
 801c2c2:	4640      	mov	r0, r8
 801c2c4:	f7ff fee4 	bl	801c090 <_printf_common>
 801c2c8:	3001      	adds	r0, #1
 801c2ca:	d14a      	bne.n	801c362 <_printf_i+0x1f6>
 801c2cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c2d0:	b004      	add	sp, #16
 801c2d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c2d6:	6823      	ldr	r3, [r4, #0]
 801c2d8:	f043 0320 	orr.w	r3, r3, #32
 801c2dc:	6023      	str	r3, [r4, #0]
 801c2de:	4833      	ldr	r0, [pc, #204]	; (801c3ac <_printf_i+0x240>)
 801c2e0:	2778      	movs	r7, #120	; 0x78
 801c2e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801c2e6:	6823      	ldr	r3, [r4, #0]
 801c2e8:	6829      	ldr	r1, [r5, #0]
 801c2ea:	061f      	lsls	r7, r3, #24
 801c2ec:	f851 6b04 	ldr.w	r6, [r1], #4
 801c2f0:	d402      	bmi.n	801c2f8 <_printf_i+0x18c>
 801c2f2:	065f      	lsls	r7, r3, #25
 801c2f4:	bf48      	it	mi
 801c2f6:	b2b6      	uxthmi	r6, r6
 801c2f8:	07df      	lsls	r7, r3, #31
 801c2fa:	bf48      	it	mi
 801c2fc:	f043 0320 	orrmi.w	r3, r3, #32
 801c300:	6029      	str	r1, [r5, #0]
 801c302:	bf48      	it	mi
 801c304:	6023      	strmi	r3, [r4, #0]
 801c306:	b91e      	cbnz	r6, 801c310 <_printf_i+0x1a4>
 801c308:	6823      	ldr	r3, [r4, #0]
 801c30a:	f023 0320 	bic.w	r3, r3, #32
 801c30e:	6023      	str	r3, [r4, #0]
 801c310:	2310      	movs	r3, #16
 801c312:	e7a7      	b.n	801c264 <_printf_i+0xf8>
 801c314:	4824      	ldr	r0, [pc, #144]	; (801c3a8 <_printf_i+0x23c>)
 801c316:	e7e4      	b.n	801c2e2 <_printf_i+0x176>
 801c318:	4615      	mov	r5, r2
 801c31a:	e7bd      	b.n	801c298 <_printf_i+0x12c>
 801c31c:	682b      	ldr	r3, [r5, #0]
 801c31e:	6826      	ldr	r6, [r4, #0]
 801c320:	6961      	ldr	r1, [r4, #20]
 801c322:	1d18      	adds	r0, r3, #4
 801c324:	6028      	str	r0, [r5, #0]
 801c326:	0635      	lsls	r5, r6, #24
 801c328:	681b      	ldr	r3, [r3, #0]
 801c32a:	d501      	bpl.n	801c330 <_printf_i+0x1c4>
 801c32c:	6019      	str	r1, [r3, #0]
 801c32e:	e002      	b.n	801c336 <_printf_i+0x1ca>
 801c330:	0670      	lsls	r0, r6, #25
 801c332:	d5fb      	bpl.n	801c32c <_printf_i+0x1c0>
 801c334:	8019      	strh	r1, [r3, #0]
 801c336:	2300      	movs	r3, #0
 801c338:	6123      	str	r3, [r4, #16]
 801c33a:	4615      	mov	r5, r2
 801c33c:	e7bc      	b.n	801c2b8 <_printf_i+0x14c>
 801c33e:	682b      	ldr	r3, [r5, #0]
 801c340:	1d1a      	adds	r2, r3, #4
 801c342:	602a      	str	r2, [r5, #0]
 801c344:	681d      	ldr	r5, [r3, #0]
 801c346:	6862      	ldr	r2, [r4, #4]
 801c348:	2100      	movs	r1, #0
 801c34a:	4628      	mov	r0, r5
 801c34c:	f7e3 ff90 	bl	8000270 <memchr>
 801c350:	b108      	cbz	r0, 801c356 <_printf_i+0x1ea>
 801c352:	1b40      	subs	r0, r0, r5
 801c354:	6060      	str	r0, [r4, #4]
 801c356:	6863      	ldr	r3, [r4, #4]
 801c358:	6123      	str	r3, [r4, #16]
 801c35a:	2300      	movs	r3, #0
 801c35c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c360:	e7aa      	b.n	801c2b8 <_printf_i+0x14c>
 801c362:	6923      	ldr	r3, [r4, #16]
 801c364:	462a      	mov	r2, r5
 801c366:	4649      	mov	r1, r9
 801c368:	4640      	mov	r0, r8
 801c36a:	47d0      	blx	sl
 801c36c:	3001      	adds	r0, #1
 801c36e:	d0ad      	beq.n	801c2cc <_printf_i+0x160>
 801c370:	6823      	ldr	r3, [r4, #0]
 801c372:	079b      	lsls	r3, r3, #30
 801c374:	d413      	bmi.n	801c39e <_printf_i+0x232>
 801c376:	68e0      	ldr	r0, [r4, #12]
 801c378:	9b03      	ldr	r3, [sp, #12]
 801c37a:	4298      	cmp	r0, r3
 801c37c:	bfb8      	it	lt
 801c37e:	4618      	movlt	r0, r3
 801c380:	e7a6      	b.n	801c2d0 <_printf_i+0x164>
 801c382:	2301      	movs	r3, #1
 801c384:	4632      	mov	r2, r6
 801c386:	4649      	mov	r1, r9
 801c388:	4640      	mov	r0, r8
 801c38a:	47d0      	blx	sl
 801c38c:	3001      	adds	r0, #1
 801c38e:	d09d      	beq.n	801c2cc <_printf_i+0x160>
 801c390:	3501      	adds	r5, #1
 801c392:	68e3      	ldr	r3, [r4, #12]
 801c394:	9903      	ldr	r1, [sp, #12]
 801c396:	1a5b      	subs	r3, r3, r1
 801c398:	42ab      	cmp	r3, r5
 801c39a:	dcf2      	bgt.n	801c382 <_printf_i+0x216>
 801c39c:	e7eb      	b.n	801c376 <_printf_i+0x20a>
 801c39e:	2500      	movs	r5, #0
 801c3a0:	f104 0619 	add.w	r6, r4, #25
 801c3a4:	e7f5      	b.n	801c392 <_printf_i+0x226>
 801c3a6:	bf00      	nop
 801c3a8:	0801dc01 	.word	0x0801dc01
 801c3ac:	0801dc12 	.word	0x0801dc12

0801c3b0 <__sflush_r>:
 801c3b0:	898a      	ldrh	r2, [r1, #12]
 801c3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3b6:	4605      	mov	r5, r0
 801c3b8:	0710      	lsls	r0, r2, #28
 801c3ba:	460c      	mov	r4, r1
 801c3bc:	d458      	bmi.n	801c470 <__sflush_r+0xc0>
 801c3be:	684b      	ldr	r3, [r1, #4]
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	dc05      	bgt.n	801c3d0 <__sflush_r+0x20>
 801c3c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801c3c6:	2b00      	cmp	r3, #0
 801c3c8:	dc02      	bgt.n	801c3d0 <__sflush_r+0x20>
 801c3ca:	2000      	movs	r0, #0
 801c3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c3d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c3d2:	2e00      	cmp	r6, #0
 801c3d4:	d0f9      	beq.n	801c3ca <__sflush_r+0x1a>
 801c3d6:	2300      	movs	r3, #0
 801c3d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801c3dc:	682f      	ldr	r7, [r5, #0]
 801c3de:	6a21      	ldr	r1, [r4, #32]
 801c3e0:	602b      	str	r3, [r5, #0]
 801c3e2:	d032      	beq.n	801c44a <__sflush_r+0x9a>
 801c3e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801c3e6:	89a3      	ldrh	r3, [r4, #12]
 801c3e8:	075a      	lsls	r2, r3, #29
 801c3ea:	d505      	bpl.n	801c3f8 <__sflush_r+0x48>
 801c3ec:	6863      	ldr	r3, [r4, #4]
 801c3ee:	1ac0      	subs	r0, r0, r3
 801c3f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c3f2:	b10b      	cbz	r3, 801c3f8 <__sflush_r+0x48>
 801c3f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c3f6:	1ac0      	subs	r0, r0, r3
 801c3f8:	2300      	movs	r3, #0
 801c3fa:	4602      	mov	r2, r0
 801c3fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c3fe:	6a21      	ldr	r1, [r4, #32]
 801c400:	4628      	mov	r0, r5
 801c402:	47b0      	blx	r6
 801c404:	1c43      	adds	r3, r0, #1
 801c406:	89a3      	ldrh	r3, [r4, #12]
 801c408:	d106      	bne.n	801c418 <__sflush_r+0x68>
 801c40a:	6829      	ldr	r1, [r5, #0]
 801c40c:	291d      	cmp	r1, #29
 801c40e:	d82b      	bhi.n	801c468 <__sflush_r+0xb8>
 801c410:	4a29      	ldr	r2, [pc, #164]	; (801c4b8 <__sflush_r+0x108>)
 801c412:	410a      	asrs	r2, r1
 801c414:	07d6      	lsls	r6, r2, #31
 801c416:	d427      	bmi.n	801c468 <__sflush_r+0xb8>
 801c418:	2200      	movs	r2, #0
 801c41a:	6062      	str	r2, [r4, #4]
 801c41c:	04d9      	lsls	r1, r3, #19
 801c41e:	6922      	ldr	r2, [r4, #16]
 801c420:	6022      	str	r2, [r4, #0]
 801c422:	d504      	bpl.n	801c42e <__sflush_r+0x7e>
 801c424:	1c42      	adds	r2, r0, #1
 801c426:	d101      	bne.n	801c42c <__sflush_r+0x7c>
 801c428:	682b      	ldr	r3, [r5, #0]
 801c42a:	b903      	cbnz	r3, 801c42e <__sflush_r+0x7e>
 801c42c:	6560      	str	r0, [r4, #84]	; 0x54
 801c42e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c430:	602f      	str	r7, [r5, #0]
 801c432:	2900      	cmp	r1, #0
 801c434:	d0c9      	beq.n	801c3ca <__sflush_r+0x1a>
 801c436:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c43a:	4299      	cmp	r1, r3
 801c43c:	d002      	beq.n	801c444 <__sflush_r+0x94>
 801c43e:	4628      	mov	r0, r5
 801c440:	f7ff fb36 	bl	801bab0 <_free_r>
 801c444:	2000      	movs	r0, #0
 801c446:	6360      	str	r0, [r4, #52]	; 0x34
 801c448:	e7c0      	b.n	801c3cc <__sflush_r+0x1c>
 801c44a:	2301      	movs	r3, #1
 801c44c:	4628      	mov	r0, r5
 801c44e:	47b0      	blx	r6
 801c450:	1c41      	adds	r1, r0, #1
 801c452:	d1c8      	bne.n	801c3e6 <__sflush_r+0x36>
 801c454:	682b      	ldr	r3, [r5, #0]
 801c456:	2b00      	cmp	r3, #0
 801c458:	d0c5      	beq.n	801c3e6 <__sflush_r+0x36>
 801c45a:	2b1d      	cmp	r3, #29
 801c45c:	d001      	beq.n	801c462 <__sflush_r+0xb2>
 801c45e:	2b16      	cmp	r3, #22
 801c460:	d101      	bne.n	801c466 <__sflush_r+0xb6>
 801c462:	602f      	str	r7, [r5, #0]
 801c464:	e7b1      	b.n	801c3ca <__sflush_r+0x1a>
 801c466:	89a3      	ldrh	r3, [r4, #12]
 801c468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c46c:	81a3      	strh	r3, [r4, #12]
 801c46e:	e7ad      	b.n	801c3cc <__sflush_r+0x1c>
 801c470:	690f      	ldr	r7, [r1, #16]
 801c472:	2f00      	cmp	r7, #0
 801c474:	d0a9      	beq.n	801c3ca <__sflush_r+0x1a>
 801c476:	0793      	lsls	r3, r2, #30
 801c478:	680e      	ldr	r6, [r1, #0]
 801c47a:	bf08      	it	eq
 801c47c:	694b      	ldreq	r3, [r1, #20]
 801c47e:	600f      	str	r7, [r1, #0]
 801c480:	bf18      	it	ne
 801c482:	2300      	movne	r3, #0
 801c484:	eba6 0807 	sub.w	r8, r6, r7
 801c488:	608b      	str	r3, [r1, #8]
 801c48a:	f1b8 0f00 	cmp.w	r8, #0
 801c48e:	dd9c      	ble.n	801c3ca <__sflush_r+0x1a>
 801c490:	6a21      	ldr	r1, [r4, #32]
 801c492:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801c494:	4643      	mov	r3, r8
 801c496:	463a      	mov	r2, r7
 801c498:	4628      	mov	r0, r5
 801c49a:	47b0      	blx	r6
 801c49c:	2800      	cmp	r0, #0
 801c49e:	dc06      	bgt.n	801c4ae <__sflush_r+0xfe>
 801c4a0:	89a3      	ldrh	r3, [r4, #12]
 801c4a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c4a6:	81a3      	strh	r3, [r4, #12]
 801c4a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c4ac:	e78e      	b.n	801c3cc <__sflush_r+0x1c>
 801c4ae:	4407      	add	r7, r0
 801c4b0:	eba8 0800 	sub.w	r8, r8, r0
 801c4b4:	e7e9      	b.n	801c48a <__sflush_r+0xda>
 801c4b6:	bf00      	nop
 801c4b8:	dfbffffe 	.word	0xdfbffffe

0801c4bc <_fflush_r>:
 801c4bc:	b538      	push	{r3, r4, r5, lr}
 801c4be:	690b      	ldr	r3, [r1, #16]
 801c4c0:	4605      	mov	r5, r0
 801c4c2:	460c      	mov	r4, r1
 801c4c4:	b913      	cbnz	r3, 801c4cc <_fflush_r+0x10>
 801c4c6:	2500      	movs	r5, #0
 801c4c8:	4628      	mov	r0, r5
 801c4ca:	bd38      	pop	{r3, r4, r5, pc}
 801c4cc:	b118      	cbz	r0, 801c4d6 <_fflush_r+0x1a>
 801c4ce:	6a03      	ldr	r3, [r0, #32]
 801c4d0:	b90b      	cbnz	r3, 801c4d6 <_fflush_r+0x1a>
 801c4d2:	f7fe fecf 	bl	801b274 <__sinit>
 801c4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c4da:	2b00      	cmp	r3, #0
 801c4dc:	d0f3      	beq.n	801c4c6 <_fflush_r+0xa>
 801c4de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c4e0:	07d0      	lsls	r0, r2, #31
 801c4e2:	d404      	bmi.n	801c4ee <_fflush_r+0x32>
 801c4e4:	0599      	lsls	r1, r3, #22
 801c4e6:	d402      	bmi.n	801c4ee <_fflush_r+0x32>
 801c4e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c4ea:	f7ff fa9e 	bl	801ba2a <__retarget_lock_acquire_recursive>
 801c4ee:	4628      	mov	r0, r5
 801c4f0:	4621      	mov	r1, r4
 801c4f2:	f7ff ff5d 	bl	801c3b0 <__sflush_r>
 801c4f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c4f8:	07da      	lsls	r2, r3, #31
 801c4fa:	4605      	mov	r5, r0
 801c4fc:	d4e4      	bmi.n	801c4c8 <_fflush_r+0xc>
 801c4fe:	89a3      	ldrh	r3, [r4, #12]
 801c500:	059b      	lsls	r3, r3, #22
 801c502:	d4e1      	bmi.n	801c4c8 <_fflush_r+0xc>
 801c504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c506:	f7ff fa91 	bl	801ba2c <__retarget_lock_release_recursive>
 801c50a:	e7dd      	b.n	801c4c8 <_fflush_r+0xc>

0801c50c <fiprintf>:
 801c50c:	b40e      	push	{r1, r2, r3}
 801c50e:	b503      	push	{r0, r1, lr}
 801c510:	4601      	mov	r1, r0
 801c512:	ab03      	add	r3, sp, #12
 801c514:	4805      	ldr	r0, [pc, #20]	; (801c52c <fiprintf+0x20>)
 801c516:	f853 2b04 	ldr.w	r2, [r3], #4
 801c51a:	6800      	ldr	r0, [r0, #0]
 801c51c:	9301      	str	r3, [sp, #4]
 801c51e:	f7ff fc9d 	bl	801be5c <_vfiprintf_r>
 801c522:	b002      	add	sp, #8
 801c524:	f85d eb04 	ldr.w	lr, [sp], #4
 801c528:	b003      	add	sp, #12
 801c52a:	4770      	bx	lr
 801c52c:	200003dc 	.word	0x200003dc

0801c530 <__swhatbuf_r>:
 801c530:	b570      	push	{r4, r5, r6, lr}
 801c532:	460c      	mov	r4, r1
 801c534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c538:	2900      	cmp	r1, #0
 801c53a:	b096      	sub	sp, #88	; 0x58
 801c53c:	4615      	mov	r5, r2
 801c53e:	461e      	mov	r6, r3
 801c540:	da0d      	bge.n	801c55e <__swhatbuf_r+0x2e>
 801c542:	89a3      	ldrh	r3, [r4, #12]
 801c544:	f013 0f80 	tst.w	r3, #128	; 0x80
 801c548:	f04f 0100 	mov.w	r1, #0
 801c54c:	bf0c      	ite	eq
 801c54e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801c552:	2340      	movne	r3, #64	; 0x40
 801c554:	2000      	movs	r0, #0
 801c556:	6031      	str	r1, [r6, #0]
 801c558:	602b      	str	r3, [r5, #0]
 801c55a:	b016      	add	sp, #88	; 0x58
 801c55c:	bd70      	pop	{r4, r5, r6, pc}
 801c55e:	466a      	mov	r2, sp
 801c560:	f000 f848 	bl	801c5f4 <_fstat_r>
 801c564:	2800      	cmp	r0, #0
 801c566:	dbec      	blt.n	801c542 <__swhatbuf_r+0x12>
 801c568:	9901      	ldr	r1, [sp, #4]
 801c56a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801c56e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801c572:	4259      	negs	r1, r3
 801c574:	4159      	adcs	r1, r3
 801c576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c57a:	e7eb      	b.n	801c554 <__swhatbuf_r+0x24>

0801c57c <__smakebuf_r>:
 801c57c:	898b      	ldrh	r3, [r1, #12]
 801c57e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c580:	079d      	lsls	r5, r3, #30
 801c582:	4606      	mov	r6, r0
 801c584:	460c      	mov	r4, r1
 801c586:	d507      	bpl.n	801c598 <__smakebuf_r+0x1c>
 801c588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c58c:	6023      	str	r3, [r4, #0]
 801c58e:	6123      	str	r3, [r4, #16]
 801c590:	2301      	movs	r3, #1
 801c592:	6163      	str	r3, [r4, #20]
 801c594:	b002      	add	sp, #8
 801c596:	bd70      	pop	{r4, r5, r6, pc}
 801c598:	ab01      	add	r3, sp, #4
 801c59a:	466a      	mov	r2, sp
 801c59c:	f7ff ffc8 	bl	801c530 <__swhatbuf_r>
 801c5a0:	9900      	ldr	r1, [sp, #0]
 801c5a2:	4605      	mov	r5, r0
 801c5a4:	4630      	mov	r0, r6
 801c5a6:	f7fe fc2d 	bl	801ae04 <_malloc_r>
 801c5aa:	b948      	cbnz	r0, 801c5c0 <__smakebuf_r+0x44>
 801c5ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c5b0:	059a      	lsls	r2, r3, #22
 801c5b2:	d4ef      	bmi.n	801c594 <__smakebuf_r+0x18>
 801c5b4:	f023 0303 	bic.w	r3, r3, #3
 801c5b8:	f043 0302 	orr.w	r3, r3, #2
 801c5bc:	81a3      	strh	r3, [r4, #12]
 801c5be:	e7e3      	b.n	801c588 <__smakebuf_r+0xc>
 801c5c0:	89a3      	ldrh	r3, [r4, #12]
 801c5c2:	6020      	str	r0, [r4, #0]
 801c5c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c5c8:	81a3      	strh	r3, [r4, #12]
 801c5ca:	9b00      	ldr	r3, [sp, #0]
 801c5cc:	6163      	str	r3, [r4, #20]
 801c5ce:	9b01      	ldr	r3, [sp, #4]
 801c5d0:	6120      	str	r0, [r4, #16]
 801c5d2:	b15b      	cbz	r3, 801c5ec <__smakebuf_r+0x70>
 801c5d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c5d8:	4630      	mov	r0, r6
 801c5da:	f000 f81d 	bl	801c618 <_isatty_r>
 801c5de:	b128      	cbz	r0, 801c5ec <__smakebuf_r+0x70>
 801c5e0:	89a3      	ldrh	r3, [r4, #12]
 801c5e2:	f023 0303 	bic.w	r3, r3, #3
 801c5e6:	f043 0301 	orr.w	r3, r3, #1
 801c5ea:	81a3      	strh	r3, [r4, #12]
 801c5ec:	89a3      	ldrh	r3, [r4, #12]
 801c5ee:	431d      	orrs	r5, r3
 801c5f0:	81a5      	strh	r5, [r4, #12]
 801c5f2:	e7cf      	b.n	801c594 <__smakebuf_r+0x18>

0801c5f4 <_fstat_r>:
 801c5f4:	b538      	push	{r3, r4, r5, lr}
 801c5f6:	4d07      	ldr	r5, [pc, #28]	; (801c614 <_fstat_r+0x20>)
 801c5f8:	2300      	movs	r3, #0
 801c5fa:	4604      	mov	r4, r0
 801c5fc:	4608      	mov	r0, r1
 801c5fe:	4611      	mov	r1, r2
 801c600:	602b      	str	r3, [r5, #0]
 801c602:	f7e5 fa8e 	bl	8001b22 <_fstat>
 801c606:	1c43      	adds	r3, r0, #1
 801c608:	d102      	bne.n	801c610 <_fstat_r+0x1c>
 801c60a:	682b      	ldr	r3, [r5, #0]
 801c60c:	b103      	cbz	r3, 801c610 <_fstat_r+0x1c>
 801c60e:	6023      	str	r3, [r4, #0]
 801c610:	bd38      	pop	{r3, r4, r5, pc}
 801c612:	bf00      	nop
 801c614:	20011670 	.word	0x20011670

0801c618 <_isatty_r>:
 801c618:	b538      	push	{r3, r4, r5, lr}
 801c61a:	4d06      	ldr	r5, [pc, #24]	; (801c634 <_isatty_r+0x1c>)
 801c61c:	2300      	movs	r3, #0
 801c61e:	4604      	mov	r4, r0
 801c620:	4608      	mov	r0, r1
 801c622:	602b      	str	r3, [r5, #0]
 801c624:	f7e5 fa8d 	bl	8001b42 <_isatty>
 801c628:	1c43      	adds	r3, r0, #1
 801c62a:	d102      	bne.n	801c632 <_isatty_r+0x1a>
 801c62c:	682b      	ldr	r3, [r5, #0]
 801c62e:	b103      	cbz	r3, 801c632 <_isatty_r+0x1a>
 801c630:	6023      	str	r3, [r4, #0]
 801c632:	bd38      	pop	{r3, r4, r5, pc}
 801c634:	20011670 	.word	0x20011670

0801c638 <abort>:
 801c638:	b508      	push	{r3, lr}
 801c63a:	2006      	movs	r0, #6
 801c63c:	f000 f82c 	bl	801c698 <raise>
 801c640:	2001      	movs	r0, #1
 801c642:	f7e5 fa1f 	bl	8001a84 <_exit>

0801c646 <_raise_r>:
 801c646:	291f      	cmp	r1, #31
 801c648:	b538      	push	{r3, r4, r5, lr}
 801c64a:	4604      	mov	r4, r0
 801c64c:	460d      	mov	r5, r1
 801c64e:	d904      	bls.n	801c65a <_raise_r+0x14>
 801c650:	2316      	movs	r3, #22
 801c652:	6003      	str	r3, [r0, #0]
 801c654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c658:	bd38      	pop	{r3, r4, r5, pc}
 801c65a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801c65c:	b112      	cbz	r2, 801c664 <_raise_r+0x1e>
 801c65e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c662:	b94b      	cbnz	r3, 801c678 <_raise_r+0x32>
 801c664:	4620      	mov	r0, r4
 801c666:	f000 f831 	bl	801c6cc <_getpid_r>
 801c66a:	462a      	mov	r2, r5
 801c66c:	4601      	mov	r1, r0
 801c66e:	4620      	mov	r0, r4
 801c670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c674:	f000 b818 	b.w	801c6a8 <_kill_r>
 801c678:	2b01      	cmp	r3, #1
 801c67a:	d00a      	beq.n	801c692 <_raise_r+0x4c>
 801c67c:	1c59      	adds	r1, r3, #1
 801c67e:	d103      	bne.n	801c688 <_raise_r+0x42>
 801c680:	2316      	movs	r3, #22
 801c682:	6003      	str	r3, [r0, #0]
 801c684:	2001      	movs	r0, #1
 801c686:	e7e7      	b.n	801c658 <_raise_r+0x12>
 801c688:	2400      	movs	r4, #0
 801c68a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c68e:	4628      	mov	r0, r5
 801c690:	4798      	blx	r3
 801c692:	2000      	movs	r0, #0
 801c694:	e7e0      	b.n	801c658 <_raise_r+0x12>
	...

0801c698 <raise>:
 801c698:	4b02      	ldr	r3, [pc, #8]	; (801c6a4 <raise+0xc>)
 801c69a:	4601      	mov	r1, r0
 801c69c:	6818      	ldr	r0, [r3, #0]
 801c69e:	f7ff bfd2 	b.w	801c646 <_raise_r>
 801c6a2:	bf00      	nop
 801c6a4:	200003dc 	.word	0x200003dc

0801c6a8 <_kill_r>:
 801c6a8:	b538      	push	{r3, r4, r5, lr}
 801c6aa:	4d07      	ldr	r5, [pc, #28]	; (801c6c8 <_kill_r+0x20>)
 801c6ac:	2300      	movs	r3, #0
 801c6ae:	4604      	mov	r4, r0
 801c6b0:	4608      	mov	r0, r1
 801c6b2:	4611      	mov	r1, r2
 801c6b4:	602b      	str	r3, [r5, #0]
 801c6b6:	f7e5 f9d5 	bl	8001a64 <_kill>
 801c6ba:	1c43      	adds	r3, r0, #1
 801c6bc:	d102      	bne.n	801c6c4 <_kill_r+0x1c>
 801c6be:	682b      	ldr	r3, [r5, #0]
 801c6c0:	b103      	cbz	r3, 801c6c4 <_kill_r+0x1c>
 801c6c2:	6023      	str	r3, [r4, #0]
 801c6c4:	bd38      	pop	{r3, r4, r5, pc}
 801c6c6:	bf00      	nop
 801c6c8:	20011670 	.word	0x20011670

0801c6cc <_getpid_r>:
 801c6cc:	f7e5 b9c2 	b.w	8001a54 <_getpid>

0801c6d0 <_init>:
 801c6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6d2:	bf00      	nop
 801c6d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c6d6:	bc08      	pop	{r3}
 801c6d8:	469e      	mov	lr, r3
 801c6da:	4770      	bx	lr

0801c6dc <_fini>:
 801c6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6de:	bf00      	nop
 801c6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c6e2:	bc08      	pop	{r3}
 801c6e4:	469e      	mov	lr, r3
 801c6e6:	4770      	bx	lr
