// Seed: 19110221
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3
);
  assign id_5 = 1'b0;
  module_2 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5
  );
  assign module_1.id_6 = 0;
  assign id_5 = id_3;
  final $display;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output tri   id_5,
    output wire  id_6,
    input  tri0  id_7
);
  always @(*) id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5
);
  assign id_5 = 1;
  id_7(
      .id_0((id_3)),
      .id_1(id_4),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(1),
      .id_8(!id_0),
      .id_9(1),
      .id_10(id_4),
      .id_11(1),
      .id_12(id_0),
      .id_13(1 - id_1),
      .id_14(1),
      .id_15(id_1)
  );
  tri  id_8 = id_3;
  wire id_9;
  wire id_10;
  assign module_0.type_7 = 0;
endmodule
