// Seed: 1594474470
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    input wor id_11,
    output tri0 id_12
);
  wire  id_14;
  module_0();
  uwire id_15;
  assign id_15 = 1;
  always assign id_12 = 1;
  wire id_16;
  always begin
    `define pp_17 0
  end
endmodule
