#This test vector only tests the combinational logic of the control unit.
#A separate test exists for the sequential aspects.
#S bit (Funct0) is ignored for now accordingly

Cond[4]	Op[2]	Funct[6]	Rd[4]	ALUFlags[4] Clk	PCSrc	MemToReg	MemWrite	ALUControl[2]	ALUSrc	ImmSrc[2]	RegWrite	RegSrc[2]
1110	01		xxxxx1		0000	xxxx		x	x		1			0			00				1		01			1			x0			#LDR R0, [R1, #0]
1110	01		xxxxx0		0000	xxxx		x	x		x			1			00				1		01			0			10			#STR R0, [R1, #0]
1110	10		xxxxxx		0000	xxxx		x	x		0			0			00				1		10			0			x1			#B
1110	00		00100x		0000	xxxx		x	x		0			0			00				0		xx			1			00			#ADD R0, R0, R0
1110	00		00010x		0000	xxxx		x	x		0			0			01				0		xx			1			00			#SUB R0, R0, R0
1110	00		00000x		0000	xxxx		x	x		0			0			10				0		xx			1			00			#AND R0, R0, R0
1110	00		01100x		0000	xxxx		x	x		0			0			11				0		xx			1			00			#ORR R0, R0, R0

1110	00		10100x		0000	xxxx		x	x		0			0			00				1		00			1			00			#ADD R0, R0, #0
1110	00		10010x		0000	xxxx		x	x		0			0			01				1		00			1			00			#SUB R0, R0, #0
1110	00		10000x		0000	xxxx		x	x		0			0			10				1		00			1			00			#AND R0, R0, #0
1110	00		11100x		0000	xxxx		x	x		0			0			11				1		00			1			00			#ORR R0, R0, #0