static int pxa2xx_pwrmode_write ( CPUARMState * env , const ARMCPRegInfo * ri , uint64_t value ) {
 PXA2xxState * s = ( PXA2xxState * ) ri -> opaque ;
 static const char * pwrmode [ 8 ] = {
 "Normal" , "Idle" , "Deep-idle" , "Standby" , "Sleep" , "reserved (!)" , "reserved (!)" , "Deep-sleep" , }
 ;
 if ( value & 8 ) {
 printf ( "%s: CPU voltage change attempt\n" , __func__ ) ;
 }
 switch ( value & 7 ) {
 case 0 : break ;
 case 1 : if ( ! ( s -> cm_regs [ CCCR >> 2 ] & ( 1 << 31 ) ) ) {
 cpu_interrupt ( CPU ( s -> cpu ) , CPU_INTERRUPT_HALT ) ;
 break ;
 }
 case 2 : cpu_interrupt ( CPU ( s -> cpu ) , CPU_INTERRUPT_HALT ) ;
 s -> pm_regs [ RCSR >> 2 ] |= 0x8 ;
 goto message ;
 case 3 : s -> cpu -> env . uncached_cpsr = ARM_CPU_MODE_SVC | CPSR_A | CPSR_F | CPSR_I ;
 s -> cpu -> env . cp15 . c1_sys = 0 ;
 s -> cpu -> env . cp15 . c1_coproc = 0 ;
 s -> cpu -> env . cp15 . c2_base0 = 0 ;
 s -> cpu -> env . cp15 . c3 = 0 ;
 s -> pm_regs [ PSSR >> 2 ] |= 0x8 ;
 s -> pm_regs [ RCSR >> 2 ] |= 0x8 ;
 memset ( s -> cpu -> env . regs , 0 , 4 * 15 ) ;
 s -> cpu -> env . regs [ 15 ] = s -> pm_regs [ PSPR >> 2 ] ;
 # if 0 buffer = 0xe59ff000 ;
 cpu_physical_memory_write ( 0 , & buffer , 4 ) ;
 buffer = s -> pm_regs [ PSPR >> 2 ] ;
 cpu_physical_memory_write ( 8 , & buffer , 4 ) ;
 # endif cpu_interrupt ( current_cpu , CPU_INTERRUPT_HALT ) ;
 goto message ;
 default : message : printf ( "%s: machine entered %s mode\n" , __func__ , pwrmode [ value & 7 ] ) ;
 }
 return 0 ;
 }