
PanTiltCameraGimbal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f60  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08007020  08007020  00008020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072b8  080072b8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080072b8  080072b8  000082b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072c0  080072c0  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072c0  080072c0  000082c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080072c4  080072c4  000082c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080072c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  2000006c  08007334  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08007334  000093a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e66e  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002349  00000000  00000000  00017702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca0  00000000  00000000  00019a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c3  00000000  00000000  0001a6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014b3c  00000000  00000000  0001b0b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa77  00000000  00000000  0002fbef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e8f9  00000000  00000000  0003f666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdf5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d8  00000000  00000000  000bdfa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000c167c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007008 	.word	0x08007008

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08007008 	.word	0x08007008

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_cfrcmple>:
 8000258:	4684      	mov	ip, r0
 800025a:	0008      	movs	r0, r1
 800025c:	4661      	mov	r1, ip
 800025e:	e7ff      	b.n	8000260 <__aeabi_cfcmpeq>

08000260 <__aeabi_cfcmpeq>:
 8000260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000262:	f000 fcaf 	bl	8000bc4 <__lesf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	d401      	bmi.n	800026e <__aeabi_cfcmpeq+0xe>
 800026a:	2100      	movs	r1, #0
 800026c:	42c8      	cmn	r0, r1
 800026e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000270 <__aeabi_fcmpeq>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f000 fc37 	bl	8000ae4 <__eqsf2>
 8000276:	4240      	negs	r0, r0
 8000278:	3001      	adds	r0, #1
 800027a:	bd10      	pop	{r4, pc}

0800027c <__aeabi_fcmplt>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 fca1 	bl	8000bc4 <__lesf2>
 8000282:	2800      	cmp	r0, #0
 8000284:	db01      	blt.n	800028a <__aeabi_fcmplt+0xe>
 8000286:	2000      	movs	r0, #0
 8000288:	bd10      	pop	{r4, pc}
 800028a:	2001      	movs	r0, #1
 800028c:	bd10      	pop	{r4, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <__aeabi_fcmple>:
 8000290:	b510      	push	{r4, lr}
 8000292:	f000 fc97 	bl	8000bc4 <__lesf2>
 8000296:	2800      	cmp	r0, #0
 8000298:	dd01      	ble.n	800029e <__aeabi_fcmple+0xe>
 800029a:	2000      	movs	r0, #0
 800029c:	bd10      	pop	{r4, pc}
 800029e:	2001      	movs	r0, #1
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	46c0      	nop			@ (mov r8, r8)

080002a4 <__aeabi_fcmpgt>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	f000 fc45 	bl	8000b34 <__gesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	dc01      	bgt.n	80002b2 <__aeabi_fcmpgt+0xe>
 80002ae:	2000      	movs	r0, #0
 80002b0:	bd10      	pop	{r4, pc}
 80002b2:	2001      	movs	r0, #1
 80002b4:	bd10      	pop	{r4, pc}
 80002b6:	46c0      	nop			@ (mov r8, r8)

080002b8 <__aeabi_fcmpge>:
 80002b8:	b510      	push	{r4, lr}
 80002ba:	f000 fc3b 	bl	8000b34 <__gesf2>
 80002be:	2800      	cmp	r0, #0
 80002c0:	da01      	bge.n	80002c6 <__aeabi_fcmpge+0xe>
 80002c2:	2000      	movs	r0, #0
 80002c4:	bd10      	pop	{r4, pc}
 80002c6:	2001      	movs	r0, #1
 80002c8:	bd10      	pop	{r4, pc}
 80002ca:	46c0      	nop			@ (mov r8, r8)

080002cc <__aeabi_uldivmod>:
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d111      	bne.n	80002f4 <__aeabi_uldivmod+0x28>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	d10f      	bne.n	80002f4 <__aeabi_uldivmod+0x28>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	d100      	bne.n	80002da <__aeabi_uldivmod+0xe>
 80002d8:	2800      	cmp	r0, #0
 80002da:	d002      	beq.n	80002e2 <__aeabi_uldivmod+0x16>
 80002dc:	2100      	movs	r1, #0
 80002de:	43c9      	mvns	r1, r1
 80002e0:	0008      	movs	r0, r1
 80002e2:	b407      	push	{r0, r1, r2}
 80002e4:	4802      	ldr	r0, [pc, #8]	@ (80002f0 <__aeabi_uldivmod+0x24>)
 80002e6:	a102      	add	r1, pc, #8	@ (adr r1, 80002f0 <__aeabi_uldivmod+0x24>)
 80002e8:	1840      	adds	r0, r0, r1
 80002ea:	9002      	str	r0, [sp, #8]
 80002ec:	bd03      	pop	{r0, r1, pc}
 80002ee:	46c0      	nop			@ (mov r8, r8)
 80002f0:	ffffff65 	.word	0xffffff65
 80002f4:	b403      	push	{r0, r1}
 80002f6:	4668      	mov	r0, sp
 80002f8:	b501      	push	{r0, lr}
 80002fa:	9802      	ldr	r0, [sp, #8]
 80002fc:	f000 f81e 	bl	800033c <__udivmoddi4>
 8000300:	9b01      	ldr	r3, [sp, #4]
 8000302:	469e      	mov	lr, r3
 8000304:	b002      	add	sp, #8
 8000306:	bc0c      	pop	{r2, r3}
 8000308:	4770      	bx	lr
 800030a:	46c0      	nop			@ (mov r8, r8)

0800030c <__aeabi_f2uiz>:
 800030c:	219e      	movs	r1, #158	@ 0x9e
 800030e:	b510      	push	{r4, lr}
 8000310:	05c9      	lsls	r1, r1, #23
 8000312:	1c04      	adds	r4, r0, #0
 8000314:	f7ff ffd0 	bl	80002b8 <__aeabi_fcmpge>
 8000318:	2800      	cmp	r0, #0
 800031a:	d103      	bne.n	8000324 <__aeabi_f2uiz+0x18>
 800031c:	1c20      	adds	r0, r4, #0
 800031e:	f001 f857 	bl	80013d0 <__aeabi_f2iz>
 8000322:	bd10      	pop	{r4, pc}
 8000324:	219e      	movs	r1, #158	@ 0x9e
 8000326:	1c20      	adds	r0, r4, #0
 8000328:	05c9      	lsls	r1, r1, #23
 800032a:	f000 fded 	bl	8000f08 <__aeabi_fsub>
 800032e:	f001 f84f 	bl	80013d0 <__aeabi_f2iz>
 8000332:	2380      	movs	r3, #128	@ 0x80
 8000334:	061b      	lsls	r3, r3, #24
 8000336:	469c      	mov	ip, r3
 8000338:	4460      	add	r0, ip
 800033a:	e7f2      	b.n	8000322 <__aeabi_f2uiz+0x16>

0800033c <__udivmoddi4>:
 800033c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800033e:	4657      	mov	r7, sl
 8000340:	464e      	mov	r6, r9
 8000342:	4645      	mov	r5, r8
 8000344:	46de      	mov	lr, fp
 8000346:	b5e0      	push	{r5, r6, r7, lr}
 8000348:	0004      	movs	r4, r0
 800034a:	000d      	movs	r5, r1
 800034c:	4692      	mov	sl, r2
 800034e:	4699      	mov	r9, r3
 8000350:	b083      	sub	sp, #12
 8000352:	428b      	cmp	r3, r1
 8000354:	d830      	bhi.n	80003b8 <__udivmoddi4+0x7c>
 8000356:	d02d      	beq.n	80003b4 <__udivmoddi4+0x78>
 8000358:	4649      	mov	r1, r9
 800035a:	4650      	mov	r0, sl
 800035c:	f001 f8c6 	bl	80014ec <__clzdi2>
 8000360:	0029      	movs	r1, r5
 8000362:	0006      	movs	r6, r0
 8000364:	0020      	movs	r0, r4
 8000366:	f001 f8c1 	bl	80014ec <__clzdi2>
 800036a:	1a33      	subs	r3, r6, r0
 800036c:	4698      	mov	r8, r3
 800036e:	3b20      	subs	r3, #32
 8000370:	d434      	bmi.n	80003dc <__udivmoddi4+0xa0>
 8000372:	469b      	mov	fp, r3
 8000374:	4653      	mov	r3, sl
 8000376:	465a      	mov	r2, fp
 8000378:	4093      	lsls	r3, r2
 800037a:	4642      	mov	r2, r8
 800037c:	001f      	movs	r7, r3
 800037e:	4653      	mov	r3, sl
 8000380:	4093      	lsls	r3, r2
 8000382:	001e      	movs	r6, r3
 8000384:	42af      	cmp	r7, r5
 8000386:	d83b      	bhi.n	8000400 <__udivmoddi4+0xc4>
 8000388:	42af      	cmp	r7, r5
 800038a:	d100      	bne.n	800038e <__udivmoddi4+0x52>
 800038c:	e079      	b.n	8000482 <__udivmoddi4+0x146>
 800038e:	465b      	mov	r3, fp
 8000390:	1ba4      	subs	r4, r4, r6
 8000392:	41bd      	sbcs	r5, r7
 8000394:	2b00      	cmp	r3, #0
 8000396:	da00      	bge.n	800039a <__udivmoddi4+0x5e>
 8000398:	e076      	b.n	8000488 <__udivmoddi4+0x14c>
 800039a:	2200      	movs	r2, #0
 800039c:	2300      	movs	r3, #0
 800039e:	9200      	str	r2, [sp, #0]
 80003a0:	9301      	str	r3, [sp, #4]
 80003a2:	2301      	movs	r3, #1
 80003a4:	465a      	mov	r2, fp
 80003a6:	4093      	lsls	r3, r2
 80003a8:	9301      	str	r3, [sp, #4]
 80003aa:	2301      	movs	r3, #1
 80003ac:	4642      	mov	r2, r8
 80003ae:	4093      	lsls	r3, r2
 80003b0:	9300      	str	r3, [sp, #0]
 80003b2:	e029      	b.n	8000408 <__udivmoddi4+0xcc>
 80003b4:	4282      	cmp	r2, r0
 80003b6:	d9cf      	bls.n	8000358 <__udivmoddi4+0x1c>
 80003b8:	2200      	movs	r2, #0
 80003ba:	2300      	movs	r3, #0
 80003bc:	9200      	str	r2, [sp, #0]
 80003be:	9301      	str	r3, [sp, #4]
 80003c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <__udivmoddi4+0x8e>
 80003c6:	601c      	str	r4, [r3, #0]
 80003c8:	605d      	str	r5, [r3, #4]
 80003ca:	9800      	ldr	r0, [sp, #0]
 80003cc:	9901      	ldr	r1, [sp, #4]
 80003ce:	b003      	add	sp, #12
 80003d0:	bcf0      	pop	{r4, r5, r6, r7}
 80003d2:	46bb      	mov	fp, r7
 80003d4:	46b2      	mov	sl, r6
 80003d6:	46a9      	mov	r9, r5
 80003d8:	46a0      	mov	r8, r4
 80003da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003dc:	4642      	mov	r2, r8
 80003de:	469b      	mov	fp, r3
 80003e0:	2320      	movs	r3, #32
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	4652      	mov	r2, sl
 80003e6:	40da      	lsrs	r2, r3
 80003e8:	4641      	mov	r1, r8
 80003ea:	0013      	movs	r3, r2
 80003ec:	464a      	mov	r2, r9
 80003ee:	408a      	lsls	r2, r1
 80003f0:	0017      	movs	r7, r2
 80003f2:	4642      	mov	r2, r8
 80003f4:	431f      	orrs	r7, r3
 80003f6:	4653      	mov	r3, sl
 80003f8:	4093      	lsls	r3, r2
 80003fa:	001e      	movs	r6, r3
 80003fc:	42af      	cmp	r7, r5
 80003fe:	d9c3      	bls.n	8000388 <__udivmoddi4+0x4c>
 8000400:	2200      	movs	r2, #0
 8000402:	2300      	movs	r3, #0
 8000404:	9200      	str	r2, [sp, #0]
 8000406:	9301      	str	r3, [sp, #4]
 8000408:	4643      	mov	r3, r8
 800040a:	2b00      	cmp	r3, #0
 800040c:	d0d8      	beq.n	80003c0 <__udivmoddi4+0x84>
 800040e:	07fb      	lsls	r3, r7, #31
 8000410:	0872      	lsrs	r2, r6, #1
 8000412:	431a      	orrs	r2, r3
 8000414:	4646      	mov	r6, r8
 8000416:	087b      	lsrs	r3, r7, #1
 8000418:	e00e      	b.n	8000438 <__udivmoddi4+0xfc>
 800041a:	42ab      	cmp	r3, r5
 800041c:	d101      	bne.n	8000422 <__udivmoddi4+0xe6>
 800041e:	42a2      	cmp	r2, r4
 8000420:	d80c      	bhi.n	800043c <__udivmoddi4+0x100>
 8000422:	1aa4      	subs	r4, r4, r2
 8000424:	419d      	sbcs	r5, r3
 8000426:	2001      	movs	r0, #1
 8000428:	1924      	adds	r4, r4, r4
 800042a:	416d      	adcs	r5, r5
 800042c:	2100      	movs	r1, #0
 800042e:	3e01      	subs	r6, #1
 8000430:	1824      	adds	r4, r4, r0
 8000432:	414d      	adcs	r5, r1
 8000434:	2e00      	cmp	r6, #0
 8000436:	d006      	beq.n	8000446 <__udivmoddi4+0x10a>
 8000438:	42ab      	cmp	r3, r5
 800043a:	d9ee      	bls.n	800041a <__udivmoddi4+0xde>
 800043c:	3e01      	subs	r6, #1
 800043e:	1924      	adds	r4, r4, r4
 8000440:	416d      	adcs	r5, r5
 8000442:	2e00      	cmp	r6, #0
 8000444:	d1f8      	bne.n	8000438 <__udivmoddi4+0xfc>
 8000446:	9800      	ldr	r0, [sp, #0]
 8000448:	9901      	ldr	r1, [sp, #4]
 800044a:	465b      	mov	r3, fp
 800044c:	1900      	adds	r0, r0, r4
 800044e:	4169      	adcs	r1, r5
 8000450:	2b00      	cmp	r3, #0
 8000452:	db24      	blt.n	800049e <__udivmoddi4+0x162>
 8000454:	002b      	movs	r3, r5
 8000456:	465a      	mov	r2, fp
 8000458:	4644      	mov	r4, r8
 800045a:	40d3      	lsrs	r3, r2
 800045c:	002a      	movs	r2, r5
 800045e:	40e2      	lsrs	r2, r4
 8000460:	001c      	movs	r4, r3
 8000462:	465b      	mov	r3, fp
 8000464:	0015      	movs	r5, r2
 8000466:	2b00      	cmp	r3, #0
 8000468:	db2a      	blt.n	80004c0 <__udivmoddi4+0x184>
 800046a:	0026      	movs	r6, r4
 800046c:	409e      	lsls	r6, r3
 800046e:	0033      	movs	r3, r6
 8000470:	0026      	movs	r6, r4
 8000472:	4647      	mov	r7, r8
 8000474:	40be      	lsls	r6, r7
 8000476:	0032      	movs	r2, r6
 8000478:	1a80      	subs	r0, r0, r2
 800047a:	4199      	sbcs	r1, r3
 800047c:	9000      	str	r0, [sp, #0]
 800047e:	9101      	str	r1, [sp, #4]
 8000480:	e79e      	b.n	80003c0 <__udivmoddi4+0x84>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d8bc      	bhi.n	8000400 <__udivmoddi4+0xc4>
 8000486:	e782      	b.n	800038e <__udivmoddi4+0x52>
 8000488:	4642      	mov	r2, r8
 800048a:	2320      	movs	r3, #32
 800048c:	2100      	movs	r1, #0
 800048e:	1a9b      	subs	r3, r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	9100      	str	r1, [sp, #0]
 8000494:	9201      	str	r2, [sp, #4]
 8000496:	2201      	movs	r2, #1
 8000498:	40da      	lsrs	r2, r3
 800049a:	9201      	str	r2, [sp, #4]
 800049c:	e785      	b.n	80003aa <__udivmoddi4+0x6e>
 800049e:	4642      	mov	r2, r8
 80004a0:	2320      	movs	r3, #32
 80004a2:	1a9b      	subs	r3, r3, r2
 80004a4:	002a      	movs	r2, r5
 80004a6:	4646      	mov	r6, r8
 80004a8:	409a      	lsls	r2, r3
 80004aa:	0023      	movs	r3, r4
 80004ac:	40f3      	lsrs	r3, r6
 80004ae:	4644      	mov	r4, r8
 80004b0:	4313      	orrs	r3, r2
 80004b2:	002a      	movs	r2, r5
 80004b4:	40e2      	lsrs	r2, r4
 80004b6:	001c      	movs	r4, r3
 80004b8:	465b      	mov	r3, fp
 80004ba:	0015      	movs	r5, r2
 80004bc:	2b00      	cmp	r3, #0
 80004be:	dad4      	bge.n	800046a <__udivmoddi4+0x12e>
 80004c0:	4642      	mov	r2, r8
 80004c2:	002f      	movs	r7, r5
 80004c4:	2320      	movs	r3, #32
 80004c6:	0026      	movs	r6, r4
 80004c8:	4097      	lsls	r7, r2
 80004ca:	1a9b      	subs	r3, r3, r2
 80004cc:	40de      	lsrs	r6, r3
 80004ce:	003b      	movs	r3, r7
 80004d0:	4333      	orrs	r3, r6
 80004d2:	e7cd      	b.n	8000470 <__udivmoddi4+0x134>

080004d4 <__aeabi_fadd>:
 80004d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d6:	024b      	lsls	r3, r1, #9
 80004d8:	0a5a      	lsrs	r2, r3, #9
 80004da:	4694      	mov	ip, r2
 80004dc:	004a      	lsls	r2, r1, #1
 80004de:	0fc9      	lsrs	r1, r1, #31
 80004e0:	46ce      	mov	lr, r9
 80004e2:	4647      	mov	r7, r8
 80004e4:	4689      	mov	r9, r1
 80004e6:	0045      	lsls	r5, r0, #1
 80004e8:	0246      	lsls	r6, r0, #9
 80004ea:	0e2d      	lsrs	r5, r5, #24
 80004ec:	0e12      	lsrs	r2, r2, #24
 80004ee:	b580      	push	{r7, lr}
 80004f0:	0999      	lsrs	r1, r3, #6
 80004f2:	0a77      	lsrs	r7, r6, #9
 80004f4:	0fc4      	lsrs	r4, r0, #31
 80004f6:	09b6      	lsrs	r6, r6, #6
 80004f8:	1aab      	subs	r3, r5, r2
 80004fa:	454c      	cmp	r4, r9
 80004fc:	d020      	beq.n	8000540 <__aeabi_fadd+0x6c>
 80004fe:	2b00      	cmp	r3, #0
 8000500:	dd0c      	ble.n	800051c <__aeabi_fadd+0x48>
 8000502:	2a00      	cmp	r2, #0
 8000504:	d134      	bne.n	8000570 <__aeabi_fadd+0x9c>
 8000506:	2900      	cmp	r1, #0
 8000508:	d02a      	beq.n	8000560 <__aeabi_fadd+0x8c>
 800050a:	1e5a      	subs	r2, r3, #1
 800050c:	2b01      	cmp	r3, #1
 800050e:	d100      	bne.n	8000512 <__aeabi_fadd+0x3e>
 8000510:	e08f      	b.n	8000632 <__aeabi_fadd+0x15e>
 8000512:	2bff      	cmp	r3, #255	@ 0xff
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x44>
 8000516:	e0cd      	b.n	80006b4 <__aeabi_fadd+0x1e0>
 8000518:	0013      	movs	r3, r2
 800051a:	e02f      	b.n	800057c <__aeabi_fadd+0xa8>
 800051c:	2b00      	cmp	r3, #0
 800051e:	d060      	beq.n	80005e2 <__aeabi_fadd+0x10e>
 8000520:	1b53      	subs	r3, r2, r5
 8000522:	2d00      	cmp	r5, #0
 8000524:	d000      	beq.n	8000528 <__aeabi_fadd+0x54>
 8000526:	e0ee      	b.n	8000706 <__aeabi_fadd+0x232>
 8000528:	2e00      	cmp	r6, #0
 800052a:	d100      	bne.n	800052e <__aeabi_fadd+0x5a>
 800052c:	e13e      	b.n	80007ac <__aeabi_fadd+0x2d8>
 800052e:	1e5c      	subs	r4, r3, #1
 8000530:	2b01      	cmp	r3, #1
 8000532:	d100      	bne.n	8000536 <__aeabi_fadd+0x62>
 8000534:	e16b      	b.n	800080e <__aeabi_fadd+0x33a>
 8000536:	2bff      	cmp	r3, #255	@ 0xff
 8000538:	d100      	bne.n	800053c <__aeabi_fadd+0x68>
 800053a:	e0b9      	b.n	80006b0 <__aeabi_fadd+0x1dc>
 800053c:	0023      	movs	r3, r4
 800053e:	e0e7      	b.n	8000710 <__aeabi_fadd+0x23c>
 8000540:	2b00      	cmp	r3, #0
 8000542:	dc00      	bgt.n	8000546 <__aeabi_fadd+0x72>
 8000544:	e0a4      	b.n	8000690 <__aeabi_fadd+0x1bc>
 8000546:	2a00      	cmp	r2, #0
 8000548:	d069      	beq.n	800061e <__aeabi_fadd+0x14a>
 800054a:	2dff      	cmp	r5, #255	@ 0xff
 800054c:	d100      	bne.n	8000550 <__aeabi_fadd+0x7c>
 800054e:	e0b1      	b.n	80006b4 <__aeabi_fadd+0x1e0>
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	04d2      	lsls	r2, r2, #19
 8000554:	4311      	orrs	r1, r2
 8000556:	2b1b      	cmp	r3, #27
 8000558:	dc00      	bgt.n	800055c <__aeabi_fadd+0x88>
 800055a:	e0e9      	b.n	8000730 <__aeabi_fadd+0x25c>
 800055c:	002b      	movs	r3, r5
 800055e:	3605      	adds	r6, #5
 8000560:	08f7      	lsrs	r7, r6, #3
 8000562:	2bff      	cmp	r3, #255	@ 0xff
 8000564:	d100      	bne.n	8000568 <__aeabi_fadd+0x94>
 8000566:	e0a5      	b.n	80006b4 <__aeabi_fadd+0x1e0>
 8000568:	027a      	lsls	r2, r7, #9
 800056a:	0a52      	lsrs	r2, r2, #9
 800056c:	b2d8      	uxtb	r0, r3
 800056e:	e030      	b.n	80005d2 <__aeabi_fadd+0xfe>
 8000570:	2dff      	cmp	r5, #255	@ 0xff
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0xa2>
 8000574:	e09e      	b.n	80006b4 <__aeabi_fadd+0x1e0>
 8000576:	2280      	movs	r2, #128	@ 0x80
 8000578:	04d2      	lsls	r2, r2, #19
 800057a:	4311      	orrs	r1, r2
 800057c:	2001      	movs	r0, #1
 800057e:	2b1b      	cmp	r3, #27
 8000580:	dc08      	bgt.n	8000594 <__aeabi_fadd+0xc0>
 8000582:	0008      	movs	r0, r1
 8000584:	2220      	movs	r2, #32
 8000586:	40d8      	lsrs	r0, r3
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	4099      	lsls	r1, r3
 800058c:	000b      	movs	r3, r1
 800058e:	1e5a      	subs	r2, r3, #1
 8000590:	4193      	sbcs	r3, r2
 8000592:	4318      	orrs	r0, r3
 8000594:	1a36      	subs	r6, r6, r0
 8000596:	0173      	lsls	r3, r6, #5
 8000598:	d400      	bmi.n	800059c <__aeabi_fadd+0xc8>
 800059a:	e071      	b.n	8000680 <__aeabi_fadd+0x1ac>
 800059c:	01b6      	lsls	r6, r6, #6
 800059e:	09b7      	lsrs	r7, r6, #6
 80005a0:	0038      	movs	r0, r7
 80005a2:	f000 ff85 	bl	80014b0 <__clzsi2>
 80005a6:	003b      	movs	r3, r7
 80005a8:	3805      	subs	r0, #5
 80005aa:	4083      	lsls	r3, r0
 80005ac:	4285      	cmp	r5, r0
 80005ae:	dd4d      	ble.n	800064c <__aeabi_fadd+0x178>
 80005b0:	4eb4      	ldr	r6, [pc, #720]	@ (8000884 <__aeabi_fadd+0x3b0>)
 80005b2:	1a2d      	subs	r5, r5, r0
 80005b4:	401e      	ands	r6, r3
 80005b6:	075a      	lsls	r2, r3, #29
 80005b8:	d068      	beq.n	800068c <__aeabi_fadd+0x1b8>
 80005ba:	220f      	movs	r2, #15
 80005bc:	4013      	ands	r3, r2
 80005be:	2b04      	cmp	r3, #4
 80005c0:	d064      	beq.n	800068c <__aeabi_fadd+0x1b8>
 80005c2:	3604      	adds	r6, #4
 80005c4:	0173      	lsls	r3, r6, #5
 80005c6:	d561      	bpl.n	800068c <__aeabi_fadd+0x1b8>
 80005c8:	1c68      	adds	r0, r5, #1
 80005ca:	2dfe      	cmp	r5, #254	@ 0xfe
 80005cc:	d154      	bne.n	8000678 <__aeabi_fadd+0x1a4>
 80005ce:	20ff      	movs	r0, #255	@ 0xff
 80005d0:	2200      	movs	r2, #0
 80005d2:	05c0      	lsls	r0, r0, #23
 80005d4:	4310      	orrs	r0, r2
 80005d6:	07e4      	lsls	r4, r4, #31
 80005d8:	4320      	orrs	r0, r4
 80005da:	bcc0      	pop	{r6, r7}
 80005dc:	46b9      	mov	r9, r7
 80005de:	46b0      	mov	r8, r6
 80005e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005e2:	22fe      	movs	r2, #254	@ 0xfe
 80005e4:	4690      	mov	r8, r2
 80005e6:	1c68      	adds	r0, r5, #1
 80005e8:	0002      	movs	r2, r0
 80005ea:	4640      	mov	r0, r8
 80005ec:	4210      	tst	r0, r2
 80005ee:	d16b      	bne.n	80006c8 <__aeabi_fadd+0x1f4>
 80005f0:	2d00      	cmp	r5, #0
 80005f2:	d000      	beq.n	80005f6 <__aeabi_fadd+0x122>
 80005f4:	e0dd      	b.n	80007b2 <__aeabi_fadd+0x2de>
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d100      	bne.n	80005fc <__aeabi_fadd+0x128>
 80005fa:	e102      	b.n	8000802 <__aeabi_fadd+0x32e>
 80005fc:	2900      	cmp	r1, #0
 80005fe:	d0b3      	beq.n	8000568 <__aeabi_fadd+0x94>
 8000600:	2280      	movs	r2, #128	@ 0x80
 8000602:	1a77      	subs	r7, r6, r1
 8000604:	04d2      	lsls	r2, r2, #19
 8000606:	4217      	tst	r7, r2
 8000608:	d100      	bne.n	800060c <__aeabi_fadd+0x138>
 800060a:	e136      	b.n	800087a <__aeabi_fadd+0x3a6>
 800060c:	464c      	mov	r4, r9
 800060e:	1b8e      	subs	r6, r1, r6
 8000610:	d061      	beq.n	80006d6 <__aeabi_fadd+0x202>
 8000612:	2001      	movs	r0, #1
 8000614:	4216      	tst	r6, r2
 8000616:	d130      	bne.n	800067a <__aeabi_fadd+0x1a6>
 8000618:	2300      	movs	r3, #0
 800061a:	08f7      	lsrs	r7, r6, #3
 800061c:	e7a4      	b.n	8000568 <__aeabi_fadd+0x94>
 800061e:	2900      	cmp	r1, #0
 8000620:	d09e      	beq.n	8000560 <__aeabi_fadd+0x8c>
 8000622:	1e5a      	subs	r2, r3, #1
 8000624:	2b01      	cmp	r3, #1
 8000626:	d100      	bne.n	800062a <__aeabi_fadd+0x156>
 8000628:	e0ca      	b.n	80007c0 <__aeabi_fadd+0x2ec>
 800062a:	2bff      	cmp	r3, #255	@ 0xff
 800062c:	d042      	beq.n	80006b4 <__aeabi_fadd+0x1e0>
 800062e:	0013      	movs	r3, r2
 8000630:	e791      	b.n	8000556 <__aeabi_fadd+0x82>
 8000632:	1a71      	subs	r1, r6, r1
 8000634:	014b      	lsls	r3, r1, #5
 8000636:	d400      	bmi.n	800063a <__aeabi_fadd+0x166>
 8000638:	e0d1      	b.n	80007de <__aeabi_fadd+0x30a>
 800063a:	018f      	lsls	r7, r1, #6
 800063c:	09bf      	lsrs	r7, r7, #6
 800063e:	0038      	movs	r0, r7
 8000640:	f000 ff36 	bl	80014b0 <__clzsi2>
 8000644:	003b      	movs	r3, r7
 8000646:	3805      	subs	r0, #5
 8000648:	4083      	lsls	r3, r0
 800064a:	2501      	movs	r5, #1
 800064c:	2220      	movs	r2, #32
 800064e:	1b40      	subs	r0, r0, r5
 8000650:	3001      	adds	r0, #1
 8000652:	1a12      	subs	r2, r2, r0
 8000654:	001e      	movs	r6, r3
 8000656:	4093      	lsls	r3, r2
 8000658:	40c6      	lsrs	r6, r0
 800065a:	1e5a      	subs	r2, r3, #1
 800065c:	4193      	sbcs	r3, r2
 800065e:	431e      	orrs	r6, r3
 8000660:	d039      	beq.n	80006d6 <__aeabi_fadd+0x202>
 8000662:	0773      	lsls	r3, r6, #29
 8000664:	d100      	bne.n	8000668 <__aeabi_fadd+0x194>
 8000666:	e11b      	b.n	80008a0 <__aeabi_fadd+0x3cc>
 8000668:	230f      	movs	r3, #15
 800066a:	2500      	movs	r5, #0
 800066c:	4033      	ands	r3, r6
 800066e:	2b04      	cmp	r3, #4
 8000670:	d1a7      	bne.n	80005c2 <__aeabi_fadd+0xee>
 8000672:	2001      	movs	r0, #1
 8000674:	0172      	lsls	r2, r6, #5
 8000676:	d57c      	bpl.n	8000772 <__aeabi_fadd+0x29e>
 8000678:	b2c0      	uxtb	r0, r0
 800067a:	01b2      	lsls	r2, r6, #6
 800067c:	0a52      	lsrs	r2, r2, #9
 800067e:	e7a8      	b.n	80005d2 <__aeabi_fadd+0xfe>
 8000680:	0773      	lsls	r3, r6, #29
 8000682:	d003      	beq.n	800068c <__aeabi_fadd+0x1b8>
 8000684:	230f      	movs	r3, #15
 8000686:	4033      	ands	r3, r6
 8000688:	2b04      	cmp	r3, #4
 800068a:	d19a      	bne.n	80005c2 <__aeabi_fadd+0xee>
 800068c:	002b      	movs	r3, r5
 800068e:	e767      	b.n	8000560 <__aeabi_fadd+0x8c>
 8000690:	2b00      	cmp	r3, #0
 8000692:	d023      	beq.n	80006dc <__aeabi_fadd+0x208>
 8000694:	1b53      	subs	r3, r2, r5
 8000696:	2d00      	cmp	r5, #0
 8000698:	d17b      	bne.n	8000792 <__aeabi_fadd+0x2be>
 800069a:	2e00      	cmp	r6, #0
 800069c:	d100      	bne.n	80006a0 <__aeabi_fadd+0x1cc>
 800069e:	e086      	b.n	80007ae <__aeabi_fadd+0x2da>
 80006a0:	1e5d      	subs	r5, r3, #1
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d100      	bne.n	80006a8 <__aeabi_fadd+0x1d4>
 80006a6:	e08b      	b.n	80007c0 <__aeabi_fadd+0x2ec>
 80006a8:	2bff      	cmp	r3, #255	@ 0xff
 80006aa:	d002      	beq.n	80006b2 <__aeabi_fadd+0x1de>
 80006ac:	002b      	movs	r3, r5
 80006ae:	e075      	b.n	800079c <__aeabi_fadd+0x2c8>
 80006b0:	464c      	mov	r4, r9
 80006b2:	4667      	mov	r7, ip
 80006b4:	2f00      	cmp	r7, #0
 80006b6:	d100      	bne.n	80006ba <__aeabi_fadd+0x1e6>
 80006b8:	e789      	b.n	80005ce <__aeabi_fadd+0xfa>
 80006ba:	2280      	movs	r2, #128	@ 0x80
 80006bc:	03d2      	lsls	r2, r2, #15
 80006be:	433a      	orrs	r2, r7
 80006c0:	0252      	lsls	r2, r2, #9
 80006c2:	20ff      	movs	r0, #255	@ 0xff
 80006c4:	0a52      	lsrs	r2, r2, #9
 80006c6:	e784      	b.n	80005d2 <__aeabi_fadd+0xfe>
 80006c8:	1a77      	subs	r7, r6, r1
 80006ca:	017b      	lsls	r3, r7, #5
 80006cc:	d46b      	bmi.n	80007a6 <__aeabi_fadd+0x2d2>
 80006ce:	2f00      	cmp	r7, #0
 80006d0:	d000      	beq.n	80006d4 <__aeabi_fadd+0x200>
 80006d2:	e765      	b.n	80005a0 <__aeabi_fadd+0xcc>
 80006d4:	2400      	movs	r4, #0
 80006d6:	2000      	movs	r0, #0
 80006d8:	2200      	movs	r2, #0
 80006da:	e77a      	b.n	80005d2 <__aeabi_fadd+0xfe>
 80006dc:	22fe      	movs	r2, #254	@ 0xfe
 80006de:	1c6b      	adds	r3, r5, #1
 80006e0:	421a      	tst	r2, r3
 80006e2:	d149      	bne.n	8000778 <__aeabi_fadd+0x2a4>
 80006e4:	2d00      	cmp	r5, #0
 80006e6:	d000      	beq.n	80006ea <__aeabi_fadd+0x216>
 80006e8:	e09f      	b.n	800082a <__aeabi_fadd+0x356>
 80006ea:	2e00      	cmp	r6, #0
 80006ec:	d100      	bne.n	80006f0 <__aeabi_fadd+0x21c>
 80006ee:	e0ba      	b.n	8000866 <__aeabi_fadd+0x392>
 80006f0:	2900      	cmp	r1, #0
 80006f2:	d100      	bne.n	80006f6 <__aeabi_fadd+0x222>
 80006f4:	e0cf      	b.n	8000896 <__aeabi_fadd+0x3c2>
 80006f6:	1872      	adds	r2, r6, r1
 80006f8:	0153      	lsls	r3, r2, #5
 80006fa:	d400      	bmi.n	80006fe <__aeabi_fadd+0x22a>
 80006fc:	e0cd      	b.n	800089a <__aeabi_fadd+0x3c6>
 80006fe:	0192      	lsls	r2, r2, #6
 8000700:	2001      	movs	r0, #1
 8000702:	0a52      	lsrs	r2, r2, #9
 8000704:	e765      	b.n	80005d2 <__aeabi_fadd+0xfe>
 8000706:	2aff      	cmp	r2, #255	@ 0xff
 8000708:	d0d2      	beq.n	80006b0 <__aeabi_fadd+0x1dc>
 800070a:	2080      	movs	r0, #128	@ 0x80
 800070c:	04c0      	lsls	r0, r0, #19
 800070e:	4306      	orrs	r6, r0
 8000710:	2001      	movs	r0, #1
 8000712:	2b1b      	cmp	r3, #27
 8000714:	dc08      	bgt.n	8000728 <__aeabi_fadd+0x254>
 8000716:	0030      	movs	r0, r6
 8000718:	2420      	movs	r4, #32
 800071a:	40d8      	lsrs	r0, r3
 800071c:	1ae3      	subs	r3, r4, r3
 800071e:	409e      	lsls	r6, r3
 8000720:	0033      	movs	r3, r6
 8000722:	1e5c      	subs	r4, r3, #1
 8000724:	41a3      	sbcs	r3, r4
 8000726:	4318      	orrs	r0, r3
 8000728:	464c      	mov	r4, r9
 800072a:	0015      	movs	r5, r2
 800072c:	1a0e      	subs	r6, r1, r0
 800072e:	e732      	b.n	8000596 <__aeabi_fadd+0xc2>
 8000730:	0008      	movs	r0, r1
 8000732:	2220      	movs	r2, #32
 8000734:	40d8      	lsrs	r0, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	4099      	lsls	r1, r3
 800073a:	000b      	movs	r3, r1
 800073c:	1e5a      	subs	r2, r3, #1
 800073e:	4193      	sbcs	r3, r2
 8000740:	4303      	orrs	r3, r0
 8000742:	18f6      	adds	r6, r6, r3
 8000744:	0173      	lsls	r3, r6, #5
 8000746:	d59b      	bpl.n	8000680 <__aeabi_fadd+0x1ac>
 8000748:	3501      	adds	r5, #1
 800074a:	2dff      	cmp	r5, #255	@ 0xff
 800074c:	d100      	bne.n	8000750 <__aeabi_fadd+0x27c>
 800074e:	e73e      	b.n	80005ce <__aeabi_fadd+0xfa>
 8000750:	2301      	movs	r3, #1
 8000752:	494d      	ldr	r1, [pc, #308]	@ (8000888 <__aeabi_fadd+0x3b4>)
 8000754:	0872      	lsrs	r2, r6, #1
 8000756:	4033      	ands	r3, r6
 8000758:	400a      	ands	r2, r1
 800075a:	431a      	orrs	r2, r3
 800075c:	0016      	movs	r6, r2
 800075e:	0753      	lsls	r3, r2, #29
 8000760:	d004      	beq.n	800076c <__aeabi_fadd+0x298>
 8000762:	230f      	movs	r3, #15
 8000764:	4013      	ands	r3, r2
 8000766:	2b04      	cmp	r3, #4
 8000768:	d000      	beq.n	800076c <__aeabi_fadd+0x298>
 800076a:	e72a      	b.n	80005c2 <__aeabi_fadd+0xee>
 800076c:	0173      	lsls	r3, r6, #5
 800076e:	d500      	bpl.n	8000772 <__aeabi_fadd+0x29e>
 8000770:	e72a      	b.n	80005c8 <__aeabi_fadd+0xf4>
 8000772:	002b      	movs	r3, r5
 8000774:	08f7      	lsrs	r7, r6, #3
 8000776:	e6f7      	b.n	8000568 <__aeabi_fadd+0x94>
 8000778:	2bff      	cmp	r3, #255	@ 0xff
 800077a:	d100      	bne.n	800077e <__aeabi_fadd+0x2aa>
 800077c:	e727      	b.n	80005ce <__aeabi_fadd+0xfa>
 800077e:	1871      	adds	r1, r6, r1
 8000780:	0849      	lsrs	r1, r1, #1
 8000782:	074a      	lsls	r2, r1, #29
 8000784:	d02f      	beq.n	80007e6 <__aeabi_fadd+0x312>
 8000786:	220f      	movs	r2, #15
 8000788:	400a      	ands	r2, r1
 800078a:	2a04      	cmp	r2, #4
 800078c:	d02b      	beq.n	80007e6 <__aeabi_fadd+0x312>
 800078e:	1d0e      	adds	r6, r1, #4
 8000790:	e6e6      	b.n	8000560 <__aeabi_fadd+0x8c>
 8000792:	2aff      	cmp	r2, #255	@ 0xff
 8000794:	d08d      	beq.n	80006b2 <__aeabi_fadd+0x1de>
 8000796:	2080      	movs	r0, #128	@ 0x80
 8000798:	04c0      	lsls	r0, r0, #19
 800079a:	4306      	orrs	r6, r0
 800079c:	2b1b      	cmp	r3, #27
 800079e:	dd24      	ble.n	80007ea <__aeabi_fadd+0x316>
 80007a0:	0013      	movs	r3, r2
 80007a2:	1d4e      	adds	r6, r1, #5
 80007a4:	e6dc      	b.n	8000560 <__aeabi_fadd+0x8c>
 80007a6:	464c      	mov	r4, r9
 80007a8:	1b8f      	subs	r7, r1, r6
 80007aa:	e6f9      	b.n	80005a0 <__aeabi_fadd+0xcc>
 80007ac:	464c      	mov	r4, r9
 80007ae:	000e      	movs	r6, r1
 80007b0:	e6d6      	b.n	8000560 <__aeabi_fadd+0x8c>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d149      	bne.n	800084a <__aeabi_fadd+0x376>
 80007b6:	2900      	cmp	r1, #0
 80007b8:	d068      	beq.n	800088c <__aeabi_fadd+0x3b8>
 80007ba:	4667      	mov	r7, ip
 80007bc:	464c      	mov	r4, r9
 80007be:	e77c      	b.n	80006ba <__aeabi_fadd+0x1e6>
 80007c0:	1870      	adds	r0, r6, r1
 80007c2:	0143      	lsls	r3, r0, #5
 80007c4:	d574      	bpl.n	80008b0 <__aeabi_fadd+0x3dc>
 80007c6:	4930      	ldr	r1, [pc, #192]	@ (8000888 <__aeabi_fadd+0x3b4>)
 80007c8:	0840      	lsrs	r0, r0, #1
 80007ca:	4001      	ands	r1, r0
 80007cc:	0743      	lsls	r3, r0, #29
 80007ce:	d009      	beq.n	80007e4 <__aeabi_fadd+0x310>
 80007d0:	230f      	movs	r3, #15
 80007d2:	4003      	ands	r3, r0
 80007d4:	2b04      	cmp	r3, #4
 80007d6:	d005      	beq.n	80007e4 <__aeabi_fadd+0x310>
 80007d8:	2302      	movs	r3, #2
 80007da:	1d0e      	adds	r6, r1, #4
 80007dc:	e6c0      	b.n	8000560 <__aeabi_fadd+0x8c>
 80007de:	2301      	movs	r3, #1
 80007e0:	08cf      	lsrs	r7, r1, #3
 80007e2:	e6c1      	b.n	8000568 <__aeabi_fadd+0x94>
 80007e4:	2302      	movs	r3, #2
 80007e6:	08cf      	lsrs	r7, r1, #3
 80007e8:	e6be      	b.n	8000568 <__aeabi_fadd+0x94>
 80007ea:	2520      	movs	r5, #32
 80007ec:	0030      	movs	r0, r6
 80007ee:	40d8      	lsrs	r0, r3
 80007f0:	1aeb      	subs	r3, r5, r3
 80007f2:	409e      	lsls	r6, r3
 80007f4:	0033      	movs	r3, r6
 80007f6:	1e5d      	subs	r5, r3, #1
 80007f8:	41ab      	sbcs	r3, r5
 80007fa:	4303      	orrs	r3, r0
 80007fc:	0015      	movs	r5, r2
 80007fe:	185e      	adds	r6, r3, r1
 8000800:	e7a0      	b.n	8000744 <__aeabi_fadd+0x270>
 8000802:	2900      	cmp	r1, #0
 8000804:	d100      	bne.n	8000808 <__aeabi_fadd+0x334>
 8000806:	e765      	b.n	80006d4 <__aeabi_fadd+0x200>
 8000808:	464c      	mov	r4, r9
 800080a:	4667      	mov	r7, ip
 800080c:	e6ac      	b.n	8000568 <__aeabi_fadd+0x94>
 800080e:	1b8f      	subs	r7, r1, r6
 8000810:	017b      	lsls	r3, r7, #5
 8000812:	d52e      	bpl.n	8000872 <__aeabi_fadd+0x39e>
 8000814:	01bf      	lsls	r7, r7, #6
 8000816:	09bf      	lsrs	r7, r7, #6
 8000818:	0038      	movs	r0, r7
 800081a:	f000 fe49 	bl	80014b0 <__clzsi2>
 800081e:	003b      	movs	r3, r7
 8000820:	3805      	subs	r0, #5
 8000822:	4083      	lsls	r3, r0
 8000824:	464c      	mov	r4, r9
 8000826:	3501      	adds	r5, #1
 8000828:	e710      	b.n	800064c <__aeabi_fadd+0x178>
 800082a:	2e00      	cmp	r6, #0
 800082c:	d100      	bne.n	8000830 <__aeabi_fadd+0x35c>
 800082e:	e740      	b.n	80006b2 <__aeabi_fadd+0x1de>
 8000830:	2900      	cmp	r1, #0
 8000832:	d100      	bne.n	8000836 <__aeabi_fadd+0x362>
 8000834:	e741      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000836:	2380      	movs	r3, #128	@ 0x80
 8000838:	03db      	lsls	r3, r3, #15
 800083a:	429f      	cmp	r7, r3
 800083c:	d200      	bcs.n	8000840 <__aeabi_fadd+0x36c>
 800083e:	e73c      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000840:	459c      	cmp	ip, r3
 8000842:	d300      	bcc.n	8000846 <__aeabi_fadd+0x372>
 8000844:	e739      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000846:	4667      	mov	r7, ip
 8000848:	e737      	b.n	80006ba <__aeabi_fadd+0x1e6>
 800084a:	2900      	cmp	r1, #0
 800084c:	d100      	bne.n	8000850 <__aeabi_fadd+0x37c>
 800084e:	e734      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000850:	2380      	movs	r3, #128	@ 0x80
 8000852:	03db      	lsls	r3, r3, #15
 8000854:	429f      	cmp	r7, r3
 8000856:	d200      	bcs.n	800085a <__aeabi_fadd+0x386>
 8000858:	e72f      	b.n	80006ba <__aeabi_fadd+0x1e6>
 800085a:	459c      	cmp	ip, r3
 800085c:	d300      	bcc.n	8000860 <__aeabi_fadd+0x38c>
 800085e:	e72c      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000860:	464c      	mov	r4, r9
 8000862:	4667      	mov	r7, ip
 8000864:	e729      	b.n	80006ba <__aeabi_fadd+0x1e6>
 8000866:	2900      	cmp	r1, #0
 8000868:	d100      	bne.n	800086c <__aeabi_fadd+0x398>
 800086a:	e734      	b.n	80006d6 <__aeabi_fadd+0x202>
 800086c:	2300      	movs	r3, #0
 800086e:	08cf      	lsrs	r7, r1, #3
 8000870:	e67a      	b.n	8000568 <__aeabi_fadd+0x94>
 8000872:	464c      	mov	r4, r9
 8000874:	2301      	movs	r3, #1
 8000876:	08ff      	lsrs	r7, r7, #3
 8000878:	e676      	b.n	8000568 <__aeabi_fadd+0x94>
 800087a:	2f00      	cmp	r7, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_fadd+0x3ac>
 800087e:	e729      	b.n	80006d4 <__aeabi_fadd+0x200>
 8000880:	08ff      	lsrs	r7, r7, #3
 8000882:	e671      	b.n	8000568 <__aeabi_fadd+0x94>
 8000884:	fbffffff 	.word	0xfbffffff
 8000888:	7dffffff 	.word	0x7dffffff
 800088c:	2280      	movs	r2, #128	@ 0x80
 800088e:	2400      	movs	r4, #0
 8000890:	20ff      	movs	r0, #255	@ 0xff
 8000892:	03d2      	lsls	r2, r2, #15
 8000894:	e69d      	b.n	80005d2 <__aeabi_fadd+0xfe>
 8000896:	2300      	movs	r3, #0
 8000898:	e666      	b.n	8000568 <__aeabi_fadd+0x94>
 800089a:	2300      	movs	r3, #0
 800089c:	08d7      	lsrs	r7, r2, #3
 800089e:	e663      	b.n	8000568 <__aeabi_fadd+0x94>
 80008a0:	2001      	movs	r0, #1
 80008a2:	0172      	lsls	r2, r6, #5
 80008a4:	d500      	bpl.n	80008a8 <__aeabi_fadd+0x3d4>
 80008a6:	e6e7      	b.n	8000678 <__aeabi_fadd+0x1a4>
 80008a8:	0031      	movs	r1, r6
 80008aa:	2300      	movs	r3, #0
 80008ac:	08cf      	lsrs	r7, r1, #3
 80008ae:	e65b      	b.n	8000568 <__aeabi_fadd+0x94>
 80008b0:	2301      	movs	r3, #1
 80008b2:	08c7      	lsrs	r7, r0, #3
 80008b4:	e658      	b.n	8000568 <__aeabi_fadd+0x94>
 80008b6:	46c0      	nop			@ (mov r8, r8)

080008b8 <__aeabi_fdiv>:
 80008b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ba:	4646      	mov	r6, r8
 80008bc:	464f      	mov	r7, r9
 80008be:	46d6      	mov	lr, sl
 80008c0:	0245      	lsls	r5, r0, #9
 80008c2:	b5c0      	push	{r6, r7, lr}
 80008c4:	0fc3      	lsrs	r3, r0, #31
 80008c6:	0047      	lsls	r7, r0, #1
 80008c8:	4698      	mov	r8, r3
 80008ca:	1c0e      	adds	r6, r1, #0
 80008cc:	0a6d      	lsrs	r5, r5, #9
 80008ce:	0e3f      	lsrs	r7, r7, #24
 80008d0:	d05b      	beq.n	800098a <__aeabi_fdiv+0xd2>
 80008d2:	2fff      	cmp	r7, #255	@ 0xff
 80008d4:	d021      	beq.n	800091a <__aeabi_fdiv+0x62>
 80008d6:	2380      	movs	r3, #128	@ 0x80
 80008d8:	00ed      	lsls	r5, r5, #3
 80008da:	04db      	lsls	r3, r3, #19
 80008dc:	431d      	orrs	r5, r3
 80008de:	2300      	movs	r3, #0
 80008e0:	4699      	mov	r9, r3
 80008e2:	469a      	mov	sl, r3
 80008e4:	3f7f      	subs	r7, #127	@ 0x7f
 80008e6:	0274      	lsls	r4, r6, #9
 80008e8:	0073      	lsls	r3, r6, #1
 80008ea:	0a64      	lsrs	r4, r4, #9
 80008ec:	0e1b      	lsrs	r3, r3, #24
 80008ee:	0ff6      	lsrs	r6, r6, #31
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d020      	beq.n	8000936 <__aeabi_fdiv+0x7e>
 80008f4:	2bff      	cmp	r3, #255	@ 0xff
 80008f6:	d043      	beq.n	8000980 <__aeabi_fdiv+0xc8>
 80008f8:	2280      	movs	r2, #128	@ 0x80
 80008fa:	2000      	movs	r0, #0
 80008fc:	00e4      	lsls	r4, r4, #3
 80008fe:	04d2      	lsls	r2, r2, #19
 8000900:	4314      	orrs	r4, r2
 8000902:	3b7f      	subs	r3, #127	@ 0x7f
 8000904:	4642      	mov	r2, r8
 8000906:	1aff      	subs	r7, r7, r3
 8000908:	464b      	mov	r3, r9
 800090a:	4072      	eors	r2, r6
 800090c:	2b0f      	cmp	r3, #15
 800090e:	d900      	bls.n	8000912 <__aeabi_fdiv+0x5a>
 8000910:	e09d      	b.n	8000a4e <__aeabi_fdiv+0x196>
 8000912:	4971      	ldr	r1, [pc, #452]	@ (8000ad8 <__aeabi_fdiv+0x220>)
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	58cb      	ldr	r3, [r1, r3]
 8000918:	469f      	mov	pc, r3
 800091a:	2d00      	cmp	r5, #0
 800091c:	d15a      	bne.n	80009d4 <__aeabi_fdiv+0x11c>
 800091e:	2308      	movs	r3, #8
 8000920:	4699      	mov	r9, r3
 8000922:	3b06      	subs	r3, #6
 8000924:	0274      	lsls	r4, r6, #9
 8000926:	469a      	mov	sl, r3
 8000928:	0073      	lsls	r3, r6, #1
 800092a:	27ff      	movs	r7, #255	@ 0xff
 800092c:	0a64      	lsrs	r4, r4, #9
 800092e:	0e1b      	lsrs	r3, r3, #24
 8000930:	0ff6      	lsrs	r6, r6, #31
 8000932:	2b00      	cmp	r3, #0
 8000934:	d1de      	bne.n	80008f4 <__aeabi_fdiv+0x3c>
 8000936:	2c00      	cmp	r4, #0
 8000938:	d13b      	bne.n	80009b2 <__aeabi_fdiv+0xfa>
 800093a:	2301      	movs	r3, #1
 800093c:	4642      	mov	r2, r8
 800093e:	4649      	mov	r1, r9
 8000940:	4072      	eors	r2, r6
 8000942:	4319      	orrs	r1, r3
 8000944:	290e      	cmp	r1, #14
 8000946:	d818      	bhi.n	800097a <__aeabi_fdiv+0xc2>
 8000948:	4864      	ldr	r0, [pc, #400]	@ (8000adc <__aeabi_fdiv+0x224>)
 800094a:	0089      	lsls	r1, r1, #2
 800094c:	5841      	ldr	r1, [r0, r1]
 800094e:	468f      	mov	pc, r1
 8000950:	4653      	mov	r3, sl
 8000952:	2b02      	cmp	r3, #2
 8000954:	d100      	bne.n	8000958 <__aeabi_fdiv+0xa0>
 8000956:	e0b8      	b.n	8000aca <__aeabi_fdiv+0x212>
 8000958:	2b03      	cmp	r3, #3
 800095a:	d06e      	beq.n	8000a3a <__aeabi_fdiv+0x182>
 800095c:	4642      	mov	r2, r8
 800095e:	002c      	movs	r4, r5
 8000960:	2b01      	cmp	r3, #1
 8000962:	d140      	bne.n	80009e6 <__aeabi_fdiv+0x12e>
 8000964:	2000      	movs	r0, #0
 8000966:	2400      	movs	r4, #0
 8000968:	05c0      	lsls	r0, r0, #23
 800096a:	4320      	orrs	r0, r4
 800096c:	07d2      	lsls	r2, r2, #31
 800096e:	4310      	orrs	r0, r2
 8000970:	bce0      	pop	{r5, r6, r7}
 8000972:	46ba      	mov	sl, r7
 8000974:	46b1      	mov	r9, r6
 8000976:	46a8      	mov	r8, r5
 8000978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800097a:	20ff      	movs	r0, #255	@ 0xff
 800097c:	2400      	movs	r4, #0
 800097e:	e7f3      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000980:	2c00      	cmp	r4, #0
 8000982:	d120      	bne.n	80009c6 <__aeabi_fdiv+0x10e>
 8000984:	2302      	movs	r3, #2
 8000986:	3fff      	subs	r7, #255	@ 0xff
 8000988:	e7d8      	b.n	800093c <__aeabi_fdiv+0x84>
 800098a:	2d00      	cmp	r5, #0
 800098c:	d105      	bne.n	800099a <__aeabi_fdiv+0xe2>
 800098e:	2304      	movs	r3, #4
 8000990:	4699      	mov	r9, r3
 8000992:	3b03      	subs	r3, #3
 8000994:	2700      	movs	r7, #0
 8000996:	469a      	mov	sl, r3
 8000998:	e7a5      	b.n	80008e6 <__aeabi_fdiv+0x2e>
 800099a:	0028      	movs	r0, r5
 800099c:	f000 fd88 	bl	80014b0 <__clzsi2>
 80009a0:	2776      	movs	r7, #118	@ 0x76
 80009a2:	1f43      	subs	r3, r0, #5
 80009a4:	409d      	lsls	r5, r3
 80009a6:	2300      	movs	r3, #0
 80009a8:	427f      	negs	r7, r7
 80009aa:	4699      	mov	r9, r3
 80009ac:	469a      	mov	sl, r3
 80009ae:	1a3f      	subs	r7, r7, r0
 80009b0:	e799      	b.n	80008e6 <__aeabi_fdiv+0x2e>
 80009b2:	0020      	movs	r0, r4
 80009b4:	f000 fd7c 	bl	80014b0 <__clzsi2>
 80009b8:	1f43      	subs	r3, r0, #5
 80009ba:	409c      	lsls	r4, r3
 80009bc:	2376      	movs	r3, #118	@ 0x76
 80009be:	425b      	negs	r3, r3
 80009c0:	1a1b      	subs	r3, r3, r0
 80009c2:	2000      	movs	r0, #0
 80009c4:	e79e      	b.n	8000904 <__aeabi_fdiv+0x4c>
 80009c6:	2303      	movs	r3, #3
 80009c8:	464a      	mov	r2, r9
 80009ca:	431a      	orrs	r2, r3
 80009cc:	4691      	mov	r9, r2
 80009ce:	2003      	movs	r0, #3
 80009d0:	33fc      	adds	r3, #252	@ 0xfc
 80009d2:	e797      	b.n	8000904 <__aeabi_fdiv+0x4c>
 80009d4:	230c      	movs	r3, #12
 80009d6:	4699      	mov	r9, r3
 80009d8:	3b09      	subs	r3, #9
 80009da:	27ff      	movs	r7, #255	@ 0xff
 80009dc:	469a      	mov	sl, r3
 80009de:	e782      	b.n	80008e6 <__aeabi_fdiv+0x2e>
 80009e0:	2803      	cmp	r0, #3
 80009e2:	d02c      	beq.n	8000a3e <__aeabi_fdiv+0x186>
 80009e4:	0032      	movs	r2, r6
 80009e6:	0038      	movs	r0, r7
 80009e8:	307f      	adds	r0, #127	@ 0x7f
 80009ea:	2800      	cmp	r0, #0
 80009ec:	dd47      	ble.n	8000a7e <__aeabi_fdiv+0x1c6>
 80009ee:	0763      	lsls	r3, r4, #29
 80009f0:	d004      	beq.n	80009fc <__aeabi_fdiv+0x144>
 80009f2:	230f      	movs	r3, #15
 80009f4:	4023      	ands	r3, r4
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	d000      	beq.n	80009fc <__aeabi_fdiv+0x144>
 80009fa:	3404      	adds	r4, #4
 80009fc:	0123      	lsls	r3, r4, #4
 80009fe:	d503      	bpl.n	8000a08 <__aeabi_fdiv+0x150>
 8000a00:	0038      	movs	r0, r7
 8000a02:	4b37      	ldr	r3, [pc, #220]	@ (8000ae0 <__aeabi_fdiv+0x228>)
 8000a04:	3080      	adds	r0, #128	@ 0x80
 8000a06:	401c      	ands	r4, r3
 8000a08:	28fe      	cmp	r0, #254	@ 0xfe
 8000a0a:	dcb6      	bgt.n	800097a <__aeabi_fdiv+0xc2>
 8000a0c:	01a4      	lsls	r4, r4, #6
 8000a0e:	0a64      	lsrs	r4, r4, #9
 8000a10:	b2c0      	uxtb	r0, r0
 8000a12:	e7a9      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000a14:	2480      	movs	r4, #128	@ 0x80
 8000a16:	2200      	movs	r2, #0
 8000a18:	20ff      	movs	r0, #255	@ 0xff
 8000a1a:	03e4      	lsls	r4, r4, #15
 8000a1c:	e7a4      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000a1e:	2380      	movs	r3, #128	@ 0x80
 8000a20:	03db      	lsls	r3, r3, #15
 8000a22:	421d      	tst	r5, r3
 8000a24:	d001      	beq.n	8000a2a <__aeabi_fdiv+0x172>
 8000a26:	421c      	tst	r4, r3
 8000a28:	d00b      	beq.n	8000a42 <__aeabi_fdiv+0x18a>
 8000a2a:	2480      	movs	r4, #128	@ 0x80
 8000a2c:	03e4      	lsls	r4, r4, #15
 8000a2e:	432c      	orrs	r4, r5
 8000a30:	0264      	lsls	r4, r4, #9
 8000a32:	4642      	mov	r2, r8
 8000a34:	20ff      	movs	r0, #255	@ 0xff
 8000a36:	0a64      	lsrs	r4, r4, #9
 8000a38:	e796      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000a3a:	4646      	mov	r6, r8
 8000a3c:	002c      	movs	r4, r5
 8000a3e:	2380      	movs	r3, #128	@ 0x80
 8000a40:	03db      	lsls	r3, r3, #15
 8000a42:	431c      	orrs	r4, r3
 8000a44:	0264      	lsls	r4, r4, #9
 8000a46:	0032      	movs	r2, r6
 8000a48:	20ff      	movs	r0, #255	@ 0xff
 8000a4a:	0a64      	lsrs	r4, r4, #9
 8000a4c:	e78c      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000a4e:	016d      	lsls	r5, r5, #5
 8000a50:	0160      	lsls	r0, r4, #5
 8000a52:	4285      	cmp	r5, r0
 8000a54:	d22d      	bcs.n	8000ab2 <__aeabi_fdiv+0x1fa>
 8000a56:	231b      	movs	r3, #27
 8000a58:	2400      	movs	r4, #0
 8000a5a:	3f01      	subs	r7, #1
 8000a5c:	2601      	movs	r6, #1
 8000a5e:	0029      	movs	r1, r5
 8000a60:	0064      	lsls	r4, r4, #1
 8000a62:	006d      	lsls	r5, r5, #1
 8000a64:	2900      	cmp	r1, #0
 8000a66:	db01      	blt.n	8000a6c <__aeabi_fdiv+0x1b4>
 8000a68:	4285      	cmp	r5, r0
 8000a6a:	d301      	bcc.n	8000a70 <__aeabi_fdiv+0x1b8>
 8000a6c:	1a2d      	subs	r5, r5, r0
 8000a6e:	4334      	orrs	r4, r6
 8000a70:	3b01      	subs	r3, #1
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d1f3      	bne.n	8000a5e <__aeabi_fdiv+0x1a6>
 8000a76:	1e6b      	subs	r3, r5, #1
 8000a78:	419d      	sbcs	r5, r3
 8000a7a:	432c      	orrs	r4, r5
 8000a7c:	e7b3      	b.n	80009e6 <__aeabi_fdiv+0x12e>
 8000a7e:	2301      	movs	r3, #1
 8000a80:	1a1b      	subs	r3, r3, r0
 8000a82:	2b1b      	cmp	r3, #27
 8000a84:	dd00      	ble.n	8000a88 <__aeabi_fdiv+0x1d0>
 8000a86:	e76d      	b.n	8000964 <__aeabi_fdiv+0xac>
 8000a88:	0021      	movs	r1, r4
 8000a8a:	379e      	adds	r7, #158	@ 0x9e
 8000a8c:	40d9      	lsrs	r1, r3
 8000a8e:	40bc      	lsls	r4, r7
 8000a90:	000b      	movs	r3, r1
 8000a92:	1e61      	subs	r1, r4, #1
 8000a94:	418c      	sbcs	r4, r1
 8000a96:	4323      	orrs	r3, r4
 8000a98:	0759      	lsls	r1, r3, #29
 8000a9a:	d004      	beq.n	8000aa6 <__aeabi_fdiv+0x1ee>
 8000a9c:	210f      	movs	r1, #15
 8000a9e:	4019      	ands	r1, r3
 8000aa0:	2904      	cmp	r1, #4
 8000aa2:	d000      	beq.n	8000aa6 <__aeabi_fdiv+0x1ee>
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	0159      	lsls	r1, r3, #5
 8000aa8:	d413      	bmi.n	8000ad2 <__aeabi_fdiv+0x21a>
 8000aaa:	019b      	lsls	r3, r3, #6
 8000aac:	2000      	movs	r0, #0
 8000aae:	0a5c      	lsrs	r4, r3, #9
 8000ab0:	e75a      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000ab2:	231a      	movs	r3, #26
 8000ab4:	2401      	movs	r4, #1
 8000ab6:	1a2d      	subs	r5, r5, r0
 8000ab8:	e7d0      	b.n	8000a5c <__aeabi_fdiv+0x1a4>
 8000aba:	1e98      	subs	r0, r3, #2
 8000abc:	4243      	negs	r3, r0
 8000abe:	4158      	adcs	r0, r3
 8000ac0:	4240      	negs	r0, r0
 8000ac2:	0032      	movs	r2, r6
 8000ac4:	2400      	movs	r4, #0
 8000ac6:	b2c0      	uxtb	r0, r0
 8000ac8:	e74e      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000aca:	4642      	mov	r2, r8
 8000acc:	20ff      	movs	r0, #255	@ 0xff
 8000ace:	2400      	movs	r4, #0
 8000ad0:	e74a      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	2400      	movs	r4, #0
 8000ad6:	e747      	b.n	8000968 <__aeabi_fdiv+0xb0>
 8000ad8:	08007080 	.word	0x08007080
 8000adc:	080070c0 	.word	0x080070c0
 8000ae0:	f7ffffff 	.word	0xf7ffffff

08000ae4 <__eqsf2>:
 8000ae4:	b570      	push	{r4, r5, r6, lr}
 8000ae6:	0042      	lsls	r2, r0, #1
 8000ae8:	024e      	lsls	r6, r1, #9
 8000aea:	004c      	lsls	r4, r1, #1
 8000aec:	0245      	lsls	r5, r0, #9
 8000aee:	0a6d      	lsrs	r5, r5, #9
 8000af0:	0e12      	lsrs	r2, r2, #24
 8000af2:	0fc3      	lsrs	r3, r0, #31
 8000af4:	0a76      	lsrs	r6, r6, #9
 8000af6:	0e24      	lsrs	r4, r4, #24
 8000af8:	0fc9      	lsrs	r1, r1, #31
 8000afa:	2aff      	cmp	r2, #255	@ 0xff
 8000afc:	d010      	beq.n	8000b20 <__eqsf2+0x3c>
 8000afe:	2cff      	cmp	r4, #255	@ 0xff
 8000b00:	d00c      	beq.n	8000b1c <__eqsf2+0x38>
 8000b02:	2001      	movs	r0, #1
 8000b04:	42a2      	cmp	r2, r4
 8000b06:	d10a      	bne.n	8000b1e <__eqsf2+0x3a>
 8000b08:	42b5      	cmp	r5, r6
 8000b0a:	d108      	bne.n	8000b1e <__eqsf2+0x3a>
 8000b0c:	428b      	cmp	r3, r1
 8000b0e:	d00f      	beq.n	8000b30 <__eqsf2+0x4c>
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d104      	bne.n	8000b1e <__eqsf2+0x3a>
 8000b14:	0028      	movs	r0, r5
 8000b16:	1e43      	subs	r3, r0, #1
 8000b18:	4198      	sbcs	r0, r3
 8000b1a:	e000      	b.n	8000b1e <__eqsf2+0x3a>
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	bd70      	pop	{r4, r5, r6, pc}
 8000b20:	2001      	movs	r0, #1
 8000b22:	2cff      	cmp	r4, #255	@ 0xff
 8000b24:	d1fb      	bne.n	8000b1e <__eqsf2+0x3a>
 8000b26:	4335      	orrs	r5, r6
 8000b28:	d1f9      	bne.n	8000b1e <__eqsf2+0x3a>
 8000b2a:	404b      	eors	r3, r1
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	e7f6      	b.n	8000b1e <__eqsf2+0x3a>
 8000b30:	2000      	movs	r0, #0
 8000b32:	e7f4      	b.n	8000b1e <__eqsf2+0x3a>

08000b34 <__gesf2>:
 8000b34:	b530      	push	{r4, r5, lr}
 8000b36:	0042      	lsls	r2, r0, #1
 8000b38:	0244      	lsls	r4, r0, #9
 8000b3a:	024d      	lsls	r5, r1, #9
 8000b3c:	0fc3      	lsrs	r3, r0, #31
 8000b3e:	0048      	lsls	r0, r1, #1
 8000b40:	0a64      	lsrs	r4, r4, #9
 8000b42:	0e12      	lsrs	r2, r2, #24
 8000b44:	0a6d      	lsrs	r5, r5, #9
 8000b46:	0e00      	lsrs	r0, r0, #24
 8000b48:	0fc9      	lsrs	r1, r1, #31
 8000b4a:	2aff      	cmp	r2, #255	@ 0xff
 8000b4c:	d018      	beq.n	8000b80 <__gesf2+0x4c>
 8000b4e:	28ff      	cmp	r0, #255	@ 0xff
 8000b50:	d00a      	beq.n	8000b68 <__gesf2+0x34>
 8000b52:	2a00      	cmp	r2, #0
 8000b54:	d11e      	bne.n	8000b94 <__gesf2+0x60>
 8000b56:	2800      	cmp	r0, #0
 8000b58:	d10a      	bne.n	8000b70 <__gesf2+0x3c>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d029      	beq.n	8000bb2 <__gesf2+0x7e>
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d12d      	bne.n	8000bbe <__gesf2+0x8a>
 8000b62:	0048      	lsls	r0, r1, #1
 8000b64:	3801      	subs	r0, #1
 8000b66:	bd30      	pop	{r4, r5, pc}
 8000b68:	2d00      	cmp	r5, #0
 8000b6a:	d125      	bne.n	8000bb8 <__gesf2+0x84>
 8000b6c:	2a00      	cmp	r2, #0
 8000b6e:	d101      	bne.n	8000b74 <__gesf2+0x40>
 8000b70:	2c00      	cmp	r4, #0
 8000b72:	d0f6      	beq.n	8000b62 <__gesf2+0x2e>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d019      	beq.n	8000bac <__gesf2+0x78>
 8000b78:	2001      	movs	r0, #1
 8000b7a:	425b      	negs	r3, r3
 8000b7c:	4318      	orrs	r0, r3
 8000b7e:	e7f2      	b.n	8000b66 <__gesf2+0x32>
 8000b80:	2c00      	cmp	r4, #0
 8000b82:	d119      	bne.n	8000bb8 <__gesf2+0x84>
 8000b84:	28ff      	cmp	r0, #255	@ 0xff
 8000b86:	d1f7      	bne.n	8000b78 <__gesf2+0x44>
 8000b88:	2d00      	cmp	r5, #0
 8000b8a:	d115      	bne.n	8000bb8 <__gesf2+0x84>
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	428b      	cmp	r3, r1
 8000b90:	d1f2      	bne.n	8000b78 <__gesf2+0x44>
 8000b92:	e7e8      	b.n	8000b66 <__gesf2+0x32>
 8000b94:	2800      	cmp	r0, #0
 8000b96:	d0ef      	beq.n	8000b78 <__gesf2+0x44>
 8000b98:	428b      	cmp	r3, r1
 8000b9a:	d1ed      	bne.n	8000b78 <__gesf2+0x44>
 8000b9c:	4282      	cmp	r2, r0
 8000b9e:	dceb      	bgt.n	8000b78 <__gesf2+0x44>
 8000ba0:	db04      	blt.n	8000bac <__gesf2+0x78>
 8000ba2:	42ac      	cmp	r4, r5
 8000ba4:	d8e8      	bhi.n	8000b78 <__gesf2+0x44>
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	42ac      	cmp	r4, r5
 8000baa:	d2dc      	bcs.n	8000b66 <__gesf2+0x32>
 8000bac:	0058      	lsls	r0, r3, #1
 8000bae:	3801      	subs	r0, #1
 8000bb0:	e7d9      	b.n	8000b66 <__gesf2+0x32>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d0d7      	beq.n	8000b66 <__gesf2+0x32>
 8000bb6:	e7df      	b.n	8000b78 <__gesf2+0x44>
 8000bb8:	2002      	movs	r0, #2
 8000bba:	4240      	negs	r0, r0
 8000bbc:	e7d3      	b.n	8000b66 <__gesf2+0x32>
 8000bbe:	428b      	cmp	r3, r1
 8000bc0:	d1da      	bne.n	8000b78 <__gesf2+0x44>
 8000bc2:	e7ee      	b.n	8000ba2 <__gesf2+0x6e>

08000bc4 <__lesf2>:
 8000bc4:	b530      	push	{r4, r5, lr}
 8000bc6:	0042      	lsls	r2, r0, #1
 8000bc8:	0244      	lsls	r4, r0, #9
 8000bca:	024d      	lsls	r5, r1, #9
 8000bcc:	0fc3      	lsrs	r3, r0, #31
 8000bce:	0048      	lsls	r0, r1, #1
 8000bd0:	0a64      	lsrs	r4, r4, #9
 8000bd2:	0e12      	lsrs	r2, r2, #24
 8000bd4:	0a6d      	lsrs	r5, r5, #9
 8000bd6:	0e00      	lsrs	r0, r0, #24
 8000bd8:	0fc9      	lsrs	r1, r1, #31
 8000bda:	2aff      	cmp	r2, #255	@ 0xff
 8000bdc:	d017      	beq.n	8000c0e <__lesf2+0x4a>
 8000bde:	28ff      	cmp	r0, #255	@ 0xff
 8000be0:	d00a      	beq.n	8000bf8 <__lesf2+0x34>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d11b      	bne.n	8000c1e <__lesf2+0x5a>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	d10a      	bne.n	8000c00 <__lesf2+0x3c>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d01d      	beq.n	8000c2a <__lesf2+0x66>
 8000bee:	2c00      	cmp	r4, #0
 8000bf0:	d12d      	bne.n	8000c4e <__lesf2+0x8a>
 8000bf2:	0048      	lsls	r0, r1, #1
 8000bf4:	3801      	subs	r0, #1
 8000bf6:	e011      	b.n	8000c1c <__lesf2+0x58>
 8000bf8:	2d00      	cmp	r5, #0
 8000bfa:	d10e      	bne.n	8000c1a <__lesf2+0x56>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d101      	bne.n	8000c04 <__lesf2+0x40>
 8000c00:	2c00      	cmp	r4, #0
 8000c02:	d0f6      	beq.n	8000bf2 <__lesf2+0x2e>
 8000c04:	428b      	cmp	r3, r1
 8000c06:	d10c      	bne.n	8000c22 <__lesf2+0x5e>
 8000c08:	0058      	lsls	r0, r3, #1
 8000c0a:	3801      	subs	r0, #1
 8000c0c:	e006      	b.n	8000c1c <__lesf2+0x58>
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d103      	bne.n	8000c1a <__lesf2+0x56>
 8000c12:	28ff      	cmp	r0, #255	@ 0xff
 8000c14:	d105      	bne.n	8000c22 <__lesf2+0x5e>
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d015      	beq.n	8000c46 <__lesf2+0x82>
 8000c1a:	2002      	movs	r0, #2
 8000c1c:	bd30      	pop	{r4, r5, pc}
 8000c1e:	2800      	cmp	r0, #0
 8000c20:	d106      	bne.n	8000c30 <__lesf2+0x6c>
 8000c22:	2001      	movs	r0, #1
 8000c24:	425b      	negs	r3, r3
 8000c26:	4318      	orrs	r0, r3
 8000c28:	e7f8      	b.n	8000c1c <__lesf2+0x58>
 8000c2a:	2c00      	cmp	r4, #0
 8000c2c:	d0f6      	beq.n	8000c1c <__lesf2+0x58>
 8000c2e:	e7f8      	b.n	8000c22 <__lesf2+0x5e>
 8000c30:	428b      	cmp	r3, r1
 8000c32:	d1f6      	bne.n	8000c22 <__lesf2+0x5e>
 8000c34:	4282      	cmp	r2, r0
 8000c36:	dcf4      	bgt.n	8000c22 <__lesf2+0x5e>
 8000c38:	dbe6      	blt.n	8000c08 <__lesf2+0x44>
 8000c3a:	42ac      	cmp	r4, r5
 8000c3c:	d8f1      	bhi.n	8000c22 <__lesf2+0x5e>
 8000c3e:	2000      	movs	r0, #0
 8000c40:	42ac      	cmp	r4, r5
 8000c42:	d2eb      	bcs.n	8000c1c <__lesf2+0x58>
 8000c44:	e7e0      	b.n	8000c08 <__lesf2+0x44>
 8000c46:	2000      	movs	r0, #0
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d1ea      	bne.n	8000c22 <__lesf2+0x5e>
 8000c4c:	e7e6      	b.n	8000c1c <__lesf2+0x58>
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d1e7      	bne.n	8000c22 <__lesf2+0x5e>
 8000c52:	e7f2      	b.n	8000c3a <__lesf2+0x76>

08000c54 <__aeabi_fmul>:
 8000c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c56:	464f      	mov	r7, r9
 8000c58:	4646      	mov	r6, r8
 8000c5a:	46d6      	mov	lr, sl
 8000c5c:	0044      	lsls	r4, r0, #1
 8000c5e:	b5c0      	push	{r6, r7, lr}
 8000c60:	0246      	lsls	r6, r0, #9
 8000c62:	1c0f      	adds	r7, r1, #0
 8000c64:	0a76      	lsrs	r6, r6, #9
 8000c66:	0e24      	lsrs	r4, r4, #24
 8000c68:	0fc5      	lsrs	r5, r0, #31
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d100      	bne.n	8000c70 <__aeabi_fmul+0x1c>
 8000c6e:	e0da      	b.n	8000e26 <__aeabi_fmul+0x1d2>
 8000c70:	2cff      	cmp	r4, #255	@ 0xff
 8000c72:	d074      	beq.n	8000d5e <__aeabi_fmul+0x10a>
 8000c74:	2380      	movs	r3, #128	@ 0x80
 8000c76:	00f6      	lsls	r6, r6, #3
 8000c78:	04db      	lsls	r3, r3, #19
 8000c7a:	431e      	orrs	r6, r3
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	4699      	mov	r9, r3
 8000c80:	469a      	mov	sl, r3
 8000c82:	3c7f      	subs	r4, #127	@ 0x7f
 8000c84:	027b      	lsls	r3, r7, #9
 8000c86:	0a5b      	lsrs	r3, r3, #9
 8000c88:	4698      	mov	r8, r3
 8000c8a:	007b      	lsls	r3, r7, #1
 8000c8c:	0e1b      	lsrs	r3, r3, #24
 8000c8e:	0fff      	lsrs	r7, r7, #31
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d074      	beq.n	8000d7e <__aeabi_fmul+0x12a>
 8000c94:	2bff      	cmp	r3, #255	@ 0xff
 8000c96:	d100      	bne.n	8000c9a <__aeabi_fmul+0x46>
 8000c98:	e08e      	b.n	8000db8 <__aeabi_fmul+0x164>
 8000c9a:	4642      	mov	r2, r8
 8000c9c:	2180      	movs	r1, #128	@ 0x80
 8000c9e:	00d2      	lsls	r2, r2, #3
 8000ca0:	04c9      	lsls	r1, r1, #19
 8000ca2:	4311      	orrs	r1, r2
 8000ca4:	3b7f      	subs	r3, #127	@ 0x7f
 8000ca6:	002a      	movs	r2, r5
 8000ca8:	18e4      	adds	r4, r4, r3
 8000caa:	464b      	mov	r3, r9
 8000cac:	407a      	eors	r2, r7
 8000cae:	4688      	mov	r8, r1
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	2b0a      	cmp	r3, #10
 8000cb4:	dc75      	bgt.n	8000da2 <__aeabi_fmul+0x14e>
 8000cb6:	464b      	mov	r3, r9
 8000cb8:	2000      	movs	r0, #0
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	dd0f      	ble.n	8000cde <__aeabi_fmul+0x8a>
 8000cbe:	4649      	mov	r1, r9
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	408b      	lsls	r3, r1
 8000cc4:	21a6      	movs	r1, #166	@ 0xa6
 8000cc6:	00c9      	lsls	r1, r1, #3
 8000cc8:	420b      	tst	r3, r1
 8000cca:	d169      	bne.n	8000da0 <__aeabi_fmul+0x14c>
 8000ccc:	2190      	movs	r1, #144	@ 0x90
 8000cce:	0089      	lsls	r1, r1, #2
 8000cd0:	420b      	tst	r3, r1
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fmul+0x82>
 8000cd4:	e100      	b.n	8000ed8 <__aeabi_fmul+0x284>
 8000cd6:	2188      	movs	r1, #136	@ 0x88
 8000cd8:	4219      	tst	r1, r3
 8000cda:	d000      	beq.n	8000cde <__aeabi_fmul+0x8a>
 8000cdc:	e0f5      	b.n	8000eca <__aeabi_fmul+0x276>
 8000cde:	4641      	mov	r1, r8
 8000ce0:	0409      	lsls	r1, r1, #16
 8000ce2:	0c09      	lsrs	r1, r1, #16
 8000ce4:	4643      	mov	r3, r8
 8000ce6:	0008      	movs	r0, r1
 8000ce8:	0c35      	lsrs	r5, r6, #16
 8000cea:	0436      	lsls	r6, r6, #16
 8000cec:	0c1b      	lsrs	r3, r3, #16
 8000cee:	0c36      	lsrs	r6, r6, #16
 8000cf0:	4370      	muls	r0, r6
 8000cf2:	4369      	muls	r1, r5
 8000cf4:	435e      	muls	r6, r3
 8000cf6:	435d      	muls	r5, r3
 8000cf8:	1876      	adds	r6, r6, r1
 8000cfa:	0c03      	lsrs	r3, r0, #16
 8000cfc:	199b      	adds	r3, r3, r6
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	d903      	bls.n	8000d0a <__aeabi_fmul+0xb6>
 8000d02:	2180      	movs	r1, #128	@ 0x80
 8000d04:	0249      	lsls	r1, r1, #9
 8000d06:	468c      	mov	ip, r1
 8000d08:	4465      	add	r5, ip
 8000d0a:	0400      	lsls	r0, r0, #16
 8000d0c:	0419      	lsls	r1, r3, #16
 8000d0e:	0c00      	lsrs	r0, r0, #16
 8000d10:	1809      	adds	r1, r1, r0
 8000d12:	018e      	lsls	r6, r1, #6
 8000d14:	1e70      	subs	r0, r6, #1
 8000d16:	4186      	sbcs	r6, r0
 8000d18:	0c1b      	lsrs	r3, r3, #16
 8000d1a:	0e89      	lsrs	r1, r1, #26
 8000d1c:	195b      	adds	r3, r3, r5
 8000d1e:	430e      	orrs	r6, r1
 8000d20:	019b      	lsls	r3, r3, #6
 8000d22:	431e      	orrs	r6, r3
 8000d24:	011b      	lsls	r3, r3, #4
 8000d26:	d46c      	bmi.n	8000e02 <__aeabi_fmul+0x1ae>
 8000d28:	0023      	movs	r3, r4
 8000d2a:	337f      	adds	r3, #127	@ 0x7f
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	dc00      	bgt.n	8000d32 <__aeabi_fmul+0xde>
 8000d30:	e0b1      	b.n	8000e96 <__aeabi_fmul+0x242>
 8000d32:	0015      	movs	r5, r2
 8000d34:	0771      	lsls	r1, r6, #29
 8000d36:	d00b      	beq.n	8000d50 <__aeabi_fmul+0xfc>
 8000d38:	200f      	movs	r0, #15
 8000d3a:	0021      	movs	r1, r4
 8000d3c:	4030      	ands	r0, r6
 8000d3e:	2804      	cmp	r0, #4
 8000d40:	d006      	beq.n	8000d50 <__aeabi_fmul+0xfc>
 8000d42:	3604      	adds	r6, #4
 8000d44:	0132      	lsls	r2, r6, #4
 8000d46:	d503      	bpl.n	8000d50 <__aeabi_fmul+0xfc>
 8000d48:	4b6e      	ldr	r3, [pc, #440]	@ (8000f04 <__aeabi_fmul+0x2b0>)
 8000d4a:	401e      	ands	r6, r3
 8000d4c:	000b      	movs	r3, r1
 8000d4e:	3380      	adds	r3, #128	@ 0x80
 8000d50:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d52:	dd00      	ble.n	8000d56 <__aeabi_fmul+0x102>
 8000d54:	e0bd      	b.n	8000ed2 <__aeabi_fmul+0x27e>
 8000d56:	01b2      	lsls	r2, r6, #6
 8000d58:	0a52      	lsrs	r2, r2, #9
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	e048      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d000      	beq.n	8000d64 <__aeabi_fmul+0x110>
 8000d62:	e092      	b.n	8000e8a <__aeabi_fmul+0x236>
 8000d64:	2308      	movs	r3, #8
 8000d66:	4699      	mov	r9, r3
 8000d68:	3b06      	subs	r3, #6
 8000d6a:	469a      	mov	sl, r3
 8000d6c:	027b      	lsls	r3, r7, #9
 8000d6e:	0a5b      	lsrs	r3, r3, #9
 8000d70:	4698      	mov	r8, r3
 8000d72:	007b      	lsls	r3, r7, #1
 8000d74:	24ff      	movs	r4, #255	@ 0xff
 8000d76:	0e1b      	lsrs	r3, r3, #24
 8000d78:	0fff      	lsrs	r7, r7, #31
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d18a      	bne.n	8000c94 <__aeabi_fmul+0x40>
 8000d7e:	4642      	mov	r2, r8
 8000d80:	2a00      	cmp	r2, #0
 8000d82:	d164      	bne.n	8000e4e <__aeabi_fmul+0x1fa>
 8000d84:	4649      	mov	r1, r9
 8000d86:	3201      	adds	r2, #1
 8000d88:	4311      	orrs	r1, r2
 8000d8a:	4689      	mov	r9, r1
 8000d8c:	290a      	cmp	r1, #10
 8000d8e:	dc08      	bgt.n	8000da2 <__aeabi_fmul+0x14e>
 8000d90:	407d      	eors	r5, r7
 8000d92:	2001      	movs	r0, #1
 8000d94:	b2ea      	uxtb	r2, r5
 8000d96:	2902      	cmp	r1, #2
 8000d98:	dc91      	bgt.n	8000cbe <__aeabi_fmul+0x6a>
 8000d9a:	0015      	movs	r5, r2
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	e027      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000da0:	0015      	movs	r5, r2
 8000da2:	4653      	mov	r3, sl
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d100      	bne.n	8000daa <__aeabi_fmul+0x156>
 8000da8:	e093      	b.n	8000ed2 <__aeabi_fmul+0x27e>
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d01a      	beq.n	8000de4 <__aeabi_fmul+0x190>
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d12c      	bne.n	8000e0c <__aeabi_fmul+0x1b8>
 8000db2:	2300      	movs	r3, #0
 8000db4:	2200      	movs	r2, #0
 8000db6:	e01b      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000db8:	4643      	mov	r3, r8
 8000dba:	34ff      	adds	r4, #255	@ 0xff
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d055      	beq.n	8000e6c <__aeabi_fmul+0x218>
 8000dc0:	2103      	movs	r1, #3
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	430b      	orrs	r3, r1
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	2b0a      	cmp	r3, #10
 8000dca:	dc00      	bgt.n	8000dce <__aeabi_fmul+0x17a>
 8000dcc:	e092      	b.n	8000ef4 <__aeabi_fmul+0x2a0>
 8000dce:	2b0f      	cmp	r3, #15
 8000dd0:	d000      	beq.n	8000dd4 <__aeabi_fmul+0x180>
 8000dd2:	e08c      	b.n	8000eee <__aeabi_fmul+0x29a>
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	03d2      	lsls	r2, r2, #15
 8000dd8:	4216      	tst	r6, r2
 8000dda:	d003      	beq.n	8000de4 <__aeabi_fmul+0x190>
 8000ddc:	4643      	mov	r3, r8
 8000dde:	4213      	tst	r3, r2
 8000de0:	d100      	bne.n	8000de4 <__aeabi_fmul+0x190>
 8000de2:	e07d      	b.n	8000ee0 <__aeabi_fmul+0x28c>
 8000de4:	2280      	movs	r2, #128	@ 0x80
 8000de6:	03d2      	lsls	r2, r2, #15
 8000de8:	4332      	orrs	r2, r6
 8000dea:	0252      	lsls	r2, r2, #9
 8000dec:	0a52      	lsrs	r2, r2, #9
 8000dee:	23ff      	movs	r3, #255	@ 0xff
 8000df0:	05d8      	lsls	r0, r3, #23
 8000df2:	07ed      	lsls	r5, r5, #31
 8000df4:	4310      	orrs	r0, r2
 8000df6:	4328      	orrs	r0, r5
 8000df8:	bce0      	pop	{r5, r6, r7}
 8000dfa:	46ba      	mov	sl, r7
 8000dfc:	46b1      	mov	r9, r6
 8000dfe:	46a8      	mov	r8, r5
 8000e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e02:	2301      	movs	r3, #1
 8000e04:	0015      	movs	r5, r2
 8000e06:	0871      	lsrs	r1, r6, #1
 8000e08:	401e      	ands	r6, r3
 8000e0a:	430e      	orrs	r6, r1
 8000e0c:	0023      	movs	r3, r4
 8000e0e:	3380      	adds	r3, #128	@ 0x80
 8000e10:	1c61      	adds	r1, r4, #1
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	dd41      	ble.n	8000e9a <__aeabi_fmul+0x246>
 8000e16:	0772      	lsls	r2, r6, #29
 8000e18:	d094      	beq.n	8000d44 <__aeabi_fmul+0xf0>
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	4032      	ands	r2, r6
 8000e1e:	2a04      	cmp	r2, #4
 8000e20:	d000      	beq.n	8000e24 <__aeabi_fmul+0x1d0>
 8000e22:	e78e      	b.n	8000d42 <__aeabi_fmul+0xee>
 8000e24:	e78e      	b.n	8000d44 <__aeabi_fmul+0xf0>
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d105      	bne.n	8000e36 <__aeabi_fmul+0x1e2>
 8000e2a:	2304      	movs	r3, #4
 8000e2c:	4699      	mov	r9, r3
 8000e2e:	3b03      	subs	r3, #3
 8000e30:	2400      	movs	r4, #0
 8000e32:	469a      	mov	sl, r3
 8000e34:	e726      	b.n	8000c84 <__aeabi_fmul+0x30>
 8000e36:	0030      	movs	r0, r6
 8000e38:	f000 fb3a 	bl	80014b0 <__clzsi2>
 8000e3c:	2476      	movs	r4, #118	@ 0x76
 8000e3e:	1f43      	subs	r3, r0, #5
 8000e40:	409e      	lsls	r6, r3
 8000e42:	2300      	movs	r3, #0
 8000e44:	4264      	negs	r4, r4
 8000e46:	4699      	mov	r9, r3
 8000e48:	469a      	mov	sl, r3
 8000e4a:	1a24      	subs	r4, r4, r0
 8000e4c:	e71a      	b.n	8000c84 <__aeabi_fmul+0x30>
 8000e4e:	4640      	mov	r0, r8
 8000e50:	f000 fb2e 	bl	80014b0 <__clzsi2>
 8000e54:	464b      	mov	r3, r9
 8000e56:	1a24      	subs	r4, r4, r0
 8000e58:	3c76      	subs	r4, #118	@ 0x76
 8000e5a:	2b0a      	cmp	r3, #10
 8000e5c:	dca1      	bgt.n	8000da2 <__aeabi_fmul+0x14e>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	3805      	subs	r0, #5
 8000e62:	4083      	lsls	r3, r0
 8000e64:	407d      	eors	r5, r7
 8000e66:	4698      	mov	r8, r3
 8000e68:	b2ea      	uxtb	r2, r5
 8000e6a:	e724      	b.n	8000cb6 <__aeabi_fmul+0x62>
 8000e6c:	464a      	mov	r2, r9
 8000e6e:	3302      	adds	r3, #2
 8000e70:	4313      	orrs	r3, r2
 8000e72:	002a      	movs	r2, r5
 8000e74:	407a      	eors	r2, r7
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	2b0a      	cmp	r3, #10
 8000e7a:	dc92      	bgt.n	8000da2 <__aeabi_fmul+0x14e>
 8000e7c:	4649      	mov	r1, r9
 8000e7e:	0015      	movs	r5, r2
 8000e80:	2900      	cmp	r1, #0
 8000e82:	d026      	beq.n	8000ed2 <__aeabi_fmul+0x27e>
 8000e84:	4699      	mov	r9, r3
 8000e86:	2002      	movs	r0, #2
 8000e88:	e719      	b.n	8000cbe <__aeabi_fmul+0x6a>
 8000e8a:	230c      	movs	r3, #12
 8000e8c:	4699      	mov	r9, r3
 8000e8e:	3b09      	subs	r3, #9
 8000e90:	24ff      	movs	r4, #255	@ 0xff
 8000e92:	469a      	mov	sl, r3
 8000e94:	e6f6      	b.n	8000c84 <__aeabi_fmul+0x30>
 8000e96:	0015      	movs	r5, r2
 8000e98:	0021      	movs	r1, r4
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b1b      	cmp	r3, #27
 8000ea0:	dd00      	ble.n	8000ea4 <__aeabi_fmul+0x250>
 8000ea2:	e786      	b.n	8000db2 <__aeabi_fmul+0x15e>
 8000ea4:	319e      	adds	r1, #158	@ 0x9e
 8000ea6:	0032      	movs	r2, r6
 8000ea8:	408e      	lsls	r6, r1
 8000eaa:	40da      	lsrs	r2, r3
 8000eac:	1e73      	subs	r3, r6, #1
 8000eae:	419e      	sbcs	r6, r3
 8000eb0:	4332      	orrs	r2, r6
 8000eb2:	0753      	lsls	r3, r2, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fmul+0x26c>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fmul+0x26c>
 8000ebe:	3204      	adds	r2, #4
 8000ec0:	0153      	lsls	r3, r2, #5
 8000ec2:	d510      	bpl.n	8000ee6 <__aeabi_fmul+0x292>
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	e792      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000eca:	003d      	movs	r5, r7
 8000ecc:	4646      	mov	r6, r8
 8000ece:	4682      	mov	sl, r0
 8000ed0:	e767      	b.n	8000da2 <__aeabi_fmul+0x14e>
 8000ed2:	23ff      	movs	r3, #255	@ 0xff
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	e78b      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000ed8:	2280      	movs	r2, #128	@ 0x80
 8000eda:	2500      	movs	r5, #0
 8000edc:	03d2      	lsls	r2, r2, #15
 8000ede:	e786      	b.n	8000dee <__aeabi_fmul+0x19a>
 8000ee0:	003d      	movs	r5, r7
 8000ee2:	431a      	orrs	r2, r3
 8000ee4:	e783      	b.n	8000dee <__aeabi_fmul+0x19a>
 8000ee6:	0192      	lsls	r2, r2, #6
 8000ee8:	2300      	movs	r3, #0
 8000eea:	0a52      	lsrs	r2, r2, #9
 8000eec:	e780      	b.n	8000df0 <__aeabi_fmul+0x19c>
 8000eee:	003d      	movs	r5, r7
 8000ef0:	4646      	mov	r6, r8
 8000ef2:	e777      	b.n	8000de4 <__aeabi_fmul+0x190>
 8000ef4:	002a      	movs	r2, r5
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	407a      	eors	r2, r7
 8000efa:	408b      	lsls	r3, r1
 8000efc:	2003      	movs	r0, #3
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	e6e9      	b.n	8000cd6 <__aeabi_fmul+0x82>
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	f7ffffff 	.word	0xf7ffffff

08000f08 <__aeabi_fsub>:
 8000f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f0a:	4647      	mov	r7, r8
 8000f0c:	46ce      	mov	lr, r9
 8000f0e:	0243      	lsls	r3, r0, #9
 8000f10:	b580      	push	{r7, lr}
 8000f12:	0a5f      	lsrs	r7, r3, #9
 8000f14:	099b      	lsrs	r3, r3, #6
 8000f16:	0045      	lsls	r5, r0, #1
 8000f18:	004a      	lsls	r2, r1, #1
 8000f1a:	469c      	mov	ip, r3
 8000f1c:	024b      	lsls	r3, r1, #9
 8000f1e:	0fc4      	lsrs	r4, r0, #31
 8000f20:	0fce      	lsrs	r6, r1, #31
 8000f22:	0e2d      	lsrs	r5, r5, #24
 8000f24:	0a58      	lsrs	r0, r3, #9
 8000f26:	0e12      	lsrs	r2, r2, #24
 8000f28:	0999      	lsrs	r1, r3, #6
 8000f2a:	2aff      	cmp	r2, #255	@ 0xff
 8000f2c:	d06b      	beq.n	8001006 <__aeabi_fsub+0xfe>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	405e      	eors	r6, r3
 8000f32:	1aab      	subs	r3, r5, r2
 8000f34:	42b4      	cmp	r4, r6
 8000f36:	d04b      	beq.n	8000fd0 <__aeabi_fsub+0xc8>
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	dc00      	bgt.n	8000f3e <__aeabi_fsub+0x36>
 8000f3c:	e0ff      	b.n	800113e <__aeabi_fsub+0x236>
 8000f3e:	2a00      	cmp	r2, #0
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x3c>
 8000f42:	e088      	b.n	8001056 <__aeabi_fsub+0x14e>
 8000f44:	2dff      	cmp	r5, #255	@ 0xff
 8000f46:	d100      	bne.n	8000f4a <__aeabi_fsub+0x42>
 8000f48:	e0ef      	b.n	800112a <__aeabi_fsub+0x222>
 8000f4a:	2280      	movs	r2, #128	@ 0x80
 8000f4c:	04d2      	lsls	r2, r2, #19
 8000f4e:	4311      	orrs	r1, r2
 8000f50:	2001      	movs	r0, #1
 8000f52:	2b1b      	cmp	r3, #27
 8000f54:	dc08      	bgt.n	8000f68 <__aeabi_fsub+0x60>
 8000f56:	0008      	movs	r0, r1
 8000f58:	2220      	movs	r2, #32
 8000f5a:	40d8      	lsrs	r0, r3
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	4099      	lsls	r1, r3
 8000f60:	000b      	movs	r3, r1
 8000f62:	1e5a      	subs	r2, r3, #1
 8000f64:	4193      	sbcs	r3, r2
 8000f66:	4318      	orrs	r0, r3
 8000f68:	4663      	mov	r3, ip
 8000f6a:	1a1b      	subs	r3, r3, r0
 8000f6c:	469c      	mov	ip, r3
 8000f6e:	4663      	mov	r3, ip
 8000f70:	015b      	lsls	r3, r3, #5
 8000f72:	d400      	bmi.n	8000f76 <__aeabi_fsub+0x6e>
 8000f74:	e0cd      	b.n	8001112 <__aeabi_fsub+0x20a>
 8000f76:	4663      	mov	r3, ip
 8000f78:	019f      	lsls	r7, r3, #6
 8000f7a:	09bf      	lsrs	r7, r7, #6
 8000f7c:	0038      	movs	r0, r7
 8000f7e:	f000 fa97 	bl	80014b0 <__clzsi2>
 8000f82:	003b      	movs	r3, r7
 8000f84:	3805      	subs	r0, #5
 8000f86:	4083      	lsls	r3, r0
 8000f88:	4285      	cmp	r5, r0
 8000f8a:	dc00      	bgt.n	8000f8e <__aeabi_fsub+0x86>
 8000f8c:	e0a2      	b.n	80010d4 <__aeabi_fsub+0x1cc>
 8000f8e:	4ab7      	ldr	r2, [pc, #732]	@ (800126c <__aeabi_fsub+0x364>)
 8000f90:	1a2d      	subs	r5, r5, r0
 8000f92:	401a      	ands	r2, r3
 8000f94:	4694      	mov	ip, r2
 8000f96:	075a      	lsls	r2, r3, #29
 8000f98:	d100      	bne.n	8000f9c <__aeabi_fsub+0x94>
 8000f9a:	e0c3      	b.n	8001124 <__aeabi_fsub+0x21c>
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	2b04      	cmp	r3, #4
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x9e>
 8000fa4:	e0be      	b.n	8001124 <__aeabi_fsub+0x21c>
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	4698      	mov	r8, r3
 8000faa:	44c4      	add	ip, r8
 8000fac:	4663      	mov	r3, ip
 8000fae:	015b      	lsls	r3, r3, #5
 8000fb0:	d400      	bmi.n	8000fb4 <__aeabi_fsub+0xac>
 8000fb2:	e0b7      	b.n	8001124 <__aeabi_fsub+0x21c>
 8000fb4:	1c68      	adds	r0, r5, #1
 8000fb6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000fb8:	d000      	beq.n	8000fbc <__aeabi_fsub+0xb4>
 8000fba:	e0a5      	b.n	8001108 <__aeabi_fsub+0x200>
 8000fbc:	20ff      	movs	r0, #255	@ 0xff
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	05c0      	lsls	r0, r0, #23
 8000fc2:	4310      	orrs	r0, r2
 8000fc4:	07e4      	lsls	r4, r4, #31
 8000fc6:	4320      	orrs	r0, r4
 8000fc8:	bcc0      	pop	{r6, r7}
 8000fca:	46b9      	mov	r9, r7
 8000fcc:	46b0      	mov	r8, r6
 8000fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	dc00      	bgt.n	8000fd6 <__aeabi_fsub+0xce>
 8000fd4:	e1eb      	b.n	80013ae <__aeabi_fsub+0x4a6>
 8000fd6:	2a00      	cmp	r2, #0
 8000fd8:	d046      	beq.n	8001068 <__aeabi_fsub+0x160>
 8000fda:	2dff      	cmp	r5, #255	@ 0xff
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_fsub+0xd8>
 8000fde:	e0a4      	b.n	800112a <__aeabi_fsub+0x222>
 8000fe0:	2280      	movs	r2, #128	@ 0x80
 8000fe2:	04d2      	lsls	r2, r2, #19
 8000fe4:	4311      	orrs	r1, r2
 8000fe6:	2b1b      	cmp	r3, #27
 8000fe8:	dc00      	bgt.n	8000fec <__aeabi_fsub+0xe4>
 8000fea:	e0fb      	b.n	80011e4 <__aeabi_fsub+0x2dc>
 8000fec:	2305      	movs	r3, #5
 8000fee:	4698      	mov	r8, r3
 8000ff0:	002b      	movs	r3, r5
 8000ff2:	44c4      	add	ip, r8
 8000ff4:	4662      	mov	r2, ip
 8000ff6:	08d7      	lsrs	r7, r2, #3
 8000ff8:	2bff      	cmp	r3, #255	@ 0xff
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_fsub+0xf6>
 8000ffc:	e095      	b.n	800112a <__aeabi_fsub+0x222>
 8000ffe:	027a      	lsls	r2, r7, #9
 8001000:	0a52      	lsrs	r2, r2, #9
 8001002:	b2d8      	uxtb	r0, r3
 8001004:	e7dc      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 8001006:	002b      	movs	r3, r5
 8001008:	3bff      	subs	r3, #255	@ 0xff
 800100a:	4699      	mov	r9, r3
 800100c:	2900      	cmp	r1, #0
 800100e:	d118      	bne.n	8001042 <__aeabi_fsub+0x13a>
 8001010:	2301      	movs	r3, #1
 8001012:	405e      	eors	r6, r3
 8001014:	42b4      	cmp	r4, r6
 8001016:	d100      	bne.n	800101a <__aeabi_fsub+0x112>
 8001018:	e0ca      	b.n	80011b0 <__aeabi_fsub+0x2a8>
 800101a:	464b      	mov	r3, r9
 800101c:	2b00      	cmp	r3, #0
 800101e:	d02d      	beq.n	800107c <__aeabi_fsub+0x174>
 8001020:	2d00      	cmp	r5, #0
 8001022:	d000      	beq.n	8001026 <__aeabi_fsub+0x11e>
 8001024:	e13c      	b.n	80012a0 <__aeabi_fsub+0x398>
 8001026:	23ff      	movs	r3, #255	@ 0xff
 8001028:	4664      	mov	r4, ip
 800102a:	2c00      	cmp	r4, #0
 800102c:	d100      	bne.n	8001030 <__aeabi_fsub+0x128>
 800102e:	e15f      	b.n	80012f0 <__aeabi_fsub+0x3e8>
 8001030:	1e5d      	subs	r5, r3, #1
 8001032:	2b01      	cmp	r3, #1
 8001034:	d100      	bne.n	8001038 <__aeabi_fsub+0x130>
 8001036:	e174      	b.n	8001322 <__aeabi_fsub+0x41a>
 8001038:	0034      	movs	r4, r6
 800103a:	2bff      	cmp	r3, #255	@ 0xff
 800103c:	d074      	beq.n	8001128 <__aeabi_fsub+0x220>
 800103e:	002b      	movs	r3, r5
 8001040:	e103      	b.n	800124a <__aeabi_fsub+0x342>
 8001042:	42b4      	cmp	r4, r6
 8001044:	d100      	bne.n	8001048 <__aeabi_fsub+0x140>
 8001046:	e09c      	b.n	8001182 <__aeabi_fsub+0x27a>
 8001048:	2b00      	cmp	r3, #0
 800104a:	d017      	beq.n	800107c <__aeabi_fsub+0x174>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d0ea      	beq.n	8001026 <__aeabi_fsub+0x11e>
 8001050:	0007      	movs	r7, r0
 8001052:	0034      	movs	r4, r6
 8001054:	e06c      	b.n	8001130 <__aeabi_fsub+0x228>
 8001056:	2900      	cmp	r1, #0
 8001058:	d0cc      	beq.n	8000ff4 <__aeabi_fsub+0xec>
 800105a:	1e5a      	subs	r2, r3, #1
 800105c:	2b01      	cmp	r3, #1
 800105e:	d02b      	beq.n	80010b8 <__aeabi_fsub+0x1b0>
 8001060:	2bff      	cmp	r3, #255	@ 0xff
 8001062:	d062      	beq.n	800112a <__aeabi_fsub+0x222>
 8001064:	0013      	movs	r3, r2
 8001066:	e773      	b.n	8000f50 <__aeabi_fsub+0x48>
 8001068:	2900      	cmp	r1, #0
 800106a:	d0c3      	beq.n	8000ff4 <__aeabi_fsub+0xec>
 800106c:	1e5a      	subs	r2, r3, #1
 800106e:	2b01      	cmp	r3, #1
 8001070:	d100      	bne.n	8001074 <__aeabi_fsub+0x16c>
 8001072:	e11e      	b.n	80012b2 <__aeabi_fsub+0x3aa>
 8001074:	2bff      	cmp	r3, #255	@ 0xff
 8001076:	d058      	beq.n	800112a <__aeabi_fsub+0x222>
 8001078:	0013      	movs	r3, r2
 800107a:	e7b4      	b.n	8000fe6 <__aeabi_fsub+0xde>
 800107c:	22fe      	movs	r2, #254	@ 0xfe
 800107e:	1c6b      	adds	r3, r5, #1
 8001080:	421a      	tst	r2, r3
 8001082:	d10d      	bne.n	80010a0 <__aeabi_fsub+0x198>
 8001084:	2d00      	cmp	r5, #0
 8001086:	d060      	beq.n	800114a <__aeabi_fsub+0x242>
 8001088:	4663      	mov	r3, ip
 800108a:	2b00      	cmp	r3, #0
 800108c:	d000      	beq.n	8001090 <__aeabi_fsub+0x188>
 800108e:	e120      	b.n	80012d2 <__aeabi_fsub+0x3ca>
 8001090:	2900      	cmp	r1, #0
 8001092:	d000      	beq.n	8001096 <__aeabi_fsub+0x18e>
 8001094:	e128      	b.n	80012e8 <__aeabi_fsub+0x3e0>
 8001096:	2280      	movs	r2, #128	@ 0x80
 8001098:	2400      	movs	r4, #0
 800109a:	20ff      	movs	r0, #255	@ 0xff
 800109c:	03d2      	lsls	r2, r2, #15
 800109e:	e78f      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 80010a0:	4663      	mov	r3, ip
 80010a2:	1a5f      	subs	r7, r3, r1
 80010a4:	017b      	lsls	r3, r7, #5
 80010a6:	d500      	bpl.n	80010aa <__aeabi_fsub+0x1a2>
 80010a8:	e0fe      	b.n	80012a8 <__aeabi_fsub+0x3a0>
 80010aa:	2f00      	cmp	r7, #0
 80010ac:	d000      	beq.n	80010b0 <__aeabi_fsub+0x1a8>
 80010ae:	e765      	b.n	8000f7c <__aeabi_fsub+0x74>
 80010b0:	2400      	movs	r4, #0
 80010b2:	2000      	movs	r0, #0
 80010b4:	2200      	movs	r2, #0
 80010b6:	e783      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 80010b8:	4663      	mov	r3, ip
 80010ba:	1a59      	subs	r1, r3, r1
 80010bc:	014b      	lsls	r3, r1, #5
 80010be:	d400      	bmi.n	80010c2 <__aeabi_fsub+0x1ba>
 80010c0:	e119      	b.n	80012f6 <__aeabi_fsub+0x3ee>
 80010c2:	018f      	lsls	r7, r1, #6
 80010c4:	09bf      	lsrs	r7, r7, #6
 80010c6:	0038      	movs	r0, r7
 80010c8:	f000 f9f2 	bl	80014b0 <__clzsi2>
 80010cc:	003b      	movs	r3, r7
 80010ce:	3805      	subs	r0, #5
 80010d0:	4083      	lsls	r3, r0
 80010d2:	2501      	movs	r5, #1
 80010d4:	2220      	movs	r2, #32
 80010d6:	1b40      	subs	r0, r0, r5
 80010d8:	3001      	adds	r0, #1
 80010da:	1a12      	subs	r2, r2, r0
 80010dc:	0019      	movs	r1, r3
 80010de:	4093      	lsls	r3, r2
 80010e0:	40c1      	lsrs	r1, r0
 80010e2:	1e5a      	subs	r2, r3, #1
 80010e4:	4193      	sbcs	r3, r2
 80010e6:	4319      	orrs	r1, r3
 80010e8:	468c      	mov	ip, r1
 80010ea:	1e0b      	subs	r3, r1, #0
 80010ec:	d0e1      	beq.n	80010b2 <__aeabi_fsub+0x1aa>
 80010ee:	075b      	lsls	r3, r3, #29
 80010f0:	d100      	bne.n	80010f4 <__aeabi_fsub+0x1ec>
 80010f2:	e152      	b.n	800139a <__aeabi_fsub+0x492>
 80010f4:	230f      	movs	r3, #15
 80010f6:	2500      	movs	r5, #0
 80010f8:	400b      	ands	r3, r1
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d000      	beq.n	8001100 <__aeabi_fsub+0x1f8>
 80010fe:	e752      	b.n	8000fa6 <__aeabi_fsub+0x9e>
 8001100:	2001      	movs	r0, #1
 8001102:	014a      	lsls	r2, r1, #5
 8001104:	d400      	bmi.n	8001108 <__aeabi_fsub+0x200>
 8001106:	e092      	b.n	800122e <__aeabi_fsub+0x326>
 8001108:	b2c0      	uxtb	r0, r0
 800110a:	4663      	mov	r3, ip
 800110c:	019a      	lsls	r2, r3, #6
 800110e:	0a52      	lsrs	r2, r2, #9
 8001110:	e756      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 8001112:	4663      	mov	r3, ip
 8001114:	075b      	lsls	r3, r3, #29
 8001116:	d005      	beq.n	8001124 <__aeabi_fsub+0x21c>
 8001118:	230f      	movs	r3, #15
 800111a:	4662      	mov	r2, ip
 800111c:	4013      	ands	r3, r2
 800111e:	2b04      	cmp	r3, #4
 8001120:	d000      	beq.n	8001124 <__aeabi_fsub+0x21c>
 8001122:	e740      	b.n	8000fa6 <__aeabi_fsub+0x9e>
 8001124:	002b      	movs	r3, r5
 8001126:	e765      	b.n	8000ff4 <__aeabi_fsub+0xec>
 8001128:	0007      	movs	r7, r0
 800112a:	2f00      	cmp	r7, #0
 800112c:	d100      	bne.n	8001130 <__aeabi_fsub+0x228>
 800112e:	e745      	b.n	8000fbc <__aeabi_fsub+0xb4>
 8001130:	2280      	movs	r2, #128	@ 0x80
 8001132:	03d2      	lsls	r2, r2, #15
 8001134:	433a      	orrs	r2, r7
 8001136:	0252      	lsls	r2, r2, #9
 8001138:	20ff      	movs	r0, #255	@ 0xff
 800113a:	0a52      	lsrs	r2, r2, #9
 800113c:	e740      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 800113e:	2b00      	cmp	r3, #0
 8001140:	d179      	bne.n	8001236 <__aeabi_fsub+0x32e>
 8001142:	22fe      	movs	r2, #254	@ 0xfe
 8001144:	1c6b      	adds	r3, r5, #1
 8001146:	421a      	tst	r2, r3
 8001148:	d1aa      	bne.n	80010a0 <__aeabi_fsub+0x198>
 800114a:	4663      	mov	r3, ip
 800114c:	2b00      	cmp	r3, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_fsub+0x24a>
 8001150:	e0f5      	b.n	800133e <__aeabi_fsub+0x436>
 8001152:	2900      	cmp	r1, #0
 8001154:	d100      	bne.n	8001158 <__aeabi_fsub+0x250>
 8001156:	e0d1      	b.n	80012fc <__aeabi_fsub+0x3f4>
 8001158:	1a5f      	subs	r7, r3, r1
 800115a:	2380      	movs	r3, #128	@ 0x80
 800115c:	04db      	lsls	r3, r3, #19
 800115e:	421f      	tst	r7, r3
 8001160:	d100      	bne.n	8001164 <__aeabi_fsub+0x25c>
 8001162:	e10e      	b.n	8001382 <__aeabi_fsub+0x47a>
 8001164:	4662      	mov	r2, ip
 8001166:	2401      	movs	r4, #1
 8001168:	1a8a      	subs	r2, r1, r2
 800116a:	4694      	mov	ip, r2
 800116c:	2000      	movs	r0, #0
 800116e:	4034      	ands	r4, r6
 8001170:	2a00      	cmp	r2, #0
 8001172:	d100      	bne.n	8001176 <__aeabi_fsub+0x26e>
 8001174:	e724      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 8001176:	2001      	movs	r0, #1
 8001178:	421a      	tst	r2, r3
 800117a:	d1c6      	bne.n	800110a <__aeabi_fsub+0x202>
 800117c:	2300      	movs	r3, #0
 800117e:	08d7      	lsrs	r7, r2, #3
 8001180:	e73d      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001182:	2b00      	cmp	r3, #0
 8001184:	d017      	beq.n	80011b6 <__aeabi_fsub+0x2ae>
 8001186:	2d00      	cmp	r5, #0
 8001188:	d000      	beq.n	800118c <__aeabi_fsub+0x284>
 800118a:	e0af      	b.n	80012ec <__aeabi_fsub+0x3e4>
 800118c:	23ff      	movs	r3, #255	@ 0xff
 800118e:	4665      	mov	r5, ip
 8001190:	2d00      	cmp	r5, #0
 8001192:	d100      	bne.n	8001196 <__aeabi_fsub+0x28e>
 8001194:	e0ad      	b.n	80012f2 <__aeabi_fsub+0x3ea>
 8001196:	1e5e      	subs	r6, r3, #1
 8001198:	2b01      	cmp	r3, #1
 800119a:	d100      	bne.n	800119e <__aeabi_fsub+0x296>
 800119c:	e089      	b.n	80012b2 <__aeabi_fsub+0x3aa>
 800119e:	2bff      	cmp	r3, #255	@ 0xff
 80011a0:	d0c2      	beq.n	8001128 <__aeabi_fsub+0x220>
 80011a2:	2e1b      	cmp	r6, #27
 80011a4:	dc00      	bgt.n	80011a8 <__aeabi_fsub+0x2a0>
 80011a6:	e0ab      	b.n	8001300 <__aeabi_fsub+0x3f8>
 80011a8:	1d4b      	adds	r3, r1, #5
 80011aa:	469c      	mov	ip, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	e721      	b.n	8000ff4 <__aeabi_fsub+0xec>
 80011b0:	464b      	mov	r3, r9
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d170      	bne.n	8001298 <__aeabi_fsub+0x390>
 80011b6:	22fe      	movs	r2, #254	@ 0xfe
 80011b8:	1c6b      	adds	r3, r5, #1
 80011ba:	421a      	tst	r2, r3
 80011bc:	d15e      	bne.n	800127c <__aeabi_fsub+0x374>
 80011be:	2d00      	cmp	r5, #0
 80011c0:	d000      	beq.n	80011c4 <__aeabi_fsub+0x2bc>
 80011c2:	e0c3      	b.n	800134c <__aeabi_fsub+0x444>
 80011c4:	4663      	mov	r3, ip
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d100      	bne.n	80011cc <__aeabi_fsub+0x2c4>
 80011ca:	e0d0      	b.n	800136e <__aeabi_fsub+0x466>
 80011cc:	2900      	cmp	r1, #0
 80011ce:	d100      	bne.n	80011d2 <__aeabi_fsub+0x2ca>
 80011d0:	e094      	b.n	80012fc <__aeabi_fsub+0x3f4>
 80011d2:	000a      	movs	r2, r1
 80011d4:	4462      	add	r2, ip
 80011d6:	0153      	lsls	r3, r2, #5
 80011d8:	d400      	bmi.n	80011dc <__aeabi_fsub+0x2d4>
 80011da:	e0d8      	b.n	800138e <__aeabi_fsub+0x486>
 80011dc:	0192      	lsls	r2, r2, #6
 80011de:	2001      	movs	r0, #1
 80011e0:	0a52      	lsrs	r2, r2, #9
 80011e2:	e6ed      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 80011e4:	0008      	movs	r0, r1
 80011e6:	2220      	movs	r2, #32
 80011e8:	40d8      	lsrs	r0, r3
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	4099      	lsls	r1, r3
 80011ee:	000b      	movs	r3, r1
 80011f0:	1e5a      	subs	r2, r3, #1
 80011f2:	4193      	sbcs	r3, r2
 80011f4:	4303      	orrs	r3, r0
 80011f6:	449c      	add	ip, r3
 80011f8:	4663      	mov	r3, ip
 80011fa:	015b      	lsls	r3, r3, #5
 80011fc:	d589      	bpl.n	8001112 <__aeabi_fsub+0x20a>
 80011fe:	3501      	adds	r5, #1
 8001200:	2dff      	cmp	r5, #255	@ 0xff
 8001202:	d100      	bne.n	8001206 <__aeabi_fsub+0x2fe>
 8001204:	e6da      	b.n	8000fbc <__aeabi_fsub+0xb4>
 8001206:	4662      	mov	r2, ip
 8001208:	2301      	movs	r3, #1
 800120a:	4919      	ldr	r1, [pc, #100]	@ (8001270 <__aeabi_fsub+0x368>)
 800120c:	4013      	ands	r3, r2
 800120e:	0852      	lsrs	r2, r2, #1
 8001210:	400a      	ands	r2, r1
 8001212:	431a      	orrs	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	4694      	mov	ip, r2
 8001218:	075b      	lsls	r3, r3, #29
 800121a:	d004      	beq.n	8001226 <__aeabi_fsub+0x31e>
 800121c:	230f      	movs	r3, #15
 800121e:	4013      	ands	r3, r2
 8001220:	2b04      	cmp	r3, #4
 8001222:	d000      	beq.n	8001226 <__aeabi_fsub+0x31e>
 8001224:	e6bf      	b.n	8000fa6 <__aeabi_fsub+0x9e>
 8001226:	4663      	mov	r3, ip
 8001228:	015b      	lsls	r3, r3, #5
 800122a:	d500      	bpl.n	800122e <__aeabi_fsub+0x326>
 800122c:	e6c2      	b.n	8000fb4 <__aeabi_fsub+0xac>
 800122e:	4663      	mov	r3, ip
 8001230:	08df      	lsrs	r7, r3, #3
 8001232:	002b      	movs	r3, r5
 8001234:	e6e3      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001236:	1b53      	subs	r3, r2, r5
 8001238:	2d00      	cmp	r5, #0
 800123a:	d100      	bne.n	800123e <__aeabi_fsub+0x336>
 800123c:	e6f4      	b.n	8001028 <__aeabi_fsub+0x120>
 800123e:	2080      	movs	r0, #128	@ 0x80
 8001240:	4664      	mov	r4, ip
 8001242:	04c0      	lsls	r0, r0, #19
 8001244:	4304      	orrs	r4, r0
 8001246:	46a4      	mov	ip, r4
 8001248:	0034      	movs	r4, r6
 800124a:	2001      	movs	r0, #1
 800124c:	2b1b      	cmp	r3, #27
 800124e:	dc09      	bgt.n	8001264 <__aeabi_fsub+0x35c>
 8001250:	2520      	movs	r5, #32
 8001252:	4660      	mov	r0, ip
 8001254:	40d8      	lsrs	r0, r3
 8001256:	1aeb      	subs	r3, r5, r3
 8001258:	4665      	mov	r5, ip
 800125a:	409d      	lsls	r5, r3
 800125c:	002b      	movs	r3, r5
 800125e:	1e5d      	subs	r5, r3, #1
 8001260:	41ab      	sbcs	r3, r5
 8001262:	4318      	orrs	r0, r3
 8001264:	1a0b      	subs	r3, r1, r0
 8001266:	469c      	mov	ip, r3
 8001268:	0015      	movs	r5, r2
 800126a:	e680      	b.n	8000f6e <__aeabi_fsub+0x66>
 800126c:	fbffffff 	.word	0xfbffffff
 8001270:	7dffffff 	.word	0x7dffffff
 8001274:	22fe      	movs	r2, #254	@ 0xfe
 8001276:	1c6b      	adds	r3, r5, #1
 8001278:	4213      	tst	r3, r2
 800127a:	d0a3      	beq.n	80011c4 <__aeabi_fsub+0x2bc>
 800127c:	2bff      	cmp	r3, #255	@ 0xff
 800127e:	d100      	bne.n	8001282 <__aeabi_fsub+0x37a>
 8001280:	e69c      	b.n	8000fbc <__aeabi_fsub+0xb4>
 8001282:	4461      	add	r1, ip
 8001284:	0849      	lsrs	r1, r1, #1
 8001286:	074a      	lsls	r2, r1, #29
 8001288:	d049      	beq.n	800131e <__aeabi_fsub+0x416>
 800128a:	220f      	movs	r2, #15
 800128c:	400a      	ands	r2, r1
 800128e:	2a04      	cmp	r2, #4
 8001290:	d045      	beq.n	800131e <__aeabi_fsub+0x416>
 8001292:	1d0a      	adds	r2, r1, #4
 8001294:	4694      	mov	ip, r2
 8001296:	e6ad      	b.n	8000ff4 <__aeabi_fsub+0xec>
 8001298:	2d00      	cmp	r5, #0
 800129a:	d100      	bne.n	800129e <__aeabi_fsub+0x396>
 800129c:	e776      	b.n	800118c <__aeabi_fsub+0x284>
 800129e:	e68d      	b.n	8000fbc <__aeabi_fsub+0xb4>
 80012a0:	0034      	movs	r4, r6
 80012a2:	20ff      	movs	r0, #255	@ 0xff
 80012a4:	2200      	movs	r2, #0
 80012a6:	e68b      	b.n	8000fc0 <__aeabi_fsub+0xb8>
 80012a8:	4663      	mov	r3, ip
 80012aa:	2401      	movs	r4, #1
 80012ac:	1acf      	subs	r7, r1, r3
 80012ae:	4034      	ands	r4, r6
 80012b0:	e664      	b.n	8000f7c <__aeabi_fsub+0x74>
 80012b2:	4461      	add	r1, ip
 80012b4:	014b      	lsls	r3, r1, #5
 80012b6:	d56d      	bpl.n	8001394 <__aeabi_fsub+0x48c>
 80012b8:	0848      	lsrs	r0, r1, #1
 80012ba:	4944      	ldr	r1, [pc, #272]	@ (80013cc <__aeabi_fsub+0x4c4>)
 80012bc:	4001      	ands	r1, r0
 80012be:	0743      	lsls	r3, r0, #29
 80012c0:	d02c      	beq.n	800131c <__aeabi_fsub+0x414>
 80012c2:	230f      	movs	r3, #15
 80012c4:	4003      	ands	r3, r0
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d028      	beq.n	800131c <__aeabi_fsub+0x414>
 80012ca:	1d0b      	adds	r3, r1, #4
 80012cc:	469c      	mov	ip, r3
 80012ce:	2302      	movs	r3, #2
 80012d0:	e690      	b.n	8000ff4 <__aeabi_fsub+0xec>
 80012d2:	2900      	cmp	r1, #0
 80012d4:	d100      	bne.n	80012d8 <__aeabi_fsub+0x3d0>
 80012d6:	e72b      	b.n	8001130 <__aeabi_fsub+0x228>
 80012d8:	2380      	movs	r3, #128	@ 0x80
 80012da:	03db      	lsls	r3, r3, #15
 80012dc:	429f      	cmp	r7, r3
 80012de:	d200      	bcs.n	80012e2 <__aeabi_fsub+0x3da>
 80012e0:	e726      	b.n	8001130 <__aeabi_fsub+0x228>
 80012e2:	4298      	cmp	r0, r3
 80012e4:	d300      	bcc.n	80012e8 <__aeabi_fsub+0x3e0>
 80012e6:	e723      	b.n	8001130 <__aeabi_fsub+0x228>
 80012e8:	2401      	movs	r4, #1
 80012ea:	4034      	ands	r4, r6
 80012ec:	0007      	movs	r7, r0
 80012ee:	e71f      	b.n	8001130 <__aeabi_fsub+0x228>
 80012f0:	0034      	movs	r4, r6
 80012f2:	468c      	mov	ip, r1
 80012f4:	e67e      	b.n	8000ff4 <__aeabi_fsub+0xec>
 80012f6:	2301      	movs	r3, #1
 80012f8:	08cf      	lsrs	r7, r1, #3
 80012fa:	e680      	b.n	8000ffe <__aeabi_fsub+0xf6>
 80012fc:	2300      	movs	r3, #0
 80012fe:	e67e      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001300:	2020      	movs	r0, #32
 8001302:	4665      	mov	r5, ip
 8001304:	1b80      	subs	r0, r0, r6
 8001306:	4085      	lsls	r5, r0
 8001308:	4663      	mov	r3, ip
 800130a:	0028      	movs	r0, r5
 800130c:	40f3      	lsrs	r3, r6
 800130e:	1e45      	subs	r5, r0, #1
 8001310:	41a8      	sbcs	r0, r5
 8001312:	4303      	orrs	r3, r0
 8001314:	469c      	mov	ip, r3
 8001316:	0015      	movs	r5, r2
 8001318:	448c      	add	ip, r1
 800131a:	e76d      	b.n	80011f8 <__aeabi_fsub+0x2f0>
 800131c:	2302      	movs	r3, #2
 800131e:	08cf      	lsrs	r7, r1, #3
 8001320:	e66d      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001322:	1b0f      	subs	r7, r1, r4
 8001324:	017b      	lsls	r3, r7, #5
 8001326:	d528      	bpl.n	800137a <__aeabi_fsub+0x472>
 8001328:	01bf      	lsls	r7, r7, #6
 800132a:	09bf      	lsrs	r7, r7, #6
 800132c:	0038      	movs	r0, r7
 800132e:	f000 f8bf 	bl	80014b0 <__clzsi2>
 8001332:	003b      	movs	r3, r7
 8001334:	3805      	subs	r0, #5
 8001336:	4083      	lsls	r3, r0
 8001338:	0034      	movs	r4, r6
 800133a:	2501      	movs	r5, #1
 800133c:	e6ca      	b.n	80010d4 <__aeabi_fsub+0x1cc>
 800133e:	2900      	cmp	r1, #0
 8001340:	d100      	bne.n	8001344 <__aeabi_fsub+0x43c>
 8001342:	e6b5      	b.n	80010b0 <__aeabi_fsub+0x1a8>
 8001344:	2401      	movs	r4, #1
 8001346:	0007      	movs	r7, r0
 8001348:	4034      	ands	r4, r6
 800134a:	e658      	b.n	8000ffe <__aeabi_fsub+0xf6>
 800134c:	4663      	mov	r3, ip
 800134e:	2b00      	cmp	r3, #0
 8001350:	d100      	bne.n	8001354 <__aeabi_fsub+0x44c>
 8001352:	e6e9      	b.n	8001128 <__aeabi_fsub+0x220>
 8001354:	2900      	cmp	r1, #0
 8001356:	d100      	bne.n	800135a <__aeabi_fsub+0x452>
 8001358:	e6ea      	b.n	8001130 <__aeabi_fsub+0x228>
 800135a:	2380      	movs	r3, #128	@ 0x80
 800135c:	03db      	lsls	r3, r3, #15
 800135e:	429f      	cmp	r7, r3
 8001360:	d200      	bcs.n	8001364 <__aeabi_fsub+0x45c>
 8001362:	e6e5      	b.n	8001130 <__aeabi_fsub+0x228>
 8001364:	4298      	cmp	r0, r3
 8001366:	d300      	bcc.n	800136a <__aeabi_fsub+0x462>
 8001368:	e6e2      	b.n	8001130 <__aeabi_fsub+0x228>
 800136a:	0007      	movs	r7, r0
 800136c:	e6e0      	b.n	8001130 <__aeabi_fsub+0x228>
 800136e:	2900      	cmp	r1, #0
 8001370:	d100      	bne.n	8001374 <__aeabi_fsub+0x46c>
 8001372:	e69e      	b.n	80010b2 <__aeabi_fsub+0x1aa>
 8001374:	2300      	movs	r3, #0
 8001376:	08cf      	lsrs	r7, r1, #3
 8001378:	e641      	b.n	8000ffe <__aeabi_fsub+0xf6>
 800137a:	0034      	movs	r4, r6
 800137c:	2301      	movs	r3, #1
 800137e:	08ff      	lsrs	r7, r7, #3
 8001380:	e63d      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001382:	2f00      	cmp	r7, #0
 8001384:	d100      	bne.n	8001388 <__aeabi_fsub+0x480>
 8001386:	e693      	b.n	80010b0 <__aeabi_fsub+0x1a8>
 8001388:	2300      	movs	r3, #0
 800138a:	08ff      	lsrs	r7, r7, #3
 800138c:	e637      	b.n	8000ffe <__aeabi_fsub+0xf6>
 800138e:	2300      	movs	r3, #0
 8001390:	08d7      	lsrs	r7, r2, #3
 8001392:	e634      	b.n	8000ffe <__aeabi_fsub+0xf6>
 8001394:	2301      	movs	r3, #1
 8001396:	08cf      	lsrs	r7, r1, #3
 8001398:	e631      	b.n	8000ffe <__aeabi_fsub+0xf6>
 800139a:	2280      	movs	r2, #128	@ 0x80
 800139c:	000b      	movs	r3, r1
 800139e:	04d2      	lsls	r2, r2, #19
 80013a0:	2001      	movs	r0, #1
 80013a2:	4013      	ands	r3, r2
 80013a4:	4211      	tst	r1, r2
 80013a6:	d000      	beq.n	80013aa <__aeabi_fsub+0x4a2>
 80013a8:	e6ae      	b.n	8001108 <__aeabi_fsub+0x200>
 80013aa:	08cf      	lsrs	r7, r1, #3
 80013ac:	e627      	b.n	8000ffe <__aeabi_fsub+0xf6>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d100      	bne.n	80013b4 <__aeabi_fsub+0x4ac>
 80013b2:	e75f      	b.n	8001274 <__aeabi_fsub+0x36c>
 80013b4:	1b56      	subs	r6, r2, r5
 80013b6:	2d00      	cmp	r5, #0
 80013b8:	d101      	bne.n	80013be <__aeabi_fsub+0x4b6>
 80013ba:	0033      	movs	r3, r6
 80013bc:	e6e7      	b.n	800118e <__aeabi_fsub+0x286>
 80013be:	2380      	movs	r3, #128	@ 0x80
 80013c0:	4660      	mov	r0, ip
 80013c2:	04db      	lsls	r3, r3, #19
 80013c4:	4318      	orrs	r0, r3
 80013c6:	4684      	mov	ip, r0
 80013c8:	e6eb      	b.n	80011a2 <__aeabi_fsub+0x29a>
 80013ca:	46c0      	nop			@ (mov r8, r8)
 80013cc:	7dffffff 	.word	0x7dffffff

080013d0 <__aeabi_f2iz>:
 80013d0:	0241      	lsls	r1, r0, #9
 80013d2:	0042      	lsls	r2, r0, #1
 80013d4:	0fc3      	lsrs	r3, r0, #31
 80013d6:	0a49      	lsrs	r1, r1, #9
 80013d8:	2000      	movs	r0, #0
 80013da:	0e12      	lsrs	r2, r2, #24
 80013dc:	2a7e      	cmp	r2, #126	@ 0x7e
 80013de:	dd03      	ble.n	80013e8 <__aeabi_f2iz+0x18>
 80013e0:	2a9d      	cmp	r2, #157	@ 0x9d
 80013e2:	dd02      	ble.n	80013ea <__aeabi_f2iz+0x1a>
 80013e4:	4a09      	ldr	r2, [pc, #36]	@ (800140c <__aeabi_f2iz+0x3c>)
 80013e6:	1898      	adds	r0, r3, r2
 80013e8:	4770      	bx	lr
 80013ea:	2080      	movs	r0, #128	@ 0x80
 80013ec:	0400      	lsls	r0, r0, #16
 80013ee:	4301      	orrs	r1, r0
 80013f0:	2a95      	cmp	r2, #149	@ 0x95
 80013f2:	dc07      	bgt.n	8001404 <__aeabi_f2iz+0x34>
 80013f4:	2096      	movs	r0, #150	@ 0x96
 80013f6:	1a82      	subs	r2, r0, r2
 80013f8:	40d1      	lsrs	r1, r2
 80013fa:	4248      	negs	r0, r1
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d1f3      	bne.n	80013e8 <__aeabi_f2iz+0x18>
 8001400:	0008      	movs	r0, r1
 8001402:	e7f1      	b.n	80013e8 <__aeabi_f2iz+0x18>
 8001404:	3a96      	subs	r2, #150	@ 0x96
 8001406:	4091      	lsls	r1, r2
 8001408:	e7f7      	b.n	80013fa <__aeabi_f2iz+0x2a>
 800140a:	46c0      	nop			@ (mov r8, r8)
 800140c:	7fffffff 	.word	0x7fffffff

08001410 <__aeabi_i2f>:
 8001410:	b570      	push	{r4, r5, r6, lr}
 8001412:	2800      	cmp	r0, #0
 8001414:	d012      	beq.n	800143c <__aeabi_i2f+0x2c>
 8001416:	17c3      	asrs	r3, r0, #31
 8001418:	18c5      	adds	r5, r0, r3
 800141a:	405d      	eors	r5, r3
 800141c:	0fc4      	lsrs	r4, r0, #31
 800141e:	0028      	movs	r0, r5
 8001420:	f000 f846 	bl	80014b0 <__clzsi2>
 8001424:	239e      	movs	r3, #158	@ 0x9e
 8001426:	1a1b      	subs	r3, r3, r0
 8001428:	2b96      	cmp	r3, #150	@ 0x96
 800142a:	dc0f      	bgt.n	800144c <__aeabi_i2f+0x3c>
 800142c:	2808      	cmp	r0, #8
 800142e:	d038      	beq.n	80014a2 <__aeabi_i2f+0x92>
 8001430:	3808      	subs	r0, #8
 8001432:	4085      	lsls	r5, r0
 8001434:	026d      	lsls	r5, r5, #9
 8001436:	0a6d      	lsrs	r5, r5, #9
 8001438:	b2d8      	uxtb	r0, r3
 800143a:	e002      	b.n	8001442 <__aeabi_i2f+0x32>
 800143c:	2400      	movs	r4, #0
 800143e:	2000      	movs	r0, #0
 8001440:	2500      	movs	r5, #0
 8001442:	05c0      	lsls	r0, r0, #23
 8001444:	4328      	orrs	r0, r5
 8001446:	07e4      	lsls	r4, r4, #31
 8001448:	4320      	orrs	r0, r4
 800144a:	bd70      	pop	{r4, r5, r6, pc}
 800144c:	2b99      	cmp	r3, #153	@ 0x99
 800144e:	dc14      	bgt.n	800147a <__aeabi_i2f+0x6a>
 8001450:	1f42      	subs	r2, r0, #5
 8001452:	4095      	lsls	r5, r2
 8001454:	002a      	movs	r2, r5
 8001456:	4915      	ldr	r1, [pc, #84]	@ (80014ac <__aeabi_i2f+0x9c>)
 8001458:	4011      	ands	r1, r2
 800145a:	0755      	lsls	r5, r2, #29
 800145c:	d01c      	beq.n	8001498 <__aeabi_i2f+0x88>
 800145e:	250f      	movs	r5, #15
 8001460:	402a      	ands	r2, r5
 8001462:	2a04      	cmp	r2, #4
 8001464:	d018      	beq.n	8001498 <__aeabi_i2f+0x88>
 8001466:	3104      	adds	r1, #4
 8001468:	08ca      	lsrs	r2, r1, #3
 800146a:	0149      	lsls	r1, r1, #5
 800146c:	d515      	bpl.n	800149a <__aeabi_i2f+0x8a>
 800146e:	239f      	movs	r3, #159	@ 0x9f
 8001470:	0252      	lsls	r2, r2, #9
 8001472:	1a18      	subs	r0, r3, r0
 8001474:	0a55      	lsrs	r5, r2, #9
 8001476:	b2c0      	uxtb	r0, r0
 8001478:	e7e3      	b.n	8001442 <__aeabi_i2f+0x32>
 800147a:	2205      	movs	r2, #5
 800147c:	0029      	movs	r1, r5
 800147e:	1a12      	subs	r2, r2, r0
 8001480:	40d1      	lsrs	r1, r2
 8001482:	0002      	movs	r2, r0
 8001484:	321b      	adds	r2, #27
 8001486:	4095      	lsls	r5, r2
 8001488:	002a      	movs	r2, r5
 800148a:	1e55      	subs	r5, r2, #1
 800148c:	41aa      	sbcs	r2, r5
 800148e:	430a      	orrs	r2, r1
 8001490:	4906      	ldr	r1, [pc, #24]	@ (80014ac <__aeabi_i2f+0x9c>)
 8001492:	4011      	ands	r1, r2
 8001494:	0755      	lsls	r5, r2, #29
 8001496:	d1e2      	bne.n	800145e <__aeabi_i2f+0x4e>
 8001498:	08ca      	lsrs	r2, r1, #3
 800149a:	0252      	lsls	r2, r2, #9
 800149c:	0a55      	lsrs	r5, r2, #9
 800149e:	b2d8      	uxtb	r0, r3
 80014a0:	e7cf      	b.n	8001442 <__aeabi_i2f+0x32>
 80014a2:	026d      	lsls	r5, r5, #9
 80014a4:	0a6d      	lsrs	r5, r5, #9
 80014a6:	308e      	adds	r0, #142	@ 0x8e
 80014a8:	e7cb      	b.n	8001442 <__aeabi_i2f+0x32>
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	fbffffff 	.word	0xfbffffff

080014b0 <__clzsi2>:
 80014b0:	211c      	movs	r1, #28
 80014b2:	2301      	movs	r3, #1
 80014b4:	041b      	lsls	r3, r3, #16
 80014b6:	4298      	cmp	r0, r3
 80014b8:	d301      	bcc.n	80014be <__clzsi2+0xe>
 80014ba:	0c00      	lsrs	r0, r0, #16
 80014bc:	3910      	subs	r1, #16
 80014be:	0a1b      	lsrs	r3, r3, #8
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d301      	bcc.n	80014c8 <__clzsi2+0x18>
 80014c4:	0a00      	lsrs	r0, r0, #8
 80014c6:	3908      	subs	r1, #8
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	4298      	cmp	r0, r3
 80014cc:	d301      	bcc.n	80014d2 <__clzsi2+0x22>
 80014ce:	0900      	lsrs	r0, r0, #4
 80014d0:	3904      	subs	r1, #4
 80014d2:	a202      	add	r2, pc, #8	@ (adr r2, 80014dc <__clzsi2+0x2c>)
 80014d4:	5c10      	ldrb	r0, [r2, r0]
 80014d6:	1840      	adds	r0, r0, r1
 80014d8:	4770      	bx	lr
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	02020304 	.word	0x02020304
 80014e0:	01010101 	.word	0x01010101
	...

080014ec <__clzdi2>:
 80014ec:	b510      	push	{r4, lr}
 80014ee:	2900      	cmp	r1, #0
 80014f0:	d103      	bne.n	80014fa <__clzdi2+0xe>
 80014f2:	f7ff ffdd 	bl	80014b0 <__clzsi2>
 80014f6:	3020      	adds	r0, #32
 80014f8:	e002      	b.n	8001500 <__clzdi2+0x14>
 80014fa:	0008      	movs	r0, r1
 80014fc:	f7ff ffd8 	bl	80014b0 <__clzsi2>
 8001500:	bd10      	pop	{r4, pc}
 8001502:	46c0      	nop			@ (mov r8, r8)

08001504 <Servo_Init>:
void Servo_Init(Servo_t *servo,
                TIM_HandleTypeDef *htim,
                uint32_t channel,
                uint16_t minPulseUs,
                uint16_t maxPulseUs)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
 8001510:	001a      	movs	r2, r3
 8001512:	1cbb      	adds	r3, r7, #2
 8001514:	801a      	strh	r2, [r3, #0]
    servo->htim       = htim;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	68ba      	ldr	r2, [r7, #8]
 800151a:	601a      	str	r2, [r3, #0]
    servo->channel    = channel;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	605a      	str	r2, [r3, #4]
    servo->minPulseUs = minPulseUs;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	1cba      	adds	r2, r7, #2
 8001526:	8812      	ldrh	r2, [r2, #0]
 8001528:	811a      	strh	r2, [r3, #8]
    servo->maxPulseUs = maxPulseUs;
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	2318      	movs	r3, #24
 800152e:	18fb      	adds	r3, r7, r3
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	8153      	strh	r3, [r2, #10]

    // Start PWM on this channel
    HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	0019      	movs	r1, r3
 800153e:	0010      	movs	r0, r2
 8001540:	f002 fb28 	bl	8003b94 <HAL_TIM_PWM_Start>

    // Go to center on power-up
    //Servo_WriteAngle(servo, 90.0f);
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	b004      	add	sp, #16
 800154a:	bd80      	pop	{r7, pc}

0800154c <Servo_WriteUs>:

void Servo_WriteUs(Servo_t *servo, uint16_t pulseUs)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	000a      	movs	r2, r1
 8001556:	1cbb      	adds	r3, r7, #2
 8001558:	801a      	strh	r2, [r3, #0]
    if (pulseUs < servo->minPulseUs) pulseUs = servo->minPulseUs;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	891b      	ldrh	r3, [r3, #8]
 800155e:	1cba      	adds	r2, r7, #2
 8001560:	8812      	ldrh	r2, [r2, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d203      	bcs.n	800156e <Servo_WriteUs+0x22>
 8001566:	1cbb      	adds	r3, r7, #2
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	8912      	ldrh	r2, [r2, #8]
 800156c:	801a      	strh	r2, [r3, #0]
    if (pulseUs > servo->maxPulseUs) pulseUs = servo->maxPulseUs;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	895b      	ldrh	r3, [r3, #10]
 8001572:	1cba      	adds	r2, r7, #2
 8001574:	8812      	ldrh	r2, [r2, #0]
 8001576:	429a      	cmp	r2, r3
 8001578:	d903      	bls.n	8001582 <Servo_WriteUs+0x36>
 800157a:	1cbb      	adds	r3, r7, #2
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	8952      	ldrh	r2, [r2, #10]
 8001580:	801a      	strh	r2, [r3, #0]

    uint32_t periodTicks = __HAL_TIM_GET_AUTORELOAD(servo->htim) + 1U;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	3301      	adds	r3, #1
 800158c:	60bb      	str	r3, [r7, #8]
    uint32_t ccr = (uint32_t)pulseUs * periodTicks / 20000U;
 800158e:	1cbb      	adds	r3, r7, #2
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	4353      	muls	r3, r2
 8001596:	4919      	ldr	r1, [pc, #100]	@ (80015fc <Servo_WriteUs+0xb0>)
 8001598:	0018      	movs	r0, r3
 800159a:	f7fe fdd1 	bl	8000140 <__udivsi3>
 800159e:	0003      	movs	r3, r0
 80015a0:	60fb      	str	r3, [r7, #12]

    if (ccr > periodTicks) ccr = periodTicks;
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d901      	bls.n	80015ae <Servo_WriteUs+0x62>
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d105      	bne.n	80015c2 <Servo_WriteUs+0x76>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80015c0:	e018      	b.n	80015f4 <Servo_WriteUs+0xa8>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b04      	cmp	r3, #4
 80015c8:	d105      	bne.n	80015d6 <Servo_WriteUs+0x8a>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80015d4:	e00e      	b.n	80015f4 <Servo_WriteUs+0xa8>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b08      	cmp	r3, #8
 80015dc:	d105      	bne.n	80015ea <Servo_WriteUs+0x9e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80015e8:	e004      	b.n	80015f4 <Servo_WriteUs+0xa8>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015f4:	46c0      	nop			@ (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b004      	add	sp, #16
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	00004e20 	.word	0x00004e20

08001600 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo_t *servo, float angleDeg)
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
    if (angleDeg < 0.0f)   angleDeg = 0.0f;
 800160a:	2100      	movs	r1, #0
 800160c:	6838      	ldr	r0, [r7, #0]
 800160e:	f7fe fe35 	bl	800027c <__aeabi_fcmplt>
 8001612:	1e03      	subs	r3, r0, #0
 8001614:	d001      	beq.n	800161a <Servo_WriteAngle+0x1a>
 8001616:	2300      	movs	r3, #0
 8001618:	603b      	str	r3, [r7, #0]
    if (angleDeg > 180.0f) angleDeg = 180.0f;
 800161a:	491d      	ldr	r1, [pc, #116]	@ (8001690 <Servo_WriteAngle+0x90>)
 800161c:	6838      	ldr	r0, [r7, #0]
 800161e:	f7fe fe41 	bl	80002a4 <__aeabi_fcmpgt>
 8001622:	1e03      	subs	r3, r0, #0
 8001624:	d001      	beq.n	800162a <Servo_WriteAngle+0x2a>
 8001626:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <Servo_WriteAngle+0x90>)
 8001628:	603b      	str	r3, [r7, #0]

    float span = (float)(servo->maxPulseUs - servo->minPulseUs);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	895b      	ldrh	r3, [r3, #10]
 800162e:	001a      	movs	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	891b      	ldrh	r3, [r3, #8]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	0018      	movs	r0, r3
 8001638:	f7ff feea 	bl	8001410 <__aeabi_i2f>
 800163c:	1c03      	adds	r3, r0, #0
 800163e:	60fb      	str	r3, [r7, #12]
    uint16_t pulse = (uint16_t)(servo->minPulseUs + (angleDeg / 180.0f) * span);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	891b      	ldrh	r3, [r3, #8]
 8001644:	0018      	movs	r0, r3
 8001646:	f7ff fee3 	bl	8001410 <__aeabi_i2f>
 800164a:	1c04      	adds	r4, r0, #0
 800164c:	4910      	ldr	r1, [pc, #64]	@ (8001690 <Servo_WriteAngle+0x90>)
 800164e:	6838      	ldr	r0, [r7, #0]
 8001650:	f7ff f932 	bl	80008b8 <__aeabi_fdiv>
 8001654:	1c03      	adds	r3, r0, #0
 8001656:	68f9      	ldr	r1, [r7, #12]
 8001658:	1c18      	adds	r0, r3, #0
 800165a:	f7ff fafb 	bl	8000c54 <__aeabi_fmul>
 800165e:	1c03      	adds	r3, r0, #0
 8001660:	1c19      	adds	r1, r3, #0
 8001662:	1c20      	adds	r0, r4, #0
 8001664:	f7fe ff36 	bl	80004d4 <__aeabi_fadd>
 8001668:	1c03      	adds	r3, r0, #0
 800166a:	250a      	movs	r5, #10
 800166c:	197c      	adds	r4, r7, r5
 800166e:	1c18      	adds	r0, r3, #0
 8001670:	f7fe fe4c 	bl	800030c <__aeabi_f2uiz>
 8001674:	0003      	movs	r3, r0
 8001676:	8023      	strh	r3, [r4, #0]

    Servo_WriteUs(servo, pulse);
 8001678:	197b      	adds	r3, r7, r5
 800167a:	881a      	ldrh	r2, [r3, #0]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	0011      	movs	r1, r2
 8001680:	0018      	movs	r0, r3
 8001682:	f7ff ff63 	bl	800154c <Servo_WriteUs>
}
 8001686:	46c0      	nop			@ (mov r8, r8)
 8001688:	46bd      	mov	sp, r7
 800168a:	b004      	add	sp, #16
 800168c:	bdb0      	pop	{r4, r5, r7, pc}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	43340000 	.word	0x43340000

08001694 <Gimbal_Init>:
// conservative safe limits for most servos
#define SERVO_MIN_US  1000U
#define SERVO_MAX_US  2000U

void Gimbal_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af02      	add	r7, sp, #8
    // PA0 -> TIM2_CH1 (Pan)
    Servo_Init(&gimbal.pan,  &htim2, TIM_CHANNEL_1, SERVO_MIN_US, SERVO_MAX_US);
 800169a:	23fa      	movs	r3, #250	@ 0xfa
 800169c:	009a      	lsls	r2, r3, #2
 800169e:	490b      	ldr	r1, [pc, #44]	@ (80016cc <Gimbal_Init+0x38>)
 80016a0:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <Gimbal_Init+0x3c>)
 80016a2:	23fa      	movs	r3, #250	@ 0xfa
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	0013      	movs	r3, r2
 80016aa:	2200      	movs	r2, #0
 80016ac:	f7ff ff2a 	bl	8001504 <Servo_Init>

    // PA1 -> TIM2_CH2 (Tilt)
    Servo_Init(&gimbal.tilt, &htim2, TIM_CHANNEL_2, SERVO_MIN_US, SERVO_MAX_US);
 80016b0:	23fa      	movs	r3, #250	@ 0xfa
 80016b2:	009a      	lsls	r2, r3, #2
 80016b4:	4905      	ldr	r1, [pc, #20]	@ (80016cc <Gimbal_Init+0x38>)
 80016b6:	4807      	ldr	r0, [pc, #28]	@ (80016d4 <Gimbal_Init+0x40>)
 80016b8:	23fa      	movs	r3, #250	@ 0xfa
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	0013      	movs	r3, r2
 80016c0:	2204      	movs	r2, #4
 80016c2:	f7ff ff1f 	bl	8001504 <Servo_Init>

    //Gimbal_Center();
}
 80016c6:	46c0      	nop			@ (mov r8, r8)
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200000a0 	.word	0x200000a0
 80016d0:	20000088 	.word	0x20000088
 80016d4:	20000094 	.word	0x20000094

080016d8 <Gimbal_SetAngles>:

void Gimbal_SetAngles(float panDeg, float tiltDeg)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    Servo_WriteAngle(&gimbal.pan,  panDeg);
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <Gimbal_SetAngles+0x2c>)
 80016e6:	1c11      	adds	r1, r2, #0
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff ff89 	bl	8001600 <Servo_WriteAngle>
    Servo_WriteAngle(&gimbal.tilt, tiltDeg);
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <Gimbal_SetAngles+0x30>)
 80016f2:	1c11      	adds	r1, r2, #0
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff ff83 	bl	8001600 <Servo_WriteAngle>
}
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	20000088 	.word	0x20000088
 8001708:	20000094 	.word	0x20000094

0800170c <Gimbal_Center>:

void Gimbal_Center(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
    Gimbal_SetAngles(90.0f, 90.0f);
 8001710:	4a04      	ldr	r2, [pc, #16]	@ (8001724 <Gimbal_Center+0x18>)
 8001712:	4b04      	ldr	r3, [pc, #16]	@ (8001724 <Gimbal_Center+0x18>)
 8001714:	1c11      	adds	r1, r2, #0
 8001716:	1c18      	adds	r0, r3, #0
 8001718:	f7ff ffde 	bl	80016d8 <Gimbal_SetAngles>
}
 800171c:	46c0      	nop			@ (mov r8, r8)
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	46c0      	nop			@ (mov r8, r8)
 8001724:	42b40000 	.word	0x42b40000

08001728 <ClampAngles>:
static uint32_t uart2_rx_count = 0;
static uint32_t commands_processed = 0;

/* ---------- Helper: clamp servo angles ---------- */
static void ClampAngles(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
    if (panAngle  < 0.0f)   panAngle  = 0.0f;
 800172c:	4b17      	ldr	r3, [pc, #92]	@ (800178c <ClampAngles+0x64>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2100      	movs	r1, #0
 8001732:	1c18      	adds	r0, r3, #0
 8001734:	f7fe fda2 	bl	800027c <__aeabi_fcmplt>
 8001738:	1e03      	subs	r3, r0, #0
 800173a:	d002      	beq.n	8001742 <ClampAngles+0x1a>
 800173c:	4b13      	ldr	r3, [pc, #76]	@ (800178c <ClampAngles+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
    if (panAngle  > 180.0f) panAngle  = 180.0f;
 8001742:	4b12      	ldr	r3, [pc, #72]	@ (800178c <ClampAngles+0x64>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4912      	ldr	r1, [pc, #72]	@ (8001790 <ClampAngles+0x68>)
 8001748:	1c18      	adds	r0, r3, #0
 800174a:	f7fe fdab 	bl	80002a4 <__aeabi_fcmpgt>
 800174e:	1e03      	subs	r3, r0, #0
 8001750:	d002      	beq.n	8001758 <ClampAngles+0x30>
 8001752:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <ClampAngles+0x64>)
 8001754:	4a0e      	ldr	r2, [pc, #56]	@ (8001790 <ClampAngles+0x68>)
 8001756:	601a      	str	r2, [r3, #0]
    if (tiltAngle < 0.0f)   tiltAngle = 0.0f;
 8001758:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <ClampAngles+0x6c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2100      	movs	r1, #0
 800175e:	1c18      	adds	r0, r3, #0
 8001760:	f7fe fd8c 	bl	800027c <__aeabi_fcmplt>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d002      	beq.n	800176e <ClampAngles+0x46>
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <ClampAngles+0x6c>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
    if (tiltAngle > 180.0f) tiltAngle = 180.0f;
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <ClampAngles+0x6c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4907      	ldr	r1, [pc, #28]	@ (8001790 <ClampAngles+0x68>)
 8001774:	1c18      	adds	r0, r3, #0
 8001776:	f7fe fd95 	bl	80002a4 <__aeabi_fcmpgt>
 800177a:	1e03      	subs	r3, r0, #0
 800177c:	d100      	bne.n	8001780 <ClampAngles+0x58>
}
 800177e:	e002      	b.n	8001786 <ClampAngles+0x5e>
    if (tiltAngle > 180.0f) tiltAngle = 180.0f;
 8001780:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <ClampAngles+0x6c>)
 8001782:	4a03      	ldr	r2, [pc, #12]	@ (8001790 <ClampAngles+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
}
 8001786:	46c0      	nop			@ (mov r8, r8)
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000000 	.word	0x20000000
 8001790:	43340000 	.word	0x43340000
 8001794:	20000004 	.word	0x20000004

08001798 <BT_StartReceive>:

#define PAN_STEP_DEG   3.0f
#define TILT_STEP_DEG  3.0f

static void BT_StartReceive(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, &bt_rx_byte, 1);
 800179c:	4904      	ldr	r1, [pc, #16]	@ (80017b0 <BT_StartReceive+0x18>)
 800179e:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <BT_StartReceive+0x1c>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	0018      	movs	r0, r3
 80017a4:	f002 ff84 	bl	80046b0 <HAL_UART_Receive_IT>
}
 80017a8:	46c0      	nop			@ (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	20000200 	.word	0x20000200
 80017b4:	200000e0 	.word	0x200000e0

080017b8 <BT_HandleFrame>:

static void BT_HandleFrame(const char *id, const char *value)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
    if (strcmp(value, "1") != 0) {
 80017c2:	4a3d      	ldr	r2, [pc, #244]	@ (80018b8 <BT_HandleFrame+0x100>)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	0011      	movs	r1, r2
 80017c8:	0018      	movs	r0, r3
 80017ca:	f7fe fc9d 	bl	8000108 <strcmp>
 80017ce:	1e03      	subs	r3, r0, #0
 80017d0:	d000      	beq.n	80017d4 <BT_HandleFrame+0x1c>
 80017d2:	e06c      	b.n	80018ae <BT_HandleFrame+0xf6>
        return;
    }

    if (strcmp(id, "DL") == 0) {
 80017d4:	4a39      	ldr	r2, [pc, #228]	@ (80018bc <BT_HandleFrame+0x104>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	0011      	movs	r1, r2
 80017da:	0018      	movs	r0, r3
 80017dc:	f7fe fc94 	bl	8000108 <strcmp>
 80017e0:	1e03      	subs	r3, r0, #0
 80017e2:	d10a      	bne.n	80017fa <BT_HandleFrame+0x42>
        panAngle -= PAN_STEP_DEG;
 80017e4:	4b36      	ldr	r3, [pc, #216]	@ (80018c0 <BT_HandleFrame+0x108>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4936      	ldr	r1, [pc, #216]	@ (80018c4 <BT_HandleFrame+0x10c>)
 80017ea:	1c18      	adds	r0, r3, #0
 80017ec:	f7ff fb8c 	bl	8000f08 <__aeabi_fsub>
 80017f0:	1c03      	adds	r3, r0, #0
 80017f2:	1c1a      	adds	r2, r3, #0
 80017f4:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <BT_HandleFrame+0x108>)
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	e046      	b.n	8001888 <BT_HandleFrame+0xd0>
    } else if (strcmp(id, "DR") == 0) {
 80017fa:	4a33      	ldr	r2, [pc, #204]	@ (80018c8 <BT_HandleFrame+0x110>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	0011      	movs	r1, r2
 8001800:	0018      	movs	r0, r3
 8001802:	f7fe fc81 	bl	8000108 <strcmp>
 8001806:	1e03      	subs	r3, r0, #0
 8001808:	d10a      	bne.n	8001820 <BT_HandleFrame+0x68>
        panAngle += PAN_STEP_DEG;
 800180a:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <BT_HandleFrame+0x108>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	492d      	ldr	r1, [pc, #180]	@ (80018c4 <BT_HandleFrame+0x10c>)
 8001810:	1c18      	adds	r0, r3, #0
 8001812:	f7fe fe5f 	bl	80004d4 <__aeabi_fadd>
 8001816:	1c03      	adds	r3, r0, #0
 8001818:	1c1a      	adds	r2, r3, #0
 800181a:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <BT_HandleFrame+0x108>)
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	e033      	b.n	8001888 <BT_HandleFrame+0xd0>
    } else if (strcmp(id, "DU") == 0) {
 8001820:	4a2a      	ldr	r2, [pc, #168]	@ (80018cc <BT_HandleFrame+0x114>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	0011      	movs	r1, r2
 8001826:	0018      	movs	r0, r3
 8001828:	f7fe fc6e 	bl	8000108 <strcmp>
 800182c:	1e03      	subs	r3, r0, #0
 800182e:	d10a      	bne.n	8001846 <BT_HandleFrame+0x8e>
        tiltAngle -= TILT_STEP_DEG;
 8001830:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4923      	ldr	r1, [pc, #140]	@ (80018c4 <BT_HandleFrame+0x10c>)
 8001836:	1c18      	adds	r0, r3, #0
 8001838:	f7ff fb66 	bl	8000f08 <__aeabi_fsub>
 800183c:	1c03      	adds	r3, r0, #0
 800183e:	1c1a      	adds	r2, r3, #0
 8001840:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	e020      	b.n	8001888 <BT_HandleFrame+0xd0>
    } else if (strcmp(id, "DD") == 0) {
 8001846:	4a23      	ldr	r2, [pc, #140]	@ (80018d4 <BT_HandleFrame+0x11c>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	0011      	movs	r1, r2
 800184c:	0018      	movs	r0, r3
 800184e:	f7fe fc5b 	bl	8000108 <strcmp>
 8001852:	1e03      	subs	r3, r0, #0
 8001854:	d10a      	bne.n	800186c <BT_HandleFrame+0xb4>
        tiltAngle += TILT_STEP_DEG;
 8001856:	4b1e      	ldr	r3, [pc, #120]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	491a      	ldr	r1, [pc, #104]	@ (80018c4 <BT_HandleFrame+0x10c>)
 800185c:	1c18      	adds	r0, r3, #0
 800185e:	f7fe fe39 	bl	80004d4 <__aeabi_fadd>
 8001862:	1c03      	adds	r3, r0, #0
 8001864:	1c1a      	adds	r2, r3, #0
 8001866:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	e00d      	b.n	8001888 <BT_HandleFrame+0xd0>
    } else if (strcmp(id, "DC") == 0) {
 800186c:	4a1a      	ldr	r2, [pc, #104]	@ (80018d8 <BT_HandleFrame+0x120>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	0011      	movs	r1, r2
 8001872:	0018      	movs	r0, r3
 8001874:	f7fe fc48 	bl	8000108 <strcmp>
 8001878:	1e03      	subs	r3, r0, #0
 800187a:	d105      	bne.n	8001888 <BT_HandleFrame+0xd0>
        panAngle  = 90.0f;
 800187c:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <BT_HandleFrame+0x108>)
 800187e:	4a17      	ldr	r2, [pc, #92]	@ (80018dc <BT_HandleFrame+0x124>)
 8001880:	601a      	str	r2, [r3, #0]
        tiltAngle = 90.0f;
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001884:	4a15      	ldr	r2, [pc, #84]	@ (80018dc <BT_HandleFrame+0x124>)
 8001886:	601a      	str	r2, [r3, #0]
    }

    ClampAngles();
 8001888:	f7ff ff4e 	bl	8001728 <ClampAngles>

    // store into targets and set flag  main loop will move the servos
    targetPan  = panAngle;
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <BT_HandleFrame+0x108>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <BT_HandleFrame+0x128>)
 8001892:	601a      	str	r2, [r3, #0]
    targetTilt = tiltAngle;
 8001894:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <BT_HandleFrame+0x118>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <BT_HandleFrame+0x12c>)
 800189a:	601a      	str	r2, [r3, #0]
    bt_cmd_pending = 1;
 800189c:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <BT_HandleFrame+0x130>)
 800189e:	2201      	movs	r2, #1
 80018a0:	701a      	strb	r2, [r3, #0]

    commands_processed++;
 80018a2:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <BT_HandleFrame+0x134>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <BT_HandleFrame+0x134>)
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	e000      	b.n	80018b0 <BT_HandleFrame+0xf8>
        return;
 80018ae:	46c0      	nop			@ (mov r8, r8)
}
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	08007020 	.word	0x08007020
 80018bc:	08007024 	.word	0x08007024
 80018c0:	20000000 	.word	0x20000000
 80018c4:	40400000 	.word	0x40400000
 80018c8:	08007028 	.word	0x08007028
 80018cc:	0800702c 	.word	0x0800702c
 80018d0:	20000004 	.word	0x20000004
 80018d4:	08007030 	.word	0x08007030
 80018d8:	08007034 	.word	0x08007034
 80018dc:	42b40000 	.word	0x42b40000
 80018e0:	20000008 	.word	0x20000008
 80018e4:	2000000c 	.word	0x2000000c
 80018e8:	200001f1 	.word	0x200001f1
 80018ec:	200001fc 	.word	0x200001fc

080018f0 <BT_ProcessByte>:


static void BT_ProcessByte(uint8_t byte)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	0002      	movs	r2, r0
 80018f8:	1dfb      	adds	r3, r7, #7
 80018fa:	701a      	strb	r2, [r3, #0]
    switch (btState)
 80018fc:	4b37      	ldr	r3, [pc, #220]	@ (80019dc <BT_ProcessByte+0xec>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b02      	cmp	r3, #2
 8001902:	d035      	beq.n	8001970 <BT_ProcessByte+0x80>
 8001904:	dc5c      	bgt.n	80019c0 <BT_ProcessByte+0xd0>
 8001906:	2b00      	cmp	r3, #0
 8001908:	d002      	beq.n	8001910 <BT_ProcessByte+0x20>
 800190a:	2b01      	cmp	r3, #1
 800190c:	d00e      	beq.n	800192c <BT_ProcessByte+0x3c>
 800190e:	e057      	b.n	80019c0 <BT_ProcessByte+0xd0>
    {
    case BT_WAIT_SOH:
        if (byte == 0x01) {
 8001910:	1dfb      	adds	r3, r7, #7
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d157      	bne.n	80019c8 <BT_ProcessByte+0xd8>
            bt_idIndex  = 0;
 8001918:	4b31      	ldr	r3, [pc, #196]	@ (80019e0 <BT_ProcessByte+0xf0>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
            bt_valIndex = 0;
 800191e:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <BT_ProcessByte+0xf4>)
 8001920:	2200      	movs	r2, #0
 8001922:	701a      	strb	r2, [r3, #0]
            btState     = BT_READ_ID;
 8001924:	4b2d      	ldr	r3, [pc, #180]	@ (80019dc <BT_ProcessByte+0xec>)
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
        }
        break;
 800192a:	e04d      	b.n	80019c8 <BT_ProcessByte+0xd8>

    case BT_READ_ID:
        if (byte == 0x02) {
 800192c:	1dfb      	adds	r3, r7, #7
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d10d      	bne.n	8001950 <BT_ProcessByte+0x60>
            if (bt_idIndex < BT_ID_BUF_SIZE)
 8001934:	4b2a      	ldr	r3, [pc, #168]	@ (80019e0 <BT_ProcessByte+0xf0>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d805      	bhi.n	8001948 <BT_ProcessByte+0x58>
                bt_idBuf[bt_idIndex] = '\0';
 800193c:	4b28      	ldr	r3, [pc, #160]	@ (80019e0 <BT_ProcessByte+0xf0>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	001a      	movs	r2, r3
 8001942:	4b29      	ldr	r3, [pc, #164]	@ (80019e8 <BT_ProcessByte+0xf8>)
 8001944:	2100      	movs	r1, #0
 8001946:	5499      	strb	r1, [r3, r2]
            btState = BT_READ_VALUE;
 8001948:	4b24      	ldr	r3, [pc, #144]	@ (80019dc <BT_ProcessByte+0xec>)
 800194a:	2202      	movs	r2, #2
 800194c:	701a      	strb	r2, [r3, #0]
        } else {
            if (bt_idIndex < BT_ID_BUF_SIZE - 1) {
                bt_idBuf[bt_idIndex++] = (char)byte;
            }
        }
        break;
 800194e:	e03d      	b.n	80019cc <BT_ProcessByte+0xdc>
            if (bt_idIndex < BT_ID_BUF_SIZE - 1) {
 8001950:	4b23      	ldr	r3, [pc, #140]	@ (80019e0 <BT_ProcessByte+0xf0>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b0e      	cmp	r3, #14
 8001956:	d839      	bhi.n	80019cc <BT_ProcessByte+0xdc>
                bt_idBuf[bt_idIndex++] = (char)byte;
 8001958:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <BT_ProcessByte+0xf0>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	b2d1      	uxtb	r1, r2
 8001960:	4a1f      	ldr	r2, [pc, #124]	@ (80019e0 <BT_ProcessByte+0xf0>)
 8001962:	7011      	strb	r1, [r2, #0]
 8001964:	0019      	movs	r1, r3
 8001966:	4b20      	ldr	r3, [pc, #128]	@ (80019e8 <BT_ProcessByte+0xf8>)
 8001968:	1dfa      	adds	r2, r7, #7
 800196a:	7812      	ldrb	r2, [r2, #0]
 800196c:	545a      	strb	r2, [r3, r1]
        break;
 800196e:	e02d      	b.n	80019cc <BT_ProcessByte+0xdc>

    case BT_READ_VALUE:
        if (byte == 0x03) {
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b03      	cmp	r3, #3
 8001976:	d113      	bne.n	80019a0 <BT_ProcessByte+0xb0>
            if (bt_valIndex < BT_VAL_BUF_SIZE)
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <BT_ProcessByte+0xf4>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b0f      	cmp	r3, #15
 800197e:	d805      	bhi.n	800198c <BT_ProcessByte+0x9c>
                bt_valBuf[bt_valIndex] = '\0';
 8001980:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <BT_ProcessByte+0xf4>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	001a      	movs	r2, r3
 8001986:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <BT_ProcessByte+0xfc>)
 8001988:	2100      	movs	r1, #0
 800198a:	5499      	strb	r1, [r3, r2]

            BT_HandleFrame(bt_idBuf, bt_valBuf);
 800198c:	4a17      	ldr	r2, [pc, #92]	@ (80019ec <BT_ProcessByte+0xfc>)
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <BT_ProcessByte+0xf8>)
 8001990:	0011      	movs	r1, r2
 8001992:	0018      	movs	r0, r3
 8001994:	f7ff ff10 	bl	80017b8 <BT_HandleFrame>
            btState = BT_WAIT_SOH;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <BT_ProcessByte+0xec>)
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
        } else {
            if (bt_valIndex < BT_VAL_BUF_SIZE - 1) {
                bt_valBuf[bt_valIndex++] = (char)byte;
            }
        }
        break;
 800199e:	e017      	b.n	80019d0 <BT_ProcessByte+0xe0>
            if (bt_valIndex < BT_VAL_BUF_SIZE - 1) {
 80019a0:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <BT_ProcessByte+0xf4>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b0e      	cmp	r3, #14
 80019a6:	d813      	bhi.n	80019d0 <BT_ProcessByte+0xe0>
                bt_valBuf[bt_valIndex++] = (char)byte;
 80019a8:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <BT_ProcessByte+0xf4>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	b2d1      	uxtb	r1, r2
 80019b0:	4a0c      	ldr	r2, [pc, #48]	@ (80019e4 <BT_ProcessByte+0xf4>)
 80019b2:	7011      	strb	r1, [r2, #0]
 80019b4:	0019      	movs	r1, r3
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <BT_ProcessByte+0xfc>)
 80019b8:	1dfa      	adds	r2, r7, #7
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	545a      	strb	r2, [r3, r1]
        break;
 80019be:	e007      	b.n	80019d0 <BT_ProcessByte+0xe0>

    default:
        btState = BT_WAIT_SOH;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <BT_ProcessByte+0xec>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]
        break;
 80019c6:	e004      	b.n	80019d2 <BT_ProcessByte+0xe2>
        break;
 80019c8:	46c0      	nop			@ (mov r8, r8)
 80019ca:	e002      	b.n	80019d2 <BT_ProcessByte+0xe2>
        break;
 80019cc:	46c0      	nop			@ (mov r8, r8)
 80019ce:	e000      	b.n	80019d2 <BT_ProcessByte+0xe2>
        break;
 80019d0:	46c0      	nop			@ (mov r8, r8)
    }
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b002      	add	sp, #8
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	20000226 	.word	0x20000226
 80019e0:	20000224 	.word	0x20000224
 80019e4:	20000225 	.word	0x20000225
 80019e8:	20000204 	.word	0x20000204
 80019ec:	20000214 	.word	0x20000214

080019f0 <PC_StartReceive>:
static uint8_t pc_rx_byte;
static char    pc_line_buf[PC_LINE_BUF_SIZE];
static uint8_t pc_line_idx = 0;

static void PC_StartReceive(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &pc_rx_byte, 1);
 80019f4:	4904      	ldr	r1, [pc, #16]	@ (8001a08 <PC_StartReceive+0x18>)
 80019f6:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <PC_StartReceive+0x1c>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	0018      	movs	r0, r3
 80019fc:	f002 fe58 	bl	80046b0 <HAL_UART_Receive_IT>
}
 8001a00:	46c0      	nop			@ (mov r8, r8)
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	46c0      	nop			@ (mov r8, r8)
 8001a08:	20000227 	.word	0x20000227
 8001a0c:	20000168 	.word	0x20000168

08001a10 <PC_HandleLine>:

static void PC_HandleLine(const char *line)
{
 8001a10:	b590      	push	{r4, r7, lr}
 8001a12:	b093      	sub	sp, #76	@ 0x4c
 8001a14:	af02      	add	r7, sp, #8
 8001a16:	6078      	str	r0, [r7, #4]
    int panInt, tiltInt;

    if (sscanf(line, "%d,%d", &panInt, &tiltInt) == 2)
 8001a18:	232c      	movs	r3, #44	@ 0x2c
 8001a1a:	18fb      	adds	r3, r7, r3
 8001a1c:	2230      	movs	r2, #48	@ 0x30
 8001a1e:	18ba      	adds	r2, r7, r2
 8001a20:	492f      	ldr	r1, [pc, #188]	@ (8001ae0 <PC_HandleLine+0xd0>)
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f004 f99e 	bl	8005d64 <siscanf>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d153      	bne.n	8001ad6 <PC_HandleLine+0xc6>
    {
        float p = (float)panInt;
 8001a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7ff fced 	bl	8001410 <__aeabi_i2f>
 8001a36:	1c03      	adds	r3, r0, #0
 8001a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        float t = (float)tiltInt;
 8001a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f7ff fce7 	bl	8001410 <__aeabi_i2f>
 8001a42:	1c03      	adds	r3, r0, #0
 8001a44:	63bb      	str	r3, [r7, #56]	@ 0x38

        // Clamp before storing
        if (p < 0.0f)   p = 0.0f;
 8001a46:	2100      	movs	r1, #0
 8001a48:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a4a:	f7fe fc17 	bl	800027c <__aeabi_fcmplt>
 8001a4e:	1e03      	subs	r3, r0, #0
 8001a50:	d001      	beq.n	8001a56 <PC_HandleLine+0x46>
 8001a52:	2300      	movs	r3, #0
 8001a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (p > 180.0f) p = 180.0f;
 8001a56:	4923      	ldr	r1, [pc, #140]	@ (8001ae4 <PC_HandleLine+0xd4>)
 8001a58:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a5a:	f7fe fc23 	bl	80002a4 <__aeabi_fcmpgt>
 8001a5e:	1e03      	subs	r3, r0, #0
 8001a60:	d001      	beq.n	8001a66 <PC_HandleLine+0x56>
 8001a62:	4b20      	ldr	r3, [pc, #128]	@ (8001ae4 <PC_HandleLine+0xd4>)
 8001a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (t < 0.0f)   t = 0.0f;
 8001a66:	2100      	movs	r1, #0
 8001a68:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a6a:	f7fe fc07 	bl	800027c <__aeabi_fcmplt>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d001      	beq.n	8001a76 <PC_HandleLine+0x66>
 8001a72:	2300      	movs	r3, #0
 8001a74:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (t > 180.0f) t = 180.0f;
 8001a76:	491b      	ldr	r1, [pc, #108]	@ (8001ae4 <PC_HandleLine+0xd4>)
 8001a78:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a7a:	f7fe fc13 	bl	80002a4 <__aeabi_fcmpgt>
 8001a7e:	1e03      	subs	r3, r0, #0
 8001a80:	d001      	beq.n	8001a86 <PC_HandleLine+0x76>
 8001a82:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <PC_HandleLine+0xd4>)
 8001a84:	63bb      	str	r3, [r7, #56]	@ 0x38

        targetPan  = p;
 8001a86:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <PC_HandleLine+0xd8>)
 8001a88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001a8a:	601a      	str	r2, [r3, #0]
        targetTilt = t;
 8001a8c:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <PC_HandleLine+0xdc>)
 8001a8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001a90:	601a      	str	r2, [r3, #0]
        pc_cmd_pending = 1;    // tell main loop to move servos
 8001a92:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <PC_HandleLine+0xe0>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]

        commands_processed++;
 8001a98:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <PC_HandleLine+0xe4>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <PC_HandleLine+0xe4>)
 8001aa0:	601a      	str	r2, [r3, #0]

        // LED on to show we got *a* command
        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001aa2:	23a0      	movs	r3, #160	@ 0xa0
 8001aa4:	05db      	lsls	r3, r3, #23
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2120      	movs	r1, #32
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f001 f85c 	bl	8002b68 <HAL_GPIO_WritePin>
        char buf[32];
                int n = snprintf(buf, sizeof(buf), "OK %d,%d\r\n", panInt, tiltInt);
 8001ab0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ab4:	4a10      	ldr	r2, [pc, #64]	@ (8001af8 <PC_HandleLine+0xe8>)
 8001ab6:	240c      	movs	r4, #12
 8001ab8:	1938      	adds	r0, r7, r4
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	000b      	movs	r3, r1
 8001abe:	2120      	movs	r1, #32
 8001ac0:	f004 f8f8 	bl	8005cb4 <sniprintf>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	637b      	str	r3, [r7, #52]	@ 0x34
                HAL_UART_Transmit(&huart2, (uint8_t*)buf, n, 100);
 8001ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	1939      	adds	r1, r7, r4
 8001ace:	480b      	ldr	r0, [pc, #44]	@ (8001afc <PC_HandleLine+0xec>)
 8001ad0:	2364      	movs	r3, #100	@ 0x64
 8001ad2:	f002 fd4d 	bl	8004570 <HAL_UART_Transmit>
    }
}
 8001ad6:	46c0      	nop			@ (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b011      	add	sp, #68	@ 0x44
 8001adc:	bd90      	pop	{r4, r7, pc}
 8001ade:	46c0      	nop			@ (mov r8, r8)
 8001ae0:	08007038 	.word	0x08007038
 8001ae4:	43340000 	.word	0x43340000
 8001ae8:	20000008 	.word	0x20000008
 8001aec:	2000000c 	.word	0x2000000c
 8001af0:	200001f0 	.word	0x200001f0
 8001af4:	200001fc 	.word	0x200001fc
 8001af8:	08007040 	.word	0x08007040
 8001afc:	20000168 	.word	0x20000168

08001b00 <PC_ProcessByte>:


static void PC_ProcessByte(uint8_t byte)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	0002      	movs	r2, r0
 8001b08:	1dfb      	adds	r3, r7, #7
 8001b0a:	701a      	strb	r2, [r3, #0]
    if (byte == '\r' || byte == '\n')
 8001b0c:	1dfb      	adds	r3, r7, #7
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b0d      	cmp	r3, #13
 8001b12:	d003      	beq.n	8001b1c <PC_ProcessByte+0x1c>
 8001b14:	1dfb      	adds	r3, r7, #7
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b0a      	cmp	r3, #10
 8001b1a:	d111      	bne.n	8001b40 <PC_ProcessByte+0x40>
    {
        if (pc_line_idx > 0)
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d01d      	beq.n	8001b60 <PC_ProcessByte+0x60>
        {
            pc_line_buf[pc_line_idx] = '\0';
 8001b24:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	001a      	movs	r2, r3
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <PC_ProcessByte+0x6c>)
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	5499      	strb	r1, [r3, r2]
            PC_HandleLine(pc_line_buf);
 8001b30:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <PC_ProcessByte+0x6c>)
 8001b32:	0018      	movs	r0, r3
 8001b34:	f7ff ff6c 	bl	8001a10 <PC_HandleLine>
            pc_line_idx = 0;
 8001b38:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
        if (pc_line_idx > 0)
 8001b3e:	e00f      	b.n	8001b60 <PC_ProcessByte+0x60>
        }
    }
    else
    {
        if (pc_line_idx < PC_LINE_BUF_SIZE - 1)
 8001b40:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b1e      	cmp	r3, #30
 8001b46:	d80b      	bhi.n	8001b60 <PC_ProcessByte+0x60>
        {
            pc_line_buf[pc_line_idx++] = (char)byte;
 8001b48:	4b07      	ldr	r3, [pc, #28]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	b2d1      	uxtb	r1, r2
 8001b50:	4a05      	ldr	r2, [pc, #20]	@ (8001b68 <PC_ProcessByte+0x68>)
 8001b52:	7011      	strb	r1, [r2, #0]
 8001b54:	0019      	movs	r1, r3
 8001b56:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <PC_ProcessByte+0x6c>)
 8001b58:	1dfa      	adds	r2, r7, #7
 8001b5a:	7812      	ldrb	r2, [r2, #0]
 8001b5c:	545a      	strb	r2, [r3, r1]
        }
    }
}
 8001b5e:	e7ff      	b.n	8001b60 <PC_ProcessByte+0x60>
 8001b60:	46c0      	nop			@ (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b002      	add	sp, #8
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000248 	.word	0x20000248
 8001b6c:	20000228 	.word	0x20000228

08001b70 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 0 */

/* Global UART RX callback */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x58>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d10c      	bne.n	8001b9c <HAL_UART_RxCpltCallback+0x2c>
    {
        uart1_rx_count++;
 8001b82:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <HAL_UART_RxCpltCallback+0x5c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <HAL_UART_RxCpltCallback+0x5c>)
 8001b8a:	601a      	str	r2, [r3, #0]
        BT_ProcessByte(bt_rx_byte);
 8001b8c:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <HAL_UART_RxCpltCallback+0x60>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f7ff fead 	bl	80018f0 <BT_ProcessByte>
        BT_StartReceive();
 8001b96:	f7ff fdff 	bl	8001798 <BT_StartReceive>
    {
        uart2_rx_count++;
        PC_ProcessByte(pc_rx_byte);
        PC_StartReceive();
    }
}
 8001b9a:	e010      	b.n	8001bbe <HAL_UART_RxCpltCallback+0x4e>
    else if (huart->Instance == USART2)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <HAL_UART_RxCpltCallback+0x64>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10b      	bne.n	8001bbe <HAL_UART_RxCpltCallback+0x4e>
        uart2_rx_count++;
 8001ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <HAL_UART_RxCpltCallback+0x68>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <HAL_UART_RxCpltCallback+0x68>)
 8001bae:	601a      	str	r2, [r3, #0]
        PC_ProcessByte(pc_rx_byte);
 8001bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bdc <HAL_UART_RxCpltCallback+0x6c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f7ff ffa3 	bl	8001b00 <PC_ProcessByte>
        PC_StartReceive();
 8001bba:	f7ff ff19 	bl	80019f0 <PC_StartReceive>
}
 8001bbe:	46c0      	nop			@ (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b002      	add	sp, #8
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			@ (mov r8, r8)
 8001bc8:	40013800 	.word	0x40013800
 8001bcc:	200001f4 	.word	0x200001f4
 8001bd0:	20000200 	.word	0x20000200
 8001bd4:	40004400 	.word	0x40004400
 8001bd8:	200001f8 	.word	0x200001f8
 8001bdc:	20000227 	.word	0x20000227

08001be0 <main>:

/**
  * @brief  The application entry point.
  */
int main(void)
{
 8001be0:	b5b0      	push	{r4, r5, r7, lr}
 8001be2:	b09c      	sub	sp, #112	@ 0x70
 8001be4:	af02      	add	r7, sp, #8
  /* MCU Configuration */
  HAL_Init();
 8001be6:	f000 fc4f 	bl	8002488 <HAL_Init>
  SystemClock_Config();
 8001bea:	f000 f8fd 	bl	8001de8 <SystemClock_Config>

  /* Initialize peripherals */
  MX_GPIO_Init();
 8001bee:	f000 fa53 	bl	8002098 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001bf2:	f000 f967 	bl	8001ec4 <MX_TIM2_Init>
  MX_USART1_UART_Init();  // Bluetooth
 8001bf6:	f000 f9ef 	bl	8001fd8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();  // PC/YOLO
 8001bfa:	f000 fa1d 	bl	8002038 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  // Startup blink sequence - 3 quick blinks
  for (int i = 0; i < 3; i++)
 8001bfe:	2300      	movs	r3, #0
 8001c00:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c02:	e016      	b.n	8001c32 <main+0x52>
  {
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001c04:	23a0      	movs	r3, #160	@ 0xa0
 8001c06:	05db      	lsls	r3, r3, #23
 8001c08:	2201      	movs	r2, #1
 8001c0a:	2120      	movs	r1, #32
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f000 ffab 	bl	8002b68 <HAL_GPIO_WritePin>
      HAL_Delay(200);
 8001c12:	20c8      	movs	r0, #200	@ 0xc8
 8001c14:	f000 fca8 	bl	8002568 <HAL_Delay>
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c18:	23a0      	movs	r3, #160	@ 0xa0
 8001c1a:	05db      	lsls	r3, r3, #23
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2120      	movs	r1, #32
 8001c20:	0018      	movs	r0, r3
 8001c22:	f000 ffa1 	bl	8002b68 <HAL_GPIO_WritePin>
      HAL_Delay(200);
 8001c26:	20c8      	movs	r0, #200	@ 0xc8
 8001c28:	f000 fc9e 	bl	8002568 <HAL_Delay>
  for (int i = 0; i < 3; i++)
 8001c2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c2e:	3301      	adds	r3, #1
 8001c30:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	dde5      	ble.n	8001c04 <main+0x24>
  }

  HAL_Delay(500);
 8001c38:	23fa      	movs	r3, #250	@ 0xfa
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f000 fc93 	bl	8002568 <HAL_Delay>
  // Initialize gimbal (servos)
  Gimbal_Init();
 8001c42:	f7ff fd27 	bl	8001694 <Gimbal_Init>
  Gimbal_Center();   // 90, 90
 8001c46:	f7ff fd61 	bl	800170c <Gimbal_Center>

  HAL_Delay(500);
 8001c4a:	23fa      	movs	r3, #250	@ 0xfa
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 fc8a 	bl	8002568 <HAL_Delay>

  // *** CRITICAL: Start UART interrupt reception ***
  HAL_UART_Receive_IT(&huart1, &bt_rx_byte, 1);
 8001c54:	4953      	ldr	r1, [pc, #332]	@ (8001da4 <main+0x1c4>)
 8001c56:	4b54      	ldr	r3, [pc, #336]	@ (8001da8 <main+0x1c8>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f002 fd28 	bl	80046b0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &pc_rx_byte, 1);
 8001c60:	4952      	ldr	r1, [pc, #328]	@ (8001dac <main+0x1cc>)
 8001c62:	4b53      	ldr	r3, [pc, #332]	@ (8001db0 <main+0x1d0>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	0018      	movs	r0, r3
 8001c68:	f002 fd22 	bl	80046b0 <HAL_UART_Receive_IT>

  // Send a test message via USART2 to confirm TX works
  char startup_msg[] = "STM32 Ready\r\n";
 8001c6c:	2544      	movs	r5, #68	@ 0x44
 8001c6e:	197b      	adds	r3, r7, r5
 8001c70:	4a50      	ldr	r2, [pc, #320]	@ (8001db4 <main+0x1d4>)
 8001c72:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001c74:	c313      	stmia	r3!, {r0, r1, r4}
 8001c76:	8812      	ldrh	r2, [r2, #0]
 8001c78:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8001c7a:	197b      	adds	r3, r7, r5
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f7fe fa4d 	bl	800011c <strlen>
 8001c82:	0003      	movs	r3, r0
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	1979      	adds	r1, r7, r5
 8001c88:	4849      	ldr	r0, [pc, #292]	@ (8001db0 <main+0x1d0>)
 8001c8a:	2364      	movs	r3, #100	@ 0x64
 8001c8c:	f002 fc70 	bl	8004570 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  // LED pattern to show which mode
  // 2 long blinks = waiting for commands
  for (int i = 0; i < 2; i++)
 8001c90:	2300      	movs	r3, #0
 8001c92:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c94:	e01a      	b.n	8001ccc <main+0xec>
  {
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001c96:	23a0      	movs	r3, #160	@ 0xa0
 8001c98:	05db      	lsls	r3, r3, #23
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	2120      	movs	r1, #32
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f000 ff62 	bl	8002b68 <HAL_GPIO_WritePin>
      HAL_Delay(500);
 8001ca4:	23fa      	movs	r3, #250	@ 0xfa
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f000 fc5d 	bl	8002568 <HAL_Delay>
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cae:	23a0      	movs	r3, #160	@ 0xa0
 8001cb0:	05db      	lsls	r3, r3, #23
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2120      	movs	r1, #32
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f000 ff56 	bl	8002b68 <HAL_GPIO_WritePin>
      HAL_Delay(500);
 8001cbc:	23fa      	movs	r3, #250	@ 0xfa
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f000 fc51 	bl	8002568 <HAL_Delay>
  for (int i = 0; i < 2; i++)
 8001cc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cc8:	3301      	adds	r3, #1
 8001cca:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ccc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	dde1      	ble.n	8001c96 <main+0xb6>
  }

  /* Infinite loop */
  uint32_t last_blink = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while (1)
  {
      // Slow heartbeat blink (every 1 second)
      if (HAL_GetTick() - last_blink > 1000)
 8001cd6:	f000 fc3d 	bl	8002554 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cde:	1ad2      	subs	r2, r2, r3
 8001ce0:	23fa      	movs	r3, #250	@ 0xfa
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d909      	bls.n	8001cfc <main+0x11c>
      {
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ce8:	23a0      	movs	r3, #160	@ 0xa0
 8001cea:	05db      	lsls	r3, r3, #23
 8001cec:	2120      	movs	r1, #32
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f000 ff57 	bl	8002ba2 <HAL_GPIO_TogglePin>
          last_blink = HAL_GetTick();
 8001cf4:	f000 fc2e 	bl	8002554 <HAL_GetTick>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      // Apply any pending command from PC or BT
      if (pc_cmd_pending || bt_cmd_pending)
 8001cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8001db8 <main+0x1d8>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d104      	bne.n	8001d10 <main+0x130>
 8001d06:	4b2d      	ldr	r3, [pc, #180]	@ (8001dbc <main+0x1dc>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d01f      	beq.n	8001d50 <main+0x170>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d10:	b672      	cpsid	i
}
 8001d12:	46c0      	nop			@ (mov r8, r8)
      {
          __disable_irq();
          pc_cmd_pending = 0;
 8001d14:	4b28      	ldr	r3, [pc, #160]	@ (8001db8 <main+0x1d8>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
          bt_cmd_pending = 0;
 8001d1a:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <main+0x1dc>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
          float p = targetPan;
 8001d20:	4b27      	ldr	r3, [pc, #156]	@ (8001dc0 <main+0x1e0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	65bb      	str	r3, [r7, #88]	@ 0x58
          float t = targetTilt;
 8001d26:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <main+0x1e4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	657b      	str	r3, [r7, #84]	@ 0x54
  __ASM volatile ("cpsie i" : : : "memory");
 8001d2c:	b662      	cpsie	i
}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
          __enable_irq();

          panAngle  = p;
 8001d30:	4b25      	ldr	r3, [pc, #148]	@ (8001dc8 <main+0x1e8>)
 8001d32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d34:	601a      	str	r2, [r3, #0]
          tiltAngle = t;
 8001d36:	4b25      	ldr	r3, [pc, #148]	@ (8001dcc <main+0x1ec>)
 8001d38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001d3a:	601a      	str	r2, [r3, #0]
          ClampAngles();
 8001d3c:	f7ff fcf4 	bl	8001728 <ClampAngles>
          Gimbal_SetAngles(panAngle, tiltAngle);
 8001d40:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <main+0x1e8>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <main+0x1ec>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	1c19      	adds	r1, r3, #0
 8001d4a:	1c10      	adds	r0, r2, #0
 8001d4c:	f7ff fcc4 	bl	80016d8 <Gimbal_SetAngles>
      }

      // Optional: Send debug info every 5 seconds
      static uint32_t last_debug = 0;
      if (HAL_GetTick() - last_debug > 5000)
 8001d50:	f000 fc00 	bl	8002554 <HAL_GetTick>
 8001d54:	0002      	movs	r2, r0
 8001d56:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <main+0x1f0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd4 <main+0x1f4>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d91b      	bls.n	8001d9a <main+0x1ba>
      {
          char debug[64];
          sprintf(debug, "U1:%lu U2:%lu CMD:%lu\r\n",
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <main+0x1f8>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	4b1d      	ldr	r3, [pc, #116]	@ (8001ddc <main+0x1fc>)
 8001d68:	681c      	ldr	r4, [r3, #0]
 8001d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001de0 <main+0x200>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	491d      	ldr	r1, [pc, #116]	@ (8001de4 <main+0x204>)
 8001d70:	1d38      	adds	r0, r7, #4
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	0023      	movs	r3, r4
 8001d76:	f003 ffd3 	bl	8005d20 <siprintf>
                  uart1_rx_count, uart2_rx_count, commands_processed);
          HAL_UART_Transmit(&huart2, (uint8_t*)debug, strlen(debug), 100);
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7fe f9cd 	bl	800011c <strlen>
 8001d82:	0003      	movs	r3, r0
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	1d39      	adds	r1, r7, #4
 8001d88:	4809      	ldr	r0, [pc, #36]	@ (8001db0 <main+0x1d0>)
 8001d8a:	2364      	movs	r3, #100	@ 0x64
 8001d8c:	f002 fbf0 	bl	8004570 <HAL_UART_Transmit>
          last_debug = HAL_GetTick();
 8001d90:	f000 fbe0 	bl	8002554 <HAL_GetTick>
 8001d94:	0002      	movs	r2, r0
 8001d96:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <main+0x1f0>)
 8001d98:	601a      	str	r2, [r3, #0]
      }

      HAL_Delay(10);
 8001d9a:	200a      	movs	r0, #10
 8001d9c:	f000 fbe4 	bl	8002568 <HAL_Delay>
  {
 8001da0:	e799      	b.n	8001cd6 <main+0xf6>
 8001da2:	46c0      	nop			@ (mov r8, r8)
 8001da4:	20000200 	.word	0x20000200
 8001da8:	200000e0 	.word	0x200000e0
 8001dac:	20000227 	.word	0x20000227
 8001db0:	20000168 	.word	0x20000168
 8001db4:	08007064 	.word	0x08007064
 8001db8:	200001f0 	.word	0x200001f0
 8001dbc:	200001f1 	.word	0x200001f1
 8001dc0:	20000008 	.word	0x20000008
 8001dc4:	2000000c 	.word	0x2000000c
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	20000004 	.word	0x20000004
 8001dd0:	2000024c 	.word	0x2000024c
 8001dd4:	00001388 	.word	0x00001388
 8001dd8:	200001f4 	.word	0x200001f4
 8001ddc:	200001f8 	.word	0x200001f8
 8001de0:	200001fc 	.word	0x200001fc
 8001de4:	0800704c 	.word	0x0800704c

08001de8 <SystemClock_Config>:
}

/* ================== System Configuration ================== */

void SystemClock_Config(void)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b09d      	sub	sp, #116	@ 0x74
 8001dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dee:	2438      	movs	r4, #56	@ 0x38
 8001df0:	193b      	adds	r3, r7, r4
 8001df2:	0018      	movs	r0, r3
 8001df4:	2338      	movs	r3, #56	@ 0x38
 8001df6:	001a      	movs	r2, r3
 8001df8:	2100      	movs	r1, #0
 8001dfa:	f003 ffdf 	bl	8005dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dfe:	2324      	movs	r3, #36	@ 0x24
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	0018      	movs	r0, r3
 8001e04:	2314      	movs	r3, #20
 8001e06:	001a      	movs	r2, r3
 8001e08:	2100      	movs	r1, #0
 8001e0a:	f003 ffd7 	bl	8005dbc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e0e:	003b      	movs	r3, r7
 8001e10:	0018      	movs	r0, r3
 8001e12:	2324      	movs	r3, #36	@ 0x24
 8001e14:	001a      	movs	r2, r3
 8001e16:	2100      	movs	r1, #0
 8001e18:	f003 ffd0 	bl	8005dbc <memset>

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e1c:	4b27      	ldr	r3, [pc, #156]	@ (8001ebc <SystemClock_Config+0xd4>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a27      	ldr	r2, [pc, #156]	@ (8001ec0 <SystemClock_Config+0xd8>)
 8001e22:	401a      	ands	r2, r3
 8001e24:	4b25      	ldr	r3, [pc, #148]	@ (8001ebc <SystemClock_Config+0xd4>)
 8001e26:	2180      	movs	r1, #128	@ 0x80
 8001e28:	0109      	lsls	r1, r1, #4
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001e2e:	0021      	movs	r1, r4
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	2210      	movs	r2, #16
 8001e34:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2201      	movs	r2, #1
 8001e3a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2200      	movs	r2, #0
 8001e40:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	22a0      	movs	r2, #160	@ 0xa0
 8001e46:	0212      	lsls	r2, r2, #8
 8001e48:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e50:	187b      	adds	r3, r7, r1
 8001e52:	0018      	movs	r0, r3
 8001e54:	f000 fec0 	bl	8002bd8 <HAL_RCC_OscConfig>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e5c:	f000 f980 	bl	8002160 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e60:	2124      	movs	r1, #36	@ 0x24
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	220f      	movs	r2, #15
 8001e66:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e68:	187b      	adds	r3, r7, r1
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e6e:	187b      	adds	r3, r7, r1
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e74:	187b      	adds	r3, r7, r1
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e7a:	187b      	adds	r3, r7, r1
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e80:	187b      	adds	r3, r7, r1
 8001e82:	2100      	movs	r1, #0
 8001e84:	0018      	movs	r0, r3
 8001e86:	f001 fa6b 	bl	8003360 <HAL_RCC_ClockConfig>
 8001e8a:	1e03      	subs	r3, r0, #0
 8001e8c:	d001      	beq.n	8001e92 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001e8e:	f000 f967 	bl	8002160 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8001e92:	003b      	movs	r3, r7
 8001e94:	2203      	movs	r2, #3
 8001e96:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e98:	003b      	movs	r3, r7
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e9e:	003b      	movs	r3, r7
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea4:	003b      	movs	r3, r7
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	f001 fc5e 	bl	8003768 <HAL_RCCEx_PeriphCLKConfig>
 8001eac:	1e03      	subs	r3, r0, #0
 8001eae:	d001      	beq.n	8001eb4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001eb0:	f000 f956 	bl	8002160 <Error_Handler>
  }
}
 8001eb4:	46c0      	nop			@ (mov r8, r8)
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b01d      	add	sp, #116	@ 0x74
 8001eba:	bd90      	pop	{r4, r7, pc}
 8001ebc:	40007000 	.word	0x40007000
 8001ec0:	ffffe7ff 	.word	0xffffe7ff

08001ec4 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08a      	sub	sp, #40	@ 0x28
 8001ec8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eca:	2318      	movs	r3, #24
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	0018      	movs	r0, r3
 8001ed0:	2310      	movs	r3, #16
 8001ed2:	001a      	movs	r2, r3
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	f003 ff71 	bl	8005dbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eda:	2310      	movs	r3, #16
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	0018      	movs	r0, r3
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	001a      	movs	r2, r3
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	f003 ff69 	bl	8005dbc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eea:	003b      	movs	r3, r7
 8001eec:	0018      	movs	r0, r3
 8001eee:	2310      	movs	r3, #16
 8001ef0:	001a      	movs	r2, r3
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	f003 ff62 	bl	8005dbc <memset>

  htim2.Instance = TIM2;
 8001ef8:	4b35      	ldr	r3, [pc, #212]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001efa:	2280      	movs	r2, #128	@ 0x80
 8001efc:	05d2      	lsls	r2, r2, #23
 8001efe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;    // FIXED
 8001f00:	4b33      	ldr	r3, [pc, #204]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f02:	2214      	movs	r2, #20
 8001f04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	4b32      	ldr	r3, [pc, #200]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;     // FIXED
 8001f0c:	4b30      	ldr	r3, [pc, #192]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f0e:	4a31      	ldr	r2, [pc, #196]	@ (8001fd4 <MX_TIM2_Init+0x110>)
 8001f10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f12:	4b2f      	ldr	r3, [pc, #188]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f18:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	615a      	str	r2, [r3, #20]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f20:	0018      	movs	r0, r3
 8001f22:	f001 fdaf 	bl	8003a84 <HAL_TIM_Base_Init>
 8001f26:	1e03      	subs	r3, r0, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001f2a:	f000 f919 	bl	8002160 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2e:	2118      	movs	r1, #24
 8001f30:	187b      	adds	r3, r7, r1
 8001f32:	2280      	movs	r2, #128	@ 0x80
 8001f34:	0152      	lsls	r2, r2, #5
 8001f36:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f38:	187a      	adds	r2, r7, r1
 8001f3a:	4b25      	ldr	r3, [pc, #148]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f3c:	0011      	movs	r1, r2
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f001 ff7a 	bl	8003e38 <HAL_TIM_ConfigClockSource>
 8001f44:	1e03      	subs	r3, r0, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001f48:	f000 f90a 	bl	8002160 <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f4c:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f001 fdd8 	bl	8003b04 <HAL_TIM_PWM_Init>
 8001f54:	1e03      	subs	r3, r0, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001f58:	f000 f902 	bl	8002160 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	187b      	adds	r3, r7, r1
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f64:	187b      	adds	r3, r7, r1
 8001f66:	2200      	movs	r2, #0
 8001f68:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f6a:	187a      	adds	r2, r7, r1
 8001f6c:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f6e:	0011      	movs	r1, r2
 8001f70:	0018      	movs	r0, r3
 8001f72:	f002 fa51 	bl	8004418 <HAL_TIMEx_MasterConfigSynchronization>
 8001f76:	1e03      	subs	r3, r0, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8001f7a:	f000 f8f1 	bl	8002160 <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f7e:	003b      	movs	r3, r7
 8001f80:	2260      	movs	r2, #96	@ 0x60
 8001f82:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 150;
 8001f84:	003b      	movs	r3, r7
 8001f86:	2296      	movs	r2, #150	@ 0x96
 8001f88:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f8a:	003b      	movs	r3, r7
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f90:	003b      	movs	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	60da      	str	r2, [r3, #12]

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f96:	0039      	movs	r1, r7
 8001f98:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f001 fe85 	bl	8003cac <HAL_TIM_PWM_ConfigChannel>
 8001fa2:	1e03      	subs	r3, r0, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8001fa6:	f000 f8db 	bl	8002160 <Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001faa:	0039      	movs	r1, r7
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001fae:	2204      	movs	r2, #4
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f001 fe7b 	bl	8003cac <HAL_TIM_PWM_ConfigChannel>
 8001fb6:	1e03      	subs	r3, r0, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8001fba:	f000 f8d1 	bl	8002160 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8001fbe:	4b04      	ldr	r3, [pc, #16]	@ (8001fd0 <MX_TIM2_Init+0x10c>)
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f000 f90f 	bl	80021e4 <HAL_TIM_MspPostInit>
}
 8001fc6:	46c0      	nop			@ (mov r8, r8)
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b00a      	add	sp, #40	@ 0x28
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	200000a0 	.word	0x200000a0
 8001fd4:	000007cf 	.word	0x000007cf

08001fd8 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001fdc:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001fde:	4a15      	ldr	r2, [pc, #84]	@ (8002034 <MX_USART1_UART_Init+0x5c>)
 8001fe0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;  // Bluetooth
 8001fe2:	4b13      	ldr	r3, [pc, #76]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001fe4:	2296      	movs	r2, #150	@ 0x96
 8001fe6:	0192      	lsls	r2, r2, #6
 8001fe8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fea:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8001ffe:	220c      	movs	r2, #12
 8002000:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002002:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8002004:	2200      	movs	r2, #0
 8002006:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 800200a:	2200      	movs	r2, #0
 800200c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800200e:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8002010:	2200      	movs	r2, #0
 8002012:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 8002016:	2200      	movs	r2, #0
 8002018:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_UART_Init(&huart1) != HAL_OK)
 800201a:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <MX_USART1_UART_Init+0x58>)
 800201c:	0018      	movs	r0, r3
 800201e:	f002 fa53 	bl	80044c8 <HAL_UART_Init>
 8002022:	1e03      	subs	r3, r0, #0
 8002024:	d001      	beq.n	800202a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002026:	f000 f89b 	bl	8002160 <Error_Handler>
  }
}
 800202a:	46c0      	nop			@ (mov r8, r8)
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	200000e0 	.word	0x200000e0
 8002034:	40013800 	.word	0x40013800

08002038 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 800203c:	4b14      	ldr	r3, [pc, #80]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 800203e:	4a15      	ldr	r2, [pc, #84]	@ (8002094 <MX_USART2_UART_Init+0x5c>)
 8002040:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;  // PC/YOLO
 8002042:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002044:	22e1      	movs	r2, #225	@ 0xe1
 8002046:	0252      	lsls	r2, r2, #9
 8002048:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800204a:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002050:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002056:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 800205e:	220c      	movs	r2, #12
 8002060:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002062:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002068:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 800206a:	2200      	movs	r2, #0
 800206c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800206e:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002070:	2200      	movs	r2, #0
 8002072:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 8002076:	2200      	movs	r2, #0
 8002078:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_UART_Init(&huart2) != HAL_OK)
 800207a:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <MX_USART2_UART_Init+0x58>)
 800207c:	0018      	movs	r0, r3
 800207e:	f002 fa23 	bl	80044c8 <HAL_UART_Init>
 8002082:	1e03      	subs	r3, r0, #0
 8002084:	d001      	beq.n	800208a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002086:	f000 f86b 	bl	8002160 <Error_Handler>
  }
}
 800208a:	46c0      	nop			@ (mov r8, r8)
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000168 	.word	0x20000168
 8002094:	40004400 	.word	0x40004400

08002098 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209e:	240c      	movs	r4, #12
 80020a0:	193b      	adds	r3, r7, r4
 80020a2:	0018      	movs	r0, r3
 80020a4:	2314      	movs	r3, #20
 80020a6:	001a      	movs	r2, r3
 80020a8:	2100      	movs	r1, #0
 80020aa:	f003 fe87 	bl	8005dbc <memset>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b2:	4b29      	ldr	r3, [pc, #164]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020b4:	2104      	movs	r1, #4
 80020b6:	430a      	orrs	r2, r1
 80020b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020ba:	4b27      	ldr	r3, [pc, #156]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020be:	2204      	movs	r2, #4
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020c6:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020ca:	4b23      	ldr	r3, [pc, #140]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020cc:	2180      	movs	r1, #128	@ 0x80
 80020ce:	430a      	orrs	r2, r1
 80020d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020d2:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d6:	2280      	movs	r2, #128	@ 0x80
 80020d8:	4013      	ands	r3, r2
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020de:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020e4:	2101      	movs	r1, #1
 80020e6:	430a      	orrs	r2, r1
 80020e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002158 <MX_GPIO_Init+0xc0>)
 80020ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ee:	2201      	movs	r2, #1
 80020f0:	4013      	ands	r3, r2
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020f6:	23a0      	movs	r3, #160	@ 0xa0
 80020f8:	05db      	lsls	r3, r3, #23
 80020fa:	2200      	movs	r2, #0
 80020fc:	2120      	movs	r1, #32
 80020fe:	0018      	movs	r0, r3
 8002100:	f000 fd32 	bl	8002b68 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = B1_Pin;
 8002104:	193b      	adds	r3, r7, r4
 8002106:	2280      	movs	r2, #128	@ 0x80
 8002108:	0192      	lsls	r2, r2, #6
 800210a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800210c:	193b      	adds	r3, r7, r4
 800210e:	2284      	movs	r2, #132	@ 0x84
 8002110:	0392      	lsls	r2, r2, #14
 8002112:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	193b      	adds	r3, r7, r4
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800211a:	193b      	adds	r3, r7, r4
 800211c:	4a0f      	ldr	r2, [pc, #60]	@ (800215c <MX_GPIO_Init+0xc4>)
 800211e:	0019      	movs	r1, r3
 8002120:	0010      	movs	r0, r2
 8002122:	f000 fbab 	bl	800287c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LD2_Pin;
 8002126:	0021      	movs	r1, r4
 8002128:	187b      	adds	r3, r7, r1
 800212a:	2220      	movs	r2, #32
 800212c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212e:	187b      	adds	r3, r7, r1
 8002130:	2201      	movs	r2, #1
 8002132:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	187b      	adds	r3, r7, r1
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	187b      	adds	r3, r7, r1
 800213c:	2200      	movs	r2, #0
 800213e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002140:	187a      	adds	r2, r7, r1
 8002142:	23a0      	movs	r3, #160	@ 0xa0
 8002144:	05db      	lsls	r3, r3, #23
 8002146:	0011      	movs	r1, r2
 8002148:	0018      	movs	r0, r3
 800214a:	f000 fb97 	bl	800287c <HAL_GPIO_Init>
}
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	46bd      	mov	sp, r7
 8002152:	b009      	add	sp, #36	@ 0x24
 8002154:	bd90      	pop	{r4, r7, pc}
 8002156:	46c0      	nop			@ (mov r8, r8)
 8002158:	40021000 	.word	0x40021000
 800215c:	50000800 	.word	0x50000800

08002160 <Error_Handler>:

void Error_Handler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002166:	b672      	cpsid	i
}
 8002168:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800216a:	23a0      	movs	r3, #160	@ 0xa0
 800216c:	05db      	lsls	r3, r3, #23
 800216e:	2120      	movs	r1, #32
 8002170:	0018      	movs	r0, r3
 8002172:	f000 fd16 	bl	8002ba2 <HAL_GPIO_TogglePin>
    for(volatile int i = 0; i < 100000; i++);
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	e002      	b.n	8002182 <Error_Handler+0x22>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3301      	adds	r3, #1
 8002180:	607b      	str	r3, [r7, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a01      	ldr	r2, [pc, #4]	@ (800218c <Error_Handler+0x2c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	ddf8      	ble.n	800217c <Error_Handler+0x1c>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800218a:	e7ee      	b.n	800216a <Error_Handler+0xa>
 800218c:	0001869f 	.word	0x0001869f

08002190 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002194:	4b07      	ldr	r3, [pc, #28]	@ (80021b4 <HAL_MspInit+0x24>)
 8002196:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_MspInit+0x24>)
 800219a:	2101      	movs	r1, #1
 800219c:	430a      	orrs	r2, r1
 800219e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a0:	4b04      	ldr	r3, [pc, #16]	@ (80021b4 <HAL_MspInit+0x24>)
 80021a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021a4:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <HAL_MspInit+0x24>)
 80021a6:	2180      	movs	r1, #128	@ 0x80
 80021a8:	0549      	lsls	r1, r1, #21
 80021aa:	430a      	orrs	r2, r1
 80021ac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40021000 	.word	0x40021000

080021b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	@ 0x80
 80021c6:	05db      	lsls	r3, r3, #23
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d105      	bne.n	80021d8 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <HAL_TIM_Base_MspInit+0x28>)
 80021ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021d0:	4b03      	ldr	r3, [pc, #12]	@ (80021e0 <HAL_TIM_Base_MspInit+0x28>)
 80021d2:	2101      	movs	r1, #1
 80021d4:	430a      	orrs	r2, r1
 80021d6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80021d8:	46c0      	nop			@ (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021e4:	b590      	push	{r4, r7, lr}
 80021e6:	b089      	sub	sp, #36	@ 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	240c      	movs	r4, #12
 80021ee:	193b      	adds	r3, r7, r4
 80021f0:	0018      	movs	r0, r3
 80021f2:	2314      	movs	r3, #20
 80021f4:	001a      	movs	r2, r3
 80021f6:	2100      	movs	r1, #0
 80021f8:	f003 fde0 	bl	8005dbc <memset>
  if(htim->Instance==TIM2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	2380      	movs	r3, #128	@ 0x80
 8002202:	05db      	lsls	r3, r3, #23
 8002204:	429a      	cmp	r2, r3
 8002206:	d122      	bne.n	800224e <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002208:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <HAL_TIM_MspPostInit+0x74>)
 800220a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220c:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <HAL_TIM_MspPostInit+0x74>)
 800220e:	2101      	movs	r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002214:	4b10      	ldr	r3, [pc, #64]	@ (8002258 <HAL_TIM_MspPostInit+0x74>)
 8002216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002218:	2201      	movs	r2, #1
 800221a:	4013      	ands	r3, r2
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002220:	0021      	movs	r1, r4
 8002222:	187b      	adds	r3, r7, r1
 8002224:	2203      	movs	r2, #3
 8002226:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	187b      	adds	r3, r7, r1
 800222a:	2202      	movs	r2, #2
 800222c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	187b      	adds	r3, r7, r1
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002234:	187b      	adds	r3, r7, r1
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800223a:	187b      	adds	r3, r7, r1
 800223c:	2202      	movs	r2, #2
 800223e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002240:	187a      	adds	r2, r7, r1
 8002242:	23a0      	movs	r3, #160	@ 0xa0
 8002244:	05db      	lsls	r3, r3, #23
 8002246:	0011      	movs	r1, r2
 8002248:	0018      	movs	r0, r3
 800224a:	f000 fb17 	bl	800287c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800224e:	46c0      	nop			@ (mov r8, r8)
 8002250:	46bd      	mov	sp, r7
 8002252:	b009      	add	sp, #36	@ 0x24
 8002254:	bd90      	pop	{r4, r7, pc}
 8002256:	46c0      	nop			@ (mov r8, r8)
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800225c:	b590      	push	{r4, r7, lr}
 800225e:	b08b      	sub	sp, #44	@ 0x2c
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	2414      	movs	r4, #20
 8002266:	193b      	adds	r3, r7, r4
 8002268:	0018      	movs	r0, r3
 800226a:	2314      	movs	r3, #20
 800226c:	001a      	movs	r2, r3
 800226e:	2100      	movs	r1, #0
 8002270:	f003 fda4 	bl	8005dbc <memset>
  if(huart->Instance==USART1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a34      	ldr	r2, [pc, #208]	@ (800234c <HAL_UART_MspInit+0xf0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d12b      	bne.n	80022d6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800227e:	4b34      	ldr	r3, [pc, #208]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 8002280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002282:	4b33      	ldr	r3, [pc, #204]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 8002284:	2180      	movs	r1, #128	@ 0x80
 8002286:	01c9      	lsls	r1, r1, #7
 8002288:	430a      	orrs	r2, r1
 800228a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228c:	4b30      	ldr	r3, [pc, #192]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 800228e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002290:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 8002292:	2101      	movs	r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002298:	4b2d      	ldr	r3, [pc, #180]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 800229a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229c:	2201      	movs	r2, #1
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022a4:	193b      	adds	r3, r7, r4
 80022a6:	22c0      	movs	r2, #192	@ 0xc0
 80022a8:	00d2      	lsls	r2, r2, #3
 80022aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	0021      	movs	r1, r4
 80022ae:	187b      	adds	r3, r7, r1
 80022b0:	2202      	movs	r2, #2
 80022b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	187b      	adds	r3, r7, r1
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ba:	187b      	adds	r3, r7, r1
 80022bc:	2203      	movs	r2, #3
 80022be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80022c0:	187b      	adds	r3, r7, r1
 80022c2:	2204      	movs	r2, #4
 80022c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c6:	187a      	adds	r2, r7, r1
 80022c8:	23a0      	movs	r3, #160	@ 0xa0
 80022ca:	05db      	lsls	r3, r3, #23
 80022cc:	0011      	movs	r1, r2
 80022ce:	0018      	movs	r0, r3
 80022d0:	f000 fad4 	bl	800287c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80022d4:	e036      	b.n	8002344 <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a1e      	ldr	r2, [pc, #120]	@ (8002354 <HAL_UART_MspInit+0xf8>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d131      	bne.n	8002344 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 80022e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 80022e6:	2180      	movs	r1, #128	@ 0x80
 80022e8:	0289      	lsls	r1, r1, #10
 80022ea:	430a      	orrs	r2, r1
 80022ec:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ee:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 80022f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022f2:	4b17      	ldr	r3, [pc, #92]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 80022f4:	2101      	movs	r1, #1
 80022f6:	430a      	orrs	r2, r1
 80022f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <HAL_UART_MspInit+0xf4>)
 80022fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002306:	2114      	movs	r1, #20
 8002308:	187b      	adds	r3, r7, r1
 800230a:	220c      	movs	r2, #12
 800230c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	187b      	adds	r3, r7, r1
 8002310:	2202      	movs	r2, #2
 8002312:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	187b      	adds	r3, r7, r1
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	187b      	adds	r3, r7, r1
 800231c:	2203      	movs	r2, #3
 800231e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002320:	187b      	adds	r3, r7, r1
 8002322:	2204      	movs	r2, #4
 8002324:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	187a      	adds	r2, r7, r1
 8002328:	23a0      	movs	r3, #160	@ 0xa0
 800232a:	05db      	lsls	r3, r3, #23
 800232c:	0011      	movs	r1, r2
 800232e:	0018      	movs	r0, r3
 8002330:	f000 faa4 	bl	800287c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002334:	2200      	movs	r2, #0
 8002336:	2100      	movs	r1, #0
 8002338:	201c      	movs	r0, #28
 800233a:	f000 f9e5 	bl	8002708 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800233e:	201c      	movs	r0, #28
 8002340:	f000 f9f7 	bl	8002732 <HAL_NVIC_EnableIRQ>
}
 8002344:	46c0      	nop			@ (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b00b      	add	sp, #44	@ 0x2c
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	40013800 	.word	0x40013800
 8002350:	40021000 	.word	0x40021000
 8002354:	40004400 	.word	0x40004400

08002358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800235c:	46c0      	nop			@ (mov r8, r8)
 800235e:	e7fd      	b.n	800235c <NMI_Handler+0x4>

08002360 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002364:	46c0      	nop			@ (mov r8, r8)
 8002366:	e7fd      	b.n	8002364 <HardFault_Handler+0x4>

08002368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800236c:	46c0      	nop			@ (mov r8, r8)
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002376:	46c0      	nop			@ (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002380:	f000 f8d6 	bl	8002530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002384:	46c0      	nop			@ (mov r8, r8)
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <USART1_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART1_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002390:	4b03      	ldr	r3, [pc, #12]	@ (80023a0 <USART1_IRQHandler+0x14>)
 8002392:	0018      	movs	r0, r3
 8002394:	f002 f9ea 	bl	800476c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002398:	46c0      	nop			@ (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			@ (mov r8, r8)
 80023a0:	200000e0 	.word	0x200000e0

080023a4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023a8:	4b03      	ldr	r3, [pc, #12]	@ (80023b8 <USART2_IRQHandler+0x14>)
 80023aa:	0018      	movs	r0, r3
 80023ac:	f002 f9de 	bl	800476c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023b0:	46c0      	nop			@ (mov r8, r8)
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	46c0      	nop			@ (mov r8, r8)
 80023b8:	20000168 	.word	0x20000168

080023bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c4:	4a14      	ldr	r2, [pc, #80]	@ (8002418 <_sbrk+0x5c>)
 80023c6:	4b15      	ldr	r3, [pc, #84]	@ (800241c <_sbrk+0x60>)
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <_sbrk+0x64>)
 80023da:	4a12      	ldr	r2, [pc, #72]	@ (8002424 <_sbrk+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	18d3      	adds	r3, r2, r3
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d207      	bcs.n	80023fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023ec:	f003 fcee 	bl	8005dcc <__errno>
 80023f0:	0003      	movs	r3, r0
 80023f2:	220c      	movs	r2, #12
 80023f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	e009      	b.n	8002410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <_sbrk+0x64>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002402:	4b07      	ldr	r3, [pc, #28]	@ (8002420 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	18d2      	adds	r2, r2, r3
 800240a:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <_sbrk+0x64>)
 800240c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	b006      	add	sp, #24
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20002000 	.word	0x20002000
 800241c:	00000400 	.word	0x00000400
 8002420:	20000250 	.word	0x20000250
 8002424:	200003a0 	.word	0x200003a0

08002428 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800242c:	46c0      	nop			@ (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8002434:	480d      	ldr	r0, [pc, #52]	@ (800246c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002436:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002438:	f7ff fff6 	bl	8002428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800243c:	480c      	ldr	r0, [pc, #48]	@ (8002470 <LoopForever+0x6>)
  ldr r1, =_edata
 800243e:	490d      	ldr	r1, [pc, #52]	@ (8002474 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002440:	4a0d      	ldr	r2, [pc, #52]	@ (8002478 <LoopForever+0xe>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002444:	e002      	b.n	800244c <LoopCopyDataInit>

08002446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244a:	3304      	adds	r3, #4

0800244c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800244c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800244e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002450:	d3f9      	bcc.n	8002446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002454:	4c0a      	ldr	r4, [pc, #40]	@ (8002480 <LoopForever+0x16>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002458:	e001      	b.n	800245e <LoopFillZerobss>

0800245a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800245c:	3204      	adds	r2, #4

0800245e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800245e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002460:	d3fb      	bcc.n	800245a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002462:	f003 fcb9 	bl	8005dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002466:	f7ff fbbb 	bl	8001be0 <main>

0800246a <LoopForever>:

LoopForever:
    b LoopForever
 800246a:	e7fe      	b.n	800246a <LoopForever>
  ldr   r0, =_estack
 800246c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002474:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002478:	080072c8 	.word	0x080072c8
  ldr r2, =_sbss
 800247c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002480:	200003a0 	.word	0x200003a0

08002484 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002484:	e7fe      	b.n	8002484 <ADC1_COMP_IRQHandler>
	...

08002488 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800248e:	1dfb      	adds	r3, r7, #7
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <HAL_Init+0x3c>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <HAL_Init+0x3c>)
 800249a:	2140      	movs	r1, #64	@ 0x40
 800249c:	430a      	orrs	r2, r1
 800249e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024a0:	2000      	movs	r0, #0
 80024a2:	f000 f811 	bl	80024c8 <HAL_InitTick>
 80024a6:	1e03      	subs	r3, r0, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	2201      	movs	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
 80024b0:	e001      	b.n	80024b6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024b2:	f7ff fe6d 	bl	8002190 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024b6:	1dfb      	adds	r3, r7, #7
 80024b8:	781b      	ldrb	r3, [r3, #0]
}
 80024ba:	0018      	movs	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	b002      	add	sp, #8
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	40022000 	.word	0x40022000

080024c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c8:	b590      	push	{r4, r7, lr}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d0:	4b14      	ldr	r3, [pc, #80]	@ (8002524 <HAL_InitTick+0x5c>)
 80024d2:	681c      	ldr	r4, [r3, #0]
 80024d4:	4b14      	ldr	r3, [pc, #80]	@ (8002528 <HAL_InitTick+0x60>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	0019      	movs	r1, r3
 80024da:	23fa      	movs	r3, #250	@ 0xfa
 80024dc:	0098      	lsls	r0, r3, #2
 80024de:	f7fd fe2f 	bl	8000140 <__udivsi3>
 80024e2:	0003      	movs	r3, r0
 80024e4:	0019      	movs	r1, r3
 80024e6:	0020      	movs	r0, r4
 80024e8:	f7fd fe2a 	bl	8000140 <__udivsi3>
 80024ec:	0003      	movs	r3, r0
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 f92f 	bl	8002752 <HAL_SYSTICK_Config>
 80024f4:	1e03      	subs	r3, r0, #0
 80024f6:	d001      	beq.n	80024fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e00f      	b.n	800251c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d80b      	bhi.n	800251a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	2301      	movs	r3, #1
 8002506:	425b      	negs	r3, r3
 8002508:	2200      	movs	r2, #0
 800250a:	0018      	movs	r0, r3
 800250c:	f000 f8fc 	bl	8002708 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4b06      	ldr	r3, [pc, #24]	@ (800252c <HAL_InitTick+0x64>)
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	0018      	movs	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	b003      	add	sp, #12
 8002522:	bd90      	pop	{r4, r7, pc}
 8002524:	20000010 	.word	0x20000010
 8002528:	20000018 	.word	0x20000018
 800252c:	20000014 	.word	0x20000014

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <HAL_IncTick+0x1c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	001a      	movs	r2, r3
 800253a:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <HAL_IncTick+0x20>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	18d2      	adds	r2, r2, r3
 8002540:	4b03      	ldr	r3, [pc, #12]	@ (8002550 <HAL_IncTick+0x20>)
 8002542:	601a      	str	r2, [r3, #0]
}
 8002544:	46c0      	nop			@ (mov r8, r8)
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	46c0      	nop			@ (mov r8, r8)
 800254c:	20000018 	.word	0x20000018
 8002550:	20000254 	.word	0x20000254

08002554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  return uwTick;
 8002558:	4b02      	ldr	r3, [pc, #8]	@ (8002564 <HAL_GetTick+0x10>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	0018      	movs	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	20000254 	.word	0x20000254

08002568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002570:	f7ff fff0 	bl	8002554 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3301      	adds	r3, #1
 8002580:	d005      	beq.n	800258e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002582:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <HAL_Delay+0x44>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	001a      	movs	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	189b      	adds	r3, r3, r2
 800258c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800258e:	46c0      	nop			@ (mov r8, r8)
 8002590:	f7ff ffe0 	bl	8002554 <HAL_GetTick>
 8002594:	0002      	movs	r2, r0
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	429a      	cmp	r2, r3
 800259e:	d8f7      	bhi.n	8002590 <HAL_Delay+0x28>
  {
  }
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b004      	add	sp, #16
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	46c0      	nop			@ (mov r8, r8)
 80025ac:	20000018 	.word	0x20000018

080025b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	0002      	movs	r2, r0
 80025b8:	1dfb      	adds	r3, r7, #7
 80025ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	1dfb      	adds	r3, r7, #7
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80025c2:	d809      	bhi.n	80025d8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c4:	1dfb      	adds	r3, r7, #7
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	001a      	movs	r2, r3
 80025ca:	231f      	movs	r3, #31
 80025cc:	401a      	ands	r2, r3
 80025ce:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <__NVIC_EnableIRQ+0x30>)
 80025d0:	2101      	movs	r1, #1
 80025d2:	4091      	lsls	r1, r2
 80025d4:	000a      	movs	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]
  }
}
 80025d8:	46c0      	nop			@ (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	b002      	add	sp, #8
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	0002      	movs	r2, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	1dfb      	adds	r3, r7, #7
 80025f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80025f8:	d828      	bhi.n	800264c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025fa:	4a2f      	ldr	r2, [pc, #188]	@ (80026b8 <__NVIC_SetPriority+0xd4>)
 80025fc:	1dfb      	adds	r3, r7, #7
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	b25b      	sxtb	r3, r3
 8002602:	089b      	lsrs	r3, r3, #2
 8002604:	33c0      	adds	r3, #192	@ 0xc0
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	589b      	ldr	r3, [r3, r2]
 800260a:	1dfa      	adds	r2, r7, #7
 800260c:	7812      	ldrb	r2, [r2, #0]
 800260e:	0011      	movs	r1, r2
 8002610:	2203      	movs	r2, #3
 8002612:	400a      	ands	r2, r1
 8002614:	00d2      	lsls	r2, r2, #3
 8002616:	21ff      	movs	r1, #255	@ 0xff
 8002618:	4091      	lsls	r1, r2
 800261a:	000a      	movs	r2, r1
 800261c:	43d2      	mvns	r2, r2
 800261e:	401a      	ands	r2, r3
 8002620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	019b      	lsls	r3, r3, #6
 8002626:	22ff      	movs	r2, #255	@ 0xff
 8002628:	401a      	ands	r2, r3
 800262a:	1dfb      	adds	r3, r7, #7
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	0018      	movs	r0, r3
 8002630:	2303      	movs	r3, #3
 8002632:	4003      	ands	r3, r0
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002638:	481f      	ldr	r0, [pc, #124]	@ (80026b8 <__NVIC_SetPriority+0xd4>)
 800263a:	1dfb      	adds	r3, r7, #7
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	b25b      	sxtb	r3, r3
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	430a      	orrs	r2, r1
 8002644:	33c0      	adds	r3, #192	@ 0xc0
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800264a:	e031      	b.n	80026b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800264c:	4a1b      	ldr	r2, [pc, #108]	@ (80026bc <__NVIC_SetPriority+0xd8>)
 800264e:	1dfb      	adds	r3, r7, #7
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	0019      	movs	r1, r3
 8002654:	230f      	movs	r3, #15
 8002656:	400b      	ands	r3, r1
 8002658:	3b08      	subs	r3, #8
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	3306      	adds	r3, #6
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	18d3      	adds	r3, r2, r3
 8002662:	3304      	adds	r3, #4
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	1dfa      	adds	r2, r7, #7
 8002668:	7812      	ldrb	r2, [r2, #0]
 800266a:	0011      	movs	r1, r2
 800266c:	2203      	movs	r2, #3
 800266e:	400a      	ands	r2, r1
 8002670:	00d2      	lsls	r2, r2, #3
 8002672:	21ff      	movs	r1, #255	@ 0xff
 8002674:	4091      	lsls	r1, r2
 8002676:	000a      	movs	r2, r1
 8002678:	43d2      	mvns	r2, r2
 800267a:	401a      	ands	r2, r3
 800267c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	019b      	lsls	r3, r3, #6
 8002682:	22ff      	movs	r2, #255	@ 0xff
 8002684:	401a      	ands	r2, r3
 8002686:	1dfb      	adds	r3, r7, #7
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	0018      	movs	r0, r3
 800268c:	2303      	movs	r3, #3
 800268e:	4003      	ands	r3, r0
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002694:	4809      	ldr	r0, [pc, #36]	@ (80026bc <__NVIC_SetPriority+0xd8>)
 8002696:	1dfb      	adds	r3, r7, #7
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	001c      	movs	r4, r3
 800269c:	230f      	movs	r3, #15
 800269e:	4023      	ands	r3, r4
 80026a0:	3b08      	subs	r3, #8
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	430a      	orrs	r2, r1
 80026a6:	3306      	adds	r3, #6
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	18c3      	adds	r3, r0, r3
 80026ac:	3304      	adds	r3, #4
 80026ae:	601a      	str	r2, [r3, #0]
}
 80026b0:	46c0      	nop			@ (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b003      	add	sp, #12
 80026b6:	bd90      	pop	{r4, r7, pc}
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	1e5a      	subs	r2, r3, #1
 80026cc:	2380      	movs	r3, #128	@ 0x80
 80026ce:	045b      	lsls	r3, r3, #17
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d301      	bcc.n	80026d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d4:	2301      	movs	r3, #1
 80026d6:	e010      	b.n	80026fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <SysTick_Config+0x44>)
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	3a01      	subs	r2, #1
 80026de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e0:	2301      	movs	r3, #1
 80026e2:	425b      	negs	r3, r3
 80026e4:	2103      	movs	r1, #3
 80026e6:	0018      	movs	r0, r3
 80026e8:	f7ff ff7c 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <SysTick_Config+0x44>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <SysTick_Config+0x44>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	0018      	movs	r0, r3
 80026fc:	46bd      	mov	sp, r7
 80026fe:	b002      	add	sp, #8
 8002700:	bd80      	pop	{r7, pc}
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	210f      	movs	r1, #15
 8002714:	187b      	adds	r3, r7, r1
 8002716:	1c02      	adds	r2, r0, #0
 8002718:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	187b      	adds	r3, r7, r1
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	b25b      	sxtb	r3, r3
 8002722:	0011      	movs	r1, r2
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff ff5d 	bl	80025e4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800272a:	46c0      	nop			@ (mov r8, r8)
 800272c:	46bd      	mov	sp, r7
 800272e:	b004      	add	sp, #16
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	0002      	movs	r2, r0
 800273a:	1dfb      	adds	r3, r7, #7
 800273c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273e:	1dfb      	adds	r3, r7, #7
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	b25b      	sxtb	r3, r3
 8002744:	0018      	movs	r0, r3
 8002746:	f7ff ff33 	bl	80025b0 <__NVIC_EnableIRQ>
}
 800274a:	46c0      	nop			@ (mov r8, r8)
 800274c:	46bd      	mov	sp, r7
 800274e:	b002      	add	sp, #8
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	0018      	movs	r0, r3
 800275e:	f7ff ffaf 	bl	80026c0 <SysTick_Config>
 8002762:	0003      	movs	r3, r0
}
 8002764:	0018      	movs	r0, r3
 8002766:	46bd      	mov	sp, r7
 8002768:	b002      	add	sp, #8
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002774:	230f      	movs	r3, #15
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2225      	movs	r2, #37	@ 0x25
 8002780:	5c9b      	ldrb	r3, [r3, r2]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d008      	beq.n	800279a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2204      	movs	r2, #4
 800278c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2224      	movs	r2, #36	@ 0x24
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e024      	b.n	80027e4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	210e      	movs	r1, #14
 80027a6:	438a      	bics	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2101      	movs	r1, #1
 80027b6:	438a      	bics	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	221c      	movs	r2, #28
 80027c0:	401a      	ands	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	2101      	movs	r1, #1
 80027c8:	4091      	lsls	r1, r2
 80027ca:	000a      	movs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2225      	movs	r2, #37	@ 0x25
 80027d2:	2101      	movs	r1, #1
 80027d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2224      	movs	r2, #36	@ 0x24
 80027da:	2100      	movs	r1, #0
 80027dc:	5499      	strb	r1, [r3, r2]

    return status;
 80027de:	230f      	movs	r3, #15
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b004      	add	sp, #16
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027f4:	210f      	movs	r1, #15
 80027f6:	187b      	adds	r3, r7, r1
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2225      	movs	r2, #37	@ 0x25
 8002800:	5c9b      	ldrb	r3, [r3, r2]
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d006      	beq.n	8002816 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2204      	movs	r2, #4
 800280c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800280e:	187b      	adds	r3, r7, r1
 8002810:	2201      	movs	r2, #1
 8002812:	701a      	strb	r2, [r3, #0]
 8002814:	e02a      	b.n	800286c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	210e      	movs	r1, #14
 8002822:	438a      	bics	r2, r1
 8002824:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2101      	movs	r1, #1
 8002832:	438a      	bics	r2, r1
 8002834:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283a:	221c      	movs	r2, #28
 800283c:	401a      	ands	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	2101      	movs	r1, #1
 8002844:	4091      	lsls	r1, r2
 8002846:	000a      	movs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2225      	movs	r2, #37	@ 0x25
 800284e:	2101      	movs	r1, #1
 8002850:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2224      	movs	r2, #36	@ 0x24
 8002856:	2100      	movs	r1, #0
 8002858:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800285e:	2b00      	cmp	r3, #0
 8002860:	d004      	beq.n	800286c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	0010      	movs	r0, r2
 800286a:	4798      	blx	r3
    }
  }
  return status;
 800286c:	230f      	movs	r3, #15
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	781b      	ldrb	r3, [r3, #0]
}
 8002872:	0018      	movs	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	b004      	add	sp, #16
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002892:	e14f      	b.n	8002b34 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2101      	movs	r1, #1
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	4091      	lsls	r1, r2
 800289e:	000a      	movs	r2, r1
 80028a0:	4013      	ands	r3, r2
 80028a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d100      	bne.n	80028ac <HAL_GPIO_Init+0x30>
 80028aa:	e140      	b.n	8002b2e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2203      	movs	r2, #3
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d005      	beq.n	80028c4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2203      	movs	r2, #3
 80028be:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d130      	bne.n	8002926 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	2203      	movs	r2, #3
 80028d0:	409a      	lsls	r2, r3
 80028d2:	0013      	movs	r3, r2
 80028d4:	43da      	mvns	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	68da      	ldr	r2, [r3, #12]
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	409a      	lsls	r2, r3
 80028e6:	0013      	movs	r3, r2
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028fa:	2201      	movs	r2, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	409a      	lsls	r2, r3
 8002900:	0013      	movs	r3, r2
 8002902:	43da      	mvns	r2, r3
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	091b      	lsrs	r3, r3, #4
 8002910:	2201      	movs	r2, #1
 8002912:	401a      	ands	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	409a      	lsls	r2, r3
 8002918:	0013      	movs	r3, r2
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2203      	movs	r2, #3
 800292c:	4013      	ands	r3, r2
 800292e:	2b03      	cmp	r3, #3
 8002930:	d017      	beq.n	8002962 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	2203      	movs	r2, #3
 800293e:	409a      	lsls	r2, r3
 8002940:	0013      	movs	r3, r2
 8002942:	43da      	mvns	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4013      	ands	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	409a      	lsls	r2, r3
 8002954:	0013      	movs	r3, r2
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2203      	movs	r2, #3
 8002968:	4013      	ands	r3, r2
 800296a:	2b02      	cmp	r3, #2
 800296c:	d123      	bne.n	80029b6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	08da      	lsrs	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3208      	adds	r2, #8
 8002976:	0092      	lsls	r2, r2, #2
 8002978:	58d3      	ldr	r3, [r2, r3]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2207      	movs	r2, #7
 8002980:	4013      	ands	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	220f      	movs	r2, #15
 8002986:	409a      	lsls	r2, r3
 8002988:	0013      	movs	r3, r2
 800298a:	43da      	mvns	r2, r3
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	2107      	movs	r1, #7
 800299a:	400b      	ands	r3, r1
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	409a      	lsls	r2, r3
 80029a0:	0013      	movs	r3, r2
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	08da      	lsrs	r2, r3, #3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3208      	adds	r2, #8
 80029b0:	0092      	lsls	r2, r2, #2
 80029b2:	6939      	ldr	r1, [r7, #16]
 80029b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	2203      	movs	r2, #3
 80029c2:	409a      	lsls	r2, r3
 80029c4:	0013      	movs	r3, r2
 80029c6:	43da      	mvns	r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	4013      	ands	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2203      	movs	r2, #3
 80029d4:	401a      	ands	r2, r3
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	409a      	lsls	r2, r3
 80029dc:	0013      	movs	r3, r2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	23c0      	movs	r3, #192	@ 0xc0
 80029f0:	029b      	lsls	r3, r3, #10
 80029f2:	4013      	ands	r3, r2
 80029f4:	d100      	bne.n	80029f8 <HAL_GPIO_Init+0x17c>
 80029f6:	e09a      	b.n	8002b2e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f8:	4b54      	ldr	r3, [pc, #336]	@ (8002b4c <HAL_GPIO_Init+0x2d0>)
 80029fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029fc:	4b53      	ldr	r3, [pc, #332]	@ (8002b4c <HAL_GPIO_Init+0x2d0>)
 80029fe:	2101      	movs	r1, #1
 8002a00:	430a      	orrs	r2, r1
 8002a02:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a04:	4a52      	ldr	r2, [pc, #328]	@ (8002b50 <HAL_GPIO_Init+0x2d4>)
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	089b      	lsrs	r3, r3, #2
 8002a0a:	3302      	adds	r3, #2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	589b      	ldr	r3, [r3, r2]
 8002a10:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	2203      	movs	r2, #3
 8002a16:	4013      	ands	r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	220f      	movs	r2, #15
 8002a1c:	409a      	lsls	r2, r3
 8002a1e:	0013      	movs	r3, r2
 8002a20:	43da      	mvns	r2, r3
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4013      	ands	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	23a0      	movs	r3, #160	@ 0xa0
 8002a2c:	05db      	lsls	r3, r3, #23
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d019      	beq.n	8002a66 <HAL_GPIO_Init+0x1ea>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a47      	ldr	r2, [pc, #284]	@ (8002b54 <HAL_GPIO_Init+0x2d8>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d013      	beq.n	8002a62 <HAL_GPIO_Init+0x1e6>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a46      	ldr	r2, [pc, #280]	@ (8002b58 <HAL_GPIO_Init+0x2dc>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d00d      	beq.n	8002a5e <HAL_GPIO_Init+0x1e2>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a45      	ldr	r2, [pc, #276]	@ (8002b5c <HAL_GPIO_Init+0x2e0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d007      	beq.n	8002a5a <HAL_GPIO_Init+0x1de>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a44      	ldr	r2, [pc, #272]	@ (8002b60 <HAL_GPIO_Init+0x2e4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d101      	bne.n	8002a56 <HAL_GPIO_Init+0x1da>
 8002a52:	2305      	movs	r3, #5
 8002a54:	e008      	b.n	8002a68 <HAL_GPIO_Init+0x1ec>
 8002a56:	2306      	movs	r3, #6
 8002a58:	e006      	b.n	8002a68 <HAL_GPIO_Init+0x1ec>
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e004      	b.n	8002a68 <HAL_GPIO_Init+0x1ec>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e002      	b.n	8002a68 <HAL_GPIO_Init+0x1ec>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_GPIO_Init+0x1ec>
 8002a66:	2300      	movs	r3, #0
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	2103      	movs	r1, #3
 8002a6c:	400a      	ands	r2, r1
 8002a6e:	0092      	lsls	r2, r2, #2
 8002a70:	4093      	lsls	r3, r2
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a78:	4935      	ldr	r1, [pc, #212]	@ (8002b50 <HAL_GPIO_Init+0x2d4>)
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	3302      	adds	r3, #2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a86:	4b37      	ldr	r3, [pc, #220]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	43da      	mvns	r2, r3
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4013      	ands	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	2380      	movs	r3, #128	@ 0x80
 8002a9c:	035b      	lsls	r3, r3, #13
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002aaa:	4b2e      	ldr	r3, [pc, #184]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	43da      	mvns	r2, r3
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	039b      	lsls	r3, r3, #14
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ad4:	4b23      	ldr	r3, [pc, #140]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002ada:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	43da      	mvns	r2, r3
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	029b      	lsls	r3, r3, #10
 8002af2:	4013      	ands	r3, r2
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002afe:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b04:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	43da      	mvns	r2, r3
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	4013      	ands	r3, r2
 8002b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	025b      	lsls	r3, r3, #9
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d003      	beq.n	8002b28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b28:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	3301      	adds	r3, #1
 8002b32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	40da      	lsrs	r2, r3
 8002b3c:	1e13      	subs	r3, r2, #0
 8002b3e:	d000      	beq.n	8002b42 <HAL_GPIO_Init+0x2c6>
 8002b40:	e6a8      	b.n	8002894 <HAL_GPIO_Init+0x18>
  }
}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	46c0      	nop			@ (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b006      	add	sp, #24
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	40010000 	.word	0x40010000
 8002b54:	50000400 	.word	0x50000400
 8002b58:	50000800 	.word	0x50000800
 8002b5c:	50000c00 	.word	0x50000c00
 8002b60:	50001c00 	.word	0x50001c00
 8002b64:	40010400 	.word	0x40010400

08002b68 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	0008      	movs	r0, r1
 8002b72:	0011      	movs	r1, r2
 8002b74:	1cbb      	adds	r3, r7, #2
 8002b76:	1c02      	adds	r2, r0, #0
 8002b78:	801a      	strh	r2, [r3, #0]
 8002b7a:	1c7b      	adds	r3, r7, #1
 8002b7c:	1c0a      	adds	r2, r1, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b80:	1c7b      	adds	r3, r7, #1
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d004      	beq.n	8002b92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b88:	1cbb      	adds	r3, r7, #2
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002b90:	e003      	b.n	8002b9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002b92:	1cbb      	adds	r3, r7, #2
 8002b94:	881a      	ldrh	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b9a:	46c0      	nop			@ (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b002      	add	sp, #8
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b084      	sub	sp, #16
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	000a      	movs	r2, r1
 8002bac:	1cbb      	adds	r3, r7, #2
 8002bae:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bb6:	1cbb      	adds	r3, r7, #2
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	041a      	lsls	r2, r3, #16
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	1cb9      	adds	r1, r7, #2
 8002bc6:	8809      	ldrh	r1, [r1, #0]
 8002bc8:	400b      	ands	r3, r1
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	619a      	str	r2, [r3, #24]
}
 8002bd0:	46c0      	nop			@ (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	b004      	add	sp, #16
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd8:	b5b0      	push	{r4, r5, r7, lr}
 8002bda:	b08a      	sub	sp, #40	@ 0x28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d102      	bne.n	8002bec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	f000 fbaf 	bl	800334a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bec:	4bcf      	ldr	r3, [pc, #828]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	220c      	movs	r2, #12
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bf6:	4bcd      	ldr	r3, [pc, #820]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	025b      	lsls	r3, r3, #9
 8002bfe:	4013      	ands	r3, r2
 8002c00:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2201      	movs	r2, #1
 8002c08:	4013      	ands	r3, r2
 8002c0a:	d100      	bne.n	8002c0e <HAL_RCC_OscConfig+0x36>
 8002c0c:	e07e      	b.n	8002d0c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c0e:	6a3b      	ldr	r3, [r7, #32]
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d007      	beq.n	8002c24 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	2b0c      	cmp	r3, #12
 8002c18:	d112      	bne.n	8002c40 <HAL_RCC_OscConfig+0x68>
 8002c1a:	69fa      	ldr	r2, [r7, #28]
 8002c1c:	2380      	movs	r3, #128	@ 0x80
 8002c1e:	025b      	lsls	r3, r3, #9
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d10d      	bne.n	8002c40 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c24:	4bc1      	ldr	r3, [pc, #772]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	029b      	lsls	r3, r3, #10
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d100      	bne.n	8002c32 <HAL_RCC_OscConfig+0x5a>
 8002c30:	e06b      	b.n	8002d0a <HAL_RCC_OscConfig+0x132>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d167      	bne.n	8002d0a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	f000 fb85 	bl	800334a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	025b      	lsls	r3, r3, #9
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_OscConfig+0x84>
 8002c4c:	4bb7      	ldr	r3, [pc, #732]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4bb6      	ldr	r3, [pc, #728]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c52:	2180      	movs	r1, #128	@ 0x80
 8002c54:	0249      	lsls	r1, r1, #9
 8002c56:	430a      	orrs	r2, r1
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	e027      	b.n	8002cac <HAL_RCC_OscConfig+0xd4>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	23a0      	movs	r3, #160	@ 0xa0
 8002c62:	02db      	lsls	r3, r3, #11
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d10e      	bne.n	8002c86 <HAL_RCC_OscConfig+0xae>
 8002c68:	4bb0      	ldr	r3, [pc, #704]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	4baf      	ldr	r3, [pc, #700]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c6e:	2180      	movs	r1, #128	@ 0x80
 8002c70:	02c9      	lsls	r1, r1, #11
 8002c72:	430a      	orrs	r2, r1
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	4bad      	ldr	r3, [pc, #692]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	4bac      	ldr	r3, [pc, #688]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c7c:	2180      	movs	r1, #128	@ 0x80
 8002c7e:	0249      	lsls	r1, r1, #9
 8002c80:	430a      	orrs	r2, r1
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	e012      	b.n	8002cac <HAL_RCC_OscConfig+0xd4>
 8002c86:	4ba9      	ldr	r3, [pc, #676]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4ba8      	ldr	r3, [pc, #672]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c8c:	49a8      	ldr	r1, [pc, #672]	@ (8002f30 <HAL_RCC_OscConfig+0x358>)
 8002c8e:	400a      	ands	r2, r1
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	4ba6      	ldr	r3, [pc, #664]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2380      	movs	r3, #128	@ 0x80
 8002c98:	025b      	lsls	r3, r3, #9
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4ba2      	ldr	r3, [pc, #648]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	4ba1      	ldr	r3, [pc, #644]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002ca6:	49a3      	ldr	r1, [pc, #652]	@ (8002f34 <HAL_RCC_OscConfig+0x35c>)
 8002ca8:	400a      	ands	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d015      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb4:	f7ff fc4e 	bl	8002554 <HAL_GetTick>
 8002cb8:	0003      	movs	r3, r0
 8002cba:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cbc:	e009      	b.n	8002cd2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cbe:	f7ff fc49 	bl	8002554 <HAL_GetTick>
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b64      	cmp	r3, #100	@ 0x64
 8002cca:	d902      	bls.n	8002cd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	f000 fb3c 	bl	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cd2:	4b96      	ldr	r3, [pc, #600]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	029b      	lsls	r3, r3, #10
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d0ef      	beq.n	8002cbe <HAL_RCC_OscConfig+0xe6>
 8002cde:	e015      	b.n	8002d0c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce0:	f7ff fc38 	bl	8002554 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cea:	f7ff fc33 	bl	8002554 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b64      	cmp	r3, #100	@ 0x64
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e326      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002cfc:	4b8b      	ldr	r3, [pc, #556]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	2380      	movs	r3, #128	@ 0x80
 8002d02:	029b      	lsls	r3, r3, #10
 8002d04:	4013      	ands	r3, r2
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0x112>
 8002d08:	e000      	b.n	8002d0c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d100      	bne.n	8002d18 <HAL_RCC_OscConfig+0x140>
 8002d16:	e08b      	b.n	8002e30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d005      	beq.n	8002d30 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d24:	6a3b      	ldr	r3, [r7, #32]
 8002d26:	2b0c      	cmp	r3, #12
 8002d28:	d13e      	bne.n	8002da8 <HAL_RCC_OscConfig+0x1d0>
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d13b      	bne.n	8002da8 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002d30:	4b7e      	ldr	r3, [pc, #504]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2204      	movs	r2, #4
 8002d36:	4013      	ands	r3, r2
 8002d38:	d004      	beq.n	8002d44 <HAL_RCC_OscConfig+0x16c>
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e302      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d44:	4b79      	ldr	r3, [pc, #484]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	4a7b      	ldr	r2, [pc, #492]	@ (8002f38 <HAL_RCC_OscConfig+0x360>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	021a      	lsls	r2, r3, #8
 8002d54:	4b75      	ldr	r3, [pc, #468]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002d5a:	4b74      	ldr	r3, [pc, #464]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2209      	movs	r2, #9
 8002d60:	4393      	bics	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	4b71      	ldr	r3, [pc, #452]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d6c:	f000 fc40 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8002d70:	0001      	movs	r1, r0
 8002d72:	4b6e      	ldr	r3, [pc, #440]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	091b      	lsrs	r3, r3, #4
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	4a6f      	ldr	r2, [pc, #444]	@ (8002f3c <HAL_RCC_OscConfig+0x364>)
 8002d7e:	5cd3      	ldrb	r3, [r2, r3]
 8002d80:	000a      	movs	r2, r1
 8002d82:	40da      	lsrs	r2, r3
 8002d84:	4b6e      	ldr	r3, [pc, #440]	@ (8002f40 <HAL_RCC_OscConfig+0x368>)
 8002d86:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002d88:	4b6e      	ldr	r3, [pc, #440]	@ (8002f44 <HAL_RCC_OscConfig+0x36c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2513      	movs	r5, #19
 8002d8e:	197c      	adds	r4, r7, r5
 8002d90:	0018      	movs	r0, r3
 8002d92:	f7ff fb99 	bl	80024c8 <HAL_InitTick>
 8002d96:	0003      	movs	r3, r0
 8002d98:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002d9a:	197b      	adds	r3, r7, r5
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d046      	beq.n	8002e30 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8002da2:	197b      	adds	r3, r7, r5
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	e2d0      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d027      	beq.n	8002dfe <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002dae:	4b5f      	ldr	r3, [pc, #380]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2209      	movs	r2, #9
 8002db4:	4393      	bics	r3, r2
 8002db6:	0019      	movs	r1, r3
 8002db8:	4b5c      	ldr	r3, [pc, #368]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7ff fbc8 	bl	8002554 <HAL_GetTick>
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dca:	f7ff fbc3 	bl	8002554 <HAL_GetTick>
 8002dce:	0002      	movs	r2, r0
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e2b6      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ddc:	4b53      	ldr	r3, [pc, #332]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2204      	movs	r2, #4
 8002de2:	4013      	ands	r3, r2
 8002de4:	d0f1      	beq.n	8002dca <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de6:	4b51      	ldr	r3, [pc, #324]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4a53      	ldr	r2, [pc, #332]	@ (8002f38 <HAL_RCC_OscConfig+0x360>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	021a      	lsls	r2, r3, #8
 8002df6:	4b4d      	ldr	r3, [pc, #308]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	e018      	b.n	8002e30 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfe:	4b4b      	ldr	r3, [pc, #300]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	4b4a      	ldr	r3, [pc, #296]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e04:	2101      	movs	r1, #1
 8002e06:	438a      	bics	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0a:	f7ff fba3 	bl	8002554 <HAL_GetTick>
 8002e0e:	0003      	movs	r3, r0
 8002e10:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e14:	f7ff fb9e 	bl	8002554 <HAL_GetTick>
 8002e18:	0002      	movs	r2, r0
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e291      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e26:	4b41      	ldr	r3, [pc, #260]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2204      	movs	r2, #4
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d1f1      	bne.n	8002e14 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2210      	movs	r2, #16
 8002e36:	4013      	ands	r3, r2
 8002e38:	d100      	bne.n	8002e3c <HAL_RCC_OscConfig+0x264>
 8002e3a:	e0a1      	b.n	8002f80 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d140      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e42:	4b3a      	ldr	r3, [pc, #232]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	2380      	movs	r3, #128	@ 0x80
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d005      	beq.n	8002e5a <HAL_RCC_OscConfig+0x282>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e277      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e5a:	4b34      	ldr	r3, [pc, #208]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4a3a      	ldr	r2, [pc, #232]	@ (8002f48 <HAL_RCC_OscConfig+0x370>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	0019      	movs	r1, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e68:	4b30      	ldr	r3, [pc, #192]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	0a19      	lsrs	r1, r3, #8
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	061a      	lsls	r2, r3, #24
 8002e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e86:	0b5b      	lsrs	r3, r3, #13
 8002e88:	3301      	adds	r3, #1
 8002e8a:	2280      	movs	r2, #128	@ 0x80
 8002e8c:	0212      	lsls	r2, r2, #8
 8002e8e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002e90:	4b26      	ldr	r3, [pc, #152]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	091b      	lsrs	r3, r3, #4
 8002e96:	210f      	movs	r1, #15
 8002e98:	400b      	ands	r3, r1
 8002e9a:	4928      	ldr	r1, [pc, #160]	@ (8002f3c <HAL_RCC_OscConfig+0x364>)
 8002e9c:	5ccb      	ldrb	r3, [r1, r3]
 8002e9e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ea0:	4b27      	ldr	r3, [pc, #156]	@ (8002f40 <HAL_RCC_OscConfig+0x368>)
 8002ea2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002ea4:	4b27      	ldr	r3, [pc, #156]	@ (8002f44 <HAL_RCC_OscConfig+0x36c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2513      	movs	r5, #19
 8002eaa:	197c      	adds	r4, r7, r5
 8002eac:	0018      	movs	r0, r3
 8002eae:	f7ff fb0b 	bl	80024c8 <HAL_InitTick>
 8002eb2:	0003      	movs	r3, r0
 8002eb4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002eb6:	197b      	adds	r3, r7, r5
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d060      	beq.n	8002f80 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8002ebe:	197b      	adds	r3, r7, r5
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	e242      	b.n	800334a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d03f      	beq.n	8002f4c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ecc:	4b17      	ldr	r3, [pc, #92]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	4b16      	ldr	r3, [pc, #88]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002ed2:	2180      	movs	r1, #128	@ 0x80
 8002ed4:	0049      	lsls	r1, r1, #1
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eda:	f7ff fb3b 	bl	8002554 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ee4:	f7ff fb36 	bl	8002554 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e229      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	2380      	movs	r3, #128	@ 0x80
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4013      	ands	r3, r2
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f02:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a10      	ldr	r2, [pc, #64]	@ (8002f48 <HAL_RCC_OscConfig+0x370>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f10:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002f12:	430a      	orrs	r2, r1
 8002f14:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f16:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	021b      	lsls	r3, r3, #8
 8002f1c:	0a19      	lsrs	r1, r3, #8
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	061a      	lsls	r2, r3, #24
 8002f24:	4b01      	ldr	r3, [pc, #4]	@ (8002f2c <HAL_RCC_OscConfig+0x354>)
 8002f26:	430a      	orrs	r2, r1
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	e029      	b.n	8002f80 <HAL_RCC_OscConfig+0x3a8>
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	fffeffff 	.word	0xfffeffff
 8002f34:	fffbffff 	.word	0xfffbffff
 8002f38:	ffffe0ff 	.word	0xffffe0ff
 8002f3c:	080070fc 	.word	0x080070fc
 8002f40:	20000010 	.word	0x20000010
 8002f44:	20000014 	.word	0x20000014
 8002f48:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f4c:	4bbd      	ldr	r3, [pc, #756]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4bbc      	ldr	r3, [pc, #752]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002f52:	49bd      	ldr	r1, [pc, #756]	@ (8003248 <HAL_RCC_OscConfig+0x670>)
 8002f54:	400a      	ands	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f58:	f7ff fafc 	bl	8002554 <HAL_GetTick>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f62:	f7ff faf7 	bl	8002554 <HAL_GetTick>
 8002f66:	0002      	movs	r2, r0
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e1ea      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002f74:	4bb3      	ldr	r3, [pc, #716]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	2380      	movs	r3, #128	@ 0x80
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2208      	movs	r2, #8
 8002f86:	4013      	ands	r3, r2
 8002f88:	d036      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d019      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f92:	4bac      	ldr	r3, [pc, #688]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002f94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f96:	4bab      	ldr	r3, [pc, #684]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002f98:	2101      	movs	r1, #1
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9e:	f7ff fad9 	bl	8002554 <HAL_GetTick>
 8002fa2:	0003      	movs	r3, r0
 8002fa4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fa8:	f7ff fad4 	bl	8002554 <HAL_GetTick>
 8002fac:	0002      	movs	r2, r0
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e1c7      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fba:	4ba2      	ldr	r3, [pc, #648]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d0f1      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x3d0>
 8002fc4:	e018      	b.n	8002ff8 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc6:	4b9f      	ldr	r3, [pc, #636]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002fc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fca:	4b9e      	ldr	r3, [pc, #632]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002fcc:	2101      	movs	r1, #1
 8002fce:	438a      	bics	r2, r1
 8002fd0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd2:	f7ff fabf 	bl	8002554 <HAL_GetTick>
 8002fd6:	0003      	movs	r3, r0
 8002fd8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fdc:	f7ff faba 	bl	8002554 <HAL_GetTick>
 8002fe0:	0002      	movs	r2, r0
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e1ad      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fee:	4b95      	ldr	r3, [pc, #596]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8002ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	d1f1      	bne.n	8002fdc <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2204      	movs	r2, #4
 8002ffe:	4013      	ands	r3, r2
 8003000:	d100      	bne.n	8003004 <HAL_RCC_OscConfig+0x42c>
 8003002:	e0ae      	b.n	8003162 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003004:	2027      	movs	r0, #39	@ 0x27
 8003006:	183b      	adds	r3, r7, r0
 8003008:	2200      	movs	r2, #0
 800300a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800300c:	4b8d      	ldr	r3, [pc, #564]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800300e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003010:	2380      	movs	r3, #128	@ 0x80
 8003012:	055b      	lsls	r3, r3, #21
 8003014:	4013      	ands	r3, r2
 8003016:	d109      	bne.n	800302c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003018:	4b8a      	ldr	r3, [pc, #552]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800301a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800301c:	4b89      	ldr	r3, [pc, #548]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800301e:	2180      	movs	r1, #128	@ 0x80
 8003020:	0549      	lsls	r1, r1, #21
 8003022:	430a      	orrs	r2, r1
 8003024:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003026:	183b      	adds	r3, r7, r0
 8003028:	2201      	movs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302c:	4b87      	ldr	r3, [pc, #540]	@ (800324c <HAL_RCC_OscConfig+0x674>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	2380      	movs	r3, #128	@ 0x80
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4013      	ands	r3, r2
 8003036:	d11a      	bne.n	800306e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003038:	4b84      	ldr	r3, [pc, #528]	@ (800324c <HAL_RCC_OscConfig+0x674>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b83      	ldr	r3, [pc, #524]	@ (800324c <HAL_RCC_OscConfig+0x674>)
 800303e:	2180      	movs	r1, #128	@ 0x80
 8003040:	0049      	lsls	r1, r1, #1
 8003042:	430a      	orrs	r2, r1
 8003044:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003046:	f7ff fa85 	bl	8002554 <HAL_GetTick>
 800304a:	0003      	movs	r3, r0
 800304c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003050:	f7ff fa80 	bl	8002554 <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	@ 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e173      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003062:	4b7a      	ldr	r3, [pc, #488]	@ (800324c <HAL_RCC_OscConfig+0x674>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	2380      	movs	r3, #128	@ 0x80
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	4013      	ands	r3, r2
 800306c:	d0f0      	beq.n	8003050 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	2380      	movs	r3, #128	@ 0x80
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	429a      	cmp	r2, r3
 8003078:	d107      	bne.n	800308a <HAL_RCC_OscConfig+0x4b2>
 800307a:	4b72      	ldr	r3, [pc, #456]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800307c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800307e:	4b71      	ldr	r3, [pc, #452]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003080:	2180      	movs	r1, #128	@ 0x80
 8003082:	0049      	lsls	r1, r1, #1
 8003084:	430a      	orrs	r2, r1
 8003086:	651a      	str	r2, [r3, #80]	@ 0x50
 8003088:	e031      	b.n	80030ee <HAL_RCC_OscConfig+0x516>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10c      	bne.n	80030ac <HAL_RCC_OscConfig+0x4d4>
 8003092:	4b6c      	ldr	r3, [pc, #432]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003094:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003096:	4b6b      	ldr	r3, [pc, #428]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003098:	496b      	ldr	r1, [pc, #428]	@ (8003248 <HAL_RCC_OscConfig+0x670>)
 800309a:	400a      	ands	r2, r1
 800309c:	651a      	str	r2, [r3, #80]	@ 0x50
 800309e:	4b69      	ldr	r3, [pc, #420]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030a2:	4b68      	ldr	r3, [pc, #416]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030a4:	496a      	ldr	r1, [pc, #424]	@ (8003250 <HAL_RCC_OscConfig+0x678>)
 80030a6:	400a      	ands	r2, r1
 80030a8:	651a      	str	r2, [r3, #80]	@ 0x50
 80030aa:	e020      	b.n	80030ee <HAL_RCC_OscConfig+0x516>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	23a0      	movs	r3, #160	@ 0xa0
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d10e      	bne.n	80030d6 <HAL_RCC_OscConfig+0x4fe>
 80030b8:	4b62      	ldr	r3, [pc, #392]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030bc:	4b61      	ldr	r3, [pc, #388]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030be:	2180      	movs	r1, #128	@ 0x80
 80030c0:	00c9      	lsls	r1, r1, #3
 80030c2:	430a      	orrs	r2, r1
 80030c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80030c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030ca:	4b5e      	ldr	r3, [pc, #376]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030cc:	2180      	movs	r1, #128	@ 0x80
 80030ce:	0049      	lsls	r1, r1, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80030d4:	e00b      	b.n	80030ee <HAL_RCC_OscConfig+0x516>
 80030d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030da:	4b5a      	ldr	r3, [pc, #360]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030dc:	495a      	ldr	r1, [pc, #360]	@ (8003248 <HAL_RCC_OscConfig+0x670>)
 80030de:	400a      	ands	r2, r1
 80030e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80030e2:	4b58      	ldr	r3, [pc, #352]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030e6:	4b57      	ldr	r3, [pc, #348]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80030e8:	4959      	ldr	r1, [pc, #356]	@ (8003250 <HAL_RCC_OscConfig+0x678>)
 80030ea:	400a      	ands	r2, r1
 80030ec:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d015      	beq.n	8003122 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f6:	f7ff fa2d 	bl	8002554 <HAL_GetTick>
 80030fa:	0003      	movs	r3, r0
 80030fc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030fe:	e009      	b.n	8003114 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7ff fa28 	bl	8002554 <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	4a52      	ldr	r2, [pc, #328]	@ (8003254 <HAL_RCC_OscConfig+0x67c>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e11a      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003114:	4b4b      	ldr	r3, [pc, #300]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003116:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003118:	2380      	movs	r3, #128	@ 0x80
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4013      	ands	r3, r2
 800311e:	d0ef      	beq.n	8003100 <HAL_RCC_OscConfig+0x528>
 8003120:	e014      	b.n	800314c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003122:	f7ff fa17 	bl	8002554 <HAL_GetTick>
 8003126:	0003      	movs	r3, r0
 8003128:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800312a:	e009      	b.n	8003140 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800312c:	f7ff fa12 	bl	8002554 <HAL_GetTick>
 8003130:	0002      	movs	r2, r0
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	4a47      	ldr	r2, [pc, #284]	@ (8003254 <HAL_RCC_OscConfig+0x67c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e104      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003140:	4b40      	ldr	r3, [pc, #256]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003144:	2380      	movs	r3, #128	@ 0x80
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4013      	ands	r3, r2
 800314a:	d1ef      	bne.n	800312c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800314c:	2327      	movs	r3, #39	@ 0x27
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d105      	bne.n	8003162 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003156:	4b3b      	ldr	r3, [pc, #236]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003158:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800315a:	4b3a      	ldr	r3, [pc, #232]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800315c:	493e      	ldr	r1, [pc, #248]	@ (8003258 <HAL_RCC_OscConfig+0x680>)
 800315e:	400a      	ands	r2, r1
 8003160:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2220      	movs	r2, #32
 8003168:	4013      	ands	r3, r2
 800316a:	d049      	beq.n	8003200 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d026      	beq.n	80031c2 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003174:	4b33      	ldr	r3, [pc, #204]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	4b32      	ldr	r3, [pc, #200]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800317a:	2101      	movs	r1, #1
 800317c:	430a      	orrs	r2, r1
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	4b30      	ldr	r3, [pc, #192]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003184:	4b2f      	ldr	r3, [pc, #188]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003186:	2101      	movs	r1, #1
 8003188:	430a      	orrs	r2, r1
 800318a:	635a      	str	r2, [r3, #52]	@ 0x34
 800318c:	4b33      	ldr	r3, [pc, #204]	@ (800325c <HAL_RCC_OscConfig+0x684>)
 800318e:	6a1a      	ldr	r2, [r3, #32]
 8003190:	4b32      	ldr	r3, [pc, #200]	@ (800325c <HAL_RCC_OscConfig+0x684>)
 8003192:	2180      	movs	r1, #128	@ 0x80
 8003194:	0189      	lsls	r1, r1, #6
 8003196:	430a      	orrs	r2, r1
 8003198:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319a:	f7ff f9db 	bl	8002554 <HAL_GetTick>
 800319e:	0003      	movs	r3, r0
 80031a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031a4:	f7ff f9d6 	bl	8002554 <HAL_GetTick>
 80031a8:	0002      	movs	r2, r0
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e0c9      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031b6:	4b23      	ldr	r3, [pc, #140]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2202      	movs	r2, #2
 80031bc:	4013      	ands	r3, r2
 80031be:	d0f1      	beq.n	80031a4 <HAL_RCC_OscConfig+0x5cc>
 80031c0:	e01e      	b.n	8003200 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80031c2:	4b20      	ldr	r3, [pc, #128]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80031c8:	2101      	movs	r1, #1
 80031ca:	438a      	bics	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
 80031ce:	4b23      	ldr	r3, [pc, #140]	@ (800325c <HAL_RCC_OscConfig+0x684>)
 80031d0:	6a1a      	ldr	r2, [r3, #32]
 80031d2:	4b22      	ldr	r3, [pc, #136]	@ (800325c <HAL_RCC_OscConfig+0x684>)
 80031d4:	4922      	ldr	r1, [pc, #136]	@ (8003260 <HAL_RCC_OscConfig+0x688>)
 80031d6:	400a      	ands	r2, r1
 80031d8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031da:	f7ff f9bb 	bl	8002554 <HAL_GetTick>
 80031de:	0003      	movs	r3, r0
 80031e0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031e4:	f7ff f9b6 	bl	8002554 <HAL_GetTick>
 80031e8:	0002      	movs	r2, r0
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0a9      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80031f6:	4b13      	ldr	r3, [pc, #76]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2202      	movs	r2, #2
 80031fc:	4013      	ands	r3, r2
 80031fe:	d1f1      	bne.n	80031e4 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003204:	2b00      	cmp	r3, #0
 8003206:	d100      	bne.n	800320a <HAL_RCC_OscConfig+0x632>
 8003208:	e09e      	b.n	8003348 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800320a:	6a3b      	ldr	r3, [r7, #32]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d100      	bne.n	8003212 <HAL_RCC_OscConfig+0x63a>
 8003210:	e077      	b.n	8003302 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003216:	2b02      	cmp	r3, #2
 8003218:	d158      	bne.n	80032cc <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321a:	4b0a      	ldr	r3, [pc, #40]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	4b09      	ldr	r3, [pc, #36]	@ (8003244 <HAL_RCC_OscConfig+0x66c>)
 8003220:	4910      	ldr	r1, [pc, #64]	@ (8003264 <HAL_RCC_OscConfig+0x68c>)
 8003222:	400a      	ands	r2, r1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003226:	f7ff f995 	bl	8002554 <HAL_GetTick>
 800322a:	0003      	movs	r3, r0
 800322c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800322e:	e01b      	b.n	8003268 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003230:	f7ff f990 	bl	8002554 <HAL_GetTick>
 8003234:	0002      	movs	r2, r0
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b02      	cmp	r3, #2
 800323c:	d914      	bls.n	8003268 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e083      	b.n	800334a <HAL_RCC_OscConfig+0x772>
 8003242:	46c0      	nop			@ (mov r8, r8)
 8003244:	40021000 	.word	0x40021000
 8003248:	fffffeff 	.word	0xfffffeff
 800324c:	40007000 	.word	0x40007000
 8003250:	fffffbff 	.word	0xfffffbff
 8003254:	00001388 	.word	0x00001388
 8003258:	efffffff 	.word	0xefffffff
 800325c:	40010000 	.word	0x40010000
 8003260:	ffffdfff 	.word	0xffffdfff
 8003264:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003268:	4b3a      	ldr	r3, [pc, #232]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	2380      	movs	r3, #128	@ 0x80
 800326e:	049b      	lsls	r3, r3, #18
 8003270:	4013      	ands	r3, r2
 8003272:	d1dd      	bne.n	8003230 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003274:	4b37      	ldr	r3, [pc, #220]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	4a37      	ldr	r2, [pc, #220]	@ (8003358 <HAL_RCC_OscConfig+0x780>)
 800327a:	4013      	ands	r3, r2
 800327c:	0019      	movs	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800328c:	431a      	orrs	r2, r3
 800328e:	4b31      	ldr	r3, [pc, #196]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 8003290:	430a      	orrs	r2, r1
 8003292:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003294:	4b2f      	ldr	r3, [pc, #188]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4b2e      	ldr	r3, [pc, #184]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 800329a:	2180      	movs	r1, #128	@ 0x80
 800329c:	0449      	lsls	r1, r1, #17
 800329e:	430a      	orrs	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a2:	f7ff f957 	bl	8002554 <HAL_GetTick>
 80032a6:	0003      	movs	r3, r0
 80032a8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ac:	f7ff f952 	bl	8002554 <HAL_GetTick>
 80032b0:	0002      	movs	r2, r0
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e045      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80032be:	4b25      	ldr	r3, [pc, #148]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	2380      	movs	r3, #128	@ 0x80
 80032c4:	049b      	lsls	r3, r3, #18
 80032c6:	4013      	ands	r3, r2
 80032c8:	d0f0      	beq.n	80032ac <HAL_RCC_OscConfig+0x6d4>
 80032ca:	e03d      	b.n	8003348 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032cc:	4b21      	ldr	r3, [pc, #132]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4b20      	ldr	r3, [pc, #128]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 80032d2:	4922      	ldr	r1, [pc, #136]	@ (800335c <HAL_RCC_OscConfig+0x784>)
 80032d4:	400a      	ands	r2, r1
 80032d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d8:	f7ff f93c 	bl	8002554 <HAL_GetTick>
 80032dc:	0003      	movs	r3, r0
 80032de:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032e2:	f7ff f937 	bl	8002554 <HAL_GetTick>
 80032e6:	0002      	movs	r2, r0
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e02a      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032f4:	4b17      	ldr	r3, [pc, #92]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	2380      	movs	r3, #128	@ 0x80
 80032fa:	049b      	lsls	r3, r3, #18
 80032fc:	4013      	ands	r3, r2
 80032fe:	d1f0      	bne.n	80032e2 <HAL_RCC_OscConfig+0x70a>
 8003300:	e022      	b.n	8003348 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e01d      	b.n	800334a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800330e:	4b11      	ldr	r3, [pc, #68]	@ (8003354 <HAL_RCC_OscConfig+0x77c>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003314:	69fa      	ldr	r2, [r7, #28]
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	025b      	lsls	r3, r3, #9
 800331a:	401a      	ands	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003320:	429a      	cmp	r2, r3
 8003322:	d10f      	bne.n	8003344 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003324:	69fa      	ldr	r2, [r7, #28]
 8003326:	23f0      	movs	r3, #240	@ 0xf0
 8003328:	039b      	lsls	r3, r3, #14
 800332a:	401a      	ands	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003330:	429a      	cmp	r2, r3
 8003332:	d107      	bne.n	8003344 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	23c0      	movs	r3, #192	@ 0xc0
 8003338:	041b      	lsls	r3, r3, #16
 800333a:	401a      	ands	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e000      	b.n	800334a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	0018      	movs	r0, r3
 800334c:	46bd      	mov	sp, r7
 800334e:	b00a      	add	sp, #40	@ 0x28
 8003350:	bdb0      	pop	{r4, r5, r7, pc}
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	40021000 	.word	0x40021000
 8003358:	ff02ffff 	.word	0xff02ffff
 800335c:	feffffff 	.word	0xfeffffff

08003360 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003360:	b5b0      	push	{r4, r5, r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e128      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003374:	4b96      	ldr	r3, [pc, #600]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2201      	movs	r2, #1
 800337a:	4013      	ands	r3, r2
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d91e      	bls.n	80033c0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003382:	4b93      	ldr	r3, [pc, #588]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2201      	movs	r2, #1
 8003388:	4393      	bics	r3, r2
 800338a:	0019      	movs	r1, r3
 800338c:	4b90      	ldr	r3, [pc, #576]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003394:	f7ff f8de 	bl	8002554 <HAL_GetTick>
 8003398:	0003      	movs	r3, r0
 800339a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800339c:	e009      	b.n	80033b2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800339e:	f7ff f8d9 	bl	8002554 <HAL_GetTick>
 80033a2:	0002      	movs	r2, r0
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	4a8a      	ldr	r2, [pc, #552]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e109      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b2:	4b87      	ldr	r3, [pc, #540]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2201      	movs	r2, #1
 80033b8:	4013      	ands	r3, r2
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d1ee      	bne.n	800339e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2202      	movs	r2, #2
 80033c6:	4013      	ands	r3, r2
 80033c8:	d009      	beq.n	80033de <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ca:	4b83      	ldr	r3, [pc, #524]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	22f0      	movs	r2, #240	@ 0xf0
 80033d0:	4393      	bics	r3, r2
 80033d2:	0019      	movs	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	4b7f      	ldr	r3, [pc, #508]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80033da:	430a      	orrs	r2, r1
 80033dc:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2201      	movs	r2, #1
 80033e4:	4013      	ands	r3, r2
 80033e6:	d100      	bne.n	80033ea <HAL_RCC_ClockConfig+0x8a>
 80033e8:	e089      	b.n	80034fe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d107      	bne.n	8003402 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033f2:	4b79      	ldr	r3, [pc, #484]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	029b      	lsls	r3, r3, #10
 80033fa:	4013      	ands	r3, r2
 80033fc:	d120      	bne.n	8003440 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e0e1      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b03      	cmp	r3, #3
 8003408:	d107      	bne.n	800341a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800340a:	4b73      	ldr	r3, [pc, #460]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	2380      	movs	r3, #128	@ 0x80
 8003410:	049b      	lsls	r3, r3, #18
 8003412:	4013      	ands	r3, r2
 8003414:	d114      	bne.n	8003440 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e0d5      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d106      	bne.n	8003430 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003422:	4b6d      	ldr	r3, [pc, #436]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2204      	movs	r2, #4
 8003428:	4013      	ands	r3, r2
 800342a:	d109      	bne.n	8003440 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0ca      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003430:	4b69      	ldr	r3, [pc, #420]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	2380      	movs	r3, #128	@ 0x80
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4013      	ands	r3, r2
 800343a:	d101      	bne.n	8003440 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e0c2      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003440:	4b65      	ldr	r3, [pc, #404]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	2203      	movs	r2, #3
 8003446:	4393      	bics	r3, r2
 8003448:	0019      	movs	r1, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	4b62      	ldr	r3, [pc, #392]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003450:	430a      	orrs	r2, r1
 8003452:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003454:	f7ff f87e 	bl	8002554 <HAL_GetTick>
 8003458:	0003      	movs	r3, r0
 800345a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b02      	cmp	r3, #2
 8003462:	d111      	bne.n	8003488 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003464:	e009      	b.n	800347a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003466:	f7ff f875 	bl	8002554 <HAL_GetTick>
 800346a:	0002      	movs	r2, r0
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	4a58      	ldr	r2, [pc, #352]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e0a5      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800347a:	4b57      	ldr	r3, [pc, #348]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	220c      	movs	r2, #12
 8003480:	4013      	ands	r3, r2
 8003482:	2b08      	cmp	r3, #8
 8003484:	d1ef      	bne.n	8003466 <HAL_RCC_ClockConfig+0x106>
 8003486:	e03a      	b.n	80034fe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b03      	cmp	r3, #3
 800348e:	d111      	bne.n	80034b4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003490:	e009      	b.n	80034a6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003492:	f7ff f85f 	bl	8002554 <HAL_GetTick>
 8003496:	0002      	movs	r2, r0
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	4a4d      	ldr	r2, [pc, #308]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e08f      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a6:	4b4c      	ldr	r3, [pc, #304]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	220c      	movs	r2, #12
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b0c      	cmp	r3, #12
 80034b0:	d1ef      	bne.n	8003492 <HAL_RCC_ClockConfig+0x132>
 80034b2:	e024      	b.n	80034fe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d11b      	bne.n	80034f4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80034bc:	e009      	b.n	80034d2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034be:	f7ff f849 	bl	8002554 <HAL_GetTick>
 80034c2:	0002      	movs	r2, r0
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	4a42      	ldr	r2, [pc, #264]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e079      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80034d2:	4b41      	ldr	r3, [pc, #260]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	220c      	movs	r2, #12
 80034d8:	4013      	ands	r3, r2
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d1ef      	bne.n	80034be <HAL_RCC_ClockConfig+0x15e>
 80034de:	e00e      	b.n	80034fe <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e0:	f7ff f838 	bl	8002554 <HAL_GetTick>
 80034e4:	0002      	movs	r2, r0
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	4a3a      	ldr	r2, [pc, #232]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e068      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80034f4:	4b38      	ldr	r3, [pc, #224]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	220c      	movs	r2, #12
 80034fa:	4013      	ands	r3, r2
 80034fc:	d1f0      	bne.n	80034e0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034fe:	4b34      	ldr	r3, [pc, #208]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2201      	movs	r2, #1
 8003504:	4013      	ands	r3, r2
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d21e      	bcs.n	800354a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350c:	4b30      	ldr	r3, [pc, #192]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2201      	movs	r2, #1
 8003512:	4393      	bics	r3, r2
 8003514:	0019      	movs	r1, r3
 8003516:	4b2e      	ldr	r3, [pc, #184]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800351e:	f7ff f819 	bl	8002554 <HAL_GetTick>
 8003522:	0003      	movs	r3, r0
 8003524:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	e009      	b.n	800353c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003528:	f7ff f814 	bl	8002554 <HAL_GetTick>
 800352c:	0002      	movs	r2, r0
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	4a28      	ldr	r2, [pc, #160]	@ (80035d4 <HAL_RCC_ClockConfig+0x274>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d901      	bls.n	800353c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e044      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353c:	4b24      	ldr	r3, [pc, #144]	@ (80035d0 <HAL_RCC_ClockConfig+0x270>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2201      	movs	r2, #1
 8003542:	4013      	ands	r3, r2
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d1ee      	bne.n	8003528 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2204      	movs	r2, #4
 8003550:	4013      	ands	r3, r2
 8003552:	d009      	beq.n	8003568 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003554:	4b20      	ldr	r3, [pc, #128]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4a20      	ldr	r2, [pc, #128]	@ (80035dc <HAL_RCC_ClockConfig+0x27c>)
 800355a:	4013      	ands	r3, r2
 800355c:	0019      	movs	r1, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	4b1d      	ldr	r3, [pc, #116]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003564:	430a      	orrs	r2, r1
 8003566:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2208      	movs	r2, #8
 800356e:	4013      	ands	r3, r2
 8003570:	d00a      	beq.n	8003588 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003572:	4b19      	ldr	r3, [pc, #100]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	4a1a      	ldr	r2, [pc, #104]	@ (80035e0 <HAL_RCC_ClockConfig+0x280>)
 8003578:	4013      	ands	r3, r2
 800357a:	0019      	movs	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	00da      	lsls	r2, r3, #3
 8003582:	4b15      	ldr	r3, [pc, #84]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003584:	430a      	orrs	r2, r1
 8003586:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003588:	f000 f832 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 800358c:	0001      	movs	r1, r0
 800358e:	4b12      	ldr	r3, [pc, #72]	@ (80035d8 <HAL_RCC_ClockConfig+0x278>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	091b      	lsrs	r3, r3, #4
 8003594:	220f      	movs	r2, #15
 8003596:	4013      	ands	r3, r2
 8003598:	4a12      	ldr	r2, [pc, #72]	@ (80035e4 <HAL_RCC_ClockConfig+0x284>)
 800359a:	5cd3      	ldrb	r3, [r2, r3]
 800359c:	000a      	movs	r2, r1
 800359e:	40da      	lsrs	r2, r3
 80035a0:	4b11      	ldr	r3, [pc, #68]	@ (80035e8 <HAL_RCC_ClockConfig+0x288>)
 80035a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035a4:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <HAL_RCC_ClockConfig+0x28c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	250b      	movs	r5, #11
 80035aa:	197c      	adds	r4, r7, r5
 80035ac:	0018      	movs	r0, r3
 80035ae:	f7fe ff8b 	bl	80024c8 <HAL_InitTick>
 80035b2:	0003      	movs	r3, r0
 80035b4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80035b6:	197b      	adds	r3, r7, r5
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80035be:	197b      	adds	r3, r7, r5
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	e000      	b.n	80035c6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	0018      	movs	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b004      	add	sp, #16
 80035cc:	bdb0      	pop	{r4, r5, r7, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	40022000 	.word	0x40022000
 80035d4:	00001388 	.word	0x00001388
 80035d8:	40021000 	.word	0x40021000
 80035dc:	fffff8ff 	.word	0xfffff8ff
 80035e0:	ffffc7ff 	.word	0xffffc7ff
 80035e4:	080070fc 	.word	0x080070fc
 80035e8:	20000010 	.word	0x20000010
 80035ec:	20000014 	.word	0x20000014

080035f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80035f6:	4b3c      	ldr	r3, [pc, #240]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	220c      	movs	r2, #12
 8003600:	4013      	ands	r3, r2
 8003602:	2b0c      	cmp	r3, #12
 8003604:	d013      	beq.n	800362e <HAL_RCC_GetSysClockFreq+0x3e>
 8003606:	d85c      	bhi.n	80036c2 <HAL_RCC_GetSysClockFreq+0xd2>
 8003608:	2b04      	cmp	r3, #4
 800360a:	d002      	beq.n	8003612 <HAL_RCC_GetSysClockFreq+0x22>
 800360c:	2b08      	cmp	r3, #8
 800360e:	d00b      	beq.n	8003628 <HAL_RCC_GetSysClockFreq+0x38>
 8003610:	e057      	b.n	80036c2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003612:	4b35      	ldr	r3, [pc, #212]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2210      	movs	r2, #16
 8003618:	4013      	ands	r3, r2
 800361a:	d002      	beq.n	8003622 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800361c:	4b33      	ldr	r3, [pc, #204]	@ (80036ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800361e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003620:	e05d      	b.n	80036de <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8003622:	4b33      	ldr	r3, [pc, #204]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003624:	613b      	str	r3, [r7, #16]
      break;
 8003626:	e05a      	b.n	80036de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003628:	4b32      	ldr	r3, [pc, #200]	@ (80036f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800362a:	613b      	str	r3, [r7, #16]
      break;
 800362c:	e057      	b.n	80036de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	0c9b      	lsrs	r3, r3, #18
 8003632:	220f      	movs	r2, #15
 8003634:	4013      	ands	r3, r2
 8003636:	4a30      	ldr	r2, [pc, #192]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003638:	5cd3      	ldrb	r3, [r2, r3]
 800363a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	0d9b      	lsrs	r3, r3, #22
 8003640:	2203      	movs	r2, #3
 8003642:	4013      	ands	r3, r2
 8003644:	3301      	adds	r3, #1
 8003646:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003648:	4b27      	ldr	r3, [pc, #156]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	025b      	lsls	r3, r3, #9
 8003650:	4013      	ands	r3, r2
 8003652:	d00f      	beq.n	8003674 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	000a      	movs	r2, r1
 8003658:	0152      	lsls	r2, r2, #5
 800365a:	1a52      	subs	r2, r2, r1
 800365c:	0193      	lsls	r3, r2, #6
 800365e:	1a9b      	subs	r3, r3, r2
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	185b      	adds	r3, r3, r1
 8003664:	025b      	lsls	r3, r3, #9
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	0018      	movs	r0, r3
 800366a:	f7fc fd69 	bl	8000140 <__udivsi3>
 800366e:	0003      	movs	r3, r0
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e023      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003674:	4b1c      	ldr	r3, [pc, #112]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2210      	movs	r2, #16
 800367a:	4013      	ands	r3, r2
 800367c:	d00f      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800367e:	68b9      	ldr	r1, [r7, #8]
 8003680:	000a      	movs	r2, r1
 8003682:	0152      	lsls	r2, r2, #5
 8003684:	1a52      	subs	r2, r2, r1
 8003686:	0193      	lsls	r3, r2, #6
 8003688:	1a9b      	subs	r3, r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	185b      	adds	r3, r3, r1
 800368e:	021b      	lsls	r3, r3, #8
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	0018      	movs	r0, r3
 8003694:	f7fc fd54 	bl	8000140 <__udivsi3>
 8003698:	0003      	movs	r3, r0
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	e00e      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	000a      	movs	r2, r1
 80036a2:	0152      	lsls	r2, r2, #5
 80036a4:	1a52      	subs	r2, r2, r1
 80036a6:	0193      	lsls	r3, r2, #6
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	185b      	adds	r3, r3, r1
 80036ae:	029b      	lsls	r3, r3, #10
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	0018      	movs	r0, r3
 80036b4:	f7fc fd44 	bl	8000140 <__udivsi3>
 80036b8:	0003      	movs	r3, r0
 80036ba:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	613b      	str	r3, [r7, #16]
      break;
 80036c0:	e00d      	b.n	80036de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80036c2:	4b09      	ldr	r3, [pc, #36]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	0b5b      	lsrs	r3, r3, #13
 80036c8:	2207      	movs	r2, #7
 80036ca:	4013      	ands	r3, r2
 80036cc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	3301      	adds	r3, #1
 80036d2:	2280      	movs	r2, #128	@ 0x80
 80036d4:	0212      	lsls	r2, r2, #8
 80036d6:	409a      	lsls	r2, r3
 80036d8:	0013      	movs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
      break;
 80036dc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80036de:	693b      	ldr	r3, [r7, #16]
}
 80036e0:	0018      	movs	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b006      	add	sp, #24
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	003d0900 	.word	0x003d0900
 80036f0:	00f42400 	.word	0x00f42400
 80036f4:	007a1200 	.word	0x007a1200
 80036f8:	08007114 	.word	0x08007114

080036fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003700:	4b02      	ldr	r3, [pc, #8]	@ (800370c <HAL_RCC_GetHCLKFreq+0x10>)
 8003702:	681b      	ldr	r3, [r3, #0]
}
 8003704:	0018      	movs	r0, r3
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	20000010 	.word	0x20000010

08003710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003714:	f7ff fff2 	bl	80036fc <HAL_RCC_GetHCLKFreq>
 8003718:	0001      	movs	r1, r0
 800371a:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <HAL_RCC_GetPCLK1Freq+0x24>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	0a1b      	lsrs	r3, r3, #8
 8003720:	2207      	movs	r2, #7
 8003722:	4013      	ands	r3, r2
 8003724:	4a04      	ldr	r2, [pc, #16]	@ (8003738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003726:	5cd3      	ldrb	r3, [r2, r3]
 8003728:	40d9      	lsrs	r1, r3
 800372a:	000b      	movs	r3, r1
}
 800372c:	0018      	movs	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	40021000 	.word	0x40021000
 8003738:	0800710c 	.word	0x0800710c

0800373c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003740:	f7ff ffdc 	bl	80036fc <HAL_RCC_GetHCLKFreq>
 8003744:	0001      	movs	r1, r0
 8003746:	4b06      	ldr	r3, [pc, #24]	@ (8003760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	0adb      	lsrs	r3, r3, #11
 800374c:	2207      	movs	r2, #7
 800374e:	4013      	ands	r3, r2
 8003750:	4a04      	ldr	r2, [pc, #16]	@ (8003764 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003752:	5cd3      	ldrb	r3, [r2, r3]
 8003754:	40d9      	lsrs	r1, r3
 8003756:	000b      	movs	r3, r1
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	46c0      	nop			@ (mov r8, r8)
 8003760:	40021000 	.word	0x40021000
 8003764:	0800710c 	.word	0x0800710c

08003768 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003770:	2317      	movs	r3, #23
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2220      	movs	r2, #32
 800377e:	4013      	ands	r3, r2
 8003780:	d106      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	2380      	movs	r3, #128	@ 0x80
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	4013      	ands	r3, r2
 800378c:	d100      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800378e:	e104      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003790:	4bb1      	ldr	r3, [pc, #708]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003792:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003794:	2380      	movs	r3, #128	@ 0x80
 8003796:	055b      	lsls	r3, r3, #21
 8003798:	4013      	ands	r3, r2
 800379a:	d10a      	bne.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800379c:	4bae      	ldr	r3, [pc, #696]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800379e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a0:	4bad      	ldr	r3, [pc, #692]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037a2:	2180      	movs	r1, #128	@ 0x80
 80037a4:	0549      	lsls	r1, r1, #21
 80037a6:	430a      	orrs	r2, r1
 80037a8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80037aa:	2317      	movs	r3, #23
 80037ac:	18fb      	adds	r3, r7, r3
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b2:	4baa      	ldr	r3, [pc, #680]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	2380      	movs	r3, #128	@ 0x80
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	4013      	ands	r3, r2
 80037bc:	d11a      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037be:	4ba7      	ldr	r3, [pc, #668]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	4ba6      	ldr	r3, [pc, #664]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037c4:	2180      	movs	r1, #128	@ 0x80
 80037c6:	0049      	lsls	r1, r1, #1
 80037c8:	430a      	orrs	r2, r1
 80037ca:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037cc:	f7fe fec2 	bl	8002554 <HAL_GetTick>
 80037d0:	0003      	movs	r3, r0
 80037d2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d4:	e008      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037d6:	f7fe febd 	bl	8002554 <HAL_GetTick>
 80037da:	0002      	movs	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b64      	cmp	r3, #100	@ 0x64
 80037e2:	d901      	bls.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e133      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e8:	4b9c      	ldr	r3, [pc, #624]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	2380      	movs	r3, #128	@ 0x80
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	4013      	ands	r3, r2
 80037f2:	d0f0      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80037f4:	4b98      	ldr	r3, [pc, #608]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	23c0      	movs	r3, #192	@ 0xc0
 80037fa:	039b      	lsls	r3, r3, #14
 80037fc:	4013      	ands	r3, r2
 80037fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	23c0      	movs	r3, #192	@ 0xc0
 8003806:	039b      	lsls	r3, r3, #14
 8003808:	4013      	ands	r3, r2
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	429a      	cmp	r2, r3
 800380e:	d107      	bne.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	23c0      	movs	r3, #192	@ 0xc0
 8003816:	039b      	lsls	r3, r3, #14
 8003818:	4013      	ands	r3, r2
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	429a      	cmp	r2, r3
 800381e:	d013      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	23c0      	movs	r3, #192	@ 0xc0
 8003826:	029b      	lsls	r3, r3, #10
 8003828:	401a      	ands	r2, r3
 800382a:	23c0      	movs	r3, #192	@ 0xc0
 800382c:	029b      	lsls	r3, r3, #10
 800382e:	429a      	cmp	r2, r3
 8003830:	d10a      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003832:	4b89      	ldr	r3, [pc, #548]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	2380      	movs	r3, #128	@ 0x80
 8003838:	029b      	lsls	r3, r3, #10
 800383a:	401a      	ands	r2, r3
 800383c:	2380      	movs	r3, #128	@ 0x80
 800383e:	029b      	lsls	r3, r3, #10
 8003840:	429a      	cmp	r2, r3
 8003842:	d101      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e103      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003848:	4b83      	ldr	r3, [pc, #524]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800384a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800384c:	23c0      	movs	r3, #192	@ 0xc0
 800384e:	029b      	lsls	r3, r3, #10
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d049      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x186>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	23c0      	movs	r3, #192	@ 0xc0
 8003860:	029b      	lsls	r3, r3, #10
 8003862:	4013      	ands	r3, r2
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	429a      	cmp	r2, r3
 8003868:	d004      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2220      	movs	r2, #32
 8003870:	4013      	ands	r3, r2
 8003872:	d10d      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	23c0      	movs	r3, #192	@ 0xc0
 800387a:	029b      	lsls	r3, r3, #10
 800387c:	4013      	ands	r3, r2
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	429a      	cmp	r2, r3
 8003882:	d034      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	2380      	movs	r3, #128	@ 0x80
 800388a:	011b      	lsls	r3, r3, #4
 800388c:	4013      	ands	r3, r2
 800388e:	d02e      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003890:	4b71      	ldr	r3, [pc, #452]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003894:	4a72      	ldr	r2, [pc, #456]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003896:	4013      	ands	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800389a:	4b6f      	ldr	r3, [pc, #444]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800389c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800389e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038a0:	2180      	movs	r1, #128	@ 0x80
 80038a2:	0309      	lsls	r1, r1, #12
 80038a4:	430a      	orrs	r2, r1
 80038a6:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038a8:	4b6b      	ldr	r3, [pc, #428]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80038ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038ae:	496d      	ldr	r1, [pc, #436]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80038b0:	400a      	ands	r2, r1
 80038b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80038b4:	4b68      	ldr	r3, [pc, #416]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	2380      	movs	r3, #128	@ 0x80
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	4013      	ands	r3, r2
 80038c2:	d014      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c4:	f7fe fe46 	bl	8002554 <HAL_GetTick>
 80038c8:	0003      	movs	r3, r0
 80038ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038cc:	e009      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038ce:	f7fe fe41 	bl	8002554 <HAL_GetTick>
 80038d2:	0002      	movs	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	4a63      	ldr	r2, [pc, #396]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e0b6      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80038e6:	2380      	movs	r3, #128	@ 0x80
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4013      	ands	r3, r2
 80038ec:	d0ef      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	2380      	movs	r3, #128	@ 0x80
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	4013      	ands	r3, r2
 80038f8:	d01f      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	23c0      	movs	r3, #192	@ 0xc0
 8003900:	029b      	lsls	r3, r3, #10
 8003902:	401a      	ands	r2, r3
 8003904:	23c0      	movs	r3, #192	@ 0xc0
 8003906:	029b      	lsls	r3, r3, #10
 8003908:	429a      	cmp	r2, r3
 800390a:	d10c      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800390c:	4b52      	ldr	r3, [pc, #328]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a56      	ldr	r2, [pc, #344]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003912:	4013      	ands	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	23c0      	movs	r3, #192	@ 0xc0
 800391c:	039b      	lsls	r3, r3, #14
 800391e:	401a      	ands	r2, r3
 8003920:	4b4d      	ldr	r3, [pc, #308]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003922:	430a      	orrs	r2, r1
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	4b4c      	ldr	r3, [pc, #304]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003928:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	23c0      	movs	r3, #192	@ 0xc0
 8003930:	029b      	lsls	r3, r3, #10
 8003932:	401a      	ands	r2, r3
 8003934:	4b48      	ldr	r3, [pc, #288]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003936:	430a      	orrs	r2, r1
 8003938:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2220      	movs	r2, #32
 8003940:	4013      	ands	r3, r2
 8003942:	d01f      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	23c0      	movs	r3, #192	@ 0xc0
 800394a:	029b      	lsls	r3, r3, #10
 800394c:	401a      	ands	r2, r3
 800394e:	23c0      	movs	r3, #192	@ 0xc0
 8003950:	029b      	lsls	r3, r3, #10
 8003952:	429a      	cmp	r2, r3
 8003954:	d10c      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003956:	4b40      	ldr	r3, [pc, #256]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a44      	ldr	r2, [pc, #272]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800395c:	4013      	ands	r3, r2
 800395e:	0019      	movs	r1, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	23c0      	movs	r3, #192	@ 0xc0
 8003966:	039b      	lsls	r3, r3, #14
 8003968:	401a      	ands	r2, r3
 800396a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800396c:	430a      	orrs	r2, r1
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	4b39      	ldr	r3, [pc, #228]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003972:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	23c0      	movs	r3, #192	@ 0xc0
 800397a:	029b      	lsls	r3, r3, #10
 800397c:	401a      	ands	r2, r3
 800397e:	4b36      	ldr	r3, [pc, #216]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003980:	430a      	orrs	r2, r1
 8003982:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003984:	2317      	movs	r3, #23
 8003986:	18fb      	adds	r3, r7, r3
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d105      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800398e:	4b32      	ldr	r3, [pc, #200]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003992:	4b31      	ldr	r3, [pc, #196]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003994:	4936      	ldr	r1, [pc, #216]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003996:	400a      	ands	r2, r1
 8003998:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2201      	movs	r2, #1
 80039a0:	4013      	ands	r3, r2
 80039a2:	d009      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039a4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a8:	2203      	movs	r2, #3
 80039aa:	4393      	bics	r3, r2
 80039ac:	0019      	movs	r1, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	4b29      	ldr	r3, [pc, #164]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039b4:	430a      	orrs	r2, r1
 80039b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2202      	movs	r2, #2
 80039be:	4013      	ands	r3, r2
 80039c0:	d009      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039c2:	4b25      	ldr	r3, [pc, #148]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c6:	220c      	movs	r2, #12
 80039c8:	4393      	bics	r3, r2
 80039ca:	0019      	movs	r1, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	691a      	ldr	r2, [r3, #16]
 80039d0:	4b21      	ldr	r3, [pc, #132]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039d2:	430a      	orrs	r2, r1
 80039d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2204      	movs	r2, #4
 80039dc:	4013      	ands	r3, r2
 80039de:	d009      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e4:	4a23      	ldr	r2, [pc, #140]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	0019      	movs	r1, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	695a      	ldr	r2, [r3, #20]
 80039ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039f0:	430a      	orrs	r2, r1
 80039f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2208      	movs	r2, #8
 80039fa:	4013      	ands	r3, r2
 80039fc:	d009      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039fe:	4b16      	ldr	r3, [pc, #88]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a02:	4a1d      	ldr	r2, [pc, #116]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	0019      	movs	r1, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699a      	ldr	r2, [r3, #24]
 8003a0c:	4b12      	ldr	r3, [pc, #72]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2240      	movs	r2, #64	@ 0x40
 8003a18:	4013      	ands	r3, r2
 8003a1a:	d009      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a20:	4a16      	ldr	r2, [pc, #88]	@ (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	0019      	movs	r1, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1a      	ldr	r2, [r3, #32]
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2280      	movs	r2, #128	@ 0x80
 8003a36:	4013      	ands	r3, r2
 8003a38:	d009      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003a3a:	4b07      	ldr	r3, [pc, #28]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3e:	4a10      	ldr	r2, [pc, #64]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	69da      	ldr	r2, [r3, #28]
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	0018      	movs	r0, r3
 8003a52:	46bd      	mov	sp, r7
 8003a54:	b006      	add	sp, #24
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	40007000 	.word	0x40007000
 8003a60:	fffcffff 	.word	0xfffcffff
 8003a64:	fff7ffff 	.word	0xfff7ffff
 8003a68:	00001388 	.word	0x00001388
 8003a6c:	ffcfffff 	.word	0xffcfffff
 8003a70:	efffffff 	.word	0xefffffff
 8003a74:	fffff3ff 	.word	0xfffff3ff
 8003a78:	ffffcfff 	.word	0xffffcfff
 8003a7c:	fbffffff 	.word	0xfbffffff
 8003a80:	fff3ffff 	.word	0xfff3ffff

08003a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e032      	b.n	8003afc <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2239      	movs	r2, #57	@ 0x39
 8003a9a:	5c9b      	ldrb	r3, [r3, r2]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d107      	bne.n	8003ab2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2238      	movs	r2, #56	@ 0x38
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	0018      	movs	r0, r3
 8003aae:	f7fe fb83 	bl	80021b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2239      	movs	r2, #57	@ 0x39
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	0019      	movs	r1, r3
 8003ac4:	0010      	movs	r0, r2
 8003ac6:	f000 fa8b 	bl	8003fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	223e      	movs	r2, #62	@ 0x3e
 8003ace:	2101      	movs	r1, #1
 8003ad0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	223a      	movs	r2, #58	@ 0x3a
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	5499      	strb	r1, [r3, r2]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	223b      	movs	r2, #59	@ 0x3b
 8003ade:	2101      	movs	r1, #1
 8003ae0:	5499      	strb	r1, [r3, r2]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	223c      	movs	r2, #60	@ 0x3c
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	5499      	strb	r1, [r3, r2]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	223d      	movs	r2, #61	@ 0x3d
 8003aee:	2101      	movs	r1, #1
 8003af0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2239      	movs	r2, #57	@ 0x39
 8003af6:	2101      	movs	r1, #1
 8003af8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	0018      	movs	r0, r3
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b002      	add	sp, #8
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e032      	b.n	8003b7c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2239      	movs	r2, #57	@ 0x39
 8003b1a:	5c9b      	ldrb	r3, [r3, r2]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d107      	bne.n	8003b32 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2238      	movs	r2, #56	@ 0x38
 8003b26:	2100      	movs	r1, #0
 8003b28:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f000 f829 	bl	8003b84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2239      	movs	r2, #57	@ 0x39
 8003b36:	2102      	movs	r1, #2
 8003b38:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3304      	adds	r3, #4
 8003b42:	0019      	movs	r1, r3
 8003b44:	0010      	movs	r0, r2
 8003b46:	f000 fa4b 	bl	8003fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	223e      	movs	r2, #62	@ 0x3e
 8003b4e:	2101      	movs	r1, #1
 8003b50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	223a      	movs	r2, #58	@ 0x3a
 8003b56:	2101      	movs	r1, #1
 8003b58:	5499      	strb	r1, [r3, r2]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	223b      	movs	r2, #59	@ 0x3b
 8003b5e:	2101      	movs	r1, #1
 8003b60:	5499      	strb	r1, [r3, r2]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	223c      	movs	r2, #60	@ 0x3c
 8003b66:	2101      	movs	r1, #1
 8003b68:	5499      	strb	r1, [r3, r2]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	223d      	movs	r2, #61	@ 0x3d
 8003b6e:	2101      	movs	r1, #1
 8003b70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2239      	movs	r2, #57	@ 0x39
 8003b76:	2101      	movs	r1, #1
 8003b78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b002      	add	sp, #8
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b002      	add	sp, #8
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d108      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0x22>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	223a      	movs	r2, #58	@ 0x3a
 8003ba8:	5c9b      	ldrb	r3, [r3, r2]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	1e5a      	subs	r2, r3, #1
 8003bb0:	4193      	sbcs	r3, r2
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	e01f      	b.n	8003bf6 <HAL_TIM_PWM_Start+0x62>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d108      	bne.n	8003bce <HAL_TIM_PWM_Start+0x3a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	223b      	movs	r2, #59	@ 0x3b
 8003bc0:	5c9b      	ldrb	r3, [r3, r2]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	1e5a      	subs	r2, r3, #1
 8003bc8:	4193      	sbcs	r3, r2
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e013      	b.n	8003bf6 <HAL_TIM_PWM_Start+0x62>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d108      	bne.n	8003be6 <HAL_TIM_PWM_Start+0x52>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	223c      	movs	r2, #60	@ 0x3c
 8003bd8:	5c9b      	ldrb	r3, [r3, r2]
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	1e5a      	subs	r2, r3, #1
 8003be0:	4193      	sbcs	r3, r2
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	e007      	b.n	8003bf6 <HAL_TIM_PWM_Start+0x62>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	223d      	movs	r2, #61	@ 0x3d
 8003bea:	5c9b      	ldrb	r3, [r3, r2]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	1e5a      	subs	r2, r3, #1
 8003bf2:	4193      	sbcs	r3, r2
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e04d      	b.n	8003c9a <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d104      	bne.n	8003c0e <HAL_TIM_PWM_Start+0x7a>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	223a      	movs	r2, #58	@ 0x3a
 8003c08:	2102      	movs	r1, #2
 8003c0a:	5499      	strb	r1, [r3, r2]
 8003c0c:	e013      	b.n	8003c36 <HAL_TIM_PWM_Start+0xa2>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b04      	cmp	r3, #4
 8003c12:	d104      	bne.n	8003c1e <HAL_TIM_PWM_Start+0x8a>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	223b      	movs	r2, #59	@ 0x3b
 8003c18:	2102      	movs	r1, #2
 8003c1a:	5499      	strb	r1, [r3, r2]
 8003c1c:	e00b      	b.n	8003c36 <HAL_TIM_PWM_Start+0xa2>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d104      	bne.n	8003c2e <HAL_TIM_PWM_Start+0x9a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223c      	movs	r2, #60	@ 0x3c
 8003c28:	2102      	movs	r1, #2
 8003c2a:	5499      	strb	r1, [r3, r2]
 8003c2c:	e003      	b.n	8003c36 <HAL_TIM_PWM_Start+0xa2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	223d      	movs	r2, #61	@ 0x3d
 8003c32:	2102      	movs	r1, #2
 8003c34:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6839      	ldr	r1, [r7, #0]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f000 fbc6 	bl	80043d0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	2380      	movs	r3, #128	@ 0x80
 8003c4a:	05db      	lsls	r3, r3, #23
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d009      	beq.n	8003c64 <HAL_TIM_PWM_Start+0xd0>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a13      	ldr	r2, [pc, #76]	@ (8003ca4 <HAL_TIM_PWM_Start+0x110>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d004      	beq.n	8003c64 <HAL_TIM_PWM_Start+0xd0>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a12      	ldr	r2, [pc, #72]	@ (8003ca8 <HAL_TIM_PWM_Start+0x114>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d111      	bne.n	8003c88 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2207      	movs	r2, #7
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b06      	cmp	r3, #6
 8003c74:	d010      	beq.n	8003c98 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2101      	movs	r1, #1
 8003c82:	430a      	orrs	r2, r1
 8003c84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c86:	e007      	b.n	8003c98 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2101      	movs	r1, #1
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b004      	add	sp, #16
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	46c0      	nop			@ (mov r8, r8)
 8003ca4:	40010800 	.word	0x40010800
 8003ca8:	40011400 	.word	0x40011400

08003cac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb8:	2317      	movs	r3, #23
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2238      	movs	r2, #56	@ 0x38
 8003cc4:	5c9b      	ldrb	r3, [r3, r2]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_TIM_PWM_ConfigChannel+0x22>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e0ad      	b.n	8003e2a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2238      	movs	r2, #56	@ 0x38
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b0c      	cmp	r3, #12
 8003cda:	d100      	bne.n	8003cde <HAL_TIM_PWM_ConfigChannel+0x32>
 8003cdc:	e076      	b.n	8003dcc <HAL_TIM_PWM_ConfigChannel+0x120>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	d900      	bls.n	8003ce6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003ce4:	e095      	b.n	8003e12 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d04e      	beq.n	8003d8a <HAL_TIM_PWM_ConfigChannel+0xde>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d900      	bls.n	8003cf4 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003cf2:	e08e      	b.n	8003e12 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_PWM_ConfigChannel+0x56>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d021      	beq.n	8003d44 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003d00:	e087      	b.n	8003e12 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	0011      	movs	r1, r2
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f000 f9c2 	bl	8004094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2108      	movs	r1, #8
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2104      	movs	r1, #4
 8003d2c:	438a      	bics	r2, r1
 8003d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6999      	ldr	r1, [r3, #24]
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	619a      	str	r2, [r3, #24]
      break;
 8003d42:	e06b      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	0011      	movs	r1, r2
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f000 f9dd 	bl	800410c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	699a      	ldr	r2, [r3, #24]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2180      	movs	r1, #128	@ 0x80
 8003d5e:	0109      	lsls	r1, r1, #4
 8003d60:	430a      	orrs	r2, r1
 8003d62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	699a      	ldr	r2, [r3, #24]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4931      	ldr	r1, [pc, #196]	@ (8003e34 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003d70:	400a      	ands	r2, r1
 8003d72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6999      	ldr	r1, [r3, #24]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	021a      	lsls	r2, r3, #8
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	619a      	str	r2, [r3, #24]
      break;
 8003d88:	e048      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	0011      	movs	r1, r2
 8003d92:	0018      	movs	r0, r3
 8003d94:	f000 f9fc 	bl	8004190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69da      	ldr	r2, [r3, #28]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2108      	movs	r1, #8
 8003da4:	430a      	orrs	r2, r1
 8003da6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	69da      	ldr	r2, [r3, #28]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2104      	movs	r1, #4
 8003db4:	438a      	bics	r2, r1
 8003db6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	69d9      	ldr	r1, [r3, #28]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	61da      	str	r2, [r3, #28]
      break;
 8003dca:	e027      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	0011      	movs	r1, r2
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	f000 fa1b 	bl	8004210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69da      	ldr	r2, [r3, #28]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2180      	movs	r1, #128	@ 0x80
 8003de6:	0109      	lsls	r1, r1, #4
 8003de8:	430a      	orrs	r2, r1
 8003dea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	69da      	ldr	r2, [r3, #28]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	490f      	ldr	r1, [pc, #60]	@ (8003e34 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003df8:	400a      	ands	r2, r1
 8003dfa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	69d9      	ldr	r1, [r3, #28]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	021a      	lsls	r2, r3, #8
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	61da      	str	r2, [r3, #28]
      break;
 8003e10:	e004      	b.n	8003e1c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003e12:	2317      	movs	r3, #23
 8003e14:	18fb      	adds	r3, r7, r3
 8003e16:	2201      	movs	r2, #1
 8003e18:	701a      	strb	r2, [r3, #0]
      break;
 8003e1a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2238      	movs	r2, #56	@ 0x38
 8003e20:	2100      	movs	r1, #0
 8003e22:	5499      	strb	r1, [r3, r2]

  return status;
 8003e24:	2317      	movs	r3, #23
 8003e26:	18fb      	adds	r3, r7, r3
 8003e28:	781b      	ldrb	r3, [r3, #0]
}
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	b006      	add	sp, #24
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	46c0      	nop			@ (mov r8, r8)
 8003e34:	fffffbff 	.word	0xfffffbff

08003e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e42:	230f      	movs	r3, #15
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2238      	movs	r2, #56	@ 0x38
 8003e4e:	5c9b      	ldrb	r3, [r3, r2]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIM_ConfigClockSource+0x20>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e0bc      	b.n	8003fd2 <HAL_TIM_ConfigClockSource+0x19a>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2238      	movs	r2, #56	@ 0x38
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2239      	movs	r2, #57	@ 0x39
 8003e64:	2102      	movs	r1, #2
 8003e66:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2277      	movs	r2, #119	@ 0x77
 8003e74:	4393      	bics	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	4a58      	ldr	r2, [pc, #352]	@ (8003fdc <HAL_TIM_ConfigClockSource+0x1a4>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2280      	movs	r2, #128	@ 0x80
 8003e8e:	0192      	lsls	r2, r2, #6
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d040      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0xde>
 8003e94:	2280      	movs	r2, #128	@ 0x80
 8003e96:	0192      	lsls	r2, r2, #6
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d900      	bls.n	8003e9e <HAL_TIM_ConfigClockSource+0x66>
 8003e9c:	e088      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003e9e:	2280      	movs	r2, #128	@ 0x80
 8003ea0:	0152      	lsls	r2, r2, #5
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d100      	bne.n	8003ea8 <HAL_TIM_ConfigClockSource+0x70>
 8003ea6:	e088      	b.n	8003fba <HAL_TIM_ConfigClockSource+0x182>
 8003ea8:	2280      	movs	r2, #128	@ 0x80
 8003eaa:	0152      	lsls	r2, r2, #5
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d900      	bls.n	8003eb2 <HAL_TIM_ConfigClockSource+0x7a>
 8003eb0:	e07e      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003eb2:	2b70      	cmp	r3, #112	@ 0x70
 8003eb4:	d018      	beq.n	8003ee8 <HAL_TIM_ConfigClockSource+0xb0>
 8003eb6:	d900      	bls.n	8003eba <HAL_TIM_ConfigClockSource+0x82>
 8003eb8:	e07a      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003eba:	2b60      	cmp	r3, #96	@ 0x60
 8003ebc:	d04f      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0x126>
 8003ebe:	d900      	bls.n	8003ec2 <HAL_TIM_ConfigClockSource+0x8a>
 8003ec0:	e076      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003ec2:	2b50      	cmp	r3, #80	@ 0x50
 8003ec4:	d03b      	beq.n	8003f3e <HAL_TIM_ConfigClockSource+0x106>
 8003ec6:	d900      	bls.n	8003eca <HAL_TIM_ConfigClockSource+0x92>
 8003ec8:	e072      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003eca:	2b40      	cmp	r3, #64	@ 0x40
 8003ecc:	d057      	beq.n	8003f7e <HAL_TIM_ConfigClockSource+0x146>
 8003ece:	d900      	bls.n	8003ed2 <HAL_TIM_ConfigClockSource+0x9a>
 8003ed0:	e06e      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003ed2:	2b30      	cmp	r3, #48	@ 0x30
 8003ed4:	d063      	beq.n	8003f9e <HAL_TIM_ConfigClockSource+0x166>
 8003ed6:	d86b      	bhi.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003ed8:	2b20      	cmp	r3, #32
 8003eda:	d060      	beq.n	8003f9e <HAL_TIM_ConfigClockSource+0x166>
 8003edc:	d868      	bhi.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d05d      	beq.n	8003f9e <HAL_TIM_ConfigClockSource+0x166>
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d05b      	beq.n	8003f9e <HAL_TIM_ConfigClockSource+0x166>
 8003ee6:	e063      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ef8:	f000 fa4a 	bl	8004390 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2277      	movs	r2, #119	@ 0x77
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	609a      	str	r2, [r3, #8]
      break;
 8003f14:	e052      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f26:	f000 fa33 	bl	8004390 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2180      	movs	r1, #128	@ 0x80
 8003f36:	01c9      	lsls	r1, r1, #7
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	609a      	str	r2, [r3, #8]
      break;
 8003f3c:	e03e      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f4a:	001a      	movs	r2, r3
 8003f4c:	f000 f9a6 	bl	800429c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2150      	movs	r1, #80	@ 0x50
 8003f56:	0018      	movs	r0, r3
 8003f58:	f000 fa00 	bl	800435c <TIM_ITRx_SetConfig>
      break;
 8003f5c:	e02e      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f6a:	001a      	movs	r2, r3
 8003f6c:	f000 f9c4 	bl	80042f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2160      	movs	r1, #96	@ 0x60
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 f9f0 	bl	800435c <TIM_ITRx_SetConfig>
      break;
 8003f7c:	e01e      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f8a:	001a      	movs	r2, r3
 8003f8c:	f000 f986 	bl	800429c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2140      	movs	r1, #64	@ 0x40
 8003f96:	0018      	movs	r0, r3
 8003f98:	f000 f9e0 	bl	800435c <TIM_ITRx_SetConfig>
      break;
 8003f9c:	e00e      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	0019      	movs	r1, r3
 8003fa8:	0010      	movs	r0, r2
 8003faa:	f000 f9d7 	bl	800435c <TIM_ITRx_SetConfig>
      break;
 8003fae:	e005      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003fb0:	230f      	movs	r3, #15
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	701a      	strb	r2, [r3, #0]
      break;
 8003fb8:	e000      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003fba:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2239      	movs	r2, #57	@ 0x39
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2238      	movs	r2, #56	@ 0x38
 8003fc8:	2100      	movs	r1, #0
 8003fca:	5499      	strb	r1, [r3, r2]

  return status;
 8003fcc:	230f      	movs	r3, #15
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	781b      	ldrb	r3, [r3, #0]
}
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	b004      	add	sp, #16
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	ffff00ff 	.word	0xffff00ff

08003fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	2380      	movs	r3, #128	@ 0x80
 8003ff4:	05db      	lsls	r3, r3, #23
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d007      	beq.n	800400a <TIM_Base_SetConfig+0x2a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a22      	ldr	r2, [pc, #136]	@ (8004088 <TIM_Base_SetConfig+0xa8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d003      	beq.n	800400a <TIM_Base_SetConfig+0x2a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a21      	ldr	r2, [pc, #132]	@ (800408c <TIM_Base_SetConfig+0xac>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d108      	bne.n	800401c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2270      	movs	r2, #112	@ 0x70
 800400e:	4393      	bics	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	4313      	orrs	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	2380      	movs	r3, #128	@ 0x80
 8004020:	05db      	lsls	r3, r3, #23
 8004022:	429a      	cmp	r2, r3
 8004024:	d007      	beq.n	8004036 <TIM_Base_SetConfig+0x56>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a17      	ldr	r2, [pc, #92]	@ (8004088 <TIM_Base_SetConfig+0xa8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d003      	beq.n	8004036 <TIM_Base_SetConfig+0x56>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a16      	ldr	r2, [pc, #88]	@ (800408c <TIM_Base_SetConfig+0xac>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d108      	bne.n	8004048 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4a15      	ldr	r2, [pc, #84]	@ (8004090 <TIM_Base_SetConfig+0xb0>)
 800403a:	4013      	ands	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	4313      	orrs	r3, r2
 8004046:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2280      	movs	r2, #128	@ 0x80
 800404c:	4393      	bics	r3, r2
 800404e:	001a      	movs	r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2204      	movs	r2, #4
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	601a      	str	r2, [r3, #0]
}
 8004080:	46c0      	nop			@ (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	b004      	add	sp, #16
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40010800 	.word	0x40010800
 800408c:	40011400 	.word	0x40011400
 8004090:	fffffcff 	.word	0xfffffcff

08004094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	2201      	movs	r2, #1
 80040aa:	4393      	bics	r3, r2
 80040ac:	001a      	movs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2270      	movs	r2, #112	@ 0x70
 80040c2:	4393      	bics	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2203      	movs	r2, #3
 80040ca:	4393      	bics	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2202      	movs	r2, #2
 80040dc:	4393      	bics	r3, r2
 80040de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	621a      	str	r2, [r3, #32]
}
 8004104:	46c0      	nop			@ (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b006      	add	sp, #24
 800410a:	bd80      	pop	{r7, pc}

0800410c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	2210      	movs	r2, #16
 8004122:	4393      	bics	r3, r2
 8004124:	001a      	movs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	4a13      	ldr	r2, [pc, #76]	@ (8004188 <TIM_OC2_SetConfig+0x7c>)
 800413a:	4013      	ands	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4a12      	ldr	r2, [pc, #72]	@ (800418c <TIM_OC2_SetConfig+0x80>)
 8004142:	4013      	ands	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	021b      	lsls	r3, r3, #8
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	4313      	orrs	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2220      	movs	r2, #32
 8004156:	4393      	bics	r3, r2
 8004158:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	4313      	orrs	r3, r2
 8004164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	621a      	str	r2, [r3, #32]
}
 8004180:	46c0      	nop			@ (mov r8, r8)
 8004182:	46bd      	mov	sp, r7
 8004184:	b006      	add	sp, #24
 8004186:	bd80      	pop	{r7, pc}
 8004188:	ffff8fff 	.word	0xffff8fff
 800418c:	fffffcff 	.word	0xfffffcff

08004190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	4a18      	ldr	r2, [pc, #96]	@ (8004208 <TIM_OC3_SetConfig+0x78>)
 80041a6:	401a      	ands	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2270      	movs	r2, #112	@ 0x70
 80041bc:	4393      	bics	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2203      	movs	r2, #3
 80041c4:	4393      	bics	r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	4a0d      	ldr	r2, [pc, #52]	@ (800420c <TIM_OC3_SetConfig+0x7c>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	621a      	str	r2, [r3, #32]
}
 8004200:	46c0      	nop			@ (mov r8, r8)
 8004202:	46bd      	mov	sp, r7
 8004204:	b006      	add	sp, #24
 8004206:	bd80      	pop	{r7, pc}
 8004208:	fffffeff 	.word	0xfffffeff
 800420c:	fffffdff 	.word	0xfffffdff

08004210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	4a19      	ldr	r2, [pc, #100]	@ (800428c <TIM_OC4_SetConfig+0x7c>)
 8004226:	401a      	ands	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4a15      	ldr	r2, [pc, #84]	@ (8004290 <TIM_OC4_SetConfig+0x80>)
 800423c:	4013      	ands	r3, r2
 800423e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4a14      	ldr	r2, [pc, #80]	@ (8004294 <TIM_OC4_SetConfig+0x84>)
 8004244:	4013      	ands	r3, r2
 8004246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	4a10      	ldr	r2, [pc, #64]	@ (8004298 <TIM_OC4_SetConfig+0x88>)
 8004258:	4013      	ands	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	031b      	lsls	r3, r3, #12
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	4313      	orrs	r3, r2
 8004266:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	621a      	str	r2, [r3, #32]
}
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	46bd      	mov	sp, r7
 8004286:	b006      	add	sp, #24
 8004288:	bd80      	pop	{r7, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	ffffefff 	.word	0xffffefff
 8004290:	ffff8fff 	.word	0xffff8fff
 8004294:	fffffcff 	.word	0xfffffcff
 8004298:	ffffdfff 	.word	0xffffdfff

0800429c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	2201      	movs	r2, #1
 80042b4:	4393      	bics	r3, r2
 80042b6:	001a      	movs	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	22f0      	movs	r2, #240	@ 0xf0
 80042c6:	4393      	bics	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	220a      	movs	r2, #10
 80042d8:	4393      	bics	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	621a      	str	r2, [r3, #32]
}
 80042f0:	46c0      	nop			@ (mov r8, r8)
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b006      	add	sp, #24
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	2210      	movs	r2, #16
 8004310:	4393      	bics	r3, r2
 8004312:	001a      	movs	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	4a0d      	ldr	r2, [pc, #52]	@ (8004358 <TIM_TI2_ConfigInputStage+0x60>)
 8004322:	4013      	ands	r3, r2
 8004324:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	031b      	lsls	r3, r3, #12
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	22a0      	movs	r2, #160	@ 0xa0
 8004334:	4393      	bics	r3, r2
 8004336:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	011b      	lsls	r3, r3, #4
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	621a      	str	r2, [r3, #32]
}
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	46bd      	mov	sp, r7
 8004352:	b006      	add	sp, #24
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	ffff0fff 	.word	0xffff0fff

0800435c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2270      	movs	r2, #112	@ 0x70
 8004370:	4393      	bics	r3, r2
 8004372:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4313      	orrs	r3, r2
 800437a:	2207      	movs	r2, #7
 800437c:	4313      	orrs	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	609a      	str	r2, [r3, #8]
}
 8004386:	46c0      	nop			@ (mov r8, r8)
 8004388:	46bd      	mov	sp, r7
 800438a:	b004      	add	sp, #16
 800438c:	bd80      	pop	{r7, pc}
	...

08004390 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b086      	sub	sp, #24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
 800439c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	4a09      	ldr	r2, [pc, #36]	@ (80043cc <TIM_ETR_SetConfig+0x3c>)
 80043a8:	4013      	ands	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	021a      	lsls	r2, r3, #8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	609a      	str	r2, [r3, #8]
}
 80043c4:	46c0      	nop			@ (mov r8, r8)
 80043c6:	46bd      	mov	sp, r7
 80043c8:	b006      	add	sp, #24
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	ffff00ff 	.word	0xffff00ff

080043d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	221f      	movs	r2, #31
 80043e0:	4013      	ands	r3, r2
 80043e2:	2201      	movs	r2, #1
 80043e4:	409a      	lsls	r2, r3
 80043e6:	0013      	movs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	43d2      	mvns	r2, r2
 80043f2:	401a      	ands	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a1a      	ldr	r2, [r3, #32]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	211f      	movs	r1, #31
 8004400:	400b      	ands	r3, r1
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	4099      	lsls	r1, r3
 8004406:	000b      	movs	r3, r1
 8004408:	431a      	orrs	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	621a      	str	r2, [r3, #32]
}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	46bd      	mov	sp, r7
 8004412:	b006      	add	sp, #24
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2238      	movs	r2, #56	@ 0x38
 8004426:	5c9b      	ldrb	r3, [r3, r2]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d101      	bne.n	8004430 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800442c:	2302      	movs	r3, #2
 800442e:	e042      	b.n	80044b6 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2238      	movs	r2, #56	@ 0x38
 8004434:	2101      	movs	r1, #1
 8004436:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2239      	movs	r2, #57	@ 0x39
 800443c:	2102      	movs	r1, #2
 800443e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2270      	movs	r2, #112	@ 0x70
 8004454:	4393      	bics	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	2380      	movs	r3, #128	@ 0x80
 8004470:	05db      	lsls	r3, r3, #23
 8004472:	429a      	cmp	r2, r3
 8004474:	d009      	beq.n	800448a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a11      	ldr	r2, [pc, #68]	@ (80044c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d004      	beq.n	800448a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0f      	ldr	r2, [pc, #60]	@ (80044c4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d10c      	bne.n	80044a4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2280      	movs	r2, #128	@ 0x80
 800448e:	4393      	bics	r3, r2
 8004490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	4313      	orrs	r3, r2
 800449a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2239      	movs	r2, #57	@ 0x39
 80044a8:	2101      	movs	r1, #1
 80044aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2238      	movs	r2, #56	@ 0x38
 80044b0:	2100      	movs	r1, #0
 80044b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	0018      	movs	r0, r3
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b004      	add	sp, #16
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	40010800 	.word	0x40010800
 80044c4:	40011400 	.word	0x40011400

080044c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e044      	b.n	8004564 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d107      	bne.n	80044f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2278      	movs	r2, #120	@ 0x78
 80044e6:	2100      	movs	r1, #0
 80044e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	0018      	movs	r0, r3
 80044ee:	f7fd feb5 	bl	800225c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2224      	movs	r2, #36	@ 0x24
 80044f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2101      	movs	r1, #1
 8004504:	438a      	bics	r2, r1
 8004506:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	0018      	movs	r0, r3
 8004514:	f000 feca 	bl	80052ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	0018      	movs	r0, r3
 800451c:	f000 fc42 	bl	8004da4 <UART_SetConfig>
 8004520:	0003      	movs	r3, r0
 8004522:	2b01      	cmp	r3, #1
 8004524:	d101      	bne.n	800452a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e01c      	b.n	8004564 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	490d      	ldr	r1, [pc, #52]	@ (800456c <HAL_UART_Init+0xa4>)
 8004536:	400a      	ands	r2, r1
 8004538:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	212a      	movs	r1, #42	@ 0x2a
 8004546:	438a      	bics	r2, r1
 8004548:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2101      	movs	r1, #1
 8004556:	430a      	orrs	r2, r1
 8004558:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0018      	movs	r0, r3
 800455e:	f000 ff59 	bl	8005414 <UART_CheckIdleState>
 8004562:	0003      	movs	r3, r0
}
 8004564:	0018      	movs	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	b002      	add	sp, #8
 800456a:	bd80      	pop	{r7, pc}
 800456c:	ffffb7ff 	.word	0xffffb7ff

08004570 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08a      	sub	sp, #40	@ 0x28
 8004574:	af02      	add	r7, sp, #8
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	1dbb      	adds	r3, r7, #6
 800457e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004584:	2b20      	cmp	r3, #32
 8004586:	d000      	beq.n	800458a <HAL_UART_Transmit+0x1a>
 8004588:	e08c      	b.n	80046a4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_UART_Transmit+0x28>
 8004590:	1dbb      	adds	r3, r7, #6
 8004592:	881b      	ldrh	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e084      	b.n	80046a6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	2380      	movs	r3, #128	@ 0x80
 80045a2:	015b      	lsls	r3, r3, #5
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d109      	bne.n	80045bc <HAL_UART_Transmit+0x4c>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d105      	bne.n	80045bc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	2201      	movs	r2, #1
 80045b4:	4013      	ands	r3, r2
 80045b6:	d001      	beq.n	80045bc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e074      	b.n	80046a6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2284      	movs	r2, #132	@ 0x84
 80045c0:	2100      	movs	r1, #0
 80045c2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2221      	movs	r2, #33	@ 0x21
 80045c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ca:	f7fd ffc3 	bl	8002554 <HAL_GetTick>
 80045ce:	0003      	movs	r3, r0
 80045d0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1dba      	adds	r2, r7, #6
 80045d6:	2150      	movs	r1, #80	@ 0x50
 80045d8:	8812      	ldrh	r2, [r2, #0]
 80045da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	1dba      	adds	r2, r7, #6
 80045e0:	2152      	movs	r1, #82	@ 0x52
 80045e2:	8812      	ldrh	r2, [r2, #0]
 80045e4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	2380      	movs	r3, #128	@ 0x80
 80045ec:	015b      	lsls	r3, r3, #5
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d108      	bne.n	8004604 <HAL_UART_Transmit+0x94>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d104      	bne.n	8004604 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	61bb      	str	r3, [r7, #24]
 8004602:	e003      	b.n	800460c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004608:	2300      	movs	r3, #0
 800460a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800460c:	e02f      	b.n	800466e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	0013      	movs	r3, r2
 8004618:	2200      	movs	r2, #0
 800461a:	2180      	movs	r1, #128	@ 0x80
 800461c:	f000 ffa2 	bl	8005564 <UART_WaitOnFlagUntilTimeout>
 8004620:	1e03      	subs	r3, r0, #0
 8004622:	d004      	beq.n	800462e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2220      	movs	r2, #32
 8004628:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e03b      	b.n	80046a6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10b      	bne.n	800464c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	881b      	ldrh	r3, [r3, #0]
 8004638:	001a      	movs	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	05d2      	lsls	r2, r2, #23
 8004640:	0dd2      	lsrs	r2, r2, #23
 8004642:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	3302      	adds	r3, #2
 8004648:	61bb      	str	r3, [r7, #24]
 800464a:	e007      	b.n	800465c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	781a      	ldrb	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	3301      	adds	r3, #1
 800465a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2252      	movs	r2, #82	@ 0x52
 8004660:	5a9b      	ldrh	r3, [r3, r2]
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b299      	uxth	r1, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2252      	movs	r2, #82	@ 0x52
 800466c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2252      	movs	r2, #82	@ 0x52
 8004672:	5a9b      	ldrh	r3, [r3, r2]
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1c9      	bne.n	800460e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	0013      	movs	r3, r2
 8004684:	2200      	movs	r2, #0
 8004686:	2140      	movs	r1, #64	@ 0x40
 8004688:	f000 ff6c 	bl	8005564 <UART_WaitOnFlagUntilTimeout>
 800468c:	1e03      	subs	r3, r0, #0
 800468e:	d004      	beq.n	800469a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e005      	b.n	80046a6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2220      	movs	r2, #32
 800469e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	e000      	b.n	80046a6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
  }
}
 80046a6:	0018      	movs	r0, r3
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b008      	add	sp, #32
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	1dbb      	adds	r3, r7, #6
 80046bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2280      	movs	r2, #128	@ 0x80
 80046c2:	589b      	ldr	r3, [r3, r2]
 80046c4:	2b20      	cmp	r3, #32
 80046c6:	d14a      	bne.n	800475e <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_UART_Receive_IT+0x26>
 80046ce:	1dbb      	adds	r3, r7, #6
 80046d0:	881b      	ldrh	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e042      	b.n	8004760 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	2380      	movs	r3, #128	@ 0x80
 80046e0:	015b      	lsls	r3, r3, #5
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d109      	bne.n	80046fa <HAL_UART_Receive_IT+0x4a>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d105      	bne.n	80046fa <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2201      	movs	r2, #1
 80046f2:	4013      	ands	r3, r2
 80046f4:	d001      	beq.n	80046fa <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e032      	b.n	8004760 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a18      	ldr	r2, [pc, #96]	@ (8004768 <HAL_UART_Receive_IT+0xb8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d020      	beq.n	800474c <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	2380      	movs	r3, #128	@ 0x80
 8004712:	041b      	lsls	r3, r3, #16
 8004714:	4013      	ands	r3, r2
 8004716:	d019      	beq.n	800474c <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004718:	f3ef 8310 	mrs	r3, PRIMASK
 800471c:	613b      	str	r3, [r7, #16]
  return(result);
 800471e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	2301      	movs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f383 8810 	msr	PRIMASK, r3
}
 800472c:	46c0      	nop			@ (mov r8, r8)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2180      	movs	r1, #128	@ 0x80
 800473a:	04c9      	lsls	r1, r1, #19
 800473c:	430a      	orrs	r2, r1
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	f383 8810 	msr	PRIMASK, r3
}
 800474a:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800474c:	1dbb      	adds	r3, r7, #6
 800474e:	881a      	ldrh	r2, [r3, #0]
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	0018      	movs	r0, r3
 8004756:	f000 ff75 	bl	8005644 <UART_Start_Receive_IT>
 800475a:	0003      	movs	r3, r0
 800475c:	e000      	b.n	8004760 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800475e:	2302      	movs	r3, #2
  }
}
 8004760:	0018      	movs	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	b008      	add	sp, #32
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40004800 	.word	0x40004800

0800476c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800476c:	b590      	push	{r4, r7, lr}
 800476e:	b0ab      	sub	sp, #172	@ 0xac
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	22a4      	movs	r2, #164	@ 0xa4
 800477c:	18b9      	adds	r1, r7, r2
 800477e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	20a0      	movs	r0, #160	@ 0xa0
 8004788:	1839      	adds	r1, r7, r0
 800478a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	219c      	movs	r1, #156	@ 0x9c
 8004794:	1879      	adds	r1, r7, r1
 8004796:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004798:	0011      	movs	r1, r2
 800479a:	18bb      	adds	r3, r7, r2
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a99      	ldr	r2, [pc, #612]	@ (8004a04 <HAL_UART_IRQHandler+0x298>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	2298      	movs	r2, #152	@ 0x98
 80047a4:	18bc      	adds	r4, r7, r2
 80047a6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80047a8:	18bb      	adds	r3, r7, r2
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d114      	bne.n	80047da <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80047b0:	187b      	adds	r3, r7, r1
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2220      	movs	r2, #32
 80047b6:	4013      	ands	r3, r2
 80047b8:	d00f      	beq.n	80047da <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80047ba:	183b      	adds	r3, r7, r0
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2220      	movs	r2, #32
 80047c0:	4013      	ands	r3, r2
 80047c2:	d00a      	beq.n	80047da <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d100      	bne.n	80047ce <HAL_UART_IRQHandler+0x62>
 80047cc:	e2be      	b.n	8004d4c <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	0010      	movs	r0, r2
 80047d6:	4798      	blx	r3
      }
      return;
 80047d8:	e2b8      	b.n	8004d4c <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80047da:	2398      	movs	r3, #152	@ 0x98
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d100      	bne.n	80047e6 <HAL_UART_IRQHandler+0x7a>
 80047e4:	e114      	b.n	8004a10 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80047e6:	239c      	movs	r3, #156	@ 0x9c
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2201      	movs	r2, #1
 80047ee:	4013      	ands	r3, r2
 80047f0:	d106      	bne.n	8004800 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80047f2:	23a0      	movs	r3, #160	@ 0xa0
 80047f4:	18fb      	adds	r3, r7, r3
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a83      	ldr	r2, [pc, #524]	@ (8004a08 <HAL_UART_IRQHandler+0x29c>)
 80047fa:	4013      	ands	r3, r2
 80047fc:	d100      	bne.n	8004800 <HAL_UART_IRQHandler+0x94>
 80047fe:	e107      	b.n	8004a10 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004800:	23a4      	movs	r3, #164	@ 0xa4
 8004802:	18fb      	adds	r3, r7, r3
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2201      	movs	r2, #1
 8004808:	4013      	ands	r3, r2
 800480a:	d012      	beq.n	8004832 <HAL_UART_IRQHandler+0xc6>
 800480c:	23a0      	movs	r3, #160	@ 0xa0
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	2380      	movs	r3, #128	@ 0x80
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	4013      	ands	r3, r2
 8004818:	d00b      	beq.n	8004832 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2201      	movs	r2, #1
 8004820:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2284      	movs	r2, #132	@ 0x84
 8004826:	589b      	ldr	r3, [r3, r2]
 8004828:	2201      	movs	r2, #1
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2184      	movs	r1, #132	@ 0x84
 8004830:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004832:	23a4      	movs	r3, #164	@ 0xa4
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2202      	movs	r2, #2
 800483a:	4013      	ands	r3, r2
 800483c:	d011      	beq.n	8004862 <HAL_UART_IRQHandler+0xf6>
 800483e:	239c      	movs	r3, #156	@ 0x9c
 8004840:	18fb      	adds	r3, r7, r3
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2201      	movs	r2, #1
 8004846:	4013      	ands	r3, r2
 8004848:	d00b      	beq.n	8004862 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2202      	movs	r2, #2
 8004850:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2284      	movs	r2, #132	@ 0x84
 8004856:	589b      	ldr	r3, [r3, r2]
 8004858:	2204      	movs	r2, #4
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2184      	movs	r1, #132	@ 0x84
 8004860:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004862:	23a4      	movs	r3, #164	@ 0xa4
 8004864:	18fb      	adds	r3, r7, r3
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2204      	movs	r2, #4
 800486a:	4013      	ands	r3, r2
 800486c:	d011      	beq.n	8004892 <HAL_UART_IRQHandler+0x126>
 800486e:	239c      	movs	r3, #156	@ 0x9c
 8004870:	18fb      	adds	r3, r7, r3
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2201      	movs	r2, #1
 8004876:	4013      	ands	r3, r2
 8004878:	d00b      	beq.n	8004892 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2204      	movs	r2, #4
 8004880:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2284      	movs	r2, #132	@ 0x84
 8004886:	589b      	ldr	r3, [r3, r2]
 8004888:	2202      	movs	r2, #2
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2184      	movs	r1, #132	@ 0x84
 8004890:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004892:	23a4      	movs	r3, #164	@ 0xa4
 8004894:	18fb      	adds	r3, r7, r3
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2208      	movs	r2, #8
 800489a:	4013      	ands	r3, r2
 800489c:	d017      	beq.n	80048ce <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800489e:	23a0      	movs	r3, #160	@ 0xa0
 80048a0:	18fb      	adds	r3, r7, r3
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2220      	movs	r2, #32
 80048a6:	4013      	ands	r3, r2
 80048a8:	d105      	bne.n	80048b6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80048aa:	239c      	movs	r3, #156	@ 0x9c
 80048ac:	18fb      	adds	r3, r7, r3
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2201      	movs	r2, #1
 80048b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80048b4:	d00b      	beq.n	80048ce <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2208      	movs	r2, #8
 80048bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2284      	movs	r2, #132	@ 0x84
 80048c2:	589b      	ldr	r3, [r3, r2]
 80048c4:	2208      	movs	r2, #8
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2184      	movs	r1, #132	@ 0x84
 80048cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80048ce:	23a4      	movs	r3, #164	@ 0xa4
 80048d0:	18fb      	adds	r3, r7, r3
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	2380      	movs	r3, #128	@ 0x80
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	4013      	ands	r3, r2
 80048da:	d013      	beq.n	8004904 <HAL_UART_IRQHandler+0x198>
 80048dc:	23a0      	movs	r3, #160	@ 0xa0
 80048de:	18fb      	adds	r3, r7, r3
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	2380      	movs	r3, #128	@ 0x80
 80048e4:	04db      	lsls	r3, r3, #19
 80048e6:	4013      	ands	r3, r2
 80048e8:	d00c      	beq.n	8004904 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2280      	movs	r2, #128	@ 0x80
 80048f0:	0112      	lsls	r2, r2, #4
 80048f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2284      	movs	r2, #132	@ 0x84
 80048f8:	589b      	ldr	r3, [r3, r2]
 80048fa:	2220      	movs	r2, #32
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2184      	movs	r1, #132	@ 0x84
 8004902:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2284      	movs	r2, #132	@ 0x84
 8004908:	589b      	ldr	r3, [r3, r2]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d100      	bne.n	8004910 <HAL_UART_IRQHandler+0x1a4>
 800490e:	e21f      	b.n	8004d50 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004910:	23a4      	movs	r3, #164	@ 0xa4
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2220      	movs	r2, #32
 8004918:	4013      	ands	r3, r2
 800491a:	d00e      	beq.n	800493a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800491c:	23a0      	movs	r3, #160	@ 0xa0
 800491e:	18fb      	adds	r3, r7, r3
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2220      	movs	r2, #32
 8004924:	4013      	ands	r3, r2
 8004926:	d008      	beq.n	800493a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800492c:	2b00      	cmp	r3, #0
 800492e:	d004      	beq.n	800493a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	0010      	movs	r0, r2
 8004938:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2284      	movs	r2, #132	@ 0x84
 800493e:	589b      	ldr	r3, [r3, r2]
 8004940:	2194      	movs	r1, #148	@ 0x94
 8004942:	187a      	adds	r2, r7, r1
 8004944:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2240      	movs	r2, #64	@ 0x40
 800494e:	4013      	ands	r3, r2
 8004950:	2b40      	cmp	r3, #64	@ 0x40
 8004952:	d004      	beq.n	800495e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004954:	187b      	adds	r3, r7, r1
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2228      	movs	r2, #40	@ 0x28
 800495a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800495c:	d047      	beq.n	80049ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	0018      	movs	r0, r3
 8004962:	f000 ff39 	bl	80057d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	2240      	movs	r2, #64	@ 0x40
 800496e:	4013      	ands	r3, r2
 8004970:	2b40      	cmp	r3, #64	@ 0x40
 8004972:	d137      	bne.n	80049e4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004974:	f3ef 8310 	mrs	r3, PRIMASK
 8004978:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800497a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800497c:	2090      	movs	r0, #144	@ 0x90
 800497e:	183a      	adds	r2, r7, r0
 8004980:	6013      	str	r3, [r2, #0]
 8004982:	2301      	movs	r3, #1
 8004984:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004986:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004988:	f383 8810 	msr	PRIMASK, r3
}
 800498c:	46c0      	nop			@ (mov r8, r8)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2140      	movs	r1, #64	@ 0x40
 800499a:	438a      	bics	r2, r1
 800499c:	609a      	str	r2, [r3, #8]
 800499e:	183b      	adds	r3, r7, r0
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80049a6:	f383 8810 	msr	PRIMASK, r3
}
 80049aa:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d012      	beq.n	80049da <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b8:	4a14      	ldr	r2, [pc, #80]	@ (8004a0c <HAL_UART_IRQHandler+0x2a0>)
 80049ba:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049c0:	0018      	movs	r0, r3
 80049c2:	f7fd ff13 	bl	80027ec <HAL_DMA_Abort_IT>
 80049c6:	1e03      	subs	r3, r0, #0
 80049c8:	d01a      	beq.n	8004a00 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d4:	0018      	movs	r0, r3
 80049d6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d8:	e012      	b.n	8004a00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	0018      	movs	r0, r3
 80049de:	f000 f9cd 	bl	8004d7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e2:	e00d      	b.n	8004a00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	0018      	movs	r0, r3
 80049e8:	f000 f9c8 	bl	8004d7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	e008      	b.n	8004a00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	0018      	movs	r0, r3
 80049f2:	f000 f9c3 	bl	8004d7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2284      	movs	r2, #132	@ 0x84
 80049fa:	2100      	movs	r1, #0
 80049fc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80049fe:	e1a7      	b.n	8004d50 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a00:	46c0      	nop			@ (mov r8, r8)
    return;
 8004a02:	e1a5      	b.n	8004d50 <HAL_UART_IRQHandler+0x5e4>
 8004a04:	0000080f 	.word	0x0000080f
 8004a08:	04000120 	.word	0x04000120
 8004a0c:	080058a1 	.word	0x080058a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d000      	beq.n	8004a1a <HAL_UART_IRQHandler+0x2ae>
 8004a18:	e159      	b.n	8004cce <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a1a:	23a4      	movs	r3, #164	@ 0xa4
 8004a1c:	18fb      	adds	r3, r7, r3
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2210      	movs	r2, #16
 8004a22:	4013      	ands	r3, r2
 8004a24:	d100      	bne.n	8004a28 <HAL_UART_IRQHandler+0x2bc>
 8004a26:	e152      	b.n	8004cce <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a28:	23a0      	movs	r3, #160	@ 0xa0
 8004a2a:	18fb      	adds	r3, r7, r3
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2210      	movs	r2, #16
 8004a30:	4013      	ands	r3, r2
 8004a32:	d100      	bne.n	8004a36 <HAL_UART_IRQHandler+0x2ca>
 8004a34:	e14b      	b.n	8004cce <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2210      	movs	r2, #16
 8004a3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	2240      	movs	r2, #64	@ 0x40
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b40      	cmp	r3, #64	@ 0x40
 8004a4a:	d000      	beq.n	8004a4e <HAL_UART_IRQHandler+0x2e2>
 8004a4c:	e0bf      	b.n	8004bce <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	217e      	movs	r1, #126	@ 0x7e
 8004a58:	187b      	adds	r3, r7, r1
 8004a5a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004a5c:	187b      	adds	r3, r7, r1
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d100      	bne.n	8004a66 <HAL_UART_IRQHandler+0x2fa>
 8004a64:	e095      	b.n	8004b92 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2258      	movs	r2, #88	@ 0x58
 8004a6a:	5a9b      	ldrh	r3, [r3, r2]
 8004a6c:	187a      	adds	r2, r7, r1
 8004a6e:	8812      	ldrh	r2, [r2, #0]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d300      	bcc.n	8004a76 <HAL_UART_IRQHandler+0x30a>
 8004a74:	e08d      	b.n	8004b92 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	187a      	adds	r2, r7, r1
 8004a7a:	215a      	movs	r1, #90	@ 0x5a
 8004a7c:	8812      	ldrh	r2, [r2, #0]
 8004a7e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	d16f      	bne.n	8004b6e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a92:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a98:	2301      	movs	r3, #1
 8004a9a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9e:	f383 8810 	msr	PRIMASK, r3
}
 8004aa2:	46c0      	nop			@ (mov r8, r8)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	49ad      	ldr	r1, [pc, #692]	@ (8004d64 <HAL_UART_IRQHandler+0x5f8>)
 8004ab0:	400a      	ands	r2, r1
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aba:	f383 8810 	msr	PRIMASK, r3
}
 8004abe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ac0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac8:	677b      	str	r3, [r7, #116]	@ 0x74
 8004aca:	2301      	movs	r3, #1
 8004acc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ace:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ad0:	f383 8810 	msr	PRIMASK, r3
}
 8004ad4:	46c0      	nop			@ (mov r8, r8)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	438a      	bics	r2, r1
 8004ae4:	609a      	str	r2, [r3, #8]
 8004ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ae8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aec:	f383 8810 	msr	PRIMASK, r3
}
 8004af0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af2:	f3ef 8310 	mrs	r3, PRIMASK
 8004af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004afa:	673b      	str	r3, [r7, #112]	@ 0x70
 8004afc:	2301      	movs	r3, #1
 8004afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b02:	f383 8810 	msr	PRIMASK, r3
}
 8004b06:	46c0      	nop			@ (mov r8, r8)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2140      	movs	r1, #64	@ 0x40
 8004b14:	438a      	bics	r2, r1
 8004b16:	609a      	str	r2, [r3, #8]
 8004b18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b1a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b1e:	f383 8810 	msr	PRIMASK, r3
}
 8004b22:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2280      	movs	r2, #128	@ 0x80
 8004b28:	2120      	movs	r1, #32
 8004b2a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b32:	f3ef 8310 	mrs	r3, PRIMASK
 8004b36:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004b38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b42:	f383 8810 	msr	PRIMASK, r3
}
 8004b46:	46c0      	nop			@ (mov r8, r8)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2110      	movs	r1, #16
 8004b54:	438a      	bics	r2, r1
 8004b56:	601a      	str	r2, [r3, #0]
 8004b58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b5e:	f383 8810 	msr	PRIMASK, r3
}
 8004b62:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7fd fdff 	bl	800276c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2202      	movs	r2, #2
 8004b72:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2258      	movs	r2, #88	@ 0x58
 8004b78:	5a9a      	ldrh	r2, [r3, r2]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	215a      	movs	r1, #90	@ 0x5a
 8004b7e:	5a5b      	ldrh	r3, [r3, r1]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0011      	movs	r1, r2
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f000 f8fe 	bl	8004d8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b90:	e0e0      	b.n	8004d54 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2258      	movs	r2, #88	@ 0x58
 8004b96:	5a9b      	ldrh	r3, [r3, r2]
 8004b98:	227e      	movs	r2, #126	@ 0x7e
 8004b9a:	18ba      	adds	r2, r7, r2
 8004b9c:	8812      	ldrh	r2, [r2, #0]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d000      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x438>
 8004ba2:	e0d7      	b.n	8004d54 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2220      	movs	r2, #32
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d000      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x44a>
 8004bb4:	e0ce      	b.n	8004d54 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2202      	movs	r2, #2
 8004bba:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2258      	movs	r2, #88	@ 0x58
 8004bc0:	5a9a      	ldrh	r2, [r3, r2]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	0011      	movs	r1, r2
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	f000 f8e0 	bl	8004d8c <HAL_UARTEx_RxEventCallback>
      return;
 8004bcc:	e0c2      	b.n	8004d54 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2258      	movs	r2, #88	@ 0x58
 8004bd2:	5a99      	ldrh	r1, [r3, r2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	225a      	movs	r2, #90	@ 0x5a
 8004bd8:	5a9b      	ldrh	r3, [r3, r2]
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	208e      	movs	r0, #142	@ 0x8e
 8004bde:	183b      	adds	r3, r7, r0
 8004be0:	1a8a      	subs	r2, r1, r2
 8004be2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	225a      	movs	r2, #90	@ 0x5a
 8004be8:	5a9b      	ldrh	r3, [r3, r2]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d100      	bne.n	8004bf2 <HAL_UART_IRQHandler+0x486>
 8004bf0:	e0b2      	b.n	8004d58 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8004bf2:	183b      	adds	r3, r7, r0
 8004bf4:	881b      	ldrh	r3, [r3, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d100      	bne.n	8004bfc <HAL_UART_IRQHandler+0x490>
 8004bfa:	e0ad      	b.n	8004d58 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004c00:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c02:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c04:	2488      	movs	r4, #136	@ 0x88
 8004c06:	193a      	adds	r2, r7, r4
 8004c08:	6013      	str	r3, [r2, #0]
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f383 8810 	msr	PRIMASK, r3
}
 8004c14:	46c0      	nop			@ (mov r8, r8)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4951      	ldr	r1, [pc, #324]	@ (8004d68 <HAL_UART_IRQHandler+0x5fc>)
 8004c22:	400a      	ands	r2, r1
 8004c24:	601a      	str	r2, [r3, #0]
 8004c26:	193b      	adds	r3, r7, r4
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f383 8810 	msr	PRIMASK, r3
}
 8004c32:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c34:	f3ef 8310 	mrs	r3, PRIMASK
 8004c38:	61bb      	str	r3, [r7, #24]
  return(result);
 8004c3a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3c:	2484      	movs	r4, #132	@ 0x84
 8004c3e:	193a      	adds	r2, r7, r4
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	2301      	movs	r3, #1
 8004c44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	f383 8810 	msr	PRIMASK, r3
}
 8004c4c:	46c0      	nop			@ (mov r8, r8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2101      	movs	r1, #1
 8004c5a:	438a      	bics	r2, r1
 8004c5c:	609a      	str	r2, [r3, #8]
 8004c5e:	193b      	adds	r3, r7, r4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c64:	6a3b      	ldr	r3, [r7, #32]
 8004c66:	f383 8810 	msr	PRIMASK, r3
}
 8004c6a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2280      	movs	r2, #128	@ 0x80
 8004c70:	2120      	movs	r1, #32
 8004c72:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c80:	f3ef 8310 	mrs	r3, PRIMASK
 8004c84:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c88:	2480      	movs	r4, #128	@ 0x80
 8004c8a:	193a      	adds	r2, r7, r4
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	2301      	movs	r3, #1
 8004c90:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c94:	f383 8810 	msr	PRIMASK, r3
}
 8004c98:	46c0      	nop			@ (mov r8, r8)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2110      	movs	r1, #16
 8004ca6:	438a      	bics	r2, r1
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	193b      	adds	r3, r7, r4
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb2:	f383 8810 	msr	PRIMASK, r3
}
 8004cb6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cbe:	183b      	adds	r3, r7, r0
 8004cc0:	881a      	ldrh	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	0011      	movs	r1, r2
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f000 f860 	bl	8004d8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ccc:	e044      	b.n	8004d58 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004cce:	23a4      	movs	r3, #164	@ 0xa4
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	2380      	movs	r3, #128	@ 0x80
 8004cd6:	035b      	lsls	r3, r3, #13
 8004cd8:	4013      	ands	r3, r2
 8004cda:	d010      	beq.n	8004cfe <HAL_UART_IRQHandler+0x592>
 8004cdc:	239c      	movs	r3, #156	@ 0x9c
 8004cde:	18fb      	adds	r3, r7, r3
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	2380      	movs	r3, #128	@ 0x80
 8004ce4:	03db      	lsls	r3, r3, #15
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	d009      	beq.n	8004cfe <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2280      	movs	r2, #128	@ 0x80
 8004cf0:	0352      	lsls	r2, r2, #13
 8004cf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	f000 ffd4 	bl	8005ca4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cfc:	e02f      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004cfe:	23a4      	movs	r3, #164	@ 0xa4
 8004d00:	18fb      	adds	r3, r7, r3
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2280      	movs	r2, #128	@ 0x80
 8004d06:	4013      	ands	r3, r2
 8004d08:	d00f      	beq.n	8004d2a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d0a:	23a0      	movs	r3, #160	@ 0xa0
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2280      	movs	r2, #128	@ 0x80
 8004d12:	4013      	ands	r3, r2
 8004d14:	d009      	beq.n	8004d2a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d01e      	beq.n	8004d5c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	0010      	movs	r0, r2
 8004d26:	4798      	blx	r3
    }
    return;
 8004d28:	e018      	b.n	8004d5c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d2a:	23a4      	movs	r3, #164	@ 0xa4
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2240      	movs	r2, #64	@ 0x40
 8004d32:	4013      	ands	r3, r2
 8004d34:	d013      	beq.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
 8004d36:	23a0      	movs	r3, #160	@ 0xa0
 8004d38:	18fb      	adds	r3, r7, r3
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2240      	movs	r2, #64	@ 0x40
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d00d      	beq.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	0018      	movs	r0, r3
 8004d46:	f000 fdbe 	bl	80058c6 <UART_EndTransmit_IT>
    return;
 8004d4a:	e008      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
      return;
 8004d4c:	46c0      	nop			@ (mov r8, r8)
 8004d4e:	e006      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
    return;
 8004d50:	46c0      	nop			@ (mov r8, r8)
 8004d52:	e004      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
      return;
 8004d54:	46c0      	nop			@ (mov r8, r8)
 8004d56:	e002      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
      return;
 8004d58:	46c0      	nop			@ (mov r8, r8)
 8004d5a:	e000      	b.n	8004d5e <HAL_UART_IRQHandler+0x5f2>
    return;
 8004d5c:	46c0      	nop			@ (mov r8, r8)
  }

}
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	b02b      	add	sp, #172	@ 0xac
 8004d62:	bd90      	pop	{r4, r7, pc}
 8004d64:	fffffeff 	.word	0xfffffeff
 8004d68:	fffffedf 	.word	0xfffffedf

08004d6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d74:	46c0      	nop			@ (mov r8, r8)
 8004d76:	46bd      	mov	sp, r7
 8004d78:	b002      	add	sp, #8
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d84:	46c0      	nop			@ (mov r8, r8)
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b002      	add	sp, #8
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	000a      	movs	r2, r1
 8004d96:	1cbb      	adds	r3, r7, #2
 8004d98:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d9a:	46c0      	nop			@ (mov r8, r8)
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	b002      	add	sp, #8
 8004da0:	bd80      	pop	{r7, pc}
	...

08004da4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da4:	b5b0      	push	{r4, r5, r7, lr}
 8004da6:	b08e      	sub	sp, #56	@ 0x38
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004dac:	231a      	movs	r3, #26
 8004dae:	2218      	movs	r2, #24
 8004db0:	189b      	adds	r3, r3, r2
 8004db2:	19db      	adds	r3, r3, r7
 8004db4:	2200      	movs	r2, #0
 8004db6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4ac6      	ldr	r2, [pc, #792]	@ (80050f0 <UART_SetConfig+0x34c>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	0019      	movs	r1, r3
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4ac1      	ldr	r2, [pc, #772]	@ (80050f4 <UART_SetConfig+0x350>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	0019      	movs	r1, r3
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4abb      	ldr	r2, [pc, #748]	@ (80050f8 <UART_SetConfig+0x354>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d004      	beq.n	8004e18 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e14:	4313      	orrs	r3, r2
 8004e16:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	4ab7      	ldr	r2, [pc, #732]	@ (80050fc <UART_SetConfig+0x358>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	0019      	movs	r1, r3
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4ab3      	ldr	r2, [pc, #716]	@ (8005100 <UART_SetConfig+0x35c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d131      	bne.n	8004e9c <UART_SetConfig+0xf8>
 8004e38:	4bb2      	ldr	r3, [pc, #712]	@ (8005104 <UART_SetConfig+0x360>)
 8004e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e3c:	2203      	movs	r2, #3
 8004e3e:	4013      	ands	r3, r2
 8004e40:	2b03      	cmp	r3, #3
 8004e42:	d01d      	beq.n	8004e80 <UART_SetConfig+0xdc>
 8004e44:	d823      	bhi.n	8004e8e <UART_SetConfig+0xea>
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d00c      	beq.n	8004e64 <UART_SetConfig+0xc0>
 8004e4a:	d820      	bhi.n	8004e8e <UART_SetConfig+0xea>
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <UART_SetConfig+0xb2>
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d00e      	beq.n	8004e72 <UART_SetConfig+0xce>
 8004e54:	e01b      	b.n	8004e8e <UART_SetConfig+0xea>
 8004e56:	231b      	movs	r3, #27
 8004e58:	2218      	movs	r2, #24
 8004e5a:	189b      	adds	r3, r3, r2
 8004e5c:	19db      	adds	r3, r3, r7
 8004e5e:	2201      	movs	r2, #1
 8004e60:	701a      	strb	r2, [r3, #0]
 8004e62:	e09c      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004e64:	231b      	movs	r3, #27
 8004e66:	2218      	movs	r2, #24
 8004e68:	189b      	adds	r3, r3, r2
 8004e6a:	19db      	adds	r3, r3, r7
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	701a      	strb	r2, [r3, #0]
 8004e70:	e095      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004e72:	231b      	movs	r3, #27
 8004e74:	2218      	movs	r2, #24
 8004e76:	189b      	adds	r3, r3, r2
 8004e78:	19db      	adds	r3, r3, r7
 8004e7a:	2204      	movs	r2, #4
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e08e      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004e80:	231b      	movs	r3, #27
 8004e82:	2218      	movs	r2, #24
 8004e84:	189b      	adds	r3, r3, r2
 8004e86:	19db      	adds	r3, r3, r7
 8004e88:	2208      	movs	r2, #8
 8004e8a:	701a      	strb	r2, [r3, #0]
 8004e8c:	e087      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004e8e:	231b      	movs	r3, #27
 8004e90:	2218      	movs	r2, #24
 8004e92:	189b      	adds	r3, r3, r2
 8004e94:	19db      	adds	r3, r3, r7
 8004e96:	2210      	movs	r2, #16
 8004e98:	701a      	strb	r2, [r3, #0]
 8004e9a:	e080      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a99      	ldr	r2, [pc, #612]	@ (8005108 <UART_SetConfig+0x364>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d131      	bne.n	8004f0a <UART_SetConfig+0x166>
 8004ea6:	4b97      	ldr	r3, [pc, #604]	@ (8005104 <UART_SetConfig+0x360>)
 8004ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eaa:	220c      	movs	r2, #12
 8004eac:	4013      	ands	r3, r2
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d01d      	beq.n	8004eee <UART_SetConfig+0x14a>
 8004eb2:	d823      	bhi.n	8004efc <UART_SetConfig+0x158>
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d00c      	beq.n	8004ed2 <UART_SetConfig+0x12e>
 8004eb8:	d820      	bhi.n	8004efc <UART_SetConfig+0x158>
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d002      	beq.n	8004ec4 <UART_SetConfig+0x120>
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d00e      	beq.n	8004ee0 <UART_SetConfig+0x13c>
 8004ec2:	e01b      	b.n	8004efc <UART_SetConfig+0x158>
 8004ec4:	231b      	movs	r3, #27
 8004ec6:	2218      	movs	r2, #24
 8004ec8:	189b      	adds	r3, r3, r2
 8004eca:	19db      	adds	r3, r3, r7
 8004ecc:	2200      	movs	r2, #0
 8004ece:	701a      	strb	r2, [r3, #0]
 8004ed0:	e065      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004ed2:	231b      	movs	r3, #27
 8004ed4:	2218      	movs	r2, #24
 8004ed6:	189b      	adds	r3, r3, r2
 8004ed8:	19db      	adds	r3, r3, r7
 8004eda:	2202      	movs	r2, #2
 8004edc:	701a      	strb	r2, [r3, #0]
 8004ede:	e05e      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004ee0:	231b      	movs	r3, #27
 8004ee2:	2218      	movs	r2, #24
 8004ee4:	189b      	adds	r3, r3, r2
 8004ee6:	19db      	adds	r3, r3, r7
 8004ee8:	2204      	movs	r2, #4
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	e057      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004eee:	231b      	movs	r3, #27
 8004ef0:	2218      	movs	r2, #24
 8004ef2:	189b      	adds	r3, r3, r2
 8004ef4:	19db      	adds	r3, r3, r7
 8004ef6:	2208      	movs	r2, #8
 8004ef8:	701a      	strb	r2, [r3, #0]
 8004efa:	e050      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004efc:	231b      	movs	r3, #27
 8004efe:	2218      	movs	r2, #24
 8004f00:	189b      	adds	r3, r3, r2
 8004f02:	19db      	adds	r3, r3, r7
 8004f04:	2210      	movs	r2, #16
 8004f06:	701a      	strb	r2, [r3, #0]
 8004f08:	e049      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a7a      	ldr	r2, [pc, #488]	@ (80050f8 <UART_SetConfig+0x354>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d13e      	bne.n	8004f92 <UART_SetConfig+0x1ee>
 8004f14:	4b7b      	ldr	r3, [pc, #492]	@ (8005104 <UART_SetConfig+0x360>)
 8004f16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f18:	23c0      	movs	r3, #192	@ 0xc0
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	22c0      	movs	r2, #192	@ 0xc0
 8004f20:	0112      	lsls	r2, r2, #4
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d027      	beq.n	8004f76 <UART_SetConfig+0x1d2>
 8004f26:	22c0      	movs	r2, #192	@ 0xc0
 8004f28:	0112      	lsls	r2, r2, #4
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d82a      	bhi.n	8004f84 <UART_SetConfig+0x1e0>
 8004f2e:	2280      	movs	r2, #128	@ 0x80
 8004f30:	0112      	lsls	r2, r2, #4
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d011      	beq.n	8004f5a <UART_SetConfig+0x1b6>
 8004f36:	2280      	movs	r2, #128	@ 0x80
 8004f38:	0112      	lsls	r2, r2, #4
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d822      	bhi.n	8004f84 <UART_SetConfig+0x1e0>
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d004      	beq.n	8004f4c <UART_SetConfig+0x1a8>
 8004f42:	2280      	movs	r2, #128	@ 0x80
 8004f44:	00d2      	lsls	r2, r2, #3
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d00e      	beq.n	8004f68 <UART_SetConfig+0x1c4>
 8004f4a:	e01b      	b.n	8004f84 <UART_SetConfig+0x1e0>
 8004f4c:	231b      	movs	r3, #27
 8004f4e:	2218      	movs	r2, #24
 8004f50:	189b      	adds	r3, r3, r2
 8004f52:	19db      	adds	r3, r3, r7
 8004f54:	2200      	movs	r2, #0
 8004f56:	701a      	strb	r2, [r3, #0]
 8004f58:	e021      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f5a:	231b      	movs	r3, #27
 8004f5c:	2218      	movs	r2, #24
 8004f5e:	189b      	adds	r3, r3, r2
 8004f60:	19db      	adds	r3, r3, r7
 8004f62:	2202      	movs	r2, #2
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	e01a      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f68:	231b      	movs	r3, #27
 8004f6a:	2218      	movs	r2, #24
 8004f6c:	189b      	adds	r3, r3, r2
 8004f6e:	19db      	adds	r3, r3, r7
 8004f70:	2204      	movs	r2, #4
 8004f72:	701a      	strb	r2, [r3, #0]
 8004f74:	e013      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f76:	231b      	movs	r3, #27
 8004f78:	2218      	movs	r2, #24
 8004f7a:	189b      	adds	r3, r3, r2
 8004f7c:	19db      	adds	r3, r3, r7
 8004f7e:	2208      	movs	r2, #8
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	e00c      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f84:	231b      	movs	r3, #27
 8004f86:	2218      	movs	r2, #24
 8004f88:	189b      	adds	r3, r3, r2
 8004f8a:	19db      	adds	r3, r3, r7
 8004f8c:	2210      	movs	r2, #16
 8004f8e:	701a      	strb	r2, [r3, #0]
 8004f90:	e005      	b.n	8004f9e <UART_SetConfig+0x1fa>
 8004f92:	231b      	movs	r3, #27
 8004f94:	2218      	movs	r2, #24
 8004f96:	189b      	adds	r3, r3, r2
 8004f98:	19db      	adds	r3, r3, r7
 8004f9a:	2210      	movs	r2, #16
 8004f9c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a55      	ldr	r2, [pc, #340]	@ (80050f8 <UART_SetConfig+0x354>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d000      	beq.n	8004faa <UART_SetConfig+0x206>
 8004fa8:	e084      	b.n	80050b4 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004faa:	231b      	movs	r3, #27
 8004fac:	2218      	movs	r2, #24
 8004fae:	189b      	adds	r3, r3, r2
 8004fb0:	19db      	adds	r3, r3, r7
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d01d      	beq.n	8004ff4 <UART_SetConfig+0x250>
 8004fb8:	dc20      	bgt.n	8004ffc <UART_SetConfig+0x258>
 8004fba:	2b04      	cmp	r3, #4
 8004fbc:	d015      	beq.n	8004fea <UART_SetConfig+0x246>
 8004fbe:	dc1d      	bgt.n	8004ffc <UART_SetConfig+0x258>
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <UART_SetConfig+0x226>
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d005      	beq.n	8004fd4 <UART_SetConfig+0x230>
 8004fc8:	e018      	b.n	8004ffc <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fca:	f7fe fba1 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004fce:	0003      	movs	r3, r0
 8004fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fd2:	e01c      	b.n	800500e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8005104 <UART_SetConfig+0x360>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2210      	movs	r2, #16
 8004fda:	4013      	ands	r3, r2
 8004fdc:	d002      	beq.n	8004fe4 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004fde:	4b4b      	ldr	r3, [pc, #300]	@ (800510c <UART_SetConfig+0x368>)
 8004fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004fe2:	e014      	b.n	800500e <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8004fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8005110 <UART_SetConfig+0x36c>)
 8004fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fe8:	e011      	b.n	800500e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fea:	f7fe fb01 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8004fee:	0003      	movs	r3, r0
 8004ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ff2:	e00c      	b.n	800500e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ff4:	2380      	movs	r3, #128	@ 0x80
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ffa:	e008      	b.n	800500e <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005000:	231a      	movs	r3, #26
 8005002:	2218      	movs	r2, #24
 8005004:	189b      	adds	r3, r3, r2
 8005006:	19db      	adds	r3, r3, r7
 8005008:	2201      	movs	r2, #1
 800500a:	701a      	strb	r2, [r3, #0]
        break;
 800500c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800500e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005010:	2b00      	cmp	r3, #0
 8005012:	d100      	bne.n	8005016 <UART_SetConfig+0x272>
 8005014:	e132      	b.n	800527c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	0013      	movs	r3, r2
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	189b      	adds	r3, r3, r2
 8005020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005022:	429a      	cmp	r2, r3
 8005024:	d305      	bcc.n	8005032 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800502c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800502e:	429a      	cmp	r2, r3
 8005030:	d906      	bls.n	8005040 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8005032:	231a      	movs	r3, #26
 8005034:	2218      	movs	r2, #24
 8005036:	189b      	adds	r3, r3, r2
 8005038:	19db      	adds	r3, r3, r7
 800503a:	2201      	movs	r2, #1
 800503c:	701a      	strb	r2, [r3, #0]
 800503e:	e11d      	b.n	800527c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005042:	613b      	str	r3, [r7, #16]
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]
 8005048:	6939      	ldr	r1, [r7, #16]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	000b      	movs	r3, r1
 800504e:	0e1b      	lsrs	r3, r3, #24
 8005050:	0010      	movs	r0, r2
 8005052:	0205      	lsls	r5, r0, #8
 8005054:	431d      	orrs	r5, r3
 8005056:	000b      	movs	r3, r1
 8005058:	021c      	lsls	r4, r3, #8
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	085b      	lsrs	r3, r3, #1
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	68b8      	ldr	r0, [r7, #8]
 8005068:	68f9      	ldr	r1, [r7, #12]
 800506a:	1900      	adds	r0, r0, r4
 800506c:	4169      	adcs	r1, r5
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	603b      	str	r3, [r7, #0]
 8005074:	2300      	movs	r3, #0
 8005076:	607b      	str	r3, [r7, #4]
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f7fb f926 	bl	80002cc <__aeabi_uldivmod>
 8005080:	0002      	movs	r2, r0
 8005082:	000b      	movs	r3, r1
 8005084:	0013      	movs	r3, r2
 8005086:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005088:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800508a:	23c0      	movs	r3, #192	@ 0xc0
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	429a      	cmp	r2, r3
 8005090:	d309      	bcc.n	80050a6 <UART_SetConfig+0x302>
 8005092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005094:	2380      	movs	r3, #128	@ 0x80
 8005096:	035b      	lsls	r3, r3, #13
 8005098:	429a      	cmp	r2, r3
 800509a:	d204      	bcs.n	80050a6 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050a2:	60da      	str	r2, [r3, #12]
 80050a4:	e0ea      	b.n	800527c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80050a6:	231a      	movs	r3, #26
 80050a8:	2218      	movs	r2, #24
 80050aa:	189b      	adds	r3, r3, r2
 80050ac:	19db      	adds	r3, r3, r7
 80050ae:	2201      	movs	r2, #1
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	e0e3      	b.n	800527c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	69da      	ldr	r2, [r3, #28]
 80050b8:	2380      	movs	r3, #128	@ 0x80
 80050ba:	021b      	lsls	r3, r3, #8
 80050bc:	429a      	cmp	r2, r3
 80050be:	d000      	beq.n	80050c2 <UART_SetConfig+0x31e>
 80050c0:	e085      	b.n	80051ce <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80050c2:	231b      	movs	r3, #27
 80050c4:	2218      	movs	r2, #24
 80050c6:	189b      	adds	r3, r3, r2
 80050c8:	19db      	adds	r3, r3, r7
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d837      	bhi.n	8005140 <UART_SetConfig+0x39c>
 80050d0:	009a      	lsls	r2, r3, #2
 80050d2:	4b10      	ldr	r3, [pc, #64]	@ (8005114 <UART_SetConfig+0x370>)
 80050d4:	18d3      	adds	r3, r2, r3
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050da:	f7fe fb19 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 80050de:	0003      	movs	r3, r0
 80050e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050e2:	e036      	b.n	8005152 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050e4:	f7fe fb2a 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 80050e8:	0003      	movs	r3, r0
 80050ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050ec:	e031      	b.n	8005152 <UART_SetConfig+0x3ae>
 80050ee:	46c0      	nop			@ (mov r8, r8)
 80050f0:	efff69f3 	.word	0xefff69f3
 80050f4:	ffffcfff 	.word	0xffffcfff
 80050f8:	40004800 	.word	0x40004800
 80050fc:	fffff4ff 	.word	0xfffff4ff
 8005100:	40013800 	.word	0x40013800
 8005104:	40021000 	.word	0x40021000
 8005108:	40004400 	.word	0x40004400
 800510c:	003d0900 	.word	0x003d0900
 8005110:	00f42400 	.word	0x00f42400
 8005114:	08007120 	.word	0x08007120
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005118:	4b60      	ldr	r3, [pc, #384]	@ (800529c <UART_SetConfig+0x4f8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2210      	movs	r2, #16
 800511e:	4013      	ands	r3, r2
 8005120:	d002      	beq.n	8005128 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005122:	4b5f      	ldr	r3, [pc, #380]	@ (80052a0 <UART_SetConfig+0x4fc>)
 8005124:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005126:	e014      	b.n	8005152 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8005128:	4b5e      	ldr	r3, [pc, #376]	@ (80052a4 <UART_SetConfig+0x500>)
 800512a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800512c:	e011      	b.n	8005152 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800512e:	f7fe fa5f 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8005132:	0003      	movs	r3, r0
 8005134:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005136:	e00c      	b.n	8005152 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005138:	2380      	movs	r3, #128	@ 0x80
 800513a:	021b      	lsls	r3, r3, #8
 800513c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800513e:	e008      	b.n	8005152 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005144:	231a      	movs	r3, #26
 8005146:	2218      	movs	r2, #24
 8005148:	189b      	adds	r3, r3, r2
 800514a:	19db      	adds	r3, r3, r7
 800514c:	2201      	movs	r2, #1
 800514e:	701a      	strb	r2, [r3, #0]
        break;
 8005150:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005154:	2b00      	cmp	r3, #0
 8005156:	d100      	bne.n	800515a <UART_SetConfig+0x3b6>
 8005158:	e090      	b.n	800527c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800515a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800515c:	005a      	lsls	r2, r3, #1
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	085b      	lsrs	r3, r3, #1
 8005164:	18d2      	adds	r2, r2, r3
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	0019      	movs	r1, r3
 800516c:	0010      	movs	r0, r2
 800516e:	f7fa ffe7 	bl	8000140 <__udivsi3>
 8005172:	0003      	movs	r3, r0
 8005174:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005178:	2b0f      	cmp	r3, #15
 800517a:	d921      	bls.n	80051c0 <UART_SetConfig+0x41c>
 800517c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800517e:	2380      	movs	r3, #128	@ 0x80
 8005180:	025b      	lsls	r3, r3, #9
 8005182:	429a      	cmp	r2, r3
 8005184:	d21c      	bcs.n	80051c0 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	b29a      	uxth	r2, r3
 800518a:	200e      	movs	r0, #14
 800518c:	2418      	movs	r4, #24
 800518e:	1903      	adds	r3, r0, r4
 8005190:	19db      	adds	r3, r3, r7
 8005192:	210f      	movs	r1, #15
 8005194:	438a      	bics	r2, r1
 8005196:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519a:	085b      	lsrs	r3, r3, #1
 800519c:	b29b      	uxth	r3, r3
 800519e:	2207      	movs	r2, #7
 80051a0:	4013      	ands	r3, r2
 80051a2:	b299      	uxth	r1, r3
 80051a4:	1903      	adds	r3, r0, r4
 80051a6:	19db      	adds	r3, r3, r7
 80051a8:	1902      	adds	r2, r0, r4
 80051aa:	19d2      	adds	r2, r2, r7
 80051ac:	8812      	ldrh	r2, [r2, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	1902      	adds	r2, r0, r4
 80051b8:	19d2      	adds	r2, r2, r7
 80051ba:	8812      	ldrh	r2, [r2, #0]
 80051bc:	60da      	str	r2, [r3, #12]
 80051be:	e05d      	b.n	800527c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80051c0:	231a      	movs	r3, #26
 80051c2:	2218      	movs	r2, #24
 80051c4:	189b      	adds	r3, r3, r2
 80051c6:	19db      	adds	r3, r3, r7
 80051c8:	2201      	movs	r2, #1
 80051ca:	701a      	strb	r2, [r3, #0]
 80051cc:	e056      	b.n	800527c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051ce:	231b      	movs	r3, #27
 80051d0:	2218      	movs	r2, #24
 80051d2:	189b      	adds	r3, r3, r2
 80051d4:	19db      	adds	r3, r3, r7
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d822      	bhi.n	8005222 <UART_SetConfig+0x47e>
 80051dc:	009a      	lsls	r2, r3, #2
 80051de:	4b32      	ldr	r3, [pc, #200]	@ (80052a8 <UART_SetConfig+0x504>)
 80051e0:	18d3      	adds	r3, r2, r3
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051e6:	f7fe fa93 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 80051ea:	0003      	movs	r3, r0
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051ee:	e021      	b.n	8005234 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051f0:	f7fe faa4 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 80051f4:	0003      	movs	r3, r0
 80051f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051f8:	e01c      	b.n	8005234 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051fa:	4b28      	ldr	r3, [pc, #160]	@ (800529c <UART_SetConfig+0x4f8>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2210      	movs	r2, #16
 8005200:	4013      	ands	r3, r2
 8005202:	d002      	beq.n	800520a <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005204:	4b26      	ldr	r3, [pc, #152]	@ (80052a0 <UART_SetConfig+0x4fc>)
 8005206:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005208:	e014      	b.n	8005234 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800520a:	4b26      	ldr	r3, [pc, #152]	@ (80052a4 <UART_SetConfig+0x500>)
 800520c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800520e:	e011      	b.n	8005234 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005210:	f7fe f9ee 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8005214:	0003      	movs	r3, r0
 8005216:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005218:	e00c      	b.n	8005234 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800521a:	2380      	movs	r3, #128	@ 0x80
 800521c:	021b      	lsls	r3, r3, #8
 800521e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005220:	e008      	b.n	8005234 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8005222:	2300      	movs	r3, #0
 8005224:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005226:	231a      	movs	r3, #26
 8005228:	2218      	movs	r2, #24
 800522a:	189b      	adds	r3, r3, r2
 800522c:	19db      	adds	r3, r3, r7
 800522e:	2201      	movs	r2, #1
 8005230:	701a      	strb	r2, [r3, #0]
        break;
 8005232:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005236:	2b00      	cmp	r3, #0
 8005238:	d020      	beq.n	800527c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	085a      	lsrs	r2, r3, #1
 8005240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005242:	18d2      	adds	r2, r2, r3
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	0019      	movs	r1, r3
 800524a:	0010      	movs	r0, r2
 800524c:	f7fa ff78 	bl	8000140 <__udivsi3>
 8005250:	0003      	movs	r3, r0
 8005252:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	2b0f      	cmp	r3, #15
 8005258:	d90a      	bls.n	8005270 <UART_SetConfig+0x4cc>
 800525a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800525c:	2380      	movs	r3, #128	@ 0x80
 800525e:	025b      	lsls	r3, r3, #9
 8005260:	429a      	cmp	r2, r3
 8005262:	d205      	bcs.n	8005270 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005266:	b29a      	uxth	r2, r3
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	60da      	str	r2, [r3, #12]
 800526e:	e005      	b.n	800527c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005270:	231a      	movs	r3, #26
 8005272:	2218      	movs	r2, #24
 8005274:	189b      	adds	r3, r3, r2
 8005276:	19db      	adds	r3, r3, r7
 8005278:	2201      	movs	r2, #1
 800527a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2200      	movs	r2, #0
 8005280:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	2200      	movs	r2, #0
 8005286:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005288:	231a      	movs	r3, #26
 800528a:	2218      	movs	r2, #24
 800528c:	189b      	adds	r3, r3, r2
 800528e:	19db      	adds	r3, r3, r7
 8005290:	781b      	ldrb	r3, [r3, #0]
}
 8005292:	0018      	movs	r0, r3
 8005294:	46bd      	mov	sp, r7
 8005296:	b00e      	add	sp, #56	@ 0x38
 8005298:	bdb0      	pop	{r4, r5, r7, pc}
 800529a:	46c0      	nop			@ (mov r8, r8)
 800529c:	40021000 	.word	0x40021000
 80052a0:	003d0900 	.word	0x003d0900
 80052a4:	00f42400 	.word	0x00f42400
 80052a8:	08007144 	.word	0x08007144

080052ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b082      	sub	sp, #8
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b8:	2208      	movs	r2, #8
 80052ba:	4013      	ands	r3, r2
 80052bc:	d00b      	beq.n	80052d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a4a      	ldr	r2, [pc, #296]	@ (80053f0 <UART_AdvFeatureConfig+0x144>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	0019      	movs	r1, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	2201      	movs	r2, #1
 80052dc:	4013      	ands	r3, r2
 80052de:	d00b      	beq.n	80052f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	4a43      	ldr	r2, [pc, #268]	@ (80053f4 <UART_AdvFeatureConfig+0x148>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	0019      	movs	r1, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fc:	2202      	movs	r2, #2
 80052fe:	4013      	ands	r3, r2
 8005300:	d00b      	beq.n	800531a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	4a3b      	ldr	r2, [pc, #236]	@ (80053f8 <UART_AdvFeatureConfig+0x14c>)
 800530a:	4013      	ands	r3, r2
 800530c:	0019      	movs	r1, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531e:	2204      	movs	r2, #4
 8005320:	4013      	ands	r3, r2
 8005322:	d00b      	beq.n	800533c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	4a34      	ldr	r2, [pc, #208]	@ (80053fc <UART_AdvFeatureConfig+0x150>)
 800532c:	4013      	ands	r3, r2
 800532e:	0019      	movs	r1, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005340:	2210      	movs	r2, #16
 8005342:	4013      	ands	r3, r2
 8005344:	d00b      	beq.n	800535e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	4a2c      	ldr	r2, [pc, #176]	@ (8005400 <UART_AdvFeatureConfig+0x154>)
 800534e:	4013      	ands	r3, r2
 8005350:	0019      	movs	r1, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005362:	2220      	movs	r2, #32
 8005364:	4013      	ands	r3, r2
 8005366:	d00b      	beq.n	8005380 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	4a25      	ldr	r2, [pc, #148]	@ (8005404 <UART_AdvFeatureConfig+0x158>)
 8005370:	4013      	ands	r3, r2
 8005372:	0019      	movs	r1, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005384:	2240      	movs	r2, #64	@ 0x40
 8005386:	4013      	ands	r3, r2
 8005388:	d01d      	beq.n	80053c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4a1d      	ldr	r2, [pc, #116]	@ (8005408 <UART_AdvFeatureConfig+0x15c>)
 8005392:	4013      	ands	r3, r2
 8005394:	0019      	movs	r1, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053a6:	2380      	movs	r3, #128	@ 0x80
 80053a8:	035b      	lsls	r3, r3, #13
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d10b      	bne.n	80053c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	4a15      	ldr	r2, [pc, #84]	@ (800540c <UART_AdvFeatureConfig+0x160>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	0019      	movs	r1, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	2280      	movs	r2, #128	@ 0x80
 80053cc:	4013      	ands	r3, r2
 80053ce:	d00b      	beq.n	80053e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	4a0e      	ldr	r2, [pc, #56]	@ (8005410 <UART_AdvFeatureConfig+0x164>)
 80053d8:	4013      	ands	r3, r2
 80053da:	0019      	movs	r1, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]
  }
}
 80053e8:	46c0      	nop			@ (mov r8, r8)
 80053ea:	46bd      	mov	sp, r7
 80053ec:	b002      	add	sp, #8
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	ffff7fff 	.word	0xffff7fff
 80053f4:	fffdffff 	.word	0xfffdffff
 80053f8:	fffeffff 	.word	0xfffeffff
 80053fc:	fffbffff 	.word	0xfffbffff
 8005400:	ffffefff 	.word	0xffffefff
 8005404:	ffffdfff 	.word	0xffffdfff
 8005408:	ffefffff 	.word	0xffefffff
 800540c:	ff9fffff 	.word	0xff9fffff
 8005410:	fff7ffff 	.word	0xfff7ffff

08005414 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b092      	sub	sp, #72	@ 0x48
 8005418:	af02      	add	r7, sp, #8
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2284      	movs	r2, #132	@ 0x84
 8005420:	2100      	movs	r1, #0
 8005422:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005424:	f7fd f896 	bl	8002554 <HAL_GetTick>
 8005428:	0003      	movs	r3, r0
 800542a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2208      	movs	r2, #8
 8005434:	4013      	ands	r3, r2
 8005436:	2b08      	cmp	r3, #8
 8005438:	d12c      	bne.n	8005494 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800543a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800543c:	2280      	movs	r2, #128	@ 0x80
 800543e:	0391      	lsls	r1, r2, #14
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	4a46      	ldr	r2, [pc, #280]	@ (800555c <UART_CheckIdleState+0x148>)
 8005444:	9200      	str	r2, [sp, #0]
 8005446:	2200      	movs	r2, #0
 8005448:	f000 f88c 	bl	8005564 <UART_WaitOnFlagUntilTimeout>
 800544c:	1e03      	subs	r3, r0, #0
 800544e:	d021      	beq.n	8005494 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005450:	f3ef 8310 	mrs	r3, PRIMASK
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005458:	63bb      	str	r3, [r7, #56]	@ 0x38
 800545a:	2301      	movs	r3, #1
 800545c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800545e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005460:	f383 8810 	msr	PRIMASK, r3
}
 8005464:	46c0      	nop			@ (mov r8, r8)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2180      	movs	r1, #128	@ 0x80
 8005472:	438a      	bics	r2, r1
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800547a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547c:	f383 8810 	msr	PRIMASK, r3
}
 8005480:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2220      	movs	r2, #32
 8005486:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2278      	movs	r2, #120	@ 0x78
 800548c:	2100      	movs	r1, #0
 800548e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e05f      	b.n	8005554 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2204      	movs	r2, #4
 800549c:	4013      	ands	r3, r2
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d146      	bne.n	8005530 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a4:	2280      	movs	r2, #128	@ 0x80
 80054a6:	03d1      	lsls	r1, r2, #15
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	4a2c      	ldr	r2, [pc, #176]	@ (800555c <UART_CheckIdleState+0x148>)
 80054ac:	9200      	str	r2, [sp, #0]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f000 f858 	bl	8005564 <UART_WaitOnFlagUntilTimeout>
 80054b4:	1e03      	subs	r3, r0, #0
 80054b6:	d03b      	beq.n	8005530 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b8:	f3ef 8310 	mrs	r3, PRIMASK
 80054bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80054be:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c2:	2301      	movs	r3, #1
 80054c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f383 8810 	msr	PRIMASK, r3
}
 80054cc:	46c0      	nop			@ (mov r8, r8)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4921      	ldr	r1, [pc, #132]	@ (8005560 <UART_CheckIdleState+0x14c>)
 80054da:	400a      	ands	r2, r1
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f383 8810 	msr	PRIMASK, r3
}
 80054e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054ea:	f3ef 8310 	mrs	r3, PRIMASK
 80054ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80054f0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80054f4:	2301      	movs	r3, #1
 80054f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	f383 8810 	msr	PRIMASK, r3
}
 80054fe:	46c0      	nop			@ (mov r8, r8)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2101      	movs	r1, #1
 800550c:	438a      	bics	r2, r1
 800550e:	609a      	str	r2, [r3, #8]
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	f383 8810 	msr	PRIMASK, r3
}
 800551a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2280      	movs	r2, #128	@ 0x80
 8005520:	2120      	movs	r1, #32
 8005522:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2278      	movs	r2, #120	@ 0x78
 8005528:	2100      	movs	r1, #0
 800552a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e011      	b.n	8005554 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2280      	movs	r2, #128	@ 0x80
 800553a:	2120      	movs	r1, #32
 800553c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2278      	movs	r2, #120	@ 0x78
 800554e:	2100      	movs	r1, #0
 8005550:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	0018      	movs	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	b010      	add	sp, #64	@ 0x40
 800555a:	bd80      	pop	{r7, pc}
 800555c:	01ffffff 	.word	0x01ffffff
 8005560:	fffffedf 	.word	0xfffffedf

08005564 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	603b      	str	r3, [r7, #0]
 8005570:	1dfb      	adds	r3, r7, #7
 8005572:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005574:	e051      	b.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	3301      	adds	r3, #1
 800557a:	d04e      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800557c:	f7fc ffea 	bl	8002554 <HAL_GetTick>
 8005580:	0002      	movs	r2, r0
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	429a      	cmp	r2, r3
 800558a:	d302      	bcc.n	8005592 <UART_WaitOnFlagUntilTimeout+0x2e>
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e051      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2204      	movs	r2, #4
 800559e:	4013      	ands	r3, r2
 80055a0:	d03b      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b80      	cmp	r3, #128	@ 0x80
 80055a6:	d038      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2b40      	cmp	r3, #64	@ 0x40
 80055ac:	d035      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	2208      	movs	r2, #8
 80055b6:	4013      	ands	r3, r2
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d111      	bne.n	80055e0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2208      	movs	r2, #8
 80055c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	0018      	movs	r0, r3
 80055c8:	f000 f906 	bl	80057d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2284      	movs	r2, #132	@ 0x84
 80055d0:	2108      	movs	r1, #8
 80055d2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2278      	movs	r2, #120	@ 0x78
 80055d8:	2100      	movs	r1, #0
 80055da:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e02c      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69da      	ldr	r2, [r3, #28]
 80055e6:	2380      	movs	r3, #128	@ 0x80
 80055e8:	011b      	lsls	r3, r3, #4
 80055ea:	401a      	ands	r2, r3
 80055ec:	2380      	movs	r3, #128	@ 0x80
 80055ee:	011b      	lsls	r3, r3, #4
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d112      	bne.n	800561a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2280      	movs	r2, #128	@ 0x80
 80055fa:	0112      	lsls	r2, r2, #4
 80055fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	0018      	movs	r0, r3
 8005602:	f000 f8e9 	bl	80057d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2284      	movs	r2, #132	@ 0x84
 800560a:	2120      	movs	r1, #32
 800560c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2278      	movs	r2, #120	@ 0x78
 8005612:	2100      	movs	r1, #0
 8005614:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e00f      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	4013      	ands	r3, r2
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	425a      	negs	r2, r3
 800562a:	4153      	adcs	r3, r2
 800562c:	b2db      	uxtb	r3, r3
 800562e:	001a      	movs	r2, r3
 8005630:	1dfb      	adds	r3, r7, #7
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d09e      	beq.n	8005576 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	0018      	movs	r0, r3
 800563c:	46bd      	mov	sp, r7
 800563e:	b004      	add	sp, #16
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b090      	sub	sp, #64	@ 0x40
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	1dbb      	adds	r3, r7, #6
 8005650:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	1dba      	adds	r2, r7, #6
 800565c:	2158      	movs	r1, #88	@ 0x58
 800565e:	8812      	ldrh	r2, [r2, #0]
 8005660:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	1dba      	adds	r2, r7, #6
 8005666:	215a      	movs	r1, #90	@ 0x5a
 8005668:	8812      	ldrh	r2, [r2, #0]
 800566a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689a      	ldr	r2, [r3, #8]
 8005676:	2380      	movs	r3, #128	@ 0x80
 8005678:	015b      	lsls	r3, r3, #5
 800567a:	429a      	cmp	r2, r3
 800567c:	d10d      	bne.n	800569a <UART_Start_Receive_IT+0x56>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d104      	bne.n	8005690 <UART_Start_Receive_IT+0x4c>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	225c      	movs	r2, #92	@ 0x5c
 800568a:	4950      	ldr	r1, [pc, #320]	@ (80057cc <UART_Start_Receive_IT+0x188>)
 800568c:	5299      	strh	r1, [r3, r2]
 800568e:	e02e      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	225c      	movs	r2, #92	@ 0x5c
 8005694:	21ff      	movs	r1, #255	@ 0xff
 8005696:	5299      	strh	r1, [r3, r2]
 8005698:	e029      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10d      	bne.n	80056be <UART_Start_Receive_IT+0x7a>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d104      	bne.n	80056b4 <UART_Start_Receive_IT+0x70>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	225c      	movs	r2, #92	@ 0x5c
 80056ae:	21ff      	movs	r1, #255	@ 0xff
 80056b0:	5299      	strh	r1, [r3, r2]
 80056b2:	e01c      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	225c      	movs	r2, #92	@ 0x5c
 80056b8:	217f      	movs	r1, #127	@ 0x7f
 80056ba:	5299      	strh	r1, [r3, r2]
 80056bc:	e017      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689a      	ldr	r2, [r3, #8]
 80056c2:	2380      	movs	r3, #128	@ 0x80
 80056c4:	055b      	lsls	r3, r3, #21
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d10d      	bne.n	80056e6 <UART_Start_Receive_IT+0xa2>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d104      	bne.n	80056dc <UART_Start_Receive_IT+0x98>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	225c      	movs	r2, #92	@ 0x5c
 80056d6:	217f      	movs	r1, #127	@ 0x7f
 80056d8:	5299      	strh	r1, [r3, r2]
 80056da:	e008      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	225c      	movs	r2, #92	@ 0x5c
 80056e0:	213f      	movs	r1, #63	@ 0x3f
 80056e2:	5299      	strh	r1, [r3, r2]
 80056e4:	e003      	b.n	80056ee <UART_Start_Receive_IT+0xaa>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	225c      	movs	r2, #92	@ 0x5c
 80056ea:	2100      	movs	r1, #0
 80056ec:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2284      	movs	r2, #132	@ 0x84
 80056f2:	2100      	movs	r1, #0
 80056f4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2280      	movs	r2, #128	@ 0x80
 80056fa:	2122      	movs	r1, #34	@ 0x22
 80056fc:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005702:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005708:	2301      	movs	r3, #1
 800570a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800570c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570e:	f383 8810 	msr	PRIMASK, r3
}
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	689a      	ldr	r2, [r3, #8]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2101      	movs	r1, #1
 8005720:	430a      	orrs	r2, r1
 8005722:	609a      	str	r2, [r3, #8]
 8005724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005726:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	f383 8810 	msr	PRIMASK, r3
}
 800572e:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	015b      	lsls	r3, r3, #5
 8005738:	429a      	cmp	r2, r3
 800573a:	d107      	bne.n	800574c <UART_Start_Receive_IT+0x108>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d103      	bne.n	800574c <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	4a22      	ldr	r2, [pc, #136]	@ (80057d0 <UART_Start_Receive_IT+0x18c>)
 8005748:	669a      	str	r2, [r3, #104]	@ 0x68
 800574a:	e002      	b.n	8005752 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4a21      	ldr	r2, [pc, #132]	@ (80057d4 <UART_Start_Receive_IT+0x190>)
 8005750:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d019      	beq.n	800578e <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800575a:	f3ef 8310 	mrs	r3, PRIMASK
 800575e:	61fb      	str	r3, [r7, #28]
  return(result);
 8005760:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005762:	637b      	str	r3, [r7, #52]	@ 0x34
 8005764:	2301      	movs	r3, #1
 8005766:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	f383 8810 	msr	PRIMASK, r3
}
 800576e:	46c0      	nop			@ (mov r8, r8)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2190      	movs	r1, #144	@ 0x90
 800577c:	0049      	lsls	r1, r1, #1
 800577e:	430a      	orrs	r2, r1
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	f383 8810 	msr	PRIMASK, r3
}
 800578c:	e018      	b.n	80057c0 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578e:	f3ef 8310 	mrs	r3, PRIMASK
 8005792:	613b      	str	r3, [r7, #16]
  return(result);
 8005794:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005796:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005798:	2301      	movs	r3, #1
 800579a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f383 8810 	msr	PRIMASK, r3
}
 80057a2:	46c0      	nop			@ (mov r8, r8)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2120      	movs	r1, #32
 80057b0:	430a      	orrs	r2, r1
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	f383 8810 	msr	PRIMASK, r3
}
 80057be:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	0018      	movs	r0, r3
 80057c4:	46bd      	mov	sp, r7
 80057c6:	b010      	add	sp, #64	@ 0x40
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	46c0      	nop			@ (mov r8, r8)
 80057cc:	000001ff 	.word	0x000001ff
 80057d0:	08005ae1 	.word	0x08005ae1
 80057d4:	0800591d 	.word	0x0800591d

080057d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08e      	sub	sp, #56	@ 0x38
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057e0:	f3ef 8310 	mrs	r3, PRIMASK
 80057e4:	617b      	str	r3, [r7, #20]
  return(result);
 80057e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ea:	2301      	movs	r3, #1
 80057ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f383 8810 	msr	PRIMASK, r3
}
 80057f4:	46c0      	nop			@ (mov r8, r8)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4926      	ldr	r1, [pc, #152]	@ (800589c <UART_EndRxTransfer+0xc4>)
 8005802:	400a      	ands	r2, r1
 8005804:	601a      	str	r2, [r3, #0]
 8005806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005808:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f383 8810 	msr	PRIMASK, r3
}
 8005810:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005812:	f3ef 8310 	mrs	r3, PRIMASK
 8005816:	623b      	str	r3, [r7, #32]
  return(result);
 8005818:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581a:	633b      	str	r3, [r7, #48]	@ 0x30
 800581c:	2301      	movs	r3, #1
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	f383 8810 	msr	PRIMASK, r3
}
 8005826:	46c0      	nop			@ (mov r8, r8)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2101      	movs	r1, #1
 8005834:	438a      	bics	r2, r1
 8005836:	609a      	str	r2, [r3, #8]
 8005838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800583c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800583e:	f383 8810 	msr	PRIMASK, r3
}
 8005842:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005848:	2b01      	cmp	r3, #1
 800584a:	d118      	bne.n	800587e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800584c:	f3ef 8310 	mrs	r3, PRIMASK
 8005850:	60bb      	str	r3, [r7, #8]
  return(result);
 8005852:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005856:	2301      	movs	r3, #1
 8005858:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f383 8810 	msr	PRIMASK, r3
}
 8005860:	46c0      	nop			@ (mov r8, r8)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2110      	movs	r1, #16
 800586e:	438a      	bics	r2, r1
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005874:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	f383 8810 	msr	PRIMASK, r3
}
 800587c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2280      	movs	r2, #128	@ 0x80
 8005882:	2120      	movs	r1, #32
 8005884:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005892:	46c0      	nop			@ (mov r8, r8)
 8005894:	46bd      	mov	sp, r7
 8005896:	b00e      	add	sp, #56	@ 0x38
 8005898:	bd80      	pop	{r7, pc}
 800589a:	46c0      	nop			@ (mov r8, r8)
 800589c:	fffffedf 	.word	0xfffffedf

080058a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	225a      	movs	r2, #90	@ 0x5a
 80058b2:	2100      	movs	r1, #0
 80058b4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	0018      	movs	r0, r3
 80058ba:	f7ff fa5f 	bl	8004d7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058be:	46c0      	nop			@ (mov r8, r8)
 80058c0:	46bd      	mov	sp, r7
 80058c2:	b004      	add	sp, #16
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b086      	sub	sp, #24
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058ce:	f3ef 8310 	mrs	r3, PRIMASK
 80058d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80058d4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80058d6:	617b      	str	r3, [r7, #20]
 80058d8:	2301      	movs	r3, #1
 80058da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f383 8810 	msr	PRIMASK, r3
}
 80058e2:	46c0      	nop			@ (mov r8, r8)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2140      	movs	r1, #64	@ 0x40
 80058f0:	438a      	bics	r2, r1
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f383 8810 	msr	PRIMASK, r3
}
 80058fe:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2220      	movs	r2, #32
 8005904:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	0018      	movs	r0, r3
 8005910:	f7ff fa2c 	bl	8004d6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005914:	46c0      	nop			@ (mov r8, r8)
 8005916:	46bd      	mov	sp, r7
 8005918:	b006      	add	sp, #24
 800591a:	bd80      	pop	{r7, pc}

0800591c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b094      	sub	sp, #80	@ 0x50
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005924:	204e      	movs	r0, #78	@ 0x4e
 8005926:	183b      	adds	r3, r7, r0
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	215c      	movs	r1, #92	@ 0x5c
 800592c:	5a52      	ldrh	r2, [r2, r1]
 800592e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2280      	movs	r2, #128	@ 0x80
 8005934:	589b      	ldr	r3, [r3, r2]
 8005936:	2b22      	cmp	r3, #34	@ 0x22
 8005938:	d000      	beq.n	800593c <UART_RxISR_8BIT+0x20>
 800593a:	e0bf      	b.n	8005abc <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005942:	214c      	movs	r1, #76	@ 0x4c
 8005944:	187b      	adds	r3, r7, r1
 8005946:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005948:	187b      	adds	r3, r7, r1
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	b2da      	uxtb	r2, r3
 800594e:	183b      	adds	r3, r7, r0
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	b2d9      	uxtb	r1, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005958:	400a      	ands	r2, r1
 800595a:	b2d2      	uxtb	r2, r2
 800595c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005962:	1c5a      	adds	r2, r3, #1
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	225a      	movs	r2, #90	@ 0x5a
 800596c:	5a9b      	ldrh	r3, [r3, r2]
 800596e:	b29b      	uxth	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	b299      	uxth	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	225a      	movs	r2, #90	@ 0x5a
 8005978:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	225a      	movs	r2, #90	@ 0x5a
 800597e:	5a9b      	ldrh	r3, [r3, r2]
 8005980:	b29b      	uxth	r3, r3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d000      	beq.n	8005988 <UART_RxISR_8BIT+0x6c>
 8005986:	e0a1      	b.n	8005acc <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005988:	f3ef 8310 	mrs	r3, PRIMASK
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005990:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005992:	2301      	movs	r3, #1
 8005994:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005998:	f383 8810 	msr	PRIMASK, r3
}
 800599c:	46c0      	nop			@ (mov r8, r8)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	494a      	ldr	r1, [pc, #296]	@ (8005ad4 <UART_RxISR_8BIT+0x1b8>)
 80059aa:	400a      	ands	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b4:	f383 8810 	msr	PRIMASK, r3
}
 80059b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059ba:	f3ef 8310 	mrs	r3, PRIMASK
 80059be:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80059c4:	2301      	movs	r3, #1
 80059c6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ca:	f383 8810 	msr	PRIMASK, r3
}
 80059ce:	46c0      	nop			@ (mov r8, r8)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2101      	movs	r1, #1
 80059dc:	438a      	bics	r2, r1
 80059de:	609a      	str	r2, [r3, #8]
 80059e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e6:	f383 8810 	msr	PRIMASK, r3
}
 80059ea:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2280      	movs	r2, #128	@ 0x80
 80059f0:	2120      	movs	r1, #32
 80059f2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a34      	ldr	r2, [pc, #208]	@ (8005ad8 <UART_RxISR_8BIT+0x1bc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d01f      	beq.n	8005a4a <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	2380      	movs	r3, #128	@ 0x80
 8005a12:	041b      	lsls	r3, r3, #16
 8005a14:	4013      	ands	r3, r2
 8005a16:	d018      	beq.n	8005a4a <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a18:	f3ef 8310 	mrs	r3, PRIMASK
 8005a1c:	61bb      	str	r3, [r7, #24]
  return(result);
 8005a1e:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a20:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a22:	2301      	movs	r3, #1
 8005a24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f383 8810 	msr	PRIMASK, r3
}
 8005a2c:	46c0      	nop			@ (mov r8, r8)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4928      	ldr	r1, [pc, #160]	@ (8005adc <UART_RxISR_8BIT+0x1c0>)
 8005a3a:	400a      	ands	r2, r1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a40:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	f383 8810 	msr	PRIMASK, r3
}
 8005a48:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d12f      	bne.n	8005ab2 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a58:	f3ef 8310 	mrs	r3, PRIMASK
 8005a5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a5e:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a62:	2301      	movs	r3, #1
 8005a64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f383 8810 	msr	PRIMASK, r3
}
 8005a6c:	46c0      	nop			@ (mov r8, r8)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2110      	movs	r1, #16
 8005a7a:	438a      	bics	r2, r1
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	f383 8810 	msr	PRIMASK, r3
}
 8005a88:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	2210      	movs	r2, #16
 8005a92:	4013      	ands	r3, r2
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d103      	bne.n	8005aa0 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2210      	movs	r2, #16
 8005a9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2258      	movs	r2, #88	@ 0x58
 8005aa4:	5a9a      	ldrh	r2, [r3, r2]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	0011      	movs	r1, r2
 8005aaa:	0018      	movs	r0, r3
 8005aac:	f7ff f96e 	bl	8004d8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ab0:	e00c      	b.n	8005acc <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	f7fc f85b 	bl	8001b70 <HAL_UART_RxCpltCallback>
}
 8005aba:	e007      	b.n	8005acc <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699a      	ldr	r2, [r3, #24]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2108      	movs	r1, #8
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	619a      	str	r2, [r3, #24]
}
 8005acc:	46c0      	nop			@ (mov r8, r8)
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	b014      	add	sp, #80	@ 0x50
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	fffffedf 	.word	0xfffffedf
 8005ad8:	40004800 	.word	0x40004800
 8005adc:	fbffffff 	.word	0xfbffffff

08005ae0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b094      	sub	sp, #80	@ 0x50
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005ae8:	204e      	movs	r0, #78	@ 0x4e
 8005aea:	183b      	adds	r3, r7, r0
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	215c      	movs	r1, #92	@ 0x5c
 8005af0:	5a52      	ldrh	r2, [r2, r1]
 8005af2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2280      	movs	r2, #128	@ 0x80
 8005af8:	589b      	ldr	r3, [r3, r2]
 8005afa:	2b22      	cmp	r3, #34	@ 0x22
 8005afc:	d000      	beq.n	8005b00 <UART_RxISR_16BIT+0x20>
 8005afe:	e0bf      	b.n	8005c80 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b06:	214c      	movs	r1, #76	@ 0x4c
 8005b08:	187b      	adds	r3, r7, r1
 8005b0a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b10:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8005b12:	187b      	adds	r3, r7, r1
 8005b14:	183a      	adds	r2, r7, r0
 8005b16:	881b      	ldrh	r3, [r3, #0]
 8005b18:	8812      	ldrh	r2, [r2, #0]
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b20:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	1c9a      	adds	r2, r3, #2
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	225a      	movs	r2, #90	@ 0x5a
 8005b30:	5a9b      	ldrh	r3, [r3, r2]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b299      	uxth	r1, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	225a      	movs	r2, #90	@ 0x5a
 8005b3c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	225a      	movs	r2, #90	@ 0x5a
 8005b42:	5a9b      	ldrh	r3, [r3, r2]
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d000      	beq.n	8005b4c <UART_RxISR_16BIT+0x6c>
 8005b4a:	e0a1      	b.n	8005c90 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b50:	623b      	str	r3, [r7, #32]
  return(result);
 8005b52:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b56:	2301      	movs	r3, #1
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	f383 8810 	msr	PRIMASK, r3
}
 8005b60:	46c0      	nop			@ (mov r8, r8)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	494a      	ldr	r1, [pc, #296]	@ (8005c98 <UART_RxISR_16BIT+0x1b8>)
 8005b6e:	400a      	ands	r2, r1
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b78:	f383 8810 	msr	PRIMASK, r3
}
 8005b7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b86:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b88:	2301      	movs	r3, #1
 8005b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8e:	f383 8810 	msr	PRIMASK, r3
}
 8005b92:	46c0      	nop			@ (mov r8, r8)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	689a      	ldr	r2, [r3, #8]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	438a      	bics	r2, r1
 8005ba2:	609a      	str	r2, [r3, #8]
 8005ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005baa:	f383 8810 	msr	PRIMASK, r3
}
 8005bae:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2280      	movs	r2, #128	@ 0x80
 8005bb4:	2120      	movs	r1, #32
 8005bb6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a34      	ldr	r2, [pc, #208]	@ (8005c9c <UART_RxISR_16BIT+0x1bc>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d01f      	beq.n	8005c0e <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	2380      	movs	r3, #128	@ 0x80
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	4013      	ands	r3, r2
 8005bda:	d018      	beq.n	8005c0e <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8005be0:	617b      	str	r3, [r7, #20]
  return(result);
 8005be2:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005be6:	2301      	movs	r3, #1
 8005be8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	f383 8810 	msr	PRIMASK, r3
}
 8005bf0:	46c0      	nop			@ (mov r8, r8)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4928      	ldr	r1, [pc, #160]	@ (8005ca0 <UART_RxISR_16BIT+0x1c0>)
 8005bfe:	400a      	ands	r2, r1
 8005c00:	601a      	str	r2, [r3, #0]
 8005c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	f383 8810 	msr	PRIMASK, r3
}
 8005c0c:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d12f      	bne.n	8005c76 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c1c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c20:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c22:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c26:	2301      	movs	r3, #1
 8005c28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f383 8810 	msr	PRIMASK, r3
}
 8005c30:	46c0      	nop			@ (mov r8, r8)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2110      	movs	r1, #16
 8005c3e:	438a      	bics	r2, r1
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f383 8810 	msr	PRIMASK, r3
}
 8005c4c:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	2210      	movs	r2, #16
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d103      	bne.n	8005c64 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2210      	movs	r2, #16
 8005c62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2258      	movs	r2, #88	@ 0x58
 8005c68:	5a9a      	ldrh	r2, [r3, r2]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	0011      	movs	r1, r2
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f7ff f88c 	bl	8004d8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c74:	e00c      	b.n	8005c90 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f7fb ff79 	bl	8001b70 <HAL_UART_RxCpltCallback>
}
 8005c7e:	e007      	b.n	8005c90 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699a      	ldr	r2, [r3, #24]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2108      	movs	r1, #8
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	619a      	str	r2, [r3, #24]
}
 8005c90:	46c0      	nop			@ (mov r8, r8)
 8005c92:	46bd      	mov	sp, r7
 8005c94:	b014      	add	sp, #80	@ 0x50
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	fffffedf 	.word	0xfffffedf
 8005c9c:	40004800 	.word	0x40004800
 8005ca0:	fbffffff 	.word	0xfbffffff

08005ca4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005cac:	46c0      	nop			@ (mov r8, r8)
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	b002      	add	sp, #8
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <sniprintf>:
 8005cb4:	b40c      	push	{r2, r3}
 8005cb6:	b530      	push	{r4, r5, lr}
 8005cb8:	4b18      	ldr	r3, [pc, #96]	@ (8005d1c <sniprintf+0x68>)
 8005cba:	000c      	movs	r4, r1
 8005cbc:	681d      	ldr	r5, [r3, #0]
 8005cbe:	b09d      	sub	sp, #116	@ 0x74
 8005cc0:	2900      	cmp	r1, #0
 8005cc2:	da08      	bge.n	8005cd6 <sniprintf+0x22>
 8005cc4:	238b      	movs	r3, #139	@ 0x8b
 8005cc6:	2001      	movs	r0, #1
 8005cc8:	602b      	str	r3, [r5, #0]
 8005cca:	4240      	negs	r0, r0
 8005ccc:	b01d      	add	sp, #116	@ 0x74
 8005cce:	bc30      	pop	{r4, r5}
 8005cd0:	bc08      	pop	{r3}
 8005cd2:	b002      	add	sp, #8
 8005cd4:	4718      	bx	r3
 8005cd6:	2382      	movs	r3, #130	@ 0x82
 8005cd8:	466a      	mov	r2, sp
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	8293      	strh	r3, [r2, #20]
 8005cde:	2300      	movs	r3, #0
 8005ce0:	9002      	str	r0, [sp, #8]
 8005ce2:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005ce4:	9006      	str	r0, [sp, #24]
 8005ce6:	4299      	cmp	r1, r3
 8005ce8:	d000      	beq.n	8005cec <sniprintf+0x38>
 8005cea:	1e4b      	subs	r3, r1, #1
 8005cec:	9304      	str	r3, [sp, #16]
 8005cee:	9307      	str	r3, [sp, #28]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	466a      	mov	r2, sp
 8005cf4:	425b      	negs	r3, r3
 8005cf6:	82d3      	strh	r3, [r2, #22]
 8005cf8:	0028      	movs	r0, r5
 8005cfa:	ab21      	add	r3, sp, #132	@ 0x84
 8005cfc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005cfe:	a902      	add	r1, sp, #8
 8005d00:	9301      	str	r3, [sp, #4]
 8005d02:	f000 f9eb 	bl	80060dc <_svfiprintf_r>
 8005d06:	1c43      	adds	r3, r0, #1
 8005d08:	da01      	bge.n	8005d0e <sniprintf+0x5a>
 8005d0a:	238b      	movs	r3, #139	@ 0x8b
 8005d0c:	602b      	str	r3, [r5, #0]
 8005d0e:	2c00      	cmp	r4, #0
 8005d10:	d0dc      	beq.n	8005ccc <sniprintf+0x18>
 8005d12:	2200      	movs	r2, #0
 8005d14:	9b02      	ldr	r3, [sp, #8]
 8005d16:	701a      	strb	r2, [r3, #0]
 8005d18:	e7d8      	b.n	8005ccc <sniprintf+0x18>
 8005d1a:	46c0      	nop			@ (mov r8, r8)
 8005d1c:	2000001c 	.word	0x2000001c

08005d20 <siprintf>:
 8005d20:	b40e      	push	{r1, r2, r3}
 8005d22:	b510      	push	{r4, lr}
 8005d24:	2400      	movs	r4, #0
 8005d26:	490c      	ldr	r1, [pc, #48]	@ (8005d58 <siprintf+0x38>)
 8005d28:	b09d      	sub	sp, #116	@ 0x74
 8005d2a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d2c:	9002      	str	r0, [sp, #8]
 8005d2e:	9006      	str	r0, [sp, #24]
 8005d30:	9107      	str	r1, [sp, #28]
 8005d32:	9104      	str	r1, [sp, #16]
 8005d34:	4809      	ldr	r0, [pc, #36]	@ (8005d5c <siprintf+0x3c>)
 8005d36:	490a      	ldr	r1, [pc, #40]	@ (8005d60 <siprintf+0x40>)
 8005d38:	cb04      	ldmia	r3!, {r2}
 8005d3a:	9105      	str	r1, [sp, #20]
 8005d3c:	6800      	ldr	r0, [r0, #0]
 8005d3e:	a902      	add	r1, sp, #8
 8005d40:	9301      	str	r3, [sp, #4]
 8005d42:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d44:	f000 f9ca 	bl	80060dc <_svfiprintf_r>
 8005d48:	9b02      	ldr	r3, [sp, #8]
 8005d4a:	701c      	strb	r4, [r3, #0]
 8005d4c:	b01d      	add	sp, #116	@ 0x74
 8005d4e:	bc10      	pop	{r4}
 8005d50:	bc08      	pop	{r3}
 8005d52:	b003      	add	sp, #12
 8005d54:	4718      	bx	r3
 8005d56:	46c0      	nop			@ (mov r8, r8)
 8005d58:	7fffffff 	.word	0x7fffffff
 8005d5c:	2000001c 	.word	0x2000001c
 8005d60:	ffff0208 	.word	0xffff0208

08005d64 <siscanf>:
 8005d64:	b40e      	push	{r1, r2, r3}
 8005d66:	b570      	push	{r4, r5, r6, lr}
 8005d68:	2381      	movs	r3, #129	@ 0x81
 8005d6a:	b09d      	sub	sp, #116	@ 0x74
 8005d6c:	466a      	mov	r2, sp
 8005d6e:	2500      	movs	r5, #0
 8005d70:	ac21      	add	r4, sp, #132	@ 0x84
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	cc40      	ldmia	r4!, {r6}
 8005d76:	8293      	strh	r3, [r2, #20]
 8005d78:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005d7a:	9002      	str	r0, [sp, #8]
 8005d7c:	9006      	str	r0, [sp, #24]
 8005d7e:	f7fa f9cd 	bl	800011c <strlen>
 8005d82:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <siscanf+0x4c>)
 8005d84:	466a      	mov	r2, sp
 8005d86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d88:	2301      	movs	r3, #1
 8005d8a:	9003      	str	r0, [sp, #12]
 8005d8c:	9007      	str	r0, [sp, #28]
 8005d8e:	4809      	ldr	r0, [pc, #36]	@ (8005db4 <siscanf+0x50>)
 8005d90:	425b      	negs	r3, r3
 8005d92:	82d3      	strh	r3, [r2, #22]
 8005d94:	a902      	add	r1, sp, #8
 8005d96:	0023      	movs	r3, r4
 8005d98:	0032      	movs	r2, r6
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005d9e:	9514      	str	r5, [sp, #80]	@ 0x50
 8005da0:	9401      	str	r4, [sp, #4]
 8005da2:	f000 faf5 	bl	8006390 <__ssvfiscanf_r>
 8005da6:	b01d      	add	sp, #116	@ 0x74
 8005da8:	bc70      	pop	{r4, r5, r6}
 8005daa:	bc08      	pop	{r3}
 8005dac:	b003      	add	sp, #12
 8005dae:	4718      	bx	r3
 8005db0:	08005db9 	.word	0x08005db9
 8005db4:	2000001c 	.word	0x2000001c

08005db8 <__seofread>:
 8005db8:	2000      	movs	r0, #0
 8005dba:	4770      	bx	lr

08005dbc <memset>:
 8005dbc:	0003      	movs	r3, r0
 8005dbe:	1882      	adds	r2, r0, r2
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d100      	bne.n	8005dc6 <memset+0xa>
 8005dc4:	4770      	bx	lr
 8005dc6:	7019      	strb	r1, [r3, #0]
 8005dc8:	3301      	adds	r3, #1
 8005dca:	e7f9      	b.n	8005dc0 <memset+0x4>

08005dcc <__errno>:
 8005dcc:	4b01      	ldr	r3, [pc, #4]	@ (8005dd4 <__errno+0x8>)
 8005dce:	6818      	ldr	r0, [r3, #0]
 8005dd0:	4770      	bx	lr
 8005dd2:	46c0      	nop			@ (mov r8, r8)
 8005dd4:	2000001c 	.word	0x2000001c

08005dd8 <__libc_init_array>:
 8005dd8:	b570      	push	{r4, r5, r6, lr}
 8005dda:	2600      	movs	r6, #0
 8005ddc:	4c0c      	ldr	r4, [pc, #48]	@ (8005e10 <__libc_init_array+0x38>)
 8005dde:	4d0d      	ldr	r5, [pc, #52]	@ (8005e14 <__libc_init_array+0x3c>)
 8005de0:	1b64      	subs	r4, r4, r5
 8005de2:	10a4      	asrs	r4, r4, #2
 8005de4:	42a6      	cmp	r6, r4
 8005de6:	d109      	bne.n	8005dfc <__libc_init_array+0x24>
 8005de8:	2600      	movs	r6, #0
 8005dea:	f001 f90d 	bl	8007008 <_init>
 8005dee:	4c0a      	ldr	r4, [pc, #40]	@ (8005e18 <__libc_init_array+0x40>)
 8005df0:	4d0a      	ldr	r5, [pc, #40]	@ (8005e1c <__libc_init_array+0x44>)
 8005df2:	1b64      	subs	r4, r4, r5
 8005df4:	10a4      	asrs	r4, r4, #2
 8005df6:	42a6      	cmp	r6, r4
 8005df8:	d105      	bne.n	8005e06 <__libc_init_array+0x2e>
 8005dfa:	bd70      	pop	{r4, r5, r6, pc}
 8005dfc:	00b3      	lsls	r3, r6, #2
 8005dfe:	58eb      	ldr	r3, [r5, r3]
 8005e00:	4798      	blx	r3
 8005e02:	3601      	adds	r6, #1
 8005e04:	e7ee      	b.n	8005de4 <__libc_init_array+0xc>
 8005e06:	00b3      	lsls	r3, r6, #2
 8005e08:	58eb      	ldr	r3, [r5, r3]
 8005e0a:	4798      	blx	r3
 8005e0c:	3601      	adds	r6, #1
 8005e0e:	e7f2      	b.n	8005df6 <__libc_init_array+0x1e>
 8005e10:	080072c0 	.word	0x080072c0
 8005e14:	080072c0 	.word	0x080072c0
 8005e18:	080072c4 	.word	0x080072c4
 8005e1c:	080072c0 	.word	0x080072c0

08005e20 <__retarget_lock_acquire_recursive>:
 8005e20:	4770      	bx	lr

08005e22 <__retarget_lock_release_recursive>:
 8005e22:	4770      	bx	lr

08005e24 <_free_r>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	0005      	movs	r5, r0
 8005e28:	1e0c      	subs	r4, r1, #0
 8005e2a:	d010      	beq.n	8005e4e <_free_r+0x2a>
 8005e2c:	3c04      	subs	r4, #4
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	da00      	bge.n	8005e36 <_free_r+0x12>
 8005e34:	18e4      	adds	r4, r4, r3
 8005e36:	0028      	movs	r0, r5
 8005e38:	f000 f8e0 	bl	8005ffc <__malloc_lock>
 8005e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb4 <_free_r+0x90>)
 8005e3e:	6813      	ldr	r3, [r2, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d105      	bne.n	8005e50 <_free_r+0x2c>
 8005e44:	6063      	str	r3, [r4, #4]
 8005e46:	6014      	str	r4, [r2, #0]
 8005e48:	0028      	movs	r0, r5
 8005e4a:	f000 f8df 	bl	800600c <__malloc_unlock>
 8005e4e:	bd70      	pop	{r4, r5, r6, pc}
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	d908      	bls.n	8005e66 <_free_r+0x42>
 8005e54:	6820      	ldr	r0, [r4, #0]
 8005e56:	1821      	adds	r1, r4, r0
 8005e58:	428b      	cmp	r3, r1
 8005e5a:	d1f3      	bne.n	8005e44 <_free_r+0x20>
 8005e5c:	6819      	ldr	r1, [r3, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	1809      	adds	r1, r1, r0
 8005e62:	6021      	str	r1, [r4, #0]
 8005e64:	e7ee      	b.n	8005e44 <_free_r+0x20>
 8005e66:	001a      	movs	r2, r3
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <_free_r+0x4e>
 8005e6e:	42a3      	cmp	r3, r4
 8005e70:	d9f9      	bls.n	8005e66 <_free_r+0x42>
 8005e72:	6811      	ldr	r1, [r2, #0]
 8005e74:	1850      	adds	r0, r2, r1
 8005e76:	42a0      	cmp	r0, r4
 8005e78:	d10b      	bne.n	8005e92 <_free_r+0x6e>
 8005e7a:	6820      	ldr	r0, [r4, #0]
 8005e7c:	1809      	adds	r1, r1, r0
 8005e7e:	1850      	adds	r0, r2, r1
 8005e80:	6011      	str	r1, [r2, #0]
 8005e82:	4283      	cmp	r3, r0
 8005e84:	d1e0      	bne.n	8005e48 <_free_r+0x24>
 8005e86:	6818      	ldr	r0, [r3, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	1841      	adds	r1, r0, r1
 8005e8c:	6011      	str	r1, [r2, #0]
 8005e8e:	6053      	str	r3, [r2, #4]
 8005e90:	e7da      	b.n	8005e48 <_free_r+0x24>
 8005e92:	42a0      	cmp	r0, r4
 8005e94:	d902      	bls.n	8005e9c <_free_r+0x78>
 8005e96:	230c      	movs	r3, #12
 8005e98:	602b      	str	r3, [r5, #0]
 8005e9a:	e7d5      	b.n	8005e48 <_free_r+0x24>
 8005e9c:	6820      	ldr	r0, [r4, #0]
 8005e9e:	1821      	adds	r1, r4, r0
 8005ea0:	428b      	cmp	r3, r1
 8005ea2:	d103      	bne.n	8005eac <_free_r+0x88>
 8005ea4:	6819      	ldr	r1, [r3, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	1809      	adds	r1, r1, r0
 8005eaa:	6021      	str	r1, [r4, #0]
 8005eac:	6063      	str	r3, [r4, #4]
 8005eae:	6054      	str	r4, [r2, #4]
 8005eb0:	e7ca      	b.n	8005e48 <_free_r+0x24>
 8005eb2:	46c0      	nop			@ (mov r8, r8)
 8005eb4:	2000039c 	.word	0x2000039c

08005eb8 <sbrk_aligned>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef8 <sbrk_aligned+0x40>)
 8005ebc:	000d      	movs	r5, r1
 8005ebe:	6831      	ldr	r1, [r6, #0]
 8005ec0:	0004      	movs	r4, r0
 8005ec2:	2900      	cmp	r1, #0
 8005ec4:	d102      	bne.n	8005ecc <sbrk_aligned+0x14>
 8005ec6:	f000 ff2d 	bl	8006d24 <_sbrk_r>
 8005eca:	6030      	str	r0, [r6, #0]
 8005ecc:	0029      	movs	r1, r5
 8005ece:	0020      	movs	r0, r4
 8005ed0:	f000 ff28 	bl	8006d24 <_sbrk_r>
 8005ed4:	1c43      	adds	r3, r0, #1
 8005ed6:	d103      	bne.n	8005ee0 <sbrk_aligned+0x28>
 8005ed8:	2501      	movs	r5, #1
 8005eda:	426d      	negs	r5, r5
 8005edc:	0028      	movs	r0, r5
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	1cc5      	adds	r5, r0, #3
 8005ee4:	439d      	bics	r5, r3
 8005ee6:	42a8      	cmp	r0, r5
 8005ee8:	d0f8      	beq.n	8005edc <sbrk_aligned+0x24>
 8005eea:	1a29      	subs	r1, r5, r0
 8005eec:	0020      	movs	r0, r4
 8005eee:	f000 ff19 	bl	8006d24 <_sbrk_r>
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	d1f2      	bne.n	8005edc <sbrk_aligned+0x24>
 8005ef6:	e7ef      	b.n	8005ed8 <sbrk_aligned+0x20>
 8005ef8:	20000398 	.word	0x20000398

08005efc <_malloc_r>:
 8005efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005efe:	2203      	movs	r2, #3
 8005f00:	1ccb      	adds	r3, r1, #3
 8005f02:	4393      	bics	r3, r2
 8005f04:	3308      	adds	r3, #8
 8005f06:	0005      	movs	r5, r0
 8005f08:	001f      	movs	r7, r3
 8005f0a:	2b0c      	cmp	r3, #12
 8005f0c:	d234      	bcs.n	8005f78 <_malloc_r+0x7c>
 8005f0e:	270c      	movs	r7, #12
 8005f10:	42b9      	cmp	r1, r7
 8005f12:	d833      	bhi.n	8005f7c <_malloc_r+0x80>
 8005f14:	0028      	movs	r0, r5
 8005f16:	f000 f871 	bl	8005ffc <__malloc_lock>
 8005f1a:	4e37      	ldr	r6, [pc, #220]	@ (8005ff8 <_malloc_r+0xfc>)
 8005f1c:	6833      	ldr	r3, [r6, #0]
 8005f1e:	001c      	movs	r4, r3
 8005f20:	2c00      	cmp	r4, #0
 8005f22:	d12f      	bne.n	8005f84 <_malloc_r+0x88>
 8005f24:	0039      	movs	r1, r7
 8005f26:	0028      	movs	r0, r5
 8005f28:	f7ff ffc6 	bl	8005eb8 <sbrk_aligned>
 8005f2c:	0004      	movs	r4, r0
 8005f2e:	1c43      	adds	r3, r0, #1
 8005f30:	d15f      	bne.n	8005ff2 <_malloc_r+0xf6>
 8005f32:	6834      	ldr	r4, [r6, #0]
 8005f34:	9400      	str	r4, [sp, #0]
 8005f36:	9b00      	ldr	r3, [sp, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d14a      	bne.n	8005fd2 <_malloc_r+0xd6>
 8005f3c:	2c00      	cmp	r4, #0
 8005f3e:	d052      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	0028      	movs	r0, r5
 8005f44:	18e3      	adds	r3, r4, r3
 8005f46:	9900      	ldr	r1, [sp, #0]
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	f000 feeb 	bl	8006d24 <_sbrk_r>
 8005f4e:	9b01      	ldr	r3, [sp, #4]
 8005f50:	4283      	cmp	r3, r0
 8005f52:	d148      	bne.n	8005fe6 <_malloc_r+0xea>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	0028      	movs	r0, r5
 8005f58:	1aff      	subs	r7, r7, r3
 8005f5a:	0039      	movs	r1, r7
 8005f5c:	f7ff ffac 	bl	8005eb8 <sbrk_aligned>
 8005f60:	3001      	adds	r0, #1
 8005f62:	d040      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f64:	6823      	ldr	r3, [r4, #0]
 8005f66:	19db      	adds	r3, r3, r7
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	6833      	ldr	r3, [r6, #0]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	2a00      	cmp	r2, #0
 8005f70:	d133      	bne.n	8005fda <_malloc_r+0xde>
 8005f72:	9b00      	ldr	r3, [sp, #0]
 8005f74:	6033      	str	r3, [r6, #0]
 8005f76:	e019      	b.n	8005fac <_malloc_r+0xb0>
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	dac9      	bge.n	8005f10 <_malloc_r+0x14>
 8005f7c:	230c      	movs	r3, #12
 8005f7e:	602b      	str	r3, [r5, #0]
 8005f80:	2000      	movs	r0, #0
 8005f82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f84:	6821      	ldr	r1, [r4, #0]
 8005f86:	1bc9      	subs	r1, r1, r7
 8005f88:	d420      	bmi.n	8005fcc <_malloc_r+0xd0>
 8005f8a:	290b      	cmp	r1, #11
 8005f8c:	d90a      	bls.n	8005fa4 <_malloc_r+0xa8>
 8005f8e:	19e2      	adds	r2, r4, r7
 8005f90:	6027      	str	r7, [r4, #0]
 8005f92:	42a3      	cmp	r3, r4
 8005f94:	d104      	bne.n	8005fa0 <_malloc_r+0xa4>
 8005f96:	6032      	str	r2, [r6, #0]
 8005f98:	6863      	ldr	r3, [r4, #4]
 8005f9a:	6011      	str	r1, [r2, #0]
 8005f9c:	6053      	str	r3, [r2, #4]
 8005f9e:	e005      	b.n	8005fac <_malloc_r+0xb0>
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	e7f9      	b.n	8005f98 <_malloc_r+0x9c>
 8005fa4:	6862      	ldr	r2, [r4, #4]
 8005fa6:	42a3      	cmp	r3, r4
 8005fa8:	d10e      	bne.n	8005fc8 <_malloc_r+0xcc>
 8005faa:	6032      	str	r2, [r6, #0]
 8005fac:	0028      	movs	r0, r5
 8005fae:	f000 f82d 	bl	800600c <__malloc_unlock>
 8005fb2:	0020      	movs	r0, r4
 8005fb4:	2207      	movs	r2, #7
 8005fb6:	300b      	adds	r0, #11
 8005fb8:	1d23      	adds	r3, r4, #4
 8005fba:	4390      	bics	r0, r2
 8005fbc:	1ac2      	subs	r2, r0, r3
 8005fbe:	4298      	cmp	r0, r3
 8005fc0:	d0df      	beq.n	8005f82 <_malloc_r+0x86>
 8005fc2:	1a1b      	subs	r3, r3, r0
 8005fc4:	50a3      	str	r3, [r4, r2]
 8005fc6:	e7dc      	b.n	8005f82 <_malloc_r+0x86>
 8005fc8:	605a      	str	r2, [r3, #4]
 8005fca:	e7ef      	b.n	8005fac <_malloc_r+0xb0>
 8005fcc:	0023      	movs	r3, r4
 8005fce:	6864      	ldr	r4, [r4, #4]
 8005fd0:	e7a6      	b.n	8005f20 <_malloc_r+0x24>
 8005fd2:	9c00      	ldr	r4, [sp, #0]
 8005fd4:	6863      	ldr	r3, [r4, #4]
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	e7ad      	b.n	8005f36 <_malloc_r+0x3a>
 8005fda:	001a      	movs	r2, r3
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	42a3      	cmp	r3, r4
 8005fe0:	d1fb      	bne.n	8005fda <_malloc_r+0xde>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	e7da      	b.n	8005f9c <_malloc_r+0xa0>
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	0028      	movs	r0, r5
 8005fea:	602b      	str	r3, [r5, #0]
 8005fec:	f000 f80e 	bl	800600c <__malloc_unlock>
 8005ff0:	e7c6      	b.n	8005f80 <_malloc_r+0x84>
 8005ff2:	6007      	str	r7, [r0, #0]
 8005ff4:	e7da      	b.n	8005fac <_malloc_r+0xb0>
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	2000039c 	.word	0x2000039c

08005ffc <__malloc_lock>:
 8005ffc:	b510      	push	{r4, lr}
 8005ffe:	4802      	ldr	r0, [pc, #8]	@ (8006008 <__malloc_lock+0xc>)
 8006000:	f7ff ff0e 	bl	8005e20 <__retarget_lock_acquire_recursive>
 8006004:	bd10      	pop	{r4, pc}
 8006006:	46c0      	nop			@ (mov r8, r8)
 8006008:	20000394 	.word	0x20000394

0800600c <__malloc_unlock>:
 800600c:	b510      	push	{r4, lr}
 800600e:	4802      	ldr	r0, [pc, #8]	@ (8006018 <__malloc_unlock+0xc>)
 8006010:	f7ff ff07 	bl	8005e22 <__retarget_lock_release_recursive>
 8006014:	bd10      	pop	{r4, pc}
 8006016:	46c0      	nop			@ (mov r8, r8)
 8006018:	20000394 	.word	0x20000394

0800601c <__ssputs_r>:
 800601c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800601e:	688e      	ldr	r6, [r1, #8]
 8006020:	b085      	sub	sp, #20
 8006022:	001f      	movs	r7, r3
 8006024:	000c      	movs	r4, r1
 8006026:	680b      	ldr	r3, [r1, #0]
 8006028:	9002      	str	r0, [sp, #8]
 800602a:	9203      	str	r2, [sp, #12]
 800602c:	42be      	cmp	r6, r7
 800602e:	d830      	bhi.n	8006092 <__ssputs_r+0x76>
 8006030:	210c      	movs	r1, #12
 8006032:	5e62      	ldrsh	r2, [r4, r1]
 8006034:	2190      	movs	r1, #144	@ 0x90
 8006036:	00c9      	lsls	r1, r1, #3
 8006038:	420a      	tst	r2, r1
 800603a:	d028      	beq.n	800608e <__ssputs_r+0x72>
 800603c:	2003      	movs	r0, #3
 800603e:	6921      	ldr	r1, [r4, #16]
 8006040:	1a5b      	subs	r3, r3, r1
 8006042:	9301      	str	r3, [sp, #4]
 8006044:	6963      	ldr	r3, [r4, #20]
 8006046:	4343      	muls	r3, r0
 8006048:	9801      	ldr	r0, [sp, #4]
 800604a:	0fdd      	lsrs	r5, r3, #31
 800604c:	18ed      	adds	r5, r5, r3
 800604e:	1c7b      	adds	r3, r7, #1
 8006050:	181b      	adds	r3, r3, r0
 8006052:	106d      	asrs	r5, r5, #1
 8006054:	42ab      	cmp	r3, r5
 8006056:	d900      	bls.n	800605a <__ssputs_r+0x3e>
 8006058:	001d      	movs	r5, r3
 800605a:	0552      	lsls	r2, r2, #21
 800605c:	d528      	bpl.n	80060b0 <__ssputs_r+0x94>
 800605e:	0029      	movs	r1, r5
 8006060:	9802      	ldr	r0, [sp, #8]
 8006062:	f7ff ff4b 	bl	8005efc <_malloc_r>
 8006066:	1e06      	subs	r6, r0, #0
 8006068:	d02c      	beq.n	80060c4 <__ssputs_r+0xa8>
 800606a:	9a01      	ldr	r2, [sp, #4]
 800606c:	6921      	ldr	r1, [r4, #16]
 800606e:	f000 fe76 	bl	8006d5e <memcpy>
 8006072:	89a2      	ldrh	r2, [r4, #12]
 8006074:	4b18      	ldr	r3, [pc, #96]	@ (80060d8 <__ssputs_r+0xbc>)
 8006076:	401a      	ands	r2, r3
 8006078:	2380      	movs	r3, #128	@ 0x80
 800607a:	4313      	orrs	r3, r2
 800607c:	81a3      	strh	r3, [r4, #12]
 800607e:	9b01      	ldr	r3, [sp, #4]
 8006080:	6126      	str	r6, [r4, #16]
 8006082:	18f6      	adds	r6, r6, r3
 8006084:	6026      	str	r6, [r4, #0]
 8006086:	003e      	movs	r6, r7
 8006088:	6165      	str	r5, [r4, #20]
 800608a:	1aed      	subs	r5, r5, r3
 800608c:	60a5      	str	r5, [r4, #8]
 800608e:	42be      	cmp	r6, r7
 8006090:	d900      	bls.n	8006094 <__ssputs_r+0x78>
 8006092:	003e      	movs	r6, r7
 8006094:	0032      	movs	r2, r6
 8006096:	9903      	ldr	r1, [sp, #12]
 8006098:	6820      	ldr	r0, [r4, #0]
 800609a:	f000 fe31 	bl	8006d00 <memmove>
 800609e:	2000      	movs	r0, #0
 80060a0:	68a3      	ldr	r3, [r4, #8]
 80060a2:	1b9b      	subs	r3, r3, r6
 80060a4:	60a3      	str	r3, [r4, #8]
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	199b      	adds	r3, r3, r6
 80060aa:	6023      	str	r3, [r4, #0]
 80060ac:	b005      	add	sp, #20
 80060ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060b0:	002a      	movs	r2, r5
 80060b2:	9802      	ldr	r0, [sp, #8]
 80060b4:	f000 fe5c 	bl	8006d70 <_realloc_r>
 80060b8:	1e06      	subs	r6, r0, #0
 80060ba:	d1e0      	bne.n	800607e <__ssputs_r+0x62>
 80060bc:	6921      	ldr	r1, [r4, #16]
 80060be:	9802      	ldr	r0, [sp, #8]
 80060c0:	f7ff feb0 	bl	8005e24 <_free_r>
 80060c4:	230c      	movs	r3, #12
 80060c6:	2001      	movs	r0, #1
 80060c8:	9a02      	ldr	r2, [sp, #8]
 80060ca:	4240      	negs	r0, r0
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	89a2      	ldrh	r2, [r4, #12]
 80060d0:	3334      	adds	r3, #52	@ 0x34
 80060d2:	4313      	orrs	r3, r2
 80060d4:	81a3      	strh	r3, [r4, #12]
 80060d6:	e7e9      	b.n	80060ac <__ssputs_r+0x90>
 80060d8:	fffffb7f 	.word	0xfffffb7f

080060dc <_svfiprintf_r>:
 80060dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060de:	b0a1      	sub	sp, #132	@ 0x84
 80060e0:	9003      	str	r0, [sp, #12]
 80060e2:	001d      	movs	r5, r3
 80060e4:	898b      	ldrh	r3, [r1, #12]
 80060e6:	000f      	movs	r7, r1
 80060e8:	0016      	movs	r6, r2
 80060ea:	061b      	lsls	r3, r3, #24
 80060ec:	d511      	bpl.n	8006112 <_svfiprintf_r+0x36>
 80060ee:	690b      	ldr	r3, [r1, #16]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10e      	bne.n	8006112 <_svfiprintf_r+0x36>
 80060f4:	2140      	movs	r1, #64	@ 0x40
 80060f6:	f7ff ff01 	bl	8005efc <_malloc_r>
 80060fa:	6038      	str	r0, [r7, #0]
 80060fc:	6138      	str	r0, [r7, #16]
 80060fe:	2800      	cmp	r0, #0
 8006100:	d105      	bne.n	800610e <_svfiprintf_r+0x32>
 8006102:	230c      	movs	r3, #12
 8006104:	9a03      	ldr	r2, [sp, #12]
 8006106:	6013      	str	r3, [r2, #0]
 8006108:	2001      	movs	r0, #1
 800610a:	4240      	negs	r0, r0
 800610c:	e0cf      	b.n	80062ae <_svfiprintf_r+0x1d2>
 800610e:	2340      	movs	r3, #64	@ 0x40
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	2300      	movs	r3, #0
 8006114:	ac08      	add	r4, sp, #32
 8006116:	6163      	str	r3, [r4, #20]
 8006118:	3320      	adds	r3, #32
 800611a:	7663      	strb	r3, [r4, #25]
 800611c:	3310      	adds	r3, #16
 800611e:	76a3      	strb	r3, [r4, #26]
 8006120:	9507      	str	r5, [sp, #28]
 8006122:	0035      	movs	r5, r6
 8006124:	782b      	ldrb	r3, [r5, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <_svfiprintf_r+0x52>
 800612a:	2b25      	cmp	r3, #37	@ 0x25
 800612c:	d148      	bne.n	80061c0 <_svfiprintf_r+0xe4>
 800612e:	1bab      	subs	r3, r5, r6
 8006130:	9305      	str	r3, [sp, #20]
 8006132:	42b5      	cmp	r5, r6
 8006134:	d00b      	beq.n	800614e <_svfiprintf_r+0x72>
 8006136:	0032      	movs	r2, r6
 8006138:	0039      	movs	r1, r7
 800613a:	9803      	ldr	r0, [sp, #12]
 800613c:	f7ff ff6e 	bl	800601c <__ssputs_r>
 8006140:	3001      	adds	r0, #1
 8006142:	d100      	bne.n	8006146 <_svfiprintf_r+0x6a>
 8006144:	e0ae      	b.n	80062a4 <_svfiprintf_r+0x1c8>
 8006146:	6963      	ldr	r3, [r4, #20]
 8006148:	9a05      	ldr	r2, [sp, #20]
 800614a:	189b      	adds	r3, r3, r2
 800614c:	6163      	str	r3, [r4, #20]
 800614e:	782b      	ldrb	r3, [r5, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d100      	bne.n	8006156 <_svfiprintf_r+0x7a>
 8006154:	e0a6      	b.n	80062a4 <_svfiprintf_r+0x1c8>
 8006156:	2201      	movs	r2, #1
 8006158:	2300      	movs	r3, #0
 800615a:	4252      	negs	r2, r2
 800615c:	6062      	str	r2, [r4, #4]
 800615e:	a904      	add	r1, sp, #16
 8006160:	3254      	adds	r2, #84	@ 0x54
 8006162:	1852      	adds	r2, r2, r1
 8006164:	1c6e      	adds	r6, r5, #1
 8006166:	6023      	str	r3, [r4, #0]
 8006168:	60e3      	str	r3, [r4, #12]
 800616a:	60a3      	str	r3, [r4, #8]
 800616c:	7013      	strb	r3, [r2, #0]
 800616e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006170:	4b54      	ldr	r3, [pc, #336]	@ (80062c4 <_svfiprintf_r+0x1e8>)
 8006172:	2205      	movs	r2, #5
 8006174:	0018      	movs	r0, r3
 8006176:	7831      	ldrb	r1, [r6, #0]
 8006178:	9305      	str	r3, [sp, #20]
 800617a:	f000 fde5 	bl	8006d48 <memchr>
 800617e:	1c75      	adds	r5, r6, #1
 8006180:	2800      	cmp	r0, #0
 8006182:	d11f      	bne.n	80061c4 <_svfiprintf_r+0xe8>
 8006184:	6822      	ldr	r2, [r4, #0]
 8006186:	06d3      	lsls	r3, r2, #27
 8006188:	d504      	bpl.n	8006194 <_svfiprintf_r+0xb8>
 800618a:	2353      	movs	r3, #83	@ 0x53
 800618c:	a904      	add	r1, sp, #16
 800618e:	185b      	adds	r3, r3, r1
 8006190:	2120      	movs	r1, #32
 8006192:	7019      	strb	r1, [r3, #0]
 8006194:	0713      	lsls	r3, r2, #28
 8006196:	d504      	bpl.n	80061a2 <_svfiprintf_r+0xc6>
 8006198:	2353      	movs	r3, #83	@ 0x53
 800619a:	a904      	add	r1, sp, #16
 800619c:	185b      	adds	r3, r3, r1
 800619e:	212b      	movs	r1, #43	@ 0x2b
 80061a0:	7019      	strb	r1, [r3, #0]
 80061a2:	7833      	ldrb	r3, [r6, #0]
 80061a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80061a6:	d016      	beq.n	80061d6 <_svfiprintf_r+0xfa>
 80061a8:	0035      	movs	r5, r6
 80061aa:	2100      	movs	r1, #0
 80061ac:	200a      	movs	r0, #10
 80061ae:	68e3      	ldr	r3, [r4, #12]
 80061b0:	782a      	ldrb	r2, [r5, #0]
 80061b2:	1c6e      	adds	r6, r5, #1
 80061b4:	3a30      	subs	r2, #48	@ 0x30
 80061b6:	2a09      	cmp	r2, #9
 80061b8:	d950      	bls.n	800625c <_svfiprintf_r+0x180>
 80061ba:	2900      	cmp	r1, #0
 80061bc:	d111      	bne.n	80061e2 <_svfiprintf_r+0x106>
 80061be:	e017      	b.n	80061f0 <_svfiprintf_r+0x114>
 80061c0:	3501      	adds	r5, #1
 80061c2:	e7af      	b.n	8006124 <_svfiprintf_r+0x48>
 80061c4:	9b05      	ldr	r3, [sp, #20]
 80061c6:	6822      	ldr	r2, [r4, #0]
 80061c8:	1ac0      	subs	r0, r0, r3
 80061ca:	2301      	movs	r3, #1
 80061cc:	4083      	lsls	r3, r0
 80061ce:	4313      	orrs	r3, r2
 80061d0:	002e      	movs	r6, r5
 80061d2:	6023      	str	r3, [r4, #0]
 80061d4:	e7cc      	b.n	8006170 <_svfiprintf_r+0x94>
 80061d6:	9b07      	ldr	r3, [sp, #28]
 80061d8:	1d19      	adds	r1, r3, #4
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	9107      	str	r1, [sp, #28]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	db01      	blt.n	80061e6 <_svfiprintf_r+0x10a>
 80061e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061e4:	e004      	b.n	80061f0 <_svfiprintf_r+0x114>
 80061e6:	425b      	negs	r3, r3
 80061e8:	60e3      	str	r3, [r4, #12]
 80061ea:	2302      	movs	r3, #2
 80061ec:	4313      	orrs	r3, r2
 80061ee:	6023      	str	r3, [r4, #0]
 80061f0:	782b      	ldrb	r3, [r5, #0]
 80061f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80061f4:	d10c      	bne.n	8006210 <_svfiprintf_r+0x134>
 80061f6:	786b      	ldrb	r3, [r5, #1]
 80061f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80061fa:	d134      	bne.n	8006266 <_svfiprintf_r+0x18a>
 80061fc:	9b07      	ldr	r3, [sp, #28]
 80061fe:	3502      	adds	r5, #2
 8006200:	1d1a      	adds	r2, r3, #4
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	9207      	str	r2, [sp, #28]
 8006206:	2b00      	cmp	r3, #0
 8006208:	da01      	bge.n	800620e <_svfiprintf_r+0x132>
 800620a:	2301      	movs	r3, #1
 800620c:	425b      	negs	r3, r3
 800620e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006210:	4e2d      	ldr	r6, [pc, #180]	@ (80062c8 <_svfiprintf_r+0x1ec>)
 8006212:	2203      	movs	r2, #3
 8006214:	0030      	movs	r0, r6
 8006216:	7829      	ldrb	r1, [r5, #0]
 8006218:	f000 fd96 	bl	8006d48 <memchr>
 800621c:	2800      	cmp	r0, #0
 800621e:	d006      	beq.n	800622e <_svfiprintf_r+0x152>
 8006220:	2340      	movs	r3, #64	@ 0x40
 8006222:	1b80      	subs	r0, r0, r6
 8006224:	4083      	lsls	r3, r0
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	3501      	adds	r5, #1
 800622a:	4313      	orrs	r3, r2
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	7829      	ldrb	r1, [r5, #0]
 8006230:	2206      	movs	r2, #6
 8006232:	4826      	ldr	r0, [pc, #152]	@ (80062cc <_svfiprintf_r+0x1f0>)
 8006234:	1c6e      	adds	r6, r5, #1
 8006236:	7621      	strb	r1, [r4, #24]
 8006238:	f000 fd86 	bl	8006d48 <memchr>
 800623c:	2800      	cmp	r0, #0
 800623e:	d038      	beq.n	80062b2 <_svfiprintf_r+0x1d6>
 8006240:	4b23      	ldr	r3, [pc, #140]	@ (80062d0 <_svfiprintf_r+0x1f4>)
 8006242:	2b00      	cmp	r3, #0
 8006244:	d122      	bne.n	800628c <_svfiprintf_r+0x1b0>
 8006246:	2207      	movs	r2, #7
 8006248:	9b07      	ldr	r3, [sp, #28]
 800624a:	3307      	adds	r3, #7
 800624c:	4393      	bics	r3, r2
 800624e:	3308      	adds	r3, #8
 8006250:	9307      	str	r3, [sp, #28]
 8006252:	6963      	ldr	r3, [r4, #20]
 8006254:	9a04      	ldr	r2, [sp, #16]
 8006256:	189b      	adds	r3, r3, r2
 8006258:	6163      	str	r3, [r4, #20]
 800625a:	e762      	b.n	8006122 <_svfiprintf_r+0x46>
 800625c:	4343      	muls	r3, r0
 800625e:	0035      	movs	r5, r6
 8006260:	2101      	movs	r1, #1
 8006262:	189b      	adds	r3, r3, r2
 8006264:	e7a4      	b.n	80061b0 <_svfiprintf_r+0xd4>
 8006266:	2300      	movs	r3, #0
 8006268:	200a      	movs	r0, #10
 800626a:	0019      	movs	r1, r3
 800626c:	3501      	adds	r5, #1
 800626e:	6063      	str	r3, [r4, #4]
 8006270:	782a      	ldrb	r2, [r5, #0]
 8006272:	1c6e      	adds	r6, r5, #1
 8006274:	3a30      	subs	r2, #48	@ 0x30
 8006276:	2a09      	cmp	r2, #9
 8006278:	d903      	bls.n	8006282 <_svfiprintf_r+0x1a6>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d0c8      	beq.n	8006210 <_svfiprintf_r+0x134>
 800627e:	9109      	str	r1, [sp, #36]	@ 0x24
 8006280:	e7c6      	b.n	8006210 <_svfiprintf_r+0x134>
 8006282:	4341      	muls	r1, r0
 8006284:	0035      	movs	r5, r6
 8006286:	2301      	movs	r3, #1
 8006288:	1889      	adds	r1, r1, r2
 800628a:	e7f1      	b.n	8006270 <_svfiprintf_r+0x194>
 800628c:	aa07      	add	r2, sp, #28
 800628e:	9200      	str	r2, [sp, #0]
 8006290:	0021      	movs	r1, r4
 8006292:	003a      	movs	r2, r7
 8006294:	4b0f      	ldr	r3, [pc, #60]	@ (80062d4 <_svfiprintf_r+0x1f8>)
 8006296:	9803      	ldr	r0, [sp, #12]
 8006298:	e000      	b.n	800629c <_svfiprintf_r+0x1c0>
 800629a:	bf00      	nop
 800629c:	9004      	str	r0, [sp, #16]
 800629e:	9b04      	ldr	r3, [sp, #16]
 80062a0:	3301      	adds	r3, #1
 80062a2:	d1d6      	bne.n	8006252 <_svfiprintf_r+0x176>
 80062a4:	89bb      	ldrh	r3, [r7, #12]
 80062a6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80062a8:	065b      	lsls	r3, r3, #25
 80062aa:	d500      	bpl.n	80062ae <_svfiprintf_r+0x1d2>
 80062ac:	e72c      	b.n	8006108 <_svfiprintf_r+0x2c>
 80062ae:	b021      	add	sp, #132	@ 0x84
 80062b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062b2:	aa07      	add	r2, sp, #28
 80062b4:	9200      	str	r2, [sp, #0]
 80062b6:	0021      	movs	r1, r4
 80062b8:	003a      	movs	r2, r7
 80062ba:	4b06      	ldr	r3, [pc, #24]	@ (80062d4 <_svfiprintf_r+0x1f8>)
 80062bc:	9803      	ldr	r0, [sp, #12]
 80062be:	f000 fa3b 	bl	8006738 <_printf_i>
 80062c2:	e7eb      	b.n	800629c <_svfiprintf_r+0x1c0>
 80062c4:	08007168 	.word	0x08007168
 80062c8:	0800716e 	.word	0x0800716e
 80062cc:	08007172 	.word	0x08007172
 80062d0:	00000000 	.word	0x00000000
 80062d4:	0800601d 	.word	0x0800601d

080062d8 <_sungetc_r>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	0014      	movs	r4, r2
 80062dc:	1c4b      	adds	r3, r1, #1
 80062de:	d103      	bne.n	80062e8 <_sungetc_r+0x10>
 80062e0:	2501      	movs	r5, #1
 80062e2:	426d      	negs	r5, r5
 80062e4:	0028      	movs	r0, r5
 80062e6:	bd70      	pop	{r4, r5, r6, pc}
 80062e8:	8993      	ldrh	r3, [r2, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	4393      	bics	r3, r2
 80062ee:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80062f0:	81a3      	strh	r3, [r4, #12]
 80062f2:	b2ce      	uxtb	r6, r1
 80062f4:	6863      	ldr	r3, [r4, #4]
 80062f6:	b2cd      	uxtb	r5, r1
 80062f8:	2a00      	cmp	r2, #0
 80062fa:	d010      	beq.n	800631e <_sungetc_r+0x46>
 80062fc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80062fe:	429a      	cmp	r2, r3
 8006300:	dd07      	ble.n	8006312 <_sungetc_r+0x3a>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	3b01      	subs	r3, #1
 8006306:	6023      	str	r3, [r4, #0]
 8006308:	701e      	strb	r6, [r3, #0]
 800630a:	6863      	ldr	r3, [r4, #4]
 800630c:	3301      	adds	r3, #1
 800630e:	6063      	str	r3, [r4, #4]
 8006310:	e7e8      	b.n	80062e4 <_sungetc_r+0xc>
 8006312:	0021      	movs	r1, r4
 8006314:	f000 fcb6 	bl	8006c84 <__submore>
 8006318:	2800      	cmp	r0, #0
 800631a:	d0f2      	beq.n	8006302 <_sungetc_r+0x2a>
 800631c:	e7e0      	b.n	80062e0 <_sungetc_r+0x8>
 800631e:	6921      	ldr	r1, [r4, #16]
 8006320:	6822      	ldr	r2, [r4, #0]
 8006322:	2900      	cmp	r1, #0
 8006324:	d007      	beq.n	8006336 <_sungetc_r+0x5e>
 8006326:	4291      	cmp	r1, r2
 8006328:	d205      	bcs.n	8006336 <_sungetc_r+0x5e>
 800632a:	1e51      	subs	r1, r2, #1
 800632c:	7808      	ldrb	r0, [r1, #0]
 800632e:	42a8      	cmp	r0, r5
 8006330:	d101      	bne.n	8006336 <_sungetc_r+0x5e>
 8006332:	6021      	str	r1, [r4, #0]
 8006334:	e7ea      	b.n	800630c <_sungetc_r+0x34>
 8006336:	6423      	str	r3, [r4, #64]	@ 0x40
 8006338:	0023      	movs	r3, r4
 800633a:	3344      	adds	r3, #68	@ 0x44
 800633c:	6363      	str	r3, [r4, #52]	@ 0x34
 800633e:	2303      	movs	r3, #3
 8006340:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006342:	0023      	movs	r3, r4
 8006344:	3346      	adds	r3, #70	@ 0x46
 8006346:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8006348:	701e      	strb	r6, [r3, #0]
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	2301      	movs	r3, #1
 800634e:	e7de      	b.n	800630e <_sungetc_r+0x36>

08006350 <__ssrefill_r>:
 8006350:	b510      	push	{r4, lr}
 8006352:	000c      	movs	r4, r1
 8006354:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006356:	2900      	cmp	r1, #0
 8006358:	d00e      	beq.n	8006378 <__ssrefill_r+0x28>
 800635a:	0023      	movs	r3, r4
 800635c:	3344      	adds	r3, #68	@ 0x44
 800635e:	4299      	cmp	r1, r3
 8006360:	d001      	beq.n	8006366 <__ssrefill_r+0x16>
 8006362:	f7ff fd5f 	bl	8005e24 <_free_r>
 8006366:	2000      	movs	r0, #0
 8006368:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800636a:	6360      	str	r0, [r4, #52]	@ 0x34
 800636c:	6063      	str	r3, [r4, #4]
 800636e:	4283      	cmp	r3, r0
 8006370:	d002      	beq.n	8006378 <__ssrefill_r+0x28>
 8006372:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006374:	6023      	str	r3, [r4, #0]
 8006376:	bd10      	pop	{r4, pc}
 8006378:	6923      	ldr	r3, [r4, #16]
 800637a:	2001      	movs	r0, #1
 800637c:	6023      	str	r3, [r4, #0]
 800637e:	2300      	movs	r3, #0
 8006380:	89a2      	ldrh	r2, [r4, #12]
 8006382:	6063      	str	r3, [r4, #4]
 8006384:	3320      	adds	r3, #32
 8006386:	4313      	orrs	r3, r2
 8006388:	81a3      	strh	r3, [r4, #12]
 800638a:	4240      	negs	r0, r0
 800638c:	e7f3      	b.n	8006376 <__ssrefill_r+0x26>
	...

08006390 <__ssvfiscanf_r>:
 8006390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006392:	4cab      	ldr	r4, [pc, #684]	@ (8006640 <__ssvfiscanf_r+0x2b0>)
 8006394:	44a5      	add	sp, r4
 8006396:	000c      	movs	r4, r1
 8006398:	2100      	movs	r1, #0
 800639a:	9000      	str	r0, [sp, #0]
 800639c:	20be      	movs	r0, #190	@ 0xbe
 800639e:	9146      	str	r1, [sp, #280]	@ 0x118
 80063a0:	9147      	str	r1, [sp, #284]	@ 0x11c
 80063a2:	a903      	add	r1, sp, #12
 80063a4:	9148      	str	r1, [sp, #288]	@ 0x120
 80063a6:	49a7      	ldr	r1, [pc, #668]	@ (8006644 <__ssvfiscanf_r+0x2b4>)
 80063a8:	0040      	lsls	r0, r0, #1
 80063aa:	ad43      	add	r5, sp, #268	@ 0x10c
 80063ac:	5029      	str	r1, [r5, r0]
 80063ae:	49a6      	ldr	r1, [pc, #664]	@ (8006648 <__ssvfiscanf_r+0x2b8>)
 80063b0:	3004      	adds	r0, #4
 80063b2:	ad43      	add	r5, sp, #268	@ 0x10c
 80063b4:	5029      	str	r1, [r5, r0]
 80063b6:	9302      	str	r3, [sp, #8]
 80063b8:	7816      	ldrb	r6, [r2, #0]
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	d100      	bne.n	80063c0 <__ssvfiscanf_r+0x30>
 80063be:	e13c      	b.n	800663a <__ssvfiscanf_r+0x2aa>
 80063c0:	2308      	movs	r3, #8
 80063c2:	2008      	movs	r0, #8
 80063c4:	4da1      	ldr	r5, [pc, #644]	@ (800664c <__ssvfiscanf_r+0x2bc>)
 80063c6:	1c57      	adds	r7, r2, #1
 80063c8:	5da9      	ldrb	r1, [r5, r6]
 80063ca:	400b      	ands	r3, r1
 80063cc:	4201      	tst	r1, r0
 80063ce:	d01d      	beq.n	800640c <__ssvfiscanf_r+0x7c>
 80063d0:	0006      	movs	r6, r0
 80063d2:	6863      	ldr	r3, [r4, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	dd0f      	ble.n	80063f8 <__ssvfiscanf_r+0x68>
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	781a      	ldrb	r2, [r3, #0]
 80063dc:	5caa      	ldrb	r2, [r5, r2]
 80063de:	4232      	tst	r2, r6
 80063e0:	d101      	bne.n	80063e6 <__ssvfiscanf_r+0x56>
 80063e2:	003a      	movs	r2, r7
 80063e4:	e7e8      	b.n	80063b8 <__ssvfiscanf_r+0x28>
 80063e6:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80063e8:	3301      	adds	r3, #1
 80063ea:	3201      	adds	r2, #1
 80063ec:	9247      	str	r2, [sp, #284]	@ 0x11c
 80063ee:	6862      	ldr	r2, [r4, #4]
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	3a01      	subs	r2, #1
 80063f4:	6062      	str	r2, [r4, #4]
 80063f6:	e7ec      	b.n	80063d2 <__ssvfiscanf_r+0x42>
 80063f8:	22c0      	movs	r2, #192	@ 0xc0
 80063fa:	ab43      	add	r3, sp, #268	@ 0x10c
 80063fc:	0052      	lsls	r2, r2, #1
 80063fe:	0021      	movs	r1, r4
 8006400:	589b      	ldr	r3, [r3, r2]
 8006402:	9800      	ldr	r0, [sp, #0]
 8006404:	4798      	blx	r3
 8006406:	2800      	cmp	r0, #0
 8006408:	d0e6      	beq.n	80063d8 <__ssvfiscanf_r+0x48>
 800640a:	e7ea      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 800640c:	2e25      	cmp	r6, #37	@ 0x25
 800640e:	d162      	bne.n	80064d6 <__ssvfiscanf_r+0x146>
 8006410:	9345      	str	r3, [sp, #276]	@ 0x114
 8006412:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006414:	7853      	ldrb	r3, [r2, #1]
 8006416:	2b2a      	cmp	r3, #42	@ 0x2a
 8006418:	d102      	bne.n	8006420 <__ssvfiscanf_r+0x90>
 800641a:	3b1a      	subs	r3, #26
 800641c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800641e:	1c97      	adds	r7, r2, #2
 8006420:	003d      	movs	r5, r7
 8006422:	220a      	movs	r2, #10
 8006424:	7829      	ldrb	r1, [r5, #0]
 8006426:	1c6f      	adds	r7, r5, #1
 8006428:	000b      	movs	r3, r1
 800642a:	3b30      	subs	r3, #48	@ 0x30
 800642c:	2b09      	cmp	r3, #9
 800642e:	d91f      	bls.n	8006470 <__ssvfiscanf_r+0xe0>
 8006430:	4b87      	ldr	r3, [pc, #540]	@ (8006650 <__ssvfiscanf_r+0x2c0>)
 8006432:	2203      	movs	r2, #3
 8006434:	0018      	movs	r0, r3
 8006436:	9301      	str	r3, [sp, #4]
 8006438:	f000 fc86 	bl	8006d48 <memchr>
 800643c:	2800      	cmp	r0, #0
 800643e:	d007      	beq.n	8006450 <__ssvfiscanf_r+0xc0>
 8006440:	9b01      	ldr	r3, [sp, #4]
 8006442:	003d      	movs	r5, r7
 8006444:	1ac0      	subs	r0, r0, r3
 8006446:	2301      	movs	r3, #1
 8006448:	4083      	lsls	r3, r0
 800644a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800644c:	4313      	orrs	r3, r2
 800644e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006450:	782b      	ldrb	r3, [r5, #0]
 8006452:	1c6f      	adds	r7, r5, #1
 8006454:	2b78      	cmp	r3, #120	@ 0x78
 8006456:	d806      	bhi.n	8006466 <__ssvfiscanf_r+0xd6>
 8006458:	2b57      	cmp	r3, #87	@ 0x57
 800645a:	d810      	bhi.n	800647e <__ssvfiscanf_r+0xee>
 800645c:	2b25      	cmp	r3, #37	@ 0x25
 800645e:	d03a      	beq.n	80064d6 <__ssvfiscanf_r+0x146>
 8006460:	d834      	bhi.n	80064cc <__ssvfiscanf_r+0x13c>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d055      	beq.n	8006512 <__ssvfiscanf_r+0x182>
 8006466:	2303      	movs	r3, #3
 8006468:	9349      	str	r3, [sp, #292]	@ 0x124
 800646a:	3307      	adds	r3, #7
 800646c:	9344      	str	r3, [sp, #272]	@ 0x110
 800646e:	e069      	b.n	8006544 <__ssvfiscanf_r+0x1b4>
 8006470:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006472:	003d      	movs	r5, r7
 8006474:	4353      	muls	r3, r2
 8006476:	3b30      	subs	r3, #48	@ 0x30
 8006478:	185b      	adds	r3, r3, r1
 800647a:	9345      	str	r3, [sp, #276]	@ 0x114
 800647c:	e7d2      	b.n	8006424 <__ssvfiscanf_r+0x94>
 800647e:	0018      	movs	r0, r3
 8006480:	3858      	subs	r0, #88	@ 0x58
 8006482:	2820      	cmp	r0, #32
 8006484:	d8ef      	bhi.n	8006466 <__ssvfiscanf_r+0xd6>
 8006486:	f7f9 fe51 	bl	800012c <__gnu_thumb1_case_shi>
 800648a:	004b      	.short	0x004b
 800648c:	ffeeffee 	.word	0xffeeffee
 8006490:	ffee007d 	.word	0xffee007d
 8006494:	ffeeffee 	.word	0xffeeffee
 8006498:	ffeeffee 	.word	0xffeeffee
 800649c:	ffeeffee 	.word	0xffeeffee
 80064a0:	007b0088 	.word	0x007b0088
 80064a4:	00240024 	.word	0x00240024
 80064a8:	ffee0024 	.word	0xffee0024
 80064ac:	ffee0055 	.word	0xffee0055
 80064b0:	ffeeffee 	.word	0xffeeffee
 80064b4:	0090ffee 	.word	0x0090ffee
 80064b8:	00470059 	.word	0x00470059
 80064bc:	ffeeffee 	.word	0xffeeffee
 80064c0:	ffee008e 	.word	0xffee008e
 80064c4:	ffee007b 	.word	0xffee007b
 80064c8:	004bffee 	.word	0x004bffee
 80064cc:	3b45      	subs	r3, #69	@ 0x45
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d8c9      	bhi.n	8006466 <__ssvfiscanf_r+0xd6>
 80064d2:	2305      	movs	r3, #5
 80064d4:	e035      	b.n	8006542 <__ssvfiscanf_r+0x1b2>
 80064d6:	6863      	ldr	r3, [r4, #4]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	dd0d      	ble.n	80064f8 <__ssvfiscanf_r+0x168>
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	781a      	ldrb	r2, [r3, #0]
 80064e0:	42b2      	cmp	r2, r6
 80064e2:	d000      	beq.n	80064e6 <__ssvfiscanf_r+0x156>
 80064e4:	e0a9      	b.n	800663a <__ssvfiscanf_r+0x2aa>
 80064e6:	3301      	adds	r3, #1
 80064e8:	6862      	ldr	r2, [r4, #4]
 80064ea:	6023      	str	r3, [r4, #0]
 80064ec:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80064ee:	3a01      	subs	r2, #1
 80064f0:	3301      	adds	r3, #1
 80064f2:	6062      	str	r2, [r4, #4]
 80064f4:	9347      	str	r3, [sp, #284]	@ 0x11c
 80064f6:	e774      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 80064f8:	23c0      	movs	r3, #192	@ 0xc0
 80064fa:	aa43      	add	r2, sp, #268	@ 0x10c
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	0021      	movs	r1, r4
 8006500:	58d3      	ldr	r3, [r2, r3]
 8006502:	9800      	ldr	r0, [sp, #0]
 8006504:	4798      	blx	r3
 8006506:	2800      	cmp	r0, #0
 8006508:	d0e8      	beq.n	80064dc <__ssvfiscanf_r+0x14c>
 800650a:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800650c:	2800      	cmp	r0, #0
 800650e:	d000      	beq.n	8006512 <__ssvfiscanf_r+0x182>
 8006510:	e08b      	b.n	800662a <__ssvfiscanf_r+0x29a>
 8006512:	2001      	movs	r0, #1
 8006514:	4240      	negs	r0, r0
 8006516:	e08c      	b.n	8006632 <__ssvfiscanf_r+0x2a2>
 8006518:	2220      	movs	r2, #32
 800651a:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800651c:	430a      	orrs	r2, r1
 800651e:	9243      	str	r2, [sp, #268]	@ 0x10c
 8006520:	2280      	movs	r2, #128	@ 0x80
 8006522:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8006524:	0092      	lsls	r2, r2, #2
 8006526:	430a      	orrs	r2, r1
 8006528:	9243      	str	r2, [sp, #268]	@ 0x10c
 800652a:	2210      	movs	r2, #16
 800652c:	9244      	str	r2, [sp, #272]	@ 0x110
 800652e:	2b6e      	cmp	r3, #110	@ 0x6e
 8006530:	d902      	bls.n	8006538 <__ssvfiscanf_r+0x1a8>
 8006532:	e005      	b.n	8006540 <__ssvfiscanf_r+0x1b0>
 8006534:	2300      	movs	r3, #0
 8006536:	9344      	str	r3, [sp, #272]	@ 0x110
 8006538:	2303      	movs	r3, #3
 800653a:	e002      	b.n	8006542 <__ssvfiscanf_r+0x1b2>
 800653c:	2308      	movs	r3, #8
 800653e:	9344      	str	r3, [sp, #272]	@ 0x110
 8006540:	2304      	movs	r3, #4
 8006542:	9349      	str	r3, [sp, #292]	@ 0x124
 8006544:	6863      	ldr	r3, [r4, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	dd3e      	ble.n	80065c8 <__ssvfiscanf_r+0x238>
 800654a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800654c:	065b      	lsls	r3, r3, #25
 800654e:	d408      	bmi.n	8006562 <__ssvfiscanf_r+0x1d2>
 8006550:	26c0      	movs	r6, #192	@ 0xc0
 8006552:	2508      	movs	r5, #8
 8006554:	0076      	lsls	r6, r6, #1
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	493c      	ldr	r1, [pc, #240]	@ (800664c <__ssvfiscanf_r+0x2bc>)
 800655a:	781a      	ldrb	r2, [r3, #0]
 800655c:	5c8a      	ldrb	r2, [r1, r2]
 800655e:	422a      	tst	r2, r5
 8006560:	d13c      	bne.n	80065dc <__ssvfiscanf_r+0x24c>
 8006562:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8006564:	2b02      	cmp	r3, #2
 8006566:	dc4c      	bgt.n	8006602 <__ssvfiscanf_r+0x272>
 8006568:	0022      	movs	r2, r4
 800656a:	9800      	ldr	r0, [sp, #0]
 800656c:	ab02      	add	r3, sp, #8
 800656e:	a943      	add	r1, sp, #268	@ 0x10c
 8006570:	f000 f9ee 	bl	8006950 <_scanf_chars>
 8006574:	2801      	cmp	r0, #1
 8006576:	d060      	beq.n	800663a <__ssvfiscanf_r+0x2aa>
 8006578:	2802      	cmp	r0, #2
 800657a:	d000      	beq.n	800657e <__ssvfiscanf_r+0x1ee>
 800657c:	e731      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 800657e:	e7c4      	b.n	800650a <__ssvfiscanf_r+0x17a>
 8006580:	220a      	movs	r2, #10
 8006582:	e7d3      	b.n	800652c <__ssvfiscanf_r+0x19c>
 8006584:	0039      	movs	r1, r7
 8006586:	a803      	add	r0, sp, #12
 8006588:	f000 fb42 	bl	8006c10 <__sccl>
 800658c:	2340      	movs	r3, #64	@ 0x40
 800658e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006590:	0007      	movs	r7, r0
 8006592:	4313      	orrs	r3, r2
 8006594:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006596:	2301      	movs	r3, #1
 8006598:	e7d3      	b.n	8006542 <__ssvfiscanf_r+0x1b2>
 800659a:	2340      	movs	r3, #64	@ 0x40
 800659c:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800659e:	4313      	orrs	r3, r2
 80065a0:	9343      	str	r3, [sp, #268]	@ 0x10c
 80065a2:	2300      	movs	r3, #0
 80065a4:	e7cd      	b.n	8006542 <__ssvfiscanf_r+0x1b2>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e7cb      	b.n	8006542 <__ssvfiscanf_r+0x1b2>
 80065aa:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80065ac:	06d3      	lsls	r3, r2, #27
 80065ae:	d500      	bpl.n	80065b2 <__ssvfiscanf_r+0x222>
 80065b0:	e717      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 80065b2:	9b02      	ldr	r3, [sp, #8]
 80065b4:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 80065b6:	1d18      	adds	r0, r3, #4
 80065b8:	9002      	str	r0, [sp, #8]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	07d5      	lsls	r5, r2, #31
 80065be:	d501      	bpl.n	80065c4 <__ssvfiscanf_r+0x234>
 80065c0:	8019      	strh	r1, [r3, #0]
 80065c2:	e70e      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 80065c4:	6019      	str	r1, [r3, #0]
 80065c6:	e70c      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 80065c8:	23c0      	movs	r3, #192	@ 0xc0
 80065ca:	aa43      	add	r2, sp, #268	@ 0x10c
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	0021      	movs	r1, r4
 80065d0:	58d3      	ldr	r3, [r2, r3]
 80065d2:	9800      	ldr	r0, [sp, #0]
 80065d4:	4798      	blx	r3
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d0b7      	beq.n	800654a <__ssvfiscanf_r+0x1ba>
 80065da:	e796      	b.n	800650a <__ssvfiscanf_r+0x17a>
 80065dc:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80065de:	3201      	adds	r2, #1
 80065e0:	9247      	str	r2, [sp, #284]	@ 0x11c
 80065e2:	6862      	ldr	r2, [r4, #4]
 80065e4:	3a01      	subs	r2, #1
 80065e6:	6062      	str	r2, [r4, #4]
 80065e8:	2a00      	cmp	r2, #0
 80065ea:	dd02      	ble.n	80065f2 <__ssvfiscanf_r+0x262>
 80065ec:	3301      	adds	r3, #1
 80065ee:	6023      	str	r3, [r4, #0]
 80065f0:	e7b1      	b.n	8006556 <__ssvfiscanf_r+0x1c6>
 80065f2:	ab43      	add	r3, sp, #268	@ 0x10c
 80065f4:	0021      	movs	r1, r4
 80065f6:	599b      	ldr	r3, [r3, r6]
 80065f8:	9800      	ldr	r0, [sp, #0]
 80065fa:	4798      	blx	r3
 80065fc:	2800      	cmp	r0, #0
 80065fe:	d0aa      	beq.n	8006556 <__ssvfiscanf_r+0x1c6>
 8006600:	e783      	b.n	800650a <__ssvfiscanf_r+0x17a>
 8006602:	2b04      	cmp	r3, #4
 8006604:	dc06      	bgt.n	8006614 <__ssvfiscanf_r+0x284>
 8006606:	0022      	movs	r2, r4
 8006608:	9800      	ldr	r0, [sp, #0]
 800660a:	ab02      	add	r3, sp, #8
 800660c:	a943      	add	r1, sp, #268	@ 0x10c
 800660e:	f000 f9ff 	bl	8006a10 <_scanf_i>
 8006612:	e7af      	b.n	8006574 <__ssvfiscanf_r+0x1e4>
 8006614:	4b0f      	ldr	r3, [pc, #60]	@ (8006654 <__ssvfiscanf_r+0x2c4>)
 8006616:	2b00      	cmp	r3, #0
 8006618:	d100      	bne.n	800661c <__ssvfiscanf_r+0x28c>
 800661a:	e6e2      	b.n	80063e2 <__ssvfiscanf_r+0x52>
 800661c:	0022      	movs	r2, r4
 800661e:	9800      	ldr	r0, [sp, #0]
 8006620:	ab02      	add	r3, sp, #8
 8006622:	a943      	add	r1, sp, #268	@ 0x10c
 8006624:	e000      	b.n	8006628 <__ssvfiscanf_r+0x298>
 8006626:	bf00      	nop
 8006628:	e7a4      	b.n	8006574 <__ssvfiscanf_r+0x1e4>
 800662a:	89a3      	ldrh	r3, [r4, #12]
 800662c:	065b      	lsls	r3, r3, #25
 800662e:	d500      	bpl.n	8006632 <__ssvfiscanf_r+0x2a2>
 8006630:	e76f      	b.n	8006512 <__ssvfiscanf_r+0x182>
 8006632:	23a5      	movs	r3, #165	@ 0xa5
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	449d      	add	sp, r3
 8006638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800663a:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800663c:	e7f9      	b.n	8006632 <__ssvfiscanf_r+0x2a2>
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	fffffd6c 	.word	0xfffffd6c
 8006644:	080062d9 	.word	0x080062d9
 8006648:	08006351 	.word	0x08006351
 800664c:	080071b7 	.word	0x080071b7
 8006650:	0800716e 	.word	0x0800716e
 8006654:	00000000 	.word	0x00000000

08006658 <_printf_common>:
 8006658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800665a:	0016      	movs	r6, r2
 800665c:	9301      	str	r3, [sp, #4]
 800665e:	688a      	ldr	r2, [r1, #8]
 8006660:	690b      	ldr	r3, [r1, #16]
 8006662:	000c      	movs	r4, r1
 8006664:	9000      	str	r0, [sp, #0]
 8006666:	4293      	cmp	r3, r2
 8006668:	da00      	bge.n	800666c <_printf_common+0x14>
 800666a:	0013      	movs	r3, r2
 800666c:	0022      	movs	r2, r4
 800666e:	6033      	str	r3, [r6, #0]
 8006670:	3243      	adds	r2, #67	@ 0x43
 8006672:	7812      	ldrb	r2, [r2, #0]
 8006674:	2a00      	cmp	r2, #0
 8006676:	d001      	beq.n	800667c <_printf_common+0x24>
 8006678:	3301      	adds	r3, #1
 800667a:	6033      	str	r3, [r6, #0]
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	069b      	lsls	r3, r3, #26
 8006680:	d502      	bpl.n	8006688 <_printf_common+0x30>
 8006682:	6833      	ldr	r3, [r6, #0]
 8006684:	3302      	adds	r3, #2
 8006686:	6033      	str	r3, [r6, #0]
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	2306      	movs	r3, #6
 800668c:	0015      	movs	r5, r2
 800668e:	401d      	ands	r5, r3
 8006690:	421a      	tst	r2, r3
 8006692:	d027      	beq.n	80066e4 <_printf_common+0x8c>
 8006694:	0023      	movs	r3, r4
 8006696:	3343      	adds	r3, #67	@ 0x43
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	1e5a      	subs	r2, r3, #1
 800669c:	4193      	sbcs	r3, r2
 800669e:	6822      	ldr	r2, [r4, #0]
 80066a0:	0692      	lsls	r2, r2, #26
 80066a2:	d430      	bmi.n	8006706 <_printf_common+0xae>
 80066a4:	0022      	movs	r2, r4
 80066a6:	9901      	ldr	r1, [sp, #4]
 80066a8:	9800      	ldr	r0, [sp, #0]
 80066aa:	9d08      	ldr	r5, [sp, #32]
 80066ac:	3243      	adds	r2, #67	@ 0x43
 80066ae:	47a8      	blx	r5
 80066b0:	3001      	adds	r0, #1
 80066b2:	d025      	beq.n	8006700 <_printf_common+0xa8>
 80066b4:	2206      	movs	r2, #6
 80066b6:	6823      	ldr	r3, [r4, #0]
 80066b8:	2500      	movs	r5, #0
 80066ba:	4013      	ands	r3, r2
 80066bc:	2b04      	cmp	r3, #4
 80066be:	d105      	bne.n	80066cc <_printf_common+0x74>
 80066c0:	6833      	ldr	r3, [r6, #0]
 80066c2:	68e5      	ldr	r5, [r4, #12]
 80066c4:	1aed      	subs	r5, r5, r3
 80066c6:	43eb      	mvns	r3, r5
 80066c8:	17db      	asrs	r3, r3, #31
 80066ca:	401d      	ands	r5, r3
 80066cc:	68a3      	ldr	r3, [r4, #8]
 80066ce:	6922      	ldr	r2, [r4, #16]
 80066d0:	4293      	cmp	r3, r2
 80066d2:	dd01      	ble.n	80066d8 <_printf_common+0x80>
 80066d4:	1a9b      	subs	r3, r3, r2
 80066d6:	18ed      	adds	r5, r5, r3
 80066d8:	2600      	movs	r6, #0
 80066da:	42b5      	cmp	r5, r6
 80066dc:	d120      	bne.n	8006720 <_printf_common+0xc8>
 80066de:	2000      	movs	r0, #0
 80066e0:	e010      	b.n	8006704 <_printf_common+0xac>
 80066e2:	3501      	adds	r5, #1
 80066e4:	68e3      	ldr	r3, [r4, #12]
 80066e6:	6832      	ldr	r2, [r6, #0]
 80066e8:	1a9b      	subs	r3, r3, r2
 80066ea:	42ab      	cmp	r3, r5
 80066ec:	ddd2      	ble.n	8006694 <_printf_common+0x3c>
 80066ee:	0022      	movs	r2, r4
 80066f0:	2301      	movs	r3, #1
 80066f2:	9901      	ldr	r1, [sp, #4]
 80066f4:	9800      	ldr	r0, [sp, #0]
 80066f6:	9f08      	ldr	r7, [sp, #32]
 80066f8:	3219      	adds	r2, #25
 80066fa:	47b8      	blx	r7
 80066fc:	3001      	adds	r0, #1
 80066fe:	d1f0      	bne.n	80066e2 <_printf_common+0x8a>
 8006700:	2001      	movs	r0, #1
 8006702:	4240      	negs	r0, r0
 8006704:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006706:	2030      	movs	r0, #48	@ 0x30
 8006708:	18e1      	adds	r1, r4, r3
 800670a:	3143      	adds	r1, #67	@ 0x43
 800670c:	7008      	strb	r0, [r1, #0]
 800670e:	0021      	movs	r1, r4
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	3145      	adds	r1, #69	@ 0x45
 8006714:	7809      	ldrb	r1, [r1, #0]
 8006716:	18a2      	adds	r2, r4, r2
 8006718:	3243      	adds	r2, #67	@ 0x43
 800671a:	3302      	adds	r3, #2
 800671c:	7011      	strb	r1, [r2, #0]
 800671e:	e7c1      	b.n	80066a4 <_printf_common+0x4c>
 8006720:	0022      	movs	r2, r4
 8006722:	2301      	movs	r3, #1
 8006724:	9901      	ldr	r1, [sp, #4]
 8006726:	9800      	ldr	r0, [sp, #0]
 8006728:	9f08      	ldr	r7, [sp, #32]
 800672a:	321a      	adds	r2, #26
 800672c:	47b8      	blx	r7
 800672e:	3001      	adds	r0, #1
 8006730:	d0e6      	beq.n	8006700 <_printf_common+0xa8>
 8006732:	3601      	adds	r6, #1
 8006734:	e7d1      	b.n	80066da <_printf_common+0x82>
	...

08006738 <_printf_i>:
 8006738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800673a:	b08b      	sub	sp, #44	@ 0x2c
 800673c:	9206      	str	r2, [sp, #24]
 800673e:	000a      	movs	r2, r1
 8006740:	3243      	adds	r2, #67	@ 0x43
 8006742:	9307      	str	r3, [sp, #28]
 8006744:	9005      	str	r0, [sp, #20]
 8006746:	9203      	str	r2, [sp, #12]
 8006748:	7e0a      	ldrb	r2, [r1, #24]
 800674a:	000c      	movs	r4, r1
 800674c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800674e:	2a78      	cmp	r2, #120	@ 0x78
 8006750:	d809      	bhi.n	8006766 <_printf_i+0x2e>
 8006752:	2a62      	cmp	r2, #98	@ 0x62
 8006754:	d80b      	bhi.n	800676e <_printf_i+0x36>
 8006756:	2a00      	cmp	r2, #0
 8006758:	d100      	bne.n	800675c <_printf_i+0x24>
 800675a:	e0ba      	b.n	80068d2 <_printf_i+0x19a>
 800675c:	497a      	ldr	r1, [pc, #488]	@ (8006948 <_printf_i+0x210>)
 800675e:	9104      	str	r1, [sp, #16]
 8006760:	2a58      	cmp	r2, #88	@ 0x58
 8006762:	d100      	bne.n	8006766 <_printf_i+0x2e>
 8006764:	e08e      	b.n	8006884 <_printf_i+0x14c>
 8006766:	0025      	movs	r5, r4
 8006768:	3542      	adds	r5, #66	@ 0x42
 800676a:	702a      	strb	r2, [r5, #0]
 800676c:	e022      	b.n	80067b4 <_printf_i+0x7c>
 800676e:	0010      	movs	r0, r2
 8006770:	3863      	subs	r0, #99	@ 0x63
 8006772:	2815      	cmp	r0, #21
 8006774:	d8f7      	bhi.n	8006766 <_printf_i+0x2e>
 8006776:	f7f9 fcd9 	bl	800012c <__gnu_thumb1_case_shi>
 800677a:	0016      	.short	0x0016
 800677c:	fff6001f 	.word	0xfff6001f
 8006780:	fff6fff6 	.word	0xfff6fff6
 8006784:	001ffff6 	.word	0x001ffff6
 8006788:	fff6fff6 	.word	0xfff6fff6
 800678c:	fff6fff6 	.word	0xfff6fff6
 8006790:	0036009f 	.word	0x0036009f
 8006794:	fff6007e 	.word	0xfff6007e
 8006798:	00b0fff6 	.word	0x00b0fff6
 800679c:	0036fff6 	.word	0x0036fff6
 80067a0:	fff6fff6 	.word	0xfff6fff6
 80067a4:	0082      	.short	0x0082
 80067a6:	0025      	movs	r5, r4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	3542      	adds	r5, #66	@ 0x42
 80067ac:	1d11      	adds	r1, r2, #4
 80067ae:	6019      	str	r1, [r3, #0]
 80067b0:	6813      	ldr	r3, [r2, #0]
 80067b2:	702b      	strb	r3, [r5, #0]
 80067b4:	2301      	movs	r3, #1
 80067b6:	e09e      	b.n	80068f6 <_printf_i+0x1be>
 80067b8:	6818      	ldr	r0, [r3, #0]
 80067ba:	6809      	ldr	r1, [r1, #0]
 80067bc:	1d02      	adds	r2, r0, #4
 80067be:	060d      	lsls	r5, r1, #24
 80067c0:	d50b      	bpl.n	80067da <_printf_i+0xa2>
 80067c2:	6806      	ldr	r6, [r0, #0]
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	2e00      	cmp	r6, #0
 80067c8:	da03      	bge.n	80067d2 <_printf_i+0x9a>
 80067ca:	232d      	movs	r3, #45	@ 0x2d
 80067cc:	9a03      	ldr	r2, [sp, #12]
 80067ce:	4276      	negs	r6, r6
 80067d0:	7013      	strb	r3, [r2, #0]
 80067d2:	4b5d      	ldr	r3, [pc, #372]	@ (8006948 <_printf_i+0x210>)
 80067d4:	270a      	movs	r7, #10
 80067d6:	9304      	str	r3, [sp, #16]
 80067d8:	e018      	b.n	800680c <_printf_i+0xd4>
 80067da:	6806      	ldr	r6, [r0, #0]
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	0649      	lsls	r1, r1, #25
 80067e0:	d5f1      	bpl.n	80067c6 <_printf_i+0x8e>
 80067e2:	b236      	sxth	r6, r6
 80067e4:	e7ef      	b.n	80067c6 <_printf_i+0x8e>
 80067e6:	6808      	ldr	r0, [r1, #0]
 80067e8:	6819      	ldr	r1, [r3, #0]
 80067ea:	c940      	ldmia	r1!, {r6}
 80067ec:	0605      	lsls	r5, r0, #24
 80067ee:	d402      	bmi.n	80067f6 <_printf_i+0xbe>
 80067f0:	0640      	lsls	r0, r0, #25
 80067f2:	d500      	bpl.n	80067f6 <_printf_i+0xbe>
 80067f4:	b2b6      	uxth	r6, r6
 80067f6:	6019      	str	r1, [r3, #0]
 80067f8:	4b53      	ldr	r3, [pc, #332]	@ (8006948 <_printf_i+0x210>)
 80067fa:	270a      	movs	r7, #10
 80067fc:	9304      	str	r3, [sp, #16]
 80067fe:	2a6f      	cmp	r2, #111	@ 0x6f
 8006800:	d100      	bne.n	8006804 <_printf_i+0xcc>
 8006802:	3f02      	subs	r7, #2
 8006804:	0023      	movs	r3, r4
 8006806:	2200      	movs	r2, #0
 8006808:	3343      	adds	r3, #67	@ 0x43
 800680a:	701a      	strb	r2, [r3, #0]
 800680c:	6863      	ldr	r3, [r4, #4]
 800680e:	60a3      	str	r3, [r4, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	db06      	blt.n	8006822 <_printf_i+0xea>
 8006814:	2104      	movs	r1, #4
 8006816:	6822      	ldr	r2, [r4, #0]
 8006818:	9d03      	ldr	r5, [sp, #12]
 800681a:	438a      	bics	r2, r1
 800681c:	6022      	str	r2, [r4, #0]
 800681e:	4333      	orrs	r3, r6
 8006820:	d00c      	beq.n	800683c <_printf_i+0x104>
 8006822:	9d03      	ldr	r5, [sp, #12]
 8006824:	0030      	movs	r0, r6
 8006826:	0039      	movs	r1, r7
 8006828:	f7f9 fd10 	bl	800024c <__aeabi_uidivmod>
 800682c:	9b04      	ldr	r3, [sp, #16]
 800682e:	3d01      	subs	r5, #1
 8006830:	5c5b      	ldrb	r3, [r3, r1]
 8006832:	702b      	strb	r3, [r5, #0]
 8006834:	0033      	movs	r3, r6
 8006836:	0006      	movs	r6, r0
 8006838:	429f      	cmp	r7, r3
 800683a:	d9f3      	bls.n	8006824 <_printf_i+0xec>
 800683c:	2f08      	cmp	r7, #8
 800683e:	d109      	bne.n	8006854 <_printf_i+0x11c>
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	07db      	lsls	r3, r3, #31
 8006844:	d506      	bpl.n	8006854 <_printf_i+0x11c>
 8006846:	6862      	ldr	r2, [r4, #4]
 8006848:	6923      	ldr	r3, [r4, #16]
 800684a:	429a      	cmp	r2, r3
 800684c:	dc02      	bgt.n	8006854 <_printf_i+0x11c>
 800684e:	2330      	movs	r3, #48	@ 0x30
 8006850:	3d01      	subs	r5, #1
 8006852:	702b      	strb	r3, [r5, #0]
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	1b5b      	subs	r3, r3, r5
 8006858:	6123      	str	r3, [r4, #16]
 800685a:	9b07      	ldr	r3, [sp, #28]
 800685c:	0021      	movs	r1, r4
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	9805      	ldr	r0, [sp, #20]
 8006862:	9b06      	ldr	r3, [sp, #24]
 8006864:	aa09      	add	r2, sp, #36	@ 0x24
 8006866:	f7ff fef7 	bl	8006658 <_printf_common>
 800686a:	3001      	adds	r0, #1
 800686c:	d148      	bne.n	8006900 <_printf_i+0x1c8>
 800686e:	2001      	movs	r0, #1
 8006870:	4240      	negs	r0, r0
 8006872:	b00b      	add	sp, #44	@ 0x2c
 8006874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006876:	2220      	movs	r2, #32
 8006878:	6809      	ldr	r1, [r1, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	6022      	str	r2, [r4, #0]
 800687e:	2278      	movs	r2, #120	@ 0x78
 8006880:	4932      	ldr	r1, [pc, #200]	@ (800694c <_printf_i+0x214>)
 8006882:	9104      	str	r1, [sp, #16]
 8006884:	0021      	movs	r1, r4
 8006886:	3145      	adds	r1, #69	@ 0x45
 8006888:	700a      	strb	r2, [r1, #0]
 800688a:	6819      	ldr	r1, [r3, #0]
 800688c:	6822      	ldr	r2, [r4, #0]
 800688e:	c940      	ldmia	r1!, {r6}
 8006890:	0610      	lsls	r0, r2, #24
 8006892:	d402      	bmi.n	800689a <_printf_i+0x162>
 8006894:	0650      	lsls	r0, r2, #25
 8006896:	d500      	bpl.n	800689a <_printf_i+0x162>
 8006898:	b2b6      	uxth	r6, r6
 800689a:	6019      	str	r1, [r3, #0]
 800689c:	07d3      	lsls	r3, r2, #31
 800689e:	d502      	bpl.n	80068a6 <_printf_i+0x16e>
 80068a0:	2320      	movs	r3, #32
 80068a2:	4313      	orrs	r3, r2
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	2e00      	cmp	r6, #0
 80068a8:	d001      	beq.n	80068ae <_printf_i+0x176>
 80068aa:	2710      	movs	r7, #16
 80068ac:	e7aa      	b.n	8006804 <_printf_i+0xcc>
 80068ae:	2220      	movs	r2, #32
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	4393      	bics	r3, r2
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	e7f8      	b.n	80068aa <_printf_i+0x172>
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	680d      	ldr	r5, [r1, #0]
 80068bc:	1d10      	adds	r0, r2, #4
 80068be:	6949      	ldr	r1, [r1, #20]
 80068c0:	6018      	str	r0, [r3, #0]
 80068c2:	6813      	ldr	r3, [r2, #0]
 80068c4:	062e      	lsls	r6, r5, #24
 80068c6:	d501      	bpl.n	80068cc <_printf_i+0x194>
 80068c8:	6019      	str	r1, [r3, #0]
 80068ca:	e002      	b.n	80068d2 <_printf_i+0x19a>
 80068cc:	066d      	lsls	r5, r5, #25
 80068ce:	d5fb      	bpl.n	80068c8 <_printf_i+0x190>
 80068d0:	8019      	strh	r1, [r3, #0]
 80068d2:	2300      	movs	r3, #0
 80068d4:	9d03      	ldr	r5, [sp, #12]
 80068d6:	6123      	str	r3, [r4, #16]
 80068d8:	e7bf      	b.n	800685a <_printf_i+0x122>
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	1d11      	adds	r1, r2, #4
 80068de:	6019      	str	r1, [r3, #0]
 80068e0:	6815      	ldr	r5, [r2, #0]
 80068e2:	2100      	movs	r1, #0
 80068e4:	0028      	movs	r0, r5
 80068e6:	6862      	ldr	r2, [r4, #4]
 80068e8:	f000 fa2e 	bl	8006d48 <memchr>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	d001      	beq.n	80068f4 <_printf_i+0x1bc>
 80068f0:	1b40      	subs	r0, r0, r5
 80068f2:	6060      	str	r0, [r4, #4]
 80068f4:	6863      	ldr	r3, [r4, #4]
 80068f6:	6123      	str	r3, [r4, #16]
 80068f8:	2300      	movs	r3, #0
 80068fa:	9a03      	ldr	r2, [sp, #12]
 80068fc:	7013      	strb	r3, [r2, #0]
 80068fe:	e7ac      	b.n	800685a <_printf_i+0x122>
 8006900:	002a      	movs	r2, r5
 8006902:	6923      	ldr	r3, [r4, #16]
 8006904:	9906      	ldr	r1, [sp, #24]
 8006906:	9805      	ldr	r0, [sp, #20]
 8006908:	9d07      	ldr	r5, [sp, #28]
 800690a:	47a8      	blx	r5
 800690c:	3001      	adds	r0, #1
 800690e:	d0ae      	beq.n	800686e <_printf_i+0x136>
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	079b      	lsls	r3, r3, #30
 8006914:	d415      	bmi.n	8006942 <_printf_i+0x20a>
 8006916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006918:	68e0      	ldr	r0, [r4, #12]
 800691a:	4298      	cmp	r0, r3
 800691c:	daa9      	bge.n	8006872 <_printf_i+0x13a>
 800691e:	0018      	movs	r0, r3
 8006920:	e7a7      	b.n	8006872 <_printf_i+0x13a>
 8006922:	0022      	movs	r2, r4
 8006924:	2301      	movs	r3, #1
 8006926:	9906      	ldr	r1, [sp, #24]
 8006928:	9805      	ldr	r0, [sp, #20]
 800692a:	9e07      	ldr	r6, [sp, #28]
 800692c:	3219      	adds	r2, #25
 800692e:	47b0      	blx	r6
 8006930:	3001      	adds	r0, #1
 8006932:	d09c      	beq.n	800686e <_printf_i+0x136>
 8006934:	3501      	adds	r5, #1
 8006936:	68e3      	ldr	r3, [r4, #12]
 8006938:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800693a:	1a9b      	subs	r3, r3, r2
 800693c:	42ab      	cmp	r3, r5
 800693e:	dcf0      	bgt.n	8006922 <_printf_i+0x1ea>
 8006940:	e7e9      	b.n	8006916 <_printf_i+0x1de>
 8006942:	2500      	movs	r5, #0
 8006944:	e7f7      	b.n	8006936 <_printf_i+0x1fe>
 8006946:	46c0      	nop			@ (mov r8, r8)
 8006948:	08007179 	.word	0x08007179
 800694c:	0800718a 	.word	0x0800718a

08006950 <_scanf_chars>:
 8006950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006952:	0015      	movs	r5, r2
 8006954:	688a      	ldr	r2, [r1, #8]
 8006956:	000c      	movs	r4, r1
 8006958:	9001      	str	r0, [sp, #4]
 800695a:	2a00      	cmp	r2, #0
 800695c:	d104      	bne.n	8006968 <_scanf_chars+0x18>
 800695e:	698a      	ldr	r2, [r1, #24]
 8006960:	2a00      	cmp	r2, #0
 8006962:	d117      	bne.n	8006994 <_scanf_chars+0x44>
 8006964:	3201      	adds	r2, #1
 8006966:	60a2      	str	r2, [r4, #8]
 8006968:	6822      	ldr	r2, [r4, #0]
 800696a:	06d2      	lsls	r2, r2, #27
 800696c:	d403      	bmi.n	8006976 <_scanf_chars+0x26>
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	1d11      	adds	r1, r2, #4
 8006972:	6019      	str	r1, [r3, #0]
 8006974:	6817      	ldr	r7, [r2, #0]
 8006976:	2600      	movs	r6, #0
 8006978:	69a0      	ldr	r0, [r4, #24]
 800697a:	2800      	cmp	r0, #0
 800697c:	d016      	beq.n	80069ac <_scanf_chars+0x5c>
 800697e:	2801      	cmp	r0, #1
 8006980:	d10b      	bne.n	800699a <_scanf_chars+0x4a>
 8006982:	682b      	ldr	r3, [r5, #0]
 8006984:	6962      	ldr	r2, [r4, #20]
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	5cd3      	ldrb	r3, [r2, r3]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10e      	bne.n	80069ac <_scanf_chars+0x5c>
 800698e:	2e00      	cmp	r6, #0
 8006990:	d03b      	beq.n	8006a0a <_scanf_chars+0xba>
 8006992:	e029      	b.n	80069e8 <_scanf_chars+0x98>
 8006994:	2201      	movs	r2, #1
 8006996:	4252      	negs	r2, r2
 8006998:	e7e5      	b.n	8006966 <_scanf_chars+0x16>
 800699a:	2802      	cmp	r0, #2
 800699c:	d124      	bne.n	80069e8 <_scanf_chars+0x98>
 800699e:	682b      	ldr	r3, [r5, #0]
 80069a0:	4a1a      	ldr	r2, [pc, #104]	@ (8006a0c <_scanf_chars+0xbc>)
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	5cd3      	ldrb	r3, [r2, r3]
 80069a6:	2208      	movs	r2, #8
 80069a8:	4213      	tst	r3, r2
 80069aa:	d11d      	bne.n	80069e8 <_scanf_chars+0x98>
 80069ac:	2210      	movs	r2, #16
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	3601      	adds	r6, #1
 80069b2:	4213      	tst	r3, r2
 80069b4:	d103      	bne.n	80069be <_scanf_chars+0x6e>
 80069b6:	682b      	ldr	r3, [r5, #0]
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	703b      	strb	r3, [r7, #0]
 80069bc:	3701      	adds	r7, #1
 80069be:	682a      	ldr	r2, [r5, #0]
 80069c0:	686b      	ldr	r3, [r5, #4]
 80069c2:	3201      	adds	r2, #1
 80069c4:	602a      	str	r2, [r5, #0]
 80069c6:	68a2      	ldr	r2, [r4, #8]
 80069c8:	3b01      	subs	r3, #1
 80069ca:	3a01      	subs	r2, #1
 80069cc:	606b      	str	r3, [r5, #4]
 80069ce:	60a2      	str	r2, [r4, #8]
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	d009      	beq.n	80069e8 <_scanf_chars+0x98>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	dccf      	bgt.n	8006978 <_scanf_chars+0x28>
 80069d8:	23c0      	movs	r3, #192	@ 0xc0
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	0029      	movs	r1, r5
 80069de:	58e3      	ldr	r3, [r4, r3]
 80069e0:	9801      	ldr	r0, [sp, #4]
 80069e2:	4798      	blx	r3
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d0c7      	beq.n	8006978 <_scanf_chars+0x28>
 80069e8:	6822      	ldr	r2, [r4, #0]
 80069ea:	2310      	movs	r3, #16
 80069ec:	0011      	movs	r1, r2
 80069ee:	4019      	ands	r1, r3
 80069f0:	421a      	tst	r2, r3
 80069f2:	d106      	bne.n	8006a02 <_scanf_chars+0xb2>
 80069f4:	68e3      	ldr	r3, [r4, #12]
 80069f6:	3301      	adds	r3, #1
 80069f8:	60e3      	str	r3, [r4, #12]
 80069fa:	69a3      	ldr	r3, [r4, #24]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d000      	beq.n	8006a02 <_scanf_chars+0xb2>
 8006a00:	7039      	strb	r1, [r7, #0]
 8006a02:	2000      	movs	r0, #0
 8006a04:	6923      	ldr	r3, [r4, #16]
 8006a06:	199b      	adds	r3, r3, r6
 8006a08:	6123      	str	r3, [r4, #16]
 8006a0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a0c:	080071b7 	.word	0x080071b7

08006a10 <_scanf_i>:
 8006a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a12:	b08b      	sub	sp, #44	@ 0x2c
 8006a14:	9301      	str	r3, [sp, #4]
 8006a16:	4b78      	ldr	r3, [pc, #480]	@ (8006bf8 <_scanf_i+0x1e8>)
 8006a18:	0016      	movs	r6, r2
 8006a1a:	9004      	str	r0, [sp, #16]
 8006a1c:	aa07      	add	r2, sp, #28
 8006a1e:	cba1      	ldmia	r3!, {r0, r5, r7}
 8006a20:	c2a1      	stmia	r2!, {r0, r5, r7}
 8006a22:	4a76      	ldr	r2, [pc, #472]	@ (8006bfc <_scanf_i+0x1ec>)
 8006a24:	698b      	ldr	r3, [r1, #24]
 8006a26:	000c      	movs	r4, r1
 8006a28:	9205      	str	r2, [sp, #20]
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	d101      	bne.n	8006a32 <_scanf_i+0x22>
 8006a2e:	4b74      	ldr	r3, [pc, #464]	@ (8006c00 <_scanf_i+0x1f0>)
 8006a30:	9305      	str	r3, [sp, #20]
 8006a32:	22ae      	movs	r2, #174	@ 0xae
 8006a34:	2000      	movs	r0, #0
 8006a36:	68a3      	ldr	r3, [r4, #8]
 8006a38:	0052      	lsls	r2, r2, #1
 8006a3a:	1e59      	subs	r1, r3, #1
 8006a3c:	9003      	str	r0, [sp, #12]
 8006a3e:	4291      	cmp	r1, r2
 8006a40:	d905      	bls.n	8006a4e <_scanf_i+0x3e>
 8006a42:	3b5e      	subs	r3, #94	@ 0x5e
 8006a44:	3bff      	subs	r3, #255	@ 0xff
 8006a46:	9303      	str	r3, [sp, #12]
 8006a48:	235e      	movs	r3, #94	@ 0x5e
 8006a4a:	33ff      	adds	r3, #255	@ 0xff
 8006a4c:	60a3      	str	r3, [r4, #8]
 8006a4e:	0023      	movs	r3, r4
 8006a50:	331c      	adds	r3, #28
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	23d0      	movs	r3, #208	@ 0xd0
 8006a56:	2700      	movs	r7, #0
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	011b      	lsls	r3, r3, #4
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	6023      	str	r3, [r4, #0]
 8006a60:	9b00      	ldr	r3, [sp, #0]
 8006a62:	9302      	str	r3, [sp, #8]
 8006a64:	6833      	ldr	r3, [r6, #0]
 8006a66:	a807      	add	r0, sp, #28
 8006a68:	7819      	ldrb	r1, [r3, #0]
 8006a6a:	00bb      	lsls	r3, r7, #2
 8006a6c:	2202      	movs	r2, #2
 8006a6e:	5818      	ldr	r0, [r3, r0]
 8006a70:	f000 f96a 	bl	8006d48 <memchr>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	d029      	beq.n	8006acc <_scanf_i+0xbc>
 8006a78:	2f01      	cmp	r7, #1
 8006a7a:	d15e      	bne.n	8006b3a <_scanf_i+0x12a>
 8006a7c:	6863      	ldr	r3, [r4, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d106      	bne.n	8006a90 <_scanf_i+0x80>
 8006a82:	3308      	adds	r3, #8
 8006a84:	6822      	ldr	r2, [r4, #0]
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	33f9      	adds	r3, #249	@ 0xf9
 8006a8a:	33ff      	adds	r3, #255	@ 0xff
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	6023      	str	r3, [r4, #0]
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	4a5c      	ldr	r2, [pc, #368]	@ (8006c04 <_scanf_i+0x1f4>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	6023      	str	r3, [r4, #0]
 8006a98:	68a3      	ldr	r3, [r4, #8]
 8006a9a:	1e5a      	subs	r2, r3, #1
 8006a9c:	60a2      	str	r2, [r4, #8]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d014      	beq.n	8006acc <_scanf_i+0xbc>
 8006aa2:	6833      	ldr	r3, [r6, #0]
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	6032      	str	r2, [r6, #0]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	9a02      	ldr	r2, [sp, #8]
 8006aac:	7013      	strb	r3, [r2, #0]
 8006aae:	6873      	ldr	r3, [r6, #4]
 8006ab0:	1c55      	adds	r5, r2, #1
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	6073      	str	r3, [r6, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	dc07      	bgt.n	8006aca <_scanf_i+0xba>
 8006aba:	23c0      	movs	r3, #192	@ 0xc0
 8006abc:	005b      	lsls	r3, r3, #1
 8006abe:	0031      	movs	r1, r6
 8006ac0:	58e3      	ldr	r3, [r4, r3]
 8006ac2:	9804      	ldr	r0, [sp, #16]
 8006ac4:	4798      	blx	r3
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d17e      	bne.n	8006bc8 <_scanf_i+0x1b8>
 8006aca:	9502      	str	r5, [sp, #8]
 8006acc:	3701      	adds	r7, #1
 8006ace:	2f03      	cmp	r7, #3
 8006ad0:	d1c8      	bne.n	8006a64 <_scanf_i+0x54>
 8006ad2:	6863      	ldr	r3, [r4, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <_scanf_i+0xcc>
 8006ad8:	330a      	adds	r3, #10
 8006ada:	6063      	str	r3, [r4, #4]
 8006adc:	2700      	movs	r7, #0
 8006ade:	6863      	ldr	r3, [r4, #4]
 8006ae0:	4949      	ldr	r1, [pc, #292]	@ (8006c08 <_scanf_i+0x1f8>)
 8006ae2:	6960      	ldr	r0, [r4, #20]
 8006ae4:	1ac9      	subs	r1, r1, r3
 8006ae6:	f000 f893 	bl	8006c10 <__sccl>
 8006aea:	9d02      	ldr	r5, [sp, #8]
 8006aec:	68a3      	ldr	r3, [r4, #8]
 8006aee:	6820      	ldr	r0, [r4, #0]
 8006af0:	9302      	str	r3, [sp, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d03f      	beq.n	8006b76 <_scanf_i+0x166>
 8006af6:	6831      	ldr	r1, [r6, #0]
 8006af8:	6963      	ldr	r3, [r4, #20]
 8006afa:	780a      	ldrb	r2, [r1, #0]
 8006afc:	5c9b      	ldrb	r3, [r3, r2]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d039      	beq.n	8006b76 <_scanf_i+0x166>
 8006b02:	2a30      	cmp	r2, #48	@ 0x30
 8006b04:	d128      	bne.n	8006b58 <_scanf_i+0x148>
 8006b06:	2380      	movs	r3, #128	@ 0x80
 8006b08:	011b      	lsls	r3, r3, #4
 8006b0a:	4218      	tst	r0, r3
 8006b0c:	d024      	beq.n	8006b58 <_scanf_i+0x148>
 8006b0e:	9b03      	ldr	r3, [sp, #12]
 8006b10:	3701      	adds	r7, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d005      	beq.n	8006b22 <_scanf_i+0x112>
 8006b16:	001a      	movs	r2, r3
 8006b18:	9b02      	ldr	r3, [sp, #8]
 8006b1a:	3a01      	subs	r2, #1
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	9203      	str	r2, [sp, #12]
 8006b20:	60a3      	str	r3, [r4, #8]
 8006b22:	6873      	ldr	r3, [r6, #4]
 8006b24:	3b01      	subs	r3, #1
 8006b26:	6073      	str	r3, [r6, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	dd1c      	ble.n	8006b66 <_scanf_i+0x156>
 8006b2c:	6833      	ldr	r3, [r6, #0]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	6033      	str	r3, [r6, #0]
 8006b32:	68a3      	ldr	r3, [r4, #8]
 8006b34:	3b01      	subs	r3, #1
 8006b36:	60a3      	str	r3, [r4, #8]
 8006b38:	e7d8      	b.n	8006aec <_scanf_i+0xdc>
 8006b3a:	2f02      	cmp	r7, #2
 8006b3c:	d1ac      	bne.n	8006a98 <_scanf_i+0x88>
 8006b3e:	23c0      	movs	r3, #192	@ 0xc0
 8006b40:	2180      	movs	r1, #128	@ 0x80
 8006b42:	6822      	ldr	r2, [r4, #0]
 8006b44:	00db      	lsls	r3, r3, #3
 8006b46:	4013      	ands	r3, r2
 8006b48:	0089      	lsls	r1, r1, #2
 8006b4a:	428b      	cmp	r3, r1
 8006b4c:	d1c1      	bne.n	8006ad2 <_scanf_i+0xc2>
 8006b4e:	2310      	movs	r3, #16
 8006b50:	6063      	str	r3, [r4, #4]
 8006b52:	33f0      	adds	r3, #240	@ 0xf0
 8006b54:	4313      	orrs	r3, r2
 8006b56:	e79e      	b.n	8006a96 <_scanf_i+0x86>
 8006b58:	4b2c      	ldr	r3, [pc, #176]	@ (8006c0c <_scanf_i+0x1fc>)
 8006b5a:	4003      	ands	r3, r0
 8006b5c:	6023      	str	r3, [r4, #0]
 8006b5e:	780b      	ldrb	r3, [r1, #0]
 8006b60:	702b      	strb	r3, [r5, #0]
 8006b62:	3501      	adds	r5, #1
 8006b64:	e7dd      	b.n	8006b22 <_scanf_i+0x112>
 8006b66:	23c0      	movs	r3, #192	@ 0xc0
 8006b68:	005b      	lsls	r3, r3, #1
 8006b6a:	0031      	movs	r1, r6
 8006b6c:	58e3      	ldr	r3, [r4, r3]
 8006b6e:	9804      	ldr	r0, [sp, #16]
 8006b70:	4798      	blx	r3
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d0dd      	beq.n	8006b32 <_scanf_i+0x122>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	05db      	lsls	r3, r3, #23
 8006b7a:	d50e      	bpl.n	8006b9a <_scanf_i+0x18a>
 8006b7c:	9b00      	ldr	r3, [sp, #0]
 8006b7e:	429d      	cmp	r5, r3
 8006b80:	d907      	bls.n	8006b92 <_scanf_i+0x182>
 8006b82:	23be      	movs	r3, #190	@ 0xbe
 8006b84:	3d01      	subs	r5, #1
 8006b86:	005b      	lsls	r3, r3, #1
 8006b88:	0032      	movs	r2, r6
 8006b8a:	7829      	ldrb	r1, [r5, #0]
 8006b8c:	58e3      	ldr	r3, [r4, r3]
 8006b8e:	9804      	ldr	r0, [sp, #16]
 8006b90:	4798      	blx	r3
 8006b92:	9b00      	ldr	r3, [sp, #0]
 8006b94:	2001      	movs	r0, #1
 8006b96:	429d      	cmp	r5, r3
 8006b98:	d029      	beq.n	8006bee <_scanf_i+0x1de>
 8006b9a:	6821      	ldr	r1, [r4, #0]
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	000a      	movs	r2, r1
 8006ba0:	401a      	ands	r2, r3
 8006ba2:	4219      	tst	r1, r3
 8006ba4:	d11c      	bne.n	8006be0 <_scanf_i+0x1d0>
 8006ba6:	702a      	strb	r2, [r5, #0]
 8006ba8:	6863      	ldr	r3, [r4, #4]
 8006baa:	9900      	ldr	r1, [sp, #0]
 8006bac:	9804      	ldr	r0, [sp, #16]
 8006bae:	9e05      	ldr	r6, [sp, #20]
 8006bb0:	47b0      	blx	r6
 8006bb2:	9b01      	ldr	r3, [sp, #4]
 8006bb4:	6822      	ldr	r2, [r4, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	0691      	lsls	r1, r2, #26
 8006bba:	d507      	bpl.n	8006bcc <_scanf_i+0x1bc>
 8006bbc:	9901      	ldr	r1, [sp, #4]
 8006bbe:	1d1a      	adds	r2, r3, #4
 8006bc0:	600a      	str	r2, [r1, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6018      	str	r0, [r3, #0]
 8006bc6:	e008      	b.n	8006bda <_scanf_i+0x1ca>
 8006bc8:	2700      	movs	r7, #0
 8006bca:	e7d4      	b.n	8006b76 <_scanf_i+0x166>
 8006bcc:	1d19      	adds	r1, r3, #4
 8006bce:	07d6      	lsls	r6, r2, #31
 8006bd0:	d50f      	bpl.n	8006bf2 <_scanf_i+0x1e2>
 8006bd2:	9a01      	ldr	r2, [sp, #4]
 8006bd4:	6011      	str	r1, [r2, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	8018      	strh	r0, [r3, #0]
 8006bda:	68e3      	ldr	r3, [r4, #12]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	60e3      	str	r3, [r4, #12]
 8006be0:	2000      	movs	r0, #0
 8006be2:	9b00      	ldr	r3, [sp, #0]
 8006be4:	1aed      	subs	r5, r5, r3
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	19ed      	adds	r5, r5, r7
 8006bea:	195b      	adds	r3, r3, r5
 8006bec:	6123      	str	r3, [r4, #16]
 8006bee:	b00b      	add	sp, #44	@ 0x2c
 8006bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf2:	9a01      	ldr	r2, [sp, #4]
 8006bf4:	6011      	str	r1, [r2, #0]
 8006bf6:	e7e4      	b.n	8006bc2 <_scanf_i+0x1b2>
 8006bf8:	08007074 	.word	0x08007074
 8006bfc:	08006ff1 	.word	0x08006ff1
 8006c00:	08006ee5 	.word	0x08006ee5
 8006c04:	fffffaff 	.word	0xfffffaff
 8006c08:	080071ab 	.word	0x080071ab
 8006c0c:	fffff6ff 	.word	0xfffff6ff

08006c10 <__sccl>:
 8006c10:	b570      	push	{r4, r5, r6, lr}
 8006c12:	780b      	ldrb	r3, [r1, #0]
 8006c14:	0004      	movs	r4, r0
 8006c16:	2b5e      	cmp	r3, #94	@ 0x5e
 8006c18:	d019      	beq.n	8006c4e <__sccl+0x3e>
 8006c1a:	1c4d      	adds	r5, r1, #1
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	0022      	movs	r2, r4
 8006c20:	1c60      	adds	r0, r4, #1
 8006c22:	30ff      	adds	r0, #255	@ 0xff
 8006c24:	7011      	strb	r1, [r2, #0]
 8006c26:	3201      	adds	r2, #1
 8006c28:	4282      	cmp	r2, r0
 8006c2a:	d1fb      	bne.n	8006c24 <__sccl+0x14>
 8006c2c:	1e68      	subs	r0, r5, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d026      	beq.n	8006c80 <__sccl+0x70>
 8006c32:	2601      	movs	r6, #1
 8006c34:	404e      	eors	r6, r1
 8006c36:	0028      	movs	r0, r5
 8006c38:	54e6      	strb	r6, [r4, r3]
 8006c3a:	7801      	ldrb	r1, [r0, #0]
 8006c3c:	1c45      	adds	r5, r0, #1
 8006c3e:	292d      	cmp	r1, #45	@ 0x2d
 8006c40:	d009      	beq.n	8006c56 <__sccl+0x46>
 8006c42:	295d      	cmp	r1, #93	@ 0x5d
 8006c44:	d01b      	beq.n	8006c7e <__sccl+0x6e>
 8006c46:	2900      	cmp	r1, #0
 8006c48:	d01a      	beq.n	8006c80 <__sccl+0x70>
 8006c4a:	000b      	movs	r3, r1
 8006c4c:	e7f3      	b.n	8006c36 <__sccl+0x26>
 8006c4e:	784b      	ldrb	r3, [r1, #1]
 8006c50:	1c8d      	adds	r5, r1, #2
 8006c52:	2101      	movs	r1, #1
 8006c54:	e7e3      	b.n	8006c1e <__sccl+0xe>
 8006c56:	7842      	ldrb	r2, [r0, #1]
 8006c58:	2a5d      	cmp	r2, #93	@ 0x5d
 8006c5a:	d0f6      	beq.n	8006c4a <__sccl+0x3a>
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	dcf4      	bgt.n	8006c4a <__sccl+0x3a>
 8006c60:	0019      	movs	r1, r3
 8006c62:	3002      	adds	r0, #2
 8006c64:	3101      	adds	r1, #1
 8006c66:	5466      	strb	r6, [r4, r1]
 8006c68:	428a      	cmp	r2, r1
 8006c6a:	dcfb      	bgt.n	8006c64 <__sccl+0x54>
 8006c6c:	1c59      	adds	r1, r3, #1
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	db02      	blt.n	8006c78 <__sccl+0x68>
 8006c72:	2200      	movs	r2, #0
 8006c74:	188b      	adds	r3, r1, r2
 8006c76:	e7e0      	b.n	8006c3a <__sccl+0x2a>
 8006c78:	1ad2      	subs	r2, r2, r3
 8006c7a:	3a01      	subs	r2, #1
 8006c7c:	e7fa      	b.n	8006c74 <__sccl+0x64>
 8006c7e:	0028      	movs	r0, r5
 8006c80:	bd70      	pop	{r4, r5, r6, pc}
	...

08006c84 <__submore>:
 8006c84:	000b      	movs	r3, r1
 8006c86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c88:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8006c8a:	3344      	adds	r3, #68	@ 0x44
 8006c8c:	000c      	movs	r4, r1
 8006c8e:	429d      	cmp	r5, r3
 8006c90:	d11c      	bne.n	8006ccc <__submore+0x48>
 8006c92:	2680      	movs	r6, #128	@ 0x80
 8006c94:	00f6      	lsls	r6, r6, #3
 8006c96:	0031      	movs	r1, r6
 8006c98:	f7ff f930 	bl	8005efc <_malloc_r>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d102      	bne.n	8006ca6 <__submore+0x22>
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	4240      	negs	r0, r0
 8006ca4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ca6:	0023      	movs	r3, r4
 8006ca8:	6360      	str	r0, [r4, #52]	@ 0x34
 8006caa:	63a6      	str	r6, [r4, #56]	@ 0x38
 8006cac:	3346      	adds	r3, #70	@ 0x46
 8006cae:	781a      	ldrb	r2, [r3, #0]
 8006cb0:	4b10      	ldr	r3, [pc, #64]	@ (8006cf4 <__submore+0x70>)
 8006cb2:	54c2      	strb	r2, [r0, r3]
 8006cb4:	0023      	movs	r3, r4
 8006cb6:	3345      	adds	r3, #69	@ 0x45
 8006cb8:	781a      	ldrb	r2, [r3, #0]
 8006cba:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf8 <__submore+0x74>)
 8006cbc:	54c2      	strb	r2, [r0, r3]
 8006cbe:	782a      	ldrb	r2, [r5, #0]
 8006cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8006cfc <__submore+0x78>)
 8006cc2:	54c2      	strb	r2, [r0, r3]
 8006cc4:	18c0      	adds	r0, r0, r3
 8006cc6:	6020      	str	r0, [r4, #0]
 8006cc8:	2000      	movs	r0, #0
 8006cca:	e7eb      	b.n	8006ca4 <__submore+0x20>
 8006ccc:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 8006cce:	0029      	movs	r1, r5
 8006cd0:	0073      	lsls	r3, r6, #1
 8006cd2:	001a      	movs	r2, r3
 8006cd4:	9301      	str	r3, [sp, #4]
 8006cd6:	f000 f84b 	bl	8006d70 <_realloc_r>
 8006cda:	1e05      	subs	r5, r0, #0
 8006cdc:	d0e0      	beq.n	8006ca0 <__submore+0x1c>
 8006cde:	1987      	adds	r7, r0, r6
 8006ce0:	0001      	movs	r1, r0
 8006ce2:	0032      	movs	r2, r6
 8006ce4:	0038      	movs	r0, r7
 8006ce6:	f000 f83a 	bl	8006d5e <memcpy>
 8006cea:	9b01      	ldr	r3, [sp, #4]
 8006cec:	6027      	str	r7, [r4, #0]
 8006cee:	6365      	str	r5, [r4, #52]	@ 0x34
 8006cf0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006cf2:	e7e9      	b.n	8006cc8 <__submore+0x44>
 8006cf4:	000003ff 	.word	0x000003ff
 8006cf8:	000003fe 	.word	0x000003fe
 8006cfc:	000003fd 	.word	0x000003fd

08006d00 <memmove>:
 8006d00:	b510      	push	{r4, lr}
 8006d02:	4288      	cmp	r0, r1
 8006d04:	d902      	bls.n	8006d0c <memmove+0xc>
 8006d06:	188b      	adds	r3, r1, r2
 8006d08:	4298      	cmp	r0, r3
 8006d0a:	d308      	bcc.n	8006d1e <memmove+0x1e>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d007      	beq.n	8006d22 <memmove+0x22>
 8006d12:	5ccc      	ldrb	r4, [r1, r3]
 8006d14:	54c4      	strb	r4, [r0, r3]
 8006d16:	3301      	adds	r3, #1
 8006d18:	e7f9      	b.n	8006d0e <memmove+0xe>
 8006d1a:	5c8b      	ldrb	r3, [r1, r2]
 8006d1c:	5483      	strb	r3, [r0, r2]
 8006d1e:	3a01      	subs	r2, #1
 8006d20:	d2fb      	bcs.n	8006d1a <memmove+0x1a>
 8006d22:	bd10      	pop	{r4, pc}

08006d24 <_sbrk_r>:
 8006d24:	2300      	movs	r3, #0
 8006d26:	b570      	push	{r4, r5, r6, lr}
 8006d28:	4d06      	ldr	r5, [pc, #24]	@ (8006d44 <_sbrk_r+0x20>)
 8006d2a:	0004      	movs	r4, r0
 8006d2c:	0008      	movs	r0, r1
 8006d2e:	602b      	str	r3, [r5, #0]
 8006d30:	f7fb fb44 	bl	80023bc <_sbrk>
 8006d34:	1c43      	adds	r3, r0, #1
 8006d36:	d103      	bne.n	8006d40 <_sbrk_r+0x1c>
 8006d38:	682b      	ldr	r3, [r5, #0]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d000      	beq.n	8006d40 <_sbrk_r+0x1c>
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	bd70      	pop	{r4, r5, r6, pc}
 8006d42:	46c0      	nop			@ (mov r8, r8)
 8006d44:	20000390 	.word	0x20000390

08006d48 <memchr>:
 8006d48:	b2c9      	uxtb	r1, r1
 8006d4a:	1882      	adds	r2, r0, r2
 8006d4c:	4290      	cmp	r0, r2
 8006d4e:	d101      	bne.n	8006d54 <memchr+0xc>
 8006d50:	2000      	movs	r0, #0
 8006d52:	4770      	bx	lr
 8006d54:	7803      	ldrb	r3, [r0, #0]
 8006d56:	428b      	cmp	r3, r1
 8006d58:	d0fb      	beq.n	8006d52 <memchr+0xa>
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	e7f6      	b.n	8006d4c <memchr+0x4>

08006d5e <memcpy>:
 8006d5e:	2300      	movs	r3, #0
 8006d60:	b510      	push	{r4, lr}
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d100      	bne.n	8006d68 <memcpy+0xa>
 8006d66:	bd10      	pop	{r4, pc}
 8006d68:	5ccc      	ldrb	r4, [r1, r3]
 8006d6a:	54c4      	strb	r4, [r0, r3]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	e7f8      	b.n	8006d62 <memcpy+0x4>

08006d70 <_realloc_r>:
 8006d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d72:	0006      	movs	r6, r0
 8006d74:	000c      	movs	r4, r1
 8006d76:	0015      	movs	r5, r2
 8006d78:	2900      	cmp	r1, #0
 8006d7a:	d105      	bne.n	8006d88 <_realloc_r+0x18>
 8006d7c:	0011      	movs	r1, r2
 8006d7e:	f7ff f8bd 	bl	8005efc <_malloc_r>
 8006d82:	0004      	movs	r4, r0
 8006d84:	0020      	movs	r0, r4
 8006d86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d88:	2a00      	cmp	r2, #0
 8006d8a:	d103      	bne.n	8006d94 <_realloc_r+0x24>
 8006d8c:	f7ff f84a 	bl	8005e24 <_free_r>
 8006d90:	002c      	movs	r4, r5
 8006d92:	e7f7      	b.n	8006d84 <_realloc_r+0x14>
 8006d94:	f000 f930 	bl	8006ff8 <_malloc_usable_size_r>
 8006d98:	0007      	movs	r7, r0
 8006d9a:	4285      	cmp	r5, r0
 8006d9c:	d802      	bhi.n	8006da4 <_realloc_r+0x34>
 8006d9e:	0843      	lsrs	r3, r0, #1
 8006da0:	42ab      	cmp	r3, r5
 8006da2:	d3ef      	bcc.n	8006d84 <_realloc_r+0x14>
 8006da4:	0029      	movs	r1, r5
 8006da6:	0030      	movs	r0, r6
 8006da8:	f7ff f8a8 	bl	8005efc <_malloc_r>
 8006dac:	9001      	str	r0, [sp, #4]
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d101      	bne.n	8006db6 <_realloc_r+0x46>
 8006db2:	9c01      	ldr	r4, [sp, #4]
 8006db4:	e7e6      	b.n	8006d84 <_realloc_r+0x14>
 8006db6:	002a      	movs	r2, r5
 8006db8:	42bd      	cmp	r5, r7
 8006dba:	d900      	bls.n	8006dbe <_realloc_r+0x4e>
 8006dbc:	003a      	movs	r2, r7
 8006dbe:	0021      	movs	r1, r4
 8006dc0:	9801      	ldr	r0, [sp, #4]
 8006dc2:	f7ff ffcc 	bl	8006d5e <memcpy>
 8006dc6:	0021      	movs	r1, r4
 8006dc8:	0030      	movs	r0, r6
 8006dca:	f7ff f82b 	bl	8005e24 <_free_r>
 8006dce:	e7f0      	b.n	8006db2 <_realloc_r+0x42>

08006dd0 <_strtol_l.isra.0>:
 8006dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	0017      	movs	r7, r2
 8006dd6:	001e      	movs	r6, r3
 8006dd8:	9003      	str	r0, [sp, #12]
 8006dda:	9101      	str	r1, [sp, #4]
 8006ddc:	2b24      	cmp	r3, #36	@ 0x24
 8006dde:	d823      	bhi.n	8006e28 <_strtol_l.isra.0+0x58>
 8006de0:	000c      	movs	r4, r1
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d020      	beq.n	8006e28 <_strtol_l.isra.0+0x58>
 8006de6:	4b3d      	ldr	r3, [pc, #244]	@ (8006edc <_strtol_l.isra.0+0x10c>)
 8006de8:	2208      	movs	r2, #8
 8006dea:	469c      	mov	ip, r3
 8006dec:	0023      	movs	r3, r4
 8006dee:	4661      	mov	r1, ip
 8006df0:	781d      	ldrb	r5, [r3, #0]
 8006df2:	3401      	adds	r4, #1
 8006df4:	5d48      	ldrb	r0, [r1, r5]
 8006df6:	0001      	movs	r1, r0
 8006df8:	4011      	ands	r1, r2
 8006dfa:	4210      	tst	r0, r2
 8006dfc:	d1f6      	bne.n	8006dec <_strtol_l.isra.0+0x1c>
 8006dfe:	2d2d      	cmp	r5, #45	@ 0x2d
 8006e00:	d119      	bne.n	8006e36 <_strtol_l.isra.0+0x66>
 8006e02:	7825      	ldrb	r5, [r4, #0]
 8006e04:	1c9c      	adds	r4, r3, #2
 8006e06:	2301      	movs	r3, #1
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	2210      	movs	r2, #16
 8006e0c:	0033      	movs	r3, r6
 8006e0e:	4393      	bics	r3, r2
 8006e10:	d11d      	bne.n	8006e4e <_strtol_l.isra.0+0x7e>
 8006e12:	2d30      	cmp	r5, #48	@ 0x30
 8006e14:	d115      	bne.n	8006e42 <_strtol_l.isra.0+0x72>
 8006e16:	2120      	movs	r1, #32
 8006e18:	7823      	ldrb	r3, [r4, #0]
 8006e1a:	438b      	bics	r3, r1
 8006e1c:	2b58      	cmp	r3, #88	@ 0x58
 8006e1e:	d110      	bne.n	8006e42 <_strtol_l.isra.0+0x72>
 8006e20:	7865      	ldrb	r5, [r4, #1]
 8006e22:	3402      	adds	r4, #2
 8006e24:	2610      	movs	r6, #16
 8006e26:	e012      	b.n	8006e4e <_strtol_l.isra.0+0x7e>
 8006e28:	f7fe ffd0 	bl	8005dcc <__errno>
 8006e2c:	2316      	movs	r3, #22
 8006e2e:	6003      	str	r3, [r0, #0]
 8006e30:	2000      	movs	r0, #0
 8006e32:	b005      	add	sp, #20
 8006e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e36:	9100      	str	r1, [sp, #0]
 8006e38:	2d2b      	cmp	r5, #43	@ 0x2b
 8006e3a:	d1e6      	bne.n	8006e0a <_strtol_l.isra.0+0x3a>
 8006e3c:	7825      	ldrb	r5, [r4, #0]
 8006e3e:	1c9c      	adds	r4, r3, #2
 8006e40:	e7e3      	b.n	8006e0a <_strtol_l.isra.0+0x3a>
 8006e42:	2e00      	cmp	r6, #0
 8006e44:	d1ee      	bne.n	8006e24 <_strtol_l.isra.0+0x54>
 8006e46:	360a      	adds	r6, #10
 8006e48:	2d30      	cmp	r5, #48	@ 0x30
 8006e4a:	d100      	bne.n	8006e4e <_strtol_l.isra.0+0x7e>
 8006e4c:	3e02      	subs	r6, #2
 8006e4e:	4a24      	ldr	r2, [pc, #144]	@ (8006ee0 <_strtol_l.isra.0+0x110>)
 8006e50:	9b00      	ldr	r3, [sp, #0]
 8006e52:	4694      	mov	ip, r2
 8006e54:	4463      	add	r3, ip
 8006e56:	0031      	movs	r1, r6
 8006e58:	0018      	movs	r0, r3
 8006e5a:	9302      	str	r3, [sp, #8]
 8006e5c:	f7f9 f9f6 	bl	800024c <__aeabi_uidivmod>
 8006e60:	2200      	movs	r2, #0
 8006e62:	4684      	mov	ip, r0
 8006e64:	0010      	movs	r0, r2
 8006e66:	002b      	movs	r3, r5
 8006e68:	3b30      	subs	r3, #48	@ 0x30
 8006e6a:	2b09      	cmp	r3, #9
 8006e6c:	d811      	bhi.n	8006e92 <_strtol_l.isra.0+0xc2>
 8006e6e:	001d      	movs	r5, r3
 8006e70:	42ae      	cmp	r6, r5
 8006e72:	dd1d      	ble.n	8006eb0 <_strtol_l.isra.0+0xe0>
 8006e74:	1c53      	adds	r3, r2, #1
 8006e76:	d009      	beq.n	8006e8c <_strtol_l.isra.0+0xbc>
 8006e78:	2201      	movs	r2, #1
 8006e7a:	4252      	negs	r2, r2
 8006e7c:	4584      	cmp	ip, r0
 8006e7e:	d305      	bcc.n	8006e8c <_strtol_l.isra.0+0xbc>
 8006e80:	d101      	bne.n	8006e86 <_strtol_l.isra.0+0xb6>
 8006e82:	42a9      	cmp	r1, r5
 8006e84:	db11      	blt.n	8006eaa <_strtol_l.isra.0+0xda>
 8006e86:	2201      	movs	r2, #1
 8006e88:	4370      	muls	r0, r6
 8006e8a:	1828      	adds	r0, r5, r0
 8006e8c:	7825      	ldrb	r5, [r4, #0]
 8006e8e:	3401      	adds	r4, #1
 8006e90:	e7e9      	b.n	8006e66 <_strtol_l.isra.0+0x96>
 8006e92:	002b      	movs	r3, r5
 8006e94:	3b41      	subs	r3, #65	@ 0x41
 8006e96:	2b19      	cmp	r3, #25
 8006e98:	d801      	bhi.n	8006e9e <_strtol_l.isra.0+0xce>
 8006e9a:	3d37      	subs	r5, #55	@ 0x37
 8006e9c:	e7e8      	b.n	8006e70 <_strtol_l.isra.0+0xa0>
 8006e9e:	002b      	movs	r3, r5
 8006ea0:	3b61      	subs	r3, #97	@ 0x61
 8006ea2:	2b19      	cmp	r3, #25
 8006ea4:	d804      	bhi.n	8006eb0 <_strtol_l.isra.0+0xe0>
 8006ea6:	3d57      	subs	r5, #87	@ 0x57
 8006ea8:	e7e2      	b.n	8006e70 <_strtol_l.isra.0+0xa0>
 8006eaa:	2201      	movs	r2, #1
 8006eac:	4252      	negs	r2, r2
 8006eae:	e7ed      	b.n	8006e8c <_strtol_l.isra.0+0xbc>
 8006eb0:	1c53      	adds	r3, r2, #1
 8006eb2:	d108      	bne.n	8006ec6 <_strtol_l.isra.0+0xf6>
 8006eb4:	2322      	movs	r3, #34	@ 0x22
 8006eb6:	9a03      	ldr	r2, [sp, #12]
 8006eb8:	9802      	ldr	r0, [sp, #8]
 8006eba:	6013      	str	r3, [r2, #0]
 8006ebc:	2f00      	cmp	r7, #0
 8006ebe:	d0b8      	beq.n	8006e32 <_strtol_l.isra.0+0x62>
 8006ec0:	1e63      	subs	r3, r4, #1
 8006ec2:	9301      	str	r3, [sp, #4]
 8006ec4:	e007      	b.n	8006ed6 <_strtol_l.isra.0+0x106>
 8006ec6:	9b00      	ldr	r3, [sp, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d000      	beq.n	8006ece <_strtol_l.isra.0+0xfe>
 8006ecc:	4240      	negs	r0, r0
 8006ece:	2f00      	cmp	r7, #0
 8006ed0:	d0af      	beq.n	8006e32 <_strtol_l.isra.0+0x62>
 8006ed2:	2a00      	cmp	r2, #0
 8006ed4:	d1f4      	bne.n	8006ec0 <_strtol_l.isra.0+0xf0>
 8006ed6:	9b01      	ldr	r3, [sp, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
 8006eda:	e7aa      	b.n	8006e32 <_strtol_l.isra.0+0x62>
 8006edc:	080071b7 	.word	0x080071b7
 8006ee0:	7fffffff 	.word	0x7fffffff

08006ee4 <_strtol_r>:
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	f7ff ff73 	bl	8006dd0 <_strtol_l.isra.0>
 8006eea:	bd10      	pop	{r4, pc}

08006eec <_strtoul_l.isra.0>:
 8006eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eee:	001e      	movs	r6, r3
 8006ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8006fec <_strtoul_l.isra.0+0x100>)
 8006ef2:	0017      	movs	r7, r2
 8006ef4:	000c      	movs	r4, r1
 8006ef6:	469c      	mov	ip, r3
 8006ef8:	2208      	movs	r2, #8
 8006efa:	b085      	sub	sp, #20
 8006efc:	9003      	str	r0, [sp, #12]
 8006efe:	9100      	str	r1, [sp, #0]
 8006f00:	0023      	movs	r3, r4
 8006f02:	4661      	mov	r1, ip
 8006f04:	781d      	ldrb	r5, [r3, #0]
 8006f06:	3401      	adds	r4, #1
 8006f08:	5d48      	ldrb	r0, [r1, r5]
 8006f0a:	0001      	movs	r1, r0
 8006f0c:	4011      	ands	r1, r2
 8006f0e:	4210      	tst	r0, r2
 8006f10:	d1f6      	bne.n	8006f00 <_strtoul_l.isra.0+0x14>
 8006f12:	2d2d      	cmp	r5, #45	@ 0x2d
 8006f14:	d112      	bne.n	8006f3c <_strtoul_l.isra.0+0x50>
 8006f16:	7825      	ldrb	r5, [r4, #0]
 8006f18:	1c9c      	adds	r4, r3, #2
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	9302      	str	r3, [sp, #8]
 8006f1e:	2210      	movs	r2, #16
 8006f20:	0033      	movs	r3, r6
 8006f22:	4393      	bics	r3, r2
 8006f24:	d116      	bne.n	8006f54 <_strtoul_l.isra.0+0x68>
 8006f26:	2d30      	cmp	r5, #48	@ 0x30
 8006f28:	d10e      	bne.n	8006f48 <_strtoul_l.isra.0+0x5c>
 8006f2a:	2120      	movs	r1, #32
 8006f2c:	7823      	ldrb	r3, [r4, #0]
 8006f2e:	438b      	bics	r3, r1
 8006f30:	2b58      	cmp	r3, #88	@ 0x58
 8006f32:	d109      	bne.n	8006f48 <_strtoul_l.isra.0+0x5c>
 8006f34:	7865      	ldrb	r5, [r4, #1]
 8006f36:	3402      	adds	r4, #2
 8006f38:	2610      	movs	r6, #16
 8006f3a:	e00b      	b.n	8006f54 <_strtoul_l.isra.0+0x68>
 8006f3c:	9102      	str	r1, [sp, #8]
 8006f3e:	2d2b      	cmp	r5, #43	@ 0x2b
 8006f40:	d1ed      	bne.n	8006f1e <_strtoul_l.isra.0+0x32>
 8006f42:	7825      	ldrb	r5, [r4, #0]
 8006f44:	1c9c      	adds	r4, r3, #2
 8006f46:	e7ea      	b.n	8006f1e <_strtoul_l.isra.0+0x32>
 8006f48:	2e00      	cmp	r6, #0
 8006f4a:	d1f5      	bne.n	8006f38 <_strtoul_l.isra.0+0x4c>
 8006f4c:	360a      	adds	r6, #10
 8006f4e:	2d30      	cmp	r5, #48	@ 0x30
 8006f50:	d100      	bne.n	8006f54 <_strtoul_l.isra.0+0x68>
 8006f52:	3e02      	subs	r6, #2
 8006f54:	2001      	movs	r0, #1
 8006f56:	0031      	movs	r1, r6
 8006f58:	4240      	negs	r0, r0
 8006f5a:	f7f9 f8f1 	bl	8000140 <__udivsi3>
 8006f5e:	9001      	str	r0, [sp, #4]
 8006f60:	2001      	movs	r0, #1
 8006f62:	0031      	movs	r1, r6
 8006f64:	4240      	negs	r0, r0
 8006f66:	f7f9 f971 	bl	800024c <__aeabi_uidivmod>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	0018      	movs	r0, r3
 8006f70:	4694      	mov	ip, r2
 8006f72:	002a      	movs	r2, r5
 8006f74:	3a30      	subs	r2, #48	@ 0x30
 8006f76:	2a09      	cmp	r2, #9
 8006f78:	d812      	bhi.n	8006fa0 <_strtoul_l.isra.0+0xb4>
 8006f7a:	0015      	movs	r5, r2
 8006f7c:	42ae      	cmp	r6, r5
 8006f7e:	dd1e      	ble.n	8006fbe <_strtoul_l.isra.0+0xd2>
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	d00a      	beq.n	8006f9a <_strtoul_l.isra.0+0xae>
 8006f84:	2301      	movs	r3, #1
 8006f86:	9a01      	ldr	r2, [sp, #4]
 8006f88:	425b      	negs	r3, r3
 8006f8a:	4282      	cmp	r2, r0
 8006f8c:	d305      	bcc.n	8006f9a <_strtoul_l.isra.0+0xae>
 8006f8e:	d101      	bne.n	8006f94 <_strtoul_l.isra.0+0xa8>
 8006f90:	42a9      	cmp	r1, r5
 8006f92:	db11      	blt.n	8006fb8 <_strtoul_l.isra.0+0xcc>
 8006f94:	4663      	mov	r3, ip
 8006f96:	4370      	muls	r0, r6
 8006f98:	1828      	adds	r0, r5, r0
 8006f9a:	7825      	ldrb	r5, [r4, #0]
 8006f9c:	3401      	adds	r4, #1
 8006f9e:	e7e8      	b.n	8006f72 <_strtoul_l.isra.0+0x86>
 8006fa0:	002a      	movs	r2, r5
 8006fa2:	3a41      	subs	r2, #65	@ 0x41
 8006fa4:	2a19      	cmp	r2, #25
 8006fa6:	d801      	bhi.n	8006fac <_strtoul_l.isra.0+0xc0>
 8006fa8:	3d37      	subs	r5, #55	@ 0x37
 8006faa:	e7e7      	b.n	8006f7c <_strtoul_l.isra.0+0x90>
 8006fac:	002a      	movs	r2, r5
 8006fae:	3a61      	subs	r2, #97	@ 0x61
 8006fb0:	2a19      	cmp	r2, #25
 8006fb2:	d804      	bhi.n	8006fbe <_strtoul_l.isra.0+0xd2>
 8006fb4:	3d57      	subs	r5, #87	@ 0x57
 8006fb6:	e7e1      	b.n	8006f7c <_strtoul_l.isra.0+0x90>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	425b      	negs	r3, r3
 8006fbc:	e7ed      	b.n	8006f9a <_strtoul_l.isra.0+0xae>
 8006fbe:	1c5a      	adds	r2, r3, #1
 8006fc0:	d107      	bne.n	8006fd2 <_strtoul_l.isra.0+0xe6>
 8006fc2:	2222      	movs	r2, #34	@ 0x22
 8006fc4:	9903      	ldr	r1, [sp, #12]
 8006fc6:	0018      	movs	r0, r3
 8006fc8:	600a      	str	r2, [r1, #0]
 8006fca:	2f00      	cmp	r7, #0
 8006fcc:	d109      	bne.n	8006fe2 <_strtoul_l.isra.0+0xf6>
 8006fce:	b005      	add	sp, #20
 8006fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fd2:	9a02      	ldr	r2, [sp, #8]
 8006fd4:	2a00      	cmp	r2, #0
 8006fd6:	d000      	beq.n	8006fda <_strtoul_l.isra.0+0xee>
 8006fd8:	4240      	negs	r0, r0
 8006fda:	2f00      	cmp	r7, #0
 8006fdc:	d0f7      	beq.n	8006fce <_strtoul_l.isra.0+0xe2>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d001      	beq.n	8006fe6 <_strtoul_l.isra.0+0xfa>
 8006fe2:	1e63      	subs	r3, r4, #1
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	9b00      	ldr	r3, [sp, #0]
 8006fe8:	603b      	str	r3, [r7, #0]
 8006fea:	e7f0      	b.n	8006fce <_strtoul_l.isra.0+0xe2>
 8006fec:	080071b7 	.word	0x080071b7

08006ff0 <_strtoul_r>:
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	f7ff ff7b 	bl	8006eec <_strtoul_l.isra.0>
 8006ff6:	bd10      	pop	{r4, pc}

08006ff8 <_malloc_usable_size_r>:
 8006ff8:	1f0b      	subs	r3, r1, #4
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	1f18      	subs	r0, r3, #4
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	da01      	bge.n	8007006 <_malloc_usable_size_r+0xe>
 8007002:	580b      	ldr	r3, [r1, r0]
 8007004:	18c0      	adds	r0, r0, r3
 8007006:	4770      	bx	lr

08007008 <_init>:
 8007008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800700a:	46c0      	nop			@ (mov r8, r8)
 800700c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800700e:	bc08      	pop	{r3}
 8007010:	469e      	mov	lr, r3
 8007012:	4770      	bx	lr

08007014 <_fini>:
 8007014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007016:	46c0      	nop			@ (mov r8, r8)
 8007018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701a:	bc08      	pop	{r3}
 800701c:	469e      	mov	lr, r3
 800701e:	4770      	bx	lr
