<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AggressiveAntiDepBreaker.cpp source code [llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='AggressiveAntiDepBreaker.cpp.html'>AggressiveAntiDepBreaker.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AggressiveAntiDepBreaker.cpp - Anti-dep breaker --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AggressiveAntiDepBreaker class, which</i></td></tr>
<tr><th id="10">10</th><td><i>// implements register anti-dependence breaking during post-RA</i></td></tr>
<tr><th id="11">11</th><td><i>// scheduling. It attempts to break all anti-dependencies within a</i></td></tr>
<tr><th id="12">12</th><td><i>// block.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AggressiveAntiDepBreaker.h.html">"AggressiveAntiDepBreaker.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "post-RA-sched"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i  data-doc="DebugDiv">// If DebugDiv &gt; 0 then only break antidep with (ID % DebugDiv) == DebugMod</i></td></tr>
<tr><th id="49">49</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="50">50</th><td><dfn class="tu decl def" id="DebugDiv" title='DebugDiv' data-type='cl::opt&lt;int&gt;' data-ref="DebugDiv">DebugDiv</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"agg-antidep-debugdiv"</q>,</td></tr>
<tr><th id="51">51</th><td>         <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Debug control for aggressive anti-dep breaker"</q>),</td></tr>
<tr><th id="52">52</th><td>         <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="55">55</th><td><dfn class="tu decl def" id="DebugMod" title='DebugMod' data-type='cl::opt&lt;int&gt;' data-ref="DebugMod">DebugMod</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"agg-antidep-debugmod"</q>,</td></tr>
<tr><th id="56">56</th><td>         <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Debug control for aggressive anti-dep breaker"</q>),</td></tr>
<tr><th id="57">57</th><td>         <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE" title='llvm::AggressiveAntiDepState::AggressiveAntiDepState' data-ref="_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE">AggressiveAntiDepState</dfn>(<em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="3674TargetRegs" title='TargetRegs' data-type='const unsigned int' data-ref="3674TargetRegs">TargetRegs</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="3675BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="3675BB">BB</dfn>)</td></tr>
<tr><th id="61">61</th><td>    : <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::NumTargetRegs" title='llvm::AggressiveAntiDepState::NumTargetRegs' data-ref="llvm::AggressiveAntiDepState::NumTargetRegs">NumTargetRegs</a>(<a class="local col4 ref" href="#3674TargetRegs" title='TargetRegs' data-ref="3674TargetRegs">TargetRegs</a>), <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="local col4 ref" href="#3674TargetRegs" title='TargetRegs' data-ref="3674TargetRegs">TargetRegs</a>, <var>0</var>),</td></tr>
<tr><th id="62">62</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="local col4 ref" href="#3674TargetRegs" title='TargetRegs' data-ref="3674TargetRegs">TargetRegs</a>, <var>0</var>), <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::KillIndices" title='llvm::AggressiveAntiDepState::KillIndices' data-ref="llvm::AggressiveAntiDepState::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="local col4 ref" href="#3674TargetRegs" title='TargetRegs' data-ref="3674TargetRegs">TargetRegs</a>, <var>0</var>),</td></tr>
<tr><th id="63">63</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::DefIndices" title='llvm::AggressiveAntiDepState::DefIndices' data-ref="llvm::AggressiveAntiDepState::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="local col4 ref" href="#3674TargetRegs" title='TargetRegs' data-ref="3674TargetRegs">TargetRegs</a>, <var>0</var>) {</td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="3676BBSize" title='BBSize' data-type='const unsigned int' data-ref="3676BBSize">BBSize</dfn> = <a class="local col5 ref" href="#3675BB" title='BB' data-ref="3675BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="65">65</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="3677i" title='i' data-type='unsigned int' data-ref="3677i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a> &lt; <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::NumTargetRegs" title='llvm::AggressiveAntiDepState::NumTargetRegs' data-ref="llvm::AggressiveAntiDepState::NumTargetRegs">NumTargetRegs</a>; ++<a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a>) {</td></tr>
<tr><th id="66">66</th><td>    <i>// Initialize all registers to be in their own group. Initially we</i></td></tr>
<tr><th id="67">67</th><td><i>    // assign the register to the same-indexed GroupNode.</i></td></tr>
<tr><th id="68">68</th><td>    <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a>]</a> = <a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a>;</td></tr>
<tr><th id="69">69</th><td>    <i>// Initialize the indices to indicate that no registers are live.</i></td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::KillIndices" title='llvm::AggressiveAntiDepState::KillIndices' data-ref="llvm::AggressiveAntiDepState::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="71">71</th><td>    <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::DefIndices" title='llvm::AggressiveAntiDepState::DefIndices' data-ref="llvm::AggressiveAntiDepState::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#3677i" title='i' data-ref="3677i">i</a>]</a> = <a class="local col6 ref" href="#3676BBSize" title='BBSize' data-ref="3676BBSize">BBSize</a>;</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>unsigned</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3678Reg" title='Reg' data-type='unsigned int' data-ref="3678Reg">Reg</dfn>) {</td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="3679Node" title='Node' data-type='unsigned int' data-ref="3679Node">Node</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#3678Reg" title='Reg' data-ref="3678Reg">Reg</a>]</a>;</td></tr>
<tr><th id="77">77</th><td>  <b>while</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#3679Node" title='Node' data-ref="3679Node">Node</a>]</a> != <a class="local col9 ref" href="#3679Node" title='Node' data-ref="3679Node">Node</a>)</td></tr>
<tr><th id="78">78</th><td>    <a class="local col9 ref" href="#3679Node" title='Node' data-ref="3679Node">Node</a> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#3679Node" title='Node' data-ref="3679Node">Node</a>]</a>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="local col9 ref" href="#3679Node" title='Node' data-ref="3679Node">Node</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::AggressiveAntiDepState::GetGroupRegs' data-ref="_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE">GetGroupRegs</dfn>(</td></tr>
<tr><th id="84">84</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="3680Group" title='Group' data-type='unsigned int' data-ref="3680Group">Group</dfn>,</td></tr>
<tr><th id="85">85</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="3681Regs" title='Regs' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3681Regs">Regs</dfn>,</td></tr>
<tr><th id="86">86</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt; *<dfn class="local col2 decl" id="3682RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; *' data-ref="3682RegRefs">RegRefs</dfn>)</td></tr>
<tr><th id="87">87</th><td>{</td></tr>
<tr><th id="88">88</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3683Reg" title='Reg' data-type='unsigned int' data-ref="3683Reg">Reg</dfn> = <var>0</var>; <a class="local col3 ref" href="#3683Reg" title='Reg' data-ref="3683Reg">Reg</a> != <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::NumTargetRegs" title='llvm::AggressiveAntiDepState::NumTargetRegs' data-ref="llvm::AggressiveAntiDepState::NumTargetRegs">NumTargetRegs</a>; ++<a class="local col3 ref" href="#3683Reg" title='Reg' data-ref="3683Reg">Reg</a>) {</td></tr>
<tr><th id="89">89</th><td>    <b>if</b> ((<a class="member" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col3 ref" href="#3683Reg" title='Reg' data-ref="3683Reg">Reg</a>) == <a class="local col0 ref" href="#3680Group" title='Group' data-ref="3680Group">Group</a>) &amp;&amp; (<a class="local col2 ref" href="#3682RegRefs" title='RegRefs' data-ref="3682RegRefs">RegRefs</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNKSt8multimap5countERKT_" title='std::multimap::count' data-ref="_ZNKSt8multimap5countERKT_">count</a>(<a class="local col3 ref" href="#3683Reg" title='Reg' data-ref="3683Reg">Reg</a>) &gt; <var>0</var>))</td></tr>
<tr><th id="90">90</th><td>      <a class="local col1 ref" href="#3681Regs" title='Regs' data-ref="3681Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#3683Reg" title='Reg' data-ref="3683Reg">Reg</a>);</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>unsigned</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3684Reg1" title='Reg1' data-type='unsigned int' data-ref="3684Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="3685Reg2" title='Reg2' data-type='unsigned int' data-ref="3685Reg2">Reg2</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GroupNodes[0] == 0 &amp;&amp; &quot;GroupNode 0 not parent!&quot;) ? void (0) : __assert_fail (&quot;GroupNodes[0] == 0 &amp;&amp; \&quot;GroupNode 0 not parent!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 95, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a>[<var>0</var>] == <var>0</var> &amp;&amp; <q>"GroupNode 0 not parent!"</q>);</td></tr>
<tr><th id="96">96</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GroupNodeIndices[0] == 0 &amp;&amp; &quot;Reg 0 not in Group 0!&quot;) ? void (0) : __assert_fail (&quot;GroupNodeIndices[0] == 0 &amp;&amp; \&quot;Reg 0 not in Group 0!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 96, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</a>[<var>0</var>] == <var>0</var> &amp;&amp; <q>"Reg 0 not in Group 0!"</q>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// find group for each register</i></td></tr>
<tr><th id="99">99</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="3686Group1" title='Group1' data-type='unsigned int' data-ref="3686Group1">Group1</dfn> = <a class="member" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col4 ref" href="#3684Reg1" title='Reg1' data-ref="3684Reg1">Reg1</a>);</td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="3687Group2" title='Group2' data-type='unsigned int' data-ref="3687Group2">Group2</dfn> = <a class="member" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col5 ref" href="#3685Reg2" title='Reg2' data-ref="3685Reg2">Reg2</a>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// if either group is 0, then that must become the parent</i></td></tr>
<tr><th id="103">103</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="3688Parent" title='Parent' data-type='unsigned int' data-ref="3688Parent">Parent</dfn> = (<a class="local col6 ref" href="#3686Group1" title='Group1' data-ref="3686Group1">Group1</a> == <var>0</var>) ? <a class="local col6 ref" href="#3686Group1" title='Group1' data-ref="3686Group1">Group1</a> : <a class="local col7 ref" href="#3687Group2" title='Group2' data-ref="3687Group2">Group2</a>;</td></tr>
<tr><th id="104">104</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="3689Other" title='Other' data-type='unsigned int' data-ref="3689Other">Other</dfn> = (<a class="local col8 ref" href="#3688Parent" title='Parent' data-ref="3688Parent">Parent</a> == <a class="local col6 ref" href="#3686Group1" title='Group1' data-ref="3686Group1">Group1</a>) ? <a class="local col7 ref" href="#3687Group2" title='Group2' data-ref="3687Group2">Group2</a> : <a class="local col6 ref" href="#3686Group1" title='Group1' data-ref="3686Group1">Group1</a>;</td></tr>
<tr><th id="105">105</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector2atEm" title='std::vector::at' data-ref="_ZNSt6vector2atEm">at</a>(<a class="local col9 ref" href="#3689Other" title='Other' data-ref="3689Other">Other</a>) = <a class="local col8 ref" href="#3688Parent" title='Parent' data-ref="3688Parent">Parent</a>;</td></tr>
<tr><th id="106">106</th><td>  <b>return</b> <a class="local col8 ref" href="#3688Parent" title='Parent' data-ref="3688Parent">Parent</a>;</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>unsigned</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj" title='llvm::AggressiveAntiDepState::LeaveGroup' data-ref="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj">LeaveGroup</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3690Reg" title='Reg' data-type='unsigned int' data-ref="3690Reg">Reg</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <i>// Create a new GroupNode for Reg. Reg's existing GroupNode must</i></td></tr>
<tr><th id="111">111</th><td><i>  // stay as is because there could be other GroupNodes referring to</i></td></tr>
<tr><th id="112">112</th><td><i>  // it.</i></td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="3691idx" title='idx' data-type='unsigned int' data-ref="3691idx">idx</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="114">114</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#3691idx" title='idx' data-ref="3691idx">idx</a>);</td></tr>
<tr><th id="115">115</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#3690Reg" title='Reg' data-ref="3690Reg">Reg</a>]</a> = <a class="local col1 ref" href="#3691idx" title='idx' data-ref="3691idx">idx</a>;</td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <a class="local col1 ref" href="#3691idx" title='idx' data-ref="3691idx">idx</a>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>bool</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3692Reg" title='Reg' data-type='unsigned int' data-ref="3692Reg">Reg</dfn>) {</td></tr>
<tr><th id="120">120</th><td>  <i>// KillIndex must be defined and DefIndex not defined for a register</i></td></tr>
<tr><th id="121">121</th><td><i>  // to be live.</i></td></tr>
<tr><th id="122">122</th><td>  <b>return</b>((<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::KillIndices" title='llvm::AggressiveAntiDepState::KillIndices' data-ref="llvm::AggressiveAntiDepState::KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#3692Reg" title='Reg' data-ref="3692Reg">Reg</a>]</a> != ~<var>0u</var>) &amp;&amp; (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::DefIndices" title='llvm::AggressiveAntiDepState::DefIndices' data-ref="llvm::AggressiveAntiDepState::DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#3692Reg" title='Reg' data-ref="3692Reg">Reg</a>]</a> == ~<var>0u</var>));</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" title='llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker' data-ref="_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE">AggressiveAntiDepBreaker</dfn>(</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3693MFi" title='MFi' data-type='llvm::MachineFunction &amp;' data-ref="3693MFi">MFi</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col4 decl" id="3694RCI" title='RCI' data-type='const llvm::RegisterClassInfo &amp;' data-ref="3694RCI">RCI</dfn>,</td></tr>
<tr><th id="127">127</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</a> &amp;<dfn class="local col5 decl" id="3695CriticalPathRCs" title='CriticalPathRCs' data-type='TargetSubtargetInfo::RegClassVector &amp;' data-ref="3695CriticalPathRCs">CriticalPathRCs</dfn>)</td></tr>
<tr><th id="128">128</th><td>    : <a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a><a class="ref" href="AntiDepBreaker.h.html#31" title='llvm::AntiDepBreaker::AntiDepBreaker' data-ref="_ZN4llvm14AntiDepBreakerC1Ev">(</a>), <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>(<a class="local col3 ref" href="#3693MFi" title='MFi' data-ref="3693MFi">MFi</a>), <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MRI" title='llvm::AggressiveAntiDepBreaker::MRI' data-ref="llvm::AggressiveAntiDepBreaker::MRI">MRI</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()),</td></tr>
<tr><th id="129">129</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="130">130</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()), <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RegClassInfo" title='llvm::AggressiveAntiDepBreaker::RegClassInfo' data-ref="llvm::AggressiveAntiDepBreaker::RegClassInfo">RegClassInfo</a>(<a class="local col4 ref" href="#3694RCI" title='RCI' data-ref="3694RCI">RCI</a>) {</td></tr>
<tr><th id="131">131</th><td>  <i>/* Collect a bitset of all registers that are only broken if they</i></td></tr>
<tr><th id="132">132</th><td><i>     are on the critical path. */</i></td></tr>
<tr><th id="133">133</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="3696i" title='i' data-type='unsigned int' data-ref="3696i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="3697e" title='e' data-type='unsigned int' data-ref="3697e">e</dfn> = <a class="local col5 ref" href="#3695CriticalPathRCs" title='CriticalPathRCs' data-ref="3695CriticalPathRCs">CriticalPathRCs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#3696i" title='i' data-ref="3696i">i</a> &lt; <a class="local col7 ref" href="#3697e" title='e' data-ref="3697e">e</a>; ++<a class="local col6 ref" href="#3696i" title='i' data-ref="3696i">i</a>) {</td></tr>
<tr><th id="134">134</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="3698CPSet" title='CPSet' data-type='llvm::BitVector' data-ref="3698CPSet">CPSet</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>, <a class="local col5 ref" href="#3695CriticalPathRCs" title='CriticalPathRCs' data-ref="3695CriticalPathRCs">CriticalPathRCs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#3696i" title='i' data-ref="3696i">i</a>]</a>);</td></tr>
<tr><th id="135">135</th><td>    <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>())</td></tr>
<tr><th id="136">136</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="local col8 ref" href="#3698CPSet" title='CPSet' data-ref="3698CPSet">CPSet</a>;</td></tr>
<tr><th id="137">137</th><td>    <b>else</b></td></tr>
<tr><th id="138">138</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col8 ref" href="#3698CPSet" title='CPSet' data-ref="3698CPSet">CPSet</a>;</td></tr>
<tr><th id="139">139</th><td>   }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>   <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;AntiDep Critical-Path Registers:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AntiDep Critical-Path Registers:"</q>);</td></tr>
<tr><th id="142">142</th><td>   <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { for (unsigned r : CriticalPathSet.set_bits()) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(r, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="3699r" title='r' data-type='unsigned int' data-ref="3699r">r</dfn></td></tr>
<tr><th id="143">143</th><td>                   : <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>()) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="144">144</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#142" title='r' data-ref="3699r">r</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="145">145</th><td>   <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm24AggressiveAntiDepBreakerD1Ev" title='llvm::AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker' data-ref="_ZN4llvm24AggressiveAntiDepBreakerD1Ev">~AggressiveAntiDepBreaker</dfn>() {</td></tr>
<tr><th id="149">149</th><td>  <b>delete</b> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE" title='llvm::AggressiveAntiDepBreaker::StartBlock' data-ref="_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE">StartBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="3700BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="3700BB">BB</dfn>) {</td></tr>
<tr><th id="153">153</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!State) ? void (0) : __assert_fail (&quot;!State&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>);</td></tr>
<tr><th id="154">154</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a> = <b>new</b> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a><a class="ref" href="#_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE" title='llvm::AggressiveAntiDepState::AggressiveAntiDepState' data-ref="_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE">(</a><a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="local col1 decl" id="3701IsReturnBlock" title='IsReturnBlock' data-type='bool' data-ref="3701IsReturnBlock">IsReturnBlock</dfn> = <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>();</td></tr>
<tr><th id="157">157</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="3702KillIndices" title='KillIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3702KillIndices">KillIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv" title='llvm::AggressiveAntiDepState::GetKillIndices' data-ref="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv">GetKillIndices</a>();</td></tr>
<tr><th id="158">158</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="3703DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3703DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Examine the live-in regs of all successors.</i></td></tr>
<tr><th id="161">161</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col4 decl" id="3704SI" title='SI' data-type='MachineBasicBlock::succ_iterator' data-ref="3704SI">SI</dfn> = <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="162">162</th><td>         <dfn class="local col5 decl" id="3705SE" title='SE' data-type='MachineBasicBlock::succ_iterator' data-ref="3705SE">SE</dfn> = <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col4 ref" href="#3704SI" title='SI' data-ref="3704SI">SI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#3705SE" title='SE' data-ref="3705SE">SE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#3704SI" title='SI' data-ref="3704SI">SI</a>)</td></tr>
<tr><th id="163">163</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="3706LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="3706LI">LI</dfn> : (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#3704SI" title='SI' data-ref="3704SI">SI</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="164">164</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="3707AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3707AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#3706LI" title='LI' data-ref="3706LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#3707AI" title='AI' data-ref="3707AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#3707AI" title='AI' data-ref="3707AI">AI</a>) {</td></tr>
<tr><th id="165">165</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="3708Reg" title='Reg' data-type='unsigned int' data-ref="3708Reg">Reg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#3707AI" title='AI' data-ref="3707AI">AI</a>;</td></tr>
<tr><th id="166">166</th><td>        <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col8 ref" href="#3708Reg" title='Reg' data-ref="3708Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="167">167</th><td>        <a class="local col2 ref" href="#3702KillIndices" title='KillIndices' data-ref="3702KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#3708Reg" title='Reg' data-ref="3708Reg">Reg</a>]</a> = <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="168">168</th><td>        <a class="local col3 ref" href="#3703DefIndices" title='DefIndices' data-ref="3703DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#3708Reg" title='Reg' data-ref="3708Reg">Reg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="169">169</th><td>      }</td></tr>
<tr><th id="170">170</th><td>    }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// Mark live-out callee-saved registers. In a return block this is</i></td></tr>
<tr><th id="173">173</th><td><i>  // all callee-saved registers. In non-return this is any</i></td></tr>
<tr><th id="174">174</th><td><i>  // callee-saved register that is not saved in the prolog.</i></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="3709MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="3709MFI">MFI</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="176">176</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col0 decl" id="3710Pristine" title='Pristine' data-type='llvm::BitVector' data-ref="3710Pristine">Pristine</dfn> = <a class="local col9 ref" href="#3709MFI" title='MFI' data-ref="3709MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::getPristineRegs' data-ref="_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE">getPristineRegs</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="177">177</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col1 decl" id="3711I" title='I' data-type='const MCPhysReg *' data-ref="3711I">I</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>(); *<a class="local col1 ref" href="#3711I" title='I' data-ref="3711I">I</a>;</td></tr>
<tr><th id="178">178</th><td>       ++<a class="local col1 ref" href="#3711I" title='I' data-ref="3711I">I</a>) {</td></tr>
<tr><th id="179">179</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="3712Reg" title='Reg' data-type='unsigned int' data-ref="3712Reg">Reg</dfn> = *<a class="local col1 ref" href="#3711I" title='I' data-ref="3711I">I</a>;</td></tr>
<tr><th id="180">180</th><td>    <b>if</b> (!<a class="local col1 ref" href="#3701IsReturnBlock" title='IsReturnBlock' data-ref="3701IsReturnBlock">IsReturnBlock</a> &amp;&amp; !<a class="local col0 ref" href="#3710Pristine" title='Pristine' data-ref="3710Pristine">Pristine</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#3712Reg" title='Reg' data-ref="3712Reg">Reg</a>))</td></tr>
<tr><th id="181">181</th><td>      <b>continue</b>;</td></tr>
<tr><th id="182">182</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col3 decl" id="3713AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3713AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#3712Reg" title='Reg' data-ref="3712Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col3 ref" href="#3713AI" title='AI' data-ref="3713AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col3 ref" href="#3713AI" title='AI' data-ref="3713AI">AI</a>) {</td></tr>
<tr><th id="183">183</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="3714AliasReg" title='AliasReg' data-type='unsigned int' data-ref="3714AliasReg">AliasReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#3713AI" title='AI' data-ref="3713AI">AI</a>;</td></tr>
<tr><th id="184">184</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col4 ref" href="#3714AliasReg" title='AliasReg' data-ref="3714AliasReg">AliasReg</a>, <var>0</var>);</td></tr>
<tr><th id="185">185</th><td>      <a class="local col2 ref" href="#3702KillIndices" title='KillIndices' data-ref="3702KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#3714AliasReg" title='AliasReg' data-ref="3714AliasReg">AliasReg</a>]</a> = <a class="local col0 ref" href="#3700BB" title='BB' data-ref="3700BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="186">186</th><td>      <a class="local col3 ref" href="#3703DefIndices" title='DefIndices' data-ref="3703DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#3714AliasReg" title='AliasReg' data-ref="3714AliasReg">AliasReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="187">187</th><td>    }</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm24AggressiveAntiDepBreaker11FinishBlockEv" title='llvm::AggressiveAntiDepBreaker::FinishBlock' data-ref="_ZN4llvm24AggressiveAntiDepBreaker11FinishBlockEv">FinishBlock</dfn>() {</td></tr>
<tr><th id="192">192</th><td>  <b>delete</b> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>;</td></tr>
<tr><th id="193">193</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a> = <b>nullptr</b>;</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj" title='llvm::AggressiveAntiDepBreaker::Observe' data-ref="_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj">Observe</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3715MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3715MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="3716Count" title='Count' data-type='unsigned int' data-ref="3716Count">Count</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="3717InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="3717InsertPosIndex">InsertPosIndex</dfn>) {</td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Count &lt; InsertPosIndex &amp;&amp; &quot;Instruction index out of expected range!&quot;) ? void (0) : __assert_fail (&quot;Count &lt; InsertPosIndex &amp;&amp; \&quot;Instruction index out of expected range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#3716Count" title='Count' data-ref="3716Count">Count</a> &lt; <a class="local col7 ref" href="#3717InsertPosIndex" title='InsertPosIndex' data-ref="3717InsertPosIndex">InsertPosIndex</a> &amp;&amp; <q>"Instruction index out of expected range!"</q>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col8 decl" id="3718PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="3718PassthruRegs">PassthruRegs</dfn>;</td></tr>
<tr><th id="201">201</th><td>  <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::GetPassthruRegs' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE">GetPassthruRegs</a>(<span class='refarg'><a class="local col5 ref" href="#3715MI" title='MI' data-ref="3715MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#3718PassthruRegs" title='PassthruRegs' data-ref="3718PassthruRegs">PassthruRegs</a></span>);</td></tr>
<tr><th id="202">202</th><td>  <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE">PrescanInstruction</a>(<span class='refarg'><a class="local col5 ref" href="#3715MI" title='MI' data-ref="3715MI">MI</a></span>, <a class="local col6 ref" href="#3716Count" title='Count' data-ref="3716Count">Count</a>, <span class='refarg'><a class="local col8 ref" href="#3718PassthruRegs" title='PassthruRegs' data-ref="3718PassthruRegs">PassthruRegs</a></span>);</td></tr>
<tr><th id="203">203</th><td>  <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::AggressiveAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</a>(<span class='refarg'><a class="local col5 ref" href="#3715MI" title='MI' data-ref="3715MI">MI</a></span>, <a class="local col6 ref" href="#3716Count" title='Count' data-ref="3716Count">Count</a>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Observe: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Observe: "</q>);</td></tr>
<tr><th id="206">206</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#3715MI" title='MI' data-ref="3715MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tRegs:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tRegs:"</q>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="3719DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3719DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="210">210</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="3720Reg" title='Reg' data-type='unsigned int' data-ref="3720Reg">Reg</dfn> = <var>0</var>; <a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a> != <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); ++<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>) {</td></tr>
<tr><th id="211">211</th><td>    <i>// If Reg is current live, then mark that it can't be renamed as</i></td></tr>
<tr><th id="212">212</th><td><i>    // we don't know the extent of its live-range anymore (now that it</i></td></tr>
<tr><th id="213">213</th><td><i>    // has been scheduled). If it is not live but was defined in the</i></td></tr>
<tr><th id="214">214</th><td><i>    // previous schedule region, then set its def index to the most</i></td></tr>
<tr><th id="215">215</th><td><i>    // conservative location (i.e. the beginning of the previous</i></td></tr>
<tr><th id="216">216</th><td><i>    // schedule region).</i></td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>)) {</td></tr>
<tr><th id="218">218</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (State-&gt;GetGroup(Reg) != 0) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot;=g&quot; &lt;&lt; State-&gt;GetGroup(Reg) &lt;&lt; &quot;-&gt;g0(region live-out)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>) != <var>0</var>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="219">219</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=g"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>)</td></tr>
<tr><th id="220">220</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g0(region live-out)"</q>);</td></tr>
<tr><th id="221">221</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="222">222</th><td>    } <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#3719DefIndices" title='DefIndices' data-ref="3719DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>]</a> &lt; <a class="local col7 ref" href="#3717InsertPosIndex" title='InsertPosIndex' data-ref="3717InsertPosIndex">InsertPosIndex</a>)</td></tr>
<tr><th id="223">223</th><td>               &amp;&amp; (<a class="local col9 ref" href="#3719DefIndices" title='DefIndices' data-ref="3719DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>]</a> &gt;= <a class="local col6 ref" href="#3716Count" title='Count' data-ref="3716Count">Count</a>)) {</td></tr>
<tr><th id="224">224</th><td>      <a class="local col9 ref" href="#3719DefIndices" title='DefIndices' data-ref="3719DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#3720Reg" title='Reg' data-ref="3720Reg">Reg</a>]</a> = <a class="local col6 ref" href="#3716Count" title='Count' data-ref="3716Count">Count</a>;</td></tr>
<tr><th id="225">225</th><td>    }</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>bool</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE" title='llvm::AggressiveAntiDepBreaker::IsImplicitDefUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE">IsImplicitDefUse</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3721MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3721MI">MI</dfn>,</td></tr>
<tr><th id="231">231</th><td>                                                <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="3722MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3722MO">MO</dfn>) {</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (!<a class="local col2 ref" href="#3722MO" title='MO' data-ref="3722MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#3722MO" title='MO' data-ref="3722MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="3723Reg" title='Reg' data-type='unsigned int' data-ref="3723Reg">Reg</dfn> = <a class="local col2 ref" href="#3722MO" title='MO' data-ref="3722MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (<a class="local col3 ref" href="#3723Reg" title='Reg' data-ref="3723Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="3724Op" title='Op' data-type='llvm::MachineOperand *' data-ref="3724Op">Op</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="local col2 ref" href="#3722MO" title='MO' data-ref="3722MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="241">241</th><td>    <a class="local col4 ref" href="#3724Op" title='Op' data-ref="3724Op">Op</a> = <a class="local col1 ref" href="#3721MI" title='MI' data-ref="3721MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="local col3 ref" href="#3723Reg" title='Reg' data-ref="3723Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="242">242</th><td>  <b>else</b></td></tr>
<tr><th id="243">243</th><td>    <a class="local col4 ref" href="#3724Op" title='Op' data-ref="3724Op">Op</a> = <a class="local col1 ref" href="#3721MI" title='MI' data-ref="3721MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col3 ref" href="#3723Reg" title='Reg' data-ref="3723Reg">Reg</a>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <b>return</b>(<a class="local col4 ref" href="#3724Op" title='Op' data-ref="3724Op">Op</a> &amp;&amp; <a class="local col4 ref" href="#3724Op" title='Op' data-ref="3724Op">Op</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>());</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::GetPassthruRegs' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE">GetPassthruRegs</dfn>(</td></tr>
<tr><th id="249">249</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3725MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3725MI">MI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="3726PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="3726PassthruRegs">PassthruRegs</dfn>) {</td></tr>
<tr><th id="250">250</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="3727i" title='i' data-type='unsigned int' data-ref="3727i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="3728e" title='e' data-type='unsigned int' data-ref="3728e">e</dfn> = <a class="local col5 ref" href="#3725MI" title='MI' data-ref="3725MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#3727i" title='i' data-ref="3727i">i</a> != <a class="local col8 ref" href="#3728e" title='e' data-ref="3728e">e</a>; ++<a class="local col7 ref" href="#3727i" title='i' data-ref="3727i">i</a>) {</td></tr>
<tr><th id="251">251</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="3729MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3729MO">MO</dfn> = <a class="local col5 ref" href="#3725MI" title='MI' data-ref="3725MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#3727i" title='i' data-ref="3727i">i</a>);</td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (!<a class="local col9 ref" href="#3729MO" title='MO' data-ref="3729MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> ((<a class="local col9 ref" href="#3729MO" title='MO' data-ref="3729MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col5 ref" href="#3725MI" title='MI' data-ref="3725MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col7 ref" href="#3727i" title='i' data-ref="3727i">i</a>)) ||</td></tr>
<tr><th id="254">254</th><td>        <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE" title='llvm::AggressiveAntiDepBreaker::IsImplicitDefUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE">IsImplicitDefUse</a>(<span class='refarg'><a class="local col5 ref" href="#3725MI" title='MI' data-ref="3725MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#3729MO" title='MO' data-ref="3729MO">MO</a></span>)) {</td></tr>
<tr><th id="255">255</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="3730Reg" title='Reg' data-type='const unsigned int' data-ref="3730Reg">Reg</dfn> = <a class="local col9 ref" href="#3729MO" title='MO' data-ref="3729MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="256">256</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col1 decl" id="3731SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="3731SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#3730Reg" title='Reg' data-ref="3730Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="257">257</th><td>           <a class="local col1 ref" href="#3731SubRegs" title='SubRegs' data-ref="3731SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#3731SubRegs" title='SubRegs' data-ref="3731SubRegs">SubRegs</a>)</td></tr>
<tr><th id="258">258</th><td>        <a class="local col6 ref" href="#3726PassthruRegs" title='PassthruRegs' data-ref="3726PassthruRegs">PassthruRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#3731SubRegs" title='SubRegs' data-ref="3731SubRegs">SubRegs</a>);</td></tr>
<tr><th id="259">259</th><td>    }</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE">/// AntiDepEdges - Return in Edges the anti- and output- dependencies</i></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE">/// in SU that we want to consider for breaking.</i></td></tr>
<tr><th id="265">265</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE" title='AntiDepEdges' data-type='void AntiDepEdges(const llvm::SUnit * SU, std::vector&lt;const SDep *&gt; &amp; Edges)' data-ref="_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE">AntiDepEdges</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="3732SU" title='SU' data-type='const llvm::SUnit *' data-ref="3732SU">SU</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *&gt; &amp;<dfn class="local col3 decl" id="3733Edges" title='Edges' data-type='std::vector&lt;const SDep *&gt; &amp;' data-ref="3733Edges">Edges</dfn>) {</td></tr>
<tr><th id="266">266</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="3734RegSet" title='RegSet' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="3734RegSet">RegSet</dfn>;</td></tr>
<tr><th id="267">267</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col5 decl" id="3735P" title='P' data-type='SUnit::const_pred_iterator' data-ref="3735P">P</dfn> = <a class="local col2 ref" href="#3732SU" title='SU' data-ref="3732SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col6 decl" id="3736PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="3736PE">PE</dfn> = <a class="local col2 ref" href="#3732SU" title='SU' data-ref="3732SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="268">268</th><td>       <a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a> != <a class="local col6 ref" href="#3736PE" title='PE' data-ref="3736PE">PE</a>; ++<a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a>) {</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> ((<a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>) || (<a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)) {</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (<a class="local col4 ref" href="#3734RegSet" title='RegSet' data-ref="3734RegSet">RegSet</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="271">271</th><td>        <a class="local col3 ref" href="#3733Edges" title='Edges' data-ref="3733Edges">Edges</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;*<a class="local col5 ref" href="#3735P" title='P' data-ref="3735P">P</a>);</td></tr>
<tr><th id="272">272</th><td>    }</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td>}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i class="doc" data-doc="_ZL16CriticalPathStepPKN4llvm5SUnitE">/// CriticalPathStep - Return the next SUnit after SU on the bottom-up</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZL16CriticalPathStepPKN4llvm5SUnitE">/// critical path.</i></td></tr>
<tr><th id="278">278</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZL16CriticalPathStepPKN4llvm5SUnitE" title='CriticalPathStep' data-type='const llvm::SUnit * CriticalPathStep(const llvm::SUnit * SU)' data-ref="_ZL16CriticalPathStepPKN4llvm5SUnitE">CriticalPathStep</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="3737SU" title='SU' data-type='const llvm::SUnit *' data-ref="3737SU">SU</dfn>) {</td></tr>
<tr><th id="279">279</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col8 decl" id="3738Next" title='Next' data-type='const llvm::SDep *' data-ref="3738Next">Next</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="280">280</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="3739NextDepth" title='NextDepth' data-type='unsigned int' data-ref="3739NextDepth">NextDepth</dfn> = <var>0</var>;</td></tr>
<tr><th id="281">281</th><td>  <i>// Find the predecessor edge with the greatest depth.</i></td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="local col7 ref" href="#3737SU" title='SU' data-ref="3737SU">SU</a>) {</td></tr>
<tr><th id="283">283</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col0 decl" id="3740P" title='P' data-type='SUnit::const_pred_iterator' data-ref="3740P">P</dfn> = <a class="local col7 ref" href="#3737SU" title='SU' data-ref="3737SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col1 decl" id="3741PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="3741PE">PE</dfn> = <a class="local col7 ref" href="#3737SU" title='SU' data-ref="3737SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="284">284</th><td>         <a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a> != <a class="local col1 ref" href="#3741PE" title='PE' data-ref="3741PE">PE</a>; ++<a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a>) {</td></tr>
<tr><th id="285">285</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="3742PredSU" title='PredSU' data-type='const llvm::SUnit *' data-ref="3742PredSU">PredSU</dfn> = <a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="286">286</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="3743PredLatency" title='PredLatency' data-type='unsigned int' data-ref="3743PredLatency">PredLatency</dfn> = <a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="287">287</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="3744PredTotalLatency" title='PredTotalLatency' data-type='unsigned int' data-ref="3744PredTotalLatency">PredTotalLatency</dfn> = <a class="local col2 ref" href="#3742PredSU" title='PredSU' data-ref="3742PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col3 ref" href="#3743PredLatency" title='PredLatency' data-ref="3743PredLatency">PredLatency</a>;</td></tr>
<tr><th id="288">288</th><td>      <i>// In the case of a latency tie, prefer an anti-dependency edge over</i></td></tr>
<tr><th id="289">289</th><td><i>      // other types of edges.</i></td></tr>
<tr><th id="290">290</th><td>      <b>if</b> (<a class="local col9 ref" href="#3739NextDepth" title='NextDepth' data-ref="3739NextDepth">NextDepth</a> &lt; <a class="local col4 ref" href="#3744PredTotalLatency" title='PredTotalLatency' data-ref="3744PredTotalLatency">PredTotalLatency</a> ||</td></tr>
<tr><th id="291">291</th><td>          (<a class="local col9 ref" href="#3739NextDepth" title='NextDepth' data-ref="3739NextDepth">NextDepth</a> == <a class="local col4 ref" href="#3744PredTotalLatency" title='PredTotalLatency' data-ref="3744PredTotalLatency">PredTotalLatency</a> &amp;&amp; <a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)) {</td></tr>
<tr><th id="292">292</th><td>        <a class="local col9 ref" href="#3739NextDepth" title='NextDepth' data-ref="3739NextDepth">NextDepth</a> = <a class="local col4 ref" href="#3744PredTotalLatency" title='PredTotalLatency' data-ref="3744PredTotalLatency">PredTotalLatency</a>;</td></tr>
<tr><th id="293">293</th><td>        <a class="local col8 ref" href="#3738Next" title='Next' data-ref="3738Next">Next</a> = &amp;*<a class="local col0 ref" href="#3740P" title='P' data-ref="3740P">P</a>;</td></tr>
<tr><th id="294">294</th><td>      }</td></tr>
<tr><th id="295">295</th><td>    }</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>return</b> (<a class="local col8 ref" href="#3738Next" title='Next' data-ref="3738Next">Next</a>) ? <a class="local col8 ref" href="#3738Next" title='Next' data-ref="3738Next">Next</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="299">299</th><td>}</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_" title='llvm::AggressiveAntiDepBreaker::HandleLastUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_">HandleLastUse</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3745Reg" title='Reg' data-type='unsigned int' data-ref="3745Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="3746KillIdx" title='KillIdx' data-type='unsigned int' data-ref="3746KillIdx">KillIdx</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                             <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="3747tag" title='tag' data-type='const char *' data-ref="3747tag">tag</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                             <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="3748header" title='header' data-type='const char *' data-ref="3748header">header</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                             <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="3749footer" title='footer' data-type='const char *' data-ref="3749footer">footer</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="3750KillIndices" title='KillIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3750KillIndices">KillIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv" title='llvm::AggressiveAntiDepState::GetKillIndices' data-ref="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv">GetKillIndices</a>();</td></tr>
<tr><th id="306">306</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="3751DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3751DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="307">307</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp;</td></tr>
<tr><th id="308">308</th><td>    <dfn class="local col2 decl" id="3752RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3752RegRefs">RegRefs</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>();</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// FIXME: We must leave subregisters of live super registers as live, so that</i></td></tr>
<tr><th id="311">311</th><td><i>  // we don't clear out the register tracking information for subregisters of</i></td></tr>
<tr><th id="312">312</th><td><i>  // super registers we're still tracking (and with which we're unioning</i></td></tr>
<tr><th id="313">313</th><td><i>  // subregister definitions).</i></td></tr>
<tr><th id="314">314</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col3 decl" id="3753AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3753AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col3 ref" href="#3753AI" title='AI' data-ref="3753AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col3 ref" href="#3753AI" title='AI' data-ref="3753AI">AI</a>)</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#3753AI" title='AI' data-ref="3753AI">AI</a>) &amp;&amp; <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#3753AI" title='AI' data-ref="3753AI">AI</a>)) {</td></tr>
<tr><th id="316">316</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (!header &amp;&amp; footer) dbgs() &lt;&lt; footer; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (!<a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> &amp;&amp; <a class="local col9 ref" href="#3749footer" title='footer' data-ref="3749footer">footer</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col9 ref" href="#3749footer" title='footer' data-ref="3749footer">footer</a>);</td></tr>
<tr><th id="317">317</th><td>      <b>return</b>;</td></tr>
<tr><th id="318">318</th><td>    }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>)) {</td></tr>
<tr><th id="321">321</th><td>    <a class="local col0 ref" href="#3750KillIndices" title='KillIndices' data-ref="3750KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>]</a> = <a class="local col6 ref" href="#3746KillIdx" title='KillIdx' data-ref="3746KillIdx">KillIdx</a>;</td></tr>
<tr><th id="322">322</th><td>    <a class="local col1 ref" href="#3751DefIndices" title='DefIndices' data-ref="3751DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="323">323</th><td>    <a class="local col2 ref" href="#3752RegRefs" title='RegRefs' data-ref="3752RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>);</td></tr>
<tr><th id="324">324</th><td>    <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj" title='llvm::AggressiveAntiDepState::LeaveGroup' data-ref="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj">LeaveGroup</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>);</td></tr>
<tr><th id="325">325</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (header) { dbgs() &lt;&lt; header &lt;&lt; printReg(Reg, TRI); header = nullptr; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a>) {</td></tr>
<tr><th id="326">326</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>);</td></tr>
<tr><th id="327">327</th><td>      <a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> = <b>nullptr</b>;</td></tr>
<tr><th id="328">328</th><td>    });</td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;-&gt;g&quot; &lt;&lt; State-&gt;GetGroup(Reg) &lt;&lt; tag; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col7 ref" href="#3747tag" title='tag' data-ref="3747tag">tag</a>);</td></tr>
<tr><th id="330">330</th><td>    <i>// Repeat for subregisters. Note that we only do this if the superregister</i></td></tr>
<tr><th id="331">331</th><td><i>    // was not live because otherwise, regardless whether we have an explicit</i></td></tr>
<tr><th id="332">332</th><td><i>    // use of the subregister, the subregister's contents are needed for the</i></td></tr>
<tr><th id="333">333</th><td><i>    // uses of the superregister.</i></td></tr>
<tr><th id="334">334</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="3754SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="3754SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>); <a class="local col4 ref" href="#3754SubRegs" title='SubRegs' data-ref="3754SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#3754SubRegs" title='SubRegs' data-ref="3754SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="335">335</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="3755SubregReg" title='SubregReg' data-type='unsigned int' data-ref="3755SubregReg">SubregReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#3754SubRegs" title='SubRegs' data-ref="3754SubRegs">SubRegs</a>;</td></tr>
<tr><th id="336">336</th><td>      <b>if</b> (!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>)) {</td></tr>
<tr><th id="337">337</th><td>        <a class="local col0 ref" href="#3750KillIndices" title='KillIndices' data-ref="3750KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>]</a> = <a class="local col6 ref" href="#3746KillIdx" title='KillIdx' data-ref="3746KillIdx">KillIdx</a>;</td></tr>
<tr><th id="338">338</th><td>        <a class="local col1 ref" href="#3751DefIndices" title='DefIndices' data-ref="3751DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="339">339</th><td>        <a class="local col2 ref" href="#3752RegRefs" title='RegRefs' data-ref="3752RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>);</td></tr>
<tr><th id="340">340</th><td>        <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj" title='llvm::AggressiveAntiDepState::LeaveGroup' data-ref="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj">LeaveGroup</a>(<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>);</td></tr>
<tr><th id="341">341</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (header) { dbgs() &lt;&lt; header &lt;&lt; printReg(Reg, TRI); header = nullptr; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a>) {</td></tr>
<tr><th id="342">342</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#3745Reg" title='Reg' data-ref="3745Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>);</td></tr>
<tr><th id="343">343</th><td>          <a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> = <b>nullptr</b>;</td></tr>
<tr><th id="344">344</th><td>        });</td></tr>
<tr><th id="345">345</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(SubregReg, TRI) &lt;&lt; &quot;-&gt;g&quot; &lt;&lt; State-&gt;GetGroup(SubregReg) &lt;&lt; tag; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g"</q></td></tr>
<tr><th id="346">346</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col5 ref" href="#3755SubregReg" title='SubregReg' data-ref="3755SubregReg">SubregReg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col7 ref" href="#3747tag" title='tag' data-ref="3747tag">tag</a>);</td></tr>
<tr><th id="347">347</th><td>      }</td></tr>
<tr><th id="348">348</th><td>    }</td></tr>
<tr><th id="349">349</th><td>  }</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (!header &amp;&amp; footer) dbgs() &lt;&lt; footer; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (!<a class="local col8 ref" href="#3748header" title='header' data-ref="3748header">header</a> &amp;&amp; <a class="local col9 ref" href="#3749footer" title='footer' data-ref="3749footer">footer</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col9 ref" href="#3749footer" title='footer' data-ref="3749footer">footer</a>);</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE">PrescanInstruction</dfn>(</td></tr>
<tr><th id="355">355</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3756MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3756MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="3757Count" title='Count' data-type='unsigned int' data-ref="3757Count">Count</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="3758PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="3758PassthruRegs">PassthruRegs</dfn>) {</td></tr>
<tr><th id="356">356</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="3759DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3759DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="357">357</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp;</td></tr>
<tr><th id="358">358</th><td>    <dfn class="local col0 decl" id="3760RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3760RegRefs">RegRefs</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>();</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// Handle dead defs by simulating a last-use of the register just</i></td></tr>
<tr><th id="361">361</th><td><i>  // after the def. A dead def can occur because the def is truly</i></td></tr>
<tr><th id="362">362</th><td><i>  // dead, or because only a subregister is live at the def. If we</i></td></tr>
<tr><th id="363">363</th><td><i>  // don't do this the dead def will be incorrectly merged into the</i></td></tr>
<tr><th id="364">364</th><td><i>  // previous def.</i></td></tr>
<tr><th id="365">365</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="3761i" title='i' data-type='unsigned int' data-ref="3761i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="3762e" title='e' data-type='unsigned int' data-ref="3762e">e</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#3761i" title='i' data-ref="3761i">i</a> != <a class="local col2 ref" href="#3762e" title='e' data-ref="3762e">e</a>; ++<a class="local col1 ref" href="#3761i" title='i' data-ref="3761i">i</a>) {</td></tr>
<tr><th id="366">366</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3763MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3763MO">MO</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#3761i" title='i' data-ref="3761i">i</a>);</td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (!<a class="local col3 ref" href="#3763MO" title='MO' data-ref="3763MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#3763MO" title='MO' data-ref="3763MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="3764Reg" title='Reg' data-type='unsigned int' data-ref="3764Reg">Reg</dfn> = <a class="local col3 ref" href="#3763MO" title='MO' data-ref="3763MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> (<a class="local col4 ref" href="#3764Reg" title='Reg' data-ref="3764Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_" title='llvm::AggressiveAntiDepBreaker::HandleLastUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_">HandleLastUse</a>(<a class="local col4 ref" href="#3764Reg" title='Reg' data-ref="3764Reg">Reg</a>, <a class="local col7 ref" href="#3757Count" title='Count' data-ref="3757Count">Count</a> + <var>1</var>, <q>""</q>, <q>"\tDead Def: "</q>, <q>"\n"</q>);</td></tr>
<tr><th id="372">372</th><td>  }</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tDef Groups:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tDef Groups:"</q>);</td></tr>
<tr><th id="375">375</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="3765i" title='i' data-type='unsigned int' data-ref="3765i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="3766e" title='e' data-type='unsigned int' data-ref="3766e">e</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#3765i" title='i' data-ref="3765i">i</a> != <a class="local col6 ref" href="#3766e" title='e' data-ref="3766e">e</a>; ++<a class="local col5 ref" href="#3765i" title='i' data-ref="3765i">i</a>) {</td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="3767MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3767MO">MO</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#3765i" title='i' data-ref="3765i">i</a>);</td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (!<a class="local col7 ref" href="#3767MO" title='MO' data-ref="3767MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#3767MO" title='MO' data-ref="3767MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="378">378</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="3768Reg" title='Reg' data-type='unsigned int' data-ref="3768Reg">Reg</dfn> = <a class="local col7 ref" href="#3767MO" title='MO' data-ref="3767MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="379">379</th><td>    <b>if</b> (<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot;=g&quot; &lt;&lt; State-&gt;GetGroup(Reg); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=g"</q></td></tr>
<tr><th id="382">382</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>));</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <i>// If MI's defs have a special allocation requirement, don't allow</i></td></tr>
<tr><th id="385">385</th><td><i>    // any def registers to be changed. Also assume all registers</i></td></tr>
<tr><th id="386">386</th><td><i>    // defined in a call must not be changed (ABI). Inline assembly may</i></td></tr>
<tr><th id="387">387</th><td><i>    // reference either system calls or the register directly. Skip it until we</i></td></tr>
<tr><th id="388">388</th><td><i>    // can tell user specified registers from compiler-specified.</i></td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (<a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraDefRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE">hasExtraDefRegAllocReq</a>() || <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>) ||</td></tr>
<tr><th id="390">390</th><td>        <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="391">391</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (State-&gt;GetGroup(Reg) != 0) dbgs() &lt;&lt; &quot;-&gt;g0(alloc-req)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>) != <var>0</var>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g0(alloc-req)"</q>);</td></tr>
<tr><th id="392">392</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="393">393</th><td>    }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <i>// Any aliased that are live at this point are completely or</i></td></tr>
<tr><th id="396">396</th><td><i>    // partially defined here, so group those aliases with Reg.</i></td></tr>
<tr><th id="397">397</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="3769AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3769AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>false</b>); <a class="local col9 ref" href="#3769AI" title='AI' data-ref="3769AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#3769AI" title='AI' data-ref="3769AI">AI</a>) {</td></tr>
<tr><th id="398">398</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="3770AliasReg" title='AliasReg' data-type='unsigned int' data-ref="3770AliasReg">AliasReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#3769AI" title='AI' data-ref="3769AI">AI</a>;</td></tr>
<tr><th id="399">399</th><td>      <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col0 ref" href="#3770AliasReg" title='AliasReg' data-ref="3770AliasReg">AliasReg</a>)) {</td></tr>
<tr><th id="400">400</th><td>        <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>, <a class="local col0 ref" href="#3770AliasReg" title='AliasReg' data-ref="3770AliasReg">AliasReg</a>);</td></tr>
<tr><th id="401">401</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;-&gt;g&quot; &lt;&lt; State-&gt;GetGroup(Reg) &lt;&lt; &quot;(via &quot; &lt;&lt; printReg(AliasReg, TRI) &lt;&lt; &quot;)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(via "</q></td></tr>
<tr><th id="402">402</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#3770AliasReg" title='AliasReg' data-ref="3770AliasReg">AliasReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")"</q>);</td></tr>
<tr><th id="403">403</th><td>      }</td></tr>
<tr><th id="404">404</th><td>    }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>    <i>// Note register reference...</i></td></tr>
<tr><th id="407">407</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="3771RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3771RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="408">408</th><td>    <b>if</b> (<a class="local col5 ref" href="#3765i" title='i' data-ref="3765i">i</a> &lt; <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="409">409</th><td>      <a class="local col1 ref" href="#3771RC" title='RC' data-ref="3771RC">RC</a> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col5 ref" href="#3765i" title='i' data-ref="3765i">i</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="410">410</th><td>    <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a> <dfn class="local col2 decl" id="3772RR" title='RR' data-type='AggressiveAntiDepState::RegisterReference' data-ref="3772RR">RR</dfn> = { &amp;<a class="local col7 ref" href="#3767MO" title='MO' data-ref="3767MO">MO</a>, <a class="local col1 ref" href="#3771RC" title='RC' data-ref="3771RC">RC</a> };</td></tr>
<tr><th id="411">411</th><td>    <a class="local col0 ref" href="#3760RegRefs" title='RegRefs' data-ref="3760RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap6insertEOT_" title='std::multimap::insert' data-ref="_ZNSt8multimap6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#3768Reg" title='Reg' data-ref="3768Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#3772RR" title='RR' data-ref="3772RR">RR</a></span>));</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <i>// Scan the register defs for this instruction and update</i></td></tr>
<tr><th id="417">417</th><td><i>  // live-ranges.</i></td></tr>
<tr><th id="418">418</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3773i" title='i' data-type='unsigned int' data-ref="3773i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="3774e" title='e' data-type='unsigned int' data-ref="3774e">e</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#3773i" title='i' data-ref="3773i">i</a> != <a class="local col4 ref" href="#3774e" title='e' data-ref="3774e">e</a>; ++<a class="local col3 ref" href="#3773i" title='i' data-ref="3773i">i</a>) {</td></tr>
<tr><th id="419">419</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="3775MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3775MO">MO</dfn> = <a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#3773i" title='i' data-ref="3773i">i</a>);</td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (!<a class="local col5 ref" href="#3775MO" title='MO' data-ref="3775MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#3775MO" title='MO' data-ref="3775MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="421">421</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="3776Reg" title='Reg' data-type='unsigned int' data-ref="3776Reg">Reg</dfn> = <a class="local col5 ref" href="#3775MO" title='MO' data-ref="3775MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (<a class="local col6 ref" href="#3776Reg" title='Reg' data-ref="3776Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="423">423</th><td>    <i>// Ignore KILLs and passthru registers for liveness...</i></td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (<a class="local col6 ref" href="#3756MI" title='MI' data-ref="3756MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>() || (<a class="local col8 ref" href="#3758PassthruRegs" title='PassthruRegs' data-ref="3758PassthruRegs">PassthruRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col6 ref" href="#3776Reg" title='Reg' data-ref="3776Reg">Reg</a>) != <var>0</var>))</td></tr>
<tr><th id="425">425</th><td>      <b>continue</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i>// Update def for Reg and aliases.</i></td></tr>
<tr><th id="428">428</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="3777AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3777AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#3776Reg" title='Reg' data-ref="3776Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#3777AI" title='AI' data-ref="3777AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#3777AI" title='AI' data-ref="3777AI">AI</a>) {</td></tr>
<tr><th id="429">429</th><td>      <i>// We need to be careful here not to define already-live super registers.</i></td></tr>
<tr><th id="430">430</th><td><i>      // If the super register is already live, then this definition is not</i></td></tr>
<tr><th id="431">431</th><td><i>      // a definition of the whole super register (just a partial insertion</i></td></tr>
<tr><th id="432">432</th><td><i>      // into it). Earlier subregister definitions (which we've not yet visited</i></td></tr>
<tr><th id="433">433</th><td><i>      // because we're iterating bottom-up) need to be linked to the same group</i></td></tr>
<tr><th id="434">434</th><td><i>      // as this definition.</i></td></tr>
<tr><th id="435">435</th><td>      <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col6 ref" href="#3776Reg" title='Reg' data-ref="3776Reg">Reg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#3777AI" title='AI' data-ref="3777AI">AI</a>) &amp;&amp; <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#3777AI" title='AI' data-ref="3777AI">AI</a>))</td></tr>
<tr><th id="436">436</th><td>        <b>continue</b>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>      <a class="local col9 ref" href="#3759DefIndices" title='DefIndices' data-ref="3759DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#3777AI" title='AI' data-ref="3777AI">AI</a>]</a> = <a class="local col7 ref" href="#3757Count" title='Count' data-ref="3757Count">Count</a>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><em>void</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::AggressiveAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3778MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3778MI">MI</dfn>,</td></tr>
<tr><th id="444">444</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="3779Count" title='Count' data-type='unsigned int' data-ref="3779Count">Count</dfn>) {</td></tr>
<tr><th id="445">445</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tUse Groups:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tUse Groups:"</q>);</td></tr>
<tr><th id="446">446</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp;</td></tr>
<tr><th id="447">447</th><td>    <dfn class="local col0 decl" id="3780RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3780RegRefs">RegRefs</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>();</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <i>// If MI's uses have special allocation requirement, don't allow</i></td></tr>
<tr><th id="450">450</th><td><i>  // any use registers to be changed. Also assume all registers</i></td></tr>
<tr><th id="451">451</th><td><i>  // used in a call must not be changed (ABI).</i></td></tr>
<tr><th id="452">452</th><td><i>  // Inline Assembly register uses also cannot be safely changed.</i></td></tr>
<tr><th id="453">453</th><td><i>  // FIXME: The issue with predicated instruction is more complex. We are being</i></td></tr>
<tr><th id="454">454</th><td><i>  // conservatively here because the kill markers cannot be trusted after</i></td></tr>
<tr><th id="455">455</th><td><i>  // if-conversion:</i></td></tr>
<tr><th id="456">456</th><td><i>  // %r6 = LDR %sp, %reg0, 92, 14, %reg0; mem:LD4[FixedStack14]</i></td></tr>
<tr><th id="457">457</th><td><i>  // ...</i></td></tr>
<tr><th id="458">458</th><td><i>  // STR %r0, killed %r6, %reg0, 0, 0, %cpsr; mem:ST4[%395]</i></td></tr>
<tr><th id="459">459</th><td><i>  // %r6 = LDR %sp, %reg0, 100, 0, %cpsr; mem:LD4[FixedStack12]</i></td></tr>
<tr><th id="460">460</th><td><i>  // STR %r0, killed %r6, %reg0, 0, 14, %reg0; mem:ST4[%396](align=8)</i></td></tr>
<tr><th id="461">461</th><td><i>  //</i></td></tr>
<tr><th id="462">462</th><td><i>  // The first R6 kill is not really a kill since it's killed by a predicated</i></td></tr>
<tr><th id="463">463</th><td><i>  // instruction which may not be executed. The second R6 def may or may not</i></td></tr>
<tr><th id="464">464</th><td><i>  // re-define R6 so it's not safe to change it since the last R6 use cannot be</i></td></tr>
<tr><th id="465">465</th><td><i>  // changed.</i></td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <dfn class="local col1 decl" id="3781Special" title='Special' data-type='bool' data-ref="3781Special">Special</dfn> = <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraSrcRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE">hasExtraSrcRegAllocReq</a>() ||</td></tr>
<tr><th id="467">467</th><td>                 <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>) || <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>();</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <i>// Scan the register uses for this instruction and update</i></td></tr>
<tr><th id="470">470</th><td><i>  // live-ranges, groups and RegRefs.</i></td></tr>
<tr><th id="471">471</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="3782i" title='i' data-type='unsigned int' data-ref="3782i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="3783e" title='e' data-type='unsigned int' data-ref="3783e">e</dfn> = <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#3782i" title='i' data-ref="3782i">i</a> != <a class="local col3 ref" href="#3783e" title='e' data-ref="3783e">e</a>; ++<a class="local col2 ref" href="#3782i" title='i' data-ref="3782i">i</a>) {</td></tr>
<tr><th id="472">472</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="3784MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3784MO">MO</dfn> = <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#3782i" title='i' data-ref="3782i">i</a>);</td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (!<a class="local col4 ref" href="#3784MO" title='MO' data-ref="3784MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#3784MO" title='MO' data-ref="3784MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) <b>continue</b>;</td></tr>
<tr><th id="474">474</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="3785Reg" title='Reg' data-type='unsigned int' data-ref="3785Reg">Reg</dfn> = <a class="local col4 ref" href="#3784MO" title='MO' data-ref="3784MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot;=g&quot; &lt;&lt; State-&gt;GetGroup(Reg); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=g"</q></td></tr>
<tr><th id="478">478</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a>));</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>    <i>// It wasn't previously live but now it is, this is a kill. Forget</i></td></tr>
<tr><th id="481">481</th><td><i>    // the previous live-range information and start a new live-range</i></td></tr>
<tr><th id="482">482</th><td><i>    // for the register.</i></td></tr>
<tr><th id="483">483</th><td>    <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_" title='llvm::AggressiveAntiDepBreaker::HandleLastUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_">HandleLastUse</a>(<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a>, <a class="local col9 ref" href="#3779Count" title='Count' data-ref="3779Count">Count</a>, <q>"(last-use)"</q>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="local col1 ref" href="#3781Special" title='Special' data-ref="3781Special">Special</a>) {</td></tr>
<tr><th id="486">486</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { if (State-&gt;GetGroup(Reg) != 0) dbgs() &lt;&lt; &quot;-&gt;g0(alloc-req)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a>) != <var>0</var>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g0(alloc-req)"</q>);</td></tr>
<tr><th id="487">487</th><td>      <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="488">488</th><td>    }</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>    <i>// Note register reference...</i></td></tr>
<tr><th id="491">491</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="3786RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3786RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (<a class="local col2 ref" href="#3782i" title='i' data-ref="3782i">i</a> &lt; <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="493">493</th><td>      <a class="local col6 ref" href="#3786RC" title='RC' data-ref="3786RC">RC</a> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col2 ref" href="#3782i" title='i' data-ref="3782i">i</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>);</td></tr>
<tr><th id="494">494</th><td>    <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a> <dfn class="local col7 decl" id="3787RR" title='RR' data-type='AggressiveAntiDepState::RegisterReference' data-ref="3787RR">RR</dfn> = { &amp;<a class="local col4 ref" href="#3784MO" title='MO' data-ref="3784MO">MO</a>, <a class="local col6 ref" href="#3786RC" title='RC' data-ref="3786RC">RC</a> };</td></tr>
<tr><th id="495">495</th><td>    <a class="local col0 ref" href="#3780RegRefs" title='RegRefs' data-ref="3780RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap6insertEOT_" title='std::multimap::insert' data-ref="_ZNSt8multimap6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#3785Reg" title='Reg' data-ref="3785Reg">Reg</a></span>, <span class='refarg'><a class="local col7 ref" href="#3787RR" title='RR' data-ref="3787RR">RR</a></span>));</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i>// Form a group of all defs and uses of a KILL instruction to ensure</i></td></tr>
<tr><th id="501">501</th><td><i>  // that all registers are renamed as a group.</i></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tKill Group:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tKill Group:"</q>);</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="3788FirstReg" title='FirstReg' data-type='unsigned int' data-ref="3788FirstReg">FirstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="506">506</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="3789i" title='i' data-type='unsigned int' data-ref="3789i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="3790e" title='e' data-type='unsigned int' data-ref="3790e">e</dfn> = <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#3789i" title='i' data-ref="3789i">i</a> != <a class="local col0 ref" href="#3790e" title='e' data-ref="3790e">e</a>; ++<a class="local col9 ref" href="#3789i" title='i' data-ref="3789i">i</a>) {</td></tr>
<tr><th id="507">507</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="3791MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3791MO">MO</dfn> = <a class="local col8 ref" href="#3778MI" title='MI' data-ref="3778MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#3789i" title='i' data-ref="3789i">i</a>);</td></tr>
<tr><th id="508">508</th><td>      <b>if</b> (!<a class="local col1 ref" href="#3791MO" title='MO' data-ref="3791MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="509">509</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="3792Reg" title='Reg' data-type='unsigned int' data-ref="3792Reg">Reg</dfn> = <a class="local col1 ref" href="#3791MO" title='MO' data-ref="3791MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="510">510</th><td>      <b>if</b> (<a class="local col2 ref" href="#3792Reg" title='Reg' data-ref="3792Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>      <b>if</b> (<a class="local col8 ref" href="#3788FirstReg" title='FirstReg' data-ref="3788FirstReg">FirstReg</a> != <var>0</var>) {</td></tr>
<tr><th id="513">513</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;=&quot; &lt;&lt; printReg(Reg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"="</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#3792Reg" title='Reg' data-ref="3792Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="514">514</th><td>        <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col8 ref" href="#3788FirstReg" title='FirstReg' data-ref="3788FirstReg">FirstReg</a>, <a class="local col2 ref" href="#3792Reg" title='Reg' data-ref="3792Reg">Reg</a>);</td></tr>
<tr><th id="515">515</th><td>      } <b>else</b> {</td></tr>
<tr><th id="516">516</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#3792Reg" title='Reg' data-ref="3792Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="517">517</th><td>        <a class="local col8 ref" href="#3788FirstReg" title='FirstReg' data-ref="3788FirstReg">FirstReg</a> = <a class="local col2 ref" href="#3792Reg" title='Reg' data-ref="3792Reg">Reg</a>;</td></tr>
<tr><th id="518">518</th><td>      }</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;-&gt;g&quot; &lt;&lt; State-&gt;GetGroup(FirstReg) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;g"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col8 ref" href="#3788FirstReg" title='FirstReg' data-ref="3788FirstReg">FirstReg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj" title='llvm::AggressiveAntiDepBreaker::GetRenameRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj">GetRenameRegisters</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3793Reg" title='Reg' data-type='unsigned int' data-ref="3793Reg">Reg</dfn>) {</td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="3794BV" title='BV' data-type='llvm::BitVector' data-ref="3794BV">BV</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>false</b>);</td></tr>
<tr><th id="527">527</th><td>  <em>bool</em> <dfn class="local col5 decl" id="3795first" title='first' data-type='bool' data-ref="3795first">first</dfn> = <b>true</b>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i>// Check all references that need rewriting for Reg. For each, use</i></td></tr>
<tr><th id="530">530</th><td><i>  // the corresponding register class to narrow the set of registers</i></td></tr>
<tr><th id="531">531</th><td><i>  // that are appropriate for renaming.</i></td></tr>
<tr><th id="532">532</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="3796Q" title='Q' data-type='const std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3796Q">Q</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeESt4pairIT_S1_E" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeESt4pairIT_S1_E">make_range</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap11equal_rangeERKT_" title='std::multimap::equal_range' data-ref="_ZNSt8multimap11equal_rangeERKT_">equal_range</a>(<a class="local col3 ref" href="#3793Reg" title='Reg' data-ref="3793Reg">Reg</a>))) {</td></tr>
<tr><th id="533">533</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="3797RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3797RC">RC</dfn> = <a class="local col6 ref" href="#3796Q" title='Q' data-ref="3796Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::RC" title='llvm::AggressiveAntiDepState::RegisterReference::RC' data-ref="llvm::AggressiveAntiDepState::RegisterReference::RC">RC</a>;</td></tr>
<tr><th id="534">534</th><td>    <b>if</b> (!<a class="local col7 ref" href="#3797RC" title='RC' data-ref="3797RC">RC</a>) <b>continue</b>;</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="3798RCBV" title='RCBV' data-type='llvm::BitVector' data-ref="3798RCBV">RCBV</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a>(<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</a>, <a class="local col7 ref" href="#3797RC" title='RC' data-ref="3797RC">RC</a>);</td></tr>
<tr><th id="537">537</th><td>    <b>if</b> (<a class="local col5 ref" href="#3795first" title='first' data-ref="3795first">first</a>) {</td></tr>
<tr><th id="538">538</th><td>      <a class="local col4 ref" href="#3794BV" title='BV' data-ref="3794BV">BV</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col8 ref" href="#3798RCBV" title='RCBV' data-ref="3798RCBV">RCBV</a>;</td></tr>
<tr><th id="539">539</th><td>      <a class="local col5 ref" href="#3795first" title='first' data-ref="3795first">first</a> = <b>false</b>;</td></tr>
<tr><th id="540">540</th><td>    } <b>else</b> {</td></tr>
<tr><th id="541">541</th><td>      <a class="local col4 ref" href="#3794BV" title='BV' data-ref="3794BV">BV</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col8 ref" href="#3798RCBV" title='RCBV' data-ref="3798RCBV">RCBV</a>;</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; TRI-&gt;getRegClassName(RC); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col7 ref" href="#3797RC" title='RC' data-ref="3797RC">RC</a>));</td></tr>
<tr><th id="545">545</th><td>  }</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>return</b> <a class="local col4 ref" href="#3794BV" title='BV' data-ref="3794BV">BV</a>;</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>bool</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="decl def" id="_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE" title='llvm::AggressiveAntiDepBreaker::FindSuitableFreeRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE">FindSuitableFreeRegisters</dfn>(</td></tr>
<tr><th id="551">551</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="3799AntiDepGroupIndex" title='AntiDepGroupIndex' data-type='unsigned int' data-ref="3799AntiDepGroupIndex">AntiDepGroupIndex</dfn>,</td></tr>
<tr><th id="552">552</th><td>                                <a class="typedef" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</a>&amp; <dfn class="local col0 decl" id="3800RenameOrder" title='RenameOrder' data-type='RenameOrderType &amp;' data-ref="3800RenameOrder">RenameOrder</dfn>,</td></tr>
<tr><th id="553">553</th><td>                                <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="3801RenameMap" title='RenameMap' data-type='std::map&lt;unsigned int, unsigned int&gt; &amp;' data-ref="3801RenameMap">RenameMap</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="3802KillIndices" title='KillIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3802KillIndices">KillIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv" title='llvm::AggressiveAntiDepState::GetKillIndices' data-ref="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv">GetKillIndices</a>();</td></tr>
<tr><th id="555">555</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="3803DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3803DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="556">556</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp;</td></tr>
<tr><th id="557">557</th><td>    <dfn class="local col4 decl" id="3804RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3804RegRefs">RegRefs</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>();</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Collect all referenced registers in the same group as</i></td></tr>
<tr><th id="560">560</th><td><i>  // AntiDepReg. These all need to be renamed together if we are to</i></td></tr>
<tr><th id="561">561</th><td><i>  // break the anti-dependence.</i></td></tr>
<tr><th id="562">562</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="3805Regs" title='Regs' data-type='std::vector&lt;unsigned int&gt;' data-ref="3805Regs">Regs</dfn>;</td></tr>
<tr><th id="563">563</th><td>  <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::AggressiveAntiDepState::GetGroupRegs' data-ref="_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE">GetGroupRegs</a>(<a class="local col9 ref" href="#3799AntiDepGroupIndex" title='AntiDepGroupIndex' data-ref="3799AntiDepGroupIndex">AntiDepGroupIndex</a>, <span class='refarg'><a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a></span>, &amp;<a class="local col4 ref" href="#3804RegRefs" title='RegRefs' data-ref="3804RegRefs">RegRefs</a>);</td></tr>
<tr><th id="564">564</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Regs.empty() &amp;&amp; &quot;Empty register group!&quot;) ? void (0) : __assert_fail (&quot;!Regs.empty() &amp;&amp; \&quot;Empty register group!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 564, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"Empty register group!"</q>);</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i>// Find the "superest" register in the group. At the same time,</i></td></tr>
<tr><th id="569">569</th><td><i>  // collect the BitVector of registers that can be used to rename</i></td></tr>
<tr><th id="570">570</th><td><i>  // each register.</i></td></tr>
<tr><th id="571">571</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tRename Candidates for Group g&quot; &lt;&lt; AntiDepGroupIndex &lt;&lt; &quot;:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tRename Candidates for Group g"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#3799AntiDepGroupIndex" title='AntiDepGroupIndex' data-ref="3799AntiDepGroupIndex">AntiDepGroupIndex</a></td></tr>
<tr><th id="572">572</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>);</td></tr>
<tr><th id="573">573</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col6 decl" id="3806RenameRegisterMap" title='RenameRegisterMap' data-type='std::map&lt;unsigned int, BitVector&gt;' data-ref="3806RenameRegisterMap">RenameRegisterMap</dfn>;</td></tr>
<tr><th id="574">574</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="3807SuperReg" title='SuperReg' data-type='unsigned int' data-ref="3807SuperReg">SuperReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="575">575</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="3808i" title='i' data-type='unsigned int' data-ref="3808i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="3809e" title='e' data-type='unsigned int' data-ref="3809e">e</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#3808i" title='i' data-ref="3808i">i</a> != <a class="local col9 ref" href="#3809e" title='e' data-ref="3809e">e</a>; ++<a class="local col8 ref" href="#3808i" title='i' data-ref="3808i">i</a>) {</td></tr>
<tr><th id="576">576</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="3810Reg" title='Reg' data-type='unsigned int' data-ref="3810Reg">Reg</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#3808i" title='i' data-ref="3808i">i</a>]</a>;</td></tr>
<tr><th id="577">577</th><td>    <b>if</b> ((<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a> == <var>0</var>) || <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>, <a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>))</td></tr>
<tr><th id="578">578</th><td>      <a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a> = <a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <i>// If Reg has any references, then collect possible rename regs</i></td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (<a class="local col4 ref" href="#3804RegRefs" title='RegRefs' data-ref="3804RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNKSt8multimap5countERKT_" title='std::multimap::count' data-ref="_ZNKSt8multimap5countERKT_">count</a>(<a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>) &gt; <var>0</var>) {</td></tr>
<tr><th id="582">582</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\t\t&quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot;:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t"</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>      <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="3811BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="3811BV">BV</dfn> = <a class="local col6 ref" href="#3806RenameRegisterMap" title='RenameRegisterMap' data-ref="3806RenameRegisterMap">RenameRegisterMap</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>]</a>;</td></tr>
<tr><th id="585">585</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BV.empty()) ? void (0) : __assert_fail (&quot;BV.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 585, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#3811BV" title='BV' data-ref="3811BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5emptyEv" title='llvm::BitVector::empty' data-ref="_ZNK4llvm9BitVector5emptyEv">empty</a>());</td></tr>
<tr><th id="586">586</th><td>      <a class="local col1 ref" href="#3811BV" title='BV' data-ref="3811BV">BV</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSEOS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSEOS0_">=</a> <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj" title='llvm::AggressiveAntiDepBreaker::GetRenameRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj">GetRenameRegisters</a>(<a class="local col0 ref" href="#3810Reg" title='Reg' data-ref="3810Reg">Reg</a>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { { dbgs() &lt;&lt; &quot; ::&quot;; for (unsigned r : BV.set_bits()) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(r, TRI); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="589">589</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ::"</q>;</td></tr>
<tr><th id="590">590</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="3812r" title='r' data-type='unsigned int' data-ref="3812r">r</dfn> : <a class="local col1 ref" href="#3811BV" title='BV' data-ref="3811BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>())</td></tr>
<tr><th id="591">591</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#588" title='r' data-ref="3812r">r</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>);</td></tr>
<tr><th id="592">592</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="593">593</th><td>      });</td></tr>
<tr><th id="594">594</th><td>    }</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i>// All group registers should be a subreg of SuperReg.</i></td></tr>
<tr><th id="598">598</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3813i" title='i' data-type='unsigned int' data-ref="3813i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="3814e" title='e' data-type='unsigned int' data-ref="3814e">e</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#3813i" title='i' data-ref="3813i">i</a> != <a class="local col4 ref" href="#3814e" title='e' data-ref="3814e">e</a>; ++<a class="local col3 ref" href="#3813i" title='i' data-ref="3813i">i</a>) {</td></tr>
<tr><th id="599">599</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="3815Reg" title='Reg' data-type='unsigned int' data-ref="3815Reg">Reg</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#3813i" title='i' data-ref="3813i">i</a>]</a>;</td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (<a class="local col5 ref" href="#3815Reg" title='Reg' data-ref="3815Reg">Reg</a> == <a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>) <b>continue</b>;</td></tr>
<tr><th id="601">601</th><td>    <em>bool</em> <dfn class="local col6 decl" id="3816IsSub" title='IsSub' data-type='bool' data-ref="3816IsSub">IsSub</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</a>(<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>, <a class="local col5 ref" href="#3815Reg" title='Reg' data-ref="3815Reg">Reg</a>);</td></tr>
<tr><th id="602">602</th><td>    <i>// FIXME: remove this once PR18663 has been properly fixed. For now,</i></td></tr>
<tr><th id="603">603</th><td><i>    // return a conservative answer:</i></td></tr>
<tr><th id="604">604</th><td><i>    // assert(IsSub &amp;&amp; "Expecting group subregister");</i></td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (!<a class="local col6 ref" href="#3816IsSub" title='IsSub' data-ref="3816IsSub">IsSub</a>)</td></tr>
<tr><th id="606">606</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#<span data-ppcond="609">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="610">610</th><td>  <i>// If DebugDiv &gt; 0 then only rename (renamecnt % DebugDiv) == DebugMod</i></td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugDiv" title='DebugDiv' data-use='m' data-ref="DebugDiv">DebugDiv</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="612">612</th><td>    <em>static</em> <em>int</em> <dfn class="local col7 decl" id="3817renamecnt" title='renamecnt' data-type='int' data-ref="3817renamecnt">renamecnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="613">613</th><td>    <b>if</b> (<a class="local col7 ref" href="#3817renamecnt" title='renamecnt' data-ref="3817renamecnt">renamecnt</a>++ % <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugDiv" title='DebugDiv' data-use='m' data-ref="DebugDiv">DebugDiv</a> != <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugMod" title='DebugMod' data-use='m' data-ref="DebugMod">DebugMod</a>)</td></tr>
<tr><th id="614">614</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Performing rename "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>)</td></tr>
<tr><th id="617">617</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" for debug ***\n"</q>;</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td><u>#<span data-ppcond="609">endif</span></u></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <i>// Check each possible rename register for SuperReg in round-robin</i></td></tr>
<tr><th id="622">622</th><td><i>  // order. If that register is available, and the corresponding</i></td></tr>
<tr><th id="623">623</th><td><i>  // registers are available for the other group subregisters, then we</i></td></tr>
<tr><th id="624">624</th><td><i>  // can use those registers to rename.</i></td></tr>
<tr><th id="625">625</th><td><i></i></td></tr>
<tr><th id="626">626</th><td><i>  // FIXME: Using getMinimalPhysRegClass is very conservative. We should</i></td></tr>
<tr><th id="627">627</th><td><i>  // check every use of the register and find the largest register class</i></td></tr>
<tr><th id="628">628</th><td><i>  // that can be used in all of them.</i></td></tr>
<tr><th id="629">629</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="3818SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="3818SuperRC">SuperRC</dfn> =</td></tr>
<tr><th id="630">630</th><td>    <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>, <a class="ref fake" href="../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col9 decl" id="3819Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="3819Order">Order</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RegClassInfo" title='llvm::AggressiveAntiDepBreaker::RegClassInfo' data-ref="llvm::AggressiveAntiDepBreaker::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="local col8 ref" href="#3818SuperRC" title='SuperRC' data-ref="3818SuperRC">SuperRC</a>);</td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (<a class="local col9 ref" href="#3819Order" title='Order' data-ref="3819Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="634">634</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tEmpty Super Regclass!!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tEmpty Super Regclass!!\n"</q>);</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="636">636</th><td>  }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tFind Registers:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tFind Registers:"</q>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <a class="local col0 ref" href="#3800RenameOrder" title='RenameOrder' data-ref="3800RenameOrder">RenameOrder</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>(<a class="typedef" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{constllvm::TargetRegisterClass*,unsignedint,std::less{constllvm::TargetRegisterClass*},std::allocator{std::pair{constllvm::TargetRegisterClas11876997" title='std::map&lt;const llvm::TargetRegisterClass *, unsigned int, std::less&lt;const llvm::TargetRegisterClass *&gt;, std::allocator&lt;std::pair&lt;const llvm::TargetRegisterClass *const, unsigned int&gt; &gt; &gt;::value_type' data-type='std::pair&lt;const TargetRegisterClass *const, unsigned int&gt;' data-ref="std::map{constllvm::TargetRegisterClass*,unsignedint,std::less{constllvm::TargetRegisterClass*},std::allocator{std::pair{constllvm::TargetRegisterClas11876997">value_type</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col8 ref" href="#3818SuperRC" title='SuperRC' data-ref="3818SuperRC">SuperRC</a>, <a class="local col9 ref" href="#3819Order" title='Order' data-ref="3819Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()));</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="3820OrigR" title='OrigR' data-type='unsigned int' data-ref="3820OrigR">OrigR</dfn> = <a class="local col0 ref" href="#3800RenameOrder" title='RenameOrder' data-ref="3800RenameOrder">RenameOrder</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#3818SuperRC" title='SuperRC' data-ref="3818SuperRC">SuperRC</a>]</a>;</td></tr>
<tr><th id="643">643</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="3821EndR" title='EndR' data-type='unsigned int' data-ref="3821EndR">EndR</dfn> = ((<a class="local col0 ref" href="#3820OrigR" title='OrigR' data-ref="3820OrigR">OrigR</a> == <a class="local col9 ref" href="#3819Order" title='Order' data-ref="3819Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) ? <var>0</var> : <a class="local col0 ref" href="#3820OrigR" title='OrigR' data-ref="3820OrigR">OrigR</a>);</td></tr>
<tr><th id="644">644</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="3822R" title='R' data-type='unsigned int' data-ref="3822R">R</dfn> = <a class="local col0 ref" href="#3820OrigR" title='OrigR' data-ref="3820OrigR">OrigR</a>;</td></tr>
<tr><th id="645">645</th><td>  <b>do</b> {</td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (<a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a> == <var>0</var>) <a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a> = <a class="local col9 ref" href="#3819Order" title='Order' data-ref="3819Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="647">647</th><td>    --<a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a>;</td></tr>
<tr><th id="648">648</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="3823NewSuperReg" title='NewSuperReg' data-type='const unsigned int' data-ref="3823NewSuperReg">NewSuperReg</dfn> = <a class="local col9 ref" href="#3819Order" title='Order' data-ref="3819Order">Order</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a>]</a>;</td></tr>
<tr><th id="649">649</th><td>    <i>// Don't consider non-allocatable registers</i></td></tr>
<tr><th id="650">650</th><td>    <b>if</b> (!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MRI" title='llvm::AggressiveAntiDepBreaker::MRI' data-ref="llvm::AggressiveAntiDepBreaker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col3 ref" href="#3823NewSuperReg" title='NewSuperReg' data-ref="3823NewSuperReg">NewSuperReg</a>)) <b>continue</b>;</td></tr>
<tr><th id="651">651</th><td>    <i>// Don't replace a register with itself.</i></td></tr>
<tr><th id="652">652</th><td>    <b>if</b> (<a class="local col3 ref" href="#3823NewSuperReg" title='NewSuperReg' data-ref="3823NewSuperReg">NewSuperReg</a> == <a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>) <b>continue</b>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; [&quot; &lt;&lt; printReg(NewSuperReg, TRI) &lt;&lt; &apos;:&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ["</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#3823NewSuperReg" title='NewSuperReg' data-ref="3823NewSuperReg">NewSuperReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd>);</td></tr>
<tr><th id="655">655</th><td>    <a class="local col1 ref" href="#3801RenameMap" title='RenameMap' data-ref="3801RenameMap">RenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>    <i>// For each referenced group register (which must be a SuperReg or</i></td></tr>
<tr><th id="658">658</th><td><i>    // a subregister of SuperReg), find the corresponding subregister</i></td></tr>
<tr><th id="659">659</th><td><i>    // of NewSuperReg and make sure it is free to be renamed.</i></td></tr>
<tr><th id="660">660</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="3824i" title='i' data-type='unsigned int' data-ref="3824i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="3825e" title='e' data-type='unsigned int' data-ref="3825e">e</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#3824i" title='i' data-ref="3824i">i</a> != <a class="local col5 ref" href="#3825e" title='e' data-ref="3825e">e</a>; ++<a class="local col4 ref" href="#3824i" title='i' data-ref="3824i">i</a>) {</td></tr>
<tr><th id="661">661</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="3826Reg" title='Reg' data-type='unsigned int' data-ref="3826Reg">Reg</dfn> = <a class="local col5 ref" href="#3805Regs" title='Regs' data-ref="3805Regs">Regs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#3824i" title='i' data-ref="3824i">i</a>]</a>;</td></tr>
<tr><th id="662">662</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="3827NewReg" title='NewReg' data-type='unsigned int' data-ref="3827NewReg">NewReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="663">663</th><td>      <b>if</b> (<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a> == <a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>) {</td></tr>
<tr><th id="664">664</th><td>        <a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a> = <a class="local col3 ref" href="#3823NewSuperReg" title='NewSuperReg' data-ref="3823NewSuperReg">NewSuperReg</a>;</td></tr>
<tr><th id="665">665</th><td>      } <b>else</b> {</td></tr>
<tr><th id="666">666</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="3828NewSubRegIdx" title='NewSubRegIdx' data-type='unsigned int' data-ref="3828NewSubRegIdx">NewSubRegIdx</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj">getSubRegIndex</a>(<a class="local col7 ref" href="#3807SuperReg" title='SuperReg' data-ref="3807SuperReg">SuperReg</a>, <a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>);</td></tr>
<tr><th id="667">667</th><td>        <b>if</b> (<a class="local col8 ref" href="#3828NewSubRegIdx" title='NewSubRegIdx' data-ref="3828NewSubRegIdx">NewSubRegIdx</a> != <var>0</var>)</td></tr>
<tr><th id="668">668</th><td>          <a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col3 ref" href="#3823NewSuperReg" title='NewSuperReg' data-ref="3823NewSuperReg">NewSuperReg</a>, <a class="local col8 ref" href="#3828NewSubRegIdx" title='NewSubRegIdx' data-ref="3828NewSubRegIdx">NewSubRegIdx</a>);</td></tr>
<tr><th id="669">669</th><td>      }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(NewReg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>      <i>// Check if Reg can be renamed to NewReg.</i></td></tr>
<tr><th id="674">674</th><td>      <b>if</b> (!<a class="local col6 ref" href="#3806RenameRegisterMap" title='RenameRegisterMap' data-ref="3806RenameRegisterMap">RenameRegisterMap</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>)) {</td></tr>
<tr><th id="675">675</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;(no rename)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(no rename)"</q>);</td></tr>
<tr><th id="676">676</th><td>        <b>goto</b> <a class="lbl" href="#3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</a>;</td></tr>
<tr><th id="677">677</th><td>      }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>      <i>// If NewReg is dead and NewReg's most recent def is not before</i></td></tr>
<tr><th id="680">680</th><td><i>      // Regs's kill, it's safe to replace Reg with NewReg. We</i></td></tr>
<tr><th id="681">681</th><td><i>      // must also check all aliases of NewReg, because we can't define a</i></td></tr>
<tr><th id="682">682</th><td><i>      // register when any sub or super is already live.</i></td></tr>
<tr><th id="683">683</th><td>      <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>) || (<a class="local col2 ref" href="#3802KillIndices" title='KillIndices' data-ref="3802KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>]</a> &gt; <a class="local col3 ref" href="#3803DefIndices" title='DefIndices' data-ref="3803DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>]</a>)) {</td></tr>
<tr><th id="684">684</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;(live)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(live)"</q>);</td></tr>
<tr><th id="685">685</th><td>        <b>goto</b> <a class="lbl" href="#3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</a>;</td></tr>
<tr><th id="686">686</th><td>      } <b>else</b> {</td></tr>
<tr><th id="687">687</th><td>        <em>bool</em> <dfn class="local col0 decl" id="3830found" title='found' data-type='bool' data-ref="3830found">found</dfn> = <b>false</b>;</td></tr>
<tr><th id="688">688</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="3831AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3831AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>false</b>); <a class="local col1 ref" href="#3831AI" title='AI' data-ref="3831AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#3831AI" title='AI' data-ref="3831AI">AI</a>) {</td></tr>
<tr><th id="689">689</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="3832AliasReg" title='AliasReg' data-type='unsigned int' data-ref="3832AliasReg">AliasReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#3831AI" title='AI' data-ref="3831AI">AI</a>;</td></tr>
<tr><th id="690">690</th><td>          <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col2 ref" href="#3832AliasReg" title='AliasReg' data-ref="3832AliasReg">AliasReg</a>) ||</td></tr>
<tr><th id="691">691</th><td>              (<a class="local col2 ref" href="#3802KillIndices" title='KillIndices' data-ref="3802KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>]</a> &gt; <a class="local col3 ref" href="#3803DefIndices" title='DefIndices' data-ref="3803DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#3832AliasReg" title='AliasReg' data-ref="3832AliasReg">AliasReg</a>]</a>)) {</td></tr>
<tr><th id="692">692</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;(alias &quot; &lt;&lt; printReg(AliasReg, TRI) &lt;&lt; &quot; live)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="693">693</th><td>                       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(alias "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#3832AliasReg" title='AliasReg' data-ref="3832AliasReg">AliasReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" live)"</q>);</td></tr>
<tr><th id="694">694</th><td>            <a class="local col0 ref" href="#3830found" title='found' data-ref="3830found">found</a> = <b>true</b>;</td></tr>
<tr><th id="695">695</th><td>            <b>break</b>;</td></tr>
<tr><th id="696">696</th><td>          }</td></tr>
<tr><th id="697">697</th><td>        }</td></tr>
<tr><th id="698">698</th><td>        <b>if</b> (<a class="local col0 ref" href="#3830found" title='found' data-ref="3830found">found</a>)</td></tr>
<tr><th id="699">699</th><td>          <b>goto</b> <a class="lbl" href="#3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</a>;</td></tr>
<tr><th id="700">700</th><td>      }</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>      <i>// We cannot rename 'Reg' to 'NewReg' if one of the uses of 'Reg' also</i></td></tr>
<tr><th id="703">703</th><td><i>      // defines 'NewReg' via an early-clobber operand.</i></td></tr>
<tr><th id="704">704</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="3833Q" title='Q' data-type='const std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3833Q">Q</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeESt4pairIT_S1_E" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeESt4pairIT_S1_E">make_range</a>(<a class="local col4 ref" href="#3804RegRefs" title='RegRefs' data-ref="3804RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap11equal_rangeERKT_" title='std::multimap::equal_range' data-ref="_ZNSt8multimap11equal_rangeERKT_">equal_range</a>(<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>))) {</td></tr>
<tr><th id="705">705</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="3834UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="3834UseMI">UseMI</dfn> = <a class="local col3 ref" href="#3833Q" title='Q' data-ref="3833Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="706">706</th><td>        <em>int</em> <dfn class="local col5 decl" id="3835Idx" title='Idx' data-type='int' data-ref="3835Idx">Idx</dfn> = <a class="local col4 ref" href="#3834UseMI" title='UseMI' data-ref="3834UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>, <b>false</b>, <b>true</b>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>);</td></tr>
<tr><th id="707">707</th><td>        <b>if</b> (<a class="local col5 ref" href="#3835Idx" title='Idx' data-ref="3835Idx">Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="708">708</th><td>          <b>continue</b>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>        <b>if</b> (<a class="local col4 ref" href="#3834UseMI" title='UseMI' data-ref="3834UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#3835Idx" title='Idx' data-ref="3835Idx">Idx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="711">711</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;(ec)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(ec)"</q>);</td></tr>
<tr><th id="712">712</th><td>          <b>goto</b> <a class="lbl" href="#3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</a>;</td></tr>
<tr><th id="713">713</th><td>        }</td></tr>
<tr><th id="714">714</th><td>      }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>      <i>// Also, we cannot rename 'Reg' to 'NewReg' if the instruction defining</i></td></tr>
<tr><th id="717">717</th><td><i>      // 'Reg' is an early-clobber define and that instruction also uses</i></td></tr>
<tr><th id="718">718</th><td><i>      // 'NewReg'.</i></td></tr>
<tr><th id="719">719</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="3836Q" title='Q' data-type='const std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3836Q">Q</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeESt4pairIT_S1_E" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeESt4pairIT_S1_E">make_range</a>(<a class="local col4 ref" href="#3804RegRefs" title='RegRefs' data-ref="3804RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap11equal_rangeERKT_" title='std::multimap::equal_range' data-ref="_ZNSt8multimap11equal_rangeERKT_">equal_range</a>(<a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>))) {</td></tr>
<tr><th id="720">720</th><td>        <b>if</b> (!<a class="local col6 ref" href="#3836Q" title='Q' data-ref="3836Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col6 ref" href="#3836Q" title='Q' data-ref="3836Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="721">721</th><td>          <b>continue</b>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="3837DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="3837DefMI">DefMI</dfn> = <a class="local col6 ref" href="#3836Q" title='Q' data-ref="3836Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="724">724</th><td>        <b>if</b> (<a class="local col7 ref" href="#3837DefMI" title='DefMI' data-ref="3837DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>)) {</td></tr>
<tr><th id="725">725</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;(ec)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(ec)"</q>);</td></tr>
<tr><th id="726">726</th><td>          <b>goto</b> <a class="lbl" href="#3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</a>;</td></tr>
<tr><th id="727">727</th><td>        }</td></tr>
<tr><th id="728">728</th><td>      }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>      <i>// Record that 'Reg' can be renamed to 'NewReg'.</i></td></tr>
<tr><th id="731">731</th><td>      <a class="local col1 ref" href="#3801RenameMap" title='RenameMap' data-ref="3801RenameMap">RenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col6 ref" href="#3826Reg" title='Reg' data-ref="3826Reg">Reg</a>, <a class="local col7 ref" href="#3827NewReg" title='NewReg' data-ref="3827NewReg">NewReg</a>));</td></tr>
<tr><th id="732">732</th><td>    }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>    <i>// If we fall-out here, then every register in the group can be</i></td></tr>
<tr><th id="735">735</th><td><i>    // renamed, as recorded in RenameMap.</i></td></tr>
<tr><th id="736">736</th><td>    <a class="local col0 ref" href="#3800RenameOrder" title='RenameOrder' data-ref="3800RenameOrder">RenameOrder</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5eraseERKT_" title='std::map::erase' data-ref="_ZNSt3map5eraseERKT_">erase</a>(<a class="local col8 ref" href="#3818SuperRC" title='SuperRC' data-ref="3818SuperRC">SuperRC</a>);</td></tr>
<tr><th id="737">737</th><td>    <a class="local col0 ref" href="#3800RenameOrder" title='RenameOrder' data-ref="3800RenameOrder">RenameOrder</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>(<a class="typedef" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{constllvm::TargetRegisterClass*,unsignedint,std::less{constllvm::TargetRegisterClass*},std::allocator{std::pair{constllvm::TargetRegisterClas11876997" title='std::map&lt;const llvm::TargetRegisterClass *, unsigned int, std::less&lt;const llvm::TargetRegisterClass *&gt;, std::allocator&lt;std::pair&lt;const llvm::TargetRegisterClass *const, unsigned int&gt; &gt; &gt;::value_type' data-type='std::pair&lt;const TargetRegisterClass *const, unsigned int&gt;' data-ref="std::map{constllvm::TargetRegisterClass*,unsignedint,std::less{constllvm::TargetRegisterClass*},std::allocator{std::pair{constllvm::TargetRegisterClas11876997">value_type</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col8 ref" href="#3818SuperRC" title='SuperRC' data-ref="3818SuperRC">SuperRC</a>, <a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a>));</td></tr>
<tr><th id="738">738</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;]\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]\n"</q>);</td></tr>
<tr><th id="739">739</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <dfn class="lbl" id="3829next_super_reg" data-ref="3829next_super_reg">next_super_reg</dfn>:</td></tr>
<tr><th id="742">742</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;]&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>);</td></tr>
<tr><th id="743">743</th><td>  } <b>while</b> (<a class="local col2 ref" href="#3822R" title='R' data-ref="3822R">R</a> != <a class="local col1 ref" href="#3821EndR" title='EndR' data-ref="3821EndR">EndR</a>);</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// No registers are free and available!</i></td></tr>
<tr><th id="748">748</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i class="doc">/// BreakAntiDependencies - Identifiy anti-dependencies within the</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">/// ScheduleDAG and break them by renaming registers.</i></td></tr>
<tr><th id="753">753</th><td><em>unsigned</em> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327" title='llvm::AggressiveAntiDepBreaker::BreakAntiDependencies' data-ref="_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327">BreakAntiDependencies</dfn>(</td></tr>
<tr><th id="754">754</th><td>                              <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col8 decl" id="3838SUnits" title='SUnits' data-type='const std::vector&lt;SUnit&gt; &amp;' data-ref="3838SUnits">SUnits</dfn>,</td></tr>
<tr><th id="755">755</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="3839Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="3839Begin">Begin</dfn>,</td></tr>
<tr><th id="756">756</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="3840End" title='End' data-type='MachineBasicBlock::iterator' data-ref="3840End">End</dfn>,</td></tr>
<tr><th id="757">757</th><td>                              <em>unsigned</em> <dfn class="local col1 decl" id="3841InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="3841InsertPosIndex">InsertPosIndex</dfn>,</td></tr>
<tr><th id="758">758</th><td>                              <a class="typedef" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker::DbgValueVector" title='llvm::AntiDepBreaker::DbgValueVector' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;' data-ref="llvm::AntiDepBreaker::DbgValueVector">DbgValueVector</a> &amp;<dfn class="local col2 decl" id="3842DbgValues" title='DbgValues' data-type='DbgValueVector &amp;' data-ref="3842DbgValues">DbgValues</dfn>) {</td></tr>
<tr><th id="759">759</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="3843KillIndices" title='KillIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3843KillIndices">KillIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv" title='llvm::AggressiveAntiDepState::GetKillIndices' data-ref="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv">GetKillIndices</a>();</td></tr>
<tr><th id="760">760</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="3844DefIndices" title='DefIndices' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="3844DefIndices">DefIndices</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</a>();</td></tr>
<tr><th id="761">761</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp;</td></tr>
<tr><th id="762">762</th><td>    <dfn class="local col5 decl" id="3845RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3845RegRefs">RegRefs</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</a>();</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <i>// The code below assumes that there is at least one instruction,</i></td></tr>
<tr><th id="765">765</th><td><i>  // so just duck out immediately if the block is empty.</i></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (<a class="local col8 ref" href="#3838SUnits" title='SUnits' data-ref="3838SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>// For each regclass the next register to use for renaming.</i></td></tr>
<tr><th id="769">769</th><td>  <a class="typedef" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col6 decl" id="3846RenameOrder" title='RenameOrder' data-type='RenameOrderType' data-ref="3846RenameOrder">RenameOrder</dfn>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <i>// ...need a map from MI to SUnit.</i></td></tr>
<tr><th id="772">772</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col7 decl" id="3847MISUnitMap" title='MISUnitMap' data-type='std::map&lt;MachineInstr *, const SUnit *&gt;' data-ref="3847MISUnitMap">MISUnitMap</dfn>;</td></tr>
<tr><th id="773">773</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="3848i" title='i' data-type='unsigned int' data-ref="3848i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="3849e" title='e' data-type='unsigned int' data-ref="3849e">e</dfn> = <a class="local col8 ref" href="#3838SUnits" title='SUnits' data-ref="3838SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#3848i" title='i' data-ref="3848i">i</a> != <a class="local col9 ref" href="#3849e" title='e' data-ref="3849e">e</a>; ++<a class="local col8 ref" href="#3848i" title='i' data-ref="3848i">i</a>) {</td></tr>
<tr><th id="774">774</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="3850SU" title='SU' data-type='const llvm::SUnit *' data-ref="3850SU">SU</dfn> = &amp;<a class="local col8 ref" href="#3838SUnits" title='SUnits' data-ref="3838SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col8 ref" href="#3848i" title='i' data-ref="3848i">i</a>]</a>;</td></tr>
<tr><th id="775">775</th><td>    <a class="local col7 ref" href="#3847MISUnitMap" title='MISUnitMap' data-ref="3847MISUnitMap">MISUnitMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col0 ref" href="#3850SU" title='SU' data-ref="3850SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(),</td></tr>
<tr><th id="776">776</th><td>                                                               <a class="local col0 ref" href="#3850SU" title='SU' data-ref="3850SU">SU</a>));</td></tr>
<tr><th id="777">777</th><td>  }</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// Track progress along the critical path through the SUnit graph as</i></td></tr>
<tr><th id="780">780</th><td><i>  // we walk the instructions. This is needed for regclasses that only</i></td></tr>
<tr><th id="781">781</th><td><i>  // break critical-path anti-dependencies.</i></td></tr>
<tr><th id="782">782</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="3851CriticalPathSU" title='CriticalPathSU' data-type='const llvm::SUnit *' data-ref="3851CriticalPathSU">CriticalPathSU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="783">783</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="3852CriticalPathMI" title='CriticalPathMI' data-type='llvm::MachineInstr *' data-ref="3852CriticalPathMI">CriticalPathMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="784">784</th><td>  <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>()) {</td></tr>
<tr><th id="785">785</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3853i" title='i' data-type='unsigned int' data-ref="3853i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="3854e" title='e' data-type='unsigned int' data-ref="3854e">e</dfn> = <a class="local col8 ref" href="#3838SUnits" title='SUnits' data-ref="3838SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#3853i" title='i' data-ref="3853i">i</a> != <a class="local col4 ref" href="#3854e" title='e' data-ref="3854e">e</a>; ++<a class="local col3 ref" href="#3853i" title='i' data-ref="3853i">i</a>) {</td></tr>
<tr><th id="786">786</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="3855SU" title='SU' data-type='const llvm::SUnit *' data-ref="3855SU">SU</dfn> = &amp;<a class="local col8 ref" href="#3838SUnits" title='SUnits' data-ref="3838SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#3853i" title='i' data-ref="3853i">i</a>]</a>;</td></tr>
<tr><th id="787">787</th><td>      <b>if</b> (!<a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a> ||</td></tr>
<tr><th id="788">788</th><td>          ((<a class="local col5 ref" href="#3855SU" title='SU' data-ref="3855SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col5 ref" href="#3855SU" title='SU' data-ref="3855SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>) &gt;</td></tr>
<tr><th id="789">789</th><td>           (<a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>))) {</td></tr>
<tr><th id="790">790</th><td>        <a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a> = <a class="local col5 ref" href="#3855SU" title='SU' data-ref="3855SU">SU</a>;</td></tr>
<tr><th id="791">791</th><td>      }</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <a class="local col2 ref" href="#3852CriticalPathMI" title='CriticalPathMI' data-ref="3852CriticalPathMI">CriticalPathMI</a> = <a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><u>#<span data-ppcond="797">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="798">798</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\n===== Aggressive anti-dependency breaking\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n===== Aggressive anti-dependency breaking\n"</q>);</td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Available regs:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Available regs:"</q>);</td></tr>
<tr><th id="800">800</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="3856Reg" title='Reg' data-type='unsigned int' data-ref="3856Reg">Reg</dfn> = <var>0</var>; <a class="local col6 ref" href="#3856Reg" title='Reg' data-ref="3856Reg">Reg</a> &lt; <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); ++<a class="local col6 ref" href="#3856Reg" title='Reg' data-ref="3856Reg">Reg</a>) {</td></tr>
<tr><th id="801">801</th><td>    <b>if</b> (!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<a class="local col6 ref" href="#3856Reg" title='Reg' data-ref="3856Reg">Reg</a>))</td></tr>
<tr><th id="802">802</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(Reg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#3856Reg" title='Reg' data-ref="3856Reg">Reg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="803">803</th><td>  }</td></tr>
<tr><th id="804">804</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="805">805</th><td><u>#<span data-ppcond="797">endif</span></u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col7 decl" id="3857RegAliases" title='RegAliases' data-type='llvm::BitVector' data-ref="3857RegAliases">RegAliases</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <i>// Attempt to break anti-dependence edges. Walk the instructions</i></td></tr>
<tr><th id="810">810</th><td><i>  // from the bottom up, tracking information about liveness as we go</i></td></tr>
<tr><th id="811">811</th><td><i>  // to help determine which registers are available.</i></td></tr>
<tr><th id="812">812</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="3858Broken" title='Broken' data-type='unsigned int' data-ref="3858Broken">Broken</dfn> = <var>0</var>;</td></tr>
<tr><th id="813">813</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="3859Count" title='Count' data-type='unsigned int' data-ref="3859Count">Count</dfn> = <a class="local col1 ref" href="#3841InsertPosIndex" title='InsertPosIndex' data-ref="3841InsertPosIndex">InsertPosIndex</a> - <var>1</var>;</td></tr>
<tr><th id="814">814</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="3860I" title='I' data-type='MachineBasicBlock::iterator' data-ref="3860I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#3840End" title='End' data-ref="3840End">End</a>, <dfn class="local col1 decl" id="3861E" title='E' data-type='MachineBasicBlock::iterator' data-ref="3861E">E</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#3839Begin" title='Begin' data-ref="3839Begin">Begin</a>;</td></tr>
<tr><th id="815">815</th><td>       <a class="local col0 ref" href="#3860I" title='I' data-ref="3860I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#3861E" title='E' data-ref="3861E">E</a>; --<a class="local col9 ref" href="#3859Count" title='Count' data-ref="3859Count">Count</a>) {</td></tr>
<tr><th id="816">816</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3862MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3862MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#3860I" title='I' data-ref="3860I">I</a>;</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (<a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="819">819</th><td>      <b>continue</b>;</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Anti: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Anti: "</q>);</td></tr>
<tr><th id="822">822</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col3 decl" id="3863PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="3863PassthruRegs">PassthruRegs</dfn>;</td></tr>
<tr><th id="825">825</th><td>    <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::GetPassthruRegs' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE">GetPassthruRegs</a>(<span class='refarg'><a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#3863PassthruRegs" title='PassthruRegs' data-ref="3863PassthruRegs">PassthruRegs</a></span>);</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>    <i>// Process the defs in MI...</i></td></tr>
<tr><th id="828">828</th><td>    <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE">PrescanInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a></span>, <a class="local col9 ref" href="#3859Count" title='Count' data-ref="3859Count">Count</a>, <span class='refarg'><a class="local col3 ref" href="#3863PassthruRegs" title='PassthruRegs' data-ref="3863PassthruRegs">PassthruRegs</a></span>);</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>    <i>// The dependence edges that represent anti- and output-</i></td></tr>
<tr><th id="831">831</th><td><i>    // dependencies that are candidates for breaking.</i></td></tr>
<tr><th id="832">832</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="3864Edges" title='Edges' data-type='std::vector&lt;const SDep *&gt;' data-ref="3864Edges">Edges</dfn>;</td></tr>
<tr><th id="833">833</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="3865PathSU" title='PathSU' data-type='const llvm::SUnit *' data-ref="3865PathSU">PathSU</dfn> = <a class="local col7 ref" href="#3847MISUnitMap" title='MISUnitMap' data-ref="3847MISUnitMap">MISUnitMap</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a>]</a>;</td></tr>
<tr><th id="834">834</th><td>    <a class="tu ref" href="#_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE" title='AntiDepEdges' data-use='c' data-ref="_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE">AntiDepEdges</a>(<a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>, <span class='refarg'><a class="local col4 ref" href="#3864Edges" title='Edges' data-ref="3864Edges">Edges</a></span>);</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>    <i>// If MI is not on the critical path, then we don't rename</i></td></tr>
<tr><th id="837">837</th><td><i>    // registers in the CriticalPathSet.</i></td></tr>
<tr><th id="838">838</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> *<dfn class="local col6 decl" id="3866ExcludeRegs" title='ExcludeRegs' data-type='llvm::BitVector *' data-ref="3866ExcludeRegs">ExcludeRegs</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="839">839</th><td>    <b>if</b> (&amp;<a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a> == <a class="local col2 ref" href="#3852CriticalPathMI" title='CriticalPathMI' data-ref="3852CriticalPathMI">CriticalPathMI</a>) {</td></tr>
<tr><th id="840">840</th><td>      <a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a> = <a class="tu ref" href="#_ZL16CriticalPathStepPKN4llvm5SUnitE" title='CriticalPathStep' data-use='c' data-ref="_ZL16CriticalPathStepPKN4llvm5SUnitE">CriticalPathStep</a>(<a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>);</td></tr>
<tr><th id="841">841</th><td>      <a class="local col2 ref" href="#3852CriticalPathMI" title='CriticalPathMI' data-ref="3852CriticalPathMI">CriticalPathMI</a> = (<a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>) ? <a class="local col1 ref" href="#3851CriticalPathSU" title='CriticalPathSU' data-ref="3851CriticalPathSU">CriticalPathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="842">842</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>()) {</td></tr>
<tr><th id="843">843</th><td>      <a class="local col6 ref" href="#3866ExcludeRegs" title='ExcludeRegs' data-ref="3866ExcludeRegs">ExcludeRegs</a> = &amp;<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</a>;</td></tr>
<tr><th id="844">844</th><td>    }</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>    <i>// Ignore KILL instructions (they form a group in ScanInstruction</i></td></tr>
<tr><th id="847">847</th><td><i>    // but don't cause any anti-dependence breaking themselves)</i></td></tr>
<tr><th id="848">848</th><td>    <b>if</b> (!<a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="849">849</th><td>      <i>// Attempt to break each anti-dependency...</i></td></tr>
<tr><th id="850">850</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="3867i" title='i' data-type='unsigned int' data-ref="3867i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="3868e" title='e' data-type='unsigned int' data-ref="3868e">e</dfn> = <a class="local col4 ref" href="#3864Edges" title='Edges' data-ref="3864Edges">Edges</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#3867i" title='i' data-ref="3867i">i</a> != <a class="local col8 ref" href="#3868e" title='e' data-ref="3868e">e</a>; ++<a class="local col7 ref" href="#3867i" title='i' data-ref="3867i">i</a>) {</td></tr>
<tr><th id="851">851</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col9 decl" id="3869Edge" title='Edge' data-type='const llvm::SDep *' data-ref="3869Edge">Edge</dfn> = <a class="local col4 ref" href="#3864Edges" title='Edges' data-ref="3864Edges">Edges</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#3867i" title='i' data-ref="3867i">i</a>]</a>;</td></tr>
<tr><th id="852">852</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="3870NextSU" title='NextSU' data-type='llvm::SUnit *' data-ref="3870NextSU">NextSU</dfn> = <a class="local col9 ref" href="#3869Edge" title='Edge' data-ref="3869Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>        <b>if</b> ((<a class="local col9 ref" href="#3869Edge" title='Edge' data-ref="3869Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>) &amp;&amp;</td></tr>
<tr><th id="855">855</th><td>            (<a class="local col9 ref" href="#3869Edge" title='Edge' data-ref="3869Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)) <b>continue</b>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="3871AntiDepReg" title='AntiDepReg' data-type='unsigned int' data-ref="3871AntiDepReg">AntiDepReg</dfn> = <a class="local col9 ref" href="#3869Edge" title='Edge' data-ref="3869Edge">Edge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="858">858</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tAntidep reg: &quot; &lt;&lt; printReg(AntiDepReg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tAntidep reg: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>));</td></tr>
<tr><th id="859">859</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AntiDepReg != 0 &amp;&amp; &quot;Anti-dependence on reg0?&quot;) ? void (0) : __assert_fail (&quot;AntiDepReg != 0 &amp;&amp; \&quot;Anti-dependence on reg0?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 859, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> != <var>0</var> &amp;&amp; <q>"Anti-dependence on reg0?"</q>);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>        <b>if</b> (!<a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::MRI" title='llvm::AggressiveAntiDepBreaker::MRI' data-ref="llvm::AggressiveAntiDepBreaker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>)) {</td></tr>
<tr><th id="862">862</th><td>          <i>// Don't break anti-dependencies on non-allocatable registers.</i></td></tr>
<tr><th id="863">863</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (non-allocatable)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (non-allocatable)\n"</q>);</td></tr>
<tr><th id="864">864</th><td>          <b>continue</b>;</td></tr>
<tr><th id="865">865</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#3866ExcludeRegs" title='ExcludeRegs' data-ref="3866ExcludeRegs">ExcludeRegs</a> &amp;&amp; <a class="local col6 ref" href="#3866ExcludeRegs" title='ExcludeRegs' data-ref="3866ExcludeRegs">ExcludeRegs</a>-&gt;<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>)) {</td></tr>
<tr><th id="866">866</th><td>          <i>// Don't break anti-dependencies for critical path registers</i></td></tr>
<tr><th id="867">867</th><td><i>          // if not on the critical path</i></td></tr>
<tr><th id="868">868</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (not critical-path)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (not critical-path)\n"</q>);</td></tr>
<tr><th id="869">869</th><td>          <b>continue</b>;</td></tr>
<tr><th id="870">870</th><td>        } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#3863PassthruRegs" title='PassthruRegs' data-ref="3863PassthruRegs">PassthruRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>) != <var>0</var>) {</td></tr>
<tr><th id="871">871</th><td>          <i>// If the anti-dep register liveness "passes-thru", then</i></td></tr>
<tr><th id="872">872</th><td><i>          // don't try to change it. It will be changed along with</i></td></tr>
<tr><th id="873">873</th><td><i>          // the use if required to break an earlier antidep.</i></td></tr>
<tr><th id="874">874</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (passthru)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (passthru)\n"</q>);</td></tr>
<tr><th id="875">875</th><td>          <b>continue</b>;</td></tr>
<tr><th id="876">876</th><td>        } <b>else</b> {</td></tr>
<tr><th id="877">877</th><td>          <i>// No anti-dep breaking for implicit deps</i></td></tr>
<tr><th id="878">878</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="3872AntiDepOp" title='AntiDepOp' data-type='llvm::MachineOperand *' data-ref="3872AntiDepOp">AntiDepOp</dfn> = <a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>);</td></tr>
<tr><th id="879">879</th><td>          <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AntiDepOp &amp;&amp; &quot;Can&apos;t find index for defined register operand&quot;) ? void (0) : __assert_fail (&quot;AntiDepOp &amp;&amp; \&quot;Can&apos;t find index for defined register operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 879, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#3872AntiDepOp" title='AntiDepOp' data-ref="3872AntiDepOp">AntiDepOp</a> &amp;&amp; <q>"Can't find index for defined register operand"</q>);</td></tr>
<tr><th id="880">880</th><td>          <b>if</b> (!<a class="local col2 ref" href="#3872AntiDepOp" title='AntiDepOp' data-ref="3872AntiDepOp">AntiDepOp</a> || <a class="local col2 ref" href="#3872AntiDepOp" title='AntiDepOp' data-ref="3872AntiDepOp">AntiDepOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="881">881</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (implicit)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (implicit)\n"</q>);</td></tr>
<tr><th id="882">882</th><td>            <b>continue</b>;</td></tr>
<tr><th id="883">883</th><td>          }</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>          <i>// If the SUnit has other dependencies on the SUnit that</i></td></tr>
<tr><th id="886">886</th><td><i>          // it anti-depends on, don't bother breaking the</i></td></tr>
<tr><th id="887">887</th><td><i>          // anti-dependency since those edges would prevent such</i></td></tr>
<tr><th id="888">888</th><td><i>          // units from being scheduled past each other</i></td></tr>
<tr><th id="889">889</th><td><i>          // regardless.</i></td></tr>
<tr><th id="890">890</th><td><i>          //</i></td></tr>
<tr><th id="891">891</th><td><i>          // Also, if there are dependencies on other SUnits with the</i></td></tr>
<tr><th id="892">892</th><td><i>          // same register as the anti-dependency, don't attempt to</i></td></tr>
<tr><th id="893">893</th><td><i>          // break it.</i></td></tr>
<tr><th id="894">894</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col3 decl" id="3873P" title='P' data-type='SUnit::const_pred_iterator' data-ref="3873P">P</dfn> = <a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="895">895</th><td>                 <dfn class="local col4 decl" id="3874PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="3874PE">PE</dfn> = <a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a> != <a class="local col4 ref" href="#3874PE" title='PE' data-ref="3874PE">PE</a>; ++<a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>) {</td></tr>
<tr><th id="896">896</th><td>            <b>if</b> (<a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col0 ref" href="#3870NextSU" title='NextSU' data-ref="3870NextSU">NextSU</a> ?</td></tr>
<tr><th id="897">897</th><td>                (<a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() != <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>) :</td></tr>
<tr><th id="898">898</th><td>                (<a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="local col3 ref" href="#3873P" title='P' data-ref="3873P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() == <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>)) {</td></tr>
<tr><th id="899">899</th><td>              <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="900">900</th><td>              <b>break</b>;</td></tr>
<tr><th id="901">901</th><td>            }</td></tr>
<tr><th id="902">902</th><td>          }</td></tr>
<tr><th id="903">903</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col5 decl" id="3875P" title='P' data-type='SUnit::const_pred_iterator' data-ref="3875P">P</dfn> = <a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="904">904</th><td>                 <dfn class="local col6 decl" id="3876PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="3876PE">PE</dfn> = <a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a> != <a class="local col6 ref" href="#3876PE" title='PE' data-ref="3876PE">PE</a>; ++<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>) {</td></tr>
<tr><th id="905">905</th><td>            <b>if</b> ((<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col0 ref" href="#3870NextSU" title='NextSU' data-ref="3870NextSU">NextSU</a>) &amp;&amp; (<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>) &amp;&amp;</td></tr>
<tr><th id="906">906</th><td>                (<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)) {</td></tr>
<tr><th id="907">907</th><td>              <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (real dependency)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (real dependency)\n"</q>);</td></tr>
<tr><th id="908">908</th><td>              <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="909">909</th><td>              <b>break</b>;</td></tr>
<tr><th id="910">910</th><td>            } <b>else</b> <b>if</b> ((<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col0 ref" href="#3870NextSU" title='NextSU' data-ref="3870NextSU">NextSU</a>) &amp;&amp;</td></tr>
<tr><th id="911">911</th><td>                       (<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) &amp;&amp;</td></tr>
<tr><th id="912">912</th><td>                       (<a class="local col5 ref" href="#3875P" title='P' data-ref="3875P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() == <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>)) {</td></tr>
<tr><th id="913">913</th><td>              <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (other dependency)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (other dependency)\n"</q>);</td></tr>
<tr><th id="914">914</th><td>              <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="915">915</th><td>              <b>break</b>;</td></tr>
<tr><th id="916">916</th><td>            }</td></tr>
<tr><th id="917">917</th><td>          }</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>          <b>if</b> (<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>          <i>// If the definition of the anti-dependency register does not start</i></td></tr>
<tr><th id="922">922</th><td><i>          // a new live range, bail out. This can happen if the anti-dep</i></td></tr>
<tr><th id="923">923</th><td><i>          // register is a sub-register of another register whose live range</i></td></tr>
<tr><th id="924">924</th><td><i>          // spans over PathSU. In such case, PathSU defines only a part of</i></td></tr>
<tr><th id="925">925</th><td><i>          // the larger register.</i></td></tr>
<tr><th id="926">926</th><td>          <a class="local col7 ref" href="#3857RegAliases" title='RegAliases' data-ref="3857RegAliases">RegAliases</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="927">927</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="3877AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="3877AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#3877AI" title='AI' data-ref="3877AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#3877AI" title='AI' data-ref="3877AI">AI</a>)</td></tr>
<tr><th id="928">928</th><td>            <a class="local col7 ref" href="#3857RegAliases" title='RegAliases' data-ref="3857RegAliases">RegAliases</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#3877AI" title='AI' data-ref="3877AI">AI</a>);</td></tr>
<tr><th id="929">929</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col8 decl" id="3878S" title='S' data-type='llvm::SDep' data-ref="3878S">S</dfn> : <a class="local col5 ref" href="#3865PathSU" title='PathSU' data-ref="3865PathSU">PathSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="930">930</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col9 decl" id="3879K" title='K' data-type='SDep::Kind' data-ref="3879K">K</dfn> = <a class="local col8 ref" href="#3878S" title='S' data-ref="3878S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>();</td></tr>
<tr><th id="931">931</th><td>            <b>if</b> (<a class="local col9 ref" href="#3879K" title='K' data-ref="3879K">K</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="local col9 ref" href="#3879K" title='K' data-ref="3879K">K</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a> &amp;&amp; <a class="local col9 ref" href="#3879K" title='K' data-ref="3879K">K</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="932">932</th><td>              <b>continue</b>;</td></tr>
<tr><th id="933">933</th><td>            <em>unsigned</em> <dfn class="local col0 decl" id="3880R" title='R' data-type='unsigned int' data-ref="3880R">R</dfn> = <a class="local col8 ref" href="#3878S" title='S' data-ref="3878S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="934">934</th><td>            <b>if</b> (!<a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col7 ref" href="#3857RegAliases" title='RegAliases' data-ref="3857RegAliases">RegAliases</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col0 ref" href="#3880R" title='R' data-ref="3880R">R</a>]</a>)</td></tr>
<tr><th id="935">935</th><td>              <b>continue</b>;</td></tr>
<tr><th id="936">936</th><td>            <b>if</b> (<a class="local col0 ref" href="#3880R" title='R' data-ref="3880R">R</a> == <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> || <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>, <a class="local col0 ref" href="#3880R" title='R' data-ref="3880R">R</a>))</td></tr>
<tr><th id="937">937</th><td>              <b>continue</b>;</td></tr>
<tr><th id="938">938</th><td>            <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> = <var>0</var>;</td></tr>
<tr><th id="939">939</th><td>            <b>break</b>;</td></tr>
<tr><th id="940">940</th><td>          }</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>          <b>if</b> (<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="943">943</th><td>        }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AntiDepReg != 0) ? void (0) : __assert_fail (&quot;AntiDepReg != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 945, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> != <var>0</var>);</td></tr>
<tr><th id="946">946</th><td>        <b>if</b> (<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>        <i>// Determine AntiDepReg's register group.</i></td></tr>
<tr><th id="949">949</th><td>        <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="3881GroupIndex" title='GroupIndex' data-type='const unsigned int' data-ref="3881GroupIndex">GroupIndex</dfn> = <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>);</td></tr>
<tr><th id="950">950</th><td>        <b>if</b> (<a class="local col1 ref" href="#3881GroupIndex" title='GroupIndex' data-ref="3881GroupIndex">GroupIndex</a> == <var>0</var>) {</td></tr>
<tr><th id="951">951</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; (zero group)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (zero group)\n"</q>);</td></tr>
<tr><th id="952">952</th><td>          <b>continue</b>;</td></tr>
<tr><th id="953">953</th><td>        }</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>        <i>// Look for a suitable register to use to break the anti-dependence.</i></td></tr>
<tr><th id="958">958</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col2 decl" id="3882RenameMap" title='RenameMap' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="3882RenameMap">RenameMap</dfn>;</td></tr>
<tr><th id="959">959</th><td>        <b>if</b> (<a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE" title='llvm::AggressiveAntiDepBreaker::FindSuitableFreeRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE">FindSuitableFreeRegisters</a>(<a class="local col1 ref" href="#3881GroupIndex" title='GroupIndex' data-ref="3881GroupIndex">GroupIndex</a>, <span class='refarg'><a class="local col6 ref" href="#3846RenameOrder" title='RenameOrder' data-ref="3846RenameOrder">RenameOrder</a></span>, <span class='refarg'><a class="local col2 ref" href="#3882RenameMap" title='RenameMap' data-ref="3882RenameMap">RenameMap</a></span>)) {</td></tr>
<tr><th id="960">960</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\tBreaking anti-dependence edge on &quot; &lt;&lt; printReg(AntiDepReg, TRI) &lt;&lt; &quot;:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tBreaking anti-dependence edge on "</q></td></tr>
<tr><th id="961">961</th><td>                            <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>          <i>// Handle each group register...</i></td></tr>
<tr><th id="964">964</th><td>          <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator" title='std::map&lt;unsigned int, unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator">iterator</a></td></tr>
<tr><th id="965">965</th><td>                 <dfn class="local col3 decl" id="3883S" title='S' data-type='std::map&lt;unsigned int, unsigned int&gt;::iterator' data-ref="3883S">S</dfn> = <a class="local col2 ref" href="#3882RenameMap" title='RenameMap' data-ref="3882RenameMap">RenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col4 decl" id="3884E" title='E' data-type='std::map&lt;unsigned int, unsigned int&gt;::iterator' data-ref="3884E">E</dfn> = <a class="local col2 ref" href="#3882RenameMap" title='RenameMap' data-ref="3882RenameMap">RenameMap</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col3 ref" href="#3883S" title='S' data-ref="3883S">S</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col4 ref" href="#3884E" title='E' data-ref="3884E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col3 ref" href="#3883S" title='S' data-ref="3883S">S</a>) {</td></tr>
<tr><th id="966">966</th><td>            <em>unsigned</em> <dfn class="local col5 decl" id="3885CurrReg" title='CurrReg' data-type='unsigned int' data-ref="3885CurrReg">CurrReg</dfn> = <a class="local col3 ref" href="#3883S" title='S' data-ref="3883S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="967">967</th><td>            <em>unsigned</em> <dfn class="local col6 decl" id="3886NewReg" title='NewReg' data-type='unsigned int' data-ref="3886NewReg">NewReg</dfn> = <a class="local col3 ref" href="#3883S" title='S' data-ref="3883S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printReg(CurrReg, TRI) &lt;&lt; &quot;-&gt;&quot; &lt;&lt; printReg(NewReg, TRI) &lt;&lt; &quot;(&quot; &lt;&lt; RegRefs.count(CurrReg) &lt;&lt; &quot; refs)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;"</q></td></tr>
<tr><th id="970">970</th><td>                              <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>, <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q></td></tr>
<tr><th id="971">971</th><td>                              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#3845RegRefs" title='RegRefs' data-ref="3845RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNKSt8multimap5countERKT_" title='std::multimap::count' data-ref="_ZNKSt8multimap5countERKT_">count</a>(<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" refs)"</q>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>            <i>// Update the references to the old register CurrReg to</i></td></tr>
<tr><th id="974">974</th><td><i>            // refer to the new register NewReg.</i></td></tr>
<tr><th id="975">975</th><td>            <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="3887Q" title='Q' data-type='const std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt; &amp;' data-ref="3887Q">Q</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeESt4pairIT_S1_E" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeESt4pairIT_S1_E">make_range</a>(<a class="local col5 ref" href="#3845RegRefs" title='RegRefs' data-ref="3845RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap11equal_rangeERKT_" title='std::multimap::equal_range' data-ref="_ZNSt8multimap11equal_rangeERKT_">equal_range</a>(<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>))) {</td></tr>
<tr><th id="976">976</th><td>              <a class="local col7 ref" href="#3887Q" title='Q' data-ref="3887Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>);</td></tr>
<tr><th id="977">977</th><td>              <i>// If the SU for the instruction being updated has debug</i></td></tr>
<tr><th id="978">978</th><td><i>              // information related to the anti-dependency register, make</i></td></tr>
<tr><th id="979">979</th><td><i>              // sure to update that as well.</i></td></tr>
<tr><th id="980">980</th><td>              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="3888SU" title='SU' data-type='const llvm::SUnit *' data-ref="3888SU">SU</dfn> = <a class="local col7 ref" href="#3847MISUnitMap" title='MISUnitMap' data-ref="3847MISUnitMap">MISUnitMap</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col7 ref" href="#3887Q" title='Q' data-ref="3887Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()]</a>;</td></tr>
<tr><th id="981">981</th><td>              <b>if</b> (!<a class="local col8 ref" href="#3888SU" title='SU' data-ref="3888SU">SU</a>) <b>continue</b>;</td></tr>
<tr><th id="982">982</th><td>              <a class="member" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker15UpdateDbgValuesERKSt6vectorISt4pairIPNS_12MachineInstrES4_ESaIS5_EES4_jj" title='llvm::AntiDepBreaker::UpdateDbgValues' data-ref="_ZN4llvm14AntiDepBreaker15UpdateDbgValuesERKSt6vectorISt4pairIPNS_12MachineInstrES4_ESaIS5_EES4_jj">UpdateDbgValues</a>(<a class="local col2 ref" href="#3842DbgValues" title='DbgValues' data-ref="3842DbgValues">DbgValues</a>, <a class="local col7 ref" href="#3887Q" title='Q' data-ref="3887Q">Q</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::AggressiveAntiDepState::RegisterReference&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(),</td></tr>
<tr><th id="983">983</th><td>                              <a class="local col1 ref" href="#3871AntiDepReg" title='AntiDepReg' data-ref="3871AntiDepReg">AntiDepReg</a>, <a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>);</td></tr>
<tr><th id="984">984</th><td>            }</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>            <i>// We just went back in time and modified history; the</i></td></tr>
<tr><th id="987">987</th><td><i>            // liveness information for CurrReg is now inconsistent. Set</i></td></tr>
<tr><th id="988">988</th><td><i>            // the state as if it were dead.</i></td></tr>
<tr><th id="989">989</th><td>            <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>, <var>0</var>);</td></tr>
<tr><th id="990">990</th><td>            <a class="local col5 ref" href="#3845RegRefs" title='RegRefs' data-ref="3845RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>);</td></tr>
<tr><th id="991">991</th><td>            <a class="local col4 ref" href="#3844DefIndices" title='DefIndices' data-ref="3844DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>]</a> = <a class="local col4 ref" href="#3844DefIndices" title='DefIndices' data-ref="3844DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>]</a>;</td></tr>
<tr><th id="992">992</th><td>            <a class="local col3 ref" href="#3843KillIndices" title='KillIndices' data-ref="3843KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#3886NewReg" title='NewReg' data-ref="3886NewReg">NewReg</a>]</a> = <a class="local col3 ref" href="#3843KillIndices" title='KillIndices' data-ref="3843KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>]</a>;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>            <a class="member" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</a>-&gt;<a class="ref" href="#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>, <var>0</var>);</td></tr>
<tr><th id="995">995</th><td>            <a class="local col5 ref" href="#3845RegRefs" title='RegRefs' data-ref="3845RegRefs">RegRefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_multimap.h.html#_ZNSt8multimap5eraseERKT_" title='std::multimap::erase' data-ref="_ZNSt8multimap5eraseERKT_">erase</a>(<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>);</td></tr>
<tr><th id="996">996</th><td>            <a class="local col4 ref" href="#3844DefIndices" title='DefIndices' data-ref="3844DefIndices">DefIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>]</a> = <a class="local col3 ref" href="#3843KillIndices" title='KillIndices' data-ref="3843KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>]</a>;</td></tr>
<tr><th id="997">997</th><td>            <a class="local col3 ref" href="#3843KillIndices" title='KillIndices' data-ref="3843KillIndices">KillIndices</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>]</a> = ~<var>0u</var>;</td></tr>
<tr><th id="998">998</th><td>            <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((KillIndices[CurrReg] == ~0u) != (DefIndices[CurrReg] == ~0u)) &amp;&amp; &quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!&quot;) ? void (0) : __assert_fail (&quot;((KillIndices[CurrReg] == ~0u) != (DefIndices[CurrReg] == ~0u)) &amp;&amp; \&quot;Kill and Def maps aren&apos;t consistent for AntiDepReg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp&quot;, 1000, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col3 ref" href="#3843KillIndices" title='KillIndices' data-ref="3843KillIndices">KillIndices</a>[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>] == ~<var>0u</var>) !=</td></tr>
<tr><th id="999">999</th><td>                    (<a class="local col4 ref" href="#3844DefIndices" title='DefIndices' data-ref="3844DefIndices">DefIndices</a>[<a class="local col5 ref" href="#3885CurrReg" title='CurrReg' data-ref="3885CurrReg">CurrReg</a>] == ~<var>0u</var>)) &amp;&amp;</td></tr>
<tr><th id="1000">1000</th><td>                   <q>"Kill and Def maps aren't consistent for AntiDepReg!"</q>);</td></tr>
<tr><th id="1001">1001</th><td>          }</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>          ++<a class="local col8 ref" href="#3858Broken" title='Broken' data-ref="3858Broken">Broken</a>;</td></tr>
<tr><th id="1004">1004</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1005">1005</th><td>        }</td></tr>
<tr><th id="1006">1006</th><td>      }</td></tr>
<tr><th id="1007">1007</th><td>    }</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>    <a class="member" href="#_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::AggressiveAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#3862MI" title='MI' data-ref="3862MI">MI</a></span>, <a class="local col9 ref" href="#3859Count" title='Count' data-ref="3859Count">Count</a>);</td></tr>
<tr><th id="1010">1010</th><td>  }</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>  <b>return</b> <a class="local col8 ref" href="#3858Broken" title='Broken' data-ref="3858Broken">Broken</a>;</td></tr>
<tr><th id="1013">1013</th><td>}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
