[11/28 19:58:56      0s] 
[11/28 19:58:56      0s] Cadence Innovus(TM) Implementation System.
[11/28 19:58:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/28 19:58:56      0s] 
[11/28 19:58:56      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/28 19:58:56      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/28 19:58:56      0s] Date:		Tue Nov 28 19:58:56 2023
[11/28 19:58:56      0s] Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/28 19:58:56      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/28 19:58:56      0s] 
[11/28 19:58:56      0s] License:
[11/28 19:58:56      0s] 		[19:58:56.302609] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/28 19:58:56      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/28 19:58:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/28 19:59:13     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/28 19:59:16     20s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/28 19:59:16     20s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/28 19:59:16     20s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/28 19:59:16     20s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/28 19:59:16     20s] @(#)CDS: CPE v21.12-s094
[11/28 19:59:16     20s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/28 19:59:16     20s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/28 19:59:16     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/28 19:59:16     20s] @(#)CDS: RCDB 11.15.0
[11/28 19:59:16     20s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/28 19:59:16     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6795_iteso-server_iteso-s018_g8HE1b.

[11/28 19:59:16     20s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/28 19:59:19     22s] 
[11/28 19:59:19     22s] **INFO:  MMMC transition support version v31-84 
[11/28 19:59:19     22s] 
[11/28 19:59:19     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/28 19:59:19     22s] <CMD> suppressMessage ENCEXT-2799
[11/28 19:59:19     22s] <CMD> win
[11/28 20:00:09     32s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/28 20:00:09     32s] <CMD> set dbgDualViewAwareXTree 1
[11/28 20:00:09     32s] <CMD> set dcgHonorSignalNetNDR 1
[11/28 20:00:09     32s] <CMD> set defHierChar /
[11/28 20:00:09     32s] Set Default Input Pin Transition as 0.1 ps.
[11/28 20:00:09     32s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/28 20:00:09     32s] <CMD> set distributed_client_message_echo 1
[11/28 20:00:09     32s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/28 20:00:09     32s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[11/28 20:00:09     32s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 2.5
[11/28 20:00:09     32s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/28 20:00:09     32s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/28 20:00:09     32s] <CMD> set floorplan_default_site CoreSite
[11/28 20:00:09     32s] <CMD> set fpIsMaxIoHeight 0
[11/28 20:00:09     32s] <CMD> set init_gnd_net VSS
[11/28 20:00:09     32s] <CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
[11/28 20:00:09     32s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[11/28 20:00:09     32s] <CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/28 20:00:09     32s] <CMD> set init_original_verilog_files ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/28 20:00:09     32s] <CMD> set init_pwr_net VDD
[11/28 20:00:09     32s] <CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> set latch_time_borrow_mode max_borrow
[11/28 20:00:09     32s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/28 20:00:09     32s] <CMD> set pegDefaultResScaleFactor 1
[11/28 20:00:09     32s] <CMD> set pegDetailResScaleFactor 1
[11/28 20:00:09     32s] <CMD> set pegEnableDualViewForTQuantus 1
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/28 20:00:09     32s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 20:00:09     32s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/28 20:00:09     32s] <CMD> set defStreamOutCheckUncolored false
[11/28 20:00:09     32s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/28 20:00:09     32s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/28 20:00:17     33s] <CMD> init_design
[11/28 20:00:17     33s] #% Begin Load MMMC data ... (date=11/28 20:00:17, mem=661.0M)
[11/28 20:00:18     33s] #% End Load MMMC data ... (date=11/28 20:00:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=661.5M, current mem=661.5M)
[11/28 20:00:18     33s] 
[11/28 20:00:18     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/28 20:00:18     33s] 
[11/28 20:00:18     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/28 20:00:18     33s] Set DBUPerIGU to M2 pitch 400.
[11/28 20:00:18     33s] 
[11/28 20:00:18     33s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-58' for more detail.
[11/28 20:00:18     33s] 
[11/28 20:00:18     33s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[11/28 20:00:18     33s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/28 20:00:18     33s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 20:00:18     33s] Type 'man IMPLF-61' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-201' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 20:00:18     33s] Type 'man IMPLF-200' for more detail.
[11/28 20:00:18     33s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/28 20:00:18     33s] To increase the message display limit, refer to the product command reference manual.
[11/28 20:00:18     33s] 
[11/28 20:00:18     33s] viaInitial starts at Tue Nov 28 20:00:18 2023
viaInitial ends at Tue Nov 28 20:00:18 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/28 20:00:18     33s] Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/28 20:00:18     33s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/28 20:00:19     34s] Read 489 cells in library 'slow_vdd1v0' 
[11/28 20:00:19     34s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/28 20:00:19     34s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/28 20:00:19     34s] Read 16 cells in library 'slow_vdd1v0' 
[11/28 20:00:19     34s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[11/28 20:00:19     34s] Read 8 cells in library 'giolib045' 
[11/28 20:00:19     34s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=722.2M, current mem=678.8M)
[11/28 20:00:19     34s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.58min, fe_real=1.38min, fe_mem=892.7M) ***
[11/28 20:00:19     34s] #% Begin Load netlist data ... (date=11/28 20:00:19, mem=677.8M)
[11/28 20:00:19     34s] *** Begin netlist parsing (mem=892.7M) ***
[11/28 20:00:19     34s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 20:00:19     34s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 20:00:19     34s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 20:00:19     34s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/28 20:00:19     34s] Type 'man IMPVL-159' for more detail.
[11/28 20:00:19     34s] Created 513 new cells from 2 timing libraries.
[11/28 20:00:19     34s] Reading netlist ...
[11/28 20:00:19     34s] Backslashed names will retain backslash and a trailing blank character.
[11/28 20:00:19     34s] Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'
[11/28 20:00:19     34s] 
[11/28 20:00:19     34s] *** Memory Usage v#1 (Current mem = 892.691M, initial mem = 311.355M) ***
[11/28 20:00:19     34s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=892.7M) ***
[11/28 20:00:19     34s] #% End Load netlist data ... (date=11/28 20:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=686.8M, current mem=686.8M)
[11/28 20:00:19     34s] Top level cell is risc_v_Pad_Frame.
[11/28 20:00:19     35s] Hooked 513 DB cells to tlib cells.
[11/28 20:00:19     35s] ** Removed 4 unused lib cells.
[11/28 20:00:19     35s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=695.1M, current mem=695.1M)
[11/28 20:00:19     35s] Starting recursive module instantiation check.
[11/28 20:00:19     35s] No recursion found.
[11/28 20:00:19     35s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/28 20:00:19     35s] *** Netlist is unique.
[11/28 20:00:19     35s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/28 20:00:19     35s] ** info: there are 601 modules.
[11/28 20:00:19     35s] ** info: there are 3712 stdCell insts.
[11/28 20:00:19     35s] ** info: there are 24 Pad insts.
[11/28 20:00:19     35s] 
[11/28 20:00:19     35s] *** Memory Usage v#1 (Current mem = 949.117M, initial mem = 311.355M) ***
[11/28 20:00:19     35s] Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
[11/28 20:00:19     35s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/28 20:00:19     35s] Type 'man IMPFP-4008' for more detail.
[11/28 20:00:19     35s] Adjusting Core to Bottom to: 0.1600.
[11/28 20:00:19     35s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:19     35s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:19     35s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:19     35s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:19     35s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:19     35s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:19     35s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:19     35s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:19     35s] Start create_tracks
[11/28 20:00:19     35s] Set Default Net Delay as 1000 ps.
[11/28 20:00:19     35s] Set Default Net Load as 0.5 pF. 
[11/28 20:00:19     35s] Set Default Input Pin Transition as 0.1 ps.
[11/28 20:00:19     35s] Pre-connect netlist-defined P/G connections...
[11/28 20:00:19     35s]   Updated 4 instances.
[11/28 20:00:19     35s] Extraction setup Started 
[11/28 20:00:19     35s] 
[11/28 20:00:19     35s] Trim Metal Layers:
[11/28 20:00:19     35s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/28 20:00:19     35s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/28 20:00:19     35s] __QRC_SADV_USE_LE__ is set 0
[11/28 20:00:20     36s] Metal Layer Id 1 is Metal1 
[11/28 20:00:20     36s] Metal Layer Id 2 is Metal2 
[11/28 20:00:20     36s] Metal Layer Id 3 is Metal3 
[11/28 20:00:20     36s] Metal Layer Id 4 is Metal4 
[11/28 20:00:20     36s] Metal Layer Id 5 is Metal5 
[11/28 20:00:20     36s] Metal Layer Id 6 is Metal6 
[11/28 20:00:20     36s] Metal Layer Id 7 is Metal7 
[11/28 20:00:20     36s] Metal Layer Id 8 is Metal8 
[11/28 20:00:20     36s] Metal Layer Id 9 is Metal9 
[11/28 20:00:20     36s] Metal Layer Id 10 is Metal10 
[11/28 20:00:20     36s] Metal Layer Id 11 is Metal11 
[11/28 20:00:20     36s] Via Layer Id 33 is Cont 
[11/28 20:00:20     36s] Via Layer Id 34 is Via1 
[11/28 20:00:20     36s] Via Layer Id 35 is Via2 
[11/28 20:00:20     36s] Via Layer Id 36 is Via3 
[11/28 20:00:20     36s] Via Layer Id 37 is Via4 
[11/28 20:00:20     36s] Via Layer Id 38 is Via5 
[11/28 20:00:20     36s] Via Layer Id 39 is Via6 
[11/28 20:00:20     36s] Via Layer Id 40 is Via7 
[11/28 20:00:20     36s] Via Layer Id 41 is Via8 
[11/28 20:00:20     36s] Via Layer Id 42 is Via9 
[11/28 20:00:20     36s] Via Layer Id 43 is Via10 
[11/28 20:00:20     36s] Via Layer Id 44 is Bondpad 
[11/28 20:00:20     36s] 
[11/28 20:00:20     36s] Trim Metal Layers:
[11/28 20:00:20     36s] Generating auto layer map file.
[11/28 20:00:20     36s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/28 20:00:20     36s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/28 20:00:20     36s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/28 20:00:20     36s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/28 20:00:20     36s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/28 20:00:20     36s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/28 20:00:20     36s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/28 20:00:20     36s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/28 20:00:20     36s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/28 20:00:20     36s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/28 20:00:20     36s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/28 20:00:20     36s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/28 20:00:20     36s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/28 20:00:20     36s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/28 20:00:20     36s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/28 20:00:20     36s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/28 20:00:20     36s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/28 20:00:20     36s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/28 20:00:20     36s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/28 20:00:20     36s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/28 20:00:20     36s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/28 20:00:20     36s] Metal Layer Id 1 mapped to 5 
[11/28 20:00:20     36s] Via Layer Id 1 mapped to 6 
[11/28 20:00:20     36s] Metal Layer Id 2 mapped to 7 
[11/28 20:00:20     36s] Via Layer Id 2 mapped to 8 
[11/28 20:00:20     36s] Metal Layer Id 3 mapped to 9 
[11/28 20:00:20     36s] Via Layer Id 3 mapped to 10 
[11/28 20:00:20     36s] Metal Layer Id 4 mapped to 11 
[11/28 20:00:20     36s] Via Layer Id 4 mapped to 12 
[11/28 20:00:20     36s] Metal Layer Id 5 mapped to 13 
[11/28 20:00:20     36s] Via Layer Id 5 mapped to 14 
[11/28 20:00:20     36s] Metal Layer Id 6 mapped to 15 
[11/28 20:00:20     36s] Via Layer Id 6 mapped to 16 
[11/28 20:00:20     36s] Metal Layer Id 7 mapped to 17 
[11/28 20:00:20     36s] Via Layer Id 7 mapped to 18 
[11/28 20:00:20     36s] Metal Layer Id 8 mapped to 19 
[11/28 20:00:20     36s] Via Layer Id 8 mapped to 20 
[11/28 20:00:20     36s] Metal Layer Id 9 mapped to 21 
[11/28 20:00:20     36s] Via Layer Id 9 mapped to 22 
[11/28 20:00:20     36s] Metal Layer Id 10 mapped to 23 
[11/28 20:00:20     36s] Via Layer Id 10 mapped to 24 
[11/28 20:00:20     36s] Metal Layer Id 11 mapped to 25 
[11/28 20:00:21     36s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/28 20:00:21     36s] eee: Reading patterns meta data.
[11/28 20:00:21     36s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[11/28 20:00:21     36s] Restore PreRoute Pattern Extraction data failed.
[11/28 20:00:21     36s] Importing multi-corner technology file(s) for preRoute extraction...
[11/28 20:00:21     36s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/28 20:00:22     37s] Metal Layer Id 1 is Metal1 
[11/28 20:00:22     37s] Metal Layer Id 2 is Metal2 
[11/28 20:00:22     37s] Metal Layer Id 3 is Metal3 
[11/28 20:00:22     37s] Metal Layer Id 4 is Metal4 
[11/28 20:00:22     37s] Metal Layer Id 5 is Metal5 
[11/28 20:00:22     37s] Metal Layer Id 6 is Metal6 
[11/28 20:00:22     37s] Metal Layer Id 7 is Metal7 
[11/28 20:00:22     37s] Metal Layer Id 8 is Metal8 
[11/28 20:00:22     37s] Metal Layer Id 9 is Metal9 
[11/28 20:00:22     37s] Metal Layer Id 10 is Metal10 
[11/28 20:00:22     37s] Metal Layer Id 11 is Metal11 
[11/28 20:00:22     37s] Via Layer Id 33 is Cont 
[11/28 20:00:22     37s] Via Layer Id 34 is Via1 
[11/28 20:00:22     37s] Via Layer Id 35 is Via2 
[11/28 20:00:22     37s] Via Layer Id 36 is Via3 
[11/28 20:00:22     37s] Via Layer Id 37 is Via4 
[11/28 20:00:22     37s] Via Layer Id 38 is Via5 
[11/28 20:00:22     37s] Via Layer Id 39 is Via6 
[11/28 20:00:22     37s] Via Layer Id 40 is Via7 
[11/28 20:00:22     37s] Via Layer Id 41 is Via8 
[11/28 20:00:22     37s] Via Layer Id 42 is Via9 
[11/28 20:00:22     37s] Via Layer Id 43 is Via10 
[11/28 20:00:22     37s] Via Layer Id 44 is Bondpad 
[11/28 20:00:22     37s] 
[11/28 20:00:22     37s] Trim Metal Layers:
[11/28 20:00:22     37s] Generating auto layer map file.
[11/28 20:00:22     37s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/28 20:00:22     37s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/28 20:00:22     37s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/28 20:00:22     37s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/28 20:00:22     37s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/28 20:00:22     37s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/28 20:00:22     37s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/28 20:00:22     37s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/28 20:00:22     37s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/28 20:00:22     37s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/28 20:00:22     37s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/28 20:00:22     37s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/28 20:00:22     37s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/28 20:00:22     37s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/28 20:00:22     37s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/28 20:00:22     37s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/28 20:00:22     37s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/28 20:00:22     37s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/28 20:00:22     37s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/28 20:00:22     37s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/28 20:00:22     37s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/28 20:00:22     37s] Metal Layer Id 1 mapped to 5 
[11/28 20:00:22     37s] Via Layer Id 1 mapped to 6 
[11/28 20:00:22     37s] Metal Layer Id 2 mapped to 7 
[11/28 20:00:22     37s] Via Layer Id 2 mapped to 8 
[11/28 20:00:22     37s] Metal Layer Id 3 mapped to 9 
[11/28 20:00:22     37s] Via Layer Id 3 mapped to 10 
[11/28 20:00:22     37s] Metal Layer Id 4 mapped to 11 
[11/28 20:00:22     37s] Via Layer Id 4 mapped to 12 
[11/28 20:00:22     37s] Metal Layer Id 5 mapped to 13 
[11/28 20:00:22     37s] Via Layer Id 5 mapped to 14 
[11/28 20:00:22     37s] Metal Layer Id 6 mapped to 15 
[11/28 20:00:22     37s] Via Layer Id 6 mapped to 16 
[11/28 20:00:22     37s] Metal Layer Id 7 mapped to 17 
[11/28 20:00:22     37s] Via Layer Id 7 mapped to 18 
[11/28 20:00:22     37s] Metal Layer Id 8 mapped to 19 
[11/28 20:00:22     37s] Via Layer Id 8 mapped to 20 
[11/28 20:00:22     37s] Metal Layer Id 9 mapped to 21 
[11/28 20:00:22     37s] Via Layer Id 9 mapped to 22 
[11/28 20:00:22     37s] Metal Layer Id 10 mapped to 23 
[11/28 20:00:22     37s] Via Layer Id 10 mapped to 24 
[11/28 20:00:22     37s] Metal Layer Id 11 mapped to 25 
[11/28 20:00:25     41s] Completed (cpu: 0:00:05.7 real: 0:00:06.0)
[11/28 20:00:25     41s] Set Shrink Factor to 1.00000
[11/28 20:00:25     41s] Summary of Active RC-Corners : 
[11/28 20:00:25     41s]  
[11/28 20:00:25     41s]  Analysis View: AnalysisView_WC
[11/28 20:00:25     41s]     RC-Corner Name        : RC_Extraction_WC
[11/28 20:00:25     41s]     RC-Corner Index       : 0
[11/28 20:00:25     41s]     RC-Corner Temperature : 25 Celsius
[11/28 20:00:25     41s]     RC-Corner Cap Table   : ''
[11/28 20:00:25     41s]     RC-Corner PreRoute Res Factor         : 1
[11/28 20:00:25     41s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 20:00:25     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/28 20:00:25     41s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/28 20:00:25     41s]  
[11/28 20:00:25     41s]  Analysis View: AnalysisView_BC
[11/28 20:00:25     41s]     RC-Corner Name        : RC_Extraction_BC
[11/28 20:00:25     41s]     RC-Corner Index       : 1
[11/28 20:00:25     41s]     RC-Corner Temperature : 25 Celsius
[11/28 20:00:25     41s]     RC-Corner Cap Table   : ''
[11/28 20:00:25     41s]     RC-Corner PreRoute Res Factor         : 1
[11/28 20:00:25     41s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 20:00:25     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 20:00:25     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 20:00:25     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/28 20:00:25     41s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/28 20:00:25     41s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/28 20:00:25     41s] 
[11/28 20:00:25     41s] Trim Metal Layers:
[11/28 20:00:25     41s] LayerId::1 widthSet size::1
[11/28 20:00:25     41s] LayerId::2 widthSet size::1
[11/28 20:00:25     41s] LayerId::3 widthSet size::1
[11/28 20:00:25     41s] LayerId::4 widthSet size::1
[11/28 20:00:25     41s] LayerId::5 widthSet size::1
[11/28 20:00:25     41s] LayerId::6 widthSet size::1
[11/28 20:00:25     41s] LayerId::7 widthSet size::1
[11/28 20:00:25     41s] LayerId::8 widthSet size::1
[11/28 20:00:25     41s] LayerId::9 widthSet size::1
[11/28 20:00:25     41s] LayerId::10 widthSet size::1
[11/28 20:00:25     41s] LayerId::11 widthSet size::1
[11/28 20:00:25     41s] Updating RC grid for preRoute extraction ...
[11/28 20:00:25     41s] eee: pegSigSF::1.070000
[11/28 20:00:25     41s] Initializing multi-corner resistance tables ...
[11/28 20:00:25     41s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 20:00:25     41s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/28 20:00:25     41s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/28 20:00:25     41s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/28 20:00:25     41s] *Info: initialize multi-corner CTS.
[11/28 20:00:25     41s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/28 20:00:26     42s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/28 20:00:26     42s] Read 489 cells in library 'fast_vdd1v2' 
[11/28 20:00:26     42s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/28 20:00:26     42s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/28 20:00:26     42s] Read 16 cells in library 'fast_vdd1v2' 
[11/28 20:00:26     42s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
[11/28 20:00:26     42s] Read 4 cells in library 'giolib045' 
[11/28 20:00:26     42s] Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[11/28 20:00:26     42s] Ending "SetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=955.2M, current mem=778.2M)
[11/28 20:00:27     42s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
[11/28 20:00:27     42s] Current (total cpu=0:00:42.6, real=0:01:31, peak res=1025.2M, current mem=1025.2M)
[11/28 20:00:27     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
[11/28 20:00:27     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
[11/28 20:00:27     42s] Current (total cpu=0:00:42.7, real=0:01:31, peak res=1042.6M, current mem=1042.6M)
[11/28 20:00:27     42s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
[11/28 20:00:27     42s] Current (total cpu=0:00:42.7, real=0:01:31, peak res=1042.6M, current mem=1042.6M)
[11/28 20:00:27     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
[11/28 20:00:27     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.9M, current mem=1042.9M)
[11/28 20:00:27     42s] Current (total cpu=0:00:42.8, real=0:01:31, peak res=1042.9M, current mem=1042.9M)
[11/28 20:00:27     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/28 20:00:27     42s] Summary for sequential cells identification: 
[11/28 20:00:27     42s]   Identified SBFF number: 104
[11/28 20:00:27     42s]   Identified MBFF number: 16
[11/28 20:00:27     42s]   Identified SB Latch number: 0
[11/28 20:00:27     42s]   Identified MB Latch number: 0
[11/28 20:00:27     42s]   Not identified SBFF number: 16
[11/28 20:00:27     42s]   Not identified MBFF number: 0
[11/28 20:00:27     42s]   Not identified SB Latch number: 0
[11/28 20:00:27     42s]   Not identified MB Latch number: 0
[11/28 20:00:27     42s]   Number of sequential cells which are not FFs: 32
[11/28 20:00:27     42s] Total number of combinational cells: 327
[11/28 20:00:27     42s] Total number of sequential cells: 168
[11/28 20:00:27     42s] Total number of tristate cells: 10
[11/28 20:00:27     42s] Total number of level shifter cells: 0
[11/28 20:00:27     42s] Total number of power gating cells: 0
[11/28 20:00:27     42s] Total number of isolation cells: 0
[11/28 20:00:27     42s] Total number of power switch cells: 0
[11/28 20:00:27     42s] Total number of pulse generator cells: 0
[11/28 20:00:27     42s] Total number of always on buffers: 0
[11/28 20:00:27     42s] Total number of retention cells: 0
[11/28 20:00:27     42s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/28 20:00:27     42s] Total number of usable buffers: 16
[11/28 20:00:27     42s] List of unusable buffers:
[11/28 20:00:27     42s] Total number of unusable buffers: 0
[11/28 20:00:27     42s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/28 20:00:27     42s] Total number of usable inverters: 19
[11/28 20:00:27     42s] List of unusable inverters:
[11/28 20:00:27     42s] Total number of unusable inverters: 0
[11/28 20:00:27     42s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/28 20:00:27     42s] Total number of identified usable delay cells: 8
[11/28 20:00:27     42s] List of identified unusable delay cells:
[11/28 20:00:27     42s] Total number of identified unusable delay cells: 0
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Deleting Cell Server Begin ...
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Deleting Cell Server End ...
[11/28 20:00:27     42s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.7M, current mem=1063.6M)
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 20:00:27     42s] Summary for sequential cells identification: 
[11/28 20:00:27     42s]   Identified SBFF number: 104
[11/28 20:00:27     42s]   Identified MBFF number: 16
[11/28 20:00:27     42s]   Identified SB Latch number: 0
[11/28 20:00:27     42s]   Identified MB Latch number: 0
[11/28 20:00:27     42s]   Not identified SBFF number: 16
[11/28 20:00:27     42s]   Not identified MBFF number: 0
[11/28 20:00:27     42s]   Not identified SB Latch number: 0
[11/28 20:00:27     42s]   Not identified MB Latch number: 0
[11/28 20:00:27     42s]   Number of sequential cells which are not FFs: 32
[11/28 20:00:27     42s]  Visiting view : AnalysisView_WC
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 20:00:27     42s]  Visiting view : AnalysisView_BC
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 20:00:27     42s]  Visiting view : AnalysisView_WC
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/28 20:00:27     42s]  Visiting view : AnalysisView_BC
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/28 20:00:27     42s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/28 20:00:27     42s] TLC MultiMap info (StdDelay):
[11/28 20:00:27     42s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/28 20:00:27     42s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/28 20:00:27     42s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/28 20:00:27     42s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/28 20:00:27     42s]  Setting StdDelay to: 38ps
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 20:00:27     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 20:00:27     42s] Type 'man IMPSYC-2' for more detail.
[11/28 20:00:27     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 20:00:27     42s] Type 'man IMPSYC-2' for more detail.
[11/28 20:00:27     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 20:00:27     42s] Type 'man IMPSYC-2' for more detail.
[11/28 20:00:27     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 20:00:27     42s] Type 'man IMPSYC-2' for more detail.
[11/28 20:00:27     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 20:00:27     42s] Type 'man IMPSYC-2' for more detail.
[11/28 20:00:27     42s] 
[11/28 20:00:27     42s] *** Summary of all messages that are not suppressed in this session:
[11/28 20:00:27     42s] Severity  ID               Count  Summary                                  
[11/28 20:00:27     42s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/28 20:00:27     42s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 20:00:27     42s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 20:00:27     42s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 20:00:27     42s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/28 20:00:27     42s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/28 20:00:27     42s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/28 20:00:27     42s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 20:00:27     42s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/28 20:00:27     42s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/28 20:00:27     42s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/28 20:00:27     42s] *** Message Summary: 120 warning(s), 0 error(s)
[11/28 20:00:27     42s] 
[11/28 20:00:43     45s] <CMD> setDesignMode -process 45
[11/28 20:00:43     45s] ##  Process: 45            (User Set)               
[11/28 20:00:43     45s] ##     Node: (not set)                           
[11/28 20:00:43     45s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/28 20:00:43     45s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/28 20:00:43     45s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/28 20:00:43     45s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/28 20:00:43     45s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/28 20:00:43     45s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[11/28 20:00:43     45s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 800.0 800.0 250.0 250.0 550.0 550.0 290.0 290 510 509.41
[11/28 20:00:43     45s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.0000000000 , 290.0000000000) (510.0000000000 , 509.4100000000)} to {(290.0000000000 , 289.9400000000) (510.0000000000 , 509.3900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 20:00:43     45s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0000000000)} to {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 20:00:43     45s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.0000000000 , 250.0000000000) (550.0000000000 , 550.0000000000)} to {(250.0000000000 , 250.0400000000) (550.0000000000 , 550.0500000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/28 20:00:43     45s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:43     45s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:43     45s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:43     45s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:43     45s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:43     45s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:43     45s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/28 20:00:43     45s] Type 'man IMPFP-3961' for more detail.
[11/28 20:00:43     45s] Start create_tracks
[11/28 20:00:43     45s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/28 20:00:43     45s] <CMD> clearGlobalNets
[11/28 20:00:43     45s] Pre-connect netlist-defined P/G connections...
[11/28 20:00:43     45s]   Updated 4 instances.
[11/28 20:00:43     45s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 20:00:43     45s] 3736 new pwr-pin connections were made to global net 'VDD'.
[11/28 20:00:43     45s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 20:00:43     45s] 3736 new gnd-pin connections were made to global net 'VSS'.
[11/28 20:00:43     45s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 20:00:43     45s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingLayers {}
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingLayers {}
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeRingLayers {}
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 20:00:43     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 20:00:43     45s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/28 20:00:43     45s] The ring targets are set to core/block ring wires.
[11/28 20:00:43     45s] addRing command will consider rows while creating rings.
[11/28 20:00:43     45s] addRing command will disallow rings to go over rows.
[11/28 20:00:43     45s] addRing command will ignore shorts while creating rings.
[11/28 20:00:43     45s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/28 20:00:43     45s] #% Begin addRing (date=11/28 20:00:43, mem=1093.9M)
[11/28 20:00:43     45s] 
[11/28 20:00:43     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1359.7M)
[11/28 20:00:43     45s] Ring generation is complete.
[11/28 20:00:43     45s] vias are now being generated.
[11/28 20:00:43     45s] addRing created 8 wires.
[11/28 20:00:43     45s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/28 20:00:43     45s] +--------+----------------+----------------+
[11/28 20:00:43     45s] |  Layer |     Created    |     Deleted    |
[11/28 20:00:43     45s] +--------+----------------+----------------+
[11/28 20:00:43     45s] | Metal1 |        4       |       NA       |
[11/28 20:00:43     45s] |  Via1  |        8       |        0       |
[11/28 20:00:43     45s] | Metal2 |        4       |       NA       |
[11/28 20:00:43     45s] +--------+----------------+----------------+
[11/28 20:00:43     45s] #% End addRing (date=11/28 20:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1095.9M, current mem=1095.9M)
[11/28 20:00:43     45s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/28 20:00:43     45s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal3(3) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/28 20:00:43     45s] #% Begin sroute (date=11/28 20:00:43, mem=1095.9M)
[11/28 20:00:43     45s] *** Begin SPECIAL ROUTE on Tue Nov 28 20:00:43 2023 ***
[11/28 20:00:43     45s] SPECIAL ROUTE ran on directory: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
[11/28 20:00:43     45s] SPECIAL ROUTE ran on machine: iteso-server (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)
[11/28 20:00:43     45s] 
[11/28 20:00:43     45s] Begin option processing ...
[11/28 20:00:43     45s] srouteConnectPowerBump set to false
[11/28 20:00:43     45s] routeSelectNet set to "VDD VSS"
[11/28 20:00:43     45s] routeSpecial set to true
[11/28 20:00:43     45s] srouteBlockPin set to "useLef"
[11/28 20:00:43     45s] srouteBottomLayerLimit set to 1
[11/28 20:00:43     45s] srouteBottomTargetLayerLimit set to 1
[11/28 20:00:43     45s] srouteConnectConverterPin set to false
[11/28 20:00:43     45s] srouteCrossoverViaBottomLayer set to 1
[11/28 20:00:43     45s] srouteCrossoverViaTopLayer set to 11
[11/28 20:00:43     45s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/28 20:00:43     45s] srouteFollowCorePinEnd set to 3
[11/28 20:00:43     45s] srouteJogControl set to "preferWithChanges differentLayer"
[11/28 20:00:43     45s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/28 20:00:43     45s] sroutePadPinAllPorts set to true
[11/28 20:00:43     45s] sroutePreserveExistingRoutes set to true
[11/28 20:00:43     45s] srouteRoutePowerBarPortOnBothDir set to true
[11/28 20:00:43     45s] srouteStopBlockPin set to "nearestTarget"
[11/28 20:00:43     45s] srouteTopLayerLimit set to 3
[11/28 20:00:43     45s] srouteTopTargetLayerLimit set to 11
[11/28 20:00:43     45s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2720.00 megs.
[11/28 20:00:43     45s] 
[11/28 20:00:43     45s] Reading DB technology information...
[11/28 20:00:43     45s] Finished reading DB technology information.
[11/28 20:00:43     45s] Reading floorplan and netlist information...
[11/28 20:00:43     45s] Finished reading floorplan and netlist information.
[11/28 20:00:43     45s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/28 20:00:43     45s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/28 20:00:43     45s] Read in 2 nondefault rules, 0 used
[11/28 20:00:43     45s] Read in 590 macros, 50 used
[11/28 20:00:43     45s] Read in 67 components
[11/28 20:00:43     45s]   43 core components: 43 unplaced, 0 placed, 0 fixed
[11/28 20:00:43     45s]   20 pad components: 0 unplaced, 0 placed, 20 fixed
[11/28 20:00:43     45s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/28 20:00:43     45s] Read in 4 logical pins
[11/28 20:00:43     45s] Read in 4 nets
[11/28 20:00:43     45s] Read in 2 special nets, 2 routed
[11/28 20:00:43     45s] Read in 134 terminals
[11/28 20:00:43     45s] 2 nets selected.
[11/28 20:00:43     45s] 
[11/28 20:00:43     45s] Begin power routing ...
[11/28 20:00:43     45s] #create default rule from bind_ndr_rule rule=0x7fe0bb95a530 0x7fe0befc0568
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/28 20:00:43     45s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/28 20:00:43     45s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/28 20:00:43     45s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/28 20:00:43     45s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/28 20:00:43     45s] CPU time for VDD FollowPin 0 seconds
[11/28 20:00:43     45s] CPU time for VSS FollowPin 0 seconds
[11/28 20:00:43     45s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[11/28 20:00:43     45s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[11/28 20:00:44     46s]   Number of IO ports routed: 2
[11/28 20:00:44     46s]   Number of Block ports routed: 0
[11/28 20:00:44     46s]   Number of Stripe ports routed: 0
[11/28 20:00:44     46s]   Number of Core ports routed: 258
[11/28 20:00:44     46s]   Number of Pad ports routed: 0
[11/28 20:00:44     46s]   Number of Power Bump ports routed: 0
[11/28 20:00:44     46s]   Number of Pad Ring connections: 16
[11/28 20:00:44     46s]   Number of Followpin connections: 129
[11/28 20:00:44     46s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2744.00 megs.
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s]  Begin updating DB with routing results ...
[11/28 20:00:44     46s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/28 20:00:44     46s] Pin and blockage extraction finished
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s] sroute created 405 wires.
[11/28 20:00:44     46s] ViaGen created 260 vias, deleted 0 via to avoid violation.
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] |  Layer |     Created    |     Deleted    |
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] | Metal1 |       387      |       NA       |
[11/28 20:00:44     46s] |  Via1  |       259      |        0       |
[11/28 20:00:44     46s] | Metal2 |        1       |       NA       |
[11/28 20:00:44     46s] |  Via2  |        1       |        0       |
[11/28 20:00:44     46s] | Metal3 |        3       |       NA       |
[11/28 20:00:44     46s] | Metal4 |       14       |       NA       |
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] #% End sroute (date=11/28 20:00:44, total cpu=0:00:00.7, real=0:00:01.0, peak res=1129.2M, current mem=1116.1M)
[11/28 20:00:44     46s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/28 20:00:44     46s] addStripe will allow jog to connect padcore ring and block ring.
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s] Stripes will stop at the boundary of the specified area.
[11/28 20:00:44     46s] When breaking rings, the power planner will consider the existence of blocks.
[11/28 20:00:44     46s] Stripes will not extend to closest target.
[11/28 20:00:44     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/28 20:00:44     46s] Stripes will not be created over regions without power planning wires.
[11/28 20:00:44     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/28 20:00:44     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/28 20:00:44     46s] Offset for stripe breaking is set to 0.
[11/28 20:00:44     46s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.3 -spacing 0.16 -number_of_sets 6 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/28 20:00:44     46s] #% Begin addStripe (date=11/28 20:00:44, mem=1116.1M)
[11/28 20:00:44     46s] 
[11/28 20:00:44     46s] Initialize fgc environment(mem: 1383.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1383.0M)
[11/28 20:00:44     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1383.0M)
[11/28 20:00:44     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1383.0M)
[11/28 20:00:44     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1383.0M)
[11/28 20:00:44     46s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/28 20:00:44     46s] Starting stripe generation ...
[11/28 20:00:44     46s] Non-Default Mode Option Settings :
[11/28 20:00:44     46s]   NONE
[11/28 20:00:44     46s] Stripe generation is complete.
[11/28 20:00:44     46s] vias are now being generated.
[11/28 20:00:44     46s] addStripe created 12 wires.
[11/28 20:00:44     46s] ViaGen created 798 vias, deleted 0 via to avoid violation.
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] |  Layer |     Created    |     Deleted    |
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] |  Via1  |       798      |        0       |
[11/28 20:00:44     46s] | Metal2 |       12       |       NA       |
[11/28 20:00:44     46s] +--------+----------------+----------------+
[11/28 20:00:44     46s] #% End addStripe (date=11/28 20:00:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1117.1M, current mem=1117.1M)
[11/28 20:01:03     49s] <CMD> zoomBox -13.88300 -0.43850 831.44450 747.56150
[11/28 20:01:04     49s] <CMD> zoomBox 117.82050 61.46750 728.57000 601.89800
[11/28 20:01:05     49s] <CMD> zoomBox 57.30800 32.32650 775.83700 668.12700
[11/28 20:01:08     50s] <CMD> setLayerPreference violation -isVisible 1
[11/28 20:01:08     50s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 20:01:09     50s] <CMD_INTERNAL> violationBrowserClose
[11/28 20:01:16     51s] <CMD> getMultiCpuUsage -localCpu
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -quiet -area
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 20:01:16     51s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 20:01:19     51s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
[11/28 20:01:19     51s] <CMD> verify_drc
[11/28 20:01:19     51s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 20:01:19     51s] #-check_same_via_cell true               # bool, default=false, user setting
[11/28 20:01:19     51s] #-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
[11/28 20:01:19     51s]  *** Starting Verify DRC (MEM: 1387.1) ***
[11/28 20:01:19     51s] 
[11/28 20:01:19     51s]   VERIFY DRC ...... Starting Verification
[11/28 20:01:19     51s]   VERIFY DRC ...... Initializing
[11/28 20:01:19     51s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 20:01:19     51s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 20:01:19     51s]   VERIFY DRC ...... Using new threading
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {645.120 0.000 725.760 80.640} 9 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {161.280 80.640 241.920 161.280} 13 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {241.920 80.640 322.560 161.280} 14 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {403.200 80.640 483.840 161.280} 16 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {0.000 161.280 80.640 241.920} 21 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {80.640 161.280 161.280 241.920} 22 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 20:01:19     51s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area: {403.200 241.920 483.840 322.560} 36 of 100
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 20:01:22     54s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 564.480 322.560} 37 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {564.480 241.920 645.120 322.560} 38 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {645.120 241.920 725.760 322.560} 39 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 800.000 322.560} 40 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {0.000 322.560 80.640 403.200} 41 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {80.640 322.560 161.280 403.200} 42 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {161.280 322.560 241.920 403.200} 43 of 100
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/28 20:01:25     58s]   VERIFY DRC ...... Sub-Area: {241.920 322.560 322.560 403.200} 44 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {322.560 322.560 403.200 403.200} 45 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {403.200 322.560 483.840 403.200} 46 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {483.840 322.560 564.480 403.200} 47 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {564.480 322.560 645.120 403.200} 48 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {645.120 322.560 725.760 403.200} 49 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {725.760 322.560 800.000 403.200} 50 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 80.640 483.840} 51 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {80.640 403.200 161.280 483.840} 52 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {161.280 403.200 241.920 483.840} 53 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {241.920 403.200 322.560 483.840} 54 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {322.560 403.200 403.200 483.840} 55 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 483.840 483.840} 56 of 100
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/28 20:01:26     58s]   VERIFY DRC ...... Sub-Area: {483.840 403.200 564.480 483.840} 57 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {564.480 403.200 645.120 483.840} 58 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {645.120 403.200 725.760 483.840} 59 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {725.760 403.200 800.000 483.840} 60 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 80.640 564.480} 61 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {80.640 483.840 161.280 564.480} 62 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {161.280 483.840 241.920 564.480} 63 of 100
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/28 20:01:26     59s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 322.560 564.480} 64 of 100
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area: {322.560 483.840 403.200 564.480} 65 of 100
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area: {403.200 483.840 483.840 564.480} 66 of 100
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/28 20:01:29     61s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 564.480 564.480} 67 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {564.480 483.840 645.120 564.480} 68 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {645.120 483.840 725.760 564.480} 69 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 800.000 564.480} 70 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 80.640 645.120} 71 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {80.640 564.480 161.280 645.120} 72 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {161.280 564.480 241.920 645.120} 73 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {241.920 564.480 322.560 645.120} 74 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {322.560 564.480 403.200 645.120} 75 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {403.200 564.480 483.840 645.120} 76 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {483.840 564.480 564.480 645.120} 77 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {564.480 564.480 645.120 645.120} 78 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {645.120 564.480 725.760 645.120} 79 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {725.760 564.480 800.000 645.120} 80 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {0.000 645.120 80.640 725.760} 81 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {80.640 645.120 161.280 725.760} 82 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {161.280 645.120 241.920 725.760} 83 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {241.920 645.120 322.560 725.760} 84 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {322.560 645.120 403.200 725.760} 85 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {403.200 645.120 483.840 725.760} 86 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {483.840 645.120 564.480 725.760} 87 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {564.480 645.120 645.120 725.760} 88 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {645.120 645.120 725.760 725.760} 89 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {725.760 645.120 800.000 725.760} 90 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 80.640 800.090} 91 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {80.640 725.760 161.280 800.090} 92 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {161.280 725.760 241.920 800.090} 93 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 322.560 800.090} 94 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {322.560 725.760 403.200 800.090} 95 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {403.200 725.760 483.840 800.090} 96 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 564.480 800.090} 97 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {564.480 725.760 645.120 800.090} 98 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {645.120 725.760 725.760 800.090} 99 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 800.000 800.090} 100 of 100
[11/28 20:01:32     64s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/28 20:01:32     64s] 
[11/28 20:01:32     64s]   Verification Complete : 0 Viols.
[11/28 20:01:32     64s] 
[11/28 20:01:32     64s]  *** End Verify DRC (CPU: 0:00:12.8  ELAPSED TIME: 13.00  MEM: 0.0M) ***
[11/28 20:01:32     64s] 
[11/28 20:01:32     64s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 20:01:47     66s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/28 20:01:47     67s] VERIFY_CONNECTIVITY use new engine.
[11/28 20:01:47     67s] 
[11/28 20:01:47     67s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 20:01:47     67s] Start Time: Tue Nov 28 20:01:47 2023
[11/28 20:01:47     67s] 
[11/28 20:01:47     67s] Design Name: risc_v_Pad_Frame
[11/28 20:01:47     67s] Database Units: 2000
[11/28 20:01:47     67s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
[11/28 20:01:47     67s] Error Limit = 1000; Warning Limit = 50
[11/28 20:01:47     67s] Check all nets
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[31] has not been placed. Please make sure instance risc_v_top_i_g17583__2883 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[31] has not been placed. Please make sure instance risc_v_top_i_g17437__5477 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin Q of net risc_v_top_i_id_ex_datapath_out[31] has not been placed. Please make sure instance risc_v_top_i_id_ex_datapath_ffd_q_reg[31] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[31] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[63] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[31] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[31] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[30] has not been placed. Please make sure instance risc_v_top_i_g17565__8428 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin A of net risc_v_top_i_id_ex_datapath_out[30] has not been placed. Please make sure instance risc_v_top_i_g17396__4733 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin Q of net risc_v_top_i_id_ex_datapath_out[30] has not been placed. Please make sure instance risc_v_top_i_id_ex_datapath_ffd_q_reg[30] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[30] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[62] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[30] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[30] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[29] has not been placed. Please make sure instance risc_v_top_i_g17593__8428 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[29] has not been placed. Please make sure instance risc_v_top_i_g17434__1666 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin Q of net risc_v_top_i_id_ex_datapath_out[29] has not been placed. Please make sure instance risc_v_top_i_id_ex_datapath_ffd_q_reg[29] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[29] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[61] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[29] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[29] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin B of net risc_v_top_i_id_ex_datapath_out[28] has not been placed. Please make sure instance risc_v_top_i_g17567__6783 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin A of net risc_v_top_i_id_ex_datapath_out[28] has not been placed. Please make sure instance risc_v_top_i_g17434__1666 is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin Q of net risc_v_top_i_id_ex_datapath_out[28] has not been placed. Please make sure instance risc_v_top_i_id_ex_datapath_ffd_q_reg[28] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[28] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[60] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (IMPVFC-96):	Instance pin D of net risc_v_top_i_id_ex_datapath_out[28] has not been placed. Please make sure instance risc_v_top_i_ex_mem_datapath_ffd_q_reg[28] is placed and rerun verifyConnectivity.
[11/28 20:01:47     67s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[11/28 20:01:47     67s] To increase the message display limit, refer to the product command reference manual.
[11/28 20:01:47     67s] Net VDD: has special routes with opens.
[11/28 20:01:47     67s] Net VSS: has special routes with opens.
[11/28 20:01:47     67s] 
[11/28 20:01:47     67s] Begin Summary 
[11/28 20:01:47     67s]     5 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/28 20:01:47     67s]     5 total info(s) created.
[11/28 20:01:47     67s] End Summary
[11/28 20:01:47     67s] 
[11/28 20:01:47     67s] End Time: Tue Nov 28 20:01:47 2023
[11/28 20:01:47     67s] Time Elapsed: 0:00:00.0
[11/28 20:01:47     67s] 
[11/28 20:01:47     67s] ******** End: VERIFY CONNECTIVITY ********
[11/28 20:01:47     67s]   Verification Complete : 5 Viols.  0 Wrngs.
[11/28 20:01:47     67s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/28 20:01:47     67s] 
[11/28 20:02:02     69s] <CMD> setLayerPreference violation -isVisible 1
[11/28 20:02:02     69s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 20:03:28     82s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Nov 28 20:03:28 2023
  Total CPU time:     0:01:23
  Total real time:    0:04:34
  Peak memory (main): 1131.12MB

[11/28 20:03:28     82s] 
[11/28 20:03:28     82s] *** Memory Usage v#1 (Current mem = 1389.109M, initial mem = 311.355M) ***
[11/28 20:03:28     82s] 
[11/28 20:03:28     82s] *** Summary of all messages that are not suppressed in this session:
[11/28 20:03:28     82s] Severity  ID               Count  Summary                                  
[11/28 20:03:28     82s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/28 20:03:28     82s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 20:03:28     82s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 20:03:28     82s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 20:03:28     82s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/28 20:03:28     82s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/28 20:03:28     82s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/28 20:03:28     82s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[11/28 20:03:28     82s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/28 20:03:28     82s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 20:03:28     82s] WARNING   IMPVFC-96         8688  Instance pin %s of net %s has not been p...
[11/28 20:03:28     82s] WARNING   IMPPP-193            1  The currently specified %s spacing %f %s...
[11/28 20:03:28     82s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/28 20:03:28     82s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/28 20:03:28     82s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[11/28 20:03:28     82s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/28 20:03:28     82s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/28 20:03:28     82s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/28 20:03:28     82s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/28 20:03:28     82s] *** Message Summary: 8823 warning(s), 0 error(s)
[11/28 20:03:28     82s] 
[11/28 20:03:28     82s] --- Ending "Innovus" (totcpu=0:01:22, real=0:04:32, mem=1389.1M) ---
