/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 440 336)
	(text "sdram_controller" (rect 5 0 115 15)(font "Arial" ))
	(text "inst" (rect 8 256 31 271)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "wr_addr[(HADDR_WIDTH-1)..0]" (rect 0 0 202 15)(font "Arial" ))
		(text "wr_addr[(HADDR_WIDTH-1)..0]" (rect 21 27 223 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wr_data[15..0]" (rect 0 0 90 15)(font "Arial" ))
		(text "wr_data[15..0]" (rect 21 43 111 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wr_enable" (rect 0 0 68 15)(font "Arial" ))
		(text "wr_enable" (rect 21 59 89 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd_addr[(HADDR_WIDTH-1)..0]" (rect 0 0 200 15)(font "Arial" ))
		(text "rd_addr[(HADDR_WIDTH-1)..0]" (rect 21 75 221 90)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_enable" (rect 0 0 66 15)(font "Arial" ))
		(text "rd_enable" (rect 21 91 87 106)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "rst_n" (rect 0 0 33 15)(font "Arial" ))
		(text "rst_n" (rect 21 107 54 122)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 21 123 38 138)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 376 32)
		(output)
		(text "rd_data[15..0]" (rect 0 0 88 15)(font "Arial" ))
		(text "rd_data[15..0]" (rect 281 27 355 42)(font "Arial" ))
		(line (pt 376 32)(pt 360 32)(line_width 3))
	)
	(port
		(pt 376 48)
		(output)
		(text "rd_ready" (rect 0 0 56 15)(font "Arial" ))
		(text "rd_ready" (rect 308 43 355 58)(font "Arial" ))
		(line (pt 376 48)(pt 360 48))
	)
	(port
		(pt 376 64)
		(output)
		(text "busy" (rect 0 0 30 15)(font "Arial" ))
		(text "busy" (rect 330 59 355 74)(font "Arial" ))
		(line (pt 376 64)(pt 360 64))
	)
	(port
		(pt 376 128)
		(output)
		(text "clock_enable" (rect 0 0 86 15)(font "Arial" ))
		(text "clock_enable" (rect 283 123 355 138)(font "Arial" ))
		(line (pt 376 128)(pt 360 128))
	)
	(port
		(pt 376 144)
		(output)
		(text "cs_n" (rect 0 0 31 15)(font "Arial" ))
		(text "cs_n" (rect 328 136 354 151)(font "Arial" ))
		(line (pt 376 144)(pt 360 144))
	)
	(port
		(pt 376 160)
		(output)
		(text "ras_n" (rect 0 0 37 15)(font "Arial" ))
		(text "ras_n" (rect 324 155 355 170)(font "Arial" ))
		(line (pt 376 160)(pt 360 160))
	)
	(port
		(pt 376 176)
		(output)
		(text "cas_n" (rect 0 0 40 15)(font "Arial" ))
		(text "cas_n" (rect 322 171 355 186)(font "Arial" ))
		(line (pt 376 176)(pt 360 176))
	)
	(port
		(pt 376 192)
		(output)
		(text "we_n" (rect 0 0 35 15)(font "Arial" ))
		(text "we_n" (rect 326 187 355 202)(font "Arial" ))
		(line (pt 376 192)(pt 360 192))
	)
	(port
		(pt 376 208)
		(output)
		(text "data_mask_low" (rect 0 0 103 15)(font "Arial" ))
		(text "data_mask_low" (rect 268 203 355 218)(font "Arial" ))
		(line (pt 376 208)(pt 360 208))
	)
	(port
		(pt 376 224)
		(output)
		(text "data_mask_high" (rect 0 0 109 15)(font "Arial" ))
		(text "data_mask_high" (rect 263 219 355 234)(font "Arial" ))
		(line (pt 376 224)(pt 360 224))
	)
	(port
		(pt 376 80)
		(output)
		(text "addr[12..0]" (rect 0 0 68 15)(font "Arial" ))
		(text "addr[12..0]" (rect 288 72 356 87)(font "Arial" ))
		(line (pt 376 80)(pt 360 80)(line_width 3))
	)
	(port
		(pt 376 96)
		(output)
		(text "bank_addr[1..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "bank_addr[1..0]" (rect 272 88 372 103)(font "Arial" ))
		(line (pt 376 96)(pt 360 96)(line_width 3))
	)
	(port
		(pt 376 112)
		(bidir)
		(text "data[15..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "data[15..0]" (rect 288 104 355 119)(font "Arial" ))
		(line (pt 376 112)(pt 360 112)(line_width 3))
	)
	(parameter
		"ROW_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"COL_WIDTH"
		"9"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BANK_WIDTH"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SDRADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CLK_FREQUENCY"
		"133"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_TIME"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_COUNT"
		"8192"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 360 256))
	)
	(annotation_block (parameter)(rect 392 -168 640 16))
)
