IP Upgrade report for DE10_Standard_GHRD
Wed May 26 07:53:58 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed May 26 07:53:58 2021           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE10_Standard_GHRD                          ;
; Top-level Entity Name        ; DE10_Standard_GHRD                          ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                   ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File             ; Generation File Path           ; New Source File                  ; Message ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; hps_reset   ; In-System Sources and Probes ; 16.1    ; ip/altsource_probe/hps_reset.qip ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip ;         ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 16.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2021.05.26.07:52:10 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2021.05.26.07:52:10 Info: Finished upgrading the ip cores
Info: 2021.05.26.07:52:25 Info: Saving generation log to D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system
Info: 2021.05.26.07:52:25 Info: Starting: Create simulation model
Info: 2021.05.26.07:52:25 Info: qsys-generate D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system\simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Info: 2021.05.26.07:52:25 Info: Loading DE10_Standard_GHRD
Info: 2021.05.26.07:52:25 Info: Reading input file
Info: 2021.05.26.07:52:25 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module ILC
Info: 2021.05.26.07:52:25 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module button_pio
Info: 2021.05.26.07:52:25 Info: Adding clk_0 [clock_source 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module clk_0
Info: 2021.05.26.07:52:25 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module dipsw_pio
Info: 2021.05.26.07:52:25 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module f2sdram_only_master
Info: 2021.05.26.07:52:25 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module fpga_only_master
Info: 2021.05.26.07:52:25 Info: Adding hps_0 [altera_hps 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module hps_0
Info: 2021.05.26.07:52:25 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module hps_only_master
Info: 2021.05.26.07:52:25 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module jtag_uart
Info: 2021.05.26.07:52:25 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module led_pio
Info: 2021.05.26.07:52:25 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module mm_bridge_0
Info: 2021.05.26.07:52:25 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2021.05.26.07:52:25 Info: Parameterizing module sysid_qsys
Info: 2021.05.26.07:52:25 Info: Building connections
Info: 2021.05.26.07:52:25 Info: Parameterizing connections
Info: 2021.05.26.07:52:25 Info: Validating
Info: 2021.05.26.07:52:30 Info: Done reading input file
Info: 2021.05.26.07:52:32 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:52:32 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:52:32 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2021.05.26.07:52:32 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2021.05.26.07:52:32 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2021.05.26.07:52:32 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2021.05.26.07:52:32 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.05.26.07:52:32 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.05.26.07:52:32 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2021.05.26.07:52:33 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2021.05.26.07:52:36 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: 2021.05.26.07:52:38 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2021.05.26.07:52:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2021.05.26.07:52:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2021.05.26.07:52:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2021.05.26.07:52:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2021.05.26.07:52:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2021.05.26.07:52:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2021.05.26.07:52:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2021.05.26.07:52:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2021.05.26.07:52:42 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2021.05.26.07:52:43 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2021.05.26.07:52:43 Info: button_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0003_button_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0003_button_pio_gen
Info: 2021.05.26.07:52:43 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2021.05.26.07:52:43 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2021.05.26.07:52:43 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2021.05.26.07:52:43 Info: dipsw_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0004_dipsw_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0004_dipsw_pio_gen
Info: 2021.05.26.07:52:43 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2021.05.26.07:52:43 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2021.05.26.07:52:43 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2021.05.26.07:52:43 Info: hps_0: "Running  for module: hps_0"
Info: 2021.05.26.07:52:44 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2021.05.26.07:52:44 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2021.05.26.07:52:44 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2021.05.26.07:52:44 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2021.05.26.07:52:45 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2021.05.26.07:52:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2021.05.26.07:52:45 Info: jtag_uart:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0005_jtag_uart_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0005_jtag_uart_gen
Info: 2021.05.26.07:52:46 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2021.05.26.07:52:46 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2021.05.26.07:52:46 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2021.05.26.07:52:46 Info: led_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0006_led_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0006_led_pio_gen
Info: 2021.05.26.07:52:46 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2021.05.26.07:52:46 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2021.05.26.07:52:46 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2021.05.26.07:52:46 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2021.05.26.07:52:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:46 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:49 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2021.05.26.07:52:50 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2021.05.26.07:52:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:52:50 Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2021.05.26.07:52:50 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.05.26.07:52:50 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2021.05.26.07:52:50 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2021.05.26.07:52:50 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2021.05.26.07:52:50 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2021.05.26.07:52:50 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2021.05.26.07:52:50 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2021.05.26.07:52:50 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2021.05.26.07:52:50 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2021.05.26.07:52:50 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2021.05.26.07:52:51 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2021.05.26.07:52:51 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: ]2;Altera Nios II EDS 18.1 [gcc4]D:/installs/quartus/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: D:/installs/quartus/quartus/../nios2eds/sdk2/bin
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/MKAY/AppData/Local/Temp/alt8773_7269090519678675865.dir/0006_s0_gen
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:51 Info:
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: ********************************************************************************************************************
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: ********************************************************************************************************************
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:54 Warning: Ignored parameter assignment device=5CSXFC6D6F31C6
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:54 Warning: Ignored parameter assignment extended_family_support=true
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.pll_ref_clk:            $Revision: #1 $
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.pll_ref_clk:            $Date: 2018/07
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.global_reset: Elaborate: altera_reset_source
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.global_reset:            $Revision: #1 $
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.global_reset:            $Date: 2018/07
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram.global_reset: Reset is negatively asserted.
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit.
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit.
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit.
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit.
Warning: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:52:58 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for SIM_VERILOG
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:00 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:01 Info: pll_ref_clk: "hps_sdram" instantiated altera_avalon_clock_source "pll_ref_clk"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:01 Info: global_reset: "hps_sdram" instantiated altera_avalon_reset_source "global_reset"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:01 Info: Reusing file C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0021_fpga_interfaces_gen/submodules
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:01 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:01 Info: p0: Generating clock pair generator
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:02 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:05 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: ]2;Altera Nios II EDS 18.1 [gcc4]D:/installs/quartus/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: UniPHY Sequencer Microcode Compiler
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved.
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Reading sequencer_mc
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Reading sequencer_mc
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing sequencer
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Writing ..
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: Info: Microcode compilation successful
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: D:/installs/quartus/quartus/../nios2eds/sdk2/bin
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: child process exited abnormally
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: s0: add_fileset_file: No such file C:/Users/MKAY/AppData/Local/Temp/alt8773_7269090519678675865.dir/0006_s0_gen
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: while executing
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: ("foreach" body line 4)
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: invoked from within
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: "foreach file_pathname $return_files_sw {
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:         _dprint 1 "Preparing to add $file_pathname"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:         set file_name [file tail $file_pathname]
Error: 2021.05.26.07:53:06 Error: fpga_interfaces:         add_fileset_file $..."
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: (procedure "generate_sw" line 18)
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: invoked from within
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: "generate_sw $name $fileset"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: (procedure "generate_files" line 37)
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: invoked from within
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: "generate_files $name SIM_VERILOG"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: (procedure "generate_verilog_sim" line 3)
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: invoked from within
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: "generate_verilog_sim altera_mem_if_hhp_qseq_top"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Info: s0: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "s0"
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Error: Generation stopped, 10 or more modules remaining
Error: 2021.05.26.07:53:06 Error: fpga_interfaces: 2021.05.26.07:53:06 Info: hps_sdram: Done "hps_sdram" with 16 modules, 61 files
Info: 2021.05.26.07:53:07 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Error: 2021.05.26.07:53:07 Error: Generation stopped, 102 or more modules remaining
Info: 2021.05.26.07:53:07 Info: soc_system: Done "soc_system" with 62 modules, 114 files
Error: 2021.05.26.07:53:07 Error: qsys-generate failed with exit code 1: 91 Errors, 10 Warnings
Info: 2021.05.26.07:53:07 Info: Finished: Create simulation model
Info: 2021.05.26.07:53:07 Info: Starting: Create Modelsim Project.
Info: 2021.05.26.07:53:07 Info: sim-script-gen --spd=D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system\soc_system.spd --output-directory=D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info: Doing: ip-make-simscript --spd=D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system\soc_system.spd --output-directory=D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info: Generating the following file(s) for MODELSIM simulator in D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info:     mentor
Info: 2021.05.26.07:53:07 Info: Generating the following file(s) for VCS simulator in D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info:     synopsys/vcs
Info: 2021.05.26.07:53:07 Info: Generating the following file(s) for VCSMX simulator in D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info:     synopsys/vcsmx
Info: 2021.05.26.07:53:07 Info:     synopsys/vcsmx
Info: 2021.05.26.07:53:07 Info: Generating the following file(s) for NCSIM simulator in D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info:     cadence
Info: 2021.05.26.07:53:07 Info:     cadence
Info: 2021.05.26.07:53:07 Info:     cadence
Info: 2021.05.26.07:53:07 Info:     27 .cds.lib files in cadence/cds_libs
Info: 2021.05.26.07:53:07 Info: Generating the following file(s) for RIVIERA simulator in D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info:     aldec
Info: 2021.05.26.07:53:07 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/simulation
Info: 2021.05.26.07:53:07 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2021.05.26.07:53:07 Info: Finished: Create Modelsim Project.
Info: 2021.05.26.07:53:07 Info: Starting: Create block symbol file (.bsf)
Info: 2021.05.26.07:53:07 Info: qsys-generate D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system.qsys --block-symbol-file --output-directory=D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Info: 2021.05.26.07:53:07 Info: Loading DE10_Standard_GHRD
Info: 2021.05.26.07:53:07 Info: Reading input file
Info: 2021.05.26.07:53:07 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module ILC
Info: 2021.05.26.07:53:07 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module button_pio
Info: 2021.05.26.07:53:07 Info: Adding clk_0 [clock_source 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module clk_0
Info: 2021.05.26.07:53:07 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module dipsw_pio
Info: 2021.05.26.07:53:07 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module f2sdram_only_master
Info: 2021.05.26.07:53:07 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module fpga_only_master
Info: 2021.05.26.07:53:07 Info: Adding hps_0 [altera_hps 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module hps_0
Info: 2021.05.26.07:53:07 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module hps_only_master
Info: 2021.05.26.07:53:07 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module jtag_uart
Info: 2021.05.26.07:53:07 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module led_pio
Info: 2021.05.26.07:53:07 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module mm_bridge_0
Info: 2021.05.26.07:53:07 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2021.05.26.07:53:07 Info: Parameterizing module sysid_qsys
Info: 2021.05.26.07:53:07 Info: Building connections
Info: 2021.05.26.07:53:07 Info: Parameterizing connections
Info: 2021.05.26.07:53:07 Info: Validating
Info: 2021.05.26.07:53:13 Info: Done reading input file
Info: 2021.05.26.07:53:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:53:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:53:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2021.05.26.07:53:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2021.05.26.07:53:14 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2021.05.26.07:53:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2021.05.26.07:53:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.05.26.07:53:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.05.26.07:53:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2021.05.26.07:53:15 Info: qsys-generate succeeded.
Info: 2021.05.26.07:53:15 Info: Finished: Create block symbol file (.bsf)
Info: 2021.05.26.07:53:15 Info:
Info: 2021.05.26.07:53:15 Info: Starting: Create HDL design files for synthesis
Info: 2021.05.26.07:53:15 Info: qsys-generate D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system.qsys --synthesis=VERILOG --output-directory=D:\Edu\Uni\Y4\Grad\Design\DE10_Standard_GHRD\soc_system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Info: 2021.05.26.07:53:15 Info: Loading DE10_Standard_GHRD
Info: 2021.05.26.07:53:15 Info: Reading input file
Info: 2021.05.26.07:53:15 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module ILC
Info: 2021.05.26.07:53:15 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module button_pio
Info: 2021.05.26.07:53:15 Info: Adding clk_0 [clock_source 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module clk_0
Info: 2021.05.26.07:53:15 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module dipsw_pio
Info: 2021.05.26.07:53:15 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module f2sdram_only_master
Info: 2021.05.26.07:53:15 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module fpga_only_master
Info: 2021.05.26.07:53:15 Info: Adding hps_0 [altera_hps 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module hps_0
Info: 2021.05.26.07:53:15 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module hps_only_master
Info: 2021.05.26.07:53:15 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module jtag_uart
Info: 2021.05.26.07:53:15 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module led_pio
Info: 2021.05.26.07:53:15 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module mm_bridge_0
Info: 2021.05.26.07:53:15 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2021.05.26.07:53:15 Info: Parameterizing module sysid_qsys
Info: 2021.05.26.07:53:15 Info: Building connections
Info: 2021.05.26.07:53:15 Info: Parameterizing connections
Info: 2021.05.26.07:53:15 Info: Validating
Info: 2021.05.26.07:53:20 Info: Done reading input file
Info: 2021.05.26.07:53:22 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:53:22 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.05.26.07:53:22 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2021.05.26.07:53:22 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2021.05.26.07:53:22 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2021.05.26.07:53:22 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2021.05.26.07:53:22 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.05.26.07:53:22 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.05.26.07:53:22 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2021.05.26.07:53:23 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2021.05.26.07:53:25 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: 2021.05.26.07:53:26 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2021.05.26.07:53:27 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2021.05.26.07:53:27 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2021.05.26.07:53:27 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2021.05.26.07:53:27 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2021.05.26.07:53:27 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2021.05.26.07:53:27 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2021.05.26.07:53:27 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2021.05.26.07:53:27 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2021.05.26.07:53:30 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2021.05.26.07:53:30 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2021.05.26.07:53:30 Info: button_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0024_button_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0024_button_pio_gen/
Info: 2021.05.26.07:53:31 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2021.05.26.07:53:31 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2021.05.26.07:53:31 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2021.05.26.07:53:31 Info: dipsw_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0025_dipsw_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0025_dipsw_pio_gen/
Info: 2021.05.26.07:53:31 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2021.05.26.07:53:31 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2021.05.26.07:53:31 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2021.05.26.07:53:31 Info: hps_0: "Running  for module: hps_0"
Info: 2021.05.26.07:53:32 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2021.05.26.07:53:32 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2021.05.26.07:53:32 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2021.05.26.07:53:32 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2021.05.26.07:53:33 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2021.05.26.07:53:33 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2021.05.26.07:53:33 Info: jtag_uart:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0026_jtag_uart_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0026_jtag_uart_gen/
Info: 2021.05.26.07:53:33 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2021.05.26.07:53:33 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2021.05.26.07:53:33 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2021.05.26.07:53:33 Info: led_pio:   Generation command is [exec D:/installs/quartus/quartus/bin64/perl/bin/perl.exe -I D:/installs/quartus/quartus/bin64/perl/lib -I D:/installs/quartus/quartus/sopc_builder/bin/europa -I D:/installs/quartus/quartus/sopc_builder/bin/perl_lib -I D:/installs/quartus/quartus/sopc_builder/bin -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/installs/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0027_led_pio_gen/ --quartus_dir=D:/installs/quartus/quartus --verilog --config=C:/Users/MKAY/AppData/Local/Temp/alt8773_4093878407621650895.dir/0027_led_pio_gen/
Info: 2021.05.26.07:53:33 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2021.05.26.07:53:33 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2021.05.26.07:53:33 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2021.05.26.07:53:33 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2021.05.26.07:53:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:34 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.05.26.07:53:35 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:35 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:37 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2021.05.26.07:53:37 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2021.05.26.07:53:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.05.26.07:53:38 Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2021.05.26.07:53:38 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.05.26.07:53:38 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2021.05.26.07:53:38 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2021.05.26.07:53:38 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2021.05.26.07:53:38 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2021.05.26.07:53:38 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2021.05.26.07:53:38 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2021.05.26.07:53:38 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2021.05.26.07:53:38 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2021.05.26.07:53:38 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2021.05.26.07:53:38 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2021.05.26.07:53:38 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2021.05.26.07:53:38 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2021.05.26.07:53:38 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: 2021.05.26.07:53:38 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: 2021.05.26.07:53:38 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2021.05.26.07:53:38 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.05.26.07:53:38 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.05.26.07:53:38 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.05.26.07:53:38 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: 2021.05.26.07:53:38 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2021.05.26.07:53:38 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2021.05.26.07:53:38 Info: mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.05.26.07:53:38 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.05.26.07:53:38 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2021.05.26.07:53:38 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2021.05.26.07:53:38 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.05.26.07:53:38 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.05.26.07:53:38 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2021.05.26.07:53:38 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2021.05.26.07:53:38 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.05.26.07:53:38 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:38 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.05.26.07:53:38 Info: Reusing file D:/Edu/Uni/Y4/Grad/Design/DE10_Standard_GHRD/soc_system/synthesis/submodules
Info: 2021.05.26.07:53:39 Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.05.26.07:53:53 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2021.05.26.07:53:53 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2021.05.26.07:53:53 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2021.05.26.07:53:53 Info: soc_system: Done "soc_system" with 65 modules, 133 files
Info: 2021.05.26.07:53:53 Info: qsys-generate succeeded.
Info: 2021.05.26.07:53:53 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script d:/installs/quartus/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 87 errors, 31 warnings
    Error: Peak virtual memory: 4868 megabytes
    Error: Processing ended: Wed May 26 07:54:03 2021
    Error: Elapsed time: 00:02:19
    Error: Total CPU time (on all processors): 00:03:53


