
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   alu_out = 1'b0;
   clk = 1'b0;
   pc_mux_sel = 1'b0;
   pc_reset_value = 1'b0;
   pcp4 = 1'b0;
   rst = 1'b0;
end 
