set NETLIST_CACHE(FinalProcessor,cells) {{schematic ALU_UNIT} {schematic controlunit} {icon nor2 has_schematic} {schematic Mux32Bit8to1} {schematic Register_file_32bits} {schematic DoubleInverter} {icon nor3 {generate nor2 nor3 -ninputs 3} has_schematic} {schematic LoadStoreModule} {icon nor5 {generate nor2 nor5 -ninputs 5} has_schematic} {schematic Inverters32Bit} {icon nor7 {generate nor2 nor7 -ninputs 7} has_schematic} {schematic pcincrement} {schematic Mux4to15bits} {schematic mux42132bbits} {icon nand2 has_schematic} {schematic BranchModule} {icon nand3 {generate nand2 nand3 -ninputs 3} has_schematic} {schematic Mux5bits8to1} {schematic FiveOnes} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(FinalProcessor,version) MMI_SUE4.4.0
set NETLIST_CACHE(FinalProcessor) {{module FinalProcessor (ALU_OVERFLOW, BRANCH_MODULE_OVERFLOW, CLOCK_IN, } {		LS_OVERFLOW, MAR_OUT, MDR_FROM_MEMORY, MDR_WE_FROM_MEMORY, } {		MDW_TO_MEMORY, MEMORY_READ, MEMORY_WRITE, PC_OVERFLOW, } {		STACKPOINTER_OVERFLOW);} {	input		CLOCK_IN;} {	input		MDR_WE_FROM_MEMORY;} {	input	[31:0]	MDR_FROM_MEMORY;} {	output		ALU_OVERFLOW;} {	output		BRANCH_MODULE_OVERFLOW;} {	output		LS_OVERFLOW;} {	output		MEMORY_READ;} {	output		MEMORY_WRITE;} {	output		PC_OVERFLOW;} {	output		STACKPOINTER_OVERFLOW;} {	output	[31:0]	MAR_OUT;} {	output	[31:0]	MDW_TO_MEMORY;} { } {	wire		net_28;} {	wire		net_30;} {	wire		net_29;} {	wire		net_31;} {	wire	[1:0]	MDW_S;} {	wire		net_32;} {	wire		net_33;} {	wire		net_34;} {	wire		net_35;} {	wire		net_36;} {	wire	[31:0]	net_1;} {	wire		net_37;} {	wire		net_2;} {	wire		net_38;} {	wire		net_3;} {	wire		net_40;} {	wire	[4:0]	net_39;} {	wire	[31:0]	MDR_OUT;} {	wire	[31:0]	PC_OUT;} {	wire	[4:0]	net_4;} {	wire		net_41;} {	wire		net_5;} {	wire		net_6;} {	wire		net_7;} {	wire		net_8;} {	wire		net_9;} {	wire		BRANCH_UNIT_ACTIVATOR;} {	wire	[7:0]	T;} {	wire	[31:0]	LS_ADDRESS;} {	wire	[31:0]	reg_out1;} {	wire	[31:0]	reg_out2;} {	wire		BE;} {	wire		STORE_UNIT_ACTIVATOR;} {	wire	[31:0]	IR_OUT;} {	wire		CE;} {	wire	[1:0]	ADDRESS_SOURCE_SELECT;} {	wire		N_OUT;} {	wire		P_OUT;} {	wire		RE;} {	wire		LOAD_UNIT_ACTIVATOR;} {	wire	[2:0]	REG_FILE_S;} {	wire		net_10;} {	wire	[31:0]	net_11;} {	wire		net_12;} {	wire		Z_OUT;} {	wire	[31:0]	BRANCH_TARGET_ADDRESS;} {	wire		net_13;} {	wire	[31:0]	net_14;} {	wire		net_15;} {	wire	[4:0]	net_16;} {	wire		ALU_UNIT_ACTIVATOR;} {	wire		net_17;} {	wire	[4:0]	net_18;} {	wire		net_20;} {	wire		net_19;} {	wire	[31:0]	ALU_RESULT;} {	wire		net_21;} {	wire		net_22;} {	wire		net_23;} {	wire	[1:0]	REG_WRITEADD_S;} {	wire		net_24;} {	wire		BRANCH_UNIT_RESET_SC;} {	wire		net_25;} {	wire		net_26;} {	wire		net_27;} { } {	DoubleInverter DoubleInverter(.in(net_27), .out(MEMORY_READ));} {	assign #0 net_17 = !(ALU_UNIT_ACTIVATOR && IR_OUT[11] && T[4]);} {	not #0 inv(net_6, net_17);} {	ALU_UNIT ALU_UNIT(.PNZ_WE(net_6), .LATCH_WE(net_7), } {		.R1(reg_out1[31:0]), .R2(reg_out2[31:0]), .ALU_OP(IR_OUT[29:27]), } {		.N_OUT(N_OUT), .P_OUT(P_OUT), .ALU_OVERFLOW(ALU_OVERFLOW), } {		.Z_OUT(Z_OUT), .ALU_RESULT(ALU_RESULT[31:0]));} {	assign #0 net_37 = !(T[4] && LOAD_UNIT_ACTIVATOR);} {	DoubleInverter DoubleInverter_1(.in(net_25), .out(net_35));} {	assign #0 net_25 = !(T[5] && STORE_UNIT_ACTIVATOR);} {	assign #0 MDW_S[1] = !(T[4] && STORE_UNIT_ACTIVATOR);} {	assign #0 net_7 = !(T[3] && ALU_UNIT_ACTIVATOR);} {	LoadStoreModule LoadStoreModule(.LS_OVERFLOW(LS_OVERFLOW), .T0(T[0]), } {		.T3(T[3]), .LS_ADDRESS(LS_ADDRESS[31:0]), } {		.R_BASE_VALUE(reg_out2[31:0]), .STORE(STORE_UNIT_ACTIVATOR), } {		.OFFSET(IR_OUT[16:0]), .S(ADDRESS_SOURCE_SELECT[1:0]), } {		.LOAD(LOAD_UNIT_ACTIVATOR));} {	assign #0 net_28 = !(BE && T[3]);} {	assign #0 net_2 = !(LOAD_UNIT_ACTIVATOR && T[3]);} {	assign #0 net_32 = !(STORE_UNIT_ACTIVATOR && T[3]);} {	assign #0 net_13 = !(CE && T[3]);} {	assign #0 net_21 = !(CE && T[5]);} {	assign #0 net_12 = !(RE && T[4]);} {	assign #0 net_23 = !(RE && T[6]);} {	assign net_41 = !(net_2 || net_32 || net_28 || net_13 || net_21 || } {		net_12 || net_23);} {	assign net_8 = !(net_28 || net_13 || net_21 || net_12 || net_23);} {	controlunit controlunit(.MDW_WE(net_3), .SC_RESET(net_5), } {		.BRANCH_ENABLE(net_8), .MDW_IN(net_14[31:0]), .MAR_WE(net_41), } {		.CLOCK(CLOCK_IN), .MDW_OUT(MDW_TO_MEMORY[31:0]), } {		.MDR_OUT(MDR_OUT[31:0]), .PC_OUT(PC_OUT[31:0]), } {		.MAR_OUT(MAR_OUT[31:0]), } {		.BRANCH_UNIT_ACTIVATOR(BRANCH_UNIT_ACTIVATOR), .T_OUT(T[7:0]), } {		.STORE_UNIT_ADDRESS(LS_ADDRESS[31:0]), } {		.LOAD_UNIT_ADDRESS(LS_ADDRESS[31:0]), } {		.STORE_UNIT_ACTIVATOR(STORE_UNIT_ACTIVATOR), .IR_OUT(IR_OUT[31:0]), } {		.MDR_IN(MDR_FROM_MEMORY[31:0]), } {		.ADDRESS_SOURCE_SELECT(ADDRESS_SOURCE_SELECT[1:0]), } {		.MDR_WE(MDR_WE_FROM_MEMORY), } {		.LOAD_UNIT_ACTIVATOR(LOAD_UNIT_ACTIVATOR), } {		.BRANCH_TARGET(BRANCH_TARGET_ADDRESS[31:0]), } {		.ALU_UNIT_ACTIVATOR(ALU_UNIT_ACTIVATOR), .PC_OVERFLOW(PC_OVERFLOW));} {	assign #0 MDW_S[0] = !(T[4] && CE);} {	assign net_3 = !(MDW_S[1] || MDW_S[0]);} {	mux42132bbits mux42132bbits(.y(net_14[31:0]), } {		.a({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.s(MDW_S[1:0]), .c(PC_OUT[31:0]), .b(reg_out1[31:0]));} {	DoubleInverter DoubleInverter_2(.out(net_36), .in(net_38));} {	assign #0 net_38 = !(T[5] && CE);} {	assign MEMORY_WRITE = !(net_35 || net_36);} {	assign net_27 = !(net_26 || net_20 || net_37);} {	assign #0 net_20 = !(T[5] && CE);} {	not #0 inv_1(net_26, T[1]);} {	Register_file_32bits Register_file_32bits(.data(net_1[31:0]), } {		.address_read1(net_4[4:0]), .address_write(net_16[4:0]), } {		.write_enable(net_30), .OUT1(reg_out1[31:0]), .OUT2(reg_out2[31:0]), } {		.address_read2(IR_OUT[21:17]));} {	assign #0 net_34 = !(T[4] && ALU_UNIT_ACTIVATOR);} {	assign #0 net_33 = !(T[5] && LOAD_UNIT_ACTIVATOR);} {	assign #0 net_31 = !(T[4] && CE);} {	assign net_30 = !(net_34 || net_33 || net_31);} {	assign #0 net_15 = !(T[5] && ALU_UNIT_ACTIVATOR);} {	assign #0 net_29 = !(T[6] && LOAD_UNIT_ACTIVATOR);} {	assign #0 net_10 = !(T[6] && STORE_UNIT_ACTIVATOR);} {	assign #0 net_19 = !(T[4] && BE);} {	assign #0 net_24 = !(T[6] && CE);} {	assign #0 net_22 = !(T[7] && RE);} {	assign net_5 = !(BRANCH_UNIT_RESET_SC || net_22 || net_24 || net_19 } {		|| net_10 || net_29 || net_15);} {	FiveOnes FiveOnes(.out(net_39[4:0]));} {	assign net_40 = !(LOAD_UNIT_ACTIVATOR || STORE_UNIT_ACTIVATOR);} {	not #0 inv_2(REG_FILE_S[1], net_40);} {	DoubleInverter DoubleInverter_3(.out(REG_FILE_S[0]), } {		.in(ALU_UNIT_ACTIVATOR));} {	DoubleInverter DoubleInverter_4(.in(BRANCH_UNIT_ACTIVATOR), } {		.out(REG_FILE_S[2]));} {	Mux32Bit8to1 Mux32Bit8to1(.out(net_1[31:0]), .E(net_11[31:0]), } {		.D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.F({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.G({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.H({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.C(MDR_OUT[31:0]), .s(REG_FILE_S[2:0]), .B(ALU_RESULT[31:0]));} {	FiveOnes FiveOnes_1(.out(net_18[4:0]));} {	pcincrement pcincrement(.s(net_11[31:0]), } {		.overflow(STACKPOINTER_OVERFLOW), .a(MAR_OUT[31:0]));} {	BranchModule BranchModule(.MDR_IN(MDR_OUT[31:0]), } {		.BRANCH_ENABLE(BRANCH_UNIT_ACTIVATOR), .T3(T[3]), .T6(T[6]), } {		.T4(T[4]), .LS_ADDRESS(LS_ADDRESS[31:0]), } {		.R31_ADDRESS(reg_out1[31:0]), .BE(BE), .IR(IR_OUT[24:22]), } {		.BRANCH_TYPE(IR_OUT[28:26]), .CE(CE), .N(N_OUT), .P(P_OUT), .RE(RE), } {		.overflow(BRANCH_MODULE_OVERFLOW), .Z(Z_OUT), } {		.BRANCH_TARGET_ADDRESS(BRANCH_TARGET_ADDRESS[31:0]), } {		.SC_RESET_ENABLE(BRANCH_UNIT_RESET_SC));} {	Mux4to15bits Mux4to15bits(.out(net_16[4:0]), .c(net_18[4:0]), } {		.a({1'b0,1'b0,1'b0,1'b0,1'b0}), .d({1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.b(IR_OUT[26:22]), .s(REG_WRITEADD_S[1:0]));} {	not #0 inv_3(REG_WRITEADD_S[0], net_9);} {	assign net_9 = !(LOAD_UNIT_ACTIVATOR || STORE_UNIT_ACTIVATOR || } {		ALU_UNIT_ACTIVATOR);} {	DoubleInverter DoubleInverter_5(.in(BRANCH_UNIT_ACTIVATOR), } {		.out(REG_WRITEADD_S[1]));} {	Mux5bits8to1 Mux5bits8to1(.out(net_4[4:0]), .e(net_39[4:0]), } {		.a({1'b0,1'b0,1'b0,1'b0,1'b0}), .d({1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.f({1'b0,1'b0,1'b0,1'b0,1'b0}), .g({1'b0,1'b0,1'b0,1'b0,1'b0}), } {		.h({1'b0,1'b0,1'b0,1'b0,1'b0}), .b(IR_OUT[16:12]), } {		.c(IR_OUT[26:22]), .s(REG_FILE_S[2:0]));} {	Inverters32Bit Inverters32Bit(.in(MAR_OUT[31:0]), } {		.out(MAR_OUT[31:0]));} {} {endmodule		// FinalProcessor} {}}
set NETLIST_CACHE(FinalProcessor,names) {{4080 -2140 {1 1'b0}} {2420 -2900 {1 LS_ADDRESS[31:0]}} {3400 -2470 {0 LOAD_UNIT_ACTIVATOR}} {70 -2300 {0 LOAD_UNIT_ACTIVATOR}} {1880 -3450 {0 inv}} {3910 -2240 {1 ALU_RESULT[31:0]}} {2360 -3430 {1 ALU_RESULT[31:0]}} {4340 -2180 {0 net_1[31:0]}} {1680 -4030 {1 LOAD_UNIT_ACTIVATOR}} {2230 -1860 {1 RE}} {4130 -2500 {0 IR_OUT[26:22]}} {1490 -2900 {1 reg_out2[31:0]}} {-2140 -3110 {1 reg_out1[31:0]}} {4180 -3120 {1 1'b0}} {-20 -2280 {0 net_29}} {4310 -1910 {0 net_33}} {340 -3180 {0 MAR_OUT[31:0]}} {2850 -3820 {1 MEMORY_WRITE}} {420 -2670 {1 PC_OVERFLOW}} {1930 -3490 {0 IR_OUT[29:27]}} {-1040 -2550 {0 net_8}} {1870 -4030 {0 LOAD_UNIT_ACTIVATOR}} {4350 -3100 {0 Mux5bits8to1}} {4350 -2990 {0 REG_FILE_S[2:0]}} {3900 -3450 {1 REG_FILE_S[2]}} {-870 -3030 {1 MDR_WE_FROM_MEMORY}} {2050 -4250 {1 T[5]}} {2170 -3770 {1 CE}} {3690 -3620 {0 DoubleInverter_3}} {4080 -2160 {1 1'b0}} {1600 -3560 {0 T[3]}} {3800 -3540 {0 inv_2}} {4170 -1820 {1 CE}} {4130 -2520 {0 1'b0}} {-1530 -2630 {0 CE}} {160 -2020 {1 T[6]}} {2360 -3770 {0 CE}} {-1170 -2670 {0 net_23}} {670 -3150 {1 MDR_OUT[31:0]}} {4220 -1860 {0 T[4]}} {-720 -3240 {0 LS_ADDRESS[31:0]}} {-1510 -3350 {1 MDW_S[1]}} {3520 -2130 {0 pcincrement}} {4440 -3180 {0 net_4[4:0]}} {160 -2340 {1 T[5]}} {2190 -3810 {1 T[5]}} {-1440 -2880 {0 net_32}} {-1610 -2540 {1 RE}} {1750 -1920 {0 IR_OUT[24:22]}} {1560 -2660 {1 T[0]}} {2280 -3560 {0 N_OUT}} {70 -2020 {0 T[6]}} {3520 -2450 {0 inv_3}} {3770 -3540 {0 net_40} {1 net_40}} {2200 -4230 {0 net_20}} {-1610 -2860 {1 T[3]}} {-1530 -2960 {0 T[3]}} {70 -2340 {0 T[5]}} {210 -2380 {1 ALU_UNIT_ACTIVATOR}} {1300 -3190 {0 MAR_OUT[31:0]}} {4240 -3040 {0 1'b0}} {2420 -1900 {1 BE}} {1760 -2830 {0 IR_OUT[16:0]}} {-870 -3060 {1 MDR_FROM_MEMORY[31:0]}} {160 -1940 {1 T[7]}} {1620 -1830 {1 Z_OUT}} {3310 -2140 {1 MAR_OUT[31:0]}} {1440 -3470 {1 ALU_UNIT_ACTIVATOR}} {-1170 -2690 {0 net_12}} {4080 -2200 {1 1'b0}} {3880 -3640 {1 REG_FILE_S[0]}} {1930 -3540 {0 net_7}} {2410 -3520 {1 Z_OUT}} {-1500 -3210 {1 MDW_S[0]}} {4580 -2430 {0 net_16[4:0]}} {2210 -4090 {0 net_26}} {3490 -2450 {0 net_9} {1 net_9}} {1750 -1940 {0 IR_OUT[28:26]}} {1870 -4070 {0 T[4]}} {70 -1940 {0 T[7]}} {3750 -2490 {1 IR_OUT[26:22]}} {2780 -3820 {0 MEMORY_WRITE}} {2000 -4100 {1 T[1]}} {2360 -3810 {0 T[5]}} {3270 -2280 {0 BRANCH_UNIT_ACTIVATOR}} {-1170 -2710 {0 net_21}} {2470 -3900 {0 net_25} {1 net_25}} {3780 -2680 {1 IR_OUT[21:17]}} {4220 -1890 {0 LOAD_UNIT_ACTIVATOR}} {4220 -2000 {0 T[4]}} {-720 -3270 {0 LS_ADDRESS[31:0]}} {4240 -3060 {0 1'b0}} {4170 -1860 {1 T[4]}} {4100 -1960 {1 ALU_UNIT_ACTIVATOR}} {2280 -3600 {0 P_OUT}} {2240 -2830 {0 LS_OVERFLOW} {2 LS_OVERFLOW}} {2130 -1690 {1 BRANCH_MODULE_OVERFLOW} {2 BRANCH_MODULE_OVERFLOW}} {160 -2060 {1 CE}} {1620 -1850 {1 N_OUT}} {-1440 -2610 {0 net_21}} {-1610 -3000 {1 LOAD_UNIT_ACTIVATOR}} {-1610 -2900 {1 STORE_UNIT_ACTIVATOR}} {2510 -3770 {0 DoubleInverter_2}} {4180 -3180 {1 1'b0}} {1490 -1920 {1 IR_OUT[24:22]}} {-870 -2670 {1 CLOCK_IN}} {1690 -3540 {0 net_7}} {-20 -2040 {0 net_24}} {340 -2840 {0 T[7:0]}} {-1530 -2680 {0 T[3]}} {70 -2060 {0 CE}} {-2170 -3050 {1 MDW_S[1:0]}} {3660 -2450 {1 REG_WRITEADD_S[0]}} {-20 -2360 {0 net_15}} {4310 -1980 {0 net_34}} {-1170 -2730 {0 net_13}} {3680 -3520 {0 STORE_UNIT_ACTIVATOR}} {2110 -4210 {0 CE}} {70 -2380 {0 ALU_UNIT_ACTIVATOR}} {1930 -3570 {0 reg_out2[31:0]}} {1990 -1530 {1 T[4]}} {4240 -3080 {0 1'b0}} {-1610 -2590 {1 T[5]}} {2160 -4090 {0 inv_1}} {4140 -2120 {0 1'b0}} {3620 -2110 {0 STACKPOINTER_OVERFLOW}} {3630 -3640 {0 ALU_UNIT_ACTIVATOR}} {160 -1980 {1 RE}} {1620 -1870 {1 P_OUT}} {3850 -2450 {0 FiveOnes_1}} {1490 -1940 {1 IR_OUT[28:26]}} {4220 -1930 {0 T[5]}} {2410 -3560 {1 N_OUT}} {4240 -3100 {0 net_39[4:0]}} {3780 -3450 {0 REG_FILE_S[2]}} {4580 -2470 {0 IR_OUT[21:17]}} {1750 -1980 {0 BRANCH_UNIT_ACTIVATOR}} {-20 -1960 {0 net_22}} {2730 -4070 {0 MEMORY_READ}} {3260 -2470 {1 LOAD_UNIT_ACTIVATOR}} {70 -1980 {0 RE}} {2330 -1880 {1 CE}} {4780 -2320 {0 Register_file_32bits}} {160 -2100 {1 T[4]}} {2520 -4070 {0 net_27}} {2690 -3800 {0 net_36}} {-1010 -3200 {1 ADDRESS_SOURCE_SELECT[1:0]}} {-1170 -2750 {0 net_28}} {1930 -3590 {0 reg_out1[31:0]}} {1540 -3450 {1 IR_OUT[11]}} {2190 -3880 {1 STORE_UNIT_ACTIVATOR}} {-1640 -3220 {0 CE}} {4140 -2140 {0 1'b0}} {2420 -2690 {1 ADDRESS_SOURCE_SELECT[1:0]}} {1760 -2900 {0 reg_out2[31:0]}} {-1530 -2720 {0 CE}} {70 -2100 {0 T[4]}} {4220 -2360 {1 REG_WRITEADD_S[1:0]}} {1750 -1680 {0 MDR_OUT[31:0]}} {2380 -1780 {1 BRANCH_TARGET_ADDRESS[31:0]}} {4080 -2260 {1 1'b0}} {4240 -3120 {0 1'b0}} {2380 -3880 {0 STORE_UNIT_ACTIVATOR}} {-1610 -2630 {1 CE}} {340 -2880 {0 PC_OUT[31:0]}} {2010 -1490 {1 T[3]}} {3620 -2140 {0 net_11[31:0]}} {3400 -2280 {0 REG_WRITEADD_S[1]}} {2130 -1750 {0 BRANCH_UNIT_RESET_SC}} {-300 -2270 {0 BRANCH_UNIT_RESET_SC}} {-720 -2920 {0 net_3}} {2600 -3900 {0 net_35}} {-1530 -2420 {0 T[6]}} {-1170 -2770 {0 net_32}} {340 -3310 {0 STORE_UNIT_ACTIVATOR}} {2660 -4050 {0 DoubleInverter}} {3680 -3560 {0 LOAD_UNIT_ACTIVATOR}} {2110 -4250 {0 T[5]}} {1770 -3490 {1 IR_OUT[29:27]}} {4220 -1960 {0 ALU_UNIT_ACTIVATOR}} {2410 -3600 {1 P_OUT}} {4580 -2510 {0 net_4[4:0]}} {1680 -3430 {1 T[4]}} {-1440 -2980 {0 net_2}} {4140 -2160 {0 1'b0}} {2240 -2900 {0 LS_ADDRESS[31:0]}} {3850 -3540 {0 REG_FILE_S[1]}} {-720 -3030 {0 MDR_WE_FROM_MEMORY}} {-1610 -2960 {1 T[3]}} {-2040 -3010 {1 1'b0}} {1500 -1980 {1 BRANCH_UNIT_ACTIVATOR}} {4240 -3140 {0 IR_OUT[26:22]}} {1930 -1850 {0 BranchModule}} {1600 -2640 {1 T[3]}} {-300 -2290 {0 net_22}} {160 -2140 {1 BE}} {1750 -1720 {0 reg_out1[31:0]}} {4110 -2000 {1 T[4]}} {2690 -3840 {0 net_35}} {-1170 -2790 {0 net_2}} {4100 -2460 {1 1'b0}} {-720 -2630 {0 net_5}} {3570 -2450 {0 REG_WRITEADD_S[0]}} {2290 -1750 {1 BRANCH_UNIT_RESET_SC}} {2430 -4050 {0 net_37}} {-1680 -3300 {1 STORE_UNIT_ACTIVATOR}} {-1080 -2730 {0 net_41}} {3330 -2260 {0 DoubleInverter_5}} {2380 -3920 {0 T[5]}} {-1640 -3260 {0 T[4]}} {4140 -2180 {0 net_11[31:0]}} {-20 -2120 {0 net_19}} {340 -2920 {0 IR_OUT[31:0]}} {2130 -1780 {0 BRANCH_TARGET_ADDRESS[31:0]}} {-300 -2310 {0 net_24}} {70 -2140 {0 BE}} {-720 -2950 {0 net_14[31:0]}} {-1440 -2700 {0 net_13}} {1970 -1580 {1 T[6]}} {3480 -3440 {1 BRANCH_UNIT_ACTIVATOR}} {40 -1860 {1 BRANCH_UNIT_RESET_SC}} {4240 -3160 {0 IR_OUT[16:12]}} {3140 -2280 {1 BRANCH_UNIT_ACTIVATOR}} {2530 -3880 {0 DoubleInverter_1}} {4140 -2200 {0 1'b0}} {4010 -3140 {1 IR_OUT[26:22]}} {-190 -3130 {0 controlunit}} {-1530 -2770 {0 T[3]}} {-720 -3060 {0 MDR_FROM_MEMORY[31:0]}} {1760 -2640 {0 T[3]}} {-1530 -2460 {0 RE}} {-1380 -3240 {0 MDW_S[0]} {2 MDW_S[0]}} {3840 -3100 {0 FiveOnes}} {2430 -4070 {0 net_20}} {-1610 -2680 {1 T[3]}} {-300 -2330 {0 net_19}} {2830 -4070 {1 MEMORY_READ}} {1750 -1750 {0 LS_ADDRESS[31:0]}} {1850 -3450 {0 net_17} {1 net_17}} {4330 -2520 {0 net_16[4:0]}} {2280 -3390 {0 ALU_OVERFLOW} {2 ALU_OVERFLOW}} {340 -3360 {0 LOAD_UNIT_ACTIVATOR}} {670 -3310 {1 STORE_UNIT_ACTIVATOR}} {4240 -3180 {0 1'b0}} {3520 -2280 {1 REG_WRITEADD_S[1]}} {-1640 -3300 {0 STORE_UNIT_ACTIVATOR}} {4140 -2220 {0 MDR_OUT[31:0]}} {4010 -3160 {1 IR_OUT[16:12]}} {3250 -2390 {1 ALU_UNIT_ACTIVATOR}} {210 -2220 {1 STORE_UNIT_ACTIVATOR}} {660 -3460 {1 ALU_UNIT_ACTIVATOR}} {160 -2180 {1 T[6]}} {4580 -2250 {0 net_30}} {2580 -3790 {0 net_36}} {1700 -4070 {1 T[4]}} {1760 -2660 {0 T[0]}} {-720 -2670 {0 CLOCK_IN}} {2430 -4090 {0 net_26}} {-1680 -3340 {1 T[4]}} {1100 -3190 {0 MAR_OUT[31:0]}} {3970 -3540 {1 REG_FILE_S[1]}} {920 -3190 {1 MAR_OUT[31:0]}} {500 -3180 {1 MAR_OUT[31:0]}} {-1530 -2810 {0 BE}} {-1550 -3240 {0 MDW_S[0]}} {3650 -3450 {0 BRANCH_UNIT_ACTIVATOR}} {-300 -2350 {0 net_10}} {70 -2180 {0 T[6]}} {2600 -4070 {0 net_27}} {3670 -2110 {1 STACKPOINTER_OVERFLOW}} {-1530 -2500 {0 T[4]}} {4100 -2520 {1 1'b0}} {1990 -1650 {0 T[4]}} {3910 -2450 {0 net_18[4:0]}} {1490 -3520 {1 ALU_UNIT_ACTIVATOR}} {-1610 -2720 {1 CE}} {4140 -2240 {0 ALU_RESULT[31:0]}} {-1130 -2510 {0 net_23}} {3470 -3640 {1 ALU_UNIT_ACTIVATOR}} {-1800 -3130 {0 net_14[31:0]}} {2280 -3430 {0 ALU_RESULT[31:0]}} {1760 -2680 {0 STORE_UNIT_ACTIVATOR}} {-1380 -3280 {0 MDW_S[1]} {2 MDW_S[1]}} {4440 -1910 {0 net_30}} {-2000 -3050 {0 MDW_S[1:0]}} {4240 -2480 {0 Mux4to15bits}} {-1440 -2440 {0 net_23}} {1620 -1680 {1 MDR_OUT[31:0]}} {560 -2840 {1 T[7:0]}} {3250 -2430 {1 STORE_UNIT_ACTIVATOR}} {1550 -2680 {1 STORE_UNIT_ACTIVATOR}} {-300 -2370 {0 net_29}} {-1690 -3220 {1 CE}} {1970 -1650 {0 T[6]}} {-1610 -2420 {1 T[6]}} {340 -2670 {0 PC_OVERFLOW}} {1760 -2700 {0 LOAD_UNIT_ACTIVATOR}} {340 -3410 {0 BRANCH_UNIT_ACTIVATOR}} {1760 -3430 {0 T[4]}} {-1110 -3240 {1 LS_ADDRESS[31:0]}} {-720 -3440 {0 net_8}} {-1640 -3340 {0 T[4]}} {4140 -2260 {0 1'b0}} {-20 -2200 {0 net_10}} {340 -3100 {0 MDW_TO_MEMORY[31:0]}} {1550 -2700 {1 LOAD_UNIT_ACTIVATOR}} {-1130 -2530 {0 net_12}} {4240 -2180 {0 Mux32Bit8to1}} {2130 -1860 {0 RE}} {70 -2220 {0 STORE_UNIT_ACTIVATOR}} {3480 -3520 {1 STORE_UNIT_ACTIVATOR}} {670 -3360 {1 LOAD_UNIT_ACTIVATOR}} {-2000 -3070 {0 1'b0}} {-1850 -3040 {0 mux42132bbits}} {1730 -3570 {1 reg_out2[31:0]}} {4180 -3040 {1 1'b0}} {3760 -2220 {1 MDR_OUT[31:0]}} {-300 -2390 {0 net_15}} {4180 -1890 {1 LOAD_UNIT_ACTIVATOR}} {2240 -2690 {0 ADDRESS_SOURCE_SELECT[1:0]}} {-1530 -2540 {0 RE}} {1760 -3450 {0 IR_OUT[11]}} {-720 -2730 {0 net_41}} {1490 -2830 {1 IR_OUT[16:0]}} {1620 -1720 {1 reg_out1[31:0]}} {1490 -3560 {1 T[3]}} {4310 -1840 {0 net_31}} {-1530 -2860 {0 T[3]}} {-1130 -2550 {0 net_21}} {2130 -1880 {0 CE}} {4230 -2040 {1 REG_FILE_S[2:0]}} {-1440 -2790 {0 net_28}} {1750 -1830 {0 Z_OUT}} {-390 -2330 {0 net_5}} {2100 -3480 {0 ALU_UNIT}} {-2040 -3130 {1 1'b0}} {-2000 -3090 {0 PC_OUT[31:0]}} {4990 -2480 {0 reg_out2[31:0]}} {-1110 -3270 {1 LS_ADDRESS[31:0]}} {-720 -3470 {0 BRANCH_TARGET_ADDRESS[31:0]}} {-1290 -3260 {0 net_3}} {-1610 -2770 {1 T[3]}} {560 -2880 {1 PC_OUT[31:0]}} {4180 -3060 {1 1'b0}} {1190 -3180 {0 Inverters32Bit}} {3400 -2430 {0 ALU_UNIT_ACTIVATOR}} {2130 -1900 {0 BE}} {210 -2300 {1 LOAD_UNIT_ACTIVATOR}} {-1690 -3260 {1 T[4]}} {160 -2260 {1 T[6]}} {-1610 -2460 {1 RE}} {1990 -2760 {0 LoadStoreModule}} {4350 -2940 {1 REG_FILE_S[2:0]}} {2130 -4090 {0 T[1]}} {1760 -3470 {0 ALU_UNIT_ACTIVATOR}} {-2000 -3110 {0 reg_out1[31:0]}} {4990 -2500 {0 reg_out1[31:0]}} {-910 -3470 {1 BRANCH_TARGET_ADDRESS[31:0]}} {4350 -1890 {0 net_31}} {2010 -1650 {0 T[3]}} {340 -3140 {0 MDR_OUT[31:0]}} {3420 -2140 {0 MAR_OUT[31:0]}} {-1550 -3320 {0 MDW_S[1]}} {-1130 -2570 {0 net_13}} {70 -2260 {0 T[6]}} {1960 -4050 {0 net_37}} {1930 -3450 {0 net_6} {1 net_6}} {4180 -1930 {1 T[5]}} {5070 -2480 {1 reg_out2[31:0]}} {4580 -2340 {0 net_1[31:0]}} {1750 -1850 {0 N_OUT}} {4130 -2460 {0 1'b0}} {340 -3460 {0 ALU_UNIT_ACTIVATOR}} {670 -3410 {1 BRANCH_UNIT_ACTIVATOR}} {1620 -1750 {1 LS_ADDRESS[31:0]}} {4350 -1910 {0 net_33}} {4180 -3080 {1 1'b0}} {3900 -3100 {0 net_39[4:0]}} {4080 -2120 {1 1'b0}} {1600 -3520 {0 ALU_UNIT_ACTIVATOR}} {-1530 -3000 {0 LOAD_UNIT_ACTIVATOR}} {-1530 -2900 {0 STORE_UNIT_ACTIVATOR}} {3400 -2450 {0 STORE_UNIT_ACTIVATOR}} {-2160 -3090 {1 PC_OUT[31:0]}} {5070 -2500 {1 reg_out1[31:0]}} {2210 -3920 {1 T[5]}} {3710 -3430 {0 DoubleInverter_4}} {460 -3100 {1 MDW_TO_MEMORY[31:0]}} {3480 -3570 {1 LOAD_UNIT_ACTIVATOR}} {-2000 -3130 {0 1'b0}} {2450 -3790 {0 net_38} {1 net_38}} {-1440 -2520 {0 net_12}} {560 -2920 {1 IR_OUT[31:0]}} {-1610 -2810 {1 BE}} {-1130 -2590 {0 net_28}} {4230 -2080 {0 REG_FILE_S[2:0]}} {4220 -1820 {0 CE}} {-720 -3200 {0 ADDRESS_SOURCE_SELECT[1:0]}} {2030 -4210 {1 CE}} {-1610 -2500 {1 T[4]}} {1750 -1870 {0 P_OUT}} {3760 -3640 {0 REG_FILE_S[0]}} {4130 -2480 {0 net_18[4:0]}} {2280 -3520 {0 Z_OUT}} {-1530 -2590 {0 T[5]}} {1360 -3190 {1 MAR_OUT[31:0]}} {4230 -2410 {0 REG_WRITEADD_S[1:0]}} {4350 -1930 {0 net_34}} {1870 -3590 {1 reg_out1[31:0]}}}
set NETLIST_CACHE(FinalProcessor,wires) {{1770 -3490 1930 -3490 IR_OUT[29:27]} {1540 -3450 1760 -3450 IR_OUT[11]} {1440 -3470 1760 -3470 ALU_UNIT_ACTIVATOR} {1680 -3430 1760 -3430 T[4]} {2280 -3430 2360 -3430 ALU_RESULT[31:0]} {1490 -2900 1760 -2900 reg_out2[31:0]} {1550 -2700 1760 -2700 LOAD_UNIT_ACTIVATOR} {1560 -2660 1760 -2660 T[0]} {1600 -2640 1760 -2640 T[3]} {1550 -2680 1760 -2680 STORE_UNIT_ACTIVATOR} {2240 -2900 2420 -2900 LS_ADDRESS[31:0]} {1490 -2830 1760 -2830 IR_OUT[16:0]} {1700 -4070 1870 -4070 T[4]} {1680 -4030 1870 -4030 LOAD_UNIT_ACTIVATOR} {2730 -4070 2830 -4070 MEMORY_READ} {2210 -3920 2380 -3920 T[5]} {2190 -3880 2380 -3880 STORE_UNIT_ACTIVATOR} {1690 -3540 1930 -3540 net_7} {1490 -3520 1600 -3520 ALU_UNIT_ACTIVATOR} {1490 -3560 1600 -3560 T[3]} {1870 -3590 1930 -3590 reg_out1[31:0]} {1730 -3570 1930 -3570 reg_out2[31:0]} {2240 -2690 2420 -2690 ADDRESS_SOURCE_SELECT[1:0]} {2280 -3600 2410 -3600 P_OUT} {2280 -3560 2410 -3560 N_OUT} {2280 -3520 2410 -3520 Z_OUT} {-1610 -2810 -1530 -2810 BE} {-1610 -2770 -1530 -2770 T[3]} {-1610 -2960 -1530 -2960 T[3]} {-1610 -3000 -1530 -3000 LOAD_UNIT_ACTIVATOR} {-1610 -2900 -1530 -2900 STORE_UNIT_ACTIVATOR} {-1610 -2860 -1530 -2860 T[3]} {-1610 -2680 -1530 -2680 T[3]} {-1610 -2720 -1530 -2720 CE} {-1610 -2590 -1530 -2590 T[5]} {-1610 -2630 -1530 -2630 CE} {-1610 -2500 -1530 -2500 T[4]} {-1610 -2540 -1530 -2540 RE} {-1610 -2420 -1530 -2420 T[6]} {-1610 -2460 -1530 -2460 RE} {-1440 -2980 -1330 -2980 net_2} {-1440 -2880 -1350 -2880 net_32} {-1440 -2790 -1360 -2790 net_28} {-1440 -2700 -1390 -2700 net_13} {-1440 -2520 -1370 -2520 net_12} {-1440 -2610 -1380 -2610 net_21} {-1440 -2440 -1170 -2440 net_23} {-1370 -2690 -1370 -2520 net_12} {-1380 -2710 -1380 -2610 net_21} {-1390 -2730 -1390 -2700 net_13} {-1360 -2790 -1360 -2750 net_28} {-1350 -2770 -1170 -2770 net_32} {-1350 -2880 -1350 -2770 net_32} {-1330 -2790 -1170 -2790 net_2} {-1330 -2980 -1330 -2790 net_2} {-1110 -3270 -720 -3270 LS_ADDRESS[31:0]} {340 -3460 660 -3460 ALU_UNIT_ACTIVATOR} {340 -3310 670 -3310 STORE_UNIT_ACTIVATOR} {-1110 -3240 -720 -3240 LS_ADDRESS[31:0]} {-1010 -3200 -720 -3200 ADDRESS_SOURCE_SELECT[1:0]} {340 -2840 560 -2840 T[7:0]} {340 -2920 560 -2920 IR_OUT[31:0]} {340 -3410 670 -3410 BRANCH_UNIT_ACTIVATOR} {340 -3360 670 -3360 LOAD_UNIT_ACTIVATOR} {340 -3140 670 -3140 MDR_OUT[31:0]} {670 -3150 670 -3140 MDR_OUT[31:0]} {-1080 -2730 -720 -2730 net_41} {-1200 -2750 -1200 -2590 net_28} {-1200 -2590 -1130 -2590 net_28} {-1360 -2750 -1200 -2750 net_28} {-1210 -2730 -1210 -2570 net_13} {-1230 -2690 -1230 -2530 net_12} {-1220 -2710 -1220 -2550 net_21} {-1170 -2510 -1130 -2510 net_23} {-1170 -2670 -1170 -2510 net_23} {-1170 -2510 -1170 -2440 net_23} {-1390 -2730 -1210 -2730 net_13} {-1210 -2730 -1170 -2730 net_13} {-1210 -2570 -1130 -2570 net_13} {-1220 -2550 -1130 -2550 net_21} {-1380 -2710 -1220 -2710 net_21} {-1220 -2710 -1170 -2710 net_21} {-1230 -2530 -1130 -2530 net_12} {-1370 -2690 -1230 -2690 net_12} {-1230 -2690 -1170 -2690 net_12} {-740 -3440 -740 -2550 net_8} {-740 -3440 -720 -3440 net_8} {-1040 -2550 -740 -2550 net_8} {2130 -1900 2420 -1900 BE} {1620 -1830 1750 -1830 Z_OUT} {1620 -1850 1750 -1850 N_OUT} {1620 -1870 1750 -1870 P_OUT} {1490 -1920 1750 -1920 IR_OUT[24:22]} {1490 -1940 1750 -1940 IR_OUT[28:26]} {1500 -1980 1750 -1980 BRANCH_UNIT_ACTIVATOR} {1620 -1750 1750 -1750 LS_ADDRESS[31:0]} {1620 -1720 1750 -1720 reg_out1[31:0]} {1620 -1680 1750 -1680 MDR_OUT[31:0]} {-910 -3470 -720 -3470 BRANCH_TARGET_ADDRESS[31:0]} {-1200 -2750 -1170 -2750 net_28} {-1680 -3300 -1640 -3300 STORE_UNIT_ACTIVATOR} {-1680 -3340 -1640 -3340 T[4]} {-1690 -3260 -1640 -3260 T[4]} {-1690 -3220 -1640 -3220 CE} {-1280 -2920 -720 -2920 net_3} {340 -2880 560 -2880 PC_OUT[31:0]} {-2160 -3090 -2000 -3090 PC_OUT[31:0]} {-790 -2950 -720 -2950 net_14[31:0]} {-2140 -3110 -2000 -3110 reg_out1[31:0]} {-2040 -3130 -2000 -3130 1'b0} {-1550 -3320 -1510 -3320 MDW_S[1]} {-1800 -3130 -790 -3130 net_14[31:0]} {-790 -3130 -790 -2950 net_14[31:0]} {2190 -3810 2360 -3810 T[5]} {2170 -3770 2360 -3770 CE} {2600 -3900 2650 -3900 net_35} {2650 -3900 2650 -3840 net_35} {2650 -3840 2690 -3840 net_35} {2580 -3790 2640 -3790 net_36} {2640 -3800 2640 -3790 net_36} {2640 -3800 2690 -3800 net_36} {2780 -3820 2850 -3820 MEMORY_WRITE} {2390 -4070 2430 -4070 net_20} {2200 -4230 2390 -4230 net_20} {2390 -4230 2390 -4070 net_20} {1960 -4050 2430 -4050 net_37} {2520 -4070 2600 -4070 net_27} {2210 -4090 2430 -4090 net_26} {2000 -4090 2130 -4090 T[1]} {2000 -4100 2000 -4090 T[1]} {2050 -4250 2110 -4250 T[5]} {2030 -4210 2110 -4210 CE} {340 -3180 500 -3180 MAR_OUT[31:0]} {4990 -2500 5070 -2500 reg_out1[31:0]} {4990 -2480 5070 -2480 reg_out2[31:0]} {4100 -1960 4220 -1960 ALU_UNIT_ACTIVATOR} {4110 -2000 4220 -2000 T[4]} {4180 -1890 4220 -1890 LOAD_UNIT_ACTIVATOR} {4180 -1930 4220 -1930 T[5]} {4310 -1980 4340 -1980 net_34} {4340 -1980 4340 -1930 net_34} {4340 -1930 4350 -1930 net_34} {4310 -1910 4350 -1910 net_33} {4310 -1890 4310 -1840 net_31} {4310 -1890 4350 -1890 net_31} {4170 -1820 4220 -1820 CE} {4170 -1860 4220 -1860 T[4]} {70 -2380 210 -2380 ALU_UNIT_ACTIVATOR} {70 -2340 160 -2340 T[5]} {70 -2300 210 -2300 LOAD_UNIT_ACTIVATOR} {70 -2260 160 -2260 T[6]} {70 -2220 210 -2220 STORE_UNIT_ACTIVATOR} {70 -2180 160 -2180 T[6]} {-730 -2630 -720 -2630 net_5} {70 -2100 160 -2100 T[4]} {70 -2140 160 -2140 BE} {70 -2020 160 -2020 T[6]} {70 -2060 160 -2060 CE} {70 -1940 160 -1940 T[7]} {70 -1980 160 -1980 RE} {2130 -1750 2290 -1750 BRANCH_UNIT_RESET_SC} {2130 -1880 2330 -1880 CE} {2130 -1860 2230 -1860 RE} {-730 -2330 -390 -2330 net_5} {-730 -2630 -730 -2330 net_5} {-190 -2360 -20 -2360 net_15} {-190 -2390 -190 -2360 net_15} {-300 -2390 -190 -2390 net_15} {-200 -2280 -20 -2280 net_29} {-200 -2370 -200 -2280 net_29} {-300 -2370 -200 -2370 net_29} {-210 -2200 -20 -2200 net_10} {-210 -2350 -210 -2200 net_10} {-300 -2350 -210 -2350 net_10} {-220 -2330 -220 -2120 net_19} {-300 -2330 -220 -2330 net_19} {-220 -2120 -20 -2120 net_19} {-230 -2040 -20 -2040 net_24} {-230 -2310 -230 -2040 net_24} {-300 -2310 -230 -2310 net_24} {-240 -1960 -20 -1960 net_22} {-240 -2290 -240 -1960 net_22} {-300 -2290 -240 -2290 net_22} {-250 -1860 40 -1860 BRANCH_UNIT_RESET_SC} {-250 -2270 -250 -1860 BRANCH_UNIT_RESET_SC} {-300 -2270 -250 -2270 BRANCH_UNIT_RESET_SC} {3480 -3570 3630 -3570 LOAD_UNIT_ACTIVATOR} {3630 -3570 3630 -3560 LOAD_UNIT_ACTIVATOR} {3630 -3560 3680 -3560 LOAD_UNIT_ACTIVATOR} {3480 -3520 3680 -3520 STORE_UNIT_ACTIVATOR} {3470 -3640 3630 -3640 ALU_UNIT_ACTIVATOR} {3650 -3450 3650 -3440 BRANCH_UNIT_ACTIVATOR} {3480 -3440 3650 -3440 BRANCH_UNIT_ACTIVATOR} {3760 -3640 3880 -3640 REG_FILE_S[0]} {3850 -3540 3970 -3540 REG_FILE_S[1]} {3780 -3450 3900 -3450 REG_FILE_S[2]} {4010 -3140 4240 -3140 IR_OUT[26:22]} {4180 -3180 4240 -3180 1'b0} {4010 -3160 4240 -3160 IR_OUT[16:12]} {4180 -3120 4240 -3120 1'b0} {4180 -3080 4240 -3080 1'b0} {4180 -3060 4240 -3060 1'b0} {4180 -3040 4240 -3040 1'b0} {4230 -2080 4230 -2040 REG_FILE_S[2:0]} {3970 -2180 4140 -2180 net_11[31:0]} {4080 -2260 4140 -2260 1'b0} {3910 -2240 4140 -2240 ALU_RESULT[31:0]} {4080 -2200 4140 -2200 1'b0} {4080 -2160 4140 -2160 1'b0} {4080 -2140 4140 -2140 1'b0} {4080 -2120 4140 -2120 1'b0} {4440 -2250 4440 -1910 net_30} {4440 -2250 4580 -2250 net_30} {4390 -2450 4390 -2430 net_16[4:0]} {4390 -2430 4580 -2430 net_16[4:0]} {4340 -2450 4390 -2450 net_16[4:0]} {4340 -2180 4400 -2180 net_1[31:0]} {4400 -2340 4400 -2180 net_1[31:0]} {4400 -2340 4580 -2340 net_1[31:0]} {4460 -2680 4460 -2470 IR_OUT[21:17]} {4460 -2470 4580 -2470 IR_OUT[21:17]} {3780 -2680 4460 -2680 IR_OUT[21:17]} {3760 -2220 4140 -2220 MDR_OUT[31:0]} {3310 -2140 3420 -2140 MAR_OUT[31:0]} {3620 -2140 3970 -2140 net_11[31:0]} {3970 -2180 3970 -2140 net_11[31:0]} {2010 -1650 2010 -1490 T[3]} {1990 -1650 1990 -1530 T[4]} {1970 -1650 1970 -1580 T[6]} {-1510 -3350 -1510 -3320 MDW_S[1]} {-1500 -3240 -1500 -3210 MDW_S[0]} {-1550 -3240 -1500 -3240 MDW_S[0]} {-1290 -3260 -1280 -3260 net_3} {-1280 -3260 -1280 -2920 net_3} {-2040 -3070 -2000 -3070 1'b0} {-2170 -3050 -2000 -3050 MDW_S[1:0]} {-2040 -3070 -2040 -3010 1'b0} {340 -3100 460 -3100 MDW_TO_MEMORY[31:0]} {-870 -3030 -720 -3030 MDR_WE_FROM_MEMORY} {340 -2670 420 -2670 PC_OVERFLOW} {-870 -2670 -720 -2670 CLOCK_IN} {2130 -1780 2380 -1780 BRANCH_TARGET_ADDRESS[31:0]} {-870 -3060 -720 -3060 MDR_FROM_MEMORY[31:0]} {3620 -2110 3670 -2110 STACKPOINTER_OVERFLOW} {3900 -3100 4240 -3100 net_39[4:0]} {3750 -2500 4130 -2500 IR_OUT[26:22]} {3750 -2500 3750 -2490 IR_OUT[26:22]} {3910 -2450 4030 -2450 net_18[4:0]} {4030 -2480 4030 -2450 net_18[4:0]} {4030 -2480 4130 -2480 net_18[4:0]} {4100 -2520 4130 -2520 1'b0} {4100 -2460 4130 -2460 1'b0} {3260 -2470 3400 -2470 LOAD_UNIT_ACTIVATOR} {3250 -2390 3400 -2390 ALU_UNIT_ACTIVATOR} {3250 -2440 3250 -2430 STORE_UNIT_ACTIVATOR} {3400 -2430 3400 -2390 ALU_UNIT_ACTIVATOR} {3250 -2440 3400 -2440 STORE_UNIT_ACTIVATOR} {3400 -2450 3400 -2440 STORE_UNIT_ACTIVATOR} {3570 -2450 3660 -2450 REG_WRITEADD_S[0]} {3400 -2280 3520 -2280 REG_WRITEADD_S[1]} {3140 -2280 3270 -2280 BRANCH_UNIT_ACTIVATOR} {4220 -2410 4230 -2410 REG_WRITEADD_S[1:0]} {4220 -2410 4220 -2360 REG_WRITEADD_S[1:0]} {4340 -2520 4340 -2450 net_16[4:0]} {4330 -2520 4340 -2520 net_16[4:0]} {4350 -2990 4350 -2940 REG_FILE_S[2:0]} {4490 -3180 4490 -2510 net_4[4:0]} {4490 -2510 4580 -2510 net_4[4:0]} {4440 -3180 4490 -3180 net_4[4:0]} {1300 -3190 1360 -3190 MAR_OUT[31:0]} {920 -3190 1100 -3190 MAR_OUT[31:0]}}
