
*** Running vivado
    with args -log design_1_axis_data_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 321.309 ; gain = 111.102
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (31#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (32#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/synth/design_1_axis_data_fifo_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 533.895 ; gain = 323.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 533.895 ; gain = 323.688
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 766.301 ; gain = 0.043
Finished Constraint Validation : Time (s): cpu = 00:02:08 ; elapsed = 00:02:22 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:08 ; elapsed = 00:02:22 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:22 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:39 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:39 . Memory (MB): peak = 766.301 ; gain = 556.094
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:39 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |     9|
|3     |LUT2     |    33|
|4     |LUT3     |     9|
|5     |LUT4     |    33|
|6     |LUT5     |    12|
|7     |LUT6     |    17|
|8     |MUXCY    |    25|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |     1|
|12    |FDPE     |    35|
|13    |FDRE     |   133|
|14    |FDSE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:40 . Memory (MB): peak = 773.871 ; gain = 563.664
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:35 . Memory (MB): peak = 801.117 ; gain = 565.891
