<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_92cb445b</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_92cb445b')">rsnoc_z_H_R_G_G2_U_U_92cb445b</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s9 cl rt"><a href="mod306.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod306.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod306.html#Toggle" > 82.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod306.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod306.html#inst_tag_24854"  onclick="showContent('inst_tag_24854')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 94.93</td>
<td class="s9 cl rt"><a href="mod306.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod306.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod306.html#Toggle" > 82.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod306.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<hr>
<a name="inst_tag_24854"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_24854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s9 cl rt"><a href="mod306.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod306.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod306.html#Toggle" > 82.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod306.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.26</td>
<td class="s9 cl rt"> 98.01</td>
<td class="s7 cl rt"> 70.83</td>
<td class="s8 cl rt"> 85.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.87</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.14</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1126.html#inst_tag_76166" >bcpu_ahb_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2329.html#inst_tag_227984" id="tag_urg_inst_227984">Ia</a></td>
<td class="s9 cl rt"> 95.06</td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.86</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.10</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod95.html#inst_tag_10541" id="tag_urg_inst_10541">Id</a></td>
<td class="s9 cl rt"> 91.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1225.html#inst_tag_79406" id="tag_urg_inst_79406">Igc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2571.html#inst_tag_252651" id="tag_urg_inst_252651">Ip1</a></td>
<td class="s9 cl rt"> 90.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1237.html#inst_tag_79443" id="tag_urg_inst_79443">Ip2</a></td>
<td class="s8 cl rt"> 88.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod448.html#inst_tag_30355" id="tag_urg_inst_30355">Ip3</a></td>
<td class="s9 cl rt"> 95.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1174.html#inst_tag_78422" id="tag_urg_inst_78422">Ir</a></td>
<td class="s8 cl rt"> 84.53</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 87.60</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.48</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127579" id="tag_urg_inst_127579">Irspfp</a></td>
<td class="s6 cl rt"> 68.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod136.html#inst_tag_11885" id="tag_urg_inst_11885">Is</a></td>
<td class="s9 cl rt"> 96.11</td>
<td class="s9 cl rt"> 97.18</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.24</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.01</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2274.html#inst_tag_225172" id="tag_urg_inst_225172">Isa</a></td>
<td class="s9 cl rt"> 99.70</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1629.html#inst_tag_146711" id="tag_urg_inst_146711">Ist</a></td>
<td class="s7 cl rt"> 79.97</td>
<td class="s9 cl rt"> 98.82</td>
<td class="s5 cl rt"> 53.57</td>
<td class="s7 cl rt"> 75.88</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.62</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod196.html#inst_tag_12234" id="tag_urg_inst_12234">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68936" id="tag_urg_inst_68936">ud408</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68937" id="tag_urg_inst_68937">ud414</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68938" id="tag_urg_inst_68938">ud431</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68935" id="tag_urg_inst_68935">ud457</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68934" id="tag_urg_inst_68934">ud464</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_68939" id="tag_urg_inst_68939">ud559</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_4.html#inst_tag_232614" id="tag_urg_inst_232614">ursrrerg</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_1.html#inst_tag_12059" id="tag_urg_inst_12059">ursrserdx01g</a></td>
<td class="s8 cl rt"> 85.86</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2055.html#inst_tag_201559" id="tag_urg_inst_201559">uu6dae5d10e9</a></td>
<td class="s8 cl rt"> 89.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod306.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>76</td><td>75</td><td>98.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133858</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133863</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133875</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133935</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>133975</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134112</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134117</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134126</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134131</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134139</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134143</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134147</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134170</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134175</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>134185</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134261</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134275</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134289</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134303</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134317</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
133857                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133858     1/1          		if ( ! Sys_Clk_RstN )
133859     1/1          			u_d470 &lt;= #1.0 ( 1'b0 );
133860     1/1          		else if ( CxtEn_Load )
133861     1/1          			u_d470 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
133862                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133863     1/1          		if ( ! Sys_Clk_RstN )
133864     1/1          			u_e6e4 &lt;= #1.0 ( 2'b0 );
133865     1/1          		else if ( CxtEn_Load )
133866     1/1          			u_e6e4 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
133867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133868     1/1          		if ( ! Sys_Clk_RstN )
133869     1/1          			u_864d &lt;= #1.0 ( 1'b0 );
133870     1/1          		else if ( CxtEn_Load )
133871     1/1          			u_864d &lt;= #1.0 ( CxtReq_Echo );
                        MISSING_ELSE
133872                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud414( .O( u_5240 ) );
133873                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud431( .O( u_8775 ) );
133874                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133875     1/1          		if ( ! Sys_Clk_RstN )
133876     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
133877     1/1          		else if ( u_e212 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_8775 ) )
133878     1/1          			u_e44a &lt;= #1.0 ( u_e212 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
133879                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud559( .O( CurCxtId ) );
133880                  	rsnoc_z_H_R_G_G2_R_U_7b60f05d Ir(
133881                  		.Cxt_Echo( CxtRsp_Echo )
133882                  	,	.Cxt_First( CxtRsp_First )
133883                  	,	.Cxt_GenId( CxtRsp_GenId )
133884                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
133885                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
133886                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
133887                  	,	.CxtOpen( CurCxtId &amp; { 1 { CxtOpen }  } )
133888                  	,	.ErrPld( CurCxtId &amp; { 1 { ErrPld }  } )
133889                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
133890                  	,	.GenTx_Rsp_Echo( Gen0_Rsp_Echo )
133891                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
133892                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
133893                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
133894                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
133895                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
133896                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
133897                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
133898                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
133899                  	,	.Rsp_ErrCode( Rsp_ErrCode )
133900                  	,	.Rsp_GenId( Rsp_GenId )
133901                  	,	.Rsp_GenLast( Rsp_GenLast )
133902                  	,	.Rsp_GenNext( Rsp_GenNext )
133903                  	,	.Rsp_HeadVld( Rsp_HeadVld )
133904                  	,	.Rsp_IsErr( Rsp_IsErr )
133905                  	,	.Rsp_IsWr( Rsp_IsWr )
133906                  	,	.Rsp_LastFrag( Rsp_LastFrag )
133907                  	,	.Rsp_Opc( Rsp_Opc )
133908                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
133909                  	,	.Rsp_PktLast( Rsp_PktLast )
133910                  	,	.Rsp_PktNext( Rsp_PktNext )
133911                  	,	.Rx_Data( RxP_Data )
133912                  	,	.Rx_Head( RxP_Head )
133913                  	,	.Rx_Rdy( RxP_Rdy )
133914                  	,	.Rx_Tail( RxP_Tail )
133915                  	,	.Rx_Vld( RxP_Vld )
133916                  	,	.Sys_Clk( Sys_Clk )
133917                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
133918                  	,	.Sys_Clk_En( Sys_Clk_En )
133919                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
133920                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
133921                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
133922                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
133923                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
133924                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
133925                  	);
133926                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
133927                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
133928                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
133929                  	assign GenReqStop =
133930                  			GenReqHead &amp; GenReqXfer
133931                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
133932                  			);
133933                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t3 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
133934                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133935     1/1          		if ( ! Sys_Clk_RstN )
133936     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
133937     1/1          		else if ( GenReqXfer )
133938     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
133939                  	rsnoc_z_H_R_U_C_C_Ea_8cfd0267 Isa(
133940                  		.CxtUsed( )
133941                  	,	.FreeCxt( u_4c36 )
133942                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
133943                  	,	.NewCxt( GenId )
133944                  	,	.NewRdy( )
133945                  	,	.NewVld( GenReqStop )
133946                  	,	.Sys_Clk( Sys_Clk )
133947                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
133948                  	,	.Sys_Clk_En( Sys_Clk_En )
133949                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
133950                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
133951                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
133952                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
133953                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
133954                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
133955                  	);
133956                  	assign Strm3Cmd = GenId;
133957                  	assign Strm4Cmd = Strm3Cmd;
133958                  	assign Cmd0_GenId = Strm4Cmd;
133959                  	assign Cmd0_Mode = Mode;
133960                  	assign Gen0_Req_Last = GenLcl_Req_Last;
133961                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
133962                  	assign Cmd0_Vld = u_4e0a;
133963                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
133964                  	assign Gen0_Req_Be = GenLcl_Req_Be;
133965                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
133966                  	assign Gen0_Req_Data = GenLcl_Req_Data;
133967                  	assign Gen0_Req_Echo = GenLcl_Req_Echo;
133968                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
133969                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
133970                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
133971                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
133972                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
133973                  	assign Gen0_Req_User = GenLcl_Req_User;
133974                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
133975     1/1          		if ( ! Sys_Clk_RstN )
133976     1/1          			u_4e0a &lt;= #1.0 ( 1'b1 );
133977     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
133978     1/1          			u_4e0a &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
133979                  	rsnoc_z_H_R_G_G2_D_U_7b60f05d Id(
133980                  		.CmdRx_GenId( Cmd0_GenId )
133981                  	,	.CmdRx_Mode( Cmd0_Mode )
133982                  	,	.CmdRx_Vld( Cmd0_Vld )
133983                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
133984                  	,	.CmdTx_GenId( Cmd1_GenId )
133985                  	,	.CmdTx_MatchId( Cmd1_MatchId )
133986                  	,	.CmdTx_Mode( Cmd1_Mode )
133987                  	,	.CmdTx_Vld( Cmd1_Vld )
133988                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
133989                  	,	.GenRx_Req_Be( Gen0_Req_Be )
133990                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
133991                  	,	.GenRx_Req_Data( Gen0_Req_Data )
133992                  	,	.GenRx_Req_Echo( Gen0_Req_Echo )
133993                  	,	.GenRx_Req_Last( Gen0_Req_Last )
133994                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
133995                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
133996                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
133997                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
133998                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
133999                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
134000                  	,	.GenRx_Req_User( Gen0_Req_User )
134001                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
134002                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
134003                  	,	.GenTx_Req_Be( Gen2_Req_Be )
134004                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
134005                  	,	.GenTx_Req_Data( Gen2_Req_Data )
134006                  	,	.GenTx_Req_Echo( Gen2_Req_Echo )
134007                  	,	.GenTx_Req_Last( Gen2_Req_Last )
134008                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
134009                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
134010                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
134011                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
134012                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
134013                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
134014                  	,	.GenTx_Req_User( Gen2_Req_User )
134015                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
134016                  	,	.Sys_Clk( Sys_Clk )
134017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134018                  	,	.Sys_Clk_En( Sys_Clk_En )
134019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134023                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
134024                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
134025                  	,	.Translation_Found( Translation_0_Found )
134026                  	,	.Translation_Key( Translation_0_Key )
134027                  	,	.Translation_MatchId( Translation_0_MatchId )
134028                  	);
134029                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
134030                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
134031                  	assign GenLcl_Rsp_Echo = Gen0_Rsp_Echo;
134032                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
134033                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
134034                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
134035                  	rsnoc_z_H_R_G_U_Q_U_6dae5d10e9 uu6dae5d10e9(
134036                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
134037                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
134038                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
134039                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
134040                  	,	.GenLcl_Req_Echo( GenLcl_Req_Echo )
134041                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
134042                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
134043                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
134044                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
134045                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
134046                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
134047                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
134048                  	,	.GenLcl_Req_User( GenLcl_Req_User )
134049                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
134050                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
134051                  	,	.GenLcl_Rsp_Echo( GenLcl_Rsp_Echo )
134052                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
134053                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
134054                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
134055                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
134056                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
134057                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
134058                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
134059                  	,	.GenPrt_Req_Be( Gen_Req_Be )
134060                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
134061                  	,	.GenPrt_Req_Data( Gen_Req_Data )
134062                  	,	.GenPrt_Req_Echo( Gen_Req_Echo )
134063                  	,	.GenPrt_Req_Last( Gen_Req_Last )
134064                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
134065                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
134066                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
134067                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
134068                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
134069                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
134070                  	,	.GenPrt_Req_User( Gen_Req_User )
134071                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
134072                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
134073                  	,	.GenPrt_Rsp_Echo( Gen_Rsp_Echo )
134074                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
134075                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
134076                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
134077                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
134078                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
134079                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
134080                  	,	.Sys_Clk( Sys_Clk )
134081                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134082                  	,	.Sys_Clk_En( Sys_Clk_En )
134083                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134084                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134085                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134086                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134087                  	,	.Sys_Pwr_Idle( u_Idle )
134088                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
134089                  	);
134090                  	assign ReqPending = u_d01d &amp; Gen0_Req_Vld;
134091                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
134092                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
134093                  	assign RdPendCntDec =
134094                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
134095                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
134096                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
134097                  	assign u_76e9 = RdPendCnt + 1'b1;
134098                  	assign u_2ee2 = RdPendCnt - 1'b1;
134099                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
134100                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
134101                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
134102                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
134103                  	assign u_f9ee = WrPendCnt + 1'b1;
134104                  	assign u_30a9 = WrPendCnt - 1'b1;
134105                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134106     1/1          		if ( ! Sys_Clk_RstN )
134107     1/1          			u_d01d &lt;= #1.0 ( 1'b1 );
134108     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
134109     1/1          			u_d01d &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
134110                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
134111                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134112     1/1          		if ( ! Sys_Clk_RstN )
134113     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
134114     1/1          		else if ( RdPendCntEn )
134115     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
134116                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
134117     1/1          		case ( uRdPendCntNext_caseSel )
134118     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
134119     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
134120     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
134121     1/1          			default : RdPendCntNext = 1'b0 ;
134122                  		endcase
134123                  	end
134124                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
134125                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134126     1/1          		if ( ! Sys_Clk_RstN )
134127     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
134128     1/1          		else if ( WrPendCntEn )
134129     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
134130                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_30a9 or u_f9ee ) begin
134131     1/1          		case ( uWrPendCntNext_caseSel )
134132     1/1          			2'b01   : WrPendCntNext = u_f9ee ;
134133     1/1          			2'b10   : WrPendCntNext = u_30a9 ;
134134     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
134135     1/1          			default : WrPendCntNext = 1'b0 ;
134136                  		endcase
134137                  	end
134138                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134139     1/1          		if ( ! Sys_Clk_RstN )
134140     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
134141     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
134142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134143     1/1          		if ( ! Sys_Clk_RstN )
134144     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
134145     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
134146                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134147     1/1          		if ( ! Sys_Clk_RstN )
134148     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
134149     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
134150                  	assign RxEcc_Rdy = Rx1_Rdy;
134151                  	assign Rx_Rdy = RxEcc_Rdy;
134152                  	assign Stat_Req_Cxt = GenId;
134153                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
134154                  	assign Stat_Req_Info_User = GenLcl_Req_User;
134155                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
134156                  	assign GenReqStart =
134157                  			GenLcl_Req_Vld &amp; u_72f4
134158                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
134159                  			);
134160                  	assign Stat_Req_Start = GenReqStart;
134161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134162     1/1          		if ( ! Sys_Clk_RstN )
134163     1/1          			u_72f4 &lt;= #1.0 ( 1'b1 );
134164     1/1          		else if ( GenLcl_Req_Vld )
134165     1/1          			u_72f4 &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
134166                  	assign Stat_Req_Stop = GenReqStop;
134167                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; u_2ccd;
134168                  	assign Stat_Rsp_Start = GenRspStart;
134169                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134170     1/1          		if ( ! Sys_Clk_RstN )
134171     1/1          			GenRspHead_2 &lt;= #1.0 ( 1'b1 );
134172     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b10 )
134173     1/1          			GenRspHead_2 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134174                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134175     1/1          		if ( ! Sys_Clk_RstN )
134176     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
134177     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b01 )
134178     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134179                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134180     1/1          		if ( ! Sys_Clk_RstN )
134181     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
134182     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b0 )
134183     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134184                  	always @( GenRspHead_0  or GenRspHead_1  or GenRspHead_2  or Stat_Rsp_Cxt ) begin
134185     1/1          		case ( Stat_Rsp_Cxt )
134186     1/1          			2'b10   : u_2ccd = GenRspHead_2 ;
134187     1/1          			2'b01   : u_2ccd = GenRspHead_1 ;
134188     1/1          			2'b0    : u_2ccd = GenRspHead_0 ;
134189     <font color = "red">0/1     ==>  			default : u_2ccd = 1'b0 ;</font>
134190                  		endcase
134191                  	end
134192                  	assign WakeUp_Gen = Gen_Req_Vld;
134193                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
134194                  	assign Tx2Data = Tx1_Data [37:0];
134195                  	assign TxEcc_Data =
134196                  		{			{	Tx1_Data [111]
134197                  			,	Tx1_Data [110:94]
134198                  			,	Tx1_Data [93:90]
134199                  			,	Tx1_Data [89:88]
134200                  			,	Tx1_Data [87:81]
134201                  			,	Tx1_Data [80:49]
134202                  			,	Tx1_Data [48:41]
134203                  			,	Tx1_Data [40:38]
134204                  			}
134205                  		,
134206                  		Tx2Data
134207                  		};
134208                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
134209                  	assign TxEcc_Head = Tx1_Head;
134210                  	assign Tx_Head = TxEcc_Head;
134211                  	assign TxEcc_Tail = Tx1_Tail;
134212                  	assign Tx_Tail = TxEcc_Tail;
134213                  	assign TxEcc_Vld = Tx1_Vld;
134214                  	assign Tx_Vld = TxEcc_Vld;
134215                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
134216                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
134217                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
134218                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
134219                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
134220                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
134221                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
134222                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
134223                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
134224                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
134225                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
134226                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
134227                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
134228                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
134229                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
134230                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
134231                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
134232                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
134233                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
134234                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
134235                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
134236                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
134237                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
134238                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
134239                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
134240                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
134241                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
134242                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
134243                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
134244                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
134245                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
134246                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
134247                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
134248                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
134249                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
134250                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
134251                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
134252                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
134253                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
134254                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
134255                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
134256                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
134257                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
134258                  	// synopsys translate_off
134259                  	// synthesis translate_off
134260                  	always @( posedge Sys_Clk )
134261     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134262     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
134263     <font color = "grey">unreachable  </font>				dontStop = 0;
134264     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134265     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134266     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
134267     <font color = "grey">unreachable  </font>					$stop;
134268                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134269                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134270                  	// synthesis translate_on
134271                  	// synopsys translate_on
134272                  	// synopsys translate_off
134273                  	// synthesis translate_off
134274                  	always @( posedge Sys_Clk )
134275     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134276     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
134277     <font color = "grey">unreachable  </font>				dontStop = 0;
134278     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134279     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134280     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
134281     <font color = "grey">unreachable  </font>					$stop;
134282                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134283                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134284                  	// synthesis translate_on
134285                  	// synopsys translate_on
134286                  	// synopsys translate_off
134287                  	// synthesis translate_off
134288                  	always @( posedge Sys_Clk )
134289     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134290     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
134291     <font color = "grey">unreachable  </font>				dontStop = 0;
134292     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134293     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134294     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
134295     <font color = "grey">unreachable  </font>					$stop;
134296                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134297                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134298                  	// synthesis translate_on
134299                  	// synopsys translate_on
134300                  	// synopsys translate_off
134301                  	// synthesis translate_off
134302                  	always @( posedge Sys_Clk )
134303     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134304     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
134305     <font color = "grey">unreachable  </font>				dontStop = 0;
134306     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134307     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134308     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
134309     <font color = "grey">unreachable  </font>					$stop;
134310                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134311                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134312                  	// synthesis translate_on
134313                  	// synopsys translate_on
134314                  	// synopsys translate_off
134315                  	// synthesis translate_off
134316                  	always @( posedge Sys_Clk )
134317     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134318     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
134319     <font color = "grey">unreachable  </font>				dontStop = 0;
134320     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134321     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134322     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
134323     <font color = "grey">unreachable  </font>					$stop;
134324                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134325                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod306.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133878
 EXPRESSION (u_e212 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod306.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1080</td>
<td class="rt">894</td>
<td class="rt">82.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">447</td>
<td class="rt">82.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">447</td>
<td class="rt">82.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1080</td>
<td class="rt">894</td>
<td class="rt">82.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">447</td>
<td class="rt">82.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">447</td>
<td class="rt">82.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:78]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod306.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">57</td>
<td class="rt">98.28 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133858</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133863</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133875</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">133975</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134112</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">134117</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134126</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">134131</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134147</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134170</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134175</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134180</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">134185</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133858     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133859     			u_d470 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
133860     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
133861     			u_d470 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133863     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133864     			u_e6e4 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
133865     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
133866     			u_e6e4 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133869     			u_864d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
133870     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
133871     			u_864d <= #1.0 ( CxtReq_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133875     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133876     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
133877     		else if ( u_e212 ^ ( Rsp_PktLast & Rsp_PktNext & u_8775 ) )
           		     <font color = "green">-2-</font>  
133878     			u_e44a <= #1.0 ( u_e212 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133935     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133936     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
133937     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
133938     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133975     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
133976     			u_4e0a <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
133977     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
133978     			u_4e0a <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134106     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134107     			u_d01d <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134108     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
134109     			u_d01d <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134112     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134113     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134114     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
134115     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134117     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
134118     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
134119     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
134120     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
134121     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134126     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134127     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134128     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
134129     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134131     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
134132     			2'b01   : WrPendCntNext = u_f9ee ;
           <font color = "green">			==></font>
134133     			2'b10   : WrPendCntNext = u_30a9 ;
           <font color = "green">			==></font>
134134     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
134135     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134139     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134140     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134141     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134144     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134145     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134147     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134148     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134149     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134163     			u_72f4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134164     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
134165     			u_72f4 <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134170     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134171     			GenRspHead_2 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134172     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b10 )
           		     <font color = "green">-2-</font>  
134173     			GenRspHead_2 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134175     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134176     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134177     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b01 )
           		     <font color = "green">-2-</font>  
134178     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134180     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134181     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134182     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b0 )
           		     <font color = "green">-2-</font>  
134183     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134185     		case ( Stat_Rsp_Cxt )
           		<font color = "red">-1-</font>  
134186     			2'b10   : u_2ccd = GenRspHead_2 ;
           <font color = "green">			==></font>
134187     			2'b01   : u_2ccd = GenRspHead_1 ;
           <font color = "green">			==></font>
134188     			2'b0    : u_2ccd = GenRspHead_0 ;
           <font color = "green">			==></font>
134189     			default : u_2ccd = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_24854">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_92cb445b">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
