<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-u300 › include › mach › u300-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>u300-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * arch/arm/mach-u300/include/mach/u300-regs.h</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2009 ST-Ericsson AB</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> * Basic register address definitions in physical memory and</span>
<span class="cm"> * some block definitions for core devices like the timer.</span>
<span class="cm"> * Author: Linus Walleij &lt;linus.walleij@stericsson.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_U300_REGS_H</span>
<span class="cp">#define __MACH_U300_REGS_H</span>

<span class="cm">/*</span>
<span class="cm"> * These are the large blocks of memory allocated for I/O.</span>
<span class="cm"> * the defines are used for setting up the I/O memory mapping.</span>
<span class="cm"> */</span>

<span class="cm">/* NAND Flash CS0 */</span>
<span class="cp">#define U300_NAND_CS0_PHYS_BASE		0x80000000</span>

<span class="cm">/* NFIF */</span>
<span class="cp">#define U300_NAND_IF_PHYS_BASE		0x9f800000</span>

<span class="cm">/* ALE, CLE offset for FSMC NAND */</span>
<span class="cp">#define PLAT_NAND_CLE			(1 &lt;&lt; 16)</span>
<span class="cp">#define PLAT_NAND_ALE			(1 &lt;&lt; 17)</span>


<span class="cm">/* AHB Peripherals */</span>
<span class="cp">#define U300_AHB_PER_PHYS_BASE		0xa0000000</span>
<span class="cp">#define U300_AHB_PER_VIRT_BASE		0xff010000</span>

<span class="cm">/* FAST Peripherals */</span>
<span class="cp">#define U300_FAST_PER_PHYS_BASE		0xc0000000</span>
<span class="cp">#define U300_FAST_PER_VIRT_BASE		0xff020000</span>

<span class="cm">/* SLOW Peripherals */</span>
<span class="cp">#define U300_SLOW_PER_PHYS_BASE		0xc0010000</span>
<span class="cp">#define U300_SLOW_PER_VIRT_BASE		0xff000000</span>

<span class="cm">/* Boot ROM */</span>
<span class="cp">#define U300_BOOTROM_PHYS_BASE		0xffff0000</span>
<span class="cp">#define U300_BOOTROM_VIRT_BASE		0xffff0000</span>

<span class="cm">/* SEMI config base */</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_SEMI_CONFIG_BASE		0x2FFE0000</span>
<span class="cp">#else</span>
<span class="cp">#define U300_SEMI_CONFIG_BASE		0x30000000</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * AHB peripherals</span>
<span class="cm"> */</span>

<span class="cm">/* AHB Peripherals Bridge Controller */</span>
<span class="cp">#define U300_AHB_BRIDGE_BASE		(U300_AHB_PER_PHYS_BASE+0x0000)</span>

<span class="cm">/* Vectored Interrupt Controller 0, servicing 32 interrupts */</span>
<span class="cp">#define U300_INTCON0_BASE		(U300_AHB_PER_PHYS_BASE+0x1000)</span>
<span class="cp">#define U300_INTCON0_VBASE		IOMEM(U300_AHB_PER_VIRT_BASE+0x1000)</span>

<span class="cm">/* Vectored Interrupt Controller 1, servicing 32 interrupts */</span>
<span class="cp">#define U300_INTCON1_BASE		(U300_AHB_PER_PHYS_BASE+0x2000)</span>
<span class="cp">#define U300_INTCON1_VBASE		IOMEM(U300_AHB_PER_VIRT_BASE+0x2000)</span>

<span class="cm">/* Memory Stick Pro (MSPRO) controller */</span>
<span class="cp">#define U300_MSPRO_BASE			(U300_AHB_PER_PHYS_BASE+0x3000)</span>

<span class="cm">/* EMIF Configuration Area */</span>
<span class="cp">#define U300_EMIF_CFG_BASE		(U300_AHB_PER_PHYS_BASE+0x4000)</span>


<span class="cm">/*</span>
<span class="cm"> * FAST peripherals</span>
<span class="cm"> */</span>

<span class="cm">/* FAST bridge control */</span>
<span class="cp">#define U300_FAST_BRIDGE_BASE		(U300_FAST_PER_PHYS_BASE+0x0000)</span>

<span class="cm">/* MMC/SD controller */</span>
<span class="cp">#define U300_MMCSD_BASE			(U300_FAST_PER_PHYS_BASE+0x1000)</span>

<span class="cm">/* PCM I2S0 controller */</span>
<span class="cp">#define U300_PCM_I2S0_BASE		(U300_FAST_PER_PHYS_BASE+0x2000)</span>

<span class="cm">/* PCM I2S1 controller */</span>
<span class="cp">#define U300_PCM_I2S1_BASE		(U300_FAST_PER_PHYS_BASE+0x3000)</span>

<span class="cm">/* I2C0 controller */</span>
<span class="cp">#define U300_I2C0_BASE			(U300_FAST_PER_PHYS_BASE+0x4000)</span>

<span class="cm">/* I2C1 controller */</span>
<span class="cp">#define U300_I2C1_BASE			(U300_FAST_PER_PHYS_BASE+0x5000)</span>

<span class="cm">/* SPI controller */</span>
<span class="cp">#define U300_SPI_BASE			(U300_FAST_PER_PHYS_BASE+0x6000)</span>

<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cm">/* Fast UART1 on U335 only */</span>
<span class="cp">#define U300_UART1_BASE			(U300_SLOW_PER_PHYS_BASE+0x7000)</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * SLOW peripherals</span>
<span class="cm"> */</span>

<span class="cm">/* SLOW bridge control */</span>
<span class="cp">#define U300_SLOW_BRIDGE_BASE		(U300_SLOW_PER_PHYS_BASE)</span>

<span class="cm">/* SYSCON */</span>
<span class="cp">#define U300_SYSCON_BASE		(U300_SLOW_PER_PHYS_BASE+0x1000)</span>
<span class="cp">#define U300_SYSCON_VBASE		IOMEM(U300_SLOW_PER_VIRT_BASE+0x1000)</span>

<span class="cm">/* Watchdog */</span>
<span class="cp">#define U300_WDOG_BASE			(U300_SLOW_PER_PHYS_BASE+0x2000)</span>

<span class="cm">/* UART0 */</span>
<span class="cp">#define U300_UART0_BASE			(U300_SLOW_PER_PHYS_BASE+0x3000)</span>

<span class="cm">/* APP side special timer */</span>
<span class="cp">#define U300_TIMER_APP_BASE		(U300_SLOW_PER_PHYS_BASE+0x4000)</span>
<span class="cp">#define U300_TIMER_APP_VBASE		IOMEM(U300_SLOW_PER_VIRT_BASE+0x4000)</span>

<span class="cm">/* Keypad */</span>
<span class="cp">#define U300_KEYPAD_BASE		(U300_SLOW_PER_PHYS_BASE+0x5000)</span>

<span class="cm">/* GPIO */</span>
<span class="cp">#define U300_GPIO_BASE			(U300_SLOW_PER_PHYS_BASE+0x6000)</span>

<span class="cm">/* RTC */</span>
<span class="cp">#define U300_RTC_BASE			(U300_SLOW_PER_PHYS_BASE+0x7000)</span>

<span class="cm">/* Bus tracer */</span>
<span class="cp">#define U300_BUSTR_BASE			(U300_SLOW_PER_PHYS_BASE+0x8000)</span>

<span class="cm">/* Event handler (hardware queue) */</span>
<span class="cp">#define U300_EVHIST_BASE		(U300_SLOW_PER_PHYS_BASE+0x9000)</span>

<span class="cm">/* Genric Timer */</span>
<span class="cp">#define U300_TIMER_BASE			(U300_SLOW_PER_PHYS_BASE+0xa000)</span>

<span class="cm">/* PPM */</span>
<span class="cp">#define U300_PPM_BASE			(U300_SLOW_PER_PHYS_BASE+0xb000)</span>


<span class="cm">/*</span>
<span class="cm"> * REST peripherals</span>
<span class="cm"> */</span>

<span class="cm">/* ISP (image signal processor) is only available in U335 */</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_ISP_BASE			(0xA0008000)</span>
<span class="cp">#endif</span>

<span class="cm">/* DMA Controller base */</span>
<span class="cp">#define U300_DMAC_BASE			(0xC0020000)</span>

<span class="cm">/* MSL Base */</span>
<span class="cp">#define U300_MSL_BASE			(0xc0022000)</span>

<span class="cm">/* APEX Base */</span>
<span class="cp">#define U300_APEX_BASE			(0xc0030000)</span>

<span class="cm">/* Video Encoder Base */</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="cp">#define U300_VIDEOENC_BASE		(0xc0080000)</span>
<span class="cp">#else</span>
<span class="cp">#define U300_VIDEOENC_BASE		(0xc0040000)</span>
<span class="cp">#endif</span>

<span class="cm">/* XGAM Base */</span>
<span class="cp">#define U300_XGAM_BASE			(0xd0000000)</span>

<span class="cm">/*</span>
<span class="cm"> * Virtual accessor macros for static devices</span>
<span class="cm"> */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
