module tester_ctrl #(
  parameter     ADDR_WIDTH    = 24
)
(
  input         clk,
  input         rst_n,

  output   reg     rd_enable_o,
  output   reg     wr_enable_o,
  input         busy_i,
  input         rd_ready_i,
  input  [15:0] rd_data_i,
  output reg [15:0] wr_data_o,
  output reg [ADDR_WIDTH-1:0] addr_o,

  output [7:0]  leds_o
);

localparam  INIT    = 4'b0000,
            WR      = 4'b0001,
            WR_WAIT = 4'b0010,
            WR_INC  = 4'b1000,
            RD      = 4'b0100,
            RD_WAIT = 4'b0101,
            VAL     = 4'b0110,
            RD_INC  = 4'b1001,
            PASS    = 4'b0011,
            FAIL    = 4'b0111;

wire	[15:0] checksum;

reg	[15:0] rd_data_r;
reg           rd_valid;

/* Counter to wait until sdram init cycle is complete.  */
reg     [ 5:0] init_cnt;

reg	[ 3:0] next;
reg	[ 3:0] state;

//always @ (posedge clk)
//if (~rst_n)
//  rd_data_r <= 16'd0;
//else if (rd_ready_i)
//  rd_data_r <= rd_data_i;

//assign rd_valid = (checksum == rd_data_r);
//assign rd_valid = (16'd33 == rd_data_r);
//assign wr_enable_o = (state == WR);
//assign rd_enable_o = (state == RD);
//assign wr_data_o = checksum;
//assign wr_data_o = 16'd33;
assign leds_o = addr_o[ADDR_WIDTH-1:ADDR_WIDTH-8];
assign init_wait = |init_cnt;

always @ (posedge clk)
if (~rst_n) begin
  init_cnt <= 6'b11_1111;
end
else if (init_wait) begin
  init_cnt <= init_cnt - 1'b1;
end

/* Handle Address INC and LED out */
/* rd_flag is for carry over to signify writes are done */
//always @ (posedge clk)

/* Validator state machine */

always @ (posedge clk)
begin
if (~rst_n) begin
  addr_o <= 0;
  rd_data_r <= 16'd0;
end
//else if (state[3]) /* RD_INC || WR_INC */
//  addr_o <= addr_o + 1'b1;

 next = state;
 case (state)
  INIT:
    if (~init_wait)
      next = WR;
  WR: begin
    wr_data_o <= 16'd3333;
    wr_enable_o <= 1'b1;
    if (busy_i)
      next = WR_WAIT;
  end
  WR_WAIT: begin
    wr_enable_o <= 1'b0;
    if (~busy_i)
      next = WR_INC;
  end
  WR_INC: begin
    addr_o <= addr_o + 1'b1;
    if (&addr_o) /* Address has overflowed go to RD */
      next = RD;
    else
      next = WR;
  end
  RD: begin
    rd_enable_o <= 1'b1;
    if (busy_i)
      next = RD_WAIT;
  end
  RD_WAIT: begin
    rd_enable_o <= 1'b0;
    if (rd_ready_i) begin
      next = VAL;
      rd_data_r <= rd_data_i;
	 end
  end
  VAL: begin
    rd_valid = (16'd3333 == rd_data_r);
    if (~rd_valid)
      next = FAIL;
    else
      next = RD_INC;
  end
  RD_INC: begin
    addr_o <= addr_o + 1'b1;
    if (&addr_o) /* Address has overflowed again done */
      next = PASS;
    else
      next = RD;
  end
  PASS:
    addr_o <= 24'h888888;
  FAIL:
    addr_o <= 24'hffffff;
 endcase
end

always @ (posedge clk)
if (~rst_n)
  state <= INIT;
else
  state <= next;


endmodule
