# [UART]: Hello World!                                                                                                                                                                                                                                                    
# [UART]: NUM_SHARED_VAR: 1  1  10  10  100  100  1000  1000  10000  10000  10000  10000  10000  10000  10000  10000  10000  10000                                                                                                                                        
# [UART]: NUM_PRIVATE_VAR: 5000  5000  5000  5000  5000  5000  5000  5000  5000  5000  500  500  50  50  5  5  1  1                                                                                                                                                       
# [UART]: PRIVATE_IN_SHARED: 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  1                                                                                                                                                                                         
# [UART]: PRIVATE_FIRST_WRITE: 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  1                                                                                                                                                                                       
# [UART]: ----------                                                                                                                                                                                                                                                      
# [UART]: Cycles: 394962  393615  393686  389698  397219  396646  429864  427197  936437  939695  625094  628984  596288  593789  594614  594467  594712  596127                                                                                                          
# [UART]: Retired instructions: 55085  55085  55148  55148  55783  55783  62126  62126  125563  125566  76066  76065  71114  71111  70618  70621  70576  70579                                                                                                            
# [UART]: Miss count (core 0): 2514  2514  2516  2516  2538  2538  2763  2763  5466  5466  3217  3216  2992  2992  2970  2970  2968  2968                                                                                                                                 
# [UART]: Store count (core 0): 10015  10015  10024  10024  10119  10119  11062  11062  20499  20502  11502  11501  10600  10597  10509  10512  10503  10506                                                                                                              
# [UART]: Load count (core 0): 10010  10010  10019  10019  10109  10109  11009  11009  20009  20009  11009  11009  10109  10109  10019  10019  10011  10011                                                                                                               
# [UART]: WB count (core 0): 1260  1260  1262  1262  1284  1284  1509  1509  3759  3759  2634  2634  2522  2522  2511  2511  2510  2510                                                                                                                                   
# [UART]: Cacheline loaded (core 0): 2513  2513  2515  2515  2537  2537  2762  2762  5012  5012  2763  2762  2538  2537  2516  2516  2514  2514                                                                                                                           
# [UART]: Time                                                                                                                                                                                                                                                            
# [UART] Finish test
