ckid0_0:@|S:u_pll.CLKOS@|E:r_dist_rstn@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:u_pll.CLKOP@|E:u_HV_control.r_check_state[1]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:i_gpx2_lvds_lclkout@|E:u_gpx2_control_wrapper.r_result_cnt3[4]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
ckid0_3:@|S:u_eth_top.u_eth_pll.PLLInst_0.CLKOS@|E:u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.pdp_ram_0_0_0@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3
ckid0_4:@|S:i_ethphy_refclk@|E:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4
ckid0_5:@|S:u_ddr3.ddr3_ipcore_inst.U1_clocking.sclk@|E:u1_ddr3_init_ctrl.r_rst_srvcd@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5
ckid0_7:@|S:i_clk_50m@|E:r_rst_n@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7
