{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706649514045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706649514047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 16:18:33 2024 " "Processing started: Tue Jan 30 16:18:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706649514047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649514047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649514047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706649514769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706649514769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1part1.v 6 6 " "Found 6 design units, including 6 entities, in source file lab1part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop_ActiveLowReset " "Found entity 2: DFlipFlop_ActiveLowReset" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFlipFlopWithResetAndEnable " "Found entity 3: DFlipFlopWithResetAndEnable" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "4 DLatchWithSynchronousEnable " "Found entity 4: DLatchWithSynchronousEnable" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4t1 " "Found entity 5: mux4t1" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649523000 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n lab1part1.v(97) " "Verilog HDL error at lab1part1.v(97): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706649523001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 30 16:18:43 2024 " "Processing ended: Tue Jan 30 16:18:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649523088 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649523822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706649514045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706649514047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 16:18:33 2024 " "Processing started: Tue Jan 30 16:18:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706649514047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649514047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649514047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706649514769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706649514769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1part1.v 6 6 " "Found 6 design units, including 6 entities, in source file lab1part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop_ActiveLowReset " "Found entity 2: DFlipFlop_ActiveLowReset" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFlipFlopWithResetAndEnable " "Found entity 3: DFlipFlopWithResetAndEnable" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "4 DLatchWithSynchronousEnable " "Found entity 4: DLatchWithSynchronousEnable" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4t1 " "Found entity 5: mux4t1" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706649523000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649523000 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n lab1part1.v(97) " "Verilog HDL error at lab1part1.v(97): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1part1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/Lab1/lab1part1/lab1part1.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706649523001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 30 16:18:43 2024 " "Processing ended: Tue Jan 30 16:18:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706649523088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706649523088 ""}
