$date
	Sun Oct 23 08:19:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#928472
b1100 !
1"
#928474
b1100 &
b1100 %
1$
#928475
0"
#928478
b110 &
b110 %
#928482
b11 &
b11 %
#928486
b1010 &
b1010 %
#928490
b101 &
b101 %
#928494
b10000 &
b10000 %
#928498
b1000 &
b1000 %
#928502
b100 &
b100 %
#928506
b10 &
b10 %
#928510
b1 &
1#
b1 %
#928514
b0 &
b0 %
0#
0$
#1949769
b10001 !
1"
#1949770
b10001 &
b10001 %
1$
#1949771
0"
#1949774
b110100 &
b110100 %
#1949778
b11010 &
b11010 %
#1949782
b1101 &
b1101 %
#1949786
b101000 &
b101000 %
#1949790
b10100 &
b10100 %
#1949794
b1010 &
b1010 %
#1949798
b101 &
b101 %
#1949802
b10000 &
b10000 %
#1949806
b1000 &
b1000 %
#1949810
b100 &
b100 %
#1949814
b10 &
b10 %
#1949818
b1 &
b1 %
1#
#1949822
b0 &
0#
b0 %
0$
#2935488
b11 !
1"
#2935490
b11 &
b11 %
1$
#2935491
0"
#2935494
b1010 &
b1010 %
#2935498
b101 &
b101 %
#2935502
b10000 &
b10000 %
#2935506
b1000 &
b1000 %
#2935510
b100 &
b100 %
#2935514
b10 &
b10 %
#2935518
b1 &
1#
b1 %
#2935522
b0 &
b0 %
0#
0$
#4500012
