Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Oct 11 04:27:10 2017
| Host             : RM100B2 running 64-bit major release  (build 9200)
| Command          : report_power -file Lab_5_Main_power_routed.rpt -pb Lab_5_Main_power_summary_routed.pb -rpx Lab_5_Main_power_routed.rpx
| Design           : Lab_5_Main
| Device           : xc7a50tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 22.153 (Junction temp exceeded!) |
| Dynamic (W)              | 21.669                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.995 |      795 |       --- |             --- |
|   LUT as Logic           |     5.433 |      533 |     32600 |            1.63 |
|   CARRY4                 |     0.434 |       75 |      8150 |            0.92 |
|   LUT as Distributed RAM |     0.100 |        8 |      9600 |            0.08 |
|   Register               |     0.022 |       56 |     65200 |            0.09 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |     5.463 |      697 |       --- |             --- |
| I/O                      |    10.211 |       14 |       210 |            6.67 |
| Static Power             |     0.485 |          |           |                 |
| Total                    |    22.153 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    11.807 |      11.466 |      0.341 |
| Vccaux    |       1.800 |     0.889 |       0.835 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     4.834 |       4.833 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Lab_5_Main           |    21.669 |
|   COMPARATOR         |     0.009 |
|   COUNTER0           |     0.189 |
|   COUNTER1           |     0.006 |
|   FSM1               |     0.245 |
|   RAM                |     1.290 |
|     REG_reg_0_15_0_0 |     0.014 |
|     REG_reg_0_15_1_1 |     0.033 |
|     REG_reg_0_15_2_2 |     0.047 |
|     REG_reg_0_15_3_3 |     0.058 |
|     REG_reg_0_15_4_4 |     0.049 |
|     REG_reg_0_15_5_5 |     0.022 |
|     REG_reg_0_15_6_6 |     0.011 |
|     REG_reg_0_15_7_7 |     0.009 |
|   REG0               |     0.015 |
|   SSEG_DISPLAY       |     9.688 |
|     my_clk           |     0.166 |
|     my_conv1         |     9.263 |
+----------------------+-----------+


