
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rotate (input port clocked by core_clock)
Endpoint: data_out[10] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rotate (in)
                                         rotate (net)
                  0.00    0.00    0.20 ^ input33/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.14    0.14    0.15    0.35 ^ input33/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net33 (net)
                  0.15    0.02    0.38 ^ _0827_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.08    0.14    0.11    0.49 v _0827_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0792_ (net)
                  0.14    0.00    0.49 v _0998_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.18    0.14    0.63 ^ _0998_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0161_ (net)
                  0.18    0.00    0.64 ^ _1034_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.18    0.33    0.29    0.93 ^ _1034_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net40 (net)
                  0.34    0.04    0.97 ^ output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.57    1.53 ^ output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[10] (net)
                  0.07    0.00    1.53 ^ data_out[10] (out)
                                  1.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.11    0.00    0.00    0.20 ^ shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.03    0.01    0.21 ^ _0812_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.27    0.22    0.43 ^ _0812_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0641_ (net)
                  0.27    0.01    0.44 ^ _0813_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.13    0.19    0.15    0.59 v _0813_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0651_ (net)
                  0.19    0.00    0.59 v _0814_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.17    0.23    0.82 v _0814_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0662_ (net)
                  0.17    0.00    0.82 v _0815_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.14    0.22    1.04 v _0815_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0672_ (net)
                  0.15    0.02    1.06 v _0816_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    1.29 v _0816_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0808_ (net)
                  0.18    0.00    1.29 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.09    0.39    1.68 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0811_ (net)
                  0.09    0.00    1.68 ^ _0832_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.16    0.16    0.19    1.88 ^ _0832_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0804_ (net)
                  0.16    0.00    1.88 ^ _0843_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.21    2.09 ^ _0843_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0007_ (net)
                  0.18    0.00    2.10 ^ _0852_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.21    2.31 ^ _0852_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0016_ (net)
                  0.17    0.01    2.31 ^ _1049_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.20    0.27    2.58 v _1049_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0211_ (net)
                  0.20    0.00    2.58 v _1051_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.06    0.17    0.32    2.91 v _1051_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0213_ (net)
                  0.17    0.00    2.91 v _1318_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.16    0.30    3.21 v _1318_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0472_ (net)
                  0.16    0.00    3.21 v _1586_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    3.49 v _1586_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0733_ (net)
                  0.13    0.00    3.49 v _1587_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.02    0.36    0.25    3.74 ^ _1587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0734_ (net)
                  0.36    0.00    3.74 ^ _1588_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.15    0.33    0.26    4.00 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net64 (net)
                  0.33    0.01    4.01 v output64/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    4.80 v output64/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[3] (net)
                  0.15    0.00    4.80 v data_out[3] (out)
                                  4.80   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                  5.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.11    0.00    0.00    0.20 ^ shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.03    0.01    0.21 ^ _0812_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.27    0.22    0.43 ^ _0812_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0641_ (net)
                  0.27    0.01    0.44 ^ _0813_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.13    0.19    0.15    0.59 v _0813_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0651_ (net)
                  0.19    0.00    0.59 v _0814_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.17    0.23    0.82 v _0814_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0662_ (net)
                  0.17    0.00    0.82 v _0815_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.14    0.22    1.04 v _0815_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0672_ (net)
                  0.15    0.02    1.06 v _0816_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    1.29 v _0816_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0808_ (net)
                  0.18    0.00    1.29 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.09    0.39    1.68 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0811_ (net)
                  0.09    0.00    1.68 ^ _0832_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.16    0.16    0.19    1.88 ^ _0832_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0804_ (net)
                  0.16    0.00    1.88 ^ _0843_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.21    2.09 ^ _0843_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0007_ (net)
                  0.18    0.00    2.10 ^ _0852_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.21    2.31 ^ _0852_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0016_ (net)
                  0.17    0.01    2.31 ^ _1049_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.20    0.27    2.58 v _1049_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0211_ (net)
                  0.20    0.00    2.58 v _1051_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.06    0.17    0.32    2.91 v _1051_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0213_ (net)
                  0.17    0.00    2.91 v _1318_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.16    0.30    3.21 v _1318_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0472_ (net)
                  0.16    0.00    3.21 v _1586_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    3.49 v _1586_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0733_ (net)
                  0.13    0.00    3.49 v _1587_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.02    0.36    0.25    3.74 ^ _1587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0734_ (net)
                  0.36    0.00    3.74 ^ _1588_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.15    0.33    0.26    4.00 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net64 (net)
                  0.33    0.01    4.01 v output64/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    4.80 v output64/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[3] (net)
                  0.15    0.00    4.80 v data_out[3] (out)
                                  4.80   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                  5.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.6632020473480225

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5940

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.24502426385879517

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9088

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.8008

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.9992

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
104.132645

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.57e-02   1.34e-02   2.86e-07   2.90e-02 100.0%
Clock                 -2.82e-10   0.00e+00   3.36e-06   3.36e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-02   1.34e-02   3.64e-06   2.90e-02 100.0%
                          54.0%      46.0%       0.0%
