<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 20 00:19:33 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            774 items scored, 377 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.131ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             count_i0  (from clk_c +)
   Destination:    FD1S3AX    D              leds_i8  (to clk_c +)

   Delay:                   6.971ns  (60.6% logic, 39.4% route), 18 logic levels.

 Constraint Details:

      6.971ns data_path count_i0 to leds_i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.131ns

 Path Details: count_i0 to leds_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count_i0 (from clk_c)
Route         1   e 0.941                                  count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_14_1
Route         1   e 0.020                                  n161
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_3
Route         1   e 0.020                                  n162
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_5
Route         1   e 0.020                                  n163
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_7
Route         1   e 0.020                                  n164
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_9
Route         1   e 0.020                                  n165
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_11
Route         1   e 0.020                                  n166
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_13
Route         1   e 0.020                                  n167
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_15
Route         1   e 0.020                                  n168
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_17
Route         1   e 0.020                                  n169
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_19
Route         1   e 0.020                                  n170
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_21
Route         1   e 0.020                                  n171
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_23
Route         1   e 0.020                                  n172
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_25
Route         1   e 0.020                                  n173
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_27
Route         1   e 0.020                                  n174
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_29
Route         1   e 0.020                                  n175
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_31
Route         1   e 0.020                                  n176
FCI_TO_F    ---     0.598            CIN to S[2]           add_14_33
Route         2   e 1.486                                  leds_7__N_1[31]
                  --------
                    6.971  (60.6% logic, 39.4% route), 18 logic levels.


Error:  The following path violates requirements by 2.131ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             count_i0  (from clk_c +)
   Destination:    FD1S3AX    D              count_i31  (to clk_c +)

   Delay:                   6.971ns  (60.6% logic, 39.4% route), 18 logic levels.

 Constraint Details:

      6.971ns data_path count_i0 to count_i31 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.131ns

 Path Details: count_i0 to count_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count_i0 (from clk_c)
Route         1   e 0.941                                  count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_14_1
Route         1   e 0.020                                  n161
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_3
Route         1   e 0.020                                  n162
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_5
Route         1   e 0.020                                  n163
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_7
Route         1   e 0.020                                  n164
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_9
Route         1   e 0.020                                  n165
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_11
Route         1   e 0.020                                  n166
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_13
Route         1   e 0.020                                  n167
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_15
Route         1   e 0.020                                  n168
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_17
Route         1   e 0.020                                  n169
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_19
Route         1   e 0.020                                  n170
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_21
Route         1   e 0.020                                  n171
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_23
Route         1   e 0.020                                  n172
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_25
Route         1   e 0.020                                  n173
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_27
Route         1   e 0.020                                  n174
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_29
Route         1   e 0.020                                  n175
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_31
Route         1   e 0.020                                  n176
FCI_TO_F    ---     0.598            CIN to S[2]           add_14_33
Route         2   e 1.486                                  leds_7__N_1[31]
                  --------
                    6.971  (60.6% logic, 39.4% route), 18 logic levels.


Error:  The following path violates requirements by 1.954ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             count_i0  (from clk_c +)
   Destination:    FD1S3AX    D              leds_i7  (to clk_c +)

   Delay:                   6.794ns  (59.9% logic, 40.1% route), 17 logic levels.

 Constraint Details:

      6.794ns data_path count_i0 to leds_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.954ns

 Path Details: count_i0 to leds_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count_i0 (from clk_c)
Route         1   e 0.941                                  count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_14_1
Route         1   e 0.020                                  n161
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_3
Route         1   e 0.020                                  n162
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_5
Route         1   e 0.020                                  n163
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_7
Route         1   e 0.020                                  n164
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_9
Route         1   e 0.020                                  n165
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_11
Route         1   e 0.020                                  n166
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_13
Route         1   e 0.020                                  n167
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_15
Route         1   e 0.020                                  n168
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_17
Route         1   e 0.020                                  n169
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_19
Route         1   e 0.020                                  n170
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_21
Route         1   e 0.020                                  n171
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_23
Route         1   e 0.020                                  n172
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_25
Route         1   e 0.020                                  n173
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_27
Route         1   e 0.020                                  n174
FCI_TO_FCO  ---     0.157            CIN to COUT           add_14_29
Route         1   e 0.020                                  n175
FCI_TO_F    ---     0.598            CIN to S[2]           add_14_31
Route         2   e 1.486                                  leds_7__N_1[30]
                  --------
                    6.794  (59.9% logic, 40.1% route), 17 logic levels.

Warning: 7.131 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     7.131 ns|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n171                                    |       1|     343|     90.98%
                                        |        |        |
n172                                    |       1|     341|     90.45%
                                        |        |        |
n170                                    |       1|     333|     88.33%
                                        |        |        |
n169                                    |       1|     311|     82.49%
                                        |        |        |
n173                                    |       1|     302|     80.11%
                                        |        |        |
n168                                    |       1|     281|     74.54%
                                        |        |        |
n167                                    |       1|     249|     66.05%
                                        |        |        |
n174                                    |       1|     226|     59.95%
                                        |        |        |
n166                                    |       1|     217|     57.56%
                                        |        |        |
n165                                    |       1|     185|     49.07%
                                        |        |        |
n164                                    |       1|     151|     40.05%
                                        |        |        |
n175                                    |       1|     142|     37.67%
                                        |        |        |
n163                                    |       1|     113|     29.97%
                                        |        |        |
n162                                    |       1|      71|     18.83%
                                        |        |        |
leds_7__N_1[31]                         |       2|      50|     13.26%
                                        |        |        |
n176                                    |       1|      50|     13.26%
                                        |        |        |
leds_7__N_1[29]                         |       2|      46|     12.20%
                                        |        |        |
leds_7__N_1[30]                         |       2|      46|     12.20%
                                        |        |        |
leds_7__N_1[27]                         |       2|      42|     11.14%
                                        |        |        |
leds_7__N_1[28]                         |       2|      42|     11.14%
                                        |        |        |
leds_7__N_1[25]                         |       2|      38|     10.08%
                                        |        |        |
leds_7__N_1[26]                         |       2|      38|     10.08%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 377  Score: 304558

Constraints cover  774 paths, 81 nets, and 128 connections (94.1% coverage)


Peak memory: 77656064 bytes, TRCE: 2342912 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
