(PCB TEATL123
 (parser
  (host_cad ARES)
  (host_version 8.13 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.10160 -50.10160 100.10160 0.10160))
  (boundary (path signal 0.20320 0.00000 -50.00000 100.00000 -50.00000 100.00000 0.00000
   0.00000 0.00000 0.00000 -50.00000))
  (boundary (path signal 0.20320 9.00000 -7.00000 8.89626 -6.36424 8.63743 -5.85159
   8.29364 -5.47472 7.88996 -5.20892 7.45078 -5.05146 7.00000 -5.00000 6.54922 -5.05146
   6.11004 -5.20892 5.70636 -5.47472 5.36257 -5.85159 5.10374 -6.36424 5.00000 -7.00000
   5.10374 -7.63576 5.36257 -8.14841 5.70636 -8.52528 6.11004 -8.79108 6.54922 -8.94854
   7.00000 -9.00000 7.45078 -8.94854 7.88996 -8.79108 8.29364 -8.52528 8.63743 -8.14841
   8.89626 -7.63576 9.00000 -7.00000))
  (boundary (path signal 0.20320 9.00000 -43.00000 8.89626 -42.36424 8.63743 -41.85159
   8.29364 -41.47472 7.88996 -41.20892 7.45078 -41.05146 7.00000 -41.00000 6.54922 -41.05146
   6.11004 -41.20892 5.70636 -41.47472 5.36257 -41.85159 5.10374 -42.36424 5.00000 -43.00000
   5.10374 -43.63576 5.36257 -44.14841 5.70636 -44.52528 6.11004 -44.79108 6.54922 -44.94854
   7.00000 -45.00000 7.45078 -44.94854 7.88996 -44.79108 8.29364 -44.52528 8.63743 -44.14841
   8.89626 -43.63576 9.00000 -43.00000))
  (boundary (path signal 0.20320 95.00000 -7.00000 94.89626 -6.36424 94.63743 -5.85159
   94.29364 -5.47472 93.88996 -5.20892 93.45078 -5.05146 93.00000 -5.00000 92.54922 -5.05146
   92.11004 -5.20892 91.70636 -5.47472 91.36257 -5.85159 91.10374 -6.36424 91.00000 -7.00000
   91.10374 -7.63576 91.36257 -8.14841 91.70636 -8.52528 92.11004 -8.79108 92.54922 -8.94854
   93.00000 -9.00000 93.45078 -8.94854 93.88996 -8.79108 94.29364 -8.52528 94.63743 -8.14841
   94.89626 -7.63576 95.00000 -7.00000))
  (boundary (path signal 0.20320 95.00000 -43.00000 94.89626 -42.36424 94.63743 -41.85159
   94.29364 -41.47472 93.88996 -41.20892 93.45078 -41.05146 93.00000 -41.00000 92.54922 -41.05146
   92.11004 -41.20892 91.70636 -41.47472 91.36257 -41.85159 91.10374 -42.36424 91.00000 -43.00000
   91.10374 -43.63576 91.36257 -44.14841 91.70636 -44.52528 92.11004 -44.79108 92.54922 -44.94854
   93.00000 -45.00000 93.45078 -44.94854 93.88996 -44.79108 94.29364 -44.52528 94.63743 -44.14841
   94.89626 -43.63576 95.00000 -43.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL08_U1 (place U1 46.00000 -16.50000 front -90))
  (component RES40_R1 (place R1 69.50000 -24.00000 front 0))
  (component PIN_V+ (place V+ 38.00000 -7.00000 front 0))
  (component "PIN_V-" (place "V-" 62.00000 -7.00000 front 0))
  (component PIN_GND (place GND 50.00000 -7.00000 front 0))
  (component PIN_IN+ (place IN+ 7.00000 -15.00000 front 0))
  (component "PIN_IN-" (place "IN-" 7.00000 -35.00000 front 0))
  (component "PIN_OUT-" (place "OUT-" 93.00000 -35.00000 front 0))
  (component PIN_OUT+ (place OUT+ 93.00000 -15.00000 front 0))
  (component POT_RV1 (place RV1 22.00000 -18.50000 front 0))
 )
 (library
  (image DIL08_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 7.62000 7.62000)
   (pin PS1 (rotate 0) 5 5.08000 7.62000)
   (pin PS1 (rotate 0) 6 2.54000 7.62000)
   (pin PS1 (rotate 0) 7 0.00000 7.62000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image PIN_V+ (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image "PIN_V-" (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image PIN_GND (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image PIN_IN+ (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image "PIN_IN-" (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image "PIN_OUT-" (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image PIN_OUT+ (side front)
   (outline (rect TOP -1.37160 -1.37160 1.37160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
  )
  (image POT_RV1 (side front)
   (outline (rect TOP -3.60160 -22.60160 13.60160 7.60160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.00000 0.00000)
   (pin PS4 (rotate 0) 2 10.00000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.28600 0 0))
   (shape (circle I1 2.28600 0 0))
   (shape (circle I2 2.28600 0 0))
   (shape (circle I3 2.28600 0 0))
   (shape (circle I4 2.28600 0 0))
   (shape (circle I5 2.28600 0 0))
   (shape (circle I6 2.28600 0 0))
   (shape (circle I7 2.28600 0 0))
   (shape (circle I8 2.28600 0 0))
   (shape (circle I9 2.28600 0 0))
   (shape (circle I10 2.28600 0 0))
   (shape (circle I11 2.28600 0 0))
   (shape (circle I12 2.28600 0 0))
   (shape (circle I13 2.28600 0 0))
   (shape (circle I14 2.28600 0 0))
   (shape (circle BOT 2.28600 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2 IN+-0)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 R1-0 RV1-0)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 OUT+-0 RV1-1 RV1-2)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-6 V+-0)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 "V-"-0)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R1-1 GND-0 "IN-"-0 "OUT-"-0)
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00003"
   "#00004"
   "#00007"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (wire (path BOT 0.76200 53.62000 -21.58000 53.62000 -21.57999) (net "#00002"))
  (wire (path BOT 0.76200 27.00000 -18.50000 32.00000 -18.50000) (net "#00002"))
  (wire (path BOT 0.76200 53.62000 -19.04000 53.62000 -19.03999) (net "#00003"))
 )
)
