vhdl work "D:\Politechnika-Wroclawska\semestr-6\ucisw-2\ucisw-projekt\rs232\divider_50MHz_to_115200Hz.vhd"
vhdl work "D:\Politechnika-Wroclawska\semestr-6\ucisw-2\ucisw-projekt\rs232\modulo10_counter.vhd"
vhdl work "D:\Politechnika-Wroclawska\semestr-6\ucisw-2\ucisw-projekt\rs232\rs232_transmitter.vhd"
