ModuleName fail
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 208 ,Y1: 24 ,X2: 224 ,Y2: 24
Edge X1: 224 ,Y1: 24 ,X2: 224 ,Y2: 96
End
Branches
Branch Left: 224 ,Top: 40
BranchStrList
0
End
Branch Left: 224 ,Top: 56
BranchStrList
1
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 144 ,X2: 360 ,Y2: 144
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 384 ,X2: 920 ,Y2: 384
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 496 ,X2: 920 ,Y2: 496
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 560 ,X2: 920 ,Y2: 560
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 40 ,X2: 64 ,Y2: 40
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 24 ,X2: 64 ,Y2: 24
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 104 ,X2: 328 ,Y2: 104
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 56 ,X2: 256 ,Y2: 56
Edge X1: 256 ,Y1: 56 ,X2: 256 ,Y2: 72
Edge X1: 256 ,Y1: 72 ,X2: 320 ,Y2: 72
Edge X1: 256 ,Y1: 72 ,X2: 256 ,Y2: 104
Edge X1: 256 ,Y1: 104 ,X2: 256 ,Y2: 160
Edge X1: 256 ,Y1: 104 ,X2: 264 ,Y2: 104
Edge X1: 256 ,Y1: 160 ,X2: 360 ,Y2: 160
Edge X1: 256 ,Y1: 160 ,X2: 256 ,Y2: 192
Edge X1: 256 ,Y1: 192 ,X2: 256 ,Y2: 264
Edge X1: 256 ,Y1: 192 ,X2: 312 ,Y2: 192
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 40 ,X2: 280 ,Y2: 40
Edge X1: 280 ,Y1: 40 ,X2: 280 ,Y2: 56
Edge X1: 280 ,Y1: 56 ,X2: 320 ,Y2: 56
Edge X1: 280 ,Y1: 56 ,X2: 280 ,Y2: 88
Edge X1: 280 ,Y1: 88 ,X2: 280 ,Y2: 144
Edge X1: 280 ,Y1: 88 ,X2: 328 ,Y2: 88
Edge X1: 280 ,Y1: 144 ,X2: 296 ,Y2: 144
Edge X1: 280 ,Y1: 144 ,X2: 280 ,Y2: 176
Edge X1: 280 ,Y1: 176 ,X2: 280 ,Y2: 264
Edge X1: 280 ,Y1: 176 ,X2: 312 ,Y2: 176
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 336 ,X2: 920 ,Y2: 336
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 264 ,X2: 920 ,Y2: 264
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 616 ,X2: 920 ,Y2: 616
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 392 ,X2: 704 ,Y2: 392
Edge X1: 472 ,Y1: 152 ,X2: 472 ,Y2: 392
Edge X1: 456 ,Y1: 152 ,X2: 472 ,Y2: 152
Edge X1: 472 ,Y1: 152 ,X2: 824 ,Y2: 152
Edge X1: 456 ,Y1: 152 ,X2: 456 ,Y2: 344
Edge X1: 424 ,Y1: 152 ,X2: 456 ,Y2: 152
Edge X1: 456 ,Y1: 344 ,X2: 704 ,Y2: 344
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 576 ,X2: 704 ,Y2: 576
Edge X1: 528 ,Y1: 184 ,X2: 528 ,Y2: 576
Edge X1: 504 ,Y1: 184 ,X2: 528 ,Y2: 184
Edge X1: 528 ,Y1: 184 ,X2: 824 ,Y2: 184
Edge X1: 504 ,Y1: 184 ,X2: 504 ,Y2: 512
Edge X1: 480 ,Y1: 184 ,X2: 504 ,Y2: 184
Edge X1: 504 ,Y1: 512 ,X2: 704 ,Y2: 512
Edge X1: 480 ,Y1: 184 ,X2: 480 ,Y2: 432
Edge X1: 376 ,Y1: 184 ,X2: 480 ,Y2: 184
Edge X1: 480 ,Y1: 432 ,X2: 920 ,Y2: 432
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 608 ,X2: 704 ,Y2: 608
Edge X1: 536 ,Y1: 64 ,X2: 536 ,Y2: 608
Edge X1: 512 ,Y1: 64 ,X2: 536 ,Y2: 64
Edge X1: 536 ,Y1: 64 ,X2: 824 ,Y2: 64
Edge X1: 512 ,Y1: 64 ,X2: 512 ,Y2: 544
Edge X1: 488 ,Y1: 64 ,X2: 512 ,Y2: 64
Edge X1: 512 ,Y1: 544 ,X2: 704 ,Y2: 544
Edge X1: 488 ,Y1: 64 ,X2: 488 ,Y2: 480
Edge X1: 432 ,Y1: 64 ,X2: 488 ,Y2: 64
Edge X1: 488 ,Y1: 480 ,X2: 704 ,Y2: 480
Edge X1: 432 ,Y1: 64 ,X2: 432 ,Y2: 256
Edge X1: 392 ,Y1: 64 ,X2: 432 ,Y2: 64
Edge X1: 432 ,Y1: 256 ,X2: 704 ,Y2: 256
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 624 ,X2: 704 ,Y2: 624
Edge X1: 544 ,Y1: 96 ,X2: 544 ,Y2: 624
Edge X1: 520 ,Y1: 96 ,X2: 544 ,Y2: 96
Edge X1: 544 ,Y1: 96 ,X2: 824 ,Y2: 96
Edge X1: 520 ,Y1: 96 ,X2: 520 ,Y2: 560
Edge X1: 496 ,Y1: 96 ,X2: 520 ,Y2: 96
Edge X1: 520 ,Y1: 560 ,X2: 704 ,Y2: 560
Edge X1: 496 ,Y1: 96 ,X2: 496 ,Y2: 496
Edge X1: 464 ,Y1: 96 ,X2: 496 ,Y2: 96
Edge X1: 496 ,Y1: 496 ,X2: 704 ,Y2: 496
Edge X1: 464 ,Y1: 96 ,X2: 464 ,Y2: 376
Edge X1: 448 ,Y1: 96 ,X2: 464 ,Y2: 96
Edge X1: 464 ,Y1: 376 ,X2: 704 ,Y2: 376
Edge X1: 448 ,Y1: 96 ,X2: 448 ,Y2: 328
Edge X1: 440 ,Y1: 96 ,X2: 448 ,Y2: 96
Edge X1: 448 ,Y1: 328 ,X2: 704 ,Y2: 328
Edge X1: 440 ,Y1: 96 ,X2: 440 ,Y2: 272
Edge X1: 392 ,Y1: 96 ,X2: 440 ,Y2: 96
Edge X1: 440 ,Y1: 272 ,X2: 704 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 824 Top: 64 ,Orientation: 0
Portname: com5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 824 Top: 96 ,Orientation: 0
Portname: com6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 824 Top: 152 ,Orientation: 0
Portname: com7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 824 Top: 184 ,Orientation: 0
Portname: com8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 264 ,Orientation: 0
Portname: a ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 336 ,Orientation: 0
Portname: b ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 384 ,Orientation: 0
Portname: c ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 432 ,Orientation: 0
Portname: d ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 496 ,Orientation: 0
Portname: e ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 560 ,Orientation: 0
Portname: f ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 616 ,Orientation: 0
Portname: g ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 24 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 40 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 88 Top: 16
Name: s0
LibraryName: (NoLibraryName)
IpName: count_4
SymbolParameters
End
Symbol Left: 320 Top: 48
Name: s1
LibraryName: PNULib
IpName: PNU_NOR2
SymbolParameters
End
Symbol Left: 264 Top: 96
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 296 Top: 136
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 136
Name: s5
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 312 Top: 168
Name: s6
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 328 Top: 80
Name: s15
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 704 Top: 248
Name: s7
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 704 Top: 320
Name: s8
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 704 Top: 368
Name: s9
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 704 Top: 480
Name: s10
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
Symbol Left: 704 Top: 544
Name: s11
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
Symbol Left: 704 Top: 600
Name: s12
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
