v 20150101 2
L 300 600 600 600 3 0 0 0 -1 -1
L 300 0 600 0 3 0 0 0 -1 -1
A 40 300 398 311 98 3 0 2 0 -1 -1
L 300 500 385 500 3 0 2 0 100 100
L 300 300 440 300 3 0 2 0 100 100
L 300 100 385 100 3 0 2 0 100 100
A 600 400 400 270 76 3 0 0 0 -1 -1
A 600 200 400 14 76 3 0 0 0 -1 -1
V 1050 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 300 1300 300 1 0 1
{
T 1100 150 5 8 0 1 0 0 1
pinnumber=1
T 1100 150 5 8 0 1 0 0 1
pinseq=1
T 1100 350 5 8 0 1 0 0 1
pinlabel=OUT
T 1200 150 5 8 0 1 0 0 1
pintype=out
}
V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 100 0 100 1 0 1
{
T 0 150 5 8 0 1 0 0 1
pinnumber=2
T 0 150 5 8 0 1 0 0 1
pinseq=2
T 450 50 5 8 0 1 0 0 1
pinlabel=IN0
T 100 150 5 8 0 1 0 0 1
pintype=in
}
V 250 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 300 0 300 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=3
T 0 350 5 8 0 1 0 0 1
pinseq=3
T 450 250 5 8 0 1 0 0 1
pinlabel=IN1
T 100 350 5 8 0 1 0 0 1
pintype=in
}
V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 500 0 500 1 0 1
{
T 0 550 5 8 0 1 0 0 1
pinnumber=4
T 0 550 5 8 0 1 0 0 1
pinseq=4
T 450 450 5 8 0 1 0 0 1
pinlabel=IN2
T 100 550 5 8 0 1 0 0 1
pintype=in
}
T 900 250 8 10 1 1 0 6 1
refdes=U?
T 300 650 5 8 0 0 0 0 1
device=AND
T 300 800 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 300 1100 9 10 0 0 0 0 1
numslots=0
T 300 950 9 10 0 0 0 0 1
footprint=unknown
