|Zaxxon_MiST
LED <= data_io:data_io.ioctl_download
VGA_R[0] <= mist_video:mist_video.VGA_R
VGA_R[1] <= mist_video:mist_video.VGA_R
VGA_R[2] <= mist_video:mist_video.VGA_R
VGA_R[3] <= mist_video:mist_video.VGA_R
VGA_R[4] <= mist_video:mist_video.VGA_R
VGA_R[5] <= mist_video:mist_video.VGA_R
VGA_G[0] <= mist_video:mist_video.VGA_G
VGA_G[1] <= mist_video:mist_video.VGA_G
VGA_G[2] <= mist_video:mist_video.VGA_G
VGA_G[3] <= mist_video:mist_video.VGA_G
VGA_G[4] <= mist_video:mist_video.VGA_G
VGA_G[5] <= mist_video:mist_video.VGA_G
VGA_B[0] <= mist_video:mist_video.VGA_B
VGA_B[1] <= mist_video:mist_video.VGA_B
VGA_B[2] <= mist_video:mist_video.VGA_B
VGA_B[3] <= mist_video:mist_video.VGA_B
VGA_B[4] <= mist_video:mist_video.VGA_B
VGA_B[5] <= mist_video:mist_video.VGA_B
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
AUDIO_L <= dac:dac.dac_o
AUDIO_R <= dac:dac.dac_o
SPI_SCK => SPI_SCK.IN3
SPI_DO <= user_io:user_io.SPI_MISO
SPI_DI => SPI_DI.IN3
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
CLOCK_27 => CLOCK_27.IN1
SDRAM_A[0] <= sdram:sdram.SDRAM_A[0]
SDRAM_A[1] <= sdram:sdram.SDRAM_A[1]
SDRAM_A[2] <= sdram:sdram.SDRAM_A[2]
SDRAM_A[3] <= sdram:sdram.SDRAM_A[3]
SDRAM_A[4] <= sdram:sdram.SDRAM_A[4]
SDRAM_A[5] <= sdram:sdram.SDRAM_A[5]
SDRAM_A[6] <= sdram:sdram.SDRAM_A[6]
SDRAM_A[7] <= sdram:sdram.SDRAM_A[7]
SDRAM_A[8] <= sdram:sdram.SDRAM_A[8]
SDRAM_A[9] <= sdram:sdram.SDRAM_A[9]
SDRAM_A[10] <= sdram:sdram.SDRAM_A[10]
SDRAM_A[11] <= sdram:sdram.SDRAM_A[11]
SDRAM_A[12] <= sdram:sdram.SDRAM_A[12]
SDRAM_DQ[0] <> sdram:sdram.SDRAM_DQ[0]
SDRAM_DQ[1] <> sdram:sdram.SDRAM_DQ[1]
SDRAM_DQ[2] <> sdram:sdram.SDRAM_DQ[2]
SDRAM_DQ[3] <> sdram:sdram.SDRAM_DQ[3]
SDRAM_DQ[4] <> sdram:sdram.SDRAM_DQ[4]
SDRAM_DQ[5] <> sdram:sdram.SDRAM_DQ[5]
SDRAM_DQ[6] <> sdram:sdram.SDRAM_DQ[6]
SDRAM_DQ[7] <> sdram:sdram.SDRAM_DQ[7]
SDRAM_DQ[8] <> sdram:sdram.SDRAM_DQ[8]
SDRAM_DQ[9] <> sdram:sdram.SDRAM_DQ[9]
SDRAM_DQ[10] <> sdram:sdram.SDRAM_DQ[10]
SDRAM_DQ[11] <> sdram:sdram.SDRAM_DQ[11]
SDRAM_DQ[12] <> sdram:sdram.SDRAM_DQ[12]
SDRAM_DQ[13] <> sdram:sdram.SDRAM_DQ[13]
SDRAM_DQ[14] <> sdram:sdram.SDRAM_DQ[14]
SDRAM_DQ[15] <> sdram:sdram.SDRAM_DQ[15]
SDRAM_DQML <= sdram:sdram.SDRAM_DQML
SDRAM_DQMH <= sdram:sdram.SDRAM_DQMH
SDRAM_nWE <= sdram:sdram.SDRAM_nWE
SDRAM_nCAS <= sdram:sdram.SDRAM_nCAS
SDRAM_nRAS <= sdram:sdram.SDRAM_nRAS
SDRAM_nCS <= sdram:sdram.SDRAM_nCS
SDRAM_BA[0] <= sdram:sdram.SDRAM_BA[0]
SDRAM_BA[1] <= sdram:sdram.SDRAM_BA[1]
SDRAM_CLK <= pll_mist:pll.c0
SDRAM_CKE <= <VCC>


|Zaxxon_MiST|pll_mist:pll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Zaxxon_MiST|pll_mist:pll|altpll:altpll_component
inclk[0] => pll_mist_altpll:auto_generated.inclk[0]
inclk[1] => pll_mist_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_mist_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Zaxxon_MiST|pll_mist:pll|altpll:altpll_component|pll_mist_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Zaxxon_MiST|user_io:user_io
conf_str[0] => Mux1.IN2051
conf_str[1] => Mux2.IN2051
conf_str[2] => Mux3.IN2051
conf_str[3] => Mux4.IN2051
conf_str[4] => Mux5.IN2051
conf_str[5] => Mux6.IN2051
conf_str[6] => Mux7.IN2051
conf_str[7] => Mux8.IN2051
conf_str[8] => Mux1.IN2043
conf_str[9] => Mux2.IN2043
conf_str[10] => Mux3.IN2043
conf_str[11] => Mux4.IN2043
conf_str[12] => Mux5.IN2043
conf_str[13] => Mux6.IN2043
conf_str[14] => Mux7.IN2043
conf_str[15] => Mux8.IN2043
conf_str[16] => Mux1.IN2035
conf_str[17] => Mux2.IN2035
conf_str[18] => Mux3.IN2035
conf_str[19] => Mux4.IN2035
conf_str[20] => Mux5.IN2035
conf_str[21] => Mux6.IN2035
conf_str[22] => Mux7.IN2035
conf_str[23] => Mux8.IN2035
conf_str[24] => Mux1.IN2027
conf_str[25] => Mux2.IN2027
conf_str[26] => Mux3.IN2027
conf_str[27] => Mux4.IN2027
conf_str[28] => Mux5.IN2027
conf_str[29] => Mux6.IN2027
conf_str[30] => Mux7.IN2027
conf_str[31] => Mux8.IN2027
conf_str[32] => Mux1.IN2019
conf_str[33] => Mux2.IN2019
conf_str[34] => Mux3.IN2019
conf_str[35] => Mux4.IN2019
conf_str[36] => Mux5.IN2019
conf_str[37] => Mux6.IN2019
conf_str[38] => Mux7.IN2019
conf_str[39] => Mux8.IN2019
conf_str[40] => Mux1.IN2011
conf_str[41] => Mux2.IN2011
conf_str[42] => Mux3.IN2011
conf_str[43] => Mux4.IN2011
conf_str[44] => Mux5.IN2011
conf_str[45] => Mux6.IN2011
conf_str[46] => Mux7.IN2011
conf_str[47] => Mux8.IN2011
conf_str[48] => Mux1.IN2003
conf_str[49] => Mux2.IN2003
conf_str[50] => Mux3.IN2003
conf_str[51] => Mux4.IN2003
conf_str[52] => Mux5.IN2003
conf_str[53] => Mux6.IN2003
conf_str[54] => Mux7.IN2003
conf_str[55] => Mux8.IN2003
conf_str[56] => Mux1.IN1995
conf_str[57] => Mux2.IN1995
conf_str[58] => Mux3.IN1995
conf_str[59] => Mux4.IN1995
conf_str[60] => Mux5.IN1995
conf_str[61] => Mux6.IN1995
conf_str[62] => Mux7.IN1995
conf_str[63] => Mux8.IN1995
conf_str[64] => Mux1.IN1987
conf_str[65] => Mux2.IN1987
conf_str[66] => Mux3.IN1987
conf_str[67] => Mux4.IN1987
conf_str[68] => Mux5.IN1987
conf_str[69] => Mux6.IN1987
conf_str[70] => Mux7.IN1987
conf_str[71] => Mux8.IN1987
conf_str[72] => Mux1.IN1979
conf_str[73] => Mux2.IN1979
conf_str[74] => Mux3.IN1979
conf_str[75] => Mux4.IN1979
conf_str[76] => Mux5.IN1979
conf_str[77] => Mux6.IN1979
conf_str[78] => Mux7.IN1979
conf_str[79] => Mux8.IN1979
conf_str[80] => Mux1.IN1971
conf_str[81] => Mux2.IN1971
conf_str[82] => Mux3.IN1971
conf_str[83] => Mux4.IN1971
conf_str[84] => Mux5.IN1971
conf_str[85] => Mux6.IN1971
conf_str[86] => Mux7.IN1971
conf_str[87] => Mux8.IN1971
conf_str[88] => Mux1.IN1963
conf_str[89] => Mux2.IN1963
conf_str[90] => Mux3.IN1963
conf_str[91] => Mux4.IN1963
conf_str[92] => Mux5.IN1963
conf_str[93] => Mux6.IN1963
conf_str[94] => Mux7.IN1963
conf_str[95] => Mux8.IN1963
conf_str[96] => Mux1.IN1955
conf_str[97] => Mux2.IN1955
conf_str[98] => Mux3.IN1955
conf_str[99] => Mux4.IN1955
conf_str[100] => Mux5.IN1955
conf_str[101] => Mux6.IN1955
conf_str[102] => Mux7.IN1955
conf_str[103] => Mux8.IN1955
conf_str[104] => Mux1.IN1947
conf_str[105] => Mux2.IN1947
conf_str[106] => Mux3.IN1947
conf_str[107] => Mux4.IN1947
conf_str[108] => Mux5.IN1947
conf_str[109] => Mux6.IN1947
conf_str[110] => Mux7.IN1947
conf_str[111] => Mux8.IN1947
conf_str[112] => Mux1.IN1939
conf_str[113] => Mux2.IN1939
conf_str[114] => Mux3.IN1939
conf_str[115] => Mux4.IN1939
conf_str[116] => Mux5.IN1939
conf_str[117] => Mux6.IN1939
conf_str[118] => Mux7.IN1939
conf_str[119] => Mux8.IN1939
conf_str[120] => Mux1.IN1931
conf_str[121] => Mux2.IN1931
conf_str[122] => Mux3.IN1931
conf_str[123] => Mux4.IN1931
conf_str[124] => Mux5.IN1931
conf_str[125] => Mux6.IN1931
conf_str[126] => Mux7.IN1931
conf_str[127] => Mux8.IN1931
conf_str[128] => Mux1.IN1923
conf_str[129] => Mux2.IN1923
conf_str[130] => Mux3.IN1923
conf_str[131] => Mux4.IN1923
conf_str[132] => Mux5.IN1923
conf_str[133] => Mux6.IN1923
conf_str[134] => Mux7.IN1923
conf_str[135] => Mux8.IN1923
conf_str[136] => Mux1.IN1915
conf_str[137] => Mux2.IN1915
conf_str[138] => Mux3.IN1915
conf_str[139] => Mux4.IN1915
conf_str[140] => Mux5.IN1915
conf_str[141] => Mux6.IN1915
conf_str[142] => Mux7.IN1915
conf_str[143] => Mux8.IN1915
conf_str[144] => Mux1.IN1907
conf_str[145] => Mux2.IN1907
conf_str[146] => Mux3.IN1907
conf_str[147] => Mux4.IN1907
conf_str[148] => Mux5.IN1907
conf_str[149] => Mux6.IN1907
conf_str[150] => Mux7.IN1907
conf_str[151] => Mux8.IN1907
conf_str[152] => Mux1.IN1899
conf_str[153] => Mux2.IN1899
conf_str[154] => Mux3.IN1899
conf_str[155] => Mux4.IN1899
conf_str[156] => Mux5.IN1899
conf_str[157] => Mux6.IN1899
conf_str[158] => Mux7.IN1899
conf_str[159] => Mux8.IN1899
conf_str[160] => Mux1.IN1891
conf_str[161] => Mux2.IN1891
conf_str[162] => Mux3.IN1891
conf_str[163] => Mux4.IN1891
conf_str[164] => Mux5.IN1891
conf_str[165] => Mux6.IN1891
conf_str[166] => Mux7.IN1891
conf_str[167] => Mux8.IN1891
conf_str[168] => Mux1.IN1883
conf_str[169] => Mux2.IN1883
conf_str[170] => Mux3.IN1883
conf_str[171] => Mux4.IN1883
conf_str[172] => Mux5.IN1883
conf_str[173] => Mux6.IN1883
conf_str[174] => Mux7.IN1883
conf_str[175] => Mux8.IN1883
conf_str[176] => Mux1.IN1875
conf_str[177] => Mux2.IN1875
conf_str[178] => Mux3.IN1875
conf_str[179] => Mux4.IN1875
conf_str[180] => Mux5.IN1875
conf_str[181] => Mux6.IN1875
conf_str[182] => Mux7.IN1875
conf_str[183] => Mux8.IN1875
conf_str[184] => Mux1.IN1867
conf_str[185] => Mux2.IN1867
conf_str[186] => Mux3.IN1867
conf_str[187] => Mux4.IN1867
conf_str[188] => Mux5.IN1867
conf_str[189] => Mux6.IN1867
conf_str[190] => Mux7.IN1867
conf_str[191] => Mux8.IN1867
conf_str[192] => Mux1.IN1859
conf_str[193] => Mux2.IN1859
conf_str[194] => Mux3.IN1859
conf_str[195] => Mux4.IN1859
conf_str[196] => Mux5.IN1859
conf_str[197] => Mux6.IN1859
conf_str[198] => Mux7.IN1859
conf_str[199] => Mux8.IN1859
conf_str[200] => Mux1.IN1851
conf_str[201] => Mux2.IN1851
conf_str[202] => Mux3.IN1851
conf_str[203] => Mux4.IN1851
conf_str[204] => Mux5.IN1851
conf_str[205] => Mux6.IN1851
conf_str[206] => Mux7.IN1851
conf_str[207] => Mux8.IN1851
conf_str[208] => Mux1.IN1843
conf_str[209] => Mux2.IN1843
conf_str[210] => Mux3.IN1843
conf_str[211] => Mux4.IN1843
conf_str[212] => Mux5.IN1843
conf_str[213] => Mux6.IN1843
conf_str[214] => Mux7.IN1843
conf_str[215] => Mux8.IN1843
conf_str[216] => Mux1.IN1835
conf_str[217] => Mux2.IN1835
conf_str[218] => Mux3.IN1835
conf_str[219] => Mux4.IN1835
conf_str[220] => Mux5.IN1835
conf_str[221] => Mux6.IN1835
conf_str[222] => Mux7.IN1835
conf_str[223] => Mux8.IN1835
conf_str[224] => Mux1.IN1827
conf_str[225] => Mux2.IN1827
conf_str[226] => Mux3.IN1827
conf_str[227] => Mux4.IN1827
conf_str[228] => Mux5.IN1827
conf_str[229] => Mux6.IN1827
conf_str[230] => Mux7.IN1827
conf_str[231] => Mux8.IN1827
conf_str[232] => Mux1.IN1819
conf_str[233] => Mux2.IN1819
conf_str[234] => Mux3.IN1819
conf_str[235] => Mux4.IN1819
conf_str[236] => Mux5.IN1819
conf_str[237] => Mux6.IN1819
conf_str[238] => Mux7.IN1819
conf_str[239] => Mux8.IN1819
conf_str[240] => Mux1.IN1811
conf_str[241] => Mux2.IN1811
conf_str[242] => Mux3.IN1811
conf_str[243] => Mux4.IN1811
conf_str[244] => Mux5.IN1811
conf_str[245] => Mux6.IN1811
conf_str[246] => Mux7.IN1811
conf_str[247] => Mux8.IN1811
conf_str[248] => Mux1.IN1803
conf_str[249] => Mux2.IN1803
conf_str[250] => Mux3.IN1803
conf_str[251] => Mux4.IN1803
conf_str[252] => Mux5.IN1803
conf_str[253] => Mux6.IN1803
conf_str[254] => Mux7.IN1803
conf_str[255] => Mux8.IN1803
conf_str[256] => Mux1.IN1795
conf_str[257] => Mux2.IN1795
conf_str[258] => Mux3.IN1795
conf_str[259] => Mux4.IN1795
conf_str[260] => Mux5.IN1795
conf_str[261] => Mux6.IN1795
conf_str[262] => Mux7.IN1795
conf_str[263] => Mux8.IN1795
conf_str[264] => Mux1.IN1787
conf_str[265] => Mux2.IN1787
conf_str[266] => Mux3.IN1787
conf_str[267] => Mux4.IN1787
conf_str[268] => Mux5.IN1787
conf_str[269] => Mux6.IN1787
conf_str[270] => Mux7.IN1787
conf_str[271] => Mux8.IN1787
conf_str[272] => Mux1.IN1779
conf_str[273] => Mux2.IN1779
conf_str[274] => Mux3.IN1779
conf_str[275] => Mux4.IN1779
conf_str[276] => Mux5.IN1779
conf_str[277] => Mux6.IN1779
conf_str[278] => Mux7.IN1779
conf_str[279] => Mux8.IN1779
conf_str[280] => Mux1.IN1771
conf_str[281] => Mux2.IN1771
conf_str[282] => Mux3.IN1771
conf_str[283] => Mux4.IN1771
conf_str[284] => Mux5.IN1771
conf_str[285] => Mux6.IN1771
conf_str[286] => Mux7.IN1771
conf_str[287] => Mux8.IN1771
conf_str[288] => Mux1.IN1763
conf_str[289] => Mux2.IN1763
conf_str[290] => Mux3.IN1763
conf_str[291] => Mux4.IN1763
conf_str[292] => Mux5.IN1763
conf_str[293] => Mux6.IN1763
conf_str[294] => Mux7.IN1763
conf_str[295] => Mux8.IN1763
conf_str[296] => Mux1.IN1755
conf_str[297] => Mux2.IN1755
conf_str[298] => Mux3.IN1755
conf_str[299] => Mux4.IN1755
conf_str[300] => Mux5.IN1755
conf_str[301] => Mux6.IN1755
conf_str[302] => Mux7.IN1755
conf_str[303] => Mux8.IN1755
conf_str[304] => Mux1.IN1747
conf_str[305] => Mux2.IN1747
conf_str[306] => Mux3.IN1747
conf_str[307] => Mux4.IN1747
conf_str[308] => Mux5.IN1747
conf_str[309] => Mux6.IN1747
conf_str[310] => Mux7.IN1747
conf_str[311] => Mux8.IN1747
conf_str[312] => Mux1.IN1739
conf_str[313] => Mux2.IN1739
conf_str[314] => Mux3.IN1739
conf_str[315] => Mux4.IN1739
conf_str[316] => Mux5.IN1739
conf_str[317] => Mux6.IN1739
conf_str[318] => Mux7.IN1739
conf_str[319] => Mux8.IN1739
conf_str[320] => Mux1.IN1731
conf_str[321] => Mux2.IN1731
conf_str[322] => Mux3.IN1731
conf_str[323] => Mux4.IN1731
conf_str[324] => Mux5.IN1731
conf_str[325] => Mux6.IN1731
conf_str[326] => Mux7.IN1731
conf_str[327] => Mux8.IN1731
conf_str[328] => Mux1.IN1723
conf_str[329] => Mux2.IN1723
conf_str[330] => Mux3.IN1723
conf_str[331] => Mux4.IN1723
conf_str[332] => Mux5.IN1723
conf_str[333] => Mux6.IN1723
conf_str[334] => Mux7.IN1723
conf_str[335] => Mux8.IN1723
conf_str[336] => Mux1.IN1715
conf_str[337] => Mux2.IN1715
conf_str[338] => Mux3.IN1715
conf_str[339] => Mux4.IN1715
conf_str[340] => Mux5.IN1715
conf_str[341] => Mux6.IN1715
conf_str[342] => Mux7.IN1715
conf_str[343] => Mux8.IN1715
conf_str[344] => Mux1.IN1707
conf_str[345] => Mux2.IN1707
conf_str[346] => Mux3.IN1707
conf_str[347] => Mux4.IN1707
conf_str[348] => Mux5.IN1707
conf_str[349] => Mux6.IN1707
conf_str[350] => Mux7.IN1707
conf_str[351] => Mux8.IN1707
conf_str[352] => Mux1.IN1699
conf_str[353] => Mux2.IN1699
conf_str[354] => Mux3.IN1699
conf_str[355] => Mux4.IN1699
conf_str[356] => Mux5.IN1699
conf_str[357] => Mux6.IN1699
conf_str[358] => Mux7.IN1699
conf_str[359] => Mux8.IN1699
conf_str[360] => Mux1.IN1691
conf_str[361] => Mux2.IN1691
conf_str[362] => Mux3.IN1691
conf_str[363] => Mux4.IN1691
conf_str[364] => Mux5.IN1691
conf_str[365] => Mux6.IN1691
conf_str[366] => Mux7.IN1691
conf_str[367] => Mux8.IN1691
conf_str[368] => Mux1.IN1683
conf_str[369] => Mux2.IN1683
conf_str[370] => Mux3.IN1683
conf_str[371] => Mux4.IN1683
conf_str[372] => Mux5.IN1683
conf_str[373] => Mux6.IN1683
conf_str[374] => Mux7.IN1683
conf_str[375] => Mux8.IN1683
conf_str[376] => Mux1.IN1675
conf_str[377] => Mux2.IN1675
conf_str[378] => Mux3.IN1675
conf_str[379] => Mux4.IN1675
conf_str[380] => Mux5.IN1675
conf_str[381] => Mux6.IN1675
conf_str[382] => Mux7.IN1675
conf_str[383] => Mux8.IN1675
conf_str[384] => Mux1.IN1667
conf_str[385] => Mux2.IN1667
conf_str[386] => Mux3.IN1667
conf_str[387] => Mux4.IN1667
conf_str[388] => Mux5.IN1667
conf_str[389] => Mux6.IN1667
conf_str[390] => Mux7.IN1667
conf_str[391] => Mux8.IN1667
conf_str[392] => Mux1.IN1659
conf_str[393] => Mux2.IN1659
conf_str[394] => Mux3.IN1659
conf_str[395] => Mux4.IN1659
conf_str[396] => Mux5.IN1659
conf_str[397] => Mux6.IN1659
conf_str[398] => Mux7.IN1659
conf_str[399] => Mux8.IN1659
conf_str[400] => Mux1.IN1651
conf_str[401] => Mux2.IN1651
conf_str[402] => Mux3.IN1651
conf_str[403] => Mux4.IN1651
conf_str[404] => Mux5.IN1651
conf_str[405] => Mux6.IN1651
conf_str[406] => Mux7.IN1651
conf_str[407] => Mux8.IN1651
conf_str[408] => Mux1.IN1643
conf_str[409] => Mux2.IN1643
conf_str[410] => Mux3.IN1643
conf_str[411] => Mux4.IN1643
conf_str[412] => Mux5.IN1643
conf_str[413] => Mux6.IN1643
conf_str[414] => Mux7.IN1643
conf_str[415] => Mux8.IN1643
conf_str[416] => Mux1.IN1635
conf_str[417] => Mux2.IN1635
conf_str[418] => Mux3.IN1635
conf_str[419] => Mux4.IN1635
conf_str[420] => Mux5.IN1635
conf_str[421] => Mux6.IN1635
conf_str[422] => Mux7.IN1635
conf_str[423] => Mux8.IN1635
conf_str[424] => Mux1.IN1627
conf_str[425] => Mux2.IN1627
conf_str[426] => Mux3.IN1627
conf_str[427] => Mux4.IN1627
conf_str[428] => Mux5.IN1627
conf_str[429] => Mux6.IN1627
conf_str[430] => Mux7.IN1627
conf_str[431] => Mux8.IN1627
conf_str[432] => Mux1.IN1619
conf_str[433] => Mux2.IN1619
conf_str[434] => Mux3.IN1619
conf_str[435] => Mux4.IN1619
conf_str[436] => Mux5.IN1619
conf_str[437] => Mux6.IN1619
conf_str[438] => Mux7.IN1619
conf_str[439] => Mux8.IN1619
conf_str[440] => Mux1.IN1611
conf_str[441] => Mux2.IN1611
conf_str[442] => Mux3.IN1611
conf_str[443] => Mux4.IN1611
conf_str[444] => Mux5.IN1611
conf_str[445] => Mux6.IN1611
conf_str[446] => Mux7.IN1611
conf_str[447] => Mux8.IN1611
conf_str[448] => Mux1.IN1603
conf_str[449] => Mux2.IN1603
conf_str[450] => Mux3.IN1603
conf_str[451] => Mux4.IN1603
conf_str[452] => Mux5.IN1603
conf_str[453] => Mux6.IN1603
conf_str[454] => Mux7.IN1603
conf_str[455] => Mux8.IN1603
conf_str[456] => Mux1.IN1595
conf_str[457] => Mux2.IN1595
conf_str[458] => Mux3.IN1595
conf_str[459] => Mux4.IN1595
conf_str[460] => Mux5.IN1595
conf_str[461] => Mux6.IN1595
conf_str[462] => Mux7.IN1595
conf_str[463] => Mux8.IN1595
conf_str[464] => Mux1.IN1587
conf_str[465] => Mux2.IN1587
conf_str[466] => Mux3.IN1587
conf_str[467] => Mux4.IN1587
conf_str[468] => Mux5.IN1587
conf_str[469] => Mux6.IN1587
conf_str[470] => Mux7.IN1587
conf_str[471] => Mux8.IN1587
conf_str[472] => Mux1.IN1579
conf_str[473] => Mux2.IN1579
conf_str[474] => Mux3.IN1579
conf_str[475] => Mux4.IN1579
conf_str[476] => Mux5.IN1579
conf_str[477] => Mux6.IN1579
conf_str[478] => Mux7.IN1579
conf_str[479] => Mux8.IN1579
conf_str[480] => Mux1.IN1571
conf_str[481] => Mux2.IN1571
conf_str[482] => Mux3.IN1571
conf_str[483] => Mux4.IN1571
conf_str[484] => Mux5.IN1571
conf_str[485] => Mux6.IN1571
conf_str[486] => Mux7.IN1571
conf_str[487] => Mux8.IN1571
conf_str[488] => Mux1.IN1563
conf_str[489] => Mux2.IN1563
conf_str[490] => Mux3.IN1563
conf_str[491] => Mux4.IN1563
conf_str[492] => Mux5.IN1563
conf_str[493] => Mux6.IN1563
conf_str[494] => Mux7.IN1563
conf_str[495] => Mux8.IN1563
conf_str[496] => Mux1.IN1555
conf_str[497] => Mux2.IN1555
conf_str[498] => Mux3.IN1555
conf_str[499] => Mux4.IN1555
conf_str[500] => Mux5.IN1555
conf_str[501] => Mux6.IN1555
conf_str[502] => Mux7.IN1555
conf_str[503] => Mux8.IN1555
conf_str[504] => Mux1.IN1547
conf_str[505] => Mux2.IN1547
conf_str[506] => Mux3.IN1547
conf_str[507] => Mux4.IN1547
conf_str[508] => Mux5.IN1547
conf_str[509] => Mux6.IN1547
conf_str[510] => Mux7.IN1547
conf_str[511] => Mux8.IN1547
conf_str[512] => Mux1.IN1539
conf_str[513] => Mux2.IN1539
conf_str[514] => Mux3.IN1539
conf_str[515] => Mux4.IN1539
conf_str[516] => Mux5.IN1539
conf_str[517] => Mux6.IN1539
conf_str[518] => Mux7.IN1539
conf_str[519] => Mux8.IN1539
conf_str[520] => Mux1.IN1531
conf_str[521] => Mux2.IN1531
conf_str[522] => Mux3.IN1531
conf_str[523] => Mux4.IN1531
conf_str[524] => Mux5.IN1531
conf_str[525] => Mux6.IN1531
conf_str[526] => Mux7.IN1531
conf_str[527] => Mux8.IN1531
conf_str[528] => Mux1.IN1523
conf_str[529] => Mux2.IN1523
conf_str[530] => Mux3.IN1523
conf_str[531] => Mux4.IN1523
conf_str[532] => Mux5.IN1523
conf_str[533] => Mux6.IN1523
conf_str[534] => Mux7.IN1523
conf_str[535] => Mux8.IN1523
conf_str[536] => Mux1.IN1515
conf_str[537] => Mux2.IN1515
conf_str[538] => Mux3.IN1515
conf_str[539] => Mux4.IN1515
conf_str[540] => Mux5.IN1515
conf_str[541] => Mux6.IN1515
conf_str[542] => Mux7.IN1515
conf_str[543] => Mux8.IN1515
conf_str[544] => Mux1.IN1507
conf_str[545] => Mux2.IN1507
conf_str[546] => Mux3.IN1507
conf_str[547] => Mux4.IN1507
conf_str[548] => Mux5.IN1507
conf_str[549] => Mux6.IN1507
conf_str[550] => Mux7.IN1507
conf_str[551] => Mux8.IN1507
conf_str[552] => Mux1.IN1499
conf_str[553] => Mux2.IN1499
conf_str[554] => Mux3.IN1499
conf_str[555] => Mux4.IN1499
conf_str[556] => Mux5.IN1499
conf_str[557] => Mux6.IN1499
conf_str[558] => Mux7.IN1499
conf_str[559] => Mux8.IN1499
conf_str[560] => Mux1.IN1491
conf_str[561] => Mux2.IN1491
conf_str[562] => Mux3.IN1491
conf_str[563] => Mux4.IN1491
conf_str[564] => Mux5.IN1491
conf_str[565] => Mux6.IN1491
conf_str[566] => Mux7.IN1491
conf_str[567] => Mux8.IN1491
conf_str[568] => Mux1.IN1483
conf_str[569] => Mux2.IN1483
conf_str[570] => Mux3.IN1483
conf_str[571] => Mux4.IN1483
conf_str[572] => Mux5.IN1483
conf_str[573] => Mux6.IN1483
conf_str[574] => Mux7.IN1483
conf_str[575] => Mux8.IN1483
conf_str[576] => Mux1.IN1475
conf_str[577] => Mux2.IN1475
conf_str[578] => Mux3.IN1475
conf_str[579] => Mux4.IN1475
conf_str[580] => Mux5.IN1475
conf_str[581] => Mux6.IN1475
conf_str[582] => Mux7.IN1475
conf_str[583] => Mux8.IN1475
conf_str[584] => Mux1.IN1467
conf_str[585] => Mux2.IN1467
conf_str[586] => Mux3.IN1467
conf_str[587] => Mux4.IN1467
conf_str[588] => Mux5.IN1467
conf_str[589] => Mux6.IN1467
conf_str[590] => Mux7.IN1467
conf_str[591] => Mux8.IN1467
conf_str[592] => Mux1.IN1459
conf_str[593] => Mux2.IN1459
conf_str[594] => Mux3.IN1459
conf_str[595] => Mux4.IN1459
conf_str[596] => Mux5.IN1459
conf_str[597] => Mux6.IN1459
conf_str[598] => Mux7.IN1459
conf_str[599] => Mux8.IN1459
conf_str[600] => Mux1.IN1451
conf_str[601] => Mux2.IN1451
conf_str[602] => Mux3.IN1451
conf_str[603] => Mux4.IN1451
conf_str[604] => Mux5.IN1451
conf_str[605] => Mux6.IN1451
conf_str[606] => Mux7.IN1451
conf_str[607] => Mux8.IN1451
conf_str[608] => Mux1.IN1443
conf_str[609] => Mux2.IN1443
conf_str[610] => Mux3.IN1443
conf_str[611] => Mux4.IN1443
conf_str[612] => Mux5.IN1443
conf_str[613] => Mux6.IN1443
conf_str[614] => Mux7.IN1443
conf_str[615] => Mux8.IN1443
conf_str[616] => Mux1.IN1435
conf_str[617] => Mux2.IN1435
conf_str[618] => Mux3.IN1435
conf_str[619] => Mux4.IN1435
conf_str[620] => Mux5.IN1435
conf_str[621] => Mux6.IN1435
conf_str[622] => Mux7.IN1435
conf_str[623] => Mux8.IN1435
conf_str[624] => Mux1.IN1427
conf_str[625] => Mux2.IN1427
conf_str[626] => Mux3.IN1427
conf_str[627] => Mux4.IN1427
conf_str[628] => Mux5.IN1427
conf_str[629] => Mux6.IN1427
conf_str[630] => Mux7.IN1427
conf_str[631] => Mux8.IN1427
conf_str[632] => Mux1.IN1419
conf_str[633] => Mux2.IN1419
conf_str[634] => Mux3.IN1419
conf_str[635] => Mux4.IN1419
conf_str[636] => Mux5.IN1419
conf_str[637] => Mux6.IN1419
conf_str[638] => Mux7.IN1419
conf_str[639] => Mux8.IN1419
conf_str[640] => Mux1.IN1411
conf_str[641] => Mux2.IN1411
conf_str[642] => Mux3.IN1411
conf_str[643] => Mux4.IN1411
conf_str[644] => Mux5.IN1411
conf_str[645] => Mux6.IN1411
conf_str[646] => Mux7.IN1411
conf_str[647] => Mux8.IN1411
conf_str[648] => Mux1.IN1403
conf_str[649] => Mux2.IN1403
conf_str[650] => Mux3.IN1403
conf_str[651] => Mux4.IN1403
conf_str[652] => Mux5.IN1403
conf_str[653] => Mux6.IN1403
conf_str[654] => Mux7.IN1403
conf_str[655] => Mux8.IN1403
conf_str[656] => Mux1.IN1395
conf_str[657] => Mux2.IN1395
conf_str[658] => Mux3.IN1395
conf_str[659] => Mux4.IN1395
conf_str[660] => Mux5.IN1395
conf_str[661] => Mux6.IN1395
conf_str[662] => Mux7.IN1395
conf_str[663] => Mux8.IN1395
conf_str[664] => Mux1.IN1387
conf_str[665] => Mux2.IN1387
conf_str[666] => Mux3.IN1387
conf_str[667] => Mux4.IN1387
conf_str[668] => Mux5.IN1387
conf_str[669] => Mux6.IN1387
conf_str[670] => Mux7.IN1387
conf_str[671] => Mux8.IN1387
conf_str[672] => Mux1.IN1379
conf_str[673] => Mux2.IN1379
conf_str[674] => Mux3.IN1379
conf_str[675] => Mux4.IN1379
conf_str[676] => Mux5.IN1379
conf_str[677] => Mux6.IN1379
conf_str[678] => Mux7.IN1379
conf_str[679] => Mux8.IN1379
conf_str[680] => Mux1.IN1371
conf_str[681] => Mux2.IN1371
conf_str[682] => Mux3.IN1371
conf_str[683] => Mux4.IN1371
conf_str[684] => Mux5.IN1371
conf_str[685] => Mux6.IN1371
conf_str[686] => Mux7.IN1371
conf_str[687] => Mux8.IN1371
conf_str[688] => Mux1.IN1363
conf_str[689] => Mux2.IN1363
conf_str[690] => Mux3.IN1363
conf_str[691] => Mux4.IN1363
conf_str[692] => Mux5.IN1363
conf_str[693] => Mux6.IN1363
conf_str[694] => Mux7.IN1363
conf_str[695] => Mux8.IN1363
conf_str[696] => Mux1.IN1355
conf_str[697] => Mux2.IN1355
conf_str[698] => Mux3.IN1355
conf_str[699] => Mux4.IN1355
conf_str[700] => Mux5.IN1355
conf_str[701] => Mux6.IN1355
conf_str[702] => Mux7.IN1355
conf_str[703] => Mux8.IN1355
conf_str[704] => Mux1.IN1347
conf_str[705] => Mux2.IN1347
conf_str[706] => Mux3.IN1347
conf_str[707] => Mux4.IN1347
conf_str[708] => Mux5.IN1347
conf_str[709] => Mux6.IN1347
conf_str[710] => Mux7.IN1347
conf_str[711] => Mux8.IN1347
conf_str[712] => Mux1.IN1339
conf_str[713] => Mux2.IN1339
conf_str[714] => Mux3.IN1339
conf_str[715] => Mux4.IN1339
conf_str[716] => Mux5.IN1339
conf_str[717] => Mux6.IN1339
conf_str[718] => Mux7.IN1339
conf_str[719] => Mux8.IN1339
conf_str[720] => Mux1.IN1331
conf_str[721] => Mux2.IN1331
conf_str[722] => Mux3.IN1331
conf_str[723] => Mux4.IN1331
conf_str[724] => Mux5.IN1331
conf_str[725] => Mux6.IN1331
conf_str[726] => Mux7.IN1331
conf_str[727] => Mux8.IN1331
conf_str[728] => Mux1.IN1323
conf_str[729] => Mux2.IN1323
conf_str[730] => Mux3.IN1323
conf_str[731] => Mux4.IN1323
conf_str[732] => Mux5.IN1323
conf_str[733] => Mux6.IN1323
conf_str[734] => Mux7.IN1323
conf_str[735] => Mux8.IN1323
conf_str[736] => Mux1.IN1315
conf_str[737] => Mux2.IN1315
conf_str[738] => Mux3.IN1315
conf_str[739] => Mux4.IN1315
conf_str[740] => Mux5.IN1315
conf_str[741] => Mux6.IN1315
conf_str[742] => Mux7.IN1315
conf_str[743] => Mux8.IN1315
conf_str[744] => Mux1.IN1307
conf_str[745] => Mux2.IN1307
conf_str[746] => Mux3.IN1307
conf_str[747] => Mux4.IN1307
conf_str[748] => Mux5.IN1307
conf_str[749] => Mux6.IN1307
conf_str[750] => Mux7.IN1307
conf_str[751] => Mux8.IN1307
conf_str[752] => Mux1.IN1299
conf_str[753] => Mux2.IN1299
conf_str[754] => Mux3.IN1299
conf_str[755] => Mux4.IN1299
conf_str[756] => Mux5.IN1299
conf_str[757] => Mux6.IN1299
conf_str[758] => Mux7.IN1299
conf_str[759] => Mux8.IN1299
conf_str[760] => Mux1.IN1291
conf_str[761] => Mux2.IN1291
conf_str[762] => Mux3.IN1291
conf_str[763] => Mux4.IN1291
conf_str[764] => Mux5.IN1291
conf_str[765] => Mux6.IN1291
conf_str[766] => Mux7.IN1291
conf_str[767] => Mux8.IN1291
conf_str[768] => Mux1.IN1283
conf_str[769] => Mux2.IN1283
conf_str[770] => Mux3.IN1283
conf_str[771] => Mux4.IN1283
conf_str[772] => Mux5.IN1283
conf_str[773] => Mux6.IN1283
conf_str[774] => Mux7.IN1283
conf_str[775] => Mux8.IN1283
conf_str[776] => Mux1.IN1275
conf_str[777] => Mux2.IN1275
conf_str[778] => Mux3.IN1275
conf_str[779] => Mux4.IN1275
conf_str[780] => Mux5.IN1275
conf_str[781] => Mux6.IN1275
conf_str[782] => Mux7.IN1275
conf_str[783] => Mux8.IN1275
conf_str[784] => Mux1.IN1267
conf_str[785] => Mux2.IN1267
conf_str[786] => Mux3.IN1267
conf_str[787] => Mux4.IN1267
conf_str[788] => Mux5.IN1267
conf_str[789] => Mux6.IN1267
conf_str[790] => Mux7.IN1267
conf_str[791] => Mux8.IN1267
conf_str[792] => Mux1.IN1259
conf_str[793] => Mux2.IN1259
conf_str[794] => Mux3.IN1259
conf_str[795] => Mux4.IN1259
conf_str[796] => Mux5.IN1259
conf_str[797] => Mux6.IN1259
conf_str[798] => Mux7.IN1259
conf_str[799] => Mux8.IN1259
conf_str[800] => Mux1.IN1251
conf_str[801] => Mux2.IN1251
conf_str[802] => Mux3.IN1251
conf_str[803] => Mux4.IN1251
conf_str[804] => Mux5.IN1251
conf_str[805] => Mux6.IN1251
conf_str[806] => Mux7.IN1251
conf_str[807] => Mux8.IN1251
conf_str[808] => Mux1.IN1243
conf_str[809] => Mux2.IN1243
conf_str[810] => Mux3.IN1243
conf_str[811] => Mux4.IN1243
conf_str[812] => Mux5.IN1243
conf_str[813] => Mux6.IN1243
conf_str[814] => Mux7.IN1243
conf_str[815] => Mux8.IN1243
conf_str[816] => Mux1.IN1235
conf_str[817] => Mux2.IN1235
conf_str[818] => Mux3.IN1235
conf_str[819] => Mux4.IN1235
conf_str[820] => Mux5.IN1235
conf_str[821] => Mux6.IN1235
conf_str[822] => Mux7.IN1235
conf_str[823] => Mux8.IN1235
conf_str[824] => Mux1.IN1227
conf_str[825] => Mux2.IN1227
conf_str[826] => Mux3.IN1227
conf_str[827] => Mux4.IN1227
conf_str[828] => Mux5.IN1227
conf_str[829] => Mux6.IN1227
conf_str[830] => Mux7.IN1227
conf_str[831] => Mux8.IN1227
conf_str[832] => Mux1.IN1219
conf_str[833] => Mux2.IN1219
conf_str[834] => Mux3.IN1219
conf_str[835] => Mux4.IN1219
conf_str[836] => Mux5.IN1219
conf_str[837] => Mux6.IN1219
conf_str[838] => Mux7.IN1219
conf_str[839] => Mux8.IN1219
conf_str[840] => Mux1.IN1211
conf_str[841] => Mux2.IN1211
conf_str[842] => Mux3.IN1211
conf_str[843] => Mux4.IN1211
conf_str[844] => Mux5.IN1211
conf_str[845] => Mux6.IN1211
conf_str[846] => Mux7.IN1211
conf_str[847] => Mux8.IN1211
conf_str[848] => Mux1.IN1203
conf_str[849] => Mux2.IN1203
conf_str[850] => Mux3.IN1203
conf_str[851] => Mux4.IN1203
conf_str[852] => Mux5.IN1203
conf_str[853] => Mux6.IN1203
conf_str[854] => Mux7.IN1203
conf_str[855] => Mux8.IN1203
conf_str[856] => Mux1.IN1195
conf_str[857] => Mux2.IN1195
conf_str[858] => Mux3.IN1195
conf_str[859] => Mux4.IN1195
conf_str[860] => Mux5.IN1195
conf_str[861] => Mux6.IN1195
conf_str[862] => Mux7.IN1195
conf_str[863] => Mux8.IN1195
conf_str[864] => Mux1.IN1187
conf_str[865] => Mux2.IN1187
conf_str[866] => Mux3.IN1187
conf_str[867] => Mux4.IN1187
conf_str[868] => Mux5.IN1187
conf_str[869] => Mux6.IN1187
conf_str[870] => Mux7.IN1187
conf_str[871] => Mux8.IN1187
conf_str[872] => Mux1.IN1179
conf_str[873] => Mux2.IN1179
conf_str[874] => Mux3.IN1179
conf_str[875] => Mux4.IN1179
conf_str[876] => Mux5.IN1179
conf_str[877] => Mux6.IN1179
conf_str[878] => Mux7.IN1179
conf_str[879] => Mux8.IN1179
conf_str[880] => Mux1.IN1171
conf_str[881] => Mux2.IN1171
conf_str[882] => Mux3.IN1171
conf_str[883] => Mux4.IN1171
conf_str[884] => Mux5.IN1171
conf_str[885] => Mux6.IN1171
conf_str[886] => Mux7.IN1171
conf_str[887] => Mux8.IN1171
conf_str[888] => Mux1.IN1163
conf_str[889] => Mux2.IN1163
conf_str[890] => Mux3.IN1163
conf_str[891] => Mux4.IN1163
conf_str[892] => Mux5.IN1163
conf_str[893] => Mux6.IN1163
conf_str[894] => Mux7.IN1163
conf_str[895] => Mux8.IN1163
conf_str[896] => Mux1.IN1155
conf_str[897] => Mux2.IN1155
conf_str[898] => Mux3.IN1155
conf_str[899] => Mux4.IN1155
conf_str[900] => Mux5.IN1155
conf_str[901] => Mux6.IN1155
conf_str[902] => Mux7.IN1155
conf_str[903] => Mux8.IN1155
conf_str[904] => Mux1.IN1147
conf_str[905] => Mux2.IN1147
conf_str[906] => Mux3.IN1147
conf_str[907] => Mux4.IN1147
conf_str[908] => Mux5.IN1147
conf_str[909] => Mux6.IN1147
conf_str[910] => Mux7.IN1147
conf_str[911] => Mux8.IN1147
conf_str[912] => Mux1.IN1139
conf_str[913] => Mux2.IN1139
conf_str[914] => Mux3.IN1139
conf_str[915] => Mux4.IN1139
conf_str[916] => Mux5.IN1139
conf_str[917] => Mux6.IN1139
conf_str[918] => Mux7.IN1139
conf_str[919] => Mux8.IN1139
conf_str[920] => Mux1.IN1131
conf_str[921] => Mux2.IN1131
conf_str[922] => Mux3.IN1131
conf_str[923] => Mux4.IN1131
conf_str[924] => Mux5.IN1131
conf_str[925] => Mux6.IN1131
conf_str[926] => Mux7.IN1131
conf_str[927] => Mux8.IN1131
conf_str[928] => Mux1.IN1123
conf_str[929] => Mux2.IN1123
conf_str[930] => Mux3.IN1123
conf_str[931] => Mux4.IN1123
conf_str[932] => Mux5.IN1123
conf_str[933] => Mux6.IN1123
conf_str[934] => Mux7.IN1123
conf_str[935] => Mux8.IN1123
conf_str[936] => Mux1.IN1115
conf_str[937] => Mux2.IN1115
conf_str[938] => Mux3.IN1115
conf_str[939] => Mux4.IN1115
conf_str[940] => Mux5.IN1115
conf_str[941] => Mux6.IN1115
conf_str[942] => Mux7.IN1115
conf_str[943] => Mux8.IN1115
conf_str[944] => Mux1.IN1107
conf_str[945] => Mux2.IN1107
conf_str[946] => Mux3.IN1107
conf_str[947] => Mux4.IN1107
conf_str[948] => Mux5.IN1107
conf_str[949] => Mux6.IN1107
conf_str[950] => Mux7.IN1107
conf_str[951] => Mux8.IN1107
conf_str[952] => Mux1.IN1099
conf_str[953] => Mux2.IN1099
conf_str[954] => Mux3.IN1099
conf_str[955] => Mux4.IN1099
conf_str[956] => Mux5.IN1099
conf_str[957] => Mux6.IN1099
conf_str[958] => Mux7.IN1099
conf_str[959] => Mux8.IN1099
conf_str[960] => Mux1.IN1091
conf_str[961] => Mux2.IN1091
conf_str[962] => Mux3.IN1091
conf_str[963] => Mux4.IN1091
conf_str[964] => Mux5.IN1091
conf_str[965] => Mux6.IN1091
conf_str[966] => Mux7.IN1091
conf_str[967] => Mux8.IN1091
conf_str[968] => Mux1.IN1083
conf_str[969] => Mux2.IN1083
conf_str[970] => Mux3.IN1083
conf_str[971] => Mux4.IN1083
conf_str[972] => Mux5.IN1083
conf_str[973] => Mux6.IN1083
conf_str[974] => Mux7.IN1083
conf_str[975] => Mux8.IN1083
conf_str[976] => Mux1.IN1075
conf_str[977] => Mux2.IN1075
conf_str[978] => Mux3.IN1075
conf_str[979] => Mux4.IN1075
conf_str[980] => Mux5.IN1075
conf_str[981] => Mux6.IN1075
conf_str[982] => Mux7.IN1075
conf_str[983] => Mux8.IN1075
conf_str[984] => Mux1.IN1067
conf_str[985] => Mux2.IN1067
conf_str[986] => Mux3.IN1067
conf_str[987] => Mux4.IN1067
conf_str[988] => Mux5.IN1067
conf_str[989] => Mux6.IN1067
conf_str[990] => Mux7.IN1067
conf_str[991] => Mux8.IN1067
conf_str[992] => Mux1.IN1059
conf_str[993] => Mux2.IN1059
conf_str[994] => Mux3.IN1059
conf_str[995] => Mux4.IN1059
conf_str[996] => Mux5.IN1059
conf_str[997] => Mux6.IN1059
conf_str[998] => Mux7.IN1059
conf_str[999] => Mux8.IN1059
conf_str[1000] => Mux1.IN1051
conf_str[1001] => Mux2.IN1051
conf_str[1002] => Mux3.IN1051
conf_str[1003] => Mux4.IN1051
conf_str[1004] => Mux5.IN1051
conf_str[1005] => Mux6.IN1051
conf_str[1006] => Mux7.IN1051
conf_str[1007] => Mux8.IN1051
conf_str[1008] => Mux1.IN1043
conf_str[1009] => Mux2.IN1043
conf_str[1010] => Mux3.IN1043
conf_str[1011] => Mux4.IN1043
conf_str[1012] => Mux5.IN1043
conf_str[1013] => Mux6.IN1043
conf_str[1014] => Mux7.IN1043
conf_str[1015] => Mux8.IN1043
conf_str[1016] => Mux1.IN1035
conf_str[1017] => Mux2.IN1035
conf_str[1018] => Mux3.IN1035
conf_str[1019] => Mux4.IN1035
conf_str[1020] => Mux5.IN1035
conf_str[1021] => Mux6.IN1035
conf_str[1022] => Mux7.IN1035
conf_str[1023] => Mux8.IN1035
conf_str[1024] => Mux1.IN1027
conf_str[1025] => Mux2.IN1027
conf_str[1026] => Mux3.IN1027
conf_str[1027] => Mux4.IN1027
conf_str[1028] => Mux5.IN1027
conf_str[1029] => Mux6.IN1027
conf_str[1030] => Mux7.IN1027
conf_str[1031] => Mux8.IN1027
conf_str[1032] => Mux1.IN1019
conf_str[1033] => Mux2.IN1019
conf_str[1034] => Mux3.IN1019
conf_str[1035] => Mux4.IN1019
conf_str[1036] => Mux5.IN1019
conf_str[1037] => Mux6.IN1019
conf_str[1038] => Mux7.IN1019
conf_str[1039] => Mux8.IN1019
conf_str[1040] => Mux1.IN1011
conf_str[1041] => Mux2.IN1011
conf_str[1042] => Mux3.IN1011
conf_str[1043] => Mux4.IN1011
conf_str[1044] => Mux5.IN1011
conf_str[1045] => Mux6.IN1011
conf_str[1046] => Mux7.IN1011
conf_str[1047] => Mux8.IN1011
conf_str[1048] => Mux1.IN1003
conf_str[1049] => Mux2.IN1003
conf_str[1050] => Mux3.IN1003
conf_str[1051] => Mux4.IN1003
conf_str[1052] => Mux5.IN1003
conf_str[1053] => Mux6.IN1003
conf_str[1054] => Mux7.IN1003
conf_str[1055] => Mux8.IN1003
conf_str[1056] => Mux1.IN995
conf_str[1057] => Mux2.IN995
conf_str[1058] => Mux3.IN995
conf_str[1059] => Mux4.IN995
conf_str[1060] => Mux5.IN995
conf_str[1061] => Mux6.IN995
conf_str[1062] => Mux7.IN995
conf_str[1063] => Mux8.IN995
conf_str[1064] => Mux1.IN987
conf_str[1065] => Mux2.IN987
conf_str[1066] => Mux3.IN987
conf_str[1067] => Mux4.IN987
conf_str[1068] => Mux5.IN987
conf_str[1069] => Mux6.IN987
conf_str[1070] => Mux7.IN987
conf_str[1071] => Mux8.IN987
conf_str[1072] => Mux1.IN979
conf_str[1073] => Mux2.IN979
conf_str[1074] => Mux3.IN979
conf_str[1075] => Mux4.IN979
conf_str[1076] => Mux5.IN979
conf_str[1077] => Mux6.IN979
conf_str[1078] => Mux7.IN979
conf_str[1079] => Mux8.IN979
conf_str[1080] => Mux1.IN971
conf_str[1081] => Mux2.IN971
conf_str[1082] => Mux3.IN971
conf_str[1083] => Mux4.IN971
conf_str[1084] => Mux5.IN971
conf_str[1085] => Mux6.IN971
conf_str[1086] => Mux7.IN971
conf_str[1087] => Mux8.IN971
conf_str[1088] => Mux1.IN963
conf_str[1089] => Mux2.IN963
conf_str[1090] => Mux3.IN963
conf_str[1091] => Mux4.IN963
conf_str[1092] => Mux5.IN963
conf_str[1093] => Mux6.IN963
conf_str[1094] => Mux7.IN963
conf_str[1095] => Mux8.IN963
conf_str[1096] => Mux1.IN955
conf_str[1097] => Mux2.IN955
conf_str[1098] => Mux3.IN955
conf_str[1099] => Mux4.IN955
conf_str[1100] => Mux5.IN955
conf_str[1101] => Mux6.IN955
conf_str[1102] => Mux7.IN955
conf_str[1103] => Mux8.IN955
conf_str[1104] => Mux1.IN947
conf_str[1105] => Mux2.IN947
conf_str[1106] => Mux3.IN947
conf_str[1107] => Mux4.IN947
conf_str[1108] => Mux5.IN947
conf_str[1109] => Mux6.IN947
conf_str[1110] => Mux7.IN947
conf_str[1111] => Mux8.IN947
conf_str[1112] => Mux1.IN939
conf_str[1113] => Mux2.IN939
conf_str[1114] => Mux3.IN939
conf_str[1115] => Mux4.IN939
conf_str[1116] => Mux5.IN939
conf_str[1117] => Mux6.IN939
conf_str[1118] => Mux7.IN939
conf_str[1119] => Mux8.IN939
conf_str[1120] => Mux1.IN931
conf_str[1121] => Mux2.IN931
conf_str[1122] => Mux3.IN931
conf_str[1123] => Mux4.IN931
conf_str[1124] => Mux5.IN931
conf_str[1125] => Mux6.IN931
conf_str[1126] => Mux7.IN931
conf_str[1127] => Mux8.IN931
conf_str[1128] => Mux1.IN923
conf_str[1129] => Mux2.IN923
conf_str[1130] => Mux3.IN923
conf_str[1131] => Mux4.IN923
conf_str[1132] => Mux5.IN923
conf_str[1133] => Mux6.IN923
conf_str[1134] => Mux7.IN923
conf_str[1135] => Mux8.IN923
conf_str[1136] => Mux1.IN915
conf_str[1137] => Mux2.IN915
conf_str[1138] => Mux3.IN915
conf_str[1139] => Mux4.IN915
conf_str[1140] => Mux5.IN915
conf_str[1141] => Mux6.IN915
conf_str[1142] => Mux7.IN915
conf_str[1143] => Mux8.IN915
conf_str[1144] => Mux1.IN907
conf_str[1145] => Mux2.IN907
conf_str[1146] => Mux3.IN907
conf_str[1147] => Mux4.IN907
conf_str[1148] => Mux5.IN907
conf_str[1149] => Mux6.IN907
conf_str[1150] => Mux7.IN907
conf_str[1151] => Mux8.IN907
conf_str[1152] => Mux1.IN899
conf_str[1153] => Mux2.IN899
conf_str[1154] => Mux3.IN899
conf_str[1155] => Mux4.IN899
conf_str[1156] => Mux5.IN899
conf_str[1157] => Mux6.IN899
conf_str[1158] => Mux7.IN899
conf_str[1159] => Mux8.IN899
conf_str[1160] => Mux1.IN891
conf_str[1161] => Mux2.IN891
conf_str[1162] => Mux3.IN891
conf_str[1163] => Mux4.IN891
conf_str[1164] => Mux5.IN891
conf_str[1165] => Mux6.IN891
conf_str[1166] => Mux7.IN891
conf_str[1167] => Mux8.IN891
conf_str[1168] => Mux1.IN883
conf_str[1169] => Mux2.IN883
conf_str[1170] => Mux3.IN883
conf_str[1171] => Mux4.IN883
conf_str[1172] => Mux5.IN883
conf_str[1173] => Mux6.IN883
conf_str[1174] => Mux7.IN883
conf_str[1175] => Mux8.IN883
conf_str[1176] => Mux1.IN875
conf_str[1177] => Mux2.IN875
conf_str[1178] => Mux3.IN875
conf_str[1179] => Mux4.IN875
conf_str[1180] => Mux5.IN875
conf_str[1181] => Mux6.IN875
conf_str[1182] => Mux7.IN875
conf_str[1183] => Mux8.IN875
conf_str[1184] => Mux1.IN867
conf_str[1185] => Mux2.IN867
conf_str[1186] => Mux3.IN867
conf_str[1187] => Mux4.IN867
conf_str[1188] => Mux5.IN867
conf_str[1189] => Mux6.IN867
conf_str[1190] => Mux7.IN867
conf_str[1191] => Mux8.IN867
conf_str[1192] => Mux1.IN859
conf_str[1193] => Mux2.IN859
conf_str[1194] => Mux3.IN859
conf_str[1195] => Mux4.IN859
conf_str[1196] => Mux5.IN859
conf_str[1197] => Mux6.IN859
conf_str[1198] => Mux7.IN859
conf_str[1199] => Mux8.IN859
conf_str[1200] => Mux1.IN851
conf_str[1201] => Mux2.IN851
conf_str[1202] => Mux3.IN851
conf_str[1203] => Mux4.IN851
conf_str[1204] => Mux5.IN851
conf_str[1205] => Mux6.IN851
conf_str[1206] => Mux7.IN851
conf_str[1207] => Mux8.IN851
conf_str[1208] => Mux1.IN843
conf_str[1209] => Mux2.IN843
conf_str[1210] => Mux3.IN843
conf_str[1211] => Mux4.IN843
conf_str[1212] => Mux5.IN843
conf_str[1213] => Mux6.IN843
conf_str[1214] => Mux7.IN843
conf_str[1215] => Mux8.IN843
conf_str[1216] => Mux1.IN835
conf_str[1217] => Mux2.IN835
conf_str[1218] => Mux3.IN835
conf_str[1219] => Mux4.IN835
conf_str[1220] => Mux5.IN835
conf_str[1221] => Mux6.IN835
conf_str[1222] => Mux7.IN835
conf_str[1223] => Mux8.IN835
conf_str[1224] => Mux1.IN827
conf_str[1225] => Mux2.IN827
conf_str[1226] => Mux3.IN827
conf_str[1227] => Mux4.IN827
conf_str[1228] => Mux5.IN827
conf_str[1229] => Mux6.IN827
conf_str[1230] => Mux7.IN827
conf_str[1231] => Mux8.IN827
conf_str[1232] => Mux1.IN819
conf_str[1233] => Mux2.IN811
conf_str[1234] => Mux3.IN811
conf_str[1235] => Mux4.IN811
conf_str[1236] => Mux5.IN811
conf_str[1237] => Mux6.IN811
conf_str[1238] => Mux7.IN811
conf_str[1239] => Mux8.IN811
conf_addr[0] <= byte_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[1] <= byte_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[2] <= byte_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[3] <= byte_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[4] <= byte_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[5] <= byte_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[6] <= byte_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[7] <= byte_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[8] <= byte_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[9] <= byte_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
conf_chr[0] => ~NO_FANOUT~
conf_chr[1] => ~NO_FANOUT~
conf_chr[2] => ~NO_FANOUT~
conf_chr[3] => ~NO_FANOUT~
conf_chr[4] => ~NO_FANOUT~
conf_chr[5] => ~NO_FANOUT~
conf_chr[6] => ~NO_FANOUT~
conf_chr[7] => ~NO_FANOUT~
clk_sys => clk_sys.IN2
clk_sd => sd_dout[0]~reg0.CLK
clk_sd => sd_dout[1]~reg0.CLK
clk_sd => sd_dout[2]~reg0.CLK
clk_sd => sd_dout[3]~reg0.CLK
clk_sd => sd_dout[4]~reg0.CLK
clk_sd => sd_dout[5]~reg0.CLK
clk_sd => sd_dout[6]~reg0.CLK
clk_sd => sd_dout[7]~reg0.CLK
clk_sd => img_size[0]~reg0.CLK
clk_sd => img_size[1]~reg0.CLK
clk_sd => img_size[2]~reg0.CLK
clk_sd => img_size[3]~reg0.CLK
clk_sd => img_size[4]~reg0.CLK
clk_sd => img_size[5]~reg0.CLK
clk_sd => img_size[6]~reg0.CLK
clk_sd => img_size[7]~reg0.CLK
clk_sd => img_size[8]~reg0.CLK
clk_sd => img_size[9]~reg0.CLK
clk_sd => img_size[10]~reg0.CLK
clk_sd => img_size[11]~reg0.CLK
clk_sd => img_size[12]~reg0.CLK
clk_sd => img_size[13]~reg0.CLK
clk_sd => img_size[14]~reg0.CLK
clk_sd => img_size[15]~reg0.CLK
clk_sd => img_size[16]~reg0.CLK
clk_sd => img_size[17]~reg0.CLK
clk_sd => img_size[18]~reg0.CLK
clk_sd => img_size[19]~reg0.CLK
clk_sd => img_size[20]~reg0.CLK
clk_sd => img_size[21]~reg0.CLK
clk_sd => img_size[22]~reg0.CLK
clk_sd => img_size[23]~reg0.CLK
clk_sd => img_size[24]~reg0.CLK
clk_sd => img_size[25]~reg0.CLK
clk_sd => img_size[26]~reg0.CLK
clk_sd => img_size[27]~reg0.CLK
clk_sd => img_size[28]~reg0.CLK
clk_sd => img_size[29]~reg0.CLK
clk_sd => img_size[30]~reg0.CLK
clk_sd => img_size[31]~reg0.CLK
clk_sd => img_size[32]~reg0.CLK
clk_sd => img_size[33]~reg0.CLK
clk_sd => img_size[34]~reg0.CLK
clk_sd => img_size[35]~reg0.CLK
clk_sd => img_size[36]~reg0.CLK
clk_sd => img_size[37]~reg0.CLK
clk_sd => img_size[38]~reg0.CLK
clk_sd => img_size[39]~reg0.CLK
clk_sd => img_size[40]~reg0.CLK
clk_sd => img_size[41]~reg0.CLK
clk_sd => img_size[42]~reg0.CLK
clk_sd => img_size[43]~reg0.CLK
clk_sd => img_size[44]~reg0.CLK
clk_sd => img_size[45]~reg0.CLK
clk_sd => img_size[46]~reg0.CLK
clk_sd => img_size[47]~reg0.CLK
clk_sd => img_size[48]~reg0.CLK
clk_sd => img_size[49]~reg0.CLK
clk_sd => img_size[50]~reg0.CLK
clk_sd => img_size[51]~reg0.CLK
clk_sd => img_size[52]~reg0.CLK
clk_sd => img_size[53]~reg0.CLK
clk_sd => img_size[54]~reg0.CLK
clk_sd => img_size[55]~reg0.CLK
clk_sd => img_size[56]~reg0.CLK
clk_sd => img_size[57]~reg0.CLK
clk_sd => img_size[58]~reg0.CLK
clk_sd => img_size[59]~reg0.CLK
clk_sd => img_size[60]~reg0.CLK
clk_sd => img_size[61]~reg0.CLK
clk_sd => img_size[62]~reg0.CLK
clk_sd => img_size[63]~reg0.CLK
clk_sd => sd_block.acmd[0].CLK
clk_sd => sd_block.acmd[1].CLK
clk_sd => sd_block.acmd[2].CLK
clk_sd => sd_block.acmd[3].CLK
clk_sd => sd_block.acmd[4].CLK
clk_sd => sd_block.acmd[5].CLK
clk_sd => sd_block.acmd[6].CLK
clk_sd => sd_block.acmd[7].CLK
clk_sd => sd_ack_x[0]~reg0.CLK
clk_sd => sd_ack_x[1]~reg0.CLK
clk_sd => sd_ack_conf~reg0.CLK
clk_sd => sd_ack~reg0.CLK
clk_sd => sd_block.abyte_cnt[0].CLK
clk_sd => sd_block.abyte_cnt[1].CLK
clk_sd => sd_block.abyte_cnt[2].CLK
clk_sd => sd_block.abyte_cnt[3].CLK
clk_sd => sd_block.abyte_cnt[4].CLK
clk_sd => sd_block.abyte_cnt[5].CLK
clk_sd => sd_block.abyte_cnt[6].CLK
clk_sd => sd_block.abyte_cnt[7].CLK
clk_sd => img_mounted[0]~reg0.CLK
clk_sd => img_mounted[1]~reg0.CLK
clk_sd => sd_block.sd_wrD[0].CLK
clk_sd => sd_block.sd_wrD[1].CLK
clk_sd => sd_din_strobe~reg0.CLK
clk_sd => sd_buff_addr[0]~reg0.CLK
clk_sd => sd_buff_addr[1]~reg0.CLK
clk_sd => sd_buff_addr[2]~reg0.CLK
clk_sd => sd_buff_addr[3]~reg0.CLK
clk_sd => sd_buff_addr[4]~reg0.CLK
clk_sd => sd_buff_addr[5]~reg0.CLK
clk_sd => sd_buff_addr[6]~reg0.CLK
clk_sd => sd_buff_addr[7]~reg0.CLK
clk_sd => sd_buff_addr[8]~reg0.CLK
clk_sd => sd_dout_strobe~reg0.CLK
clk_sd => sd_block.spi_transfer_end.CLK
clk_sd => sd_block.spi_transfer_endD.CLK
clk_sd => sd_block.spi_receiver_strobe.CLK
clk_sd => sd_block.spi_receiver_strobeD.CLK
SPI_CLK => spi_receiver_strobe_r.CLK
SPI_CLK => spi_byte_in[0].CLK
SPI_CLK => spi_byte_in[1].CLK
SPI_CLK => spi_byte_in[2].CLK
SPI_CLK => spi_byte_in[3].CLK
SPI_CLK => spi_byte_in[4].CLK
SPI_CLK => spi_byte_in[5].CLK
SPI_CLK => spi_byte_in[6].CLK
SPI_CLK => spi_byte_in[7].CLK
SPI_CLK => sbuf[0].CLK
SPI_CLK => sbuf[1].CLK
SPI_CLK => sbuf[2].CLK
SPI_CLK => sbuf[3].CLK
SPI_CLK => sbuf[4].CLK
SPI_CLK => sbuf[5].CLK
SPI_CLK => sbuf[6].CLK
SPI_CLK => spi_transfer_end_r.CLK
SPI_CLK => spi_transmitter.ps2_kbd_rx_strobeD.CLK
SPI_CLK => spi_transmitter.ps2_mouse_rx_strobeD.CLK
SPI_CLK => spi_transmitter.drive_sel_r[0].CLK
SPI_CLK => spi_transmitter.drive_sel_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[0].CLK
SPI_CLK => spi_transmitter.sd_lba_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[2].CLK
SPI_CLK => spi_transmitter.sd_lba_r[3].CLK
SPI_CLK => spi_transmitter.sd_lba_r[4].CLK
SPI_CLK => spi_transmitter.sd_lba_r[5].CLK
SPI_CLK => spi_transmitter.sd_lba_r[6].CLK
SPI_CLK => spi_transmitter.sd_lba_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[8].CLK
SPI_CLK => spi_transmitter.sd_lba_r[9].CLK
SPI_CLK => spi_transmitter.sd_lba_r[10].CLK
SPI_CLK => spi_transmitter.sd_lba_r[11].CLK
SPI_CLK => spi_transmitter.sd_lba_r[12].CLK
SPI_CLK => spi_transmitter.sd_lba_r[13].CLK
SPI_CLK => spi_transmitter.sd_lba_r[14].CLK
SPI_CLK => spi_transmitter.sd_lba_r[15].CLK
SPI_CLK => spi_transmitter.sd_lba_r[16].CLK
SPI_CLK => spi_transmitter.sd_lba_r[17].CLK
SPI_CLK => spi_transmitter.sd_lba_r[18].CLK
SPI_CLK => spi_transmitter.sd_lba_r[19].CLK
SPI_CLK => spi_transmitter.sd_lba_r[20].CLK
SPI_CLK => spi_transmitter.sd_lba_r[21].CLK
SPI_CLK => spi_transmitter.sd_lba_r[22].CLK
SPI_CLK => spi_transmitter.sd_lba_r[23].CLK
SPI_CLK => spi_transmitter.sd_lba_r[24].CLK
SPI_CLK => spi_transmitter.sd_lba_r[25].CLK
SPI_CLK => spi_transmitter.sd_lba_r[26].CLK
SPI_CLK => spi_transmitter.sd_lba_r[27].CLK
SPI_CLK => spi_transmitter.sd_lba_r[28].CLK
SPI_CLK => spi_transmitter.sd_lba_r[29].CLK
SPI_CLK => spi_transmitter.sd_lba_r[30].CLK
SPI_CLK => spi_transmitter.sd_lba_r[31].CLK
SPI_CLK => cmd[0].CLK
SPI_CLK => cmd[1].CLK
SPI_CLK => cmd[2].CLK
SPI_CLK => cmd[3].CLK
SPI_CLK => cmd[4].CLK
SPI_CLK => cmd[5].CLK
SPI_CLK => cmd[6].CLK
SPI_CLK => cmd[7].CLK
SPI_CLK => spi_byte_out[0].CLK
SPI_CLK => spi_byte_out[1].CLK
SPI_CLK => spi_byte_out[2].CLK
SPI_CLK => spi_byte_out[3].CLK
SPI_CLK => spi_byte_out[4].CLK
SPI_CLK => spi_byte_out[5].CLK
SPI_CLK => spi_byte_out[6].CLK
SPI_CLK => spi_byte_out[7].CLK
SPI_CLK => byte_cnt[0].CLK
SPI_CLK => byte_cnt[1].CLK
SPI_CLK => byte_cnt[2].CLK
SPI_CLK => byte_cnt[3].CLK
SPI_CLK => byte_cnt[4].CLK
SPI_CLK => byte_cnt[5].CLK
SPI_CLK => byte_cnt[6].CLK
SPI_CLK => byte_cnt[7].CLK
SPI_CLK => byte_cnt[8].CLK
SPI_CLK => byte_cnt[9].CLK
SPI_CLK => bit_cnt[0].CLK
SPI_CLK => bit_cnt[1].CLK
SPI_CLK => bit_cnt[2].CLK
SPI_CLK => serial_out_rptr[0].CLK
SPI_CLK => serial_out_rptr[1].CLK
SPI_CLK => serial_out_rptr[2].CLK
SPI_CLK => serial_out_rptr[3].CLK
SPI_CLK => serial_out_rptr[4].CLK
SPI_CLK => serial_out_rptr[5].CLK
SPI_CLK => SPI_MISO~reg0.CLK
SPI_CLK => SPI_MISO~en.CLK
SPI_SS_IO => spi_byte_in[0].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[1].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[2].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[3].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[4].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[5].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[6].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[7].OUTPUTSELECT
SPI_SS_IO => spi_transfer_end_r.PRESET
SPI_SS_IO => spi_byte_out[0].ALOAD
SPI_SS_IO => spi_byte_out[1].ALOAD
SPI_SS_IO => spi_byte_out[2].ALOAD
SPI_SS_IO => spi_byte_out[3].ALOAD
SPI_SS_IO => spi_byte_out[4].ALOAD
SPI_SS_IO => spi_byte_out[5].ALOAD
SPI_SS_IO => spi_byte_out[6].ALOAD
SPI_SS_IO => spi_byte_out[7].ALOAD
SPI_SS_IO => SPI_MISO~en.ACLR
SPI_SS_IO => byte_cnt[0].ACLR
SPI_SS_IO => byte_cnt[1].ACLR
SPI_SS_IO => byte_cnt[2].ACLR
SPI_SS_IO => byte_cnt[3].ACLR
SPI_SS_IO => byte_cnt[4].ACLR
SPI_SS_IO => byte_cnt[5].ACLR
SPI_SS_IO => byte_cnt[6].ACLR
SPI_SS_IO => byte_cnt[7].ACLR
SPI_SS_IO => byte_cnt[8].ACLR
SPI_SS_IO => byte_cnt[9].ACLR
SPI_SS_IO => bit_cnt[0].ACLR
SPI_SS_IO => bit_cnt[1].ACLR
SPI_SS_IO => bit_cnt[2].ACLR
SPI_SS_IO => cmd[7].ENA
SPI_SS_IO => cmd[6].ENA
SPI_SS_IO => cmd[5].ENA
SPI_SS_IO => cmd[4].ENA
SPI_SS_IO => cmd[3].ENA
SPI_SS_IO => cmd[2].ENA
SPI_SS_IO => cmd[1].ENA
SPI_SS_IO => cmd[0].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[31].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[30].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[29].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[28].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[27].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[26].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[25].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[24].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[23].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[22].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[21].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[20].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[19].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[18].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[17].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[16].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[15].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[14].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[13].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[12].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[11].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[10].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[9].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[8].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[7].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[6].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[5].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[4].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[3].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[2].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[1].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[0].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[1].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[0].ENA
SPI_SS_IO => spi_transmitter.ps2_mouse_rx_strobeD.ENA
SPI_SS_IO => spi_transmitter.ps2_kbd_rx_strobeD.ENA
SPI_SS_IO => sbuf[6].ENA
SPI_SS_IO => sbuf[5].ENA
SPI_SS_IO => sbuf[4].ENA
SPI_SS_IO => sbuf[3].ENA
SPI_SS_IO => sbuf[2].ENA
SPI_SS_IO => sbuf[1].ENA
SPI_SS_IO => sbuf[0].ENA
SPI_SS_IO => spi_receiver_strobe_r.ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI => always6.DATAB
SPI_MOSI => sbuf.DATAB
SPI_MOSI => spi_byte_in.DATAB
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[8] <= joystick_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[9] <= joystick_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[10] <= joystick_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[11] <= joystick_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[12] <= joystick_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[13] <= joystick_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[14] <= joystick_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[15] <= joystick_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[16] <= joystick_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[17] <= joystick_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[18] <= joystick_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[19] <= joystick_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[20] <= joystick_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[21] <= joystick_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[22] <= joystick_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[23] <= joystick_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[24] <= joystick_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[25] <= joystick_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[26] <= joystick_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[27] <= joystick_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[28] <= joystick_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[29] <= joystick_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[30] <= joystick_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[31] <= joystick_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[8] <= joystick_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[9] <= joystick_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[10] <= joystick_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[11] <= joystick_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[12] <= joystick_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[13] <= joystick_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[14] <= joystick_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[15] <= joystick_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[16] <= joystick_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[17] <= joystick_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[18] <= joystick_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[19] <= joystick_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[20] <= joystick_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[21] <= joystick_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[22] <= joystick_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[23] <= joystick_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[24] <= joystick_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[25] <= joystick_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[26] <= joystick_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[27] <= joystick_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[28] <= joystick_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[29] <= joystick_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[30] <= joystick_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[31] <= joystick_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[0] <= joystick_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[1] <= joystick_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[2] <= joystick_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[3] <= joystick_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[4] <= joystick_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[5] <= joystick_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[6] <= joystick_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[7] <= joystick_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[8] <= joystick_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[9] <= joystick_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[10] <= joystick_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[11] <= joystick_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[12] <= joystick_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[13] <= joystick_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[14] <= joystick_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[15] <= joystick_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[16] <= joystick_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[17] <= joystick_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[18] <= joystick_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[19] <= joystick_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[20] <= joystick_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[21] <= joystick_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[22] <= joystick_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[23] <= joystick_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[24] <= joystick_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[25] <= joystick_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[26] <= joystick_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[27] <= joystick_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[28] <= joystick_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[29] <= joystick_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[30] <= joystick_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[31] <= joystick_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[0] <= joystick_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[1] <= joystick_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[2] <= joystick_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[3] <= joystick_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[4] <= joystick_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[5] <= joystick_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[6] <= joystick_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[7] <= joystick_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[8] <= joystick_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[9] <= joystick_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[10] <= joystick_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[11] <= joystick_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[12] <= joystick_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[13] <= joystick_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[14] <= joystick_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[15] <= joystick_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[16] <= joystick_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[17] <= joystick_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[18] <= joystick_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[19] <= joystick_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[20] <= joystick_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[21] <= joystick_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[22] <= joystick_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[23] <= joystick_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[24] <= joystick_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[25] <= joystick_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[26] <= joystick_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[27] <= joystick_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[28] <= joystick_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[29] <= joystick_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[30] <= joystick_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[31] <= joystick_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[0] <= joystick_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[1] <= joystick_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[2] <= joystick_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[3] <= joystick_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[4] <= joystick_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[5] <= joystick_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[6] <= joystick_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[7] <= joystick_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[8] <= joystick_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[9] <= joystick_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[10] <= joystick_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[11] <= joystick_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[12] <= joystick_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[13] <= joystick_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[14] <= joystick_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[15] <= joystick_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[16] <= joystick_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[17] <= joystick_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[18] <= joystick_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[19] <= joystick_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[20] <= joystick_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[21] <= joystick_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[22] <= joystick_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[23] <= joystick_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[24] <= joystick_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[25] <= joystick_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[26] <= joystick_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[27] <= joystick_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[28] <= joystick_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[29] <= joystick_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[30] <= joystick_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[31] <= joystick_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[16] <= joystick_analog_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[17] <= joystick_analog_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[18] <= joystick_analog_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[19] <= joystick_analog_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[20] <= joystick_analog_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[21] <= joystick_analog_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[22] <= joystick_analog_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[23] <= joystick_analog_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[24] <= joystick_analog_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[25] <= joystick_analog_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[26] <= joystick_analog_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[27] <= joystick_analog_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[28] <= joystick_analog_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[29] <= joystick_analog_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[30] <= joystick_analog_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[31] <= joystick_analog_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[16] <= joystick_analog_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[17] <= joystick_analog_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[18] <= joystick_analog_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[19] <= joystick_analog_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[20] <= joystick_analog_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[21] <= joystick_analog_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[22] <= joystick_analog_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[23] <= joystick_analog_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[24] <= joystick_analog_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[25] <= joystick_analog_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[26] <= joystick_analog_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[27] <= joystick_analog_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[28] <= joystick_analog_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[29] <= joystick_analog_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[30] <= joystick_analog_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[31] <= joystick_analog_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
no_csync <= but_sw[6].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[32] <= status[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[33] <= status[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[34] <= status[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[35] <= status[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[36] <= status[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[37] <= status[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[38] <= status[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[39] <= status[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[40] <= status[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[41] <= status[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[42] <= status[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[43] <= status[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[44] <= status[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[45] <= status[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[46] <= status[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[47] <= status[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[48] <= status[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[49] <= status[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[50] <= status[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[51] <= status[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[52] <= status[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[53] <= status[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[54] <= status[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[55] <= status[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[56] <= status[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[57] <= status[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[58] <= status[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[59] <= status[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[60] <= status[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[61] <= status[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[62] <= status[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[63] <= status[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[0] <= rtc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[1] <= rtc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[2] <= rtc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[3] <= rtc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[4] <= rtc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[5] <= rtc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[6] <= rtc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[7] <= rtc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[8] <= rtc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[9] <= rtc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[10] <= rtc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[11] <= rtc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[12] <= rtc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[13] <= rtc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[14] <= rtc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[15] <= rtc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[16] <= rtc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[17] <= rtc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[18] <= rtc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[19] <= rtc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[20] <= rtc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[21] <= rtc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[22] <= rtc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[23] <= rtc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[24] <= rtc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[25] <= rtc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[26] <= rtc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[27] <= rtc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[28] <= rtc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[29] <= rtc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[30] <= rtc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[31] <= rtc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[32] <= rtc[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[33] <= rtc[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[34] <= rtc[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[35] <= rtc[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[36] <= rtc[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[37] <= rtc[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[38] <= rtc[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[39] <= rtc[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[40] <= rtc[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[41] <= rtc[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[42] <= rtc[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[43] <= rtc[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[44] <= rtc[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[45] <= rtc[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[46] <= rtc[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[47] <= rtc[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[48] <= rtc[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[49] <= rtc[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[50] <= rtc[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[51] <= rtc[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[52] <= rtc[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[53] <= rtc[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[54] <= rtc[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[55] <= rtc[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[56] <= rtc[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[57] <= rtc[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[58] <= rtc[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[59] <= rtc[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[60] <= rtc[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[61] <= rtc[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[62] <= rtc[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[63] <= rtc[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => sd_lba_r.DATAB
sd_lba[1] => sd_lba_r.DATAB
sd_lba[2] => sd_lba_r.DATAB
sd_lba[3] => sd_lba_r.DATAB
sd_lba[4] => sd_lba_r.DATAB
sd_lba[5] => sd_lba_r.DATAB
sd_lba[6] => sd_lba_r.DATAB
sd_lba[7] => sd_lba_r.DATAB
sd_lba[8] => sd_lba_r.DATAB
sd_lba[9] => sd_lba_r.DATAB
sd_lba[10] => sd_lba_r.DATAB
sd_lba[11] => sd_lba_r.DATAB
sd_lba[12] => sd_lba_r.DATAB
sd_lba[13] => sd_lba_r.DATAB
sd_lba[14] => sd_lba_r.DATAB
sd_lba[15] => sd_lba_r.DATAB
sd_lba[16] => sd_lba_r.DATAB
sd_lba[17] => sd_lba_r.DATAB
sd_lba[18] => sd_lba_r.DATAB
sd_lba[19] => sd_lba_r.DATAB
sd_lba[20] => sd_lba_r.DATAB
sd_lba[21] => sd_lba_r.DATAB
sd_lba[22] => sd_lba_r.DATAB
sd_lba[23] => sd_lba_r.DATAB
sd_lba[24] => sd_lba_r.DATAB
sd_lba[25] => sd_lba_r.DATAB
sd_lba[26] => sd_lba_r.DATAB
sd_lba[27] => sd_lba_r.DATAB
sd_lba[28] => sd_lba_r.DATAB
sd_lba[29] => sd_lba_r.DATAB
sd_lba[30] => sd_lba_r.DATAB
sd_lba[31] => sd_lba_r.DATAB
sd_rd[0] => sd_cmd[0].DATAA
sd_rd[1] => always0.IN0
sd_rd[1] => sd_cmd[0].DATAB
sd_wr[0] => sd_cmd[1].DATAA
sd_wr[0] => always9.IN1
sd_wr[0] => sd_block.sd_wrD[0].DATAIN
sd_wr[1] => always0.IN1
sd_wr[1] => sd_cmd[1].DATAB
sd_wr[1] => always9.IN1
sd_wr[1] => sd_block.sd_wrD[1].DATAIN
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_x[0] <= sd_ack_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_x[1] <= sd_ack_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => spi_byte_out.DATAB
sd_sdhc => spi_byte_out.DATAB
sd_dout[0] <= sd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= sd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= sd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= sd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= sd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= sd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= sd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= sd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout_strobe <= sd_dout_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_din[0] => Selector7.IN13
sd_din[1] => Selector6.IN13
sd_din[2] => Selector5.IN13
sd_din[3] => Selector4.IN13
sd_din[4] => Selector3.IN13
sd_din[5] => Selector2.IN13
sd_din[6] => Selector1.IN13
sd_din[7] => Selector0.IN15
sd_din_strobe <= sd_din_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[0] <= img_mounted[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[1] <= img_mounted[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[32] <= img_size[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[33] <= img_size[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[34] <= img_size[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[35] <= img_size[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[36] <= img_size[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[37] <= img_size[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[38] <= img_size[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[39] <= img_size[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[40] <= img_size[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[41] <= img_size[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[42] <= img_size[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[43] <= img_size[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[44] <= img_size[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[45] <= img_size[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[46] <= img_size[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[47] <= img_size[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[48] <= img_size[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[49] <= img_size[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[50] <= img_size[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[51] <= img_size[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[52] <= img_size[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[53] <= img_size[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[54] <= img_size[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[55] <= img_size[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[56] <= img_size[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[57] <= img_size[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[58] <= img_size[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[59] <= img_size[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[60] <= img_size[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[61] <= img_size[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[62] <= img_size[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[63] <= img_size[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= user_io_ps2:ps2_kbd.ps2_clk_o
ps2_kbd_data <= user_io_ps2:ps2_kbd.ps2_data_o
ps2_kbd_clk_i => ps2_kbd_clk_i.IN1
ps2_kbd_data_i => ps2_kbd_data_i.IN1
ps2_mouse_clk <= user_io_ps2:ps2_mouse.ps2_clk_o
ps2_mouse_data <= user_io_ps2:ps2_mouse.ps2_data_o
ps2_mouse_clk_i => ps2_mouse_clk_i.IN1
ps2_mouse_data_i => ps2_mouse_data_i.IN1
key_pressed <= key_pressed~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_extended <= key_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_strobe <= key_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
kbd_out_data[0] => ~NO_FANOUT~
kbd_out_data[1] => ~NO_FANOUT~
kbd_out_data[2] => ~NO_FANOUT~
kbd_out_data[3] => ~NO_FANOUT~
kbd_out_data[4] => ~NO_FANOUT~
kbd_out_data[5] => ~NO_FANOUT~
kbd_out_data[6] => ~NO_FANOUT~
kbd_out_data[7] => ~NO_FANOUT~
kbd_out_strobe => ~NO_FANOUT~
mouse_x[0] <= mouse_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[1] <= mouse_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[2] <= mouse_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[3] <= mouse_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[4] <= mouse_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[5] <= mouse_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[6] <= mouse_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[7] <= mouse_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[8] <= mouse_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[0] <= mouse_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[1] <= mouse_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[2] <= mouse_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[3] <= mouse_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[4] <= mouse_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[5] <= mouse_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[6] <= mouse_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[7] <= mouse_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[8] <= mouse_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[0] <= mouse_z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[1] <= mouse_z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[2] <= mouse_z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[3] <= mouse_z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[0] <= mouse_flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[1] <= mouse_flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[2] <= mouse_flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[3] <= mouse_flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[4] <= mouse_flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[5] <= mouse_flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[6] <= mouse_flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[7] <= mouse_flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_strobe <= mouse_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_idx <= mouse_idx~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data[0] => serial_out_fifo.data_a[0].DATAIN
serial_data[0] => serial_out_fifo.DATAIN
serial_data[1] => serial_out_fifo.data_a[1].DATAIN
serial_data[1] => serial_out_fifo.DATAIN1
serial_data[2] => serial_out_fifo.data_a[2].DATAIN
serial_data[2] => serial_out_fifo.DATAIN2
serial_data[3] => serial_out_fifo.data_a[3].DATAIN
serial_data[3] => serial_out_fifo.DATAIN3
serial_data[4] => serial_out_fifo.data_a[4].DATAIN
serial_data[4] => serial_out_fifo.DATAIN4
serial_data[5] => serial_out_fifo.data_a[5].DATAIN
serial_data[5] => serial_out_fifo.DATAIN5
serial_data[6] => serial_out_fifo.data_a[6].DATAIN
serial_data[6] => serial_out_fifo.DATAIN6
serial_data[7] => serial_out_fifo.data_a[7].DATAIN
serial_data[7] => serial_out_fifo.DATAIN7
serial_strobe => serial_out_fifo.we_a.CLK
serial_strobe => serial_out_fifo.waddr_a[5].CLK
serial_strobe => serial_out_fifo.waddr_a[4].CLK
serial_strobe => serial_out_fifo.waddr_a[3].CLK
serial_strobe => serial_out_fifo.waddr_a[2].CLK
serial_strobe => serial_out_fifo.waddr_a[1].CLK
serial_strobe => serial_out_fifo.waddr_a[0].CLK
serial_strobe => serial_out_fifo.data_a[7].CLK
serial_strobe => serial_out_fifo.data_a[6].CLK
serial_strobe => serial_out_fifo.data_a[5].CLK
serial_strobe => serial_out_fifo.data_a[4].CLK
serial_strobe => serial_out_fifo.data_a[3].CLK
serial_strobe => serial_out_fifo.data_a[2].CLK
serial_strobe => serial_out_fifo.data_a[1].CLK
serial_strobe => serial_out_fifo.data_a[0].CLK
serial_strobe => serial_out_wptr[0].CLK
serial_strobe => serial_out_wptr[1].CLK
serial_strobe => serial_out_wptr[2].CLK
serial_strobe => serial_out_wptr[3].CLK
serial_strobe => serial_out_wptr[4].CLK
serial_strobe => serial_out_wptr[5].CLK
serial_strobe => serial_out_fifo.CLK0


|Zaxxon_MiST|user_io:user_io|user_io_ps2:ps2_kbd
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[3].CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_rptr[3].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_wptr[3].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_wptr[3].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|user_io:user_io|user_io_ps2:ps2_mouse
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|data_io:data_io
clk_sys => DATA_OUT.filepos[0].CLK
clk_sys => DATA_OUT.filepos[1].CLK
clk_sys => DATA_OUT.filepos[2].CLK
clk_sys => DATA_OUT.filepos[3].CLK
clk_sys => DATA_OUT.filepos[4].CLK
clk_sys => DATA_OUT.filepos[5].CLK
clk_sys => DATA_OUT.filepos[6].CLK
clk_sys => DATA_OUT.filepos[7].CLK
clk_sys => DATA_OUT.filepos[8].CLK
clk_sys => DATA_OUT.filepos[9].CLK
clk_sys => DATA_OUT.filepos[10].CLK
clk_sys => DATA_OUT.filepos[11].CLK
clk_sys => DATA_OUT.filepos[12].CLK
clk_sys => DATA_OUT.filepos[13].CLK
clk_sys => DATA_OUT.filepos[14].CLK
clk_sys => DATA_OUT.filepos[15].CLK
clk_sys => DATA_OUT.filepos[16].CLK
clk_sys => DATA_OUT.filepos[17].CLK
clk_sys => DATA_OUT.filepos[18].CLK
clk_sys => DATA_OUT.filepos[19].CLK
clk_sys => DATA_OUT.filepos[20].CLK
clk_sys => DATA_OUT.filepos[21].CLK
clk_sys => DATA_OUT.filepos[22].CLK
clk_sys => DATA_OUT.filepos[23].CLK
clk_sys => DATA_OUT.filepos[24].CLK
clk_sys => DATA_OUT.filepos[25].CLK
clk_sys => DATA_OUT.filepos[26].CLK
clk_sys => DATA_OUT.filepos[27].CLK
clk_sys => DATA_OUT.filepos[28].CLK
clk_sys => DATA_OUT.filepos[29].CLK
clk_sys => DATA_OUT.filepos[30].CLK
clk_sys => DATA_OUT.filepos[31].CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => DATA_OUT.addr[0].CLK
clk_sys => DATA_OUT.addr[1].CLK
clk_sys => DATA_OUT.addr[2].CLK
clk_sys => DATA_OUT.addr[3].CLK
clk_sys => DATA_OUT.addr[4].CLK
clk_sys => DATA_OUT.addr[5].CLK
clk_sys => DATA_OUT.addr[6].CLK
clk_sys => DATA_OUT.addr[7].CLK
clk_sys => DATA_OUT.addr[8].CLK
clk_sys => DATA_OUT.addr[9].CLK
clk_sys => DATA_OUT.addr[10].CLK
clk_sys => DATA_OUT.addr[11].CLK
clk_sys => DATA_OUT.addr[12].CLK
clk_sys => DATA_OUT.addr[13].CLK
clk_sys => DATA_OUT.addr[14].CLK
clk_sys => DATA_OUT.addr[15].CLK
clk_sys => DATA_OUT.addr[16].CLK
clk_sys => DATA_OUT.addr[17].CLK
clk_sys => DATA_OUT.addr[18].CLK
clk_sys => DATA_OUT.addr[19].CLK
clk_sys => DATA_OUT.addr[20].CLK
clk_sys => DATA_OUT.addr[21].CLK
clk_sys => DATA_OUT.addr[22].CLK
clk_sys => DATA_OUT.addr[23].CLK
clk_sys => DATA_OUT.addr[24].CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => DATA_OUT.wr_int_qspi.CLK
clk_sys => DATA_OUT.rd_int.CLK
clk_sys => ioctl_upload~reg0.CLK
clk_sys => DATA_OUT.wr_int_direct.CLK
clk_sys => DATA_OUT.wr_int.CLK
clk_sys => ioctl_download~reg0.CLK
clk_sys => ioctl_wr~reg0.CLK
clk_sys => DATA_OUT.addr_resetD2.CLK
clk_sys => DATA_OUT.addr_resetD.CLK
clk_sys => DATA_OUT.rclk3D2.CLK
clk_sys => DATA_OUT.rclk3D.CLK
clk_sys => DATA_OUT.rclk2D2.CLK
clk_sys => DATA_OUT.rclk2D.CLK
clk_sys => DATA_OUT.rclkD2.CLK
clk_sys => DATA_OUT.rclkD.CLK
SPI_SCK => downloading_reg.CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => ioctl_fileext[0]~reg0.CLK
SPI_SCK => ioctl_fileext[1]~reg0.CLK
SPI_SCK => ioctl_fileext[2]~reg0.CLK
SPI_SCK => ioctl_fileext[3]~reg0.CLK
SPI_SCK => ioctl_fileext[4]~reg0.CLK
SPI_SCK => ioctl_fileext[5]~reg0.CLK
SPI_SCK => ioctl_fileext[6]~reg0.CLK
SPI_SCK => ioctl_fileext[7]~reg0.CLK
SPI_SCK => ioctl_fileext[8]~reg0.CLK
SPI_SCK => ioctl_fileext[9]~reg0.CLK
SPI_SCK => ioctl_fileext[10]~reg0.CLK
SPI_SCK => ioctl_fileext[11]~reg0.CLK
SPI_SCK => ioctl_fileext[12]~reg0.CLK
SPI_SCK => ioctl_fileext[13]~reg0.CLK
SPI_SCK => ioctl_fileext[14]~reg0.CLK
SPI_SCK => ioctl_fileext[15]~reg0.CLK
SPI_SCK => ioctl_fileext[16]~reg0.CLK
SPI_SCK => ioctl_fileext[17]~reg0.CLK
SPI_SCK => ioctl_fileext[18]~reg0.CLK
SPI_SCK => ioctl_fileext[19]~reg0.CLK
SPI_SCK => ioctl_fileext[20]~reg0.CLK
SPI_SCK => ioctl_fileext[21]~reg0.CLK
SPI_SCK => ioctl_fileext[22]~reg0.CLK
SPI_SCK => ioctl_fileext[23]~reg0.CLK
SPI_SCK => ioctl_filesize[0]~reg0.CLK
SPI_SCK => ioctl_filesize[1]~reg0.CLK
SPI_SCK => ioctl_filesize[2]~reg0.CLK
SPI_SCK => ioctl_filesize[3]~reg0.CLK
SPI_SCK => ioctl_filesize[4]~reg0.CLK
SPI_SCK => ioctl_filesize[5]~reg0.CLK
SPI_SCK => ioctl_filesize[6]~reg0.CLK
SPI_SCK => ioctl_filesize[7]~reg0.CLK
SPI_SCK => ioctl_filesize[8]~reg0.CLK
SPI_SCK => ioctl_filesize[9]~reg0.CLK
SPI_SCK => ioctl_filesize[10]~reg0.CLK
SPI_SCK => ioctl_filesize[11]~reg0.CLK
SPI_SCK => ioctl_filesize[12]~reg0.CLK
SPI_SCK => ioctl_filesize[13]~reg0.CLK
SPI_SCK => ioctl_filesize[14]~reg0.CLK
SPI_SCK => ioctl_filesize[15]~reg0.CLK
SPI_SCK => ioctl_filesize[16]~reg0.CLK
SPI_SCK => ioctl_filesize[17]~reg0.CLK
SPI_SCK => ioctl_filesize[18]~reg0.CLK
SPI_SCK => ioctl_filesize[19]~reg0.CLK
SPI_SCK => ioctl_filesize[20]~reg0.CLK
SPI_SCK => ioctl_filesize[21]~reg0.CLK
SPI_SCK => ioctl_filesize[22]~reg0.CLK
SPI_SCK => ioctl_filesize[23]~reg0.CLK
SPI_SCK => ioctl_filesize[24]~reg0.CLK
SPI_SCK => ioctl_filesize[25]~reg0.CLK
SPI_SCK => ioctl_filesize[26]~reg0.CLK
SPI_SCK => ioctl_filesize[27]~reg0.CLK
SPI_SCK => ioctl_filesize[28]~reg0.CLK
SPI_SCK => ioctl_filesize[29]~reg0.CLK
SPI_SCK => ioctl_filesize[30]~reg0.CLK
SPI_SCK => ioctl_filesize[31]~reg0.CLK
SPI_SCK => uploading_reg.CLK
SPI_SCK => addr_reset.CLK
SPI_SCK => rclk.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => bytecnt[0].CLK
SPI_SCK => bytecnt[1].CLK
SPI_SCK => bytecnt[2].CLK
SPI_SCK => bytecnt[3].CLK
SPI_SCK => bytecnt[4].CLK
SPI_SCK => bytecnt[5].CLK
SPI_SCK => bytecnt[6].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[0].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[1].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[2].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[3].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[4].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[5].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[6].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[7].CLK
SPI_SCK => reg_do.CLK
SPI_SCK => reg_do~en.CLK
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => bytecnt[0].ACLR
SPI_SS2 => bytecnt[1].ACLR
SPI_SS2 => bytecnt[2].ACLR
SPI_SS2 => bytecnt[3].ACLR
SPI_SS2 => bytecnt[4].ACLR
SPI_SS2 => bytecnt[5].ACLR
SPI_SS2 => bytecnt[6].ACLR
SPI_SS2 => reg_do~en.ACLR
SPI_SS2 => SPI_TRANSMITTER.dout_r[7].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[6].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[5].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[4].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[3].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[2].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[1].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[0].ENA
SPI_SS2 => sbuf[6].ENA
SPI_SS2 => sbuf[5].ENA
SPI_SS2 => sbuf[4].ENA
SPI_SS2 => sbuf[3].ENA
SPI_SS2 => sbuf[2].ENA
SPI_SS2 => sbuf[1].ENA
SPI_SS2 => sbuf[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => rclk.ENA
SPI_SS2 => addr_reset.ENA
SPI_SS2 => uploading_reg.ENA
SPI_SS2 => ioctl_filesize[31]~reg0.ENA
SPI_SS2 => ioctl_filesize[30]~reg0.ENA
SPI_SS2 => ioctl_filesize[29]~reg0.ENA
SPI_SS2 => ioctl_filesize[28]~reg0.ENA
SPI_SS2 => ioctl_filesize[27]~reg0.ENA
SPI_SS2 => ioctl_filesize[26]~reg0.ENA
SPI_SS2 => ioctl_filesize[25]~reg0.ENA
SPI_SS2 => ioctl_filesize[24]~reg0.ENA
SPI_SS2 => ioctl_filesize[23]~reg0.ENA
SPI_SS2 => ioctl_filesize[22]~reg0.ENA
SPI_SS2 => ioctl_filesize[21]~reg0.ENA
SPI_SS2 => ioctl_filesize[20]~reg0.ENA
SPI_SS2 => ioctl_filesize[19]~reg0.ENA
SPI_SS2 => ioctl_filesize[18]~reg0.ENA
SPI_SS2 => ioctl_filesize[17]~reg0.ENA
SPI_SS2 => ioctl_filesize[16]~reg0.ENA
SPI_SS2 => ioctl_filesize[15]~reg0.ENA
SPI_SS2 => ioctl_filesize[14]~reg0.ENA
SPI_SS2 => ioctl_filesize[13]~reg0.ENA
SPI_SS2 => ioctl_filesize[12]~reg0.ENA
SPI_SS2 => ioctl_filesize[11]~reg0.ENA
SPI_SS2 => ioctl_filesize[10]~reg0.ENA
SPI_SS2 => ioctl_filesize[9]~reg0.ENA
SPI_SS2 => ioctl_filesize[8]~reg0.ENA
SPI_SS2 => ioctl_filesize[7]~reg0.ENA
SPI_SS2 => ioctl_filesize[6]~reg0.ENA
SPI_SS2 => ioctl_filesize[5]~reg0.ENA
SPI_SS2 => ioctl_filesize[4]~reg0.ENA
SPI_SS2 => ioctl_filesize[3]~reg0.ENA
SPI_SS2 => ioctl_filesize[2]~reg0.ENA
SPI_SS2 => ioctl_filesize[1]~reg0.ENA
SPI_SS2 => ioctl_filesize[0]~reg0.ENA
SPI_SS2 => ioctl_fileext[23]~reg0.ENA
SPI_SS2 => ioctl_fileext[22]~reg0.ENA
SPI_SS2 => ioctl_fileext[21]~reg0.ENA
SPI_SS2 => ioctl_fileext[20]~reg0.ENA
SPI_SS2 => ioctl_fileext[19]~reg0.ENA
SPI_SS2 => ioctl_fileext[18]~reg0.ENA
SPI_SS2 => ioctl_fileext[17]~reg0.ENA
SPI_SS2 => ioctl_fileext[16]~reg0.ENA
SPI_SS2 => ioctl_fileext[15]~reg0.ENA
SPI_SS2 => ioctl_fileext[14]~reg0.ENA
SPI_SS2 => ioctl_fileext[13]~reg0.ENA
SPI_SS2 => ioctl_fileext[12]~reg0.ENA
SPI_SS2 => ioctl_fileext[11]~reg0.ENA
SPI_SS2 => ioctl_fileext[10]~reg0.ENA
SPI_SS2 => ioctl_fileext[9]~reg0.ENA
SPI_SS2 => ioctl_fileext[8]~reg0.ENA
SPI_SS2 => ioctl_fileext[7]~reg0.ENA
SPI_SS2 => ioctl_fileext[6]~reg0.ENA
SPI_SS2 => ioctl_fileext[5]~reg0.ENA
SPI_SS2 => ioctl_fileext[4]~reg0.ENA
SPI_SS2 => ioctl_fileext[3]~reg0.ENA
SPI_SS2 => ioctl_fileext[2]~reg0.ENA
SPI_SS2 => ioctl_fileext[1]~reg0.ENA
SPI_SS2 => ioctl_fileext[0]~reg0.ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_SS2 => downloading_reg.ENA
SPI_SS4 => ~NO_FANOUT~
SPI_DI => sbuf.DATAB
SPI_DI => cmd.DATAB
SPI_DI => addr_reset.OUTPUTSELECT
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => data_w.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => downloading_reg.DATAB
SPI_DI => uploading_reg.DATAB
SPI_DO <> SPI_DO
QCSn => ~NO_FANOUT~
QSCK => ~NO_FANOUT~
QDAT[0] => ~NO_FANOUT~
QDAT[1] => ~NO_FANOUT~
QDAT[2] => ~NO_FANOUT~
QDAT[3] => ~NO_FANOUT~
clkref_n => rd_int.OUTPUTSELECT
clkref_n => wr_int.OUTPUTSELECT
clkref_n => wr_int_direct.OUTPUTSELECT
clkref_n => wr_int_qspi.OUTPUTSELECT
clkref_n => ioctl_wr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_dout[0]~reg0.ENA
clkref_n => ioctl_dout[1]~reg0.ENA
clkref_n => ioctl_dout[2]~reg0.ENA
clkref_n => ioctl_dout[3]~reg0.ENA
clkref_n => ioctl_dout[4]~reg0.ENA
clkref_n => ioctl_dout[5]~reg0.ENA
clkref_n => ioctl_dout[6]~reg0.ENA
clkref_n => ioctl_dout[7]~reg0.ENA
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_upload <= ioctl_upload~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_din[0] => Selector7.IN6
ioctl_din[1] => Selector6.IN5
ioctl_din[2] => Selector5.IN5
ioctl_din[3] => Selector4.IN5
ioctl_din[4] => Selector3.IN5
ioctl_din[5] => Selector2.IN5
ioctl_din[6] => Selector1.IN5
ioctl_din[7] => Selector0.IN5
ioctl_fileext[0] <= ioctl_fileext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[1] <= ioctl_fileext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[2] <= ioctl_fileext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[3] <= ioctl_fileext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[4] <= ioctl_fileext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[5] <= ioctl_fileext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[6] <= ioctl_fileext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[7] <= ioctl_fileext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[8] <= ioctl_fileext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[9] <= ioctl_fileext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[10] <= ioctl_fileext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[11] <= ioctl_fileext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[12] <= ioctl_fileext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[13] <= ioctl_fileext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[14] <= ioctl_fileext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[15] <= ioctl_fileext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[16] <= ioctl_fileext[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[17] <= ioctl_fileext[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[18] <= ioctl_fileext[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[19] <= ioctl_fileext[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[20] <= ioctl_fileext[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[21] <= ioctl_fileext[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[22] <= ioctl_fileext[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[23] <= ioctl_fileext[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[0] <= ioctl_filesize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[1] <= ioctl_filesize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[2] <= ioctl_filesize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[3] <= ioctl_filesize[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[4] <= ioctl_filesize[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[5] <= ioctl_filesize[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[6] <= ioctl_filesize[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[7] <= ioctl_filesize[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[8] <= ioctl_filesize[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[9] <= ioctl_filesize[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[10] <= ioctl_filesize[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[11] <= ioctl_filesize[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[12] <= ioctl_filesize[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[13] <= ioctl_filesize[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[14] <= ioctl_filesize[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[15] <= ioctl_filesize[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[16] <= ioctl_filesize[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[17] <= ioctl_filesize[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[18] <= ioctl_filesize[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[19] <= ioctl_filesize[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[20] <= ioctl_filesize[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[21] <= ioctl_filesize[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[22] <= ioctl_filesize[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[23] <= ioctl_filesize[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[24] <= ioctl_filesize[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[25] <= ioctl_filesize[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[26] <= ioctl_filesize[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[27] <= ioctl_filesize[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[28] <= ioctl_filesize[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[29] <= ioctl_filesize[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[30] <= ioctl_filesize[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[31] <= ioctl_filesize[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdd_clk => ~NO_FANOUT~
hdd_cmd_req => dout_r.DATAB
hdd_cdda_req => Selector7.IN7
hdd_dat_req => dout_r.DATAB
hdd_cdda_wr <= <GND>
hdd_status_wr <= <GND>
hdd_addr[0] <= <GND>
hdd_addr[1] <= <GND>
hdd_addr[2] <= <GND>
hdd_wr <= <GND>
hdd_data_out[0] <= <GND>
hdd_data_out[1] <= <GND>
hdd_data_out[2] <= <GND>
hdd_data_out[3] <= <GND>
hdd_data_out[4] <= <GND>
hdd_data_out[5] <= <GND>
hdd_data_out[6] <= <GND>
hdd_data_out[7] <= <GND>
hdd_data_out[8] <= <GND>
hdd_data_out[9] <= <GND>
hdd_data_out[10] <= <GND>
hdd_data_out[11] <= <GND>
hdd_data_out[12] <= <GND>
hdd_data_out[13] <= <GND>
hdd_data_out[14] <= <GND>
hdd_data_out[15] <= <GND>
hdd_data_in[0] => dout_r.DATAB
hdd_data_in[1] => dout_r.DATAB
hdd_data_in[2] => dout_r.DATAB
hdd_data_in[3] => dout_r.DATAB
hdd_data_in[4] => dout_r.DATAB
hdd_data_in[5] => dout_r.DATAB
hdd_data_in[6] => dout_r.DATAB
hdd_data_in[7] => dout_r.DATAB
hdd_data_in[8] => dout_r.DATAA
hdd_data_in[9] => dout_r.DATAA
hdd_data_in[10] => dout_r.DATAA
hdd_data_in[11] => dout_r.DATAA
hdd_data_in[12] => dout_r.DATAA
hdd_data_in[13] => dout_r.DATAA
hdd_data_in[14] => dout_r.DATAA
hdd_data_in[15] => dout_r.DATAA
hdd_data_rd <= <GND>
hdd_data_wr <= <GND>
hdd0_ena[0] <= <GND>
hdd0_ena[1] <= <GND>
hdd1_ena[0] <= <GND>
hdd1_ena[1] <= <GND>


|Zaxxon_MiST|sdram:sdram
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= sd_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= sd_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= sd_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= sd_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
init_n => init.PRESET
init_n => reset[0].PRESET
init_n => reset[1].PRESET
init_n => reset[2].PRESET
init_n => reset[3].PRESET
init_n => reset[4].PRESET
clk => addr_last.we_a.CLK
clk => addr_last.waddr_a[0].CLK
clk => addr_last.data_a[19].CLK
clk => addr_last.data_a[18].CLK
clk => addr_last.data_a[17].CLK
clk => addr_last.data_a[16].CLK
clk => addr_last.data_a[15].CLK
clk => addr_last.data_a[14].CLK
clk => addr_last.data_a[13].CLK
clk => addr_last.data_a[12].CLK
clk => addr_last.data_a[11].CLK
clk => addr_last.data_a[10].CLK
clk => addr_last.data_a[9].CLK
clk => addr_last.data_a[8].CLK
clk => addr_last.data_a[7].CLK
clk => addr_last.data_a[6].CLK
clk => addr_last.data_a[5].CLK
clk => addr_last.data_a[4].CLK
clk => addr_last.data_a[3].CLK
clk => addr_last.data_a[2].CLK
clk => addr_last.data_a[1].CLK
clk => addr_last2.we_a.CLK
clk => addr_last2.waddr_a[0].CLK
clk => addr_last2.data_a[17].CLK
clk => addr_last2.data_a[16].CLK
clk => addr_last2.data_a[15].CLK
clk => addr_last2.data_a[14].CLK
clk => addr_last2.data_a[13].CLK
clk => addr_last2.data_a[12].CLK
clk => addr_last2.data_a[11].CLK
clk => addr_last2.data_a[10].CLK
clk => addr_last2.data_a[9].CLK
clk => addr_last2.data_a[8].CLK
clk => addr_last2.data_a[7].CLK
clk => addr_last2.data_a[6].CLK
clk => addr_last2.data_a[5].CLK
clk => addr_last2.data_a[4].CLK
clk => addr_last2.data_a[3].CLK
clk => addr_last2.data_a[2].CLK
clk => bg_q[0]~reg0.CLK
clk => bg_q[1]~reg0.CLK
clk => bg_q[2]~reg0.CLK
clk => bg_q[3]~reg0.CLK
clk => bg_q[4]~reg0.CLK
clk => bg_q[5]~reg0.CLK
clk => bg_q[6]~reg0.CLK
clk => bg_q[7]~reg0.CLK
clk => bg_q[8]~reg0.CLK
clk => bg_q[9]~reg0.CLK
clk => bg_q[10]~reg0.CLK
clk => bg_q[11]~reg0.CLK
clk => bg_q[12]~reg0.CLK
clk => bg_q[13]~reg0.CLK
clk => bg_q[14]~reg0.CLK
clk => bg_q[15]~reg0.CLK
clk => bg_q[16]~reg0.CLK
clk => bg_q[17]~reg0.CLK
clk => bg_q[18]~reg0.CLK
clk => bg_q[19]~reg0.CLK
clk => bg_q[20]~reg0.CLK
clk => bg_q[21]~reg0.CLK
clk => bg_q[22]~reg0.CLK
clk => bg_q[23]~reg0.CLK
clk => bg_q[24]~reg0.CLK
clk => bg_q[25]~reg0.CLK
clk => bg_q[26]~reg0.CLK
clk => bg_q[27]~reg0.CLK
clk => bg_q[28]~reg0.CLK
clk => bg_q[29]~reg0.CLK
clk => bg_q[30]~reg0.CLK
clk => bg_q[31]~reg0.CLK
clk => sp_q[0]~reg0.CLK
clk => sp_q[1]~reg0.CLK
clk => sp_q[2]~reg0.CLK
clk => sp_q[3]~reg0.CLK
clk => sp_q[4]~reg0.CLK
clk => sp_q[5]~reg0.CLK
clk => sp_q[6]~reg0.CLK
clk => sp_q[7]~reg0.CLK
clk => sp_q[8]~reg0.CLK
clk => sp_q[9]~reg0.CLK
clk => sp_q[10]~reg0.CLK
clk => sp_q[11]~reg0.CLK
clk => sp_q[12]~reg0.CLK
clk => sp_q[13]~reg0.CLK
clk => sp_q[14]~reg0.CLK
clk => sp_q[15]~reg0.CLK
clk => sp_q[16]~reg0.CLK
clk => sp_q[17]~reg0.CLK
clk => sp_q[18]~reg0.CLK
clk => sp_q[19]~reg0.CLK
clk => sp_q[20]~reg0.CLK
clk => sp_q[21]~reg0.CLK
clk => sp_q[22]~reg0.CLK
clk => sp_q[23]~reg0.CLK
clk => sp_q[24]~reg0.CLK
clk => sp_q[25]~reg0.CLK
clk => sp_q[26]~reg0.CLK
clk => sp_q[27]~reg0.CLK
clk => sp_q[28]~reg0.CLK
clk => sp_q[29]~reg0.CLK
clk => sp_q[30]~reg0.CLK
clk => sp_q[31]~reg0.CLK
clk => port2_q[0]~reg0.CLK
clk => port2_q[1]~reg0.CLK
clk => port2_q[2]~reg0.CLK
clk => port2_q[3]~reg0.CLK
clk => port2_q[4]~reg0.CLK
clk => port2_q[5]~reg0.CLK
clk => port2_q[6]~reg0.CLK
clk => port2_q[7]~reg0.CLK
clk => port2_q[8]~reg0.CLK
clk => port2_q[9]~reg0.CLK
clk => port2_q[10]~reg0.CLK
clk => port2_q[11]~reg0.CLK
clk => port2_q[12]~reg0.CLK
clk => port2_q[13]~reg0.CLK
clk => port2_q[14]~reg0.CLK
clk => port2_q[15]~reg0.CLK
clk => port2_q[16]~reg0.CLK
clk => port2_q[17]~reg0.CLK
clk => port2_q[18]~reg0.CLK
clk => port2_q[19]~reg0.CLK
clk => port2_q[20]~reg0.CLK
clk => port2_q[21]~reg0.CLK
clk => port2_q[22]~reg0.CLK
clk => port2_q[23]~reg0.CLK
clk => port2_q[24]~reg0.CLK
clk => port2_q[25]~reg0.CLK
clk => port2_q[26]~reg0.CLK
clk => port2_q[27]~reg0.CLK
clk => port2_q[28]~reg0.CLK
clk => port2_q[29]~reg0.CLK
clk => port2_q[30]~reg0.CLK
clk => port2_q[31]~reg0.CLK
clk => cpu1_q[0]~reg0.CLK
clk => cpu1_q[1]~reg0.CLK
clk => cpu1_q[2]~reg0.CLK
clk => cpu1_q[3]~reg0.CLK
clk => cpu1_q[4]~reg0.CLK
clk => cpu1_q[5]~reg0.CLK
clk => cpu1_q[6]~reg0.CLK
clk => cpu1_q[7]~reg0.CLK
clk => cpu1_q[8]~reg0.CLK
clk => cpu1_q[9]~reg0.CLK
clk => cpu1_q[10]~reg0.CLK
clk => cpu1_q[11]~reg0.CLK
clk => cpu1_q[12]~reg0.CLK
clk => cpu1_q[13]~reg0.CLK
clk => cpu1_q[14]~reg0.CLK
clk => cpu1_q[15]~reg0.CLK
clk => cpu2_q[0]~reg0.CLK
clk => cpu2_q[1]~reg0.CLK
clk => cpu2_q[2]~reg0.CLK
clk => cpu2_q[3]~reg0.CLK
clk => cpu2_q[4]~reg0.CLK
clk => cpu2_q[5]~reg0.CLK
clk => cpu2_q[6]~reg0.CLK
clk => cpu2_q[7]~reg0.CLK
clk => cpu2_q[8]~reg0.CLK
clk => cpu2_q[9]~reg0.CLK
clk => cpu2_q[10]~reg0.CLK
clk => cpu2_q[11]~reg0.CLK
clk => cpu2_q[12]~reg0.CLK
clk => cpu2_q[13]~reg0.CLK
clk => cpu2_q[14]~reg0.CLK
clk => cpu2_q[15]~reg0.CLK
clk => port1_q[0]~reg0.CLK
clk => port1_q[1]~reg0.CLK
clk => port1_q[2]~reg0.CLK
clk => port1_q[3]~reg0.CLK
clk => port1_q[4]~reg0.CLK
clk => port1_q[5]~reg0.CLK
clk => port1_q[6]~reg0.CLK
clk => port1_q[7]~reg0.CLK
clk => port1_q[8]~reg0.CLK
clk => port1_q[9]~reg0.CLK
clk => port1_q[10]~reg0.CLK
clk => port1_q[11]~reg0.CLK
clk => port1_q[12]~reg0.CLK
clk => port1_q[13]~reg0.CLK
clk => port1_q[14]~reg0.CLK
clk => port1_q[15]~reg0.CLK
clk => port2_ack~reg0.CLK
clk => port1_ack~reg0.CLK
clk => port2_state.CLK
clk => refresh.CLK
clk => port1_state.CLK
clk => din_latch[1][0].CLK
clk => din_latch[1][1].CLK
clk => din_latch[1][2].CLK
clk => din_latch[1][3].CLK
clk => din_latch[1][4].CLK
clk => din_latch[1][5].CLK
clk => din_latch[1][6].CLK
clk => din_latch[1][7].CLK
clk => din_latch[1][8].CLK
clk => din_latch[1][9].CLK
clk => din_latch[1][10].CLK
clk => din_latch[1][11].CLK
clk => din_latch[1][12].CLK
clk => din_latch[1][13].CLK
clk => din_latch[1][14].CLK
clk => din_latch[1][15].CLK
clk => din_latch[0][0].CLK
clk => din_latch[0][1].CLK
clk => din_latch[0][2].CLK
clk => din_latch[0][3].CLK
clk => din_latch[0][4].CLK
clk => din_latch[0][5].CLK
clk => din_latch[0][6].CLK
clk => din_latch[0][7].CLK
clk => din_latch[0][8].CLK
clk => din_latch[0][9].CLK
clk => din_latch[0][10].CLK
clk => din_latch[0][11].CLK
clk => din_latch[0][12].CLK
clk => din_latch[0][13].CLK
clk => din_latch[0][14].CLK
clk => din_latch[0][15].CLK
clk => ds[1][0].CLK
clk => ds[1][1].CLK
clk => ds[0][0].CLK
clk => ds[0][1].CLK
clk => we_latch[0].CLK
clk => we_latch[1].CLK
clk => oe_latch[0].CLK
clk => oe_latch[1].CLK
clk => port[1][0].CLK
clk => port[1][1].CLK
clk => port[0][0].CLK
clk => port[0][1].CLK
clk => addr_latch[1][1].CLK
clk => addr_latch[1][2].CLK
clk => addr_latch[1][3].CLK
clk => addr_latch[1][4].CLK
clk => addr_latch[1][5].CLK
clk => addr_latch[1][6].CLK
clk => addr_latch[1][7].CLK
clk => addr_latch[1][8].CLK
clk => addr_latch[1][9].CLK
clk => addr_latch[1][10].CLK
clk => addr_latch[1][11].CLK
clk => addr_latch[1][12].CLK
clk => addr_latch[1][13].CLK
clk => addr_latch[1][14].CLK
clk => addr_latch[1][15].CLK
clk => addr_latch[1][16].CLK
clk => addr_latch[1][17].CLK
clk => addr_latch[1][18].CLK
clk => addr_latch[1][19].CLK
clk => addr_latch[1][20].CLK
clk => addr_latch[1][21].CLK
clk => addr_latch[1][22].CLK
clk => addr_latch[1][23].CLK
clk => addr_latch[1][24].CLK
clk => addr_latch[0][1].CLK
clk => addr_latch[0][2].CLK
clk => addr_latch[0][3].CLK
clk => addr_latch[0][4].CLK
clk => addr_latch[0][5].CLK
clk => addr_latch[0][6].CLK
clk => addr_latch[0][7].CLK
clk => addr_latch[0][8].CLK
clk => addr_latch[0][9].CLK
clk => addr_latch[0][10].CLK
clk => addr_latch[0][11].CLK
clk => addr_latch[0][12].CLK
clk => addr_latch[0][13].CLK
clk => addr_latch[0][14].CLK
clk => addr_latch[0][15].CLK
clk => addr_latch[0][16].CLK
clk => addr_latch[0][17].CLK
clk => addr_latch[0][18].CLK
clk => addr_latch[0][19].CLK
clk => addr_latch[0][20].CLK
clk => addr_latch[0][21].CLK
clk => addr_latch[0][22].CLK
clk => addr_latch[0][23].CLK
clk => addr_latch[0][24].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => need_refresh.CLK
clk => refresh_cnt[0].CLK
clk => refresh_cnt[1].CLK
clk => refresh_cnt[2].CLK
clk => refresh_cnt[3].CLK
clk => refresh_cnt[4].CLK
clk => refresh_cnt[5].CLK
clk => refresh_cnt[6].CLK
clk => refresh_cnt[7].CLK
clk => refresh_cnt[8].CLK
clk => refresh_cnt[9].CLK
clk => refresh_cnt[10].CLK
clk => refresh_cnt[11].CLK
clk => sd_cmd[0].CLK
clk => sd_cmd[1].CLK
clk => sd_cmd[2].CLK
clk => sd_cmd[3].CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => SDRAM_DQ[0]~reg0.CLK
clk => SDRAM_DQ[0]~en.CLK
clk => SDRAM_DQ[1]~reg0.CLK
clk => SDRAM_DQ[1]~en.CLK
clk => SDRAM_DQ[2]~reg0.CLK
clk => SDRAM_DQ[2]~en.CLK
clk => SDRAM_DQ[3]~reg0.CLK
clk => SDRAM_DQ[3]~en.CLK
clk => SDRAM_DQ[4]~reg0.CLK
clk => SDRAM_DQ[4]~en.CLK
clk => SDRAM_DQ[5]~reg0.CLK
clk => SDRAM_DQ[5]~en.CLK
clk => SDRAM_DQ[6]~reg0.CLK
clk => SDRAM_DQ[6]~en.CLK
clk => SDRAM_DQ[7]~reg0.CLK
clk => SDRAM_DQ[7]~en.CLK
clk => SDRAM_DQ[8]~reg0.CLK
clk => SDRAM_DQ[8]~en.CLK
clk => SDRAM_DQ[9]~reg0.CLK
clk => SDRAM_DQ[9]~en.CLK
clk => SDRAM_DQ[10]~reg0.CLK
clk => SDRAM_DQ[10]~en.CLK
clk => SDRAM_DQ[11]~reg0.CLK
clk => SDRAM_DQ[11]~en.CLK
clk => SDRAM_DQ[12]~reg0.CLK
clk => SDRAM_DQ[12]~en.CLK
clk => SDRAM_DQ[13]~reg0.CLK
clk => SDRAM_DQ[13]~en.CLK
clk => SDRAM_DQ[14]~reg0.CLK
clk => SDRAM_DQ[14]~en.CLK
clk => SDRAM_DQ[15]~reg0.CLK
clk => SDRAM_DQ[15]~en.CLK
clk => sd_din[0].CLK
clk => sd_din[1].CLK
clk => sd_din[2].CLK
clk => sd_din[3].CLK
clk => sd_din[4].CLK
clk => sd_din[5].CLK
clk => sd_din[6].CLK
clk => sd_din[7].CLK
clk => sd_din[8].CLK
clk => sd_din[9].CLK
clk => sd_din[10].CLK
clk => sd_din[11].CLK
clk => sd_din[12].CLK
clk => sd_din[13].CLK
clk => sd_din[14].CLK
clk => sd_din[15].CLK
clk => init.CLK
clk => reset[0].CLK
clk => reset[1].CLK
clk => reset[2].CLK
clk => reset[3].CLK
clk => reset[4].CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => addr_last.CLK0
clk => addr_last2.CLK0
port1_req => always2.IN1
port1_req => port1_state.DATAB
port1_req => port1_ack.DATAB
port1_req => port1_ack.DATAB
port1_ack <= port1_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_we => we_latch.DATAB
port1_we => we_latch.DATAB
port1_we => oe_latch.DATAB
port1_we => oe_latch.DATAB
port1_a[1] => addr_latch_next.DATAB
port1_a[2] => addr_latch_next.DATAB
port1_a[3] => addr_latch_next.DATAB
port1_a[4] => addr_latch_next.DATAB
port1_a[5] => addr_latch_next.DATAB
port1_a[6] => addr_latch_next.DATAB
port1_a[7] => addr_latch_next.DATAB
port1_a[8] => addr_latch_next.DATAB
port1_a[9] => addr_latch_next.DATAB
port1_a[10] => addr_latch_next.DATAB
port1_a[11] => addr_latch_next.DATAB
port1_a[12] => addr_latch_next.DATAB
port1_a[13] => addr_latch_next.DATAB
port1_a[14] => addr_latch_next.DATAB
port1_a[15] => addr_latch_next.DATAB
port1_a[16] => addr_latch_next.DATAB
port1_a[17] => addr_latch_next.DATAB
port1_a[18] => addr_latch_next.DATAB
port1_a[19] => addr_latch_next.DATAB
port1_a[20] => addr_latch_next.DATAB
port1_a[21] => addr_latch_next.DATAB
port1_a[22] => addr_latch_next.DATAB
port1_a[23] => addr_latch_next.DATAB
port1_ds[0] => ds.DATAB
port1_ds[1] => ds.DATAB
port1_d[0] => din_latch.DATAB
port1_d[1] => din_latch.DATAB
port1_d[2] => din_latch.DATAB
port1_d[3] => din_latch.DATAB
port1_d[4] => din_latch.DATAB
port1_d[5] => din_latch.DATAB
port1_d[6] => din_latch.DATAB
port1_d[7] => din_latch.DATAB
port1_d[8] => din_latch.DATAB
port1_d[9] => din_latch.DATAB
port1_d[10] => din_latch.DATAB
port1_d[11] => din_latch.DATAB
port1_d[12] => din_latch.DATAB
port1_d[13] => din_latch.DATAB
port1_d[14] => din_latch.DATAB
port1_d[15] => din_latch.DATAB
port1_q[0] <= port1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[1] <= port1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[2] <= port1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[3] <= port1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[4] <= port1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[5] <= port1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[6] <= port1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[7] <= port1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[8] <= port1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[9] <= port1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[10] <= port1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[11] <= port1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[12] <= port1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[13] <= port1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[14] <= port1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[15] <= port1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_addr[1] => Equal1.IN18
cpu1_addr[1] => addr_latch_next.DATAB
cpu1_addr[2] => Equal1.IN17
cpu1_addr[2] => addr_latch_next.DATAB
cpu1_addr[3] => Equal1.IN16
cpu1_addr[3] => addr_latch_next.DATAB
cpu1_addr[4] => Equal1.IN15
cpu1_addr[4] => addr_latch_next.DATAB
cpu1_addr[5] => Equal1.IN14
cpu1_addr[5] => addr_latch_next.DATAB
cpu1_addr[6] => Equal1.IN13
cpu1_addr[6] => addr_latch_next.DATAB
cpu1_addr[7] => Equal1.IN12
cpu1_addr[7] => addr_latch_next.DATAB
cpu1_addr[8] => Equal1.IN11
cpu1_addr[8] => addr_latch_next.DATAB
cpu1_addr[9] => Equal1.IN10
cpu1_addr[9] => addr_latch_next.DATAB
cpu1_addr[10] => Equal1.IN9
cpu1_addr[10] => addr_latch_next.DATAB
cpu1_addr[11] => Equal1.IN8
cpu1_addr[11] => addr_latch_next.DATAB
cpu1_addr[12] => Equal1.IN7
cpu1_addr[12] => addr_latch_next.DATAB
cpu1_addr[13] => Equal1.IN6
cpu1_addr[13] => addr_latch_next.DATAB
cpu1_addr[14] => Equal1.IN5
cpu1_addr[14] => addr_latch_next.DATAB
cpu1_addr[15] => Equal1.IN4
cpu1_addr[15] => addr_latch_next.DATAB
cpu1_addr[16] => Equal1.IN3
cpu1_addr[16] => addr_latch_next.DATAB
cpu1_addr[17] => Equal1.IN2
cpu1_addr[17] => addr_latch_next.DATAB
cpu1_addr[18] => Equal1.IN1
cpu1_addr[18] => addr_latch_next.DATAB
cpu1_addr[19] => Equal1.IN0
cpu1_addr[19] => addr_latch_next.DATAB
cpu1_q[0] <= cpu1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[1] <= cpu1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[2] <= cpu1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[3] <= cpu1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[4] <= cpu1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[5] <= cpu1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[6] <= cpu1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[7] <= cpu1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[8] <= cpu1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[9] <= cpu1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[10] <= cpu1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[11] <= cpu1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[12] <= cpu1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[13] <= cpu1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[14] <= cpu1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[15] <= cpu1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_addr[1] => Equal2.IN18
cpu2_addr[1] => addr_latch_next.DATAB
cpu2_addr[2] => Equal2.IN17
cpu2_addr[2] => addr_latch_next.DATAB
cpu2_addr[3] => Equal2.IN16
cpu2_addr[3] => addr_latch_next.DATAB
cpu2_addr[4] => Equal2.IN15
cpu2_addr[4] => addr_latch_next.DATAB
cpu2_addr[5] => Equal2.IN14
cpu2_addr[5] => addr_latch_next.DATAB
cpu2_addr[6] => Equal2.IN13
cpu2_addr[6] => addr_latch_next.DATAB
cpu2_addr[7] => Equal2.IN12
cpu2_addr[7] => addr_latch_next.DATAB
cpu2_addr[8] => Equal2.IN11
cpu2_addr[8] => addr_latch_next.DATAB
cpu2_addr[9] => Equal2.IN10
cpu2_addr[9] => addr_latch_next.DATAB
cpu2_addr[10] => Equal2.IN9
cpu2_addr[10] => addr_latch_next.DATAB
cpu2_addr[11] => Equal2.IN8
cpu2_addr[11] => addr_latch_next.DATAB
cpu2_addr[12] => Equal2.IN7
cpu2_addr[12] => addr_latch_next.DATAB
cpu2_addr[13] => Equal2.IN6
cpu2_addr[13] => addr_latch_next.DATAB
cpu2_addr[14] => Equal2.IN5
cpu2_addr[14] => addr_latch_next.DATAB
cpu2_addr[15] => Equal2.IN4
cpu2_addr[15] => addr_latch_next.DATAB
cpu2_addr[16] => Equal2.IN3
cpu2_addr[16] => addr_latch_next.DATAB
cpu2_addr[17] => Equal2.IN2
cpu2_addr[17] => addr_latch_next.DATAB
cpu2_addr[18] => Equal2.IN1
cpu2_addr[18] => addr_latch_next.DATAB
cpu2_addr[19] => Equal2.IN0
cpu2_addr[19] => addr_latch_next.DATAB
cpu2_q[0] <= cpu2_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[1] <= cpu2_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[2] <= cpu2_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[3] <= cpu2_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[4] <= cpu2_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[5] <= cpu2_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[6] <= cpu2_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[7] <= cpu2_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[8] <= cpu2_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[9] <= cpu2_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[10] <= cpu2_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[11] <= cpu2_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[12] <= cpu2_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[13] <= cpu2_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[14] <= cpu2_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[15] <= cpu2_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_req => always3.IN1
port2_req => port2_state.DATAB
port2_req => port2_ack.DATAB
port2_req => port2_ack.DATAB
port2_ack <= port2_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_we => ~NO_FANOUT~
port2_a[1] => addr_latch_next[1][1].DATAB
port2_a[2] => addr_latch_next[1][2].DATAB
port2_a[3] => addr_latch_next[1][3].DATAB
port2_a[4] => addr_latch_next[1][4].DATAB
port2_a[5] => addr_latch_next[1][5].DATAB
port2_a[6] => addr_latch_next[1][6].DATAB
port2_a[7] => addr_latch_next[1][7].DATAB
port2_a[8] => addr_latch_next[1][8].DATAB
port2_a[9] => addr_latch_next[1][9].DATAB
port2_a[10] => addr_latch_next[1][10].DATAB
port2_a[11] => addr_latch_next[1][11].DATAB
port2_a[12] => addr_latch_next[1][12].DATAB
port2_a[13] => addr_latch_next[1][13].DATAB
port2_a[14] => addr_latch_next[1][14].DATAB
port2_a[15] => addr_latch_next[1][15].DATAB
port2_a[16] => addr_latch_next[1][16].DATAB
port2_a[17] => addr_latch_next[1][17].DATAB
port2_a[18] => addr_latch_next[1][18].DATAB
port2_a[19] => addr_latch_next[1][19].DATAB
port2_a[20] => addr_latch_next[1][20].DATAB
port2_a[21] => addr_latch_next[1][21].DATAB
port2_a[22] => addr_latch_next[1][22].DATAB
port2_a[23] => addr_latch_next[1][23].DATAB
port2_ds[0] => ds.DATAB
port2_ds[1] => ds.DATAB
port2_d[0] => din_latch.DATAB
port2_d[1] => din_latch.DATAB
port2_d[2] => din_latch.DATAB
port2_d[3] => din_latch.DATAB
port2_d[4] => din_latch.DATAB
port2_d[5] => din_latch.DATAB
port2_d[6] => din_latch.DATAB
port2_d[7] => din_latch.DATAB
port2_d[8] => din_latch.DATAB
port2_d[9] => din_latch.DATAB
port2_d[10] => din_latch.DATAB
port2_d[11] => din_latch.DATAB
port2_d[12] => din_latch.DATAB
port2_d[13] => din_latch.DATAB
port2_d[14] => din_latch.DATAB
port2_d[15] => din_latch.DATAB
port2_q[0] <= port2_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[1] <= port2_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[2] <= port2_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[3] <= port2_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[4] <= port2_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[5] <= port2_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[6] <= port2_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[7] <= port2_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[8] <= port2_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[9] <= port2_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[10] <= port2_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[11] <= port2_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[12] <= port2_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[13] <= port2_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[14] <= port2_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[15] <= port2_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[16] <= port2_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[17] <= port2_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[18] <= port2_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[19] <= port2_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[20] <= port2_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[21] <= port2_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[22] <= port2_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[23] <= port2_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[24] <= port2_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[25] <= port2_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[26] <= port2_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[27] <= port2_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[28] <= port2_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[29] <= port2_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[30] <= port2_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[31] <= port2_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_addr[2] => Equal4.IN15
bg_addr[2] => addr_latch_next.DATAB
bg_addr[3] => Equal4.IN14
bg_addr[3] => addr_latch_next.DATAB
bg_addr[4] => Equal4.IN13
bg_addr[4] => addr_latch_next.DATAB
bg_addr[5] => Equal4.IN12
bg_addr[5] => addr_latch_next.DATAB
bg_addr[6] => Equal4.IN11
bg_addr[6] => addr_latch_next.DATAB
bg_addr[7] => Equal4.IN10
bg_addr[7] => addr_latch_next.DATAB
bg_addr[8] => Equal4.IN9
bg_addr[8] => addr_latch_next.DATAB
bg_addr[9] => Equal4.IN8
bg_addr[9] => addr_latch_next.DATAB
bg_addr[10] => Equal4.IN7
bg_addr[10] => addr_latch_next.DATAB
bg_addr[11] => Equal4.IN6
bg_addr[11] => addr_latch_next.DATAB
bg_addr[12] => Equal4.IN5
bg_addr[12] => addr_latch_next.DATAB
bg_addr[13] => Equal4.IN4
bg_addr[13] => addr_latch_next.DATAB
bg_addr[14] => Equal4.IN3
bg_addr[14] => addr_latch_next.DATAB
bg_q[0] <= bg_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[1] <= bg_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[2] <= bg_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[3] <= bg_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[4] <= bg_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[5] <= bg_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[6] <= bg_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[7] <= bg_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[8] <= bg_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[9] <= bg_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[10] <= bg_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[11] <= bg_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[12] <= bg_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[13] <= bg_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[14] <= bg_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[15] <= bg_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[16] <= bg_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[17] <= bg_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[18] <= bg_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[19] <= bg_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[20] <= bg_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[21] <= bg_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[22] <= bg_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[23] <= bg_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[24] <= bg_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[25] <= bg_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[26] <= bg_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[27] <= bg_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[28] <= bg_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[29] <= bg_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[30] <= bg_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_q[31] <= bg_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_addr[2] => Equal3.IN15
sp_addr[2] => addr_latch_next.DATAB
sp_addr[3] => Equal3.IN14
sp_addr[3] => addr_latch_next.DATAB
sp_addr[4] => Equal3.IN13
sp_addr[4] => addr_latch_next.DATAB
sp_addr[5] => Equal3.IN12
sp_addr[5] => addr_latch_next.DATAB
sp_addr[6] => Equal3.IN11
sp_addr[6] => addr_latch_next.DATAB
sp_addr[7] => Equal3.IN10
sp_addr[7] => addr_latch_next.DATAB
sp_addr[8] => Equal3.IN9
sp_addr[8] => addr_latch_next.DATAB
sp_addr[9] => Equal3.IN8
sp_addr[9] => addr_latch_next.DATAB
sp_addr[10] => Equal3.IN7
sp_addr[10] => addr_latch_next.DATAB
sp_addr[11] => Equal3.IN6
sp_addr[11] => addr_latch_next.DATAB
sp_addr[12] => Equal3.IN5
sp_addr[12] => addr_latch_next.DATAB
sp_addr[13] => Equal3.IN4
sp_addr[13] => addr_latch_next.DATAB
sp_addr[14] => Equal3.IN3
sp_addr[14] => addr_latch_next.DATAB
sp_addr[15] => Equal3.IN2
sp_addr[15] => addr_latch_next.DATAB
sp_addr[16] => Equal3.IN1
sp_addr[16] => addr_latch_next.DATAB
sp_addr[17] => Equal3.IN0
sp_addr[17] => addr_latch_next.DATAB
sp_q[0] <= sp_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[1] <= sp_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[2] <= sp_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[3] <= sp_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[4] <= sp_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[5] <= sp_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[6] <= sp_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[7] <= sp_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[8] <= sp_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[9] <= sp_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[10] <= sp_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[11] <= sp_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[12] <= sp_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[13] <= sp_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[14] <= sp_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[15] <= sp_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[16] <= sp_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[17] <= sp_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[18] <= sp_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[19] <= sp_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[20] <= sp_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[21] <= sp_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[22] <= sp_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[23] <= sp_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[24] <= sp_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[25] <= sp_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[26] <= sp_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[27] <= sp_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[28] <= sp_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[29] <= sp_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[30] <= sp_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[31] <= sp_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon
clock_24 => video_b[0]~reg0.CLK
clock_24 => video_b[1]~reg0.CLK
clock_24 => video_g[0]~reg0.CLK
clock_24 => video_g[1]~reg0.CLK
clock_24 => video_g[2]~reg0.CLK
clock_24 => video_r[0]~reg0.CLK
clock_24 => video_r[1]~reg0.CLK
clock_24 => video_r[2]~reg0.CLK
clock_24 => palette_addr[0].CLK
clock_24 => palette_addr[1].CLK
clock_24 => palette_addr[2].CLK
clock_24 => palette_addr[3].CLK
clock_24 => palette_addr[4].CLK
clock_24 => palette_addr[5].CLK
clock_24 => palette_addr[6].CLK
clock_24 => palette_addr[7].CLK
clock_24 => bg_vid_r[0].CLK
clock_24 => bg_vid_r[1].CLK
clock_24 => bg_vid_r[2].CLK
clock_24 => bg_bit_nb[0].CLK
clock_24 => bg_bit_nb[1].CLK
clock_24 => bg_bit_nb[2].CLK
clock_24 => bg_color[0].CLK
clock_24 => bg_color[1].CLK
clock_24 => bg_color[2].CLK
clock_24 => bg_color[3].CLK
clock_24 => bg_graphics3_do_r[0].CLK
clock_24 => bg_graphics3_do_r[1].CLK
clock_24 => bg_graphics3_do_r[2].CLK
clock_24 => bg_graphics3_do_r[3].CLK
clock_24 => bg_graphics3_do_r[4].CLK
clock_24 => bg_graphics3_do_r[5].CLK
clock_24 => bg_graphics3_do_r[6].CLK
clock_24 => bg_graphics3_do_r[7].CLK
clock_24 => bg_graphics2_do_r[0].CLK
clock_24 => bg_graphics2_do_r[1].CLK
clock_24 => bg_graphics2_do_r[2].CLK
clock_24 => bg_graphics2_do_r[3].CLK
clock_24 => bg_graphics2_do_r[4].CLK
clock_24 => bg_graphics2_do_r[5].CLK
clock_24 => bg_graphics2_do_r[6].CLK
clock_24 => bg_graphics2_do_r[7].CLK
clock_24 => bg_graphics1_do_r[0].CLK
clock_24 => bg_graphics1_do_r[1].CLK
clock_24 => bg_graphics1_do_r[2].CLK
clock_24 => bg_graphics1_do_r[3].CLK
clock_24 => bg_graphics1_do_r[4].CLK
clock_24 => bg_graphics1_do_r[5].CLK
clock_24 => bg_graphics1_do_r[6].CLK
clock_24 => bg_graphics1_do_r[7].CLK
clock_24 => bg_graphics3_do[0].CLK
clock_24 => bg_graphics3_do[1].CLK
clock_24 => bg_graphics3_do[2].CLK
clock_24 => bg_graphics3_do[3].CLK
clock_24 => bg_graphics3_do[4].CLK
clock_24 => bg_graphics3_do[5].CLK
clock_24 => bg_graphics3_do[6].CLK
clock_24 => bg_graphics3_do[7].CLK
clock_24 => bg_graphics2_do[0].CLK
clock_24 => bg_graphics2_do[1].CLK
clock_24 => bg_graphics2_do[2].CLK
clock_24 => bg_graphics2_do[3].CLK
clock_24 => bg_graphics2_do[4].CLK
clock_24 => bg_graphics2_do[5].CLK
clock_24 => bg_graphics2_do[6].CLK
clock_24 => bg_graphics2_do[7].CLK
clock_24 => bg_graphics1_do[0].CLK
clock_24 => bg_graphics1_do[1].CLK
clock_24 => bg_graphics1_do[2].CLK
clock_24 => bg_graphics1_do[3].CLK
clock_24 => bg_graphics1_do[4].CLK
clock_24 => bg_graphics1_do[5].CLK
clock_24 => bg_graphics1_do[6].CLK
clock_24 => bg_graphics1_do[7].CLK
clock_24 => bg_color_r[0].CLK
clock_24 => bg_color_r[1].CLK
clock_24 => bg_color_r[2].CLK
clock_24 => bg_color_r[3].CLK
clock_24 => bg_graphics_addr[0]~reg0.CLK
clock_24 => bg_graphics_addr[1]~reg0.CLK
clock_24 => bg_graphics_addr[2]~reg0.CLK
clock_24 => bg_graphics_addr[3]~reg0.CLK
clock_24 => bg_graphics_addr[4]~reg0.CLK
clock_24 => bg_graphics_addr[5]~reg0.CLK
clock_24 => bg_graphics_addr[6]~reg0.CLK
clock_24 => bg_graphics_addr[7]~reg0.CLK
clock_24 => bg_graphics_addr[8]~reg0.CLK
clock_24 => bg_graphics_addr[9]~reg0.CLK
clock_24 => bg_graphics_addr[10]~reg0.CLK
clock_24 => bg_graphics_addr[11]~reg0.CLK
clock_24 => bg_graphics_addr[12]~reg0.CLK
clock_24 => bg_color_a[0].CLK
clock_24 => bg_color_a[1].CLK
clock_24 => bg_color_a[2].CLK
clock_24 => bg_color_a[3].CLK
clock_24 => ch_vid[0].CLK
clock_24 => ch_vid[1].CLK
clock_24 => ch_color[0].CLK
clock_24 => ch_color[1].CLK
clock_24 => ch_color[2].CLK
clock_24 => ch_color[3].CLK
clock_24 => ch_bit_nb[0].CLK
clock_24 => ch_bit_nb[1].CLK
clock_24 => ch_bit_nb[2].CLK
clock_24 => ch_graphx2_do_r[0].CLK
clock_24 => ch_graphx2_do_r[1].CLK
clock_24 => ch_graphx2_do_r[2].CLK
clock_24 => ch_graphx2_do_r[3].CLK
clock_24 => ch_graphx2_do_r[4].CLK
clock_24 => ch_graphx2_do_r[5].CLK
clock_24 => ch_graphx2_do_r[6].CLK
clock_24 => ch_graphx2_do_r[7].CLK
clock_24 => ch_graphx1_do_r[0].CLK
clock_24 => ch_graphx1_do_r[1].CLK
clock_24 => ch_graphx1_do_r[2].CLK
clock_24 => ch_graphx1_do_r[3].CLK
clock_24 => ch_graphx1_do_r[4].CLK
clock_24 => ch_graphx1_do_r[5].CLK
clock_24 => ch_graphx1_do_r[6].CLK
clock_24 => ch_graphx1_do_r[7].CLK
clock_24 => ch_color_r[0].CLK
clock_24 => ch_color_r[1].CLK
clock_24 => ch_color_r[2].CLK
clock_24 => ch_color_r[3].CLK
clock_24 => sp_graphics3_do[0].CLK
clock_24 => sp_graphics3_do[1].CLK
clock_24 => sp_graphics3_do[2].CLK
clock_24 => sp_graphics3_do[3].CLK
clock_24 => sp_graphics3_do[4].CLK
clock_24 => sp_graphics3_do[5].CLK
clock_24 => sp_graphics3_do[6].CLK
clock_24 => sp_graphics3_do[7].CLK
clock_24 => sp_graphics2_do[0].CLK
clock_24 => sp_graphics2_do[1].CLK
clock_24 => sp_graphics2_do[2].CLK
clock_24 => sp_graphics2_do[3].CLK
clock_24 => sp_graphics2_do[4].CLK
clock_24 => sp_graphics2_do[5].CLK
clock_24 => sp_graphics2_do[6].CLK
clock_24 => sp_graphics2_do[7].CLK
clock_24 => sp_graphics1_do[0].CLK
clock_24 => sp_graphics1_do[1].CLK
clock_24 => sp_graphics1_do[2].CLK
clock_24 => sp_graphics1_do[3].CLK
clock_24 => sp_graphics1_do[4].CLK
clock_24 => sp_graphics1_do[5].CLK
clock_24 => sp_graphics1_do[6].CLK
clock_24 => sp_graphics1_do[7].CLK
clock_24 => sp_graphics_addr[0]~reg0.CLK
clock_24 => sp_graphics_addr[1]~reg0.CLK
clock_24 => sp_graphics_addr[2]~reg0.CLK
clock_24 => sp_graphics_addr[3]~reg0.CLK
clock_24 => sp_graphics_addr[4]~reg0.CLK
clock_24 => sp_graphics_addr[5]~reg0.CLK
clock_24 => sp_graphics_addr[6]~reg0.CLK
clock_24 => sp_graphics_addr[7]~reg0.CLK
clock_24 => sp_graphics_addr[8]~reg0.CLK
clock_24 => sp_graphics_addr[9]~reg0.CLK
clock_24 => sp_graphics_addr[10]~reg0.CLK
clock_24 => sp_graphics_addr[11]~reg0.CLK
clock_24 => sp_graphics_addr[12]~reg0.CLK
clock_24 => sp_graphics_addr[13]~reg0.CLK
clock_24 => sp_ok_r.CLK
clock_24 => sp_hflip_r.CLK
clock_24 => sp_color_r[0].CLK
clock_24 => sp_color_r[1].CLK
clock_24 => sp_color_r[2].CLK
clock_24 => sp_color_r[3].CLK
clock_24 => sp_color_r[4].CLK
clock_24 => sp_bit_hpos[0].CLK
clock_24 => sp_bit_hpos[1].CLK
clock_24 => sp_bit_hpos[2].CLK
clock_24 => sp_bit_hpos[3].CLK
clock_24 => sp_bit_hpos[4].CLK
clock_24 => sp_bit_hpos[5].CLK
clock_24 => sp_bit_hpos[6].CLK
clock_24 => sp_bit_hpos[7].CLK
clock_24 => sp_ok.CLK
clock_24 => sp_color[0].CLK
clock_24 => sp_color[1].CLK
clock_24 => sp_color[2].CLK
clock_24 => sp_color[3].CLK
clock_24 => sp_color[4].CLK
clock_24 => sp_code[0].CLK
clock_24 => sp_code[1].CLK
clock_24 => sp_code[2].CLK
clock_24 => sp_code[3].CLK
clock_24 => sp_code[4].CLK
clock_24 => sp_code[5].CLK
clock_24 => sp_code[6].CLK
clock_24 => sp_code[7].CLK
clock_24 => sp_line[0].CLK
clock_24 => sp_line[1].CLK
clock_24 => sp_line[2].CLK
clock_24 => sp_line[3].CLK
clock_24 => sp_line[4].CLK
clock_24 => sp_bit_hpos_r[0].CLK
clock_24 => sp_bit_hpos_r[1].CLK
clock_24 => sp_bit_hpos_r[2].CLK
clock_24 => sp_bit_hpos_r[3].CLK
clock_24 => sp_bit_hpos_r[4].CLK
clock_24 => sp_bit_hpos_r[5].CLK
clock_24 => sp_bit_hpos_r[6].CLK
clock_24 => sp_bit_hpos_r[7].CLK
clock_24 => sp_bit_nb[0].CLK
clock_24 => sp_bit_nb[1].CLK
clock_24 => sp_bit_nb[2].CLK
clock_24 => vflip_r[0].CLK
clock_24 => vflip_r[1].CLK
clock_24 => vflip_r[2].CLK
clock_24 => vflip_r[3].CLK
clock_24 => vflip_r[4].CLK
clock_24 => vflip_r[5].CLK
clock_24 => vflip_r[6].CLK
clock_24 => vflip_r[7].CLK
clock_24 => sp_vid[0].CLK
clock_24 => sp_vid[1].CLK
clock_24 => sp_vid[2].CLK
clock_24 => sp_vid[3].CLK
clock_24 => sp_vid[4].CLK
clock_24 => sp_vid[5].CLK
clock_24 => sp_vid[6].CLK
clock_24 => sp_vid[7].CLK
clock_24 => sp_buffer_ram_do_r[0].CLK
clock_24 => sp_buffer_ram_do_r[1].CLK
clock_24 => sp_buffer_ram_do_r[2].CLK
clock_24 => sp_buffer_ram_do_r[3].CLK
clock_24 => sp_buffer_ram_do_r[4].CLK
clock_24 => sp_buffer_ram_do_r[5].CLK
clock_24 => sp_buffer_ram_do_r[6].CLK
clock_24 => sp_buffer_ram_do_r[7].CLK
clock_24 => sp_online_ram_addr[0].CLK
clock_24 => sp_online_ram_addr[1].CLK
clock_24 => sp_online_ram_addr[2].CLK
clock_24 => sp_online_ram_addr[3].CLK
clock_24 => sp_online_ram_addr[4].CLK
clock_24 => sp_on_line.CLK
clock_24 => ch_ram_do_to_cpu[0].CLK
clock_24 => ch_ram_do_to_cpu[1].CLK
clock_24 => ch_ram_do_to_cpu[2].CLK
clock_24 => ch_ram_do_to_cpu[3].CLK
clock_24 => ch_ram_do_to_cpu[4].CLK
clock_24 => ch_ram_do_to_cpu[5].CLK
clock_24 => ch_ram_do_to_cpu[6].CLK
clock_24 => ch_ram_do_to_cpu[7].CLK
clock_24 => sp_ram_do_to_sp_machine[0].CLK
clock_24 => sp_ram_do_to_sp_machine[1].CLK
clock_24 => sp_ram_do_to_sp_machine[2].CLK
clock_24 => sp_ram_do_to_sp_machine[3].CLK
clock_24 => sp_ram_do_to_sp_machine[4].CLK
clock_24 => sp_ram_do_to_sp_machine[5].CLK
clock_24 => sp_ram_do_to_sp_machine[6].CLK
clock_24 => sp_ram_do_to_sp_machine[7].CLK
clock_24 => sp_ram_do_to_cpu[0].CLK
clock_24 => sp_ram_do_to_cpu[1].CLK
clock_24 => sp_ram_do_to_cpu[2].CLK
clock_24 => sp_ram_do_to_cpu[3].CLK
clock_24 => sp_ram_do_to_cpu[4].CLK
clock_24 => sp_ram_do_to_cpu[5].CLK
clock_24 => sp_ram_do_to_cpu[6].CLK
clock_24 => sp_ram_do_to_cpu[7].CLK
clock_24 => cpu_irq_n.CLK
clock_24 => port_c_r[0].CLK
clock_24 => port_c_r[1].CLK
clock_24 => port_c_r[2].CLK
clock_24 => port_c_r[3].CLK
clock_24 => port_c_r[4].CLK
clock_24 => port_c_r[5].CLK
clock_24 => port_c_r[6].CLK
clock_24 => port_c_r[7].CLK
clock_24 => port_c[0].CLK
clock_24 => port_c[1].CLK
clock_24 => port_c[2].CLK
clock_24 => port_c[3].CLK
clock_24 => port_c[4].CLK
clock_24 => port_c[5].CLK
clock_24 => port_c[6].CLK
clock_24 => port_c[7].CLK
clock_24 => port_b_r[0].CLK
clock_24 => port_b_r[1].CLK
clock_24 => port_b_r[2].CLK
clock_24 => port_b_r[3].CLK
clock_24 => port_b_r[4].CLK
clock_24 => port_b_r[5].CLK
clock_24 => port_b_r[6].CLK
clock_24 => port_b_r[7].CLK
clock_24 => port_b[0].CLK
clock_24 => port_b[1].CLK
clock_24 => port_b[2].CLK
clock_24 => port_b[3].CLK
clock_24 => port_b[4].CLK
clock_24 => port_b[5].CLK
clock_24 => port_b[6].CLK
clock_24 => port_b[7].CLK
clock_24 => port_a_r[0].CLK
clock_24 => port_a_r[1].CLK
clock_24 => port_a_r[2].CLK
clock_24 => port_a_r[3].CLK
clock_24 => port_a_r[4].CLK
clock_24 => port_a_r[5].CLK
clock_24 => port_a_r[6].CLK
clock_24 => port_a_r[7].CLK
clock_24 => port_a[0].CLK
clock_24 => port_a[1].CLK
clock_24 => port_a[2].CLK
clock_24 => port_a[3].CLK
clock_24 => port_a[4].CLK
clock_24 => port_a[5].CLK
clock_24 => port_a[6].CLK
clock_24 => port_a[7].CLK
clock_24 => bg_enable.CLK
clock_24 => bg_color_ref.CLK
clock_24 => bg_position[0].CLK
clock_24 => bg_position[1].CLK
clock_24 => bg_position[2].CLK
clock_24 => bg_position[3].CLK
clock_24 => bg_position[4].CLK
clock_24 => bg_position[5].CLK
clock_24 => bg_position[6].CLK
clock_24 => bg_position[7].CLK
clock_24 => bg_position[8].CLK
clock_24 => bg_position[9].CLK
clock_24 => bg_position[10].CLK
clock_24 => ch_color_ref.CLK
clock_24 => int_on.CLK
clock_24 => flip_cpu.CLK
clock_24 => coin1_ena.CLK
clock_24 => vblkn_r.CLK
clock_24 => coin1_r.CLK
clock_24 => coin1_mem.CLK
clock_24 => video_csync~reg0.CLK
clock_24 => hsync4.CLK
clock_24 => hsync3.CLK
clock_24 => hsync2.CLK
clock_24 => hsync1.CLK
clock_24 => video_hs~reg0.CLK
clock_24 => hsync0.CLK
clock_24 => video_vblank~reg0.CLK
clock_24 => video_hblank~reg0.CLK
clock_24 => video_vs~reg0.CLK
clock_24 => vs_cnt[0].CLK
clock_24 => vs_cnt[1].CLK
clock_24 => vs_cnt[2].CLK
clock_24 => vs_cnt[3].CLK
clock_24 => vs_cnt[4].CLK
clock_24 => vs_cnt[5].CLK
clock_24 => vs_cnt[6].CLK
clock_24 => vs_cnt[7].CLK
clock_24 => vs_cnt[8].CLK
clock_24 => vs_cnt[9].CLK
clock_24 => hs_cnt[0].CLK
clock_24 => hs_cnt[1].CLK
clock_24 => hs_cnt[2].CLK
clock_24 => hs_cnt[3].CLK
clock_24 => hs_cnt[4].CLK
clock_24 => hs_cnt[5].CLK
clock_24 => hs_cnt[6].CLK
clock_24 => hs_cnt[7].CLK
clock_24 => hs_cnt[8].CLK
clock_24 => hs_cnt[9].CLK
clock_24 => top_frame.CLK
clock_24 => vcnt[0].CLK
clock_24 => vcnt[1].CLK
clock_24 => vcnt[2].CLK
clock_24 => vcnt[3].CLK
clock_24 => vcnt[4].CLK
clock_24 => vcnt[5].CLK
clock_24 => vcnt[6].CLK
clock_24 => vcnt[7].CLK
clock_24 => vcnt[8].CLK
clock_24 => hcnt[0].CLK
clock_24 => hcnt[1].CLK
clock_24 => hcnt[2].CLK
clock_24 => hcnt[3].CLK
clock_24 => hcnt[4].CLK
clock_24 => hcnt[5].CLK
clock_24 => hcnt[6].CLK
clock_24 => hcnt[7].CLK
clock_24 => hcnt[8].CLK
clock_24 => clock_cnt[0].CLK
clock_24 => clock_cnt[1].CLK
clock_24 => clock_cnt[2].CLK
clock_24 => clock_cnt[3].CLK
clock_24 => dbg_cpu_addr[0]~reg0.CLK
clock_24 => dbg_cpu_addr[1]~reg0.CLK
clock_24 => dbg_cpu_addr[2]~reg0.CLK
clock_24 => dbg_cpu_addr[3]~reg0.CLK
clock_24 => dbg_cpu_addr[4]~reg0.CLK
clock_24 => dbg_cpu_addr[5]~reg0.CLK
clock_24 => dbg_cpu_addr[6]~reg0.CLK
clock_24 => dbg_cpu_addr[7]~reg0.CLK
clock_24 => dbg_cpu_addr[8]~reg0.CLK
clock_24 => dbg_cpu_addr[9]~reg0.CLK
clock_24 => dbg_cpu_addr[10]~reg0.CLK
clock_24 => dbg_cpu_addr[11]~reg0.CLK
clock_24 => dbg_cpu_addr[12]~reg0.CLK
clock_24 => dbg_cpu_addr[13]~reg0.CLK
clock_24 => dbg_cpu_addr[14]~reg0.CLK
clock_24 => dbg_cpu_addr[15]~reg0.CLK
clock_24 => zaxxon_sound:sound_board.clock_24
clock_24 => t80se:cpu.CLK_n
clock_24 => dpram:bg_graphics_1.clk_b
clock_24 => dpram:bg_graphics_2.clk_b
clock_24 => dpram:map_tile_1.clk_b
clock_24 => dpram:map_tile_2.clk_b
clock_24 => dpram:char_color.clk_b
clock_24 => dpram:palette.clk_b
clock_24 => video_clk.DATAIN
clock_24 => Sega_Crypt:rom_cpu.clk
clock_24 => gen_ram:wram.clk
clock_24 => gen_ram:video_ram.clk
clock_24 => gen_ram:sprites_ram.clk
clock_24 => gen_ram:sprites_online_ram.clk
clock_24 => gen_ram:sprlinebuf.clk
clock_24 => dpram:bg_graphics_1.clk_a
clock_24 => dpram:bg_graphics_2.clk_a
clock_24 => dpram:map_tile_1.clk_a
clock_24 => dpram:map_tile_2.clk_a
clock_24 => dpram:char_color.clk_a
clock_24 => dpram:palette.clk_a
reset => zaxxon_sound:sound_board.reset
reset => top_frame.ACLR
reset => vcnt[0].ACLR
reset => vcnt[1].ACLR
reset => vcnt[2].ACLR
reset => vcnt[3].ACLR
reset => vcnt[4].ACLR
reset => vcnt[5].ACLR
reset => vcnt[6].ACLR
reset => vcnt[7].ACLR
reset => vcnt[8].ACLR
reset => hcnt[0].ACLR
reset => hcnt[1].ACLR
reset => hcnt[2].ACLR
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => hcnt[6].ACLR
reset => hcnt[7].ACLR
reset => hcnt[8].ACLR
reset => clock_cnt[0].ACLR
reset => clock_cnt[1].ACLR
reset => clock_cnt[2].ACLR
reset => clock_cnt[3].ACLR
reset => t80se:cpu.RESET_n
reset => hs_cnt[9].ENA
reset => hs_cnt[8].ENA
reset => hs_cnt[7].ENA
reset => hs_cnt[6].ENA
reset => hs_cnt[5].ENA
reset => hs_cnt[4].ENA
reset => hs_cnt[3].ENA
reset => hs_cnt[2].ENA
reset => hs_cnt[1].ENA
reset => hs_cnt[0].ENA
reset => vs_cnt[9].ENA
reset => vs_cnt[8].ENA
reset => vs_cnt[7].ENA
reset => vs_cnt[6].ENA
reset => vs_cnt[5].ENA
reset => vs_cnt[4].ENA
reset => vs_cnt[3].ENA
reset => vs_cnt[2].ENA
reset => vs_cnt[1].ENA
reset => vs_cnt[0].ENA
reset => video_vs~reg0.ENA
reset => video_hblank~reg0.ENA
reset => video_vblank~reg0.ENA
reset => hsync0.ENA
reset => video_hs~reg0.ENA
reset => hsync1.ENA
reset => hsync2.ENA
reset => hsync3.ENA
reset => hsync4.ENA
reset => video_csync~reg0.ENA
pause => t80se:cpu.WAIT_n
video_r[0] <= video_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_r[1] <= video_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_r[2] <= video_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[0] <= video_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[1] <= video_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_g[2] <= video_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_b[0] <= video_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_b[1] <= video_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_clk <= clock_24.DB_MAX_OUTPUT_PORT_TYPE
video_csync <= video_csync~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_hblank <= video_hblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_vblank <= video_vblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_hs <= video_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_vs <= video_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_ce <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[0] <= zaxxon_sound:sound_board.audio_out_l[0]
audio_out_l[1] <= zaxxon_sound:sound_board.audio_out_l[1]
audio_out_l[2] <= zaxxon_sound:sound_board.audio_out_l[2]
audio_out_l[3] <= zaxxon_sound:sound_board.audio_out_l[3]
audio_out_l[4] <= zaxxon_sound:sound_board.audio_out_l[4]
audio_out_l[5] <= zaxxon_sound:sound_board.audio_out_l[5]
audio_out_l[6] <= zaxxon_sound:sound_board.audio_out_l[6]
audio_out_l[7] <= zaxxon_sound:sound_board.audio_out_l[7]
audio_out_l[8] <= zaxxon_sound:sound_board.audio_out_l[8]
audio_out_l[9] <= zaxxon_sound:sound_board.audio_out_l[9]
audio_out_l[10] <= zaxxon_sound:sound_board.audio_out_l[10]
audio_out_l[11] <= zaxxon_sound:sound_board.audio_out_l[11]
audio_out_l[12] <= zaxxon_sound:sound_board.audio_out_l[12]
audio_out_l[13] <= zaxxon_sound:sound_board.audio_out_l[13]
audio_out_l[14] <= zaxxon_sound:sound_board.audio_out_l[14]
audio_out_l[15] <= zaxxon_sound:sound_board.audio_out_l[15]
audio_out_r[0] <= zaxxon_sound:sound_board.audio_out_r[0]
audio_out_r[1] <= zaxxon_sound:sound_board.audio_out_r[1]
audio_out_r[2] <= zaxxon_sound:sound_board.audio_out_r[2]
audio_out_r[3] <= zaxxon_sound:sound_board.audio_out_r[3]
audio_out_r[4] <= zaxxon_sound:sound_board.audio_out_r[4]
audio_out_r[5] <= zaxxon_sound:sound_board.audio_out_r[5]
audio_out_r[6] <= zaxxon_sound:sound_board.audio_out_r[6]
audio_out_r[7] <= zaxxon_sound:sound_board.audio_out_r[7]
audio_out_r[8] <= zaxxon_sound:sound_board.audio_out_r[8]
audio_out_r[9] <= zaxxon_sound:sound_board.audio_out_r[9]
audio_out_r[10] <= zaxxon_sound:sound_board.audio_out_r[10]
audio_out_r[11] <= zaxxon_sound:sound_board.audio_out_r[11]
audio_out_r[12] <= zaxxon_sound:sound_board.audio_out_r[12]
audio_out_r[13] <= zaxxon_sound:sound_board.audio_out_r[13]
audio_out_r[14] <= zaxxon_sound:sound_board.audio_out_r[14]
audio_out_r[15] <= zaxxon_sound:sound_board.audio_out_r[15]
hwsel[0] => sp_code_line[13].IN1
hwsel[0] => Equal54.IN3
hwsel[1] => Equal54.IN2
coin1 => process_3.IN1
coin1 => coin1_r.DATAIN
coin2 => ~NO_FANOUT~
start1 => cpu_di.DATAB
start2 => cpu_di.DATAB
p1_input[0] => cpu_di.DATAB
p1_input[1] => cpu_di.DATAB
p1_input[2] => cpu_di.DATAB
p1_input[3] => cpu_di.DATAB
p1_input[4] => cpu_di.DATAB
p1_input[5] => cpu_di.DATAB
p1_input[6] => cpu_di.DATAB
p1_input[7] => cpu_di.DATAB
p2_input[0] => cpu_di.DATAB
p2_input[1] => cpu_di.DATAB
p2_input[2] => cpu_di.DATAB
p2_input[3] => cpu_di.DATAB
p2_input[4] => cpu_di.DATAB
p2_input[5] => cpu_di.DATAB
p2_input[6] => cpu_di.DATAB
p2_input[7] => cpu_di.DATAB
sw1_input[0] => cpu_di.DATAB
sw1_input[1] => cpu_di.DATAB
sw1_input[2] => cpu_di.DATAB
sw1_input[3] => cpu_di.DATAB
sw1_input[4] => cpu_di.DATAB
sw1_input[5] => cpu_di.DATAB
sw1_input[6] => cpu_di.DATAB
sw1_input[7] => cpu_di.DATAB
sw2_input[0] => cpu_di.DATAB
sw2_input[1] => cpu_di.DATAB
sw2_input[2] => cpu_di.DATAB
sw2_input[3] => cpu_di.DATAB
sw2_input[4] => cpu_di.DATAB
sw2_input[5] => cpu_di.DATAB
sw2_input[6] => cpu_di.DATAB
sw2_input[7] => cpu_di.DATAB
service => cpu_di.DATAB
flip_screen => flip.IN1
enc_type[0] => Equal34.IN7
enc_type[0] => Equal35.IN7
enc_type[0] => Equal69.IN7
enc_type[0] => Sega_Crypt:rom_cpu.enc_type[0]
enc_type[1] => Equal34.IN6
enc_type[1] => Equal35.IN6
enc_type[1] => Equal69.IN6
enc_type[1] => Sega_Crypt:rom_cpu.enc_type[1]
enc_type[2] => Equal34.IN5
enc_type[2] => Equal35.IN5
enc_type[2] => Equal69.IN5
enc_type[2] => Sega_Crypt:rom_cpu.enc_type[2]
enc_type[3] => Equal34.IN4
enc_type[3] => Equal35.IN4
enc_type[3] => Equal69.IN4
enc_type[3] => Sega_Crypt:rom_cpu.enc_type[3]
cpu_rom_addr[0] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[1] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[2] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[3] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[4] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[5] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[6] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[7] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[8] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[9] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[10] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[11] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[12] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[13] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[14] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_do[0] => cpu_di.DATAB
cpu_rom_do[0] => Sega_Crypt:rom_cpu.cpu_rom_do[0]
cpu_rom_do[1] => cpu_di.DATAB
cpu_rom_do[1] => Sega_Crypt:rom_cpu.cpu_rom_do[1]
cpu_rom_do[2] => cpu_di.DATAB
cpu_rom_do[2] => Sega_Crypt:rom_cpu.cpu_rom_do[2]
cpu_rom_do[3] => cpu_di.DATAB
cpu_rom_do[3] => Sega_Crypt:rom_cpu.cpu_rom_do[3]
cpu_rom_do[4] => cpu_di.DATAB
cpu_rom_do[4] => Sega_Crypt:rom_cpu.cpu_rom_do[4]
cpu_rom_do[5] => cpu_di.DATAB
cpu_rom_do[5] => Sega_Crypt:rom_cpu.cpu_rom_do[5]
cpu_rom_do[6] => cpu_di.DATAB
cpu_rom_do[6] => Sega_Crypt:rom_cpu.cpu_rom_do[6]
cpu_rom_do[7] => cpu_di.DATAB
cpu_rom_do[7] => Sega_Crypt:rom_cpu.cpu_rom_do[7]
bg_graphics_addr[0] <= bg_graphics_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[1] <= bg_graphics_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[2] <= bg_graphics_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[3] <= bg_graphics_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[4] <= bg_graphics_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[5] <= bg_graphics_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[6] <= bg_graphics_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[7] <= bg_graphics_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[8] <= bg_graphics_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[9] <= bg_graphics_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[10] <= bg_graphics_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[11] <= bg_graphics_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_addr[12] <= bg_graphics_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_graphics_do[0] => bg_graphics1_do.DATAB
bg_graphics_do[1] => bg_graphics1_do.DATAB
bg_graphics_do[2] => bg_graphics1_do.DATAB
bg_graphics_do[3] => bg_graphics1_do.DATAB
bg_graphics_do[4] => bg_graphics1_do.DATAB
bg_graphics_do[5] => bg_graphics1_do.DATAB
bg_graphics_do[6] => bg_graphics1_do.DATAB
bg_graphics_do[7] => bg_graphics1_do.DATAB
bg_graphics_do[8] => bg_graphics2_do.DATAB
bg_graphics_do[9] => bg_graphics2_do.DATAB
bg_graphics_do[10] => bg_graphics2_do.DATAB
bg_graphics_do[11] => bg_graphics2_do.DATAB
bg_graphics_do[12] => bg_graphics2_do.DATAB
bg_graphics_do[13] => bg_graphics2_do.DATAB
bg_graphics_do[14] => bg_graphics2_do.DATAB
bg_graphics_do[15] => bg_graphics2_do.DATAB
bg_graphics_do[16] => bg_graphics3_do.DATAB
bg_graphics_do[17] => bg_graphics3_do.DATAB
bg_graphics_do[18] => bg_graphics3_do.DATAB
bg_graphics_do[19] => bg_graphics3_do.DATAB
bg_graphics_do[20] => bg_graphics3_do.DATAB
bg_graphics_do[21] => bg_graphics3_do.DATAB
bg_graphics_do[22] => bg_graphics3_do.DATAB
bg_graphics_do[23] => bg_graphics3_do.DATAB
bg_graphics_do[24] => ~NO_FANOUT~
bg_graphics_do[25] => ~NO_FANOUT~
bg_graphics_do[26] => ~NO_FANOUT~
bg_graphics_do[27] => ~NO_FANOUT~
bg_graphics_do[28] => ~NO_FANOUT~
bg_graphics_do[29] => ~NO_FANOUT~
bg_graphics_do[30] => ~NO_FANOUT~
bg_graphics_do[31] => ~NO_FANOUT~
sp_graphics_addr[0] <= sp_graphics_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[1] <= sp_graphics_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[2] <= sp_graphics_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[3] <= sp_graphics_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[4] <= sp_graphics_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[5] <= sp_graphics_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[6] <= sp_graphics_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[7] <= sp_graphics_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[8] <= sp_graphics_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[9] <= sp_graphics_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[10] <= sp_graphics_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[11] <= sp_graphics_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[12] <= sp_graphics_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_addr[13] <= sp_graphics_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_graphics_do[0] => sp_graphics1_do.DATAB
sp_graphics_do[1] => sp_graphics1_do.DATAB
sp_graphics_do[2] => sp_graphics1_do.DATAB
sp_graphics_do[3] => sp_graphics1_do.DATAB
sp_graphics_do[4] => sp_graphics1_do.DATAB
sp_graphics_do[5] => sp_graphics1_do.DATAB
sp_graphics_do[6] => sp_graphics1_do.DATAB
sp_graphics_do[7] => sp_graphics1_do.DATAB
sp_graphics_do[8] => sp_graphics2_do.DATAB
sp_graphics_do[9] => sp_graphics2_do.DATAB
sp_graphics_do[10] => sp_graphics2_do.DATAB
sp_graphics_do[11] => sp_graphics2_do.DATAB
sp_graphics_do[12] => sp_graphics2_do.DATAB
sp_graphics_do[13] => sp_graphics2_do.DATAB
sp_graphics_do[14] => sp_graphics2_do.DATAB
sp_graphics_do[15] => sp_graphics2_do.DATAB
sp_graphics_do[16] => sp_graphics3_do.DATAB
sp_graphics_do[17] => sp_graphics3_do.DATAB
sp_graphics_do[18] => sp_graphics3_do.DATAB
sp_graphics_do[19] => sp_graphics3_do.DATAB
sp_graphics_do[20] => sp_graphics3_do.DATAB
sp_graphics_do[21] => sp_graphics3_do.DATAB
sp_graphics_do[22] => sp_graphics3_do.DATAB
sp_graphics_do[23] => sp_graphics3_do.DATAB
sp_graphics_do[24] => ~NO_FANOUT~
sp_graphics_do[25] => ~NO_FANOUT~
sp_graphics_do[26] => ~NO_FANOUT~
sp_graphics_do[27] => ~NO_FANOUT~
sp_graphics_do[28] => ~NO_FANOUT~
sp_graphics_do[29] => ~NO_FANOUT~
sp_graphics_do[30] => ~NO_FANOUT~
sp_graphics_do[31] => ~NO_FANOUT~
dl_addr[0] => dpram:bg_graphics_1.addr_b[0]
dl_addr[0] => dpram:bg_graphics_2.addr_b[0]
dl_addr[0] => dpram:map_tile_1.addr_b[0]
dl_addr[0] => dpram:map_tile_2.addr_b[0]
dl_addr[0] => dpram:char_color.addr_b[0]
dl_addr[0] => dpram:palette.addr_b[0]
dl_addr[1] => dpram:bg_graphics_1.addr_b[1]
dl_addr[1] => dpram:bg_graphics_2.addr_b[1]
dl_addr[1] => dpram:map_tile_1.addr_b[1]
dl_addr[1] => dpram:map_tile_2.addr_b[1]
dl_addr[1] => dpram:char_color.addr_b[1]
dl_addr[1] => dpram:palette.addr_b[1]
dl_addr[2] => dpram:bg_graphics_1.addr_b[2]
dl_addr[2] => dpram:bg_graphics_2.addr_b[2]
dl_addr[2] => dpram:map_tile_1.addr_b[2]
dl_addr[2] => dpram:map_tile_2.addr_b[2]
dl_addr[2] => dpram:char_color.addr_b[2]
dl_addr[2] => dpram:palette.addr_b[2]
dl_addr[3] => dpram:bg_graphics_1.addr_b[3]
dl_addr[3] => dpram:bg_graphics_2.addr_b[3]
dl_addr[3] => dpram:map_tile_1.addr_b[3]
dl_addr[3] => dpram:map_tile_2.addr_b[3]
dl_addr[3] => dpram:char_color.addr_b[3]
dl_addr[3] => dpram:palette.addr_b[3]
dl_addr[4] => dpram:bg_graphics_1.addr_b[4]
dl_addr[4] => dpram:bg_graphics_2.addr_b[4]
dl_addr[4] => dpram:map_tile_1.addr_b[4]
dl_addr[4] => dpram:map_tile_2.addr_b[4]
dl_addr[4] => dpram:char_color.addr_b[4]
dl_addr[4] => dpram:palette.addr_b[4]
dl_addr[5] => dpram:bg_graphics_1.addr_b[5]
dl_addr[5] => dpram:bg_graphics_2.addr_b[5]
dl_addr[5] => dpram:map_tile_1.addr_b[5]
dl_addr[5] => dpram:map_tile_2.addr_b[5]
dl_addr[5] => dpram:char_color.addr_b[5]
dl_addr[5] => dpram:palette.addr_b[5]
dl_addr[6] => dpram:bg_graphics_1.addr_b[6]
dl_addr[6] => dpram:bg_graphics_2.addr_b[6]
dl_addr[6] => dpram:map_tile_1.addr_b[6]
dl_addr[6] => dpram:map_tile_2.addr_b[6]
dl_addr[6] => dpram:char_color.addr_b[6]
dl_addr[6] => dpram:palette.addr_b[6]
dl_addr[7] => dpram:bg_graphics_1.addr_b[7]
dl_addr[7] => dpram:bg_graphics_2.addr_b[7]
dl_addr[7] => dpram:map_tile_1.addr_b[7]
dl_addr[7] => dpram:map_tile_2.addr_b[7]
dl_addr[7] => dpram:char_color.addr_b[7]
dl_addr[7] => dpram:palette.addr_b[7]
dl_addr[8] => Equal74.IN19
dl_addr[8] => Equal75.IN19
dl_addr[8] => dpram:bg_graphics_1.addr_b[8]
dl_addr[8] => dpram:bg_graphics_2.addr_b[8]
dl_addr[8] => dpram:map_tile_1.addr_b[8]
dl_addr[8] => dpram:map_tile_2.addr_b[8]
dl_addr[9] => Equal74.IN18
dl_addr[9] => Equal75.IN18
dl_addr[9] => dpram:bg_graphics_1.addr_b[9]
dl_addr[9] => dpram:bg_graphics_2.addr_b[9]
dl_addr[9] => dpram:map_tile_1.addr_b[9]
dl_addr[9] => dpram:map_tile_2.addr_b[9]
dl_addr[10] => Equal74.IN17
dl_addr[10] => Equal75.IN17
dl_addr[10] => dpram:bg_graphics_1.addr_b[10]
dl_addr[10] => dpram:bg_graphics_2.addr_b[10]
dl_addr[10] => dpram:map_tile_1.addr_b[10]
dl_addr[10] => dpram:map_tile_2.addr_b[10]
dl_addr[11] => Equal70.IN13
dl_addr[11] => Equal71.IN13
dl_addr[11] => Equal74.IN16
dl_addr[11] => Equal75.IN16
dl_addr[11] => dpram:map_tile_1.addr_b[11]
dl_addr[11] => dpram:map_tile_2.addr_b[11]
dl_addr[12] => Equal70.IN12
dl_addr[12] => Equal71.IN12
dl_addr[12] => Add28.IN12
dl_addr[12] => Equal74.IN15
dl_addr[12] => Equal75.IN15
dl_addr[13] => Equal70.IN11
dl_addr[13] => Equal71.IN11
dl_addr[13] => Add28.IN11
dl_addr[13] => Equal74.IN14
dl_addr[13] => Equal75.IN14
dl_addr[14] => Equal70.IN10
dl_addr[14] => Equal71.IN10
dl_addr[14] => Add28.IN10
dl_addr[14] => Equal74.IN13
dl_addr[14] => Equal75.IN13
dl_addr[15] => Equal70.IN9
dl_addr[15] => Equal71.IN9
dl_addr[15] => Add28.IN9
dl_addr[15] => Equal74.IN12
dl_addr[15] => Equal75.IN12
dl_addr[16] => Equal70.IN8
dl_addr[16] => Equal71.IN8
dl_addr[16] => Add28.IN8
dl_addr[16] => Equal74.IN11
dl_addr[16] => Equal75.IN11
dl_addr[17] => Equal70.IN7
dl_addr[17] => Equal71.IN7
dl_addr[17] => Add28.IN7
dl_addr[17] => Equal74.IN10
dl_addr[17] => Equal75.IN10
dl_data[0] => dpram:bg_graphics_1.d_b[0]
dl_data[0] => dpram:bg_graphics_2.d_b[0]
dl_data[0] => dpram:map_tile_1.d_b[0]
dl_data[0] => dpram:map_tile_2.d_b[0]
dl_data[0] => dpram:char_color.d_b[0]
dl_data[0] => dpram:palette.d_b[0]
dl_data[1] => dpram:bg_graphics_1.d_b[1]
dl_data[1] => dpram:bg_graphics_2.d_b[1]
dl_data[1] => dpram:map_tile_1.d_b[1]
dl_data[1] => dpram:map_tile_2.d_b[1]
dl_data[1] => dpram:char_color.d_b[1]
dl_data[1] => dpram:palette.d_b[1]
dl_data[2] => dpram:bg_graphics_1.d_b[2]
dl_data[2] => dpram:bg_graphics_2.d_b[2]
dl_data[2] => dpram:map_tile_1.d_b[2]
dl_data[2] => dpram:map_tile_2.d_b[2]
dl_data[2] => dpram:char_color.d_b[2]
dl_data[2] => dpram:palette.d_b[2]
dl_data[3] => dpram:bg_graphics_1.d_b[3]
dl_data[3] => dpram:bg_graphics_2.d_b[3]
dl_data[3] => dpram:map_tile_1.d_b[3]
dl_data[3] => dpram:map_tile_2.d_b[3]
dl_data[3] => dpram:char_color.d_b[3]
dl_data[3] => dpram:palette.d_b[3]
dl_data[4] => dpram:bg_graphics_1.d_b[4]
dl_data[4] => dpram:bg_graphics_2.d_b[4]
dl_data[4] => dpram:map_tile_1.d_b[4]
dl_data[4] => dpram:map_tile_2.d_b[4]
dl_data[4] => dpram:char_color.d_b[4]
dl_data[4] => dpram:palette.d_b[4]
dl_data[5] => dpram:bg_graphics_1.d_b[5]
dl_data[5] => dpram:bg_graphics_2.d_b[5]
dl_data[5] => dpram:map_tile_1.d_b[5]
dl_data[5] => dpram:map_tile_2.d_b[5]
dl_data[5] => dpram:char_color.d_b[5]
dl_data[5] => dpram:palette.d_b[5]
dl_data[6] => dpram:bg_graphics_1.d_b[6]
dl_data[6] => dpram:bg_graphics_2.d_b[6]
dl_data[6] => dpram:map_tile_1.d_b[6]
dl_data[6] => dpram:map_tile_2.d_b[6]
dl_data[6] => dpram:char_color.d_b[6]
dl_data[6] => dpram:palette.d_b[6]
dl_data[7] => dpram:bg_graphics_1.d_b[7]
dl_data[7] => dpram:bg_graphics_2.d_b[7]
dl_data[7] => dpram:map_tile_1.d_b[7]
dl_data[7] => dpram:map_tile_2.d_b[7]
dl_data[7] => dpram:char_color.d_b[7]
dl_data[7] => dpram:palette.d_b[7]
dl_wr => bg_graphics_1_we.IN1
dl_wr => bg_graphics_2_we.IN1
dl_wr => map1_we.IN1
dl_wr => map2_we.IN1
dl_wr => char_color_we.IN1
dl_wr => palette_we.IN1
wave_addr[0] <= zaxxon_sound:sound_board.wave_addr[0]
wave_addr[1] <= zaxxon_sound:sound_board.wave_addr[1]
wave_addr[2] <= zaxxon_sound:sound_board.wave_addr[2]
wave_addr[3] <= zaxxon_sound:sound_board.wave_addr[3]
wave_addr[4] <= zaxxon_sound:sound_board.wave_addr[4]
wave_addr[5] <= zaxxon_sound:sound_board.wave_addr[5]
wave_addr[6] <= zaxxon_sound:sound_board.wave_addr[6]
wave_addr[7] <= zaxxon_sound:sound_board.wave_addr[7]
wave_addr[8] <= zaxxon_sound:sound_board.wave_addr[8]
wave_addr[9] <= zaxxon_sound:sound_board.wave_addr[9]
wave_addr[10] <= zaxxon_sound:sound_board.wave_addr[10]
wave_addr[11] <= zaxxon_sound:sound_board.wave_addr[11]
wave_addr[12] <= zaxxon_sound:sound_board.wave_addr[12]
wave_addr[13] <= zaxxon_sound:sound_board.wave_addr[13]
wave_addr[14] <= zaxxon_sound:sound_board.wave_addr[14]
wave_addr[15] <= zaxxon_sound:sound_board.wave_addr[15]
wave_addr[16] <= zaxxon_sound:sound_board.wave_addr[16]
wave_addr[17] <= zaxxon_sound:sound_board.wave_addr[17]
wave_addr[18] <= zaxxon_sound:sound_board.wave_addr[18]
wave_addr[19] <= zaxxon_sound:sound_board.wave_addr[19]
wave_rd <= zaxxon_sound:sound_board.wave_rd
wave_data[0] => zaxxon_sound:sound_board.wave_data[0]
wave_data[1] => zaxxon_sound:sound_board.wave_data[1]
wave_data[2] => zaxxon_sound:sound_board.wave_data[2]
wave_data[3] => zaxxon_sound:sound_board.wave_data[3]
wave_data[4] => zaxxon_sound:sound_board.wave_data[4]
wave_data[5] => zaxxon_sound:sound_board.wave_data[5]
wave_data[6] => zaxxon_sound:sound_board.wave_data[6]
wave_data[7] => zaxxon_sound:sound_board.wave_data[7]
wave_data[8] => zaxxon_sound:sound_board.wave_data[8]
wave_data[9] => zaxxon_sound:sound_board.wave_data[9]
wave_data[10] => zaxxon_sound:sound_board.wave_data[10]
wave_data[11] => zaxxon_sound:sound_board.wave_data[11]
wave_data[12] => zaxxon_sound:sound_board.wave_data[12]
wave_data[13] => zaxxon_sound:sound_board.wave_data[13]
wave_data[14] => zaxxon_sound:sound_board.wave_data[14]
wave_data[15] => zaxxon_sound:sound_board.wave_data[15]
dbg_cpu_addr[0] <= dbg_cpu_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[1] <= dbg_cpu_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[2] <= dbg_cpu_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[3] <= dbg_cpu_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[4] <= dbg_cpu_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[5] <= dbg_cpu_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[6] <= dbg_cpu_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[7] <= dbg_cpu_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[8] <= dbg_cpu_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[9] <= dbg_cpu_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[10] <= dbg_cpu_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[11] <= dbg_cpu_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[12] <= dbg_cpu_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[13] <= dbg_cpu_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[14] <= dbg_cpu_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_cpu_addr[15] <= dbg_cpu_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|T80se:cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK_n => T80:u0.CLK_n
CLK_n => DI_Reg[0].CLK
CLK_n => DI_Reg[1].CLK
CLK_n => DI_Reg[2].CLK
CLK_n => DI_Reg[3].CLK
CLK_n => DI_Reg[4].CLK
CLK_n => DI_Reg[5].CLK
CLK_n => DI_Reg[6].CLK
CLK_n => DI_Reg[7].CLK
CLK_n => MREQ_n~reg0.CLK
CLK_n => IORQ_n~reg0.CLK
CLK_n => WR_n~reg0.CLK
CLK_n => RD_n~reg0.CLK
CLKEN => T80:u0.CEN
CLKEN => DI_Reg[0].ENA
CLKEN => RD_n~reg0.ENA
CLKEN => WR_n~reg0.ENA
CLKEN => IORQ_n~reg0.ENA
CLKEN => MREQ_n~reg0.ENA
CLKEN => DI_Reg[7].ENA
CLKEN => DI_Reg[6].ENA
CLKEN => DI_Reg[5].ENA
CLKEN => DI_Reg[4].ENA
CLKEN => DI_Reg[3].ENA
CLKEN => DI_Reg[2].ENA
CLKEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|Zaxxon_MiST|zaxxon:zaxxon|T80se:cpu|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => MULU_Fakt1[0].CLK
CLK_n => MULU_Fakt1[1].CLK
CLK_n => MULU_Fakt1[2].CLK
CLK_n => MULU_Fakt1[3].CLK
CLK_n => MULU_Fakt1[4].CLK
CLK_n => MULU_Fakt1[5].CLK
CLK_n => MULU_Fakt1[6].CLK
CLK_n => MULU_Fakt1[7].CLK
CLK_n => MULU_Fakt1[8].CLK
CLK_n => MULU_Fakt1[9].CLK
CLK_n => MULU_Fakt1[10].CLK
CLK_n => MULU_Fakt1[11].CLK
CLK_n => MULU_Fakt1[12].CLK
CLK_n => MULU_Fakt1[13].CLK
CLK_n => MULU_Fakt1[14].CLK
CLK_n => MULU_Fakt1[15].CLK
CLK_n => MULU_Prod32[0].CLK
CLK_n => MULU_Prod32[1].CLK
CLK_n => MULU_Prod32[2].CLK
CLK_n => MULU_Prod32[3].CLK
CLK_n => MULU_Prod32[4].CLK
CLK_n => MULU_Prod32[5].CLK
CLK_n => MULU_Prod32[6].CLK
CLK_n => MULU_Prod32[7].CLK
CLK_n => MULU_Prod32[8].CLK
CLK_n => MULU_Prod32[9].CLK
CLK_n => MULU_Prod32[10].CLK
CLK_n => MULU_Prod32[11].CLK
CLK_n => MULU_Prod32[12].CLK
CLK_n => MULU_Prod32[13].CLK
CLK_n => MULU_Prod32[14].CLK
CLK_n => MULU_Prod32[15].CLK
CLK_n => MULU_Prod32[16].CLK
CLK_n => MULU_Prod32[17].CLK
CLK_n => MULU_Prod32[18].CLK
CLK_n => MULU_Prod32[19].CLK
CLK_n => MULU_Prod32[20].CLK
CLK_n => MULU_Prod32[21].CLK
CLK_n => MULU_Prod32[22].CLK
CLK_n => MULU_Prod32[23].CLK
CLK_n => MULU_Prod32[24].CLK
CLK_n => MULU_Prod32[25].CLK
CLK_n => MULU_Prod32[26].CLK
CLK_n => MULU_Prod32[27].CLK
CLK_n => MULU_Prod32[28].CLK
CLK_n => MULU_Prod32[29].CLK
CLK_n => MULU_Prod32[30].CLK
CLK_n => MULU_Prod32[31].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_6.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_3.IN1
WAIT_n => process_6.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => process_7.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_7.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => WZ.DATAB
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => WZ.DATAB
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => WZ.DATAB
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => WZ.DATAB
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => WZ.DATAB
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => WZ.DATAB
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => WZ.DATAB
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => WZ.DATAB
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add3.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add8.IN16
DI[0] => Add9.IN32
DI[0] => Add12.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal26.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add3.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add8.IN15
DI[1] => Add9.IN31
DI[1] => Add12.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal26.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add3.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add8.IN14
DI[2] => Add9.IN30
DI[2] => Add12.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal26.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add3.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add8.IN13
DI[3] => Add9.IN29
DI[3] => Add12.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal26.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add3.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add8.IN12
DI[4] => Add9.IN28
DI[4] => Add12.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal26.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add3.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add8.IN11
DI[5] => Add9.IN27
DI[5] => Add12.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal26.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add3.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add8.IN10
DI[6] => Add9.IN26
DI[6] => Add12.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal26.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add3.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add8.IN9
DI[7] => F.DATAB
DI[7] => Add9.IN17
DI[7] => Add9.IN18
DI[7] => Add9.IN19
DI[7] => Add9.IN20
DI[7] => Add9.IN21
DI[7] => Add9.IN22
DI[7] => Add9.IN23
DI[7] => Add9.IN24
DI[7] => Add9.IN25
DI[7] => Add12.IN17
DI[7] => Add12.IN18
DI[7] => Add12.IN19
DI[7] => Add12.IN20
DI[7] => Add12.IN21
DI[7] => Add12.IN22
DI[7] => Add12.IN23
DI[7] => Add12.IN24
DI[7] => Add12.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal26.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
R800_mode => T80_MCode:mcode.R800_mode
out0 => process_5.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_6.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|Zaxxon_MiST|zaxxon:zaxxon|T80se:cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux26.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN158
IR[0] => Mux63.IN159
IR[0] => Mux63.IN160
IR[0] => Mux63.IN161
IR[0] => Mux63.IN162
IR[0] => Mux63.IN163
IR[0] => Mux63.IN164
IR[0] => Mux63.IN165
IR[0] => Mux63.IN166
IR[0] => Mux63.IN167
IR[0] => Mux63.IN168
IR[0] => Mux63.IN169
IR[0] => Mux63.IN170
IR[0] => Mux63.IN171
IR[0] => Mux63.IN172
IR[0] => Mux63.IN173
IR[0] => Mux63.IN174
IR[0] => Mux63.IN175
IR[0] => Mux63.IN176
IR[0] => Mux63.IN177
IR[0] => Mux63.IN178
IR[0] => Mux63.IN179
IR[0] => Mux63.IN180
IR[0] => Mux63.IN181
IR[0] => Mux63.IN182
IR[0] => Mux63.IN183
IR[0] => Mux63.IN184
IR[0] => Mux63.IN185
IR[0] => Mux63.IN186
IR[0] => Mux63.IN187
IR[0] => Mux63.IN188
IR[0] => Mux63.IN189
IR[0] => Mux63.IN190
IR[0] => Mux63.IN191
IR[0] => Mux63.IN192
IR[0] => Mux63.IN193
IR[0] => Mux63.IN194
IR[0] => Mux63.IN195
IR[0] => Mux63.IN196
IR[0] => Mux63.IN197
IR[0] => Mux63.IN198
IR[0] => Mux63.IN199
IR[0] => Mux63.IN200
IR[0] => Mux63.IN201
IR[0] => Mux63.IN202
IR[0] => Mux63.IN203
IR[0] => Mux63.IN204
IR[0] => Mux63.IN205
IR[0] => Mux63.IN206
IR[0] => Mux63.IN207
IR[0] => Mux63.IN208
IR[0] => Mux63.IN209
IR[0] => Mux63.IN210
IR[0] => Mux63.IN211
IR[0] => Mux63.IN212
IR[0] => Mux63.IN213
IR[0] => Mux63.IN214
IR[0] => Mux63.IN215
IR[0] => Mux63.IN216
IR[0] => Mux63.IN217
IR[0] => Mux63.IN218
IR[0] => Mux63.IN219
IR[0] => Mux63.IN220
IR[0] => Mux63.IN221
IR[0] => Mux63.IN222
IR[0] => Mux63.IN223
IR[0] => Mux63.IN224
IR[0] => Mux63.IN225
IR[0] => Mux63.IN226
IR[0] => Mux63.IN227
IR[0] => Mux63.IN228
IR[0] => Mux63.IN229
IR[0] => Mux63.IN230
IR[0] => Mux63.IN231
IR[0] => Mux63.IN232
IR[0] => Mux63.IN233
IR[0] => Mux63.IN234
IR[0] => Mux63.IN235
IR[0] => Mux63.IN236
IR[0] => Mux63.IN237
IR[0] => Mux63.IN238
IR[0] => Mux63.IN239
IR[0] => Mux63.IN240
IR[0] => Mux63.IN241
IR[0] => Mux63.IN242
IR[0] => Mux63.IN243
IR[0] => Mux63.IN244
IR[0] => Mux63.IN245
IR[0] => Mux63.IN246
IR[0] => Mux63.IN247
IR[0] => Mux63.IN248
IR[0] => Mux63.IN249
IR[0] => Mux63.IN250
IR[0] => Mux63.IN251
IR[0] => Mux63.IN252
IR[0] => Mux63.IN253
IR[0] => Mux63.IN254
IR[0] => Mux63.IN255
IR[0] => Mux63.IN256
IR[0] => Mux63.IN257
IR[0] => Mux63.IN258
IR[0] => Mux63.IN259
IR[0] => Mux63.IN260
IR[0] => Mux63.IN261
IR[0] => Mux63.IN262
IR[0] => Mux63.IN263
IR[0] => Mux64.IN263
IR[0] => Mux65.IN69
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN262
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN69
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN69
IR[0] => Mux112.IN69
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux117.IN36
IR[0] => Mux118.IN263
IR[0] => Mux119.IN263
IR[0] => Mux120.IN263
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux132.IN36
IR[0] => Mux133.IN36
IR[0] => Mux134.IN36
IR[0] => Mux135.IN36
IR[0] => Mux201.IN69
IR[0] => Mux202.IN134
IR[0] => Mux203.IN134
IR[0] => Mux204.IN263
IR[0] => Mux205.IN263
IR[0] => Mux206.IN263
IR[0] => Mux207.IN134
IR[0] => Mux208.IN257
IR[0] => Mux209.IN263
IR[0] => Mux210.IN69
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN69
IR[0] => Mux214.IN263
IR[0] => Mux215.IN69
IR[0] => Mux216.IN263
IR[0] => Mux217.IN69
IR[0] => Mux218.IN263
IR[0] => Mux219.IN263
IR[0] => Mux220.IN263
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN134
IR[0] => Mux226.IN263
IR[0] => Mux227.IN69
IR[0] => Mux228.IN69
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN263
IR[0] => Mux232.IN263
IR[0] => Mux233.IN263
IR[0] => Mux234.IN263
IR[0] => Mux235.IN69
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN263
IR[0] => Mux239.IN69
IR[0] => Mux240.IN69
IR[0] => Mux241.IN36
IR[0] => Mux242.IN134
IR[0] => Mux243.IN134
IR[0] => Mux244.IN134
IR[0] => Mux245.IN134
IR[0] => Mux246.IN263
IR[0] => Mux247.IN263
IR[0] => Mux248.IN36
IR[0] => Mux249.IN69
IR[0] => Mux250.IN36
IR[0] => Mux251.IN69
IR[0] => Mux252.IN69
IR[0] => Mux253.IN263
IR[0] => Mux257.IN3
IR[0] => Mux262.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN4
IR[0] => Equal8.IN7
IR[1] => Mux4.IN7
IR[1] => Mux25.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN157
IR[1] => Mux62.IN158
IR[1] => Mux62.IN159
IR[1] => Mux62.IN160
IR[1] => Mux62.IN161
IR[1] => Mux62.IN162
IR[1] => Mux62.IN163
IR[1] => Mux62.IN164
IR[1] => Mux62.IN165
IR[1] => Mux62.IN166
IR[1] => Mux62.IN167
IR[1] => Mux62.IN168
IR[1] => Mux62.IN169
IR[1] => Mux62.IN170
IR[1] => Mux62.IN171
IR[1] => Mux62.IN172
IR[1] => Mux62.IN173
IR[1] => Mux62.IN174
IR[1] => Mux62.IN175
IR[1] => Mux62.IN176
IR[1] => Mux62.IN177
IR[1] => Mux62.IN178
IR[1] => Mux62.IN179
IR[1] => Mux62.IN180
IR[1] => Mux62.IN181
IR[1] => Mux62.IN182
IR[1] => Mux62.IN183
IR[1] => Mux62.IN184
IR[1] => Mux62.IN185
IR[1] => Mux62.IN186
IR[1] => Mux62.IN187
IR[1] => Mux62.IN188
IR[1] => Mux62.IN189
IR[1] => Mux62.IN190
IR[1] => Mux62.IN191
IR[1] => Mux62.IN192
IR[1] => Mux62.IN193
IR[1] => Mux62.IN194
IR[1] => Mux62.IN195
IR[1] => Mux62.IN196
IR[1] => Mux62.IN197
IR[1] => Mux62.IN198
IR[1] => Mux62.IN199
IR[1] => Mux62.IN200
IR[1] => Mux62.IN201
IR[1] => Mux62.IN202
IR[1] => Mux62.IN203
IR[1] => Mux62.IN204
IR[1] => Mux62.IN205
IR[1] => Mux62.IN206
IR[1] => Mux62.IN207
IR[1] => Mux62.IN208
IR[1] => Mux62.IN209
IR[1] => Mux62.IN210
IR[1] => Mux62.IN211
IR[1] => Mux62.IN212
IR[1] => Mux62.IN213
IR[1] => Mux62.IN214
IR[1] => Mux62.IN215
IR[1] => Mux62.IN216
IR[1] => Mux62.IN217
IR[1] => Mux62.IN218
IR[1] => Mux62.IN219
IR[1] => Mux62.IN220
IR[1] => Mux62.IN221
IR[1] => Mux62.IN222
IR[1] => Mux62.IN223
IR[1] => Mux62.IN224
IR[1] => Mux62.IN225
IR[1] => Mux62.IN226
IR[1] => Mux62.IN227
IR[1] => Mux62.IN228
IR[1] => Mux62.IN229
IR[1] => Mux62.IN230
IR[1] => Mux62.IN231
IR[1] => Mux62.IN232
IR[1] => Mux62.IN233
IR[1] => Mux62.IN234
IR[1] => Mux62.IN235
IR[1] => Mux62.IN236
IR[1] => Mux62.IN237
IR[1] => Mux62.IN238
IR[1] => Mux62.IN239
IR[1] => Mux62.IN240
IR[1] => Mux62.IN241
IR[1] => Mux62.IN242
IR[1] => Mux62.IN243
IR[1] => Mux62.IN244
IR[1] => Mux62.IN245
IR[1] => Mux62.IN246
IR[1] => Mux62.IN247
IR[1] => Mux62.IN248
IR[1] => Mux62.IN249
IR[1] => Mux62.IN250
IR[1] => Mux62.IN251
IR[1] => Mux62.IN252
IR[1] => Mux62.IN253
IR[1] => Mux62.IN254
IR[1] => Mux62.IN255
IR[1] => Mux62.IN256
IR[1] => Mux62.IN257
IR[1] => Mux62.IN258
IR[1] => Mux62.IN259
IR[1] => Mux62.IN260
IR[1] => Mux62.IN261
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux64.IN262
IR[1] => Mux65.IN68
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN261
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN68
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN68
IR[1] => Mux112.IN68
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux117.IN35
IR[1] => Mux118.IN262
IR[1] => Mux119.IN262
IR[1] => Mux120.IN262
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux132.IN35
IR[1] => Mux133.IN35
IR[1] => Mux134.IN35
IR[1] => Mux135.IN35
IR[1] => Mux201.IN68
IR[1] => Mux202.IN133
IR[1] => Mux203.IN133
IR[1] => Mux204.IN262
IR[1] => Mux205.IN262
IR[1] => Mux206.IN262
IR[1] => Mux207.IN133
IR[1] => Mux208.IN256
IR[1] => Mux209.IN262
IR[1] => Mux210.IN68
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN68
IR[1] => Mux214.IN262
IR[1] => Mux215.IN68
IR[1] => Mux216.IN262
IR[1] => Mux217.IN68
IR[1] => Mux218.IN262
IR[1] => Mux219.IN262
IR[1] => Mux220.IN262
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN133
IR[1] => Mux226.IN262
IR[1] => Mux227.IN68
IR[1] => Mux228.IN68
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN262
IR[1] => Mux232.IN262
IR[1] => Mux233.IN262
IR[1] => Mux234.IN262
IR[1] => Mux235.IN68
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN262
IR[1] => Mux239.IN68
IR[1] => Mux240.IN68
IR[1] => Mux241.IN35
IR[1] => Mux242.IN133
IR[1] => Mux243.IN133
IR[1] => Mux244.IN133
IR[1] => Mux245.IN133
IR[1] => Mux246.IN262
IR[1] => Mux247.IN262
IR[1] => Mux248.IN35
IR[1] => Mux249.IN68
IR[1] => Mux250.IN35
IR[1] => Mux251.IN68
IR[1] => Mux252.IN68
IR[1] => Mux253.IN262
IR[1] => Mux256.IN3
IR[1] => Mux261.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN3
IR[1] => Equal8.IN3
IR[2] => Mux3.IN7
IR[2] => Mux24.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux60.IN261
IR[2] => Mux61.IN156
IR[2] => Mux61.IN157
IR[2] => Mux61.IN158
IR[2] => Mux61.IN159
IR[2] => Mux61.IN160
IR[2] => Mux61.IN161
IR[2] => Mux61.IN162
IR[2] => Mux61.IN163
IR[2] => Mux61.IN164
IR[2] => Mux61.IN165
IR[2] => Mux61.IN166
IR[2] => Mux61.IN167
IR[2] => Mux61.IN168
IR[2] => Mux61.IN169
IR[2] => Mux61.IN170
IR[2] => Mux61.IN171
IR[2] => Mux61.IN172
IR[2] => Mux61.IN173
IR[2] => Mux61.IN174
IR[2] => Mux61.IN175
IR[2] => Mux61.IN176
IR[2] => Mux61.IN177
IR[2] => Mux61.IN178
IR[2] => Mux61.IN179
IR[2] => Mux61.IN180
IR[2] => Mux61.IN181
IR[2] => Mux61.IN182
IR[2] => Mux61.IN183
IR[2] => Mux61.IN184
IR[2] => Mux61.IN185
IR[2] => Mux61.IN186
IR[2] => Mux61.IN187
IR[2] => Mux61.IN188
IR[2] => Mux61.IN189
IR[2] => Mux61.IN190
IR[2] => Mux61.IN191
IR[2] => Mux61.IN192
IR[2] => Mux61.IN193
IR[2] => Mux61.IN194
IR[2] => Mux61.IN195
IR[2] => Mux61.IN196
IR[2] => Mux61.IN197
IR[2] => Mux61.IN198
IR[2] => Mux61.IN199
IR[2] => Mux61.IN200
IR[2] => Mux61.IN201
IR[2] => Mux61.IN202
IR[2] => Mux61.IN203
IR[2] => Mux61.IN204
IR[2] => Mux61.IN205
IR[2] => Mux61.IN206
IR[2] => Mux61.IN207
IR[2] => Mux61.IN208
IR[2] => Mux61.IN209
IR[2] => Mux61.IN210
IR[2] => Mux61.IN211
IR[2] => Mux61.IN212
IR[2] => Mux61.IN213
IR[2] => Mux61.IN214
IR[2] => Mux61.IN215
IR[2] => Mux61.IN216
IR[2] => Mux61.IN217
IR[2] => Mux61.IN218
IR[2] => Mux61.IN219
IR[2] => Mux61.IN220
IR[2] => Mux61.IN221
IR[2] => Mux61.IN222
IR[2] => Mux61.IN223
IR[2] => Mux61.IN224
IR[2] => Mux61.IN225
IR[2] => Mux61.IN226
IR[2] => Mux61.IN227
IR[2] => Mux61.IN228
IR[2] => Mux61.IN229
IR[2] => Mux61.IN230
IR[2] => Mux61.IN231
IR[2] => Mux61.IN232
IR[2] => Mux61.IN233
IR[2] => Mux61.IN234
IR[2] => Mux61.IN235
IR[2] => Mux61.IN236
IR[2] => Mux61.IN237
IR[2] => Mux61.IN238
IR[2] => Mux61.IN239
IR[2] => Mux61.IN240
IR[2] => Mux61.IN241
IR[2] => Mux61.IN242
IR[2] => Mux61.IN243
IR[2] => Mux61.IN244
IR[2] => Mux61.IN245
IR[2] => Mux61.IN246
IR[2] => Mux61.IN247
IR[2] => Mux61.IN248
IR[2] => Mux61.IN249
IR[2] => Mux61.IN250
IR[2] => Mux61.IN251
IR[2] => Mux61.IN252
IR[2] => Mux61.IN253
IR[2] => Mux61.IN254
IR[2] => Mux61.IN255
IR[2] => Mux61.IN256
IR[2] => Mux61.IN257
IR[2] => Mux61.IN258
IR[2] => Mux61.IN259
IR[2] => Mux61.IN260
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux63.IN156
IR[2] => Mux64.IN261
IR[2] => Mux65.IN67
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN260
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN67
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN67
IR[2] => Mux112.IN67
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux117.IN34
IR[2] => Mux118.IN261
IR[2] => Mux119.IN261
IR[2] => Mux120.IN261
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux132.IN34
IR[2] => Mux133.IN34
IR[2] => Mux134.IN34
IR[2] => Mux135.IN34
IR[2] => Mux201.IN67
IR[2] => Mux202.IN132
IR[2] => Mux203.IN132
IR[2] => Mux204.IN261
IR[2] => Mux205.IN261
IR[2] => Mux206.IN261
IR[2] => Mux207.IN132
IR[2] => Mux208.IN255
IR[2] => Mux209.IN261
IR[2] => Mux210.IN67
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN67
IR[2] => Mux214.IN261
IR[2] => Mux215.IN67
IR[2] => Mux216.IN261
IR[2] => Mux217.IN67
IR[2] => Mux218.IN261
IR[2] => Mux219.IN261
IR[2] => Mux220.IN261
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN132
IR[2] => Mux226.IN261
IR[2] => Mux227.IN67
IR[2] => Mux228.IN67
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN261
IR[2] => Mux232.IN261
IR[2] => Mux233.IN261
IR[2] => Mux234.IN261
IR[2] => Mux235.IN67
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN261
IR[2] => Mux239.IN67
IR[2] => Mux240.IN67
IR[2] => Mux241.IN34
IR[2] => Mux242.IN132
IR[2] => Mux243.IN132
IR[2] => Mux244.IN132
IR[2] => Mux245.IN132
IR[2] => Mux246.IN261
IR[2] => Mux247.IN261
IR[2] => Mux248.IN34
IR[2] => Mux249.IN67
IR[2] => Mux250.IN34
IR[2] => Mux251.IN67
IR[2] => Mux252.IN67
IR[2] => Mux253.IN261
IR[2] => Mux255.IN3
IR[2] => Mux260.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN7
IR[2] => Equal8.IN2
IR[3] => Mux2.IN7
IR[3] => Mux29.IN2
IR[3] => Mux29.IN3
IR[3] => Mux29.IN4
IR[3] => Mux29.IN5
IR[3] => Mux29.IN6
IR[3] => Mux29.IN7
IR[3] => Mux44.IN6
IR[3] => Mux60.IN260
IR[3] => Mux61.IN155
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN260
IR[3] => Mux65.IN66
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN197
IR[3] => Mux68.IN198
IR[3] => Mux68.IN199
IR[3] => Mux68.IN200
IR[3] => Mux68.IN201
IR[3] => Mux68.IN202
IR[3] => Mux68.IN203
IR[3] => Mux68.IN204
IR[3] => Mux68.IN205
IR[3] => Mux68.IN206
IR[3] => Mux68.IN207
IR[3] => Mux68.IN208
IR[3] => Mux68.IN209
IR[3] => Mux68.IN210
IR[3] => Mux68.IN211
IR[3] => Mux68.IN212
IR[3] => Mux68.IN213
IR[3] => Mux68.IN214
IR[3] => Mux68.IN215
IR[3] => Mux68.IN216
IR[3] => Mux68.IN217
IR[3] => Mux68.IN218
IR[3] => Mux68.IN219
IR[3] => Mux68.IN220
IR[3] => Mux68.IN221
IR[3] => Mux68.IN222
IR[3] => Mux68.IN223
IR[3] => Mux68.IN224
IR[3] => Mux68.IN225
IR[3] => Mux68.IN226
IR[3] => Mux68.IN227
IR[3] => Mux68.IN228
IR[3] => Mux68.IN229
IR[3] => Mux68.IN230
IR[3] => Mux68.IN231
IR[3] => Mux68.IN232
IR[3] => Mux68.IN233
IR[3] => Mux68.IN234
IR[3] => Mux68.IN235
IR[3] => Mux68.IN236
IR[3] => Mux68.IN237
IR[3] => Mux68.IN238
IR[3] => Mux68.IN239
IR[3] => Mux68.IN240
IR[3] => Mux68.IN241
IR[3] => Mux68.IN242
IR[3] => Mux68.IN243
IR[3] => Mux68.IN244
IR[3] => Mux68.IN245
IR[3] => Mux68.IN246
IR[3] => Mux68.IN247
IR[3] => Mux68.IN248
IR[3] => Mux68.IN249
IR[3] => Mux68.IN250
IR[3] => Mux68.IN251
IR[3] => Mux68.IN252
IR[3] => Mux68.IN253
IR[3] => Mux68.IN254
IR[3] => Mux68.IN255
IR[3] => Mux68.IN256
IR[3] => Mux68.IN257
IR[3] => Mux68.IN258
IR[3] => Mux68.IN259
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN259
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN66
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN30
IR[3] => Mux101.IN31
IR[3] => Mux101.IN32
IR[3] => Mux101.IN33
IR[3] => Mux101.IN34
IR[3] => Mux101.IN35
IR[3] => Mux101.IN36
IR[3] => Mux101.IN37
IR[3] => Mux101.IN38
IR[3] => Mux101.IN39
IR[3] => Mux101.IN40
IR[3] => Mux101.IN41
IR[3] => Mux101.IN42
IR[3] => Mux101.IN43
IR[3] => Mux101.IN44
IR[3] => Mux101.IN45
IR[3] => Mux101.IN46
IR[3] => Mux101.IN47
IR[3] => Mux101.IN48
IR[3] => Mux101.IN49
IR[3] => Mux101.IN50
IR[3] => Mux101.IN51
IR[3] => Mux101.IN52
IR[3] => Mux101.IN53
IR[3] => Mux101.IN54
IR[3] => Mux101.IN55
IR[3] => Mux101.IN56
IR[3] => Mux101.IN57
IR[3] => Mux101.IN58
IR[3] => Mux101.IN59
IR[3] => Mux101.IN60
IR[3] => Mux101.IN61
IR[3] => Mux101.IN62
IR[3] => Mux101.IN63
IR[3] => Mux101.IN64
IR[3] => Mux101.IN65
IR[3] => Mux101.IN66
IR[3] => Mux101.IN67
IR[3] => Mux101.IN68
IR[3] => Mux101.IN69
IR[3] => Mux101.IN70
IR[3] => Mux101.IN71
IR[3] => Mux101.IN72
IR[3] => Mux101.IN73
IR[3] => Mux101.IN74
IR[3] => Mux101.IN75
IR[3] => Mux101.IN76
IR[3] => Mux101.IN77
IR[3] => Mux101.IN78
IR[3] => Mux101.IN79
IR[3] => Mux101.IN80
IR[3] => Mux101.IN81
IR[3] => Mux101.IN82
IR[3] => Mux101.IN83
IR[3] => Mux101.IN84
IR[3] => Mux101.IN85
IR[3] => Mux101.IN86
IR[3] => Mux101.IN87
IR[3] => Mux101.IN88
IR[3] => Mux101.IN89
IR[3] => Mux101.IN90
IR[3] => Mux101.IN91
IR[3] => Mux101.IN92
IR[3] => Mux101.IN93
IR[3] => Mux101.IN94
IR[3] => Mux101.IN95
IR[3] => Mux101.IN96
IR[3] => Mux101.IN97
IR[3] => Mux101.IN98
IR[3] => Mux101.IN99
IR[3] => Mux101.IN100
IR[3] => Mux101.IN101
IR[3] => Mux101.IN102
IR[3] => Mux101.IN103
IR[3] => Mux101.IN104
IR[3] => Mux101.IN105
IR[3] => Mux101.IN106
IR[3] => Mux101.IN107
IR[3] => Mux101.IN108
IR[3] => Mux101.IN109
IR[3] => Mux101.IN110
IR[3] => Mux101.IN111
IR[3] => Mux101.IN112
IR[3] => Mux101.IN113
IR[3] => Mux101.IN114
IR[3] => Mux101.IN115
IR[3] => Mux101.IN116
IR[3] => Mux101.IN117
IR[3] => Mux101.IN118
IR[3] => Mux101.IN119
IR[3] => Mux101.IN120
IR[3] => Mux101.IN121
IR[3] => Mux101.IN122
IR[3] => Mux101.IN123
IR[3] => Mux101.IN124
IR[3] => Mux101.IN125
IR[3] => Mux101.IN126
IR[3] => Mux101.IN127
IR[3] => Mux101.IN128
IR[3] => Mux101.IN129
IR[3] => Mux101.IN130
IR[3] => Mux101.IN131
IR[3] => Mux101.IN132
IR[3] => Mux101.IN133
IR[3] => Mux101.IN134
IR[3] => Mux101.IN135
IR[3] => Mux101.IN136
IR[3] => Mux101.IN137
IR[3] => Mux101.IN138
IR[3] => Mux101.IN139
IR[3] => Mux101.IN140
IR[3] => Mux101.IN141
IR[3] => Mux101.IN142
IR[3] => Mux101.IN143
IR[3] => Mux101.IN144
IR[3] => Mux101.IN145
IR[3] => Mux101.IN146
IR[3] => Mux101.IN147
IR[3] => Mux101.IN148
IR[3] => Mux101.IN149
IR[3] => Mux101.IN150
IR[3] => Mux101.IN151
IR[3] => Mux101.IN152
IR[3] => Mux101.IN153
IR[3] => Mux101.IN154
IR[3] => Mux101.IN155
IR[3] => Mux101.IN156
IR[3] => Mux101.IN157
IR[3] => Mux101.IN158
IR[3] => Mux101.IN159
IR[3] => Mux101.IN160
IR[3] => Mux101.IN161
IR[3] => Mux101.IN162
IR[3] => Mux101.IN163
IR[3] => Mux101.IN164
IR[3] => Mux101.IN165
IR[3] => Mux101.IN166
IR[3] => Mux101.IN167
IR[3] => Mux101.IN168
IR[3] => Mux101.IN169
IR[3] => Mux101.IN170
IR[3] => Mux101.IN171
IR[3] => Mux101.IN172
IR[3] => Mux101.IN173
IR[3] => Mux101.IN174
IR[3] => Mux101.IN175
IR[3] => Mux101.IN176
IR[3] => Mux101.IN177
IR[3] => Mux101.IN178
IR[3] => Mux101.IN179
IR[3] => Mux101.IN180
IR[3] => Mux101.IN181
IR[3] => Mux101.IN182
IR[3] => Mux101.IN183
IR[3] => Mux101.IN184
IR[3] => Mux101.IN185
IR[3] => Mux101.IN186
IR[3] => Mux101.IN187
IR[3] => Mux101.IN188
IR[3] => Mux101.IN189
IR[3] => Mux101.IN190
IR[3] => Mux101.IN191
IR[3] => Mux101.IN192
IR[3] => Mux101.IN193
IR[3] => Mux101.IN194
IR[3] => Mux101.IN195
IR[3] => Mux101.IN196
IR[3] => Mux101.IN197
IR[3] => Mux101.IN198
IR[3] => Mux101.IN199
IR[3] => Mux101.IN200
IR[3] => Mux101.IN201
IR[3] => Mux101.IN202
IR[3] => Mux101.IN203
IR[3] => Mux101.IN204
IR[3] => Mux101.IN205
IR[3] => Mux101.IN206
IR[3] => Mux101.IN207
IR[3] => Mux101.IN208
IR[3] => Mux101.IN209
IR[3] => Mux101.IN210
IR[3] => Mux101.IN211
IR[3] => Mux101.IN212
IR[3] => Mux101.IN213
IR[3] => Mux101.IN214
IR[3] => Mux101.IN215
IR[3] => Mux101.IN216
IR[3] => Mux101.IN217
IR[3] => Mux101.IN218
IR[3] => Mux101.IN219
IR[3] => Mux101.IN220
IR[3] => Mux101.IN221
IR[3] => Mux101.IN222
IR[3] => Mux101.IN223
IR[3] => Mux101.IN224
IR[3] => Mux101.IN225
IR[3] => Mux101.IN226
IR[3] => Mux101.IN227
IR[3] => Mux101.IN228
IR[3] => Mux101.IN229
IR[3] => Mux101.IN230
IR[3] => Mux101.IN231
IR[3] => Mux101.IN232
IR[3] => Mux101.IN233
IR[3] => Mux101.IN234
IR[3] => Mux101.IN235
IR[3] => Mux101.IN236
IR[3] => Mux101.IN237
IR[3] => Mux101.IN238
IR[3] => Mux101.IN239
IR[3] => Mux101.IN240
IR[3] => Mux101.IN241
IR[3] => Mux101.IN242
IR[3] => Mux101.IN243
IR[3] => Mux101.IN244
IR[3] => Mux101.IN245
IR[3] => Mux101.IN246
IR[3] => Mux101.IN247
IR[3] => Mux101.IN248
IR[3] => Mux101.IN249
IR[3] => Mux101.IN250
IR[3] => Mux101.IN251
IR[3] => Mux101.IN252
IR[3] => Mux101.IN253
IR[3] => Mux101.IN254
IR[3] => Mux101.IN255
IR[3] => Mux101.IN256
IR[3] => Mux101.IN257
IR[3] => Mux101.IN258
IR[3] => Mux101.IN259
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN66
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => Mux118.IN260
IR[3] => Mux119.IN260
IR[3] => Mux120.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux146.IN6
IR[3] => Mux146.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux152.IN7
IR[3] => Mux155.IN1
IR[3] => Mux155.IN2
IR[3] => Mux155.IN3
IR[3] => Mux155.IN4
IR[3] => Mux155.IN5
IR[3] => Mux155.IN6
IR[3] => Mux155.IN7
IR[3] => Mux165.IN1
IR[3] => Mux165.IN2
IR[3] => Mux165.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN7
IR[3] => Mux203.IN131
IR[3] => Mux204.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN260
IR[3] => Mux208.IN254
IR[3] => Mux209.IN260
IR[3] => Mux210.IN66
IR[3] => Mux211.IN66
IR[3] => Mux212.IN260
IR[3] => Mux214.IN260
IR[3] => Mux215.IN66
IR[3] => Mux216.IN260
IR[3] => Mux217.IN66
IR[3] => Mux218.IN260
IR[3] => Mux219.IN260
IR[3] => Mux220.IN260
IR[3] => Mux221.IN66
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN131
IR[3] => Mux226.IN260
IR[3] => Mux231.IN260
IR[3] => Mux232.IN260
IR[3] => Mux233.IN260
IR[3] => Mux234.IN38
IR[3] => Mux234.IN39
IR[3] => Mux234.IN40
IR[3] => Mux234.IN41
IR[3] => Mux234.IN42
IR[3] => Mux234.IN43
IR[3] => Mux234.IN44
IR[3] => Mux234.IN45
IR[3] => Mux234.IN46
IR[3] => Mux234.IN47
IR[3] => Mux234.IN48
IR[3] => Mux234.IN49
IR[3] => Mux234.IN50
IR[3] => Mux234.IN51
IR[3] => Mux234.IN52
IR[3] => Mux234.IN53
IR[3] => Mux234.IN54
IR[3] => Mux234.IN55
IR[3] => Mux234.IN56
IR[3] => Mux234.IN57
IR[3] => Mux234.IN58
IR[3] => Mux234.IN59
IR[3] => Mux234.IN60
IR[3] => Mux234.IN61
IR[3] => Mux234.IN62
IR[3] => Mux234.IN63
IR[3] => Mux234.IN64
IR[3] => Mux234.IN65
IR[3] => Mux234.IN66
IR[3] => Mux234.IN67
IR[3] => Mux234.IN68
IR[3] => Mux234.IN69
IR[3] => Mux234.IN70
IR[3] => Mux234.IN71
IR[3] => Mux234.IN72
IR[3] => Mux234.IN73
IR[3] => Mux234.IN74
IR[3] => Mux234.IN75
IR[3] => Mux234.IN76
IR[3] => Mux234.IN77
IR[3] => Mux234.IN78
IR[3] => Mux234.IN79
IR[3] => Mux234.IN80
IR[3] => Mux234.IN81
IR[3] => Mux234.IN82
IR[3] => Mux234.IN83
IR[3] => Mux234.IN84
IR[3] => Mux234.IN85
IR[3] => Mux234.IN86
IR[3] => Mux234.IN87
IR[3] => Mux234.IN88
IR[3] => Mux234.IN89
IR[3] => Mux234.IN90
IR[3] => Mux234.IN91
IR[3] => Mux234.IN92
IR[3] => Mux234.IN93
IR[3] => Mux234.IN94
IR[3] => Mux234.IN95
IR[3] => Mux234.IN96
IR[3] => Mux234.IN97
IR[3] => Mux234.IN98
IR[3] => Mux234.IN99
IR[3] => Mux234.IN100
IR[3] => Mux234.IN101
IR[3] => Mux234.IN102
IR[3] => Mux234.IN103
IR[3] => Mux234.IN104
IR[3] => Mux234.IN105
IR[3] => Mux234.IN106
IR[3] => Mux234.IN107
IR[3] => Mux234.IN108
IR[3] => Mux234.IN109
IR[3] => Mux234.IN110
IR[3] => Mux234.IN111
IR[3] => Mux234.IN112
IR[3] => Mux234.IN113
IR[3] => Mux234.IN114
IR[3] => Mux234.IN115
IR[3] => Mux234.IN116
IR[3] => Mux234.IN117
IR[3] => Mux234.IN118
IR[3] => Mux234.IN119
IR[3] => Mux234.IN120
IR[3] => Mux234.IN121
IR[3] => Mux234.IN122
IR[3] => Mux234.IN123
IR[3] => Mux234.IN124
IR[3] => Mux234.IN125
IR[3] => Mux234.IN126
IR[3] => Mux234.IN127
IR[3] => Mux234.IN128
IR[3] => Mux234.IN129
IR[3] => Mux234.IN130
IR[3] => Mux234.IN131
IR[3] => Mux234.IN132
IR[3] => Mux234.IN133
IR[3] => Mux234.IN134
IR[3] => Mux234.IN135
IR[3] => Mux234.IN136
IR[3] => Mux234.IN137
IR[3] => Mux234.IN138
IR[3] => Mux234.IN139
IR[3] => Mux234.IN140
IR[3] => Mux234.IN141
IR[3] => Mux234.IN142
IR[3] => Mux234.IN143
IR[3] => Mux234.IN144
IR[3] => Mux234.IN145
IR[3] => Mux234.IN146
IR[3] => Mux234.IN147
IR[3] => Mux234.IN148
IR[3] => Mux234.IN149
IR[3] => Mux234.IN150
IR[3] => Mux234.IN151
IR[3] => Mux234.IN152
IR[3] => Mux234.IN153
IR[3] => Mux234.IN154
IR[3] => Mux234.IN155
IR[3] => Mux234.IN156
IR[3] => Mux234.IN157
IR[3] => Mux234.IN158
IR[3] => Mux234.IN159
IR[3] => Mux234.IN160
IR[3] => Mux234.IN161
IR[3] => Mux234.IN162
IR[3] => Mux234.IN163
IR[3] => Mux234.IN164
IR[3] => Mux234.IN165
IR[3] => Mux234.IN166
IR[3] => Mux234.IN167
IR[3] => Mux234.IN168
IR[3] => Mux234.IN169
IR[3] => Mux234.IN170
IR[3] => Mux234.IN171
IR[3] => Mux234.IN172
IR[3] => Mux234.IN173
IR[3] => Mux234.IN174
IR[3] => Mux234.IN175
IR[3] => Mux234.IN176
IR[3] => Mux234.IN177
IR[3] => Mux234.IN178
IR[3] => Mux234.IN179
IR[3] => Mux234.IN180
IR[3] => Mux234.IN181
IR[3] => Mux234.IN182
IR[3] => Mux234.IN183
IR[3] => Mux234.IN184
IR[3] => Mux234.IN185
IR[3] => Mux234.IN186
IR[3] => Mux234.IN187
IR[3] => Mux234.IN188
IR[3] => Mux234.IN189
IR[3] => Mux234.IN190
IR[3] => Mux234.IN191
IR[3] => Mux234.IN192
IR[3] => Mux234.IN193
IR[3] => Mux234.IN194
IR[3] => Mux234.IN195
IR[3] => Mux234.IN196
IR[3] => Mux234.IN197
IR[3] => Mux234.IN198
IR[3] => Mux234.IN199
IR[3] => Mux234.IN200
IR[3] => Mux234.IN201
IR[3] => Mux234.IN202
IR[3] => Mux234.IN203
IR[3] => Mux234.IN204
IR[3] => Mux234.IN205
IR[3] => Mux234.IN206
IR[3] => Mux234.IN207
IR[3] => Mux234.IN208
IR[3] => Mux234.IN209
IR[3] => Mux234.IN210
IR[3] => Mux234.IN211
IR[3] => Mux234.IN212
IR[3] => Mux234.IN213
IR[3] => Mux234.IN214
IR[3] => Mux234.IN215
IR[3] => Mux234.IN216
IR[3] => Mux234.IN217
IR[3] => Mux234.IN218
IR[3] => Mux234.IN219
IR[3] => Mux234.IN220
IR[3] => Mux234.IN221
IR[3] => Mux234.IN222
IR[3] => Mux234.IN223
IR[3] => Mux234.IN224
IR[3] => Mux234.IN225
IR[3] => Mux234.IN226
IR[3] => Mux234.IN227
IR[3] => Mux234.IN228
IR[3] => Mux234.IN229
IR[3] => Mux234.IN230
IR[3] => Mux234.IN231
IR[3] => Mux234.IN232
IR[3] => Mux234.IN233
IR[3] => Mux234.IN234
IR[3] => Mux234.IN235
IR[3] => Mux234.IN236
IR[3] => Mux234.IN237
IR[3] => Mux234.IN238
IR[3] => Mux234.IN239
IR[3] => Mux234.IN240
IR[3] => Mux234.IN241
IR[3] => Mux234.IN242
IR[3] => Mux234.IN243
IR[3] => Mux234.IN244
IR[3] => Mux234.IN245
IR[3] => Mux234.IN246
IR[3] => Mux234.IN247
IR[3] => Mux234.IN248
IR[3] => Mux234.IN249
IR[3] => Mux234.IN250
IR[3] => Mux234.IN251
IR[3] => Mux234.IN252
IR[3] => Mux234.IN253
IR[3] => Mux234.IN254
IR[3] => Mux234.IN255
IR[3] => Mux234.IN256
IR[3] => Mux234.IN257
IR[3] => Mux234.IN258
IR[3] => Mux234.IN259
IR[3] => Mux234.IN260
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Mux238.IN260
IR[3] => Mux242.IN131
IR[3] => Mux243.IN131
IR[3] => Mux244.IN131
IR[3] => Mux245.IN131
IR[3] => Mux246.IN260
IR[3] => Mux247.IN260
IR[3] => Mux253.IN260
IR[3] => Equal4.IN2
IR[3] => Equal6.IN2
IR[3] => Equal8.IN6
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux44.IN5
IR[4] => Mux60.IN259
IR[4] => Mux61.IN154
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN259
IR[4] => Mux66.IN259
IR[4] => Mux67.IN196
IR[4] => Mux67.IN197
IR[4] => Mux67.IN198
IR[4] => Mux67.IN199
IR[4] => Mux67.IN200
IR[4] => Mux67.IN201
IR[4] => Mux67.IN202
IR[4] => Mux67.IN203
IR[4] => Mux67.IN204
IR[4] => Mux67.IN205
IR[4] => Mux67.IN206
IR[4] => Mux67.IN207
IR[4] => Mux67.IN208
IR[4] => Mux67.IN209
IR[4] => Mux67.IN210
IR[4] => Mux67.IN211
IR[4] => Mux67.IN212
IR[4] => Mux67.IN213
IR[4] => Mux67.IN214
IR[4] => Mux67.IN215
IR[4] => Mux67.IN216
IR[4] => Mux67.IN217
IR[4] => Mux67.IN218
IR[4] => Mux67.IN219
IR[4] => Mux67.IN220
IR[4] => Mux67.IN221
IR[4] => Mux67.IN222
IR[4] => Mux67.IN223
IR[4] => Mux67.IN224
IR[4] => Mux67.IN225
IR[4] => Mux67.IN226
IR[4] => Mux67.IN227
IR[4] => Mux67.IN228
IR[4] => Mux67.IN229
IR[4] => Mux67.IN230
IR[4] => Mux67.IN231
IR[4] => Mux67.IN232
IR[4] => Mux67.IN233
IR[4] => Mux67.IN234
IR[4] => Mux67.IN235
IR[4] => Mux67.IN236
IR[4] => Mux67.IN237
IR[4] => Mux67.IN238
IR[4] => Mux67.IN239
IR[4] => Mux67.IN240
IR[4] => Mux67.IN241
IR[4] => Mux67.IN242
IR[4] => Mux67.IN243
IR[4] => Mux67.IN244
IR[4] => Mux67.IN245
IR[4] => Mux67.IN246
IR[4] => Mux67.IN247
IR[4] => Mux67.IN248
IR[4] => Mux67.IN249
IR[4] => Mux67.IN250
IR[4] => Mux67.IN251
IR[4] => Mux67.IN252
IR[4] => Mux67.IN253
IR[4] => Mux67.IN254
IR[4] => Mux67.IN255
IR[4] => Mux67.IN256
IR[4] => Mux67.IN257
IR[4] => Mux67.IN258
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN258
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN251
IR[4] => Mux91.IN252
IR[4] => Mux91.IN253
IR[4] => Mux91.IN254
IR[4] => Mux91.IN255
IR[4] => Mux91.IN256
IR[4] => Mux91.IN257
IR[4] => Mux91.IN258
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN259
IR[4] => Mux99.IN259
IR[4] => Mux100.IN29
IR[4] => Mux100.IN30
IR[4] => Mux100.IN31
IR[4] => Mux100.IN32
IR[4] => Mux100.IN33
IR[4] => Mux100.IN34
IR[4] => Mux100.IN35
IR[4] => Mux100.IN36
IR[4] => Mux100.IN37
IR[4] => Mux100.IN38
IR[4] => Mux100.IN39
IR[4] => Mux100.IN40
IR[4] => Mux100.IN41
IR[4] => Mux100.IN42
IR[4] => Mux100.IN43
IR[4] => Mux100.IN44
IR[4] => Mux100.IN45
IR[4] => Mux100.IN46
IR[4] => Mux100.IN47
IR[4] => Mux100.IN48
IR[4] => Mux100.IN49
IR[4] => Mux100.IN50
IR[4] => Mux100.IN51
IR[4] => Mux100.IN52
IR[4] => Mux100.IN53
IR[4] => Mux100.IN54
IR[4] => Mux100.IN55
IR[4] => Mux100.IN56
IR[4] => Mux100.IN57
IR[4] => Mux100.IN58
IR[4] => Mux100.IN59
IR[4] => Mux100.IN60
IR[4] => Mux100.IN61
IR[4] => Mux100.IN62
IR[4] => Mux100.IN63
IR[4] => Mux100.IN64
IR[4] => Mux100.IN65
IR[4] => Mux100.IN66
IR[4] => Mux100.IN67
IR[4] => Mux100.IN68
IR[4] => Mux100.IN69
IR[4] => Mux100.IN70
IR[4] => Mux100.IN71
IR[4] => Mux100.IN72
IR[4] => Mux100.IN73
IR[4] => Mux100.IN74
IR[4] => Mux100.IN75
IR[4] => Mux100.IN76
IR[4] => Mux100.IN77
IR[4] => Mux100.IN78
IR[4] => Mux100.IN79
IR[4] => Mux100.IN80
IR[4] => Mux100.IN81
IR[4] => Mux100.IN82
IR[4] => Mux100.IN83
IR[4] => Mux100.IN84
IR[4] => Mux100.IN85
IR[4] => Mux100.IN86
IR[4] => Mux100.IN87
IR[4] => Mux100.IN88
IR[4] => Mux100.IN89
IR[4] => Mux100.IN90
IR[4] => Mux100.IN91
IR[4] => Mux100.IN92
IR[4] => Mux100.IN93
IR[4] => Mux100.IN94
IR[4] => Mux100.IN95
IR[4] => Mux100.IN96
IR[4] => Mux100.IN97
IR[4] => Mux100.IN98
IR[4] => Mux100.IN99
IR[4] => Mux100.IN100
IR[4] => Mux100.IN101
IR[4] => Mux100.IN102
IR[4] => Mux100.IN103
IR[4] => Mux100.IN104
IR[4] => Mux100.IN105
IR[4] => Mux100.IN106
IR[4] => Mux100.IN107
IR[4] => Mux100.IN108
IR[4] => Mux100.IN109
IR[4] => Mux100.IN110
IR[4] => Mux100.IN111
IR[4] => Mux100.IN112
IR[4] => Mux100.IN113
IR[4] => Mux100.IN114
IR[4] => Mux100.IN115
IR[4] => Mux100.IN116
IR[4] => Mux100.IN117
IR[4] => Mux100.IN118
IR[4] => Mux100.IN119
IR[4] => Mux100.IN120
IR[4] => Mux100.IN121
IR[4] => Mux100.IN122
IR[4] => Mux100.IN123
IR[4] => Mux100.IN124
IR[4] => Mux100.IN125
IR[4] => Mux100.IN126
IR[4] => Mux100.IN127
IR[4] => Mux100.IN128
IR[4] => Mux100.IN129
IR[4] => Mux100.IN130
IR[4] => Mux100.IN131
IR[4] => Mux100.IN132
IR[4] => Mux100.IN133
IR[4] => Mux100.IN134
IR[4] => Mux100.IN135
IR[4] => Mux100.IN136
IR[4] => Mux100.IN137
IR[4] => Mux100.IN138
IR[4] => Mux100.IN139
IR[4] => Mux100.IN140
IR[4] => Mux100.IN141
IR[4] => Mux100.IN142
IR[4] => Mux100.IN143
IR[4] => Mux100.IN144
IR[4] => Mux100.IN145
IR[4] => Mux100.IN146
IR[4] => Mux100.IN147
IR[4] => Mux100.IN148
IR[4] => Mux100.IN149
IR[4] => Mux100.IN150
IR[4] => Mux100.IN151
IR[4] => Mux100.IN152
IR[4] => Mux100.IN153
IR[4] => Mux100.IN154
IR[4] => Mux100.IN155
IR[4] => Mux100.IN156
IR[4] => Mux100.IN157
IR[4] => Mux100.IN158
IR[4] => Mux100.IN159
IR[4] => Mux100.IN160
IR[4] => Mux100.IN161
IR[4] => Mux100.IN162
IR[4] => Mux100.IN163
IR[4] => Mux100.IN164
IR[4] => Mux100.IN165
IR[4] => Mux100.IN166
IR[4] => Mux100.IN167
IR[4] => Mux100.IN168
IR[4] => Mux100.IN169
IR[4] => Mux100.IN170
IR[4] => Mux100.IN171
IR[4] => Mux100.IN172
IR[4] => Mux100.IN173
IR[4] => Mux100.IN174
IR[4] => Mux100.IN175
IR[4] => Mux100.IN176
IR[4] => Mux100.IN177
IR[4] => Mux100.IN178
IR[4] => Mux100.IN179
IR[4] => Mux100.IN180
IR[4] => Mux100.IN181
IR[4] => Mux100.IN182
IR[4] => Mux100.IN183
IR[4] => Mux100.IN184
IR[4] => Mux100.IN185
IR[4] => Mux100.IN186
IR[4] => Mux100.IN187
IR[4] => Mux100.IN188
IR[4] => Mux100.IN189
IR[4] => Mux100.IN190
IR[4] => Mux100.IN191
IR[4] => Mux100.IN192
IR[4] => Mux100.IN193
IR[4] => Mux100.IN194
IR[4] => Mux100.IN195
IR[4] => Mux100.IN196
IR[4] => Mux100.IN197
IR[4] => Mux100.IN198
IR[4] => Mux100.IN199
IR[4] => Mux100.IN200
IR[4] => Mux100.IN201
IR[4] => Mux100.IN202
IR[4] => Mux100.IN203
IR[4] => Mux100.IN204
IR[4] => Mux100.IN205
IR[4] => Mux100.IN206
IR[4] => Mux100.IN207
IR[4] => Mux100.IN208
IR[4] => Mux100.IN209
IR[4] => Mux100.IN210
IR[4] => Mux100.IN211
IR[4] => Mux100.IN212
IR[4] => Mux100.IN213
IR[4] => Mux100.IN214
IR[4] => Mux100.IN215
IR[4] => Mux100.IN216
IR[4] => Mux100.IN217
IR[4] => Mux100.IN218
IR[4] => Mux100.IN219
IR[4] => Mux100.IN220
IR[4] => Mux100.IN221
IR[4] => Mux100.IN222
IR[4] => Mux100.IN223
IR[4] => Mux100.IN224
IR[4] => Mux100.IN225
IR[4] => Mux100.IN226
IR[4] => Mux100.IN227
IR[4] => Mux100.IN228
IR[4] => Mux100.IN229
IR[4] => Mux100.IN230
IR[4] => Mux100.IN231
IR[4] => Mux100.IN232
IR[4] => Mux100.IN233
IR[4] => Mux100.IN234
IR[4] => Mux100.IN235
IR[4] => Mux100.IN236
IR[4] => Mux100.IN237
IR[4] => Mux100.IN238
IR[4] => Mux100.IN239
IR[4] => Mux100.IN240
IR[4] => Mux100.IN241
IR[4] => Mux100.IN242
IR[4] => Mux100.IN243
IR[4] => Mux100.IN244
IR[4] => Mux100.IN245
IR[4] => Mux100.IN246
IR[4] => Mux100.IN247
IR[4] => Mux100.IN248
IR[4] => Mux100.IN249
IR[4] => Mux100.IN250
IR[4] => Mux100.IN251
IR[4] => Mux100.IN252
IR[4] => Mux100.IN253
IR[4] => Mux100.IN254
IR[4] => Mux100.IN255
IR[4] => Mux100.IN256
IR[4] => Mux100.IN257
IR[4] => Mux100.IN258
IR[4] => Mux100.IN259
IR[4] => Mux101.IN29
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => Mux118.IN259
IR[4] => Mux119.IN259
IR[4] => Mux120.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN1
IR[4] => Mux154.IN2
IR[4] => Mux154.IN3
IR[4] => Mux154.IN4
IR[4] => Mux154.IN5
IR[4] => Mux154.IN6
IR[4] => Mux154.IN7
IR[4] => Mux159.IN5
IR[4] => Mux160.IN5
IR[4] => Mux161.IN5
IR[4] => Mux162.IN2
IR[4] => Mux162.IN3
IR[4] => Mux162.IN4
IR[4] => Mux162.IN5
IR[4] => Mux164.IN1
IR[4] => Mux164.IN2
IR[4] => Mux164.IN3
IR[4] => Mux171.IN1
IR[4] => Mux171.IN2
IR[4] => Mux171.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN7
IR[4] => Mux202.IN131
IR[4] => Mux204.IN259
IR[4] => Mux205.IN259
IR[4] => Mux206.IN259
IR[4] => Mux207.IN131
IR[4] => Mux208.IN253
IR[4] => Mux209.IN259
IR[4] => Mux212.IN259
IR[4] => Mux214.IN259
IR[4] => Mux216.IN259
IR[4] => Mux218.IN259
IR[4] => Mux219.IN259
IR[4] => Mux220.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Mux226.IN259
IR[4] => Mux231.IN259
IR[4] => Mux232.IN259
IR[4] => Mux233.IN37
IR[4] => Mux233.IN38
IR[4] => Mux233.IN39
IR[4] => Mux233.IN40
IR[4] => Mux233.IN41
IR[4] => Mux233.IN42
IR[4] => Mux233.IN43
IR[4] => Mux233.IN44
IR[4] => Mux233.IN45
IR[4] => Mux233.IN46
IR[4] => Mux233.IN47
IR[4] => Mux233.IN48
IR[4] => Mux233.IN49
IR[4] => Mux233.IN50
IR[4] => Mux233.IN51
IR[4] => Mux233.IN52
IR[4] => Mux233.IN53
IR[4] => Mux233.IN54
IR[4] => Mux233.IN55
IR[4] => Mux233.IN56
IR[4] => Mux233.IN57
IR[4] => Mux233.IN58
IR[4] => Mux233.IN59
IR[4] => Mux233.IN60
IR[4] => Mux233.IN61
IR[4] => Mux233.IN62
IR[4] => Mux233.IN63
IR[4] => Mux233.IN64
IR[4] => Mux233.IN65
IR[4] => Mux233.IN66
IR[4] => Mux233.IN67
IR[4] => Mux233.IN68
IR[4] => Mux233.IN69
IR[4] => Mux233.IN70
IR[4] => Mux233.IN71
IR[4] => Mux233.IN72
IR[4] => Mux233.IN73
IR[4] => Mux233.IN74
IR[4] => Mux233.IN75
IR[4] => Mux233.IN76
IR[4] => Mux233.IN77
IR[4] => Mux233.IN78
IR[4] => Mux233.IN79
IR[4] => Mux233.IN80
IR[4] => Mux233.IN81
IR[4] => Mux233.IN82
IR[4] => Mux233.IN83
IR[4] => Mux233.IN84
IR[4] => Mux233.IN85
IR[4] => Mux233.IN86
IR[4] => Mux233.IN87
IR[4] => Mux233.IN88
IR[4] => Mux233.IN89
IR[4] => Mux233.IN90
IR[4] => Mux233.IN91
IR[4] => Mux233.IN92
IR[4] => Mux233.IN93
IR[4] => Mux233.IN94
IR[4] => Mux233.IN95
IR[4] => Mux233.IN96
IR[4] => Mux233.IN97
IR[4] => Mux233.IN98
IR[4] => Mux233.IN99
IR[4] => Mux233.IN100
IR[4] => Mux233.IN101
IR[4] => Mux233.IN102
IR[4] => Mux233.IN103
IR[4] => Mux233.IN104
IR[4] => Mux233.IN105
IR[4] => Mux233.IN106
IR[4] => Mux233.IN107
IR[4] => Mux233.IN108
IR[4] => Mux233.IN109
IR[4] => Mux233.IN110
IR[4] => Mux233.IN111
IR[4] => Mux233.IN112
IR[4] => Mux233.IN113
IR[4] => Mux233.IN114
IR[4] => Mux233.IN115
IR[4] => Mux233.IN116
IR[4] => Mux233.IN117
IR[4] => Mux233.IN118
IR[4] => Mux233.IN119
IR[4] => Mux233.IN120
IR[4] => Mux233.IN121
IR[4] => Mux233.IN122
IR[4] => Mux233.IN123
IR[4] => Mux233.IN124
IR[4] => Mux233.IN125
IR[4] => Mux233.IN126
IR[4] => Mux233.IN127
IR[4] => Mux233.IN128
IR[4] => Mux233.IN129
IR[4] => Mux233.IN130
IR[4] => Mux233.IN131
IR[4] => Mux233.IN132
IR[4] => Mux233.IN133
IR[4] => Mux233.IN134
IR[4] => Mux233.IN135
IR[4] => Mux233.IN136
IR[4] => Mux233.IN137
IR[4] => Mux233.IN138
IR[4] => Mux233.IN139
IR[4] => Mux233.IN140
IR[4] => Mux233.IN141
IR[4] => Mux233.IN142
IR[4] => Mux233.IN143
IR[4] => Mux233.IN144
IR[4] => Mux233.IN145
IR[4] => Mux233.IN146
IR[4] => Mux233.IN147
IR[4] => Mux233.IN148
IR[4] => Mux233.IN149
IR[4] => Mux233.IN150
IR[4] => Mux233.IN151
IR[4] => Mux233.IN152
IR[4] => Mux233.IN153
IR[4] => Mux233.IN154
IR[4] => Mux233.IN155
IR[4] => Mux233.IN156
IR[4] => Mux233.IN157
IR[4] => Mux233.IN158
IR[4] => Mux233.IN159
IR[4] => Mux233.IN160
IR[4] => Mux233.IN161
IR[4] => Mux233.IN162
IR[4] => Mux233.IN163
IR[4] => Mux233.IN164
IR[4] => Mux233.IN165
IR[4] => Mux233.IN166
IR[4] => Mux233.IN167
IR[4] => Mux233.IN168
IR[4] => Mux233.IN169
IR[4] => Mux233.IN170
IR[4] => Mux233.IN171
IR[4] => Mux233.IN172
IR[4] => Mux233.IN173
IR[4] => Mux233.IN174
IR[4] => Mux233.IN175
IR[4] => Mux233.IN176
IR[4] => Mux233.IN177
IR[4] => Mux233.IN178
IR[4] => Mux233.IN179
IR[4] => Mux233.IN180
IR[4] => Mux233.IN181
IR[4] => Mux233.IN182
IR[4] => Mux233.IN183
IR[4] => Mux233.IN184
IR[4] => Mux233.IN185
IR[4] => Mux233.IN186
IR[4] => Mux233.IN187
IR[4] => Mux233.IN188
IR[4] => Mux233.IN189
IR[4] => Mux233.IN190
IR[4] => Mux233.IN191
IR[4] => Mux233.IN192
IR[4] => Mux233.IN193
IR[4] => Mux233.IN194
IR[4] => Mux233.IN195
IR[4] => Mux233.IN196
IR[4] => Mux233.IN197
IR[4] => Mux233.IN198
IR[4] => Mux233.IN199
IR[4] => Mux233.IN200
IR[4] => Mux233.IN201
IR[4] => Mux233.IN202
IR[4] => Mux233.IN203
IR[4] => Mux233.IN204
IR[4] => Mux233.IN205
IR[4] => Mux233.IN206
IR[4] => Mux233.IN207
IR[4] => Mux233.IN208
IR[4] => Mux233.IN209
IR[4] => Mux233.IN210
IR[4] => Mux233.IN211
IR[4] => Mux233.IN212
IR[4] => Mux233.IN213
IR[4] => Mux233.IN214
IR[4] => Mux233.IN215
IR[4] => Mux233.IN216
IR[4] => Mux233.IN217
IR[4] => Mux233.IN218
IR[4] => Mux233.IN219
IR[4] => Mux233.IN220
IR[4] => Mux233.IN221
IR[4] => Mux233.IN222
IR[4] => Mux233.IN223
IR[4] => Mux233.IN224
IR[4] => Mux233.IN225
IR[4] => Mux233.IN226
IR[4] => Mux233.IN227
IR[4] => Mux233.IN228
IR[4] => Mux233.IN229
IR[4] => Mux233.IN230
IR[4] => Mux233.IN231
IR[4] => Mux233.IN232
IR[4] => Mux233.IN233
IR[4] => Mux233.IN234
IR[4] => Mux233.IN235
IR[4] => Mux233.IN236
IR[4] => Mux233.IN237
IR[4] => Mux233.IN238
IR[4] => Mux233.IN239
IR[4] => Mux233.IN240
IR[4] => Mux233.IN241
IR[4] => Mux233.IN242
IR[4] => Mux233.IN243
IR[4] => Mux233.IN244
IR[4] => Mux233.IN245
IR[4] => Mux233.IN246
IR[4] => Mux233.IN247
IR[4] => Mux233.IN248
IR[4] => Mux233.IN249
IR[4] => Mux233.IN250
IR[4] => Mux233.IN251
IR[4] => Mux233.IN252
IR[4] => Mux233.IN253
IR[4] => Mux233.IN254
IR[4] => Mux233.IN255
IR[4] => Mux233.IN256
IR[4] => Mux233.IN257
IR[4] => Mux233.IN258
IR[4] => Mux233.IN259
IR[4] => Mux234.IN37
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Mux238.IN259
IR[4] => Mux242.IN130
IR[4] => Mux243.IN130
IR[4] => Mux246.IN259
IR[4] => Mux247.IN259
IR[4] => Mux253.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN1
IR[4] => Equal6.IN6
IR[4] => Equal8.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux44.IN4
IR[5] => Mux60.IN258
IR[5] => Mux61.IN153
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN258
IR[5] => Mux66.IN195
IR[5] => Mux66.IN196
IR[5] => Mux66.IN197
IR[5] => Mux66.IN198
IR[5] => Mux66.IN199
IR[5] => Mux66.IN200
IR[5] => Mux66.IN201
IR[5] => Mux66.IN202
IR[5] => Mux66.IN203
IR[5] => Mux66.IN204
IR[5] => Mux66.IN205
IR[5] => Mux66.IN206
IR[5] => Mux66.IN207
IR[5] => Mux66.IN208
IR[5] => Mux66.IN209
IR[5] => Mux66.IN210
IR[5] => Mux66.IN211
IR[5] => Mux66.IN212
IR[5] => Mux66.IN213
IR[5] => Mux66.IN214
IR[5] => Mux66.IN215
IR[5] => Mux66.IN216
IR[5] => Mux66.IN217
IR[5] => Mux66.IN218
IR[5] => Mux66.IN219
IR[5] => Mux66.IN220
IR[5] => Mux66.IN221
IR[5] => Mux66.IN222
IR[5] => Mux66.IN223
IR[5] => Mux66.IN224
IR[5] => Mux66.IN225
IR[5] => Mux66.IN226
IR[5] => Mux66.IN227
IR[5] => Mux66.IN228
IR[5] => Mux66.IN229
IR[5] => Mux66.IN230
IR[5] => Mux66.IN231
IR[5] => Mux66.IN232
IR[5] => Mux66.IN233
IR[5] => Mux66.IN234
IR[5] => Mux66.IN235
IR[5] => Mux66.IN236
IR[5] => Mux66.IN237
IR[5] => Mux66.IN238
IR[5] => Mux66.IN239
IR[5] => Mux66.IN240
IR[5] => Mux66.IN241
IR[5] => Mux66.IN242
IR[5] => Mux66.IN243
IR[5] => Mux66.IN244
IR[5] => Mux66.IN245
IR[5] => Mux66.IN246
IR[5] => Mux66.IN247
IR[5] => Mux66.IN248
IR[5] => Mux66.IN249
IR[5] => Mux66.IN250
IR[5] => Mux66.IN251
IR[5] => Mux66.IN252
IR[5] => Mux66.IN253
IR[5] => Mux66.IN254
IR[5] => Mux66.IN255
IR[5] => Mux66.IN256
IR[5] => Mux66.IN257
IR[5] => Mux66.IN258
IR[5] => Mux67.IN195
IR[5] => Mux68.IN195
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN257
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux90.IN251
IR[5] => Mux90.IN252
IR[5] => Mux90.IN253
IR[5] => Mux90.IN254
IR[5] => Mux90.IN255
IR[5] => Mux90.IN256
IR[5] => Mux90.IN257
IR[5] => Mux90.IN258
IR[5] => Mux91.IN250
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN258
IR[5] => Mux98.IN258
IR[5] => Mux99.IN28
IR[5] => Mux99.IN29
IR[5] => Mux99.IN30
IR[5] => Mux99.IN31
IR[5] => Mux99.IN32
IR[5] => Mux99.IN33
IR[5] => Mux99.IN34
IR[5] => Mux99.IN35
IR[5] => Mux99.IN36
IR[5] => Mux99.IN37
IR[5] => Mux99.IN38
IR[5] => Mux99.IN39
IR[5] => Mux99.IN40
IR[5] => Mux99.IN41
IR[5] => Mux99.IN42
IR[5] => Mux99.IN43
IR[5] => Mux99.IN44
IR[5] => Mux99.IN45
IR[5] => Mux99.IN46
IR[5] => Mux99.IN47
IR[5] => Mux99.IN48
IR[5] => Mux99.IN49
IR[5] => Mux99.IN50
IR[5] => Mux99.IN51
IR[5] => Mux99.IN52
IR[5] => Mux99.IN53
IR[5] => Mux99.IN54
IR[5] => Mux99.IN55
IR[5] => Mux99.IN56
IR[5] => Mux99.IN57
IR[5] => Mux99.IN58
IR[5] => Mux99.IN59
IR[5] => Mux99.IN60
IR[5] => Mux99.IN61
IR[5] => Mux99.IN62
IR[5] => Mux99.IN63
IR[5] => Mux99.IN64
IR[5] => Mux99.IN65
IR[5] => Mux99.IN66
IR[5] => Mux99.IN67
IR[5] => Mux99.IN68
IR[5] => Mux99.IN69
IR[5] => Mux99.IN70
IR[5] => Mux99.IN71
IR[5] => Mux99.IN72
IR[5] => Mux99.IN73
IR[5] => Mux99.IN74
IR[5] => Mux99.IN75
IR[5] => Mux99.IN76
IR[5] => Mux99.IN77
IR[5] => Mux99.IN78
IR[5] => Mux99.IN79
IR[5] => Mux99.IN80
IR[5] => Mux99.IN81
IR[5] => Mux99.IN82
IR[5] => Mux99.IN83
IR[5] => Mux99.IN84
IR[5] => Mux99.IN85
IR[5] => Mux99.IN86
IR[5] => Mux99.IN87
IR[5] => Mux99.IN88
IR[5] => Mux99.IN89
IR[5] => Mux99.IN90
IR[5] => Mux99.IN91
IR[5] => Mux99.IN92
IR[5] => Mux99.IN93
IR[5] => Mux99.IN94
IR[5] => Mux99.IN95
IR[5] => Mux99.IN96
IR[5] => Mux99.IN97
IR[5] => Mux99.IN98
IR[5] => Mux99.IN99
IR[5] => Mux99.IN100
IR[5] => Mux99.IN101
IR[5] => Mux99.IN102
IR[5] => Mux99.IN103
IR[5] => Mux99.IN104
IR[5] => Mux99.IN105
IR[5] => Mux99.IN106
IR[5] => Mux99.IN107
IR[5] => Mux99.IN108
IR[5] => Mux99.IN109
IR[5] => Mux99.IN110
IR[5] => Mux99.IN111
IR[5] => Mux99.IN112
IR[5] => Mux99.IN113
IR[5] => Mux99.IN114
IR[5] => Mux99.IN115
IR[5] => Mux99.IN116
IR[5] => Mux99.IN117
IR[5] => Mux99.IN118
IR[5] => Mux99.IN119
IR[5] => Mux99.IN120
IR[5] => Mux99.IN121
IR[5] => Mux99.IN122
IR[5] => Mux99.IN123
IR[5] => Mux99.IN124
IR[5] => Mux99.IN125
IR[5] => Mux99.IN126
IR[5] => Mux99.IN127
IR[5] => Mux99.IN128
IR[5] => Mux99.IN129
IR[5] => Mux99.IN130
IR[5] => Mux99.IN131
IR[5] => Mux99.IN132
IR[5] => Mux99.IN133
IR[5] => Mux99.IN134
IR[5] => Mux99.IN135
IR[5] => Mux99.IN136
IR[5] => Mux99.IN137
IR[5] => Mux99.IN138
IR[5] => Mux99.IN139
IR[5] => Mux99.IN140
IR[5] => Mux99.IN141
IR[5] => Mux99.IN142
IR[5] => Mux99.IN143
IR[5] => Mux99.IN144
IR[5] => Mux99.IN145
IR[5] => Mux99.IN146
IR[5] => Mux99.IN147
IR[5] => Mux99.IN148
IR[5] => Mux99.IN149
IR[5] => Mux99.IN150
IR[5] => Mux99.IN151
IR[5] => Mux99.IN152
IR[5] => Mux99.IN153
IR[5] => Mux99.IN154
IR[5] => Mux99.IN155
IR[5] => Mux99.IN156
IR[5] => Mux99.IN157
IR[5] => Mux99.IN158
IR[5] => Mux99.IN159
IR[5] => Mux99.IN160
IR[5] => Mux99.IN161
IR[5] => Mux99.IN162
IR[5] => Mux99.IN163
IR[5] => Mux99.IN164
IR[5] => Mux99.IN165
IR[5] => Mux99.IN166
IR[5] => Mux99.IN167
IR[5] => Mux99.IN168
IR[5] => Mux99.IN169
IR[5] => Mux99.IN170
IR[5] => Mux99.IN171
IR[5] => Mux99.IN172
IR[5] => Mux99.IN173
IR[5] => Mux99.IN174
IR[5] => Mux99.IN175
IR[5] => Mux99.IN176
IR[5] => Mux99.IN177
IR[5] => Mux99.IN178
IR[5] => Mux99.IN179
IR[5] => Mux99.IN180
IR[5] => Mux99.IN181
IR[5] => Mux99.IN182
IR[5] => Mux99.IN183
IR[5] => Mux99.IN184
IR[5] => Mux99.IN185
IR[5] => Mux99.IN186
IR[5] => Mux99.IN187
IR[5] => Mux99.IN188
IR[5] => Mux99.IN189
IR[5] => Mux99.IN190
IR[5] => Mux99.IN191
IR[5] => Mux99.IN192
IR[5] => Mux99.IN193
IR[5] => Mux99.IN194
IR[5] => Mux99.IN195
IR[5] => Mux99.IN196
IR[5] => Mux99.IN197
IR[5] => Mux99.IN198
IR[5] => Mux99.IN199
IR[5] => Mux99.IN200
IR[5] => Mux99.IN201
IR[5] => Mux99.IN202
IR[5] => Mux99.IN203
IR[5] => Mux99.IN204
IR[5] => Mux99.IN205
IR[5] => Mux99.IN206
IR[5] => Mux99.IN207
IR[5] => Mux99.IN208
IR[5] => Mux99.IN209
IR[5] => Mux99.IN210
IR[5] => Mux99.IN211
IR[5] => Mux99.IN212
IR[5] => Mux99.IN213
IR[5] => Mux99.IN214
IR[5] => Mux99.IN215
IR[5] => Mux99.IN216
IR[5] => Mux99.IN217
IR[5] => Mux99.IN218
IR[5] => Mux99.IN219
IR[5] => Mux99.IN220
IR[5] => Mux99.IN221
IR[5] => Mux99.IN222
IR[5] => Mux99.IN223
IR[5] => Mux99.IN224
IR[5] => Mux99.IN225
IR[5] => Mux99.IN226
IR[5] => Mux99.IN227
IR[5] => Mux99.IN228
IR[5] => Mux99.IN229
IR[5] => Mux99.IN230
IR[5] => Mux99.IN231
IR[5] => Mux99.IN232
IR[5] => Mux99.IN233
IR[5] => Mux99.IN234
IR[5] => Mux99.IN235
IR[5] => Mux99.IN236
IR[5] => Mux99.IN237
IR[5] => Mux99.IN238
IR[5] => Mux99.IN239
IR[5] => Mux99.IN240
IR[5] => Mux99.IN241
IR[5] => Mux99.IN242
IR[5] => Mux99.IN243
IR[5] => Mux99.IN244
IR[5] => Mux99.IN245
IR[5] => Mux99.IN246
IR[5] => Mux99.IN247
IR[5] => Mux99.IN248
IR[5] => Mux99.IN249
IR[5] => Mux99.IN250
IR[5] => Mux99.IN251
IR[5] => Mux99.IN252
IR[5] => Mux99.IN253
IR[5] => Mux99.IN254
IR[5] => Mux99.IN255
IR[5] => Mux99.IN256
IR[5] => Mux99.IN257
IR[5] => Mux99.IN258
IR[5] => Mux100.IN28
IR[5] => Mux101.IN28
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux112.IN66
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => Mux118.IN258
IR[5] => Mux119.IN258
IR[5] => Mux120.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux153.IN1
IR[5] => Mux153.IN2
IR[5] => Mux153.IN3
IR[5] => Mux153.IN4
IR[5] => Mux153.IN5
IR[5] => Mux153.IN6
IR[5] => Mux153.IN7
IR[5] => Mux159.IN4
IR[5] => Mux160.IN4
IR[5] => Mux161.IN1
IR[5] => Mux161.IN2
IR[5] => Mux161.IN3
IR[5] => Mux161.IN4
IR[5] => Mux162.IN1
IR[5] => Mux163.IN1
IR[5] => Mux163.IN2
IR[5] => Mux163.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN7
IR[5] => Mux201.IN66
IR[5] => Mux202.IN130
IR[5] => Mux203.IN130
IR[5] => Mux204.IN258
IR[5] => Mux205.IN258
IR[5] => Mux206.IN258
IR[5] => Mux207.IN130
IR[5] => Mux208.IN252
IR[5] => Mux209.IN258
IR[5] => Mux212.IN258
IR[5] => Mux213.IN66
IR[5] => Mux214.IN258
IR[5] => Mux216.IN258
IR[5] => Mux218.IN258
IR[5] => Mux219.IN258
IR[5] => Mux220.IN258
IR[5] => Mux222.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux225.IN130
IR[5] => Mux226.IN258
IR[5] => Mux227.IN66
IR[5] => Mux228.IN66
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux231.IN258
IR[5] => Mux232.IN36
IR[5] => Mux232.IN37
IR[5] => Mux232.IN38
IR[5] => Mux232.IN39
IR[5] => Mux232.IN40
IR[5] => Mux232.IN41
IR[5] => Mux232.IN42
IR[5] => Mux232.IN43
IR[5] => Mux232.IN44
IR[5] => Mux232.IN45
IR[5] => Mux232.IN46
IR[5] => Mux232.IN47
IR[5] => Mux232.IN48
IR[5] => Mux232.IN49
IR[5] => Mux232.IN50
IR[5] => Mux232.IN51
IR[5] => Mux232.IN52
IR[5] => Mux232.IN53
IR[5] => Mux232.IN54
IR[5] => Mux232.IN55
IR[5] => Mux232.IN56
IR[5] => Mux232.IN57
IR[5] => Mux232.IN58
IR[5] => Mux232.IN59
IR[5] => Mux232.IN60
IR[5] => Mux232.IN61
IR[5] => Mux232.IN62
IR[5] => Mux232.IN63
IR[5] => Mux232.IN64
IR[5] => Mux232.IN65
IR[5] => Mux232.IN66
IR[5] => Mux232.IN67
IR[5] => Mux232.IN68
IR[5] => Mux232.IN69
IR[5] => Mux232.IN70
IR[5] => Mux232.IN71
IR[5] => Mux232.IN72
IR[5] => Mux232.IN73
IR[5] => Mux232.IN74
IR[5] => Mux232.IN75
IR[5] => Mux232.IN76
IR[5] => Mux232.IN77
IR[5] => Mux232.IN78
IR[5] => Mux232.IN79
IR[5] => Mux232.IN80
IR[5] => Mux232.IN81
IR[5] => Mux232.IN82
IR[5] => Mux232.IN83
IR[5] => Mux232.IN84
IR[5] => Mux232.IN85
IR[5] => Mux232.IN86
IR[5] => Mux232.IN87
IR[5] => Mux232.IN88
IR[5] => Mux232.IN89
IR[5] => Mux232.IN90
IR[5] => Mux232.IN91
IR[5] => Mux232.IN92
IR[5] => Mux232.IN93
IR[5] => Mux232.IN94
IR[5] => Mux232.IN95
IR[5] => Mux232.IN96
IR[5] => Mux232.IN97
IR[5] => Mux232.IN98
IR[5] => Mux232.IN99
IR[5] => Mux232.IN100
IR[5] => Mux232.IN101
IR[5] => Mux232.IN102
IR[5] => Mux232.IN103
IR[5] => Mux232.IN104
IR[5] => Mux232.IN105
IR[5] => Mux232.IN106
IR[5] => Mux232.IN107
IR[5] => Mux232.IN108
IR[5] => Mux232.IN109
IR[5] => Mux232.IN110
IR[5] => Mux232.IN111
IR[5] => Mux232.IN112
IR[5] => Mux232.IN113
IR[5] => Mux232.IN114
IR[5] => Mux232.IN115
IR[5] => Mux232.IN116
IR[5] => Mux232.IN117
IR[5] => Mux232.IN118
IR[5] => Mux232.IN119
IR[5] => Mux232.IN120
IR[5] => Mux232.IN121
IR[5] => Mux232.IN122
IR[5] => Mux232.IN123
IR[5] => Mux232.IN124
IR[5] => Mux232.IN125
IR[5] => Mux232.IN126
IR[5] => Mux232.IN127
IR[5] => Mux232.IN128
IR[5] => Mux232.IN129
IR[5] => Mux232.IN130
IR[5] => Mux232.IN131
IR[5] => Mux232.IN132
IR[5] => Mux232.IN133
IR[5] => Mux232.IN134
IR[5] => Mux232.IN135
IR[5] => Mux232.IN136
IR[5] => Mux232.IN137
IR[5] => Mux232.IN138
IR[5] => Mux232.IN139
IR[5] => Mux232.IN140
IR[5] => Mux232.IN141
IR[5] => Mux232.IN142
IR[5] => Mux232.IN143
IR[5] => Mux232.IN144
IR[5] => Mux232.IN145
IR[5] => Mux232.IN146
IR[5] => Mux232.IN147
IR[5] => Mux232.IN148
IR[5] => Mux232.IN149
IR[5] => Mux232.IN150
IR[5] => Mux232.IN151
IR[5] => Mux232.IN152
IR[5] => Mux232.IN153
IR[5] => Mux232.IN154
IR[5] => Mux232.IN155
IR[5] => Mux232.IN156
IR[5] => Mux232.IN157
IR[5] => Mux232.IN158
IR[5] => Mux232.IN159
IR[5] => Mux232.IN160
IR[5] => Mux232.IN161
IR[5] => Mux232.IN162
IR[5] => Mux232.IN163
IR[5] => Mux232.IN164
IR[5] => Mux232.IN165
IR[5] => Mux232.IN166
IR[5] => Mux232.IN167
IR[5] => Mux232.IN168
IR[5] => Mux232.IN169
IR[5] => Mux232.IN170
IR[5] => Mux232.IN171
IR[5] => Mux232.IN172
IR[5] => Mux232.IN173
IR[5] => Mux232.IN174
IR[5] => Mux232.IN175
IR[5] => Mux232.IN176
IR[5] => Mux232.IN177
IR[5] => Mux232.IN178
IR[5] => Mux232.IN179
IR[5] => Mux232.IN180
IR[5] => Mux232.IN181
IR[5] => Mux232.IN182
IR[5] => Mux232.IN183
IR[5] => Mux232.IN184
IR[5] => Mux232.IN185
IR[5] => Mux232.IN186
IR[5] => Mux232.IN187
IR[5] => Mux232.IN188
IR[5] => Mux232.IN189
IR[5] => Mux232.IN190
IR[5] => Mux232.IN191
IR[5] => Mux232.IN192
IR[5] => Mux232.IN193
IR[5] => Mux232.IN194
IR[5] => Mux232.IN195
IR[5] => Mux232.IN196
IR[5] => Mux232.IN197
IR[5] => Mux232.IN198
IR[5] => Mux232.IN199
IR[5] => Mux232.IN200
IR[5] => Mux232.IN201
IR[5] => Mux232.IN202
IR[5] => Mux232.IN203
IR[5] => Mux232.IN204
IR[5] => Mux232.IN205
IR[5] => Mux232.IN206
IR[5] => Mux232.IN207
IR[5] => Mux232.IN208
IR[5] => Mux232.IN209
IR[5] => Mux232.IN210
IR[5] => Mux232.IN211
IR[5] => Mux232.IN212
IR[5] => Mux232.IN213
IR[5] => Mux232.IN214
IR[5] => Mux232.IN215
IR[5] => Mux232.IN216
IR[5] => Mux232.IN217
IR[5] => Mux232.IN218
IR[5] => Mux232.IN219
IR[5] => Mux232.IN220
IR[5] => Mux232.IN221
IR[5] => Mux232.IN222
IR[5] => Mux232.IN223
IR[5] => Mux232.IN224
IR[5] => Mux232.IN225
IR[5] => Mux232.IN226
IR[5] => Mux232.IN227
IR[5] => Mux232.IN228
IR[5] => Mux232.IN229
IR[5] => Mux232.IN230
IR[5] => Mux232.IN231
IR[5] => Mux232.IN232
IR[5] => Mux232.IN233
IR[5] => Mux232.IN234
IR[5] => Mux232.IN235
IR[5] => Mux232.IN236
IR[5] => Mux232.IN237
IR[5] => Mux232.IN238
IR[5] => Mux232.IN239
IR[5] => Mux232.IN240
IR[5] => Mux232.IN241
IR[5] => Mux232.IN242
IR[5] => Mux232.IN243
IR[5] => Mux232.IN244
IR[5] => Mux232.IN245
IR[5] => Mux232.IN246
IR[5] => Mux232.IN247
IR[5] => Mux232.IN248
IR[5] => Mux232.IN249
IR[5] => Mux232.IN250
IR[5] => Mux232.IN251
IR[5] => Mux232.IN252
IR[5] => Mux232.IN253
IR[5] => Mux232.IN254
IR[5] => Mux232.IN255
IR[5] => Mux232.IN256
IR[5] => Mux232.IN257
IR[5] => Mux232.IN258
IR[5] => Mux233.IN36
IR[5] => Mux234.IN36
IR[5] => Mux235.IN66
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux238.IN258
IR[5] => Mux239.IN66
IR[5] => Mux240.IN66
IR[5] => Mux244.IN130
IR[5] => Mux245.IN130
IR[5] => Mux246.IN258
IR[5] => Mux247.IN258
IR[5] => Mux249.IN66
IR[5] => Mux251.IN66
IR[5] => Mux252.IN66
IR[5] => Mux253.IN258
IR[5] => Equal3.IN0
IR[5] => Equal4.IN0
IR[5] => Equal6.IN5
IR[5] => Equal8.IN0
IR[6] => Mux60.IN257
IR[6] => Mux61.IN152
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN257
IR[6] => Mux65.IN65
IR[6] => Mux66.IN194
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN256
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN65
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN257
IR[6] => Mux90.IN249
IR[6] => Mux91.IN249
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN257
IR[6] => Mux98.IN257
IR[6] => Mux99.IN27
IR[6] => Mux100.IN27
IR[6] => Mux101.IN27
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN65
IR[6] => Mux112.IN65
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux117.IN33
IR[6] => Mux118.IN257
IR[6] => Mux119.IN257
IR[6] => Mux120.IN257
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux132.IN33
IR[6] => Mux133.IN33
IR[6] => Mux134.IN33
IR[6] => Mux135.IN33
IR[6] => Mux201.IN65
IR[6] => Mux202.IN129
IR[6] => Mux203.IN129
IR[6] => Mux204.IN257
IR[6] => Mux205.IN257
IR[6] => Mux206.IN257
IR[6] => Mux207.IN129
IR[6] => Mux208.IN251
IR[6] => Mux209.IN257
IR[6] => Mux210.IN65
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN65
IR[6] => Mux214.IN257
IR[6] => Mux215.IN65
IR[6] => Mux216.IN257
IR[6] => Mux217.IN65
IR[6] => Mux218.IN257
IR[6] => Mux219.IN257
IR[6] => Mux220.IN257
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN129
IR[6] => Mux226.IN257
IR[6] => Mux227.IN65
IR[6] => Mux228.IN65
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN257
IR[6] => Mux232.IN35
IR[6] => Mux233.IN35
IR[6] => Mux234.IN35
IR[6] => Mux235.IN65
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN257
IR[6] => Mux239.IN65
IR[6] => Mux240.IN65
IR[6] => Mux241.IN33
IR[6] => Mux242.IN129
IR[6] => Mux243.IN129
IR[6] => Mux244.IN129
IR[6] => Mux245.IN129
IR[6] => Mux246.IN257
IR[6] => Mux247.IN257
IR[6] => Mux248.IN33
IR[6] => Mux249.IN65
IR[6] => Mux250.IN33
IR[6] => Mux251.IN65
IR[6] => Mux252.IN65
IR[6] => Mux253.IN257
IR[6] => Equal6.IN1
IR[6] => Equal8.IN5
IR[7] => Mux60.IN256
IR[7] => Mux61.IN151
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN256
IR[7] => Mux65.IN64
IR[7] => Mux66.IN193
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN255
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN64
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN256
IR[7] => Mux90.IN248
IR[7] => Mux91.IN248
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN256
IR[7] => Mux98.IN256
IR[7] => Mux99.IN26
IR[7] => Mux100.IN26
IR[7] => Mux101.IN26
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN64
IR[7] => Mux112.IN64
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux117.IN32
IR[7] => Mux118.IN256
IR[7] => Mux119.IN256
IR[7] => Mux120.IN256
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux132.IN32
IR[7] => Mux133.IN32
IR[7] => Mux134.IN32
IR[7] => Mux135.IN32
IR[7] => Mux201.IN64
IR[7] => Mux202.IN128
IR[7] => Mux203.IN128
IR[7] => Mux204.IN256
IR[7] => Mux205.IN256
IR[7] => Mux206.IN256
IR[7] => Mux207.IN128
IR[7] => Mux208.IN250
IR[7] => Mux209.IN256
IR[7] => Mux210.IN64
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN64
IR[7] => Mux214.IN256
IR[7] => Mux215.IN64
IR[7] => Mux216.IN256
IR[7] => Mux217.IN64
IR[7] => Mux218.IN256
IR[7] => Mux219.IN256
IR[7] => Mux220.IN256
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN128
IR[7] => Mux226.IN256
IR[7] => Mux227.IN64
IR[7] => Mux228.IN64
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN256
IR[7] => Mux232.IN34
IR[7] => Mux233.IN34
IR[7] => Mux234.IN34
IR[7] => Mux235.IN64
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN256
IR[7] => Mux239.IN64
IR[7] => Mux240.IN64
IR[7] => Mux241.IN32
IR[7] => Mux242.IN128
IR[7] => Mux243.IN128
IR[7] => Mux244.IN128
IR[7] => Mux245.IN128
IR[7] => Mux246.IN256
IR[7] => Mux247.IN256
IR[7] => Mux248.IN32
IR[7] => Mux249.IN64
IR[7] => Mux250.IN32
IR[7] => Mux251.IN64
IR[7] => Mux252.IN64
IR[7] => Mux253.IN256
IR[7] => Equal6.IN0
IR[7] => Equal8.IN4
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Mux301.IN5
ISet[0] => Mux302.IN5
ISet[0] => Mux303.IN5
ISet[0] => Mux304.IN5
ISet[0] => Mux305.IN5
ISet[0] => Mux306.IN5
ISet[0] => Mux307.IN5
ISet[0] => Mux308.IN5
ISet[0] => Mux309.IN5
ISet[0] => Mux310.IN5
ISet[0] => Mux311.IN5
ISet[0] => Mux312.IN5
ISet[0] => Mux313.IN5
ISet[0] => Mux314.IN5
ISet[0] => Mux315.IN5
ISet[0] => Equal9.IN0
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Mux301.IN4
ISet[1] => Mux302.IN4
ISet[1] => Mux303.IN4
ISet[1] => Mux304.IN4
ISet[1] => Mux305.IN4
ISet[1] => Mux306.IN4
ISet[1] => Mux307.IN4
ISet[1] => Mux308.IN4
ISet[1] => Mux309.IN4
ISet[1] => Mux310.IN4
ISet[1] => Mux311.IN4
ISet[1] => Mux312.IN4
ISet[1] => Mux313.IN4
ISet[1] => Mux314.IN4
ISet[1] => Mux315.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => I_MULUB.OUTPUTSELECT
ISet[1] => I_MULU.OUTPUTSELECT
ISet[1] => Equal9.IN1
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN9
MCycle[0] => Mux31.IN9
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN9
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux172.IN5
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[0] => Equal5.IN2
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN8
MCycle[1] => Mux31.IN8
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN8
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux136.IN5
MCycle[1] => Mux137.IN5
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux163.IN5
MCycle[1] => Mux164.IN5
MCycle[1] => Mux165.IN5
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN5
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[1] => Equal5.IN1
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN7
MCycle[2] => Mux31.IN7
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN7
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux136.IN4
MCycle[2] => Mux137.IN4
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux163.IN4
MCycle[2] => Mux164.IN4
MCycle[2] => Mux165.IN4
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN4
MCycle[2] => Mux172.IN4
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
MCycle[2] => Equal5.IN0
MCycle[2] => Equal7.IN0
F[0] => Mux30.IN10
F[0] => Mux31.IN10
F[0] => Mux44.IN10
F[0] => Mux44.IN1
F[0] => Mux33.IN7
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux44.IN9
F[2] => Mux44.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux36.IN10
F[6] => Mux44.IN8
F[6] => Mux44.IN0
F[6] => Mux37.IN7
F[6] => Mux38.IN7
F[7] => Mux44.IN7
F[7] => Mux44.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux71.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux314.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux313.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
Rot_Akku <= Mux306.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux305.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux312.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux307.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux308.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux310.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux311.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
LDHLSP <= <GND>
ADDSPdd <= <GND>
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
ExchangeWH <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux309.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
I_MULUB <= I_MULUB.DB_MAX_OUTPUT_PORT_TYPE
I_MULU <= I_MULU.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux302.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
R800_mode => I_MULUB.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => Mux208.IN258
R800_mode => Mux208.IN259
R800_mode => Mux208.IN260
R800_mode => Mux208.IN261
R800_mode => Mux208.IN262
R800_mode => Mux208.IN263
R800_mode => Mux209.IN250
R800_mode => Mux209.IN251
R800_mode => Mux209.IN252
R800_mode => Mux209.IN253
R800_mode => Mux209.IN254
R800_mode => Mux209.IN255
No_PC <= No_PC.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux315.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|T80se:cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
Rot_Akku => ~NO_FANOUT~
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|T80se:cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|Zaxxon_MiST|zaxxon:zaxxon|Sega_Crypt:rom_cpu
clk => clk.IN2
enc_type[0] => Equal0.IN7
enc_type[0] => Equal1.IN7
enc_type[1] => Equal0.IN6
enc_type[1] => Equal1.IN6
enc_type[2] => Equal0.IN5
enc_type[2] => Equal1.IN5
enc_type[3] => Equal0.IN4
enc_type[3] => Equal1.IN4
mrom_m1 => madr[15].DATAIN
mrom_ad[0] => madr.DATAA
mrom_ad[1] => madr[1].DATAIN
mrom_ad[2] => madr[2].DATAIN
mrom_ad[3] => madr[3].DATAIN
mrom_ad[4] => madr.DATAA
mrom_ad[5] => madr[5].DATAIN
mrom_ad[6] => madr[6].DATAIN
mrom_ad[7] => madr[7].DATAIN
mrom_ad[8] => madr.DATAA
mrom_ad[9] => madr[9].DATAIN
mrom_ad[10] => madr[10].DATAIN
mrom_ad[11] => madr[11].DATAIN
mrom_ad[12] => madr.DATAA
mrom_ad[13] => madr[13].DATAIN
mrom_ad[14] => madr[14].DATAIN
mrom_dt[0] <= mrom_dt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[1] <= mrom_dt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[2] <= mrom_dt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[3] <= mrom_dt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[4] <= mrom_dt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[5] <= mrom_dt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[6] <= mrom_dt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[7] <= mrom_dt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[0] <= cpu_rom_addr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[1] <= madr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[2] <= madr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[3] <= madr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[4] <= cpu_rom_addr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[5] <= madr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[6] <= madr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[7] <= madr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[8] <= cpu_rom_addr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[9] <= madr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[10] <= madr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[11] <= madr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[12] <= cpu_rom_addr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[13] <= madr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[14] <= madr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_do[0] => mdec[0].IN1
cpu_rom_do[1] => mdec[1].IN1
cpu_rom_do[2] => mdec[2].IN1
cpu_rom_do[3] => comb.IN0
cpu_rom_do[4] => mdec[4].IN1
cpu_rom_do[5] => comb.IN0
cpu_rom_do[6] => mdec[6].IN1
cpu_rom_do[7] => comb.IN1
cpu_rom_do[7] => comb.IN1
cpu_rom_do[7] => comb.IN1
cpu_rom_do[7] => comb.IN1
cpu_rom_do[7] => comb.IN1


|Zaxxon_MiST|zaxxon:zaxxon|Sega_Crypt:rom_cpu|dec_315_5013:dec_315_5013
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|Sega_Crypt:rom_cpu|dec_315_5061:dec_315_5061
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|gen_ram:wram
clk => ram~20.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~20.DATAIN
we => ram.WE
addr[0] => ram~11.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~10.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~9.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~8.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~7.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~6.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~5.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~4.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~3.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~2.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram~1.DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
addr[11] => ram~0.DATAIN
addr[11] => ram.WADDR11
addr[11] => ram.RADDR11
d[0] => ram~19.DATAIN
d[0] => ram.DATAIN
d[1] => ram~18.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~17.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~16.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~15.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~14.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~13.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~12.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|gen_ram:video_ram
clk => ram~18.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~18.DATAIN
we => ram.WE
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
d[0] => ram~17.DATAIN
d[0] => ram.DATAIN
d[1] => ram~16.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~15.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~14.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~13.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~12.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~11.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~10.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|gen_ram:sprites_ram
clk => ram~16.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~16.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~15.DATAIN
d[0] => ram.DATAIN
d[1] => ram~14.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~13.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~12.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~11.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~10.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~9.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~8.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|gen_ram:sprites_online_ram
clk => ram~14.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => ram.CLK0
we => ram~14.DATAIN
we => ram.WE
addr[0] => ram~4.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~3.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~2.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~1.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~0.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
d[0] => ram~13.DATAIN
d[0] => ram.DATAIN
d[1] => ram~12.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~11.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~10.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~9.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~8.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~7.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~6.DATAIN
d[7] => ram.DATAIN7
d[8] => ram~5.DATAIN
d[8] => ram.DATAIN8
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|gen_ram:sprlinebuf
clk => ram~16.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
we => ram~16.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
d[0] => ram~15.DATAIN
d[0] => ram.DATAIN
d[1] => ram~14.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~13.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~12.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~11.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~10.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~9.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~8.DATAIN
d[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:bg_graphics_1
clk_a => ram~39.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => ram~16.CLK
clk_a => ram~17.CLK
clk_a => ram~18.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~39.DATAIN
we_a => ram.WE
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
d_a[0] => ram~18.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~17.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~16.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~15.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~14.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~13.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~12.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~11.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => ram~33.CLK
clk_b => ram~34.CLK
clk_b => ram~35.CLK
clk_b => ram~36.CLK
clk_b => ram~37.CLK
clk_b => ram~38.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~19.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~30.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~29.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~28.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~27.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~26.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~25.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~24.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~23.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~22.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~21.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~20.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
d_b[0] => ram~38.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~37.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~36.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~35.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~34.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~33.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~32.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~31.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:bg_graphics_2
clk_a => ram~39.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => ram~16.CLK
clk_a => ram~17.CLK
clk_a => ram~18.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~39.DATAIN
we_a => ram.WE
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
d_a[0] => ram~18.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~17.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~16.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~15.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~14.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~13.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~12.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~11.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => ram~33.CLK
clk_b => ram~34.CLK
clk_b => ram~35.CLK
clk_b => ram~36.CLK
clk_b => ram~37.CLK
clk_b => ram~38.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~19.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~30.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~29.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~28.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~27.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~26.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~25.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~24.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~23.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~22.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~21.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~20.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
d_b[0] => ram~38.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~37.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~36.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~35.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~34.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~33.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~32.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~31.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:map_tile_1
clk_a => ram~45.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => ram~16.CLK
clk_a => ram~17.CLK
clk_a => ram~18.CLK
clk_a => ram~19.CLK
clk_a => ram~20.CLK
clk_a => ram~21.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~45.DATAIN
we_a => ram.WE
addr_a[0] => ram~13.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~12.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~11.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~10.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~9.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~8.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~7.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~6.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~5.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~4.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~3.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~2.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram~1.DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
addr_a[13] => ram~0.DATAIN
addr_a[13] => ram.WADDR13
addr_a[13] => ram.RADDR13
d_a[0] => ram~21.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~20.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~19.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~18.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~17.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~16.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~15.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~14.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => ram~33.CLK
clk_b => ram~34.CLK
clk_b => ram~35.CLK
clk_b => ram~36.CLK
clk_b => ram~37.CLK
clk_b => ram~38.CLK
clk_b => ram~39.CLK
clk_b => ram~40.CLK
clk_b => ram~41.CLK
clk_b => ram~42.CLK
clk_b => ram~43.CLK
clk_b => ram~44.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~22.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~36.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~35.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~34.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~33.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~32.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~31.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~30.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~29.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~28.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~27.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~26.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram~25.DATAIN
addr_b[11] => ram.PORTBWADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram~24.DATAIN
addr_b[12] => ram.PORTBWADDR12
addr_b[12] => ram.PORTBRADDR12
addr_b[13] => ram~23.DATAIN
addr_b[13] => ram.PORTBWADDR13
addr_b[13] => ram.PORTBRADDR13
d_b[0] => ram~44.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~43.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~42.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~41.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~40.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~39.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~38.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~37.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:map_tile_2
clk_a => ram~45.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => ram~16.CLK
clk_a => ram~17.CLK
clk_a => ram~18.CLK
clk_a => ram~19.CLK
clk_a => ram~20.CLK
clk_a => ram~21.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~45.DATAIN
we_a => ram.WE
addr_a[0] => ram~13.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~12.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~11.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~10.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~9.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~8.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~7.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~6.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~5.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~4.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~3.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~2.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram~1.DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
addr_a[13] => ram~0.DATAIN
addr_a[13] => ram.WADDR13
addr_a[13] => ram.RADDR13
d_a[0] => ram~21.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~20.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~19.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~18.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~17.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~16.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~15.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~14.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => ram~33.CLK
clk_b => ram~34.CLK
clk_b => ram~35.CLK
clk_b => ram~36.CLK
clk_b => ram~37.CLK
clk_b => ram~38.CLK
clk_b => ram~39.CLK
clk_b => ram~40.CLK
clk_b => ram~41.CLK
clk_b => ram~42.CLK
clk_b => ram~43.CLK
clk_b => ram~44.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~22.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~36.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~35.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~34.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~33.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~32.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~31.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~30.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~29.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~28.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~27.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~26.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram~25.DATAIN
addr_b[11] => ram.PORTBWADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram~24.DATAIN
addr_b[12] => ram.PORTBWADDR12
addr_b[12] => ram.PORTBRADDR12
addr_b[13] => ram~23.DATAIN
addr_b[13] => ram.PORTBWADDR13
addr_b[13] => ram.PORTBRADDR13
d_b[0] => ram~44.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~43.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~42.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~41.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~40.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~39.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~38.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~37.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:char_color
clk_a => ram~33.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~33.DATAIN
we_a => ram.WE
addr_a[0] => ram~7.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~6.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~5.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~4.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~3.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~2.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~1.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~0.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
d_a[0] => ram~15.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~14.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~13.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~12.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~11.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~10.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~9.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~8.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~16.CLK
clk_b => ram~17.CLK
clk_b => ram~18.CLK
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~16.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~24.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~23.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~22.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~21.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~20.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~19.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~18.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~17.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
d_b[0] => ram~32.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~31.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~30.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~29.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~28.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~27.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~26.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~25.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|dpram:palette
clk_a => ram~33.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
we_a => ram~33.DATAIN
we_a => ram.WE
addr_a[0] => ram~7.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~6.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~5.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~4.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~3.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~2.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~1.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~0.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
d_a[0] => ram~15.DATAIN
d_a[0] => ram.DATAIN
d_a[1] => ram~14.DATAIN
d_a[1] => ram.DATAIN1
d_a[2] => ram~13.DATAIN
d_a[2] => ram.DATAIN2
d_a[3] => ram~12.DATAIN
d_a[3] => ram.DATAIN3
d_a[4] => ram~11.DATAIN
d_a[4] => ram.DATAIN4
d_a[5] => ram~10.DATAIN
d_a[5] => ram.DATAIN5
d_a[6] => ram~9.DATAIN
d_a[6] => ram.DATAIN6
d_a[7] => ram~8.DATAIN
d_a[7] => ram.DATAIN7
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b => ram~16.CLK
clk_b => ram~17.CLK
clk_b => ram~18.CLK
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
we_b => ram~16.DATAIN
we_b => ram.PORTBWE
addr_b[0] => ram~24.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~23.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~22.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~21.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~20.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~19.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~18.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~17.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
d_b[0] => ram~32.DATAIN
d_b[0] => ram.PORTBDATAIN
d_b[1] => ram~31.DATAIN
d_b[1] => ram.PORTBDATAIN1
d_b[2] => ram~30.DATAIN
d_b[2] => ram.PORTBDATAIN2
d_b[3] => ram~29.DATAIN
d_b[3] => ram.PORTBDATAIN3
d_b[4] => ram~28.DATAIN
d_b[4] => ram.PORTBDATAIN4
d_b[5] => ram~27.DATAIN
d_b[5] => ram.PORTBDATAIN5
d_b[6] => ram~26.DATAIN
d_b[6] => ram.PORTBDATAIN6
d_b[7] => ram~25.DATAIN
d_b[7] => ram.PORTBDATAIN7
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|zaxxon:zaxxon|zaxxon_sound:sound_board
clock_24 => snd_addrs[11][0].CLK
clock_24 => snd_addrs[11][1].CLK
clock_24 => snd_addrs[11][2].CLK
clock_24 => snd_addrs[11][3].CLK
clock_24 => snd_addrs[11][4].CLK
clock_24 => snd_addrs[11][5].CLK
clock_24 => snd_addrs[11][6].CLK
clock_24 => snd_addrs[11][7].CLK
clock_24 => snd_addrs[11][8].CLK
clock_24 => snd_addrs[11][9].CLK
clock_24 => snd_addrs[11][10].CLK
clock_24 => snd_addrs[11][11].CLK
clock_24 => snd_addrs[11][12].CLK
clock_24 => snd_addrs[11][13].CLK
clock_24 => snd_addrs[11][14].CLK
clock_24 => snd_addrs[11][15].CLK
clock_24 => snd_addrs[11][16].CLK
clock_24 => snd_addrs[11][17].CLK
clock_24 => snd_addrs[11][18].CLK
clock_24 => snd_addrs[11][19].CLK
clock_24 => snd_addrs[10][0].CLK
clock_24 => snd_addrs[10][1].CLK
clock_24 => snd_addrs[10][2].CLK
clock_24 => snd_addrs[10][3].CLK
clock_24 => snd_addrs[10][4].CLK
clock_24 => snd_addrs[10][5].CLK
clock_24 => snd_addrs[10][6].CLK
clock_24 => snd_addrs[10][7].CLK
clock_24 => snd_addrs[10][8].CLK
clock_24 => snd_addrs[10][9].CLK
clock_24 => snd_addrs[10][10].CLK
clock_24 => snd_addrs[10][11].CLK
clock_24 => snd_addrs[10][12].CLK
clock_24 => snd_addrs[10][13].CLK
clock_24 => snd_addrs[10][14].CLK
clock_24 => snd_addrs[10][15].CLK
clock_24 => snd_addrs[10][16].CLK
clock_24 => snd_addrs[10][17].CLK
clock_24 => snd_addrs[10][18].CLK
clock_24 => snd_addrs[10][19].CLK
clock_24 => snd_addrs[9][0].CLK
clock_24 => snd_addrs[9][1].CLK
clock_24 => snd_addrs[9][2].CLK
clock_24 => snd_addrs[9][3].CLK
clock_24 => snd_addrs[9][4].CLK
clock_24 => snd_addrs[9][5].CLK
clock_24 => snd_addrs[9][6].CLK
clock_24 => snd_addrs[9][7].CLK
clock_24 => snd_addrs[9][8].CLK
clock_24 => snd_addrs[9][9].CLK
clock_24 => snd_addrs[9][10].CLK
clock_24 => snd_addrs[9][11].CLK
clock_24 => snd_addrs[9][12].CLK
clock_24 => snd_addrs[9][13].CLK
clock_24 => snd_addrs[9][14].CLK
clock_24 => snd_addrs[9][15].CLK
clock_24 => snd_addrs[9][16].CLK
clock_24 => snd_addrs[9][17].CLK
clock_24 => snd_addrs[9][18].CLK
clock_24 => snd_addrs[9][19].CLK
clock_24 => snd_addrs[8][0].CLK
clock_24 => snd_addrs[8][1].CLK
clock_24 => snd_addrs[8][2].CLK
clock_24 => snd_addrs[8][3].CLK
clock_24 => snd_addrs[8][4].CLK
clock_24 => snd_addrs[8][5].CLK
clock_24 => snd_addrs[8][6].CLK
clock_24 => snd_addrs[8][7].CLK
clock_24 => snd_addrs[8][8].CLK
clock_24 => snd_addrs[8][9].CLK
clock_24 => snd_addrs[8][10].CLK
clock_24 => snd_addrs[8][11].CLK
clock_24 => snd_addrs[8][12].CLK
clock_24 => snd_addrs[8][13].CLK
clock_24 => snd_addrs[8][14].CLK
clock_24 => snd_addrs[8][15].CLK
clock_24 => snd_addrs[8][16].CLK
clock_24 => snd_addrs[8][17].CLK
clock_24 => snd_addrs[8][18].CLK
clock_24 => snd_addrs[8][19].CLK
clock_24 => snd_addrs[7][0].CLK
clock_24 => snd_addrs[7][1].CLK
clock_24 => snd_addrs[7][2].CLK
clock_24 => snd_addrs[7][3].CLK
clock_24 => snd_addrs[7][4].CLK
clock_24 => snd_addrs[7][5].CLK
clock_24 => snd_addrs[7][6].CLK
clock_24 => snd_addrs[7][7].CLK
clock_24 => snd_addrs[7][8].CLK
clock_24 => snd_addrs[7][9].CLK
clock_24 => snd_addrs[7][10].CLK
clock_24 => snd_addrs[7][11].CLK
clock_24 => snd_addrs[7][12].CLK
clock_24 => snd_addrs[7][13].CLK
clock_24 => snd_addrs[7][14].CLK
clock_24 => snd_addrs[7][15].CLK
clock_24 => snd_addrs[7][16].CLK
clock_24 => snd_addrs[7][17].CLK
clock_24 => snd_addrs[7][18].CLK
clock_24 => snd_addrs[7][19].CLK
clock_24 => snd_addrs[6][0].CLK
clock_24 => snd_addrs[6][1].CLK
clock_24 => snd_addrs[6][2].CLK
clock_24 => snd_addrs[6][3].CLK
clock_24 => snd_addrs[6][4].CLK
clock_24 => snd_addrs[6][5].CLK
clock_24 => snd_addrs[6][6].CLK
clock_24 => snd_addrs[6][7].CLK
clock_24 => snd_addrs[6][8].CLK
clock_24 => snd_addrs[6][9].CLK
clock_24 => snd_addrs[6][10].CLK
clock_24 => snd_addrs[6][11].CLK
clock_24 => snd_addrs[6][12].CLK
clock_24 => snd_addrs[6][13].CLK
clock_24 => snd_addrs[6][14].CLK
clock_24 => snd_addrs[6][15].CLK
clock_24 => snd_addrs[6][16].CLK
clock_24 => snd_addrs[6][17].CLK
clock_24 => snd_addrs[6][18].CLK
clock_24 => snd_addrs[6][19].CLK
clock_24 => snd_addrs[5][0].CLK
clock_24 => snd_addrs[5][1].CLK
clock_24 => snd_addrs[5][2].CLK
clock_24 => snd_addrs[5][3].CLK
clock_24 => snd_addrs[5][4].CLK
clock_24 => snd_addrs[5][5].CLK
clock_24 => snd_addrs[5][6].CLK
clock_24 => snd_addrs[5][7].CLK
clock_24 => snd_addrs[5][8].CLK
clock_24 => snd_addrs[5][9].CLK
clock_24 => snd_addrs[5][10].CLK
clock_24 => snd_addrs[5][11].CLK
clock_24 => snd_addrs[5][12].CLK
clock_24 => snd_addrs[5][13].CLK
clock_24 => snd_addrs[5][14].CLK
clock_24 => snd_addrs[5][15].CLK
clock_24 => snd_addrs[5][16].CLK
clock_24 => snd_addrs[5][17].CLK
clock_24 => snd_addrs[5][18].CLK
clock_24 => snd_addrs[5][19].CLK
clock_24 => snd_addrs[4][0].CLK
clock_24 => snd_addrs[4][1].CLK
clock_24 => snd_addrs[4][2].CLK
clock_24 => snd_addrs[4][3].CLK
clock_24 => snd_addrs[4][4].CLK
clock_24 => snd_addrs[4][5].CLK
clock_24 => snd_addrs[4][6].CLK
clock_24 => snd_addrs[4][7].CLK
clock_24 => snd_addrs[4][8].CLK
clock_24 => snd_addrs[4][9].CLK
clock_24 => snd_addrs[4][10].CLK
clock_24 => snd_addrs[4][11].CLK
clock_24 => snd_addrs[4][12].CLK
clock_24 => snd_addrs[4][13].CLK
clock_24 => snd_addrs[4][14].CLK
clock_24 => snd_addrs[4][15].CLK
clock_24 => snd_addrs[4][16].CLK
clock_24 => snd_addrs[4][17].CLK
clock_24 => snd_addrs[4][18].CLK
clock_24 => snd_addrs[4][19].CLK
clock_24 => snd_addrs[3][0].CLK
clock_24 => snd_addrs[3][1].CLK
clock_24 => snd_addrs[3][2].CLK
clock_24 => snd_addrs[3][3].CLK
clock_24 => snd_addrs[3][4].CLK
clock_24 => snd_addrs[3][5].CLK
clock_24 => snd_addrs[3][6].CLK
clock_24 => snd_addrs[3][7].CLK
clock_24 => snd_addrs[3][8].CLK
clock_24 => snd_addrs[3][9].CLK
clock_24 => snd_addrs[3][10].CLK
clock_24 => snd_addrs[3][11].CLK
clock_24 => snd_addrs[3][12].CLK
clock_24 => snd_addrs[3][13].CLK
clock_24 => snd_addrs[3][14].CLK
clock_24 => snd_addrs[3][15].CLK
clock_24 => snd_addrs[3][16].CLK
clock_24 => snd_addrs[3][17].CLK
clock_24 => snd_addrs[3][18].CLK
clock_24 => snd_addrs[3][19].CLK
clock_24 => snd_addrs[2][0].CLK
clock_24 => snd_addrs[2][1].CLK
clock_24 => snd_addrs[2][2].CLK
clock_24 => snd_addrs[2][3].CLK
clock_24 => snd_addrs[2][4].CLK
clock_24 => snd_addrs[2][5].CLK
clock_24 => snd_addrs[2][6].CLK
clock_24 => snd_addrs[2][7].CLK
clock_24 => snd_addrs[2][8].CLK
clock_24 => snd_addrs[2][9].CLK
clock_24 => snd_addrs[2][10].CLK
clock_24 => snd_addrs[2][11].CLK
clock_24 => snd_addrs[2][12].CLK
clock_24 => snd_addrs[2][13].CLK
clock_24 => snd_addrs[2][14].CLK
clock_24 => snd_addrs[2][15].CLK
clock_24 => snd_addrs[2][16].CLK
clock_24 => snd_addrs[2][17].CLK
clock_24 => snd_addrs[2][18].CLK
clock_24 => snd_addrs[2][19].CLK
clock_24 => snd_addrs[1][0].CLK
clock_24 => snd_addrs[1][1].CLK
clock_24 => snd_addrs[1][2].CLK
clock_24 => snd_addrs[1][3].CLK
clock_24 => snd_addrs[1][4].CLK
clock_24 => snd_addrs[1][5].CLK
clock_24 => snd_addrs[1][6].CLK
clock_24 => snd_addrs[1][7].CLK
clock_24 => snd_addrs[1][8].CLK
clock_24 => snd_addrs[1][9].CLK
clock_24 => snd_addrs[1][10].CLK
clock_24 => snd_addrs[1][11].CLK
clock_24 => snd_addrs[1][12].CLK
clock_24 => snd_addrs[1][13].CLK
clock_24 => snd_addrs[1][14].CLK
clock_24 => snd_addrs[1][15].CLK
clock_24 => snd_addrs[1][16].CLK
clock_24 => snd_addrs[1][17].CLK
clock_24 => snd_addrs[1][18].CLK
clock_24 => snd_addrs[1][19].CLK
clock_24 => snd_addrs[0][0].CLK
clock_24 => snd_addrs[0][1].CLK
clock_24 => snd_addrs[0][2].CLK
clock_24 => snd_addrs[0][3].CLK
clock_24 => snd_addrs[0][4].CLK
clock_24 => snd_addrs[0][5].CLK
clock_24 => snd_addrs[0][6].CLK
clock_24 => snd_addrs[0][7].CLK
clock_24 => snd_addrs[0][8].CLK
clock_24 => snd_addrs[0][9].CLK
clock_24 => snd_addrs[0][10].CLK
clock_24 => snd_addrs[0][11].CLK
clock_24 => snd_addrs[0][12].CLK
clock_24 => snd_addrs[0][13].CLK
clock_24 => snd_addrs[0][14].CLK
clock_24 => snd_addrs[0][15].CLK
clock_24 => snd_addrs[0][16].CLK
clock_24 => snd_addrs[0][17].CLK
clock_24 => snd_addrs[0][18].CLK
clock_24 => snd_addrs[0][19].CLK
clock_24 => wave_addr[0]~reg0.CLK
clock_24 => wave_addr[1]~reg0.CLK
clock_24 => wave_addr[2]~reg0.CLK
clock_24 => wave_addr[3]~reg0.CLK
clock_24 => wave_addr[4]~reg0.CLK
clock_24 => wave_addr[5]~reg0.CLK
clock_24 => wave_addr[6]~reg0.CLK
clock_24 => wave_addr[7]~reg0.CLK
clock_24 => wave_addr[8]~reg0.CLK
clock_24 => wave_addr[9]~reg0.CLK
clock_24 => wave_addr[10]~reg0.CLK
clock_24 => wave_addr[11]~reg0.CLK
clock_24 => wave_addr[12]~reg0.CLK
clock_24 => wave_addr[13]~reg0.CLK
clock_24 => wave_addr[14]~reg0.CLK
clock_24 => wave_addr[15]~reg0.CLK
clock_24 => wave_addr[16]~reg0.CLK
clock_24 => wave_addr[17]~reg0.CLK
clock_24 => wave_addr[18]~reg0.CLK
clock_24 => wave_addr[19]~reg0.CLK
clock_24 => wave_rd~reg0.CLK
clock_24 => audio_out_l[0]~reg0.CLK
clock_24 => audio_out_l[1]~reg0.CLK
clock_24 => audio_out_l[2]~reg0.CLK
clock_24 => audio_out_l[3]~reg0.CLK
clock_24 => audio_out_l[4]~reg0.CLK
clock_24 => audio_out_l[5]~reg0.CLK
clock_24 => audio_out_l[6]~reg0.CLK
clock_24 => audio_out_l[7]~reg0.CLK
clock_24 => audio_out_l[8]~reg0.CLK
clock_24 => audio_out_l[9]~reg0.CLK
clock_24 => audio_out_l[10]~reg0.CLK
clock_24 => audio_out_l[11]~reg0.CLK
clock_24 => audio_out_l[12]~reg0.CLK
clock_24 => audio_out_l[13]~reg0.CLK
clock_24 => audio_out_l[14]~reg0.CLK
clock_24 => audio_out_l[15]~reg0.CLK
clock_24 => audio_sum[0].CLK
clock_24 => audio_sum[1].CLK
clock_24 => audio_sum[2].CLK
clock_24 => audio_sum[3].CLK
clock_24 => audio_sum[4].CLK
clock_24 => audio_sum[5].CLK
clock_24 => audio_sum[6].CLK
clock_24 => audio_sum[7].CLK
clock_24 => audio_sum[8].CLK
clock_24 => audio_sum[9].CLK
clock_24 => audio_sum[10].CLK
clock_24 => audio_sum[11].CLK
clock_24 => audio_sum[12].CLK
clock_24 => audio_sum[13].CLK
clock_24 => audio_sum[14].CLK
clock_24 => audio_sum[15].CLK
clock_24 => audio_sum[16].CLK
clock_24 => audio_sum[17].CLK
clock_24 => audio_sum[18].CLK
clock_24 => audio_sum[19].CLK
clock_24 => audio_r[2].CLK
clock_24 => audio_r[3].CLK
clock_24 => audio_r[4].CLK
clock_24 => audio_r[5].CLK
clock_24 => audio_r[6].CLK
clock_24 => audio_r[7].CLK
clock_24 => audio_r[8].CLK
clock_24 => audio_r[9].CLK
clock_24 => audio_r[10].CLK
clock_24 => audio_r[11].CLK
clock_24 => audio_r[12].CLK
clock_24 => audio_r[13].CLK
clock_24 => audio_r[14].CLK
clock_24 => audio_r[15].CLK
clock_24 => audio_r[16].CLK
clock_24 => audio_r[17].CLK
clock_24 => audio_r[18].CLK
clock_24 => audio_r[19].CLK
clock_24 => snd_22k_flag.CLK
clock_24 => snd_restarts[11].CLK
clock_24 => snd_restarts[10].CLK
clock_24 => snd_restarts[9].CLK
clock_24 => snd_restarts[8].CLK
clock_24 => snd_restarts[7].CLK
clock_24 => snd_restarts[6].CLK
clock_24 => snd_restarts[5].CLK
clock_24 => snd_restarts[4].CLK
clock_24 => snd_restarts[3].CLK
clock_24 => snd_restarts[2].CLK
clock_24 => snd_restarts[1].CLK
clock_24 => snd_restarts[0].CLK
clock_24 => snd_starteds[11].CLK
clock_24 => snd_starteds[10].CLK
clock_24 => snd_starteds[9].CLK
clock_24 => snd_starteds[8].CLK
clock_24 => snd_starteds[7].CLK
clock_24 => snd_starteds[6].CLK
clock_24 => snd_starteds[5].CLK
clock_24 => snd_starteds[4].CLK
clock_24 => snd_starteds[3].CLK
clock_24 => snd_starteds[2].CLK
clock_24 => snd_starteds[1].CLK
clock_24 => snd_starteds[0].CLK
clock_24 => snd_continus[5].CLK
clock_24 => snd_continus[4].CLK
clock_24 => snd_continus[3].CLK
clock_24 => snd_continus[1].CLK
clock_24 => snd_continus[0].CLK
clock_24 => wav_clk_cnt[0].CLK
clock_24 => wav_clk_cnt[1].CLK
clock_24 => wav_clk_cnt[2].CLK
clock_24 => wav_clk_cnt[3].CLK
clock_24 => wav_clk_cnt[4].CLK
clock_24 => wav_clk_cnt[5].CLK
clock_24 => wav_clk_cnt[6].CLK
clock_24 => wav_clk_cnt[7].CLK
clock_24 => wav_clk_cnt[8].CLK
clock_24 => wav_clk_cnt[9].CLK
clock_24 => wav_clk_cnt[10].CLK
clock_24 => wav_clk_cnt[11].CLK
reset => wav_clk_cnt[0].ACLR
reset => wav_clk_cnt[1].ACLR
reset => wav_clk_cnt[2].ACLR
reset => wav_clk_cnt[3].ACLR
reset => wav_clk_cnt[4].ACLR
reset => wav_clk_cnt[5].ACLR
reset => wav_clk_cnt[6].ACLR
reset => wav_clk_cnt[7].ACLR
reset => wav_clk_cnt[8].ACLR
reset => wav_clk_cnt[9].ACLR
reset => wav_clk_cnt[10].ACLR
reset => wav_clk_cnt[11].ACLR
reset => snd_addrs[11][0].ENA
reset => snd_continus[0].ENA
reset => snd_continus[1].ENA
reset => snd_continus[3].ENA
reset => snd_continus[4].ENA
reset => snd_continus[5].ENA
reset => snd_starteds[0].ENA
reset => snd_starteds[1].ENA
reset => snd_starteds[2].ENA
reset => snd_starteds[3].ENA
reset => snd_starteds[4].ENA
reset => snd_starteds[5].ENA
reset => snd_starteds[6].ENA
reset => snd_starteds[7].ENA
reset => snd_starteds[8].ENA
reset => snd_starteds[9].ENA
reset => snd_starteds[10].ENA
reset => snd_starteds[11].ENA
reset => snd_restarts[0].ENA
reset => snd_restarts[1].ENA
reset => snd_restarts[2].ENA
reset => snd_restarts[3].ENA
reset => snd_restarts[4].ENA
reset => snd_restarts[5].ENA
reset => snd_restarts[6].ENA
reset => snd_restarts[7].ENA
reset => snd_restarts[8].ENA
reset => snd_restarts[9].ENA
reset => snd_restarts[10].ENA
reset => snd_restarts[11].ENA
reset => snd_22k_flag.ENA
reset => audio_r[19].ENA
reset => audio_r[18].ENA
reset => audio_r[17].ENA
reset => audio_r[16].ENA
reset => audio_r[15].ENA
reset => audio_r[14].ENA
reset => audio_r[13].ENA
reset => audio_r[12].ENA
reset => audio_r[11].ENA
reset => audio_r[10].ENA
reset => audio_r[9].ENA
reset => audio_r[8].ENA
reset => audio_r[7].ENA
reset => audio_r[6].ENA
reset => audio_r[5].ENA
reset => audio_r[4].ENA
reset => audio_r[3].ENA
reset => audio_r[2].ENA
reset => audio_sum[19].ENA
reset => audio_sum[18].ENA
reset => audio_sum[17].ENA
reset => audio_sum[16].ENA
reset => audio_sum[15].ENA
reset => audio_sum[14].ENA
reset => audio_sum[13].ENA
reset => audio_sum[12].ENA
reset => audio_sum[11].ENA
reset => audio_sum[10].ENA
reset => audio_sum[9].ENA
reset => audio_sum[8].ENA
reset => audio_sum[7].ENA
reset => audio_sum[6].ENA
reset => audio_sum[5].ENA
reset => audio_sum[4].ENA
reset => audio_sum[3].ENA
reset => audio_sum[2].ENA
reset => audio_sum[1].ENA
reset => audio_sum[0].ENA
reset => audio_out_l[15]~reg0.ENA
reset => audio_out_l[14]~reg0.ENA
reset => audio_out_l[13]~reg0.ENA
reset => audio_out_l[12]~reg0.ENA
reset => audio_out_l[11]~reg0.ENA
reset => audio_out_l[10]~reg0.ENA
reset => audio_out_l[9]~reg0.ENA
reset => audio_out_l[8]~reg0.ENA
reset => audio_out_l[7]~reg0.ENA
reset => audio_out_l[6]~reg0.ENA
reset => audio_out_l[5]~reg0.ENA
reset => audio_out_l[4]~reg0.ENA
reset => audio_out_l[3]~reg0.ENA
reset => audio_out_l[2]~reg0.ENA
reset => audio_out_l[1]~reg0.ENA
reset => audio_out_l[0]~reg0.ENA
reset => wave_rd~reg0.ENA
reset => wave_addr[19]~reg0.ENA
reset => wave_addr[18]~reg0.ENA
reset => wave_addr[17]~reg0.ENA
reset => wave_addr[16]~reg0.ENA
reset => wave_addr[15]~reg0.ENA
reset => wave_addr[14]~reg0.ENA
reset => wave_addr[13]~reg0.ENA
reset => wave_addr[12]~reg0.ENA
reset => wave_addr[11]~reg0.ENA
reset => wave_addr[10]~reg0.ENA
reset => wave_addr[9]~reg0.ENA
reset => wave_addr[8]~reg0.ENA
reset => wave_addr[7]~reg0.ENA
reset => wave_addr[6]~reg0.ENA
reset => wave_addr[5]~reg0.ENA
reset => wave_addr[4]~reg0.ENA
reset => wave_addr[3]~reg0.ENA
reset => wave_addr[2]~reg0.ENA
reset => wave_addr[1]~reg0.ENA
reset => wave_addr[0]~reg0.ENA
reset => snd_addrs[0][19].ENA
reset => snd_addrs[0][18].ENA
reset => snd_addrs[0][17].ENA
reset => snd_addrs[0][16].ENA
reset => snd_addrs[0][15].ENA
reset => snd_addrs[0][14].ENA
reset => snd_addrs[0][13].ENA
reset => snd_addrs[0][12].ENA
reset => snd_addrs[0][11].ENA
reset => snd_addrs[0][10].ENA
reset => snd_addrs[0][9].ENA
reset => snd_addrs[0][8].ENA
reset => snd_addrs[0][7].ENA
reset => snd_addrs[0][6].ENA
reset => snd_addrs[0][5].ENA
reset => snd_addrs[0][4].ENA
reset => snd_addrs[0][3].ENA
reset => snd_addrs[0][2].ENA
reset => snd_addrs[0][1].ENA
reset => snd_addrs[0][0].ENA
reset => snd_addrs[1][19].ENA
reset => snd_addrs[1][18].ENA
reset => snd_addrs[1][17].ENA
reset => snd_addrs[1][16].ENA
reset => snd_addrs[1][15].ENA
reset => snd_addrs[1][14].ENA
reset => snd_addrs[1][13].ENA
reset => snd_addrs[1][12].ENA
reset => snd_addrs[1][11].ENA
reset => snd_addrs[1][10].ENA
reset => snd_addrs[1][9].ENA
reset => snd_addrs[1][8].ENA
reset => snd_addrs[1][7].ENA
reset => snd_addrs[1][6].ENA
reset => snd_addrs[1][5].ENA
reset => snd_addrs[1][4].ENA
reset => snd_addrs[1][3].ENA
reset => snd_addrs[1][2].ENA
reset => snd_addrs[1][1].ENA
reset => snd_addrs[1][0].ENA
reset => snd_addrs[2][19].ENA
reset => snd_addrs[2][18].ENA
reset => snd_addrs[2][17].ENA
reset => snd_addrs[2][16].ENA
reset => snd_addrs[2][15].ENA
reset => snd_addrs[2][14].ENA
reset => snd_addrs[2][13].ENA
reset => snd_addrs[2][12].ENA
reset => snd_addrs[2][11].ENA
reset => snd_addrs[2][10].ENA
reset => snd_addrs[2][9].ENA
reset => snd_addrs[2][8].ENA
reset => snd_addrs[2][7].ENA
reset => snd_addrs[2][6].ENA
reset => snd_addrs[2][5].ENA
reset => snd_addrs[2][4].ENA
reset => snd_addrs[2][3].ENA
reset => snd_addrs[2][2].ENA
reset => snd_addrs[2][1].ENA
reset => snd_addrs[2][0].ENA
reset => snd_addrs[3][19].ENA
reset => snd_addrs[3][18].ENA
reset => snd_addrs[3][17].ENA
reset => snd_addrs[3][16].ENA
reset => snd_addrs[3][15].ENA
reset => snd_addrs[3][14].ENA
reset => snd_addrs[3][13].ENA
reset => snd_addrs[3][12].ENA
reset => snd_addrs[3][11].ENA
reset => snd_addrs[3][10].ENA
reset => snd_addrs[3][9].ENA
reset => snd_addrs[3][8].ENA
reset => snd_addrs[3][7].ENA
reset => snd_addrs[3][6].ENA
reset => snd_addrs[3][5].ENA
reset => snd_addrs[3][4].ENA
reset => snd_addrs[3][3].ENA
reset => snd_addrs[3][2].ENA
reset => snd_addrs[3][1].ENA
reset => snd_addrs[3][0].ENA
reset => snd_addrs[4][19].ENA
reset => snd_addrs[4][18].ENA
reset => snd_addrs[4][17].ENA
reset => snd_addrs[4][16].ENA
reset => snd_addrs[4][15].ENA
reset => snd_addrs[4][14].ENA
reset => snd_addrs[4][13].ENA
reset => snd_addrs[4][12].ENA
reset => snd_addrs[4][11].ENA
reset => snd_addrs[4][10].ENA
reset => snd_addrs[4][9].ENA
reset => snd_addrs[4][8].ENA
reset => snd_addrs[4][7].ENA
reset => snd_addrs[4][6].ENA
reset => snd_addrs[4][5].ENA
reset => snd_addrs[4][4].ENA
reset => snd_addrs[4][3].ENA
reset => snd_addrs[4][2].ENA
reset => snd_addrs[4][1].ENA
reset => snd_addrs[4][0].ENA
reset => snd_addrs[5][19].ENA
reset => snd_addrs[5][18].ENA
reset => snd_addrs[5][17].ENA
reset => snd_addrs[5][16].ENA
reset => snd_addrs[5][15].ENA
reset => snd_addrs[5][14].ENA
reset => snd_addrs[5][13].ENA
reset => snd_addrs[5][12].ENA
reset => snd_addrs[5][11].ENA
reset => snd_addrs[5][10].ENA
reset => snd_addrs[5][9].ENA
reset => snd_addrs[5][8].ENA
reset => snd_addrs[5][7].ENA
reset => snd_addrs[5][6].ENA
reset => snd_addrs[5][5].ENA
reset => snd_addrs[5][4].ENA
reset => snd_addrs[5][3].ENA
reset => snd_addrs[5][2].ENA
reset => snd_addrs[5][1].ENA
reset => snd_addrs[5][0].ENA
reset => snd_addrs[6][19].ENA
reset => snd_addrs[6][18].ENA
reset => snd_addrs[6][17].ENA
reset => snd_addrs[6][16].ENA
reset => snd_addrs[6][15].ENA
reset => snd_addrs[6][14].ENA
reset => snd_addrs[6][13].ENA
reset => snd_addrs[6][12].ENA
reset => snd_addrs[6][11].ENA
reset => snd_addrs[6][10].ENA
reset => snd_addrs[6][9].ENA
reset => snd_addrs[6][8].ENA
reset => snd_addrs[6][7].ENA
reset => snd_addrs[6][6].ENA
reset => snd_addrs[6][5].ENA
reset => snd_addrs[6][4].ENA
reset => snd_addrs[6][3].ENA
reset => snd_addrs[6][2].ENA
reset => snd_addrs[6][1].ENA
reset => snd_addrs[6][0].ENA
reset => snd_addrs[7][19].ENA
reset => snd_addrs[7][18].ENA
reset => snd_addrs[7][17].ENA
reset => snd_addrs[7][16].ENA
reset => snd_addrs[7][15].ENA
reset => snd_addrs[7][14].ENA
reset => snd_addrs[7][13].ENA
reset => snd_addrs[7][12].ENA
reset => snd_addrs[7][11].ENA
reset => snd_addrs[7][10].ENA
reset => snd_addrs[7][9].ENA
reset => snd_addrs[7][8].ENA
reset => snd_addrs[7][7].ENA
reset => snd_addrs[7][6].ENA
reset => snd_addrs[7][5].ENA
reset => snd_addrs[7][4].ENA
reset => snd_addrs[7][3].ENA
reset => snd_addrs[7][2].ENA
reset => snd_addrs[7][1].ENA
reset => snd_addrs[7][0].ENA
reset => snd_addrs[8][19].ENA
reset => snd_addrs[8][18].ENA
reset => snd_addrs[8][17].ENA
reset => snd_addrs[8][16].ENA
reset => snd_addrs[8][15].ENA
reset => snd_addrs[8][14].ENA
reset => snd_addrs[8][13].ENA
reset => snd_addrs[8][12].ENA
reset => snd_addrs[8][11].ENA
reset => snd_addrs[8][10].ENA
reset => snd_addrs[8][9].ENA
reset => snd_addrs[8][8].ENA
reset => snd_addrs[8][7].ENA
reset => snd_addrs[8][6].ENA
reset => snd_addrs[8][5].ENA
reset => snd_addrs[8][4].ENA
reset => snd_addrs[8][3].ENA
reset => snd_addrs[8][2].ENA
reset => snd_addrs[8][1].ENA
reset => snd_addrs[8][0].ENA
reset => snd_addrs[9][19].ENA
reset => snd_addrs[9][18].ENA
reset => snd_addrs[9][17].ENA
reset => snd_addrs[9][16].ENA
reset => snd_addrs[9][15].ENA
reset => snd_addrs[9][14].ENA
reset => snd_addrs[9][13].ENA
reset => snd_addrs[9][12].ENA
reset => snd_addrs[9][11].ENA
reset => snd_addrs[9][10].ENA
reset => snd_addrs[9][9].ENA
reset => snd_addrs[9][8].ENA
reset => snd_addrs[9][7].ENA
reset => snd_addrs[9][6].ENA
reset => snd_addrs[9][5].ENA
reset => snd_addrs[9][4].ENA
reset => snd_addrs[9][3].ENA
reset => snd_addrs[9][2].ENA
reset => snd_addrs[9][1].ENA
reset => snd_addrs[9][0].ENA
reset => snd_addrs[10][19].ENA
reset => snd_addrs[10][18].ENA
reset => snd_addrs[10][17].ENA
reset => snd_addrs[10][16].ENA
reset => snd_addrs[10][15].ENA
reset => snd_addrs[10][14].ENA
reset => snd_addrs[10][13].ENA
reset => snd_addrs[10][12].ENA
reset => snd_addrs[10][11].ENA
reset => snd_addrs[10][10].ENA
reset => snd_addrs[10][9].ENA
reset => snd_addrs[10][8].ENA
reset => snd_addrs[10][7].ENA
reset => snd_addrs[10][6].ENA
reset => snd_addrs[10][5].ENA
reset => snd_addrs[10][4].ENA
reset => snd_addrs[10][3].ENA
reset => snd_addrs[10][2].ENA
reset => snd_addrs[10][1].ENA
reset => snd_addrs[10][0].ENA
reset => snd_addrs[11][19].ENA
reset => snd_addrs[11][18].ENA
reset => snd_addrs[11][17].ENA
reset => snd_addrs[11][16].ENA
reset => snd_addrs[11][15].ENA
reset => snd_addrs[11][14].ENA
reset => snd_addrs[11][13].ENA
reset => snd_addrs[11][12].ENA
reset => snd_addrs[11][11].ENA
reset => snd_addrs[11][10].ENA
reset => snd_addrs[11][9].ENA
reset => snd_addrs[11][8].ENA
reset => snd_addrs[11][7].ENA
reset => snd_addrs[11][6].ENA
reset => snd_addrs[11][5].ENA
reset => snd_addrs[11][4].ENA
reset => snd_addrs[11][3].ENA
reset => snd_addrs[11][2].ENA
reset => snd_addrs[11][1].ENA
port_a[0] => Mux0.IN5
port_a[0] => Mux1.IN5
port_a[0] => Mux4.IN10
port_a[1] => Mux0.IN4
port_a[1] => Mux1.IN4
port_a[2] => snd_continus[5].DATAIN
port_a[3] => snd_continus[4].DATAIN
port_a[4] => snd_continus[3].DATAIN
port_a[5] => snd_starteds.IN0
port_a[6] => snd_continus[1].DATAIN
port_a[7] => snd_continus[0].DATAIN
port_a_r[0] => ~NO_FANOUT~
port_a_r[1] => ~NO_FANOUT~
port_a_r[2] => ~NO_FANOUT~
port_a_r[3] => ~NO_FANOUT~
port_a_r[4] => ~NO_FANOUT~
port_a_r[5] => snd_starteds.IN1
port_a_r[6] => ~NO_FANOUT~
port_a_r[7] => ~NO_FANOUT~
port_b[0] => ~NO_FANOUT~
port_b[1] => ~NO_FANOUT~
port_b[2] => ~NO_FANOUT~
port_b[3] => ~NO_FANOUT~
port_b[4] => snd_starteds.IN0
port_b[5] => snd_starteds.IN0
port_b[6] => ~NO_FANOUT~
port_b[7] => snd_starteds.IN0
port_b_r[0] => ~NO_FANOUT~
port_b_r[1] => ~NO_FANOUT~
port_b_r[2] => ~NO_FANOUT~
port_b_r[3] => ~NO_FANOUT~
port_b_r[4] => snd_starteds.IN1
port_b_r[5] => snd_starteds.IN1
port_b_r[6] => ~NO_FANOUT~
port_b_r[7] => snd_starteds.IN1
port_c[0] => snd_starteds.IN0
port_c[1] => ~NO_FANOUT~
port_c[2] => snd_starteds.IN0
port_c[3] => snd_starteds.IN0
port_c[4] => ~NO_FANOUT~
port_c[5] => ~NO_FANOUT~
port_c[6] => ~NO_FANOUT~
port_c[7] => ~NO_FANOUT~
port_c_r[0] => snd_starteds.IN1
port_c_r[1] => ~NO_FANOUT~
port_c_r[2] => snd_starteds.IN1
port_c_r[3] => snd_starteds.IN1
port_c_r[4] => ~NO_FANOUT~
port_c_r[5] => ~NO_FANOUT~
port_c_r[6] => ~NO_FANOUT~
port_c_r[7] => ~NO_FANOUT~
audio_out_l[0] <= audio_out_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[1] <= audio_out_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[2] <= audio_out_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[3] <= audio_out_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[4] <= audio_out_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[5] <= audio_out_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[6] <= audio_out_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[7] <= audio_out_l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[8] <= audio_out_l[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[9] <= audio_out_l[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[10] <= audio_out_l[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[11] <= audio_out_l[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[12] <= audio_out_l[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[13] <= audio_out_l[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[14] <= audio_out_l[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_l[15] <= audio_out_l[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[1] <= audio_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[2] <= audio_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[3] <= audio_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[4] <= audio_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[5] <= audio_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[6] <= audio_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[7] <= audio_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[8] <= audio_out_r[8].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[9] <= audio_out_r[9].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[10] <= audio_out_r[10].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[11] <= audio_out_r[11].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[12] <= audio_out_r[12].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[13] <= audio_out_r[13].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[14] <= audio_out_r[14].DB_MAX_OUTPUT_PORT_TYPE
audio_out_r[15] <= audio_out_r[15].DB_MAX_OUTPUT_PORT_TYPE
wave_addr[0] <= wave_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[1] <= wave_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[2] <= wave_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[3] <= wave_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[4] <= wave_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[5] <= wave_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[6] <= wave_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[7] <= wave_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[8] <= wave_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[9] <= wave_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[10] <= wave_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[11] <= wave_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[12] <= wave_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[13] <= wave_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[14] <= wave_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[15] <= wave_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[16] <= wave_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[17] <= wave_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[18] <= wave_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_addr[19] <= wave_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_rd <= wave_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_data[0] => Mult0.IN16
wave_data[1] => Mult0.IN15
wave_data[2] => Mult0.IN14
wave_data[3] => Mult0.IN13
wave_data[4] => Mult0.IN12
wave_data[5] => Mult0.IN11
wave_data[6] => Mult0.IN10
wave_data[7] => Mult0.IN9
wave_data[8] => Mult0.IN8
wave_data[9] => Mult0.IN7
wave_data[10] => Mult0.IN6
wave_data[11] => Mult0.IN5
wave_data[12] => Mult0.IN4
wave_data[13] => Mult0.IN3
wave_data[14] => Mult0.IN2
wave_data[15] => Mult0.IN1


|Zaxxon_MiST|mist_video:mist_video
clk_sys => clk_sys.IN4
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider[0] => ce_divider[0].IN1
ce_divider[1] => ce_divider[1].IN1
ce_divider[2] => ce_divider[2].IN1
scandoubler_disable => scandoubler_disable.IN1
no_csync => VGA_VS.IN0
ypbpr => ypbpr.IN1
rotate[0] => rotate[0].IN1
rotate[1] => rotate[1].IN1
blend => blend.IN1
R[0] => R[0].IN1
R[1] => R[1].IN1
R[2] => R[2].IN1
G[0] => G[0].IN1
G[1] => G[1].IN1
G[2] => G[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|mist_video:mist_video|scandoubler:scandoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[10].CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[8].CLK
clk_sys => sd_buffer.data_a[7].CLK
clk_sys => sd_buffer.data_a[6].CLK
clk_sys => sd_buffer.data_a[5].CLK
clk_sys => sd_buffer.data_a[4].CLK
clk_sys => sd_buffer.data_a[3].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => hs_sd.CLK
clk_sys => sd_i_div[0].CLK
clk_sys => sd_i_div[1].CLK
clk_sys => sd_i_div[2].CLK
clk_sys => hsD~reg1.CLK
clk_sys => sd_synccnt[0].CLK
clk_sys => sd_synccnt[1].CLK
clk_sys => sd_synccnt[2].CLK
clk_sys => sd_synccnt[3].CLK
clk_sys => sd_synccnt[4].CLK
clk_sys => sd_synccnt[5].CLK
clk_sys => sd_synccnt[6].CLK
clk_sys => sd_synccnt[7].CLK
clk_sys => sd_synccnt[8].CLK
clk_sys => sd_synccnt[9].CLK
clk_sys => sd_synccnt[10].CLK
clk_sys => sd_synccnt[11].CLK
clk_sys => sd_synccnt[12].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => sd_out[3].CLK
clk_sys => sd_out[4].CLK
clk_sys => sd_out[5].CLK
clk_sys => sd_out[6].CLK
clk_sys => sd_out[7].CLK
clk_sys => sd_out[8].CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => sd_hcnt[9].CLK
clk_sys => vsD.CLK
clk_sys => line_toggle.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hs_rise[9].CLK
clk_sys => hs_rise[10].CLK
clk_sys => hs_rise[11].CLK
clk_sys => hs_rise[12].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hs_max[9].CLK
clk_sys => hs_max[10].CLK
clk_sys => hs_max[11].CLK
clk_sys => hs_max[12].CLK
clk_sys => ce_divider_in[0].CLK
clk_sys => ce_divider_in[1].CLK
clk_sys => ce_divider_in[2].CLK
clk_sys => ce_divider_out[0].CLK
clk_sys => ce_divider_out[1].CLK
clk_sys => ce_divider_out[2].CLK
clk_sys => hsD.CLK
clk_sys => synccnt[0].CLK
clk_sys => synccnt[1].CLK
clk_sys => synccnt[2].CLK
clk_sys => synccnt[3].CLK
clk_sys => synccnt[4].CLK
clk_sys => synccnt[5].CLK
clk_sys => synccnt[6].CLK
clk_sys => synccnt[7].CLK
clk_sys => synccnt[8].CLK
clk_sys => synccnt[9].CLK
clk_sys => synccnt[10].CLK
clk_sys => synccnt[11].CLK
clk_sys => synccnt[12].CLK
clk_sys => i_div[0].CLK
clk_sys => i_div[1].CLK
clk_sys => i_div[2].CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hcnt[9].CLK
clk_sys => b_mul[6].CLK
clk_sys => b_mul[7].CLK
clk_sys => b_mul[8].CLK
clk_sys => b_mul[9].CLK
clk_sys => b_mul[10].CLK
clk_sys => b_mul[11].CLK
clk_sys => g_mul[6].CLK
clk_sys => g_mul[7].CLK
clk_sys => g_mul[8].CLK
clk_sys => g_mul[9].CLK
clk_sys => g_mul[10].CLK
clk_sys => g_mul[11].CLK
clk_sys => r_mul[6].CLK
clk_sys => r_mul[7].CLK
clk_sys => r_mul[8].CLK
clk_sys => r_mul[9].CLK
clk_sys => r_mul[10].CLK
clk_sys => r_mul[11].CLK
clk_sys => scanline.CLK
clk_sys => vs_o.CLK
clk_sys => hs_o.CLK
clk_sys => sd_buffer.CLK0
bypass => r[2].OUTPUTSELECT
bypass => r[1].OUTPUTSELECT
bypass => r[0].OUTPUTSELECT
bypass => g[2].OUTPUTSELECT
bypass => g[1].OUTPUTSELECT
bypass => g[0].OUTPUTSELECT
bypass => b[2].OUTPUTSELECT
bypass => b[1].OUTPUTSELECT
bypass => b[0].OUTPUTSELECT
bypass => scanline_bypass.IN1
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => r_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => g_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => b_out.OUTPUTSELECT
bypass => hs_out.OUTPUTSELECT
bypass => vs_out.OUTPUTSELECT
bypass => pixel_ena.OUTPUTSELECT
ce_divider[0] => WideOr1.IN0
ce_divider[0] => ce_divider_adj[0].DATAB
ce_divider[1] => WideOr1.IN1
ce_divider[1] => ce_divider_adj[1].DATAB
ce_divider[2] => WideOr1.IN2
ce_divider[2] => ce_divider_adj[2].DATAB
pixel_ena <= pixel_ena.DB_MAX_OUTPUT_PORT_TYPE
scanlines[0] => WideOr0.IN0
scanlines[0] => WideAnd0.IN0
scanlines[0] => scanline_coeff[4].DATAA
scanlines[0] => scanline_coeff[2].DATAA
scanlines[1] => WideOr0.IN1
scanlines[1] => WideAnd0.IN1
hs_in => hs_out.DATAB
hs_in => always2.IN1
hs_in => hsD~reg1.DATAIN
hs_in => hsD.DATAIN
hs_in => always3.IN1
hs_in => always2.IN1
vs_in => always1.IN1
vs_in => vs_out.DATAB
vs_in => always2.IN1
vs_in => vsD.DATAIN
vs_in => vs_o.DATAIN
r_in[0] => r[0].DATAB
r_in[0] => sd_buffer.data_a[6].DATAIN
r_in[0] => sd_buffer.DATAIN6
r_in[1] => r[1].DATAB
r_in[1] => sd_buffer.data_a[7].DATAIN
r_in[1] => sd_buffer.DATAIN7
r_in[2] => r[2].DATAB
r_in[2] => sd_buffer.data_a[8].DATAIN
r_in[2] => sd_buffer.DATAIN8
g_in[0] => g[0].DATAB
g_in[0] => sd_buffer.data_a[3].DATAIN
g_in[0] => sd_buffer.DATAIN3
g_in[1] => g[1].DATAB
g_in[1] => sd_buffer.data_a[4].DATAIN
g_in[1] => sd_buffer.DATAIN4
g_in[2] => g[2].DATAB
g_in[2] => sd_buffer.data_a[5].DATAIN
g_in[2] => sd_buffer.DATAIN5
b_in[0] => b[0].DATAB
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
b_in[1] => b[1].DATAB
b_in[1] => sd_buffer.data_a[1].DATAIN
b_in[1] => sd_buffer.DATAIN1
b_in[2] => b[2].DATAB
b_in[2] => sd_buffer.data_a[2].DATAIN
b_in[2] => sd_buffer.DATAIN2
hs_out <= hs_out.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => v_osd_end[0].CLK
clk_sys => v_osd_end[1].CLK
clk_sys => v_osd_end[2].CLK
clk_sys => v_osd_end[3].CLK
clk_sys => v_osd_end[4].CLK
clk_sys => v_osd_end[5].CLK
clk_sys => v_osd_end[6].CLK
clk_sys => v_osd_end[7].CLK
clk_sys => v_osd_end[8].CLK
clk_sys => v_osd_end[9].CLK
clk_sys => v_osd_end[10].CLK
clk_sys => v_osd_start[0].CLK
clk_sys => v_osd_start[1].CLK
clk_sys => v_osd_start[2].CLK
clk_sys => v_osd_start[3].CLK
clk_sys => v_osd_start[4].CLK
clk_sys => v_osd_start[5].CLK
clk_sys => v_osd_start[6].CLK
clk_sys => v_osd_start[7].CLK
clk_sys => v_osd_start[8].CLK
clk_sys => v_osd_start[9].CLK
clk_sys => v_osd_start[10].CLK
clk_sys => h_osd_end[0].CLK
clk_sys => h_osd_end[1].CLK
clk_sys => h_osd_end[2].CLK
clk_sys => h_osd_end[3].CLK
clk_sys => h_osd_end[4].CLK
clk_sys => h_osd_end[5].CLK
clk_sys => h_osd_end[6].CLK
clk_sys => h_osd_end[7].CLK
clk_sys => h_osd_end[8].CLK
clk_sys => h_osd_end[9].CLK
clk_sys => h_osd_end[10].CLK
clk_sys => h_osd_start[0].CLK
clk_sys => h_osd_start[1].CLK
clk_sys => h_osd_start[2].CLK
clk_sys => h_osd_start[3].CLK
clk_sys => h_osd_start[4].CLK
clk_sys => h_osd_start[5].CLK
clk_sys => h_osd_start[6].CLK
clk_sys => h_osd_start[7].CLK
clk_sys => h_osd_start[8].CLK
clk_sys => h_osd_start[9].CLK
clk_sys => h_osd_start[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_low[10].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vs_high[10].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => v_cnt[10].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_low[10].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => hs_high[10].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => h_cnt[10].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
pix_ce => ce.DATAB
enable => ce.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => y[8].CLK
clk => y[9].CLK
clk => y[10].CLK
clk => y[11].CLK
clk => y[12].CLK
clk => y[13].CLK
clk => pixel_out~reg0.CLK
clk => cs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => hs_out~reg0.CLK
clk => b_r[0].CLK
clk => b_r[1].CLK
clk => b_r[2].CLK
clk => b_r[3].CLK
clk => b_r[4].CLK
clk => b_r[5].CLK
clk => b_r[6].CLK
clk => b_r[7].CLK
clk => b_r[8].CLK
clk => b_r[9].CLK
clk => b_r[10].CLK
clk => b_r[11].CLK
clk => b_r[12].CLK
clk => b_r[13].CLK
clk => g_r[0].CLK
clk => g_r[1].CLK
clk => g_r[2].CLK
clk => g_r[3].CLK
clk => g_r[4].CLK
clk => g_r[5].CLK
clk => g_r[6].CLK
clk => g_r[7].CLK
clk => g_r[8].CLK
clk => g_r[9].CLK
clk => g_r[10].CLK
clk => g_r[11].CLK
clk => g_r[12].CLK
clk => g_r[13].CLK
clk => r_r[0].CLK
clk => r_r[1].CLK
clk => r_r[2].CLK
clk => r_r[3].CLK
clk => r_r[4].CLK
clk => r_r[5].CLK
clk => r_r[6].CLK
clk => r_r[7].CLK
clk => r_r[8].CLK
clk => r_r[9].CLK
clk => r_r[10].CLK
clk => r_r[11].CLK
clk => r_r[12].CLK
clk => r_r[13].CLK
clk => b_b[0].CLK
clk => b_b[1].CLK
clk => b_b[2].CLK
clk => b_b[3].CLK
clk => b_b[4].CLK
clk => b_b[5].CLK
clk => b_b[6].CLK
clk => b_b[7].CLK
clk => b_b[8].CLK
clk => b_b[9].CLK
clk => b_b[10].CLK
clk => b_b[11].CLK
clk => b_b[12].CLK
clk => b_b[13].CLK
clk => g_b[0].CLK
clk => g_b[1].CLK
clk => g_b[2].CLK
clk => g_b[3].CLK
clk => g_b[4].CLK
clk => g_b[5].CLK
clk => g_b[6].CLK
clk => g_b[7].CLK
clk => g_b[8].CLK
clk => g_b[9].CLK
clk => g_b[10].CLK
clk => g_b[11].CLK
clk => g_b[12].CLK
clk => g_b[13].CLK
clk => r_b[0].CLK
clk => r_b[1].CLK
clk => r_b[2].CLK
clk => r_b[3].CLK
clk => r_b[4].CLK
clk => r_b[5].CLK
clk => r_b[6].CLK
clk => r_b[7].CLK
clk => r_b[8].CLK
clk => r_b[9].CLK
clk => r_b[10].CLK
clk => r_b[11].CLK
clk => r_b[12].CLK
clk => r_b[13].CLK
clk => b_y[0].CLK
clk => b_y[1].CLK
clk => b_y[2].CLK
clk => b_y[3].CLK
clk => b_y[4].CLK
clk => b_y[5].CLK
clk => b_y[6].CLK
clk => b_y[7].CLK
clk => b_y[8].CLK
clk => b_y[9].CLK
clk => b_y[10].CLK
clk => b_y[11].CLK
clk => b_y[12].CLK
clk => b_y[13].CLK
clk => g_y[0].CLK
clk => g_y[1].CLK
clk => g_y[2].CLK
clk => g_y[3].CLK
clk => g_y[4].CLK
clk => g_y[5].CLK
clk => g_y[6].CLK
clk => g_y[7].CLK
clk => g_y[8].CLK
clk => g_y[9].CLK
clk => g_y[10].CLK
clk => g_y[11].CLK
clk => g_y[12].CLK
clk => g_y[13].CLK
clk => r_y[0].CLK
clk => r_y[1].CLK
clk => r_y[2].CLK
clk => r_y[3].CLK
clk => r_y[4].CLK
clk => r_y[5].CLK
clk => r_y[6].CLK
clk => r_y[7].CLK
clk => r_y[8].CLK
clk => r_y[9].CLK
clk => r_y[10].CLK
clk => r_y[11].CLK
clk => r_y[12].CLK
clk => r_y[13].CLK
clk => pixel_d.CLK
clk => cs_d.CLK
clk => vs_d.CLK
clk => hs_d.CLK
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => b_r[12].ENA
ena => b_r[11].ENA
ena => b_r[10].ENA
ena => b_r[9].ENA
ena => b_r[8].ENA
ena => b_r[7].ENA
ena => b_r[0].ENA
ena => b_r[6].ENA
ena => b_r[5].ENA
ena => b_r[4].ENA
ena => b_r[3].ENA
ena => b_r[2].ENA
ena => b_r[1].ENA
ena => b_r[13].ENA
ena => g_r[0].ENA
ena => g_r[1].ENA
ena => g_r[2].ENA
ena => g_r[3].ENA
ena => g_r[4].ENA
ena => g_r[5].ENA
ena => g_r[6].ENA
ena => g_r[7].ENA
ena => g_r[8].ENA
ena => g_r[9].ENA
ena => g_r[10].ENA
ena => g_r[11].ENA
ena => g_r[12].ENA
ena => g_r[13].ENA
ena => r_r[0].ENA
ena => r_r[1].ENA
ena => r_r[2].ENA
ena => r_r[3].ENA
ena => r_r[4].ENA
ena => r_r[5].ENA
ena => r_r[6].ENA
ena => r_r[7].ENA
ena => b_b[0].ENA
ena => b_b[1].ENA
ena => b_b[2].ENA
ena => b_b[3].ENA
ena => b_b[4].ENA
ena => b_b[5].ENA
ena => b_b[6].ENA
ena => b_b[7].ENA
ena => g_b[0].ENA
ena => g_b[1].ENA
ena => g_b[2].ENA
ena => g_b[3].ENA
ena => g_b[4].ENA
ena => g_b[5].ENA
ena => g_b[6].ENA
ena => g_b[7].ENA
ena => g_b[8].ENA
ena => g_b[9].ENA
ena => g_b[10].ENA
ena => g_b[11].ENA
ena => g_b[12].ENA
ena => g_b[13].ENA
ena => r_b[0].ENA
ena => r_b[1].ENA
ena => r_b[2].ENA
ena => r_b[3].ENA
ena => r_b[4].ENA
ena => r_b[5].ENA
ena => r_b[6].ENA
ena => r_b[7].ENA
ena => r_b[8].ENA
ena => r_b[9].ENA
ena => r_b[10].ENA
ena => r_b[11].ENA
ena => r_b[12].ENA
ena => r_b[13].ENA
ena => b_y[0].ENA
ena => b_y[1].ENA
ena => b_y[2].ENA
ena => b_y[3].ENA
ena => b_y[4].ENA
ena => b_y[5].ENA
ena => b_y[6].ENA
ena => b_y[7].ENA
ena => b_y[8].ENA
ena => b_y[9].ENA
ena => b_y[10].ENA
ena => b_y[11].ENA
ena => b_y[12].ENA
ena => b_y[13].ENA
ena => g_y[0].ENA
ena => g_y[1].ENA
ena => g_y[2].ENA
ena => g_y[3].ENA
ena => g_y[4].ENA
ena => g_y[5].ENA
ena => g_y[6].ENA
ena => g_y[7].ENA
ena => r_y[0].ENA
ena => r_y[1].ENA
ena => r_y[2].ENA
ena => r_y[3].ENA
ena => r_y[4].ENA
ena => r_y[5].ENA
ena => r_y[6].ENA
ena => r_y[7].ENA
ena => r_y[8].ENA
ena => r_y[9].ENA
ena => r_y[10].ENA
ena => r_y[11].ENA
ena => r_y[12].ENA
ena => r_y[13].ENA
red_in[0] => Mult0.IN12
red_in[0] => Mult3.IN11
red_in[0] => r_r.DATAA
red_in[0] => r_r[7].DATAIN
red_in[1] => Mult0.IN11
red_in[1] => Mult3.IN10
red_in[1] => r_r.DATAA
red_in[1] => r_r.DATAB
red_in[2] => Mult0.IN10
red_in[2] => Mult3.IN9
red_in[2] => r_r.DATAA
red_in[2] => r_r.DATAB
red_in[3] => Mult0.IN9
red_in[3] => Mult3.IN8
red_in[3] => r_r.DATAA
red_in[3] => r_r.DATAB
red_in[4] => Mult0.IN8
red_in[4] => Mult3.IN7
red_in[4] => r_r.DATAA
red_in[4] => r_r.DATAB
red_in[5] => Mult0.IN7
red_in[5] => Mult3.IN6
red_in[5] => r_r.DATAA
red_in[5] => r_r.DATAB
green_in[0] => Mult1.IN13
green_in[0] => Mult4.IN12
green_in[0] => Mult5.IN12
green_in[0] => g_y.DATAA
green_in[1] => Mult1.IN12
green_in[1] => Mult4.IN11
green_in[1] => Mult5.IN11
green_in[1] => g_y.DATAA
green_in[2] => Mult1.IN11
green_in[2] => Mult4.IN10
green_in[2] => Mult5.IN10
green_in[2] => g_y.DATAA
green_in[3] => Mult1.IN10
green_in[3] => Mult4.IN9
green_in[3] => Mult5.IN9
green_in[3] => g_y.DATAA
green_in[4] => Mult1.IN9
green_in[4] => Mult4.IN8
green_in[4] => Mult5.IN8
green_in[4] => g_y.DATAA
green_in[5] => Mult1.IN8
green_in[5] => Mult4.IN7
green_in[5] => Mult5.IN7
green_in[5] => g_y.DATAA
blue_in[0] => Mult2.IN10
blue_in[0] => Add0.IN12
blue_in[0] => b_b.DATAA
blue_in[0] => b_r[2].DATAIN
blue_in[0] => b_b[7].DATAIN
blue_in[1] => Mult2.IN9
blue_in[1] => Add0.IN11
blue_in[1] => b_b.DATAA
blue_in[1] => b_b.DATAB
blue_in[1] => b_r[3].DATAIN
blue_in[2] => Mult2.IN8
blue_in[2] => Add0.IN9
blue_in[2] => Add0.IN10
blue_in[2] => b_b.DATAA
blue_in[2] => b_b.DATAB
blue_in[3] => Mult2.IN7
blue_in[3] => Add0.IN7
blue_in[3] => Add0.IN8
blue_in[3] => b_b.DATAA
blue_in[3] => b_b.DATAB
blue_in[4] => Mult2.IN6
blue_in[4] => Add0.IN5
blue_in[4] => Add0.IN6
blue_in[4] => b_b.DATAA
blue_in[4] => b_b.DATAB
blue_in[5] => Mult2.IN5
blue_in[5] => Add0.IN3
blue_in[5] => Add0.IN4
blue_in[5] => b_b.DATAA
blue_in[5] => b_b.DATAB
hs_in => hs_d.DATAIN
vs_in => vs_d.DATAIN
cs_in => cs_d.DATAIN
pixel_in => pixel_d.DATAIN
red_out[0] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= y[9].DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= y[10].DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= y[11].DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= y[12].DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= y[13].DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_out <= cs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out <= pixel_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|dac:dac
clk_i => dac_o~reg0.CLK
clk_i => sig_in[0].CLK
clk_i => sig_in[1].CLK
clk_i => sig_in[2].CLK
clk_i => sig_in[3].CLK
clk_i => sig_in[4].CLK
clk_i => sig_in[5].CLK
clk_i => sig_in[6].CLK
clk_i => sig_in[7].CLK
clk_i => sig_in[8].CLK
clk_i => sig_in[9].CLK
clk_i => sig_in[10].CLK
clk_i => sig_in[11].CLK
clk_i => sig_in[12].CLK
clk_i => sig_in[13].CLK
clk_i => sig_in[14].CLK
clk_i => sig_in[15].CLK
clk_i => sig_in[16].CLK
res_n_i => dac_o~reg0.ACLR
res_n_i => sig_in[0].ACLR
res_n_i => sig_in[1].ACLR
res_n_i => sig_in[2].ACLR
res_n_i => sig_in[3].ACLR
res_n_i => sig_in[4].ACLR
res_n_i => sig_in[5].ACLR
res_n_i => sig_in[6].ACLR
res_n_i => sig_in[7].ACLR
res_n_i => sig_in[8].ACLR
res_n_i => sig_in[9].ACLR
res_n_i => sig_in[10].ACLR
res_n_i => sig_in[11].ACLR
res_n_i => sig_in[12].ACLR
res_n_i => sig_in[13].ACLR
res_n_i => sig_in[14].ACLR
res_n_i => sig_in[15].ACLR
res_n_i => sig_in[16].PRESET
dac_i[0] => Add0.IN16
dac_i[1] => Add0.IN15
dac_i[2] => Add0.IN14
dac_i[3] => Add0.IN13
dac_i[4] => Add0.IN12
dac_i[5] => Add0.IN11
dac_i[6] => Add0.IN10
dac_i[7] => Add0.IN9
dac_i[8] => Add0.IN8
dac_i[9] => Add0.IN7
dac_i[10] => Add0.IN6
dac_i[11] => Add0.IN5
dac_i[12] => Add0.IN4
dac_i[13] => Add0.IN3
dac_i[14] => Add0.IN2
dac_i[15] => Add0.IN1
dac_o <= dac_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs
clk => btn_three_players.CLK
clk => btn_one_player.CLK
clk => btn_two_players.CLK
clk => btn_four_players.CLK
clk => btn_fireB.CLK
clk => btn_fireD.CLK
clk => btn_fireA.CLK
clk => btn_fire2C.CLK
clk => btn_start1_mame.CLK
clk => btn_fireE.CLK
clk => btn_fire2B.CLK
clk => btn_fire2A.CLK
clk => btn_fire2D.CLK
clk => btn_start2_mame.CLK
clk => btn_fireG.CLK
clk => btn_fireF.CLK
clk => btn_left2.CLK
clk => btn_start4_mame.CLK
clk => btn_start3_mame.CLK
clk => btn_fireC.CLK
clk => btn_fireH.CLK
clk => btn_down2.CLK
clk => btn_up2.CLK
clk => btn_coin1_mame.CLK
clk => btn_right2.CLK
clk => btn_coin2_mame.CLK
clk => btn_fire2G.CLK
clk => btn_coin3_mame.CLK
clk => btn_coin4_mame.CLK
clk => btn_fire2F.CLK
clk => btn_fire2E.CLK
clk => btn_fire2H.CLK
clk => btn_tilt.CLK
clk => btn_left.CLK
clk => btn_down.CLK
clk => btn_right.CLK
clk => btn_up.CLK
clk => btn_coin.CLK
key_strobe => btn_fireA.ENA
key_strobe => btn_fireD.ENA
key_strobe => btn_fireB.ENA
key_strobe => btn_four_players.ENA
key_strobe => btn_two_players.ENA
key_strobe => btn_one_player.ENA
key_strobe => btn_three_players.ENA
key_strobe => btn_fire2C.ENA
key_strobe => btn_start1_mame.ENA
key_strobe => btn_fireE.ENA
key_strobe => btn_fire2B.ENA
key_strobe => btn_fire2A.ENA
key_strobe => btn_fire2D.ENA
key_strobe => btn_start2_mame.ENA
key_strobe => btn_fireG.ENA
key_strobe => btn_fireF.ENA
key_strobe => btn_left2.ENA
key_strobe => btn_start4_mame.ENA
key_strobe => btn_start3_mame.ENA
key_strobe => btn_fireC.ENA
key_strobe => btn_fireH.ENA
key_strobe => btn_down2.ENA
key_strobe => btn_up2.ENA
key_strobe => btn_coin1_mame.ENA
key_strobe => btn_right2.ENA
key_strobe => btn_coin2_mame.ENA
key_strobe => btn_fire2G.ENA
key_strobe => btn_coin3_mame.ENA
key_strobe => btn_coin4_mame.ENA
key_strobe => btn_fire2F.ENA
key_strobe => btn_fire2E.ENA
key_strobe => btn_fire2H.ENA
key_strobe => btn_tilt.ENA
key_strobe => btn_left.ENA
key_strobe => btn_down.ENA
key_strobe => btn_right.ENA
key_strobe => btn_up.ENA
key_strobe => btn_coin.ENA
key_pressed => btn_coin.DATAB
key_pressed => btn_up.DATAB
key_pressed => btn_right.DATAB
key_pressed => btn_down.DATAB
key_pressed => btn_left.DATAB
key_pressed => btn_tilt.DATAB
key_pressed => btn_fire2H.DATAB
key_pressed => btn_fire2E.DATAB
key_pressed => btn_fire2F.DATAB
key_pressed => btn_coin4_mame.DATAB
key_pressed => btn_coin3_mame.DATAB
key_pressed => btn_fire2G.DATAB
key_pressed => btn_coin2_mame.DATAB
key_pressed => btn_right2.DATAB
key_pressed => btn_coin1_mame.DATAB
key_pressed => btn_up2.DATAB
key_pressed => btn_down2.DATAB
key_pressed => btn_fireH.DATAB
key_pressed => btn_fireC.DATAB
key_pressed => btn_start3_mame.DATAB
key_pressed => btn_start4_mame.DATAB
key_pressed => btn_left2.DATAB
key_pressed => btn_fireF.DATAB
key_pressed => btn_fireG.DATAB
key_pressed => btn_start2_mame.DATAB
key_pressed => btn_fire2D.DATAB
key_pressed => btn_fire2A.DATAB
key_pressed => btn_fire2B.DATAB
key_pressed => btn_fireE.DATAB
key_pressed => btn_start1_mame.DATAB
key_pressed => btn_fire2C.DATAB
key_pressed => btn_fireA.DATAB
key_pressed => btn_fireD.DATAB
key_pressed => btn_fireB.DATAB
key_pressed => btn_four_players.DATAB
key_pressed => btn_two_players.DATAB
key_pressed => btn_one_player.DATAB
key_pressed => btn_three_players.DATAB
key_code[0] => Decoder0.IN7
key_code[1] => Decoder0.IN6
key_code[2] => Decoder0.IN5
key_code[3] => Decoder0.IN4
key_code[4] => Decoder0.IN3
key_code[5] => Decoder0.IN2
key_code[6] => Decoder0.IN1
key_code[7] => Decoder0.IN0
joystick_0[0] => joy0[0].DATAA
joystick_0[0] => joy1[0].DATAB
joystick_0[1] => joy0[1].DATAA
joystick_0[1] => joy1[1].DATAB
joystick_0[2] => joy0[2].DATAA
joystick_0[2] => joy1[2].DATAB
joystick_0[3] => joy0[3].DATAA
joystick_0[3] => joy1[3].DATAB
joystick_0[4] => joy0[4].DATAA
joystick_0[4] => joy1[4].DATAB
joystick_0[5] => joy0[5].DATAA
joystick_0[5] => joy1[5].DATAB
joystick_0[6] => joy0[6].DATAA
joystick_0[6] => joy1[6].DATAB
joystick_0[7] => joy0[7].DATAA
joystick_0[7] => joy1[7].DATAB
joystick_0[8] => joy0[8].DATAA
joystick_0[8] => joy1[8].DATAB
joystick_0[9] => joy0[9].DATAA
joystick_0[9] => joy1[9].DATAB
joystick_0[10] => joy0[10].DATAA
joystick_0[10] => joy1[10].DATAB
joystick_0[11] => joy0[11].DATAA
joystick_0[11] => joy1[11].DATAB
joystick_0[12] => joy0[12].DATAA
joystick_0[12] => joy1[12].DATAB
joystick_0[13] => joy0[13].DATAA
joystick_0[13] => joy1[13].DATAB
joystick_0[14] => joy0[14].DATAA
joystick_0[14] => joy1[14].DATAB
joystick_0[15] => joy0[15].DATAA
joystick_0[15] => joy1[15].DATAB
joystick_0[16] => comb.DATAA
joystick_0[16] => comb.DATAB
joystick_0[17] => comb.DATAA
joystick_0[17] => comb.DATAB
joystick_0[18] => comb.DATAA
joystick_0[18] => comb.DATAB
joystick_0[19] => comb.DATAA
joystick_0[19] => comb.DATAB
joystick_1[0] => joy0[0].DATAB
joystick_1[0] => joy1[0].DATAA
joystick_1[1] => joy0[1].DATAB
joystick_1[1] => joy1[1].DATAA
joystick_1[2] => joy0[2].DATAB
joystick_1[2] => joy1[2].DATAA
joystick_1[3] => joy0[3].DATAB
joystick_1[3] => joy1[3].DATAA
joystick_1[4] => joy0[4].DATAB
joystick_1[4] => joy1[4].DATAA
joystick_1[5] => joy0[5].DATAB
joystick_1[5] => joy1[5].DATAA
joystick_1[6] => joy0[6].DATAB
joystick_1[6] => joy1[6].DATAA
joystick_1[7] => joy0[7].DATAB
joystick_1[7] => joy1[7].DATAA
joystick_1[8] => joy0[8].DATAB
joystick_1[8] => joy1[8].DATAA
joystick_1[9] => joy0[9].DATAB
joystick_1[9] => joy1[9].DATAA
joystick_1[10] => joy0[10].DATAB
joystick_1[10] => joy1[10].DATAA
joystick_1[11] => joy0[11].DATAB
joystick_1[11] => joy1[11].DATAA
joystick_1[12] => joy0[12].DATAB
joystick_1[12] => joy1[12].DATAA
joystick_1[13] => joy0[13].DATAB
joystick_1[13] => joy1[13].DATAA
joystick_1[14] => joy0[14].DATAB
joystick_1[14] => joy1[14].DATAA
joystick_1[15] => joy0[15].DATAB
joystick_1[15] => joy1[15].DATAA
joystick_1[16] => comb.DATAB
joystick_1[16] => comb.DATAA
joystick_1[17] => comb.DATAB
joystick_1[17] => comb.DATAA
joystick_1[18] => comb.DATAB
joystick_1[18] => comb.DATAA
joystick_1[19] => comb.DATAB
joystick_1[19] => comb.DATAA
joystick_2[0] => joy2[0].IN1
joystick_2[1] => joy2[1].IN1
joystick_2[2] => joy2[2].IN1
joystick_2[3] => joy2[3].IN1
joystick_2[4] => player3[4].DATAIN
joystick_2[5] => player3[5].DATAIN
joystick_2[6] => player3[6].DATAIN
joystick_2[7] => player3[7].DATAIN
joystick_2[8] => player3[8].DATAIN
joystick_2[9] => player3[9].DATAIN
joystick_2[10] => player3[10].DATAIN
joystick_2[11] => player3[11].DATAIN
joystick_2[12] => player3[12].DATAIN
joystick_2[13] => player3[13].DATAIN
joystick_2[14] => player3[14].DATAIN
joystick_2[15] => player3[15].DATAIN
joystick_2[16] => joy2[16].IN1
joystick_2[17] => joy2[17].IN1
joystick_2[18] => joy2[18].IN1
joystick_2[19] => joy2[19].IN1
joystick_3[0] => joy3[0].IN1
joystick_3[1] => joy3[1].IN1
joystick_3[2] => joy3[2].IN1
joystick_3[3] => joy3[3].IN1
joystick_3[4] => player4[4].DATAIN
joystick_3[5] => player4[5].DATAIN
joystick_3[6] => player4[6].DATAIN
joystick_3[7] => player4[7].DATAIN
joystick_3[8] => player4[8].DATAIN
joystick_3[9] => player4[9].DATAIN
joystick_3[10] => player4[10].DATAIN
joystick_3[11] => player4[11].DATAIN
joystick_3[12] => player4[12].DATAIN
joystick_3[13] => player4[13].DATAIN
joystick_3[14] => player4[14].DATAIN
joystick_3[15] => player4[15].DATAIN
joystick_3[16] => joy3[16].IN1
joystick_3[17] => joy3[17].IN1
joystick_3[18] => joy3[18].IN1
joystick_3[19] => joy3[19].IN1
rotate => rotate.IN6
orientation[0] => orientation[0].IN6
orientation[1] => orientation[1].IN6
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => joy0[15].OUTPUTSELECT
joyswap => joy0[14].OUTPUTSELECT
joyswap => joy0[13].OUTPUTSELECT
joyswap => joy0[12].OUTPUTSELECT
joyswap => joy0[11].OUTPUTSELECT
joyswap => joy0[10].OUTPUTSELECT
joyswap => joy0[9].OUTPUTSELECT
joyswap => joy0[8].OUTPUTSELECT
joyswap => joy0[7].OUTPUTSELECT
joyswap => joy0[6].OUTPUTSELECT
joyswap => joy0[5].OUTPUTSELECT
joyswap => joy0[4].OUTPUTSELECT
joyswap => joy0[3].OUTPUTSELECT
joyswap => joy0[2].OUTPUTSELECT
joyswap => joy0[1].OUTPUTSELECT
joyswap => joy0[0].OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => comb.OUTPUTSELECT
joyswap => joy1[15].OUTPUTSELECT
joyswap => joy1[14].OUTPUTSELECT
joyswap => joy1[13].OUTPUTSELECT
joyswap => joy1[12].OUTPUTSELECT
joyswap => joy1[11].OUTPUTSELECT
joyswap => joy1[10].OUTPUTSELECT
joyswap => joy1[9].OUTPUTSELECT
joyswap => joy1[8].OUTPUTSELECT
joyswap => joy1[7].OUTPUTSELECT
joyswap => joy1[6].OUTPUTSELECT
joyswap => joy1[5].OUTPUTSELECT
joyswap => joy1[4].OUTPUTSELECT
joyswap => joy1[3].OUTPUTSELECT
joyswap => joy1[2].OUTPUTSELECT
joyswap => joy1[1].OUTPUTSELECT
joyswap => joy1[0].OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
controls[0] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[2] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[3] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[4] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[5] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[6] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[7] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[8] <= btn_tilt.DB_MAX_OUTPUT_PORT_TYPE
player1[0] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[1] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[2] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[3] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[4] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[5] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[6] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[7] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[8] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[9] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[10] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[11] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[12] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[13] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[14] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[15] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[16] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[17] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[18] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[19] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player2[0] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[1] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[2] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[3] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[4] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[5] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[6] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[7] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[8] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[9] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[10] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[11] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[12] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[13] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[14] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[15] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[16] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[17] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[18] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[19] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player3[0] <= control_rotator:l3.port4
player3[1] <= control_rotator:l3.port4
player3[2] <= control_rotator:l3.port4
player3[3] <= control_rotator:l3.port4
player3[4] <= joystick_2[4].DB_MAX_OUTPUT_PORT_TYPE
player3[5] <= joystick_2[5].DB_MAX_OUTPUT_PORT_TYPE
player3[6] <= joystick_2[6].DB_MAX_OUTPUT_PORT_TYPE
player3[7] <= joystick_2[7].DB_MAX_OUTPUT_PORT_TYPE
player3[8] <= joystick_2[8].DB_MAX_OUTPUT_PORT_TYPE
player3[9] <= joystick_2[9].DB_MAX_OUTPUT_PORT_TYPE
player3[10] <= joystick_2[10].DB_MAX_OUTPUT_PORT_TYPE
player3[11] <= joystick_2[11].DB_MAX_OUTPUT_PORT_TYPE
player3[12] <= joystick_2[12].DB_MAX_OUTPUT_PORT_TYPE
player3[13] <= joystick_2[13].DB_MAX_OUTPUT_PORT_TYPE
player3[14] <= joystick_2[14].DB_MAX_OUTPUT_PORT_TYPE
player3[15] <= joystick_2[15].DB_MAX_OUTPUT_PORT_TYPE
player3[16] <= control_rotator:r3.port4
player3[17] <= control_rotator:r3.port4
player3[18] <= control_rotator:r3.port4
player3[19] <= control_rotator:r3.port4
player4[0] <= control_rotator:l4.port4
player4[1] <= control_rotator:l4.port4
player4[2] <= control_rotator:l4.port4
player4[3] <= control_rotator:l4.port4
player4[4] <= joystick_3[4].DB_MAX_OUTPUT_PORT_TYPE
player4[5] <= joystick_3[5].DB_MAX_OUTPUT_PORT_TYPE
player4[6] <= joystick_3[6].DB_MAX_OUTPUT_PORT_TYPE
player4[7] <= joystick_3[7].DB_MAX_OUTPUT_PORT_TYPE
player4[8] <= joystick_3[8].DB_MAX_OUTPUT_PORT_TYPE
player4[9] <= joystick_3[9].DB_MAX_OUTPUT_PORT_TYPE
player4[10] <= joystick_3[10].DB_MAX_OUTPUT_PORT_TYPE
player4[11] <= joystick_3[11].DB_MAX_OUTPUT_PORT_TYPE
player4[12] <= joystick_3[12].DB_MAX_OUTPUT_PORT_TYPE
player4[13] <= joystick_3[13].DB_MAX_OUTPUT_PORT_TYPE
player4[14] <= joystick_3[14].DB_MAX_OUTPUT_PORT_TYPE
player4[15] <= joystick_3[15].DB_MAX_OUTPUT_PORT_TYPE
player4[16] <= control_rotator:r4.port4
player4[17] <= control_rotator:r4.port4
player4[18] <= control_rotator:r4.port4
player4[19] <= control_rotator:r4.port4


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:l1
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:l2
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:l3
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:l4
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:r1
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:r2
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:r3
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Zaxxon_MiST|arcade_inputs:inputs|control_rotator:r4
joystick[0] => comb.IN0
joystick[1] => comb.IN0
joystick[2] => comb.IN0
joystick[3] => comb.IN0
keyboard[0] => comb.IN1
keyboard[1] => comb.IN1
keyboard[2] => comb.IN1
keyboard[3] => comb.IN1
rotate => comb.IN0
orientation[0] => comb.IN1
orientation[0] => comb.IN0
orientation[1] => comb.IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE


