(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(4'h9):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire3;
  assign wire5 = {{$unsigned(wire0[(2'h3):(2'h3)])}};
  assign wire6 = {((^~(wire3 || (8'ha9))) | (~$unsigned(wire0)))};
  assign wire7 = ((((wire5 ? wire6 : (8'ha2)) ?
                         wire5 : $unsigned((8'hac))) != wire3) ?
                     wire4[(1'h1):(1'h0)] : wire2);
endmodule