// Seed: 2736880138
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  wand id_2,
    input  wand id_3,
    input  tri  id_4,
    output wor  id_5,
    input  tri0 id_6,
    output tri0 id_7,
    input  tri1 id_8,
    output wand id_9
);
  tri0 id_11 = 1 == id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  wand  id_5
);
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_10[1] = 1 ^ 1'b0;
  wire id_18;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
