Record=SubProject|ProjectPath=NBI\NBIScript.PrjScr
Record=SheetSymbol|SourceDocument=SI_Main.SchDoc|Designator=U_SI_System|SchDesignator=U_SI_System|FileName=SI_System.OpenBus|SymbolType=Normal|RawFileName=SI_System.OpenBus|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=TopLevelDocument|FileName=SI_Main.SchDoc
Record=NEXUS_CORE|ComponentDesignator=CPS1|BaseComponentDesignator=CPS1|DocumentName=SI_Main.SchDoc|LibraryReference=CROSSPOINT_SWITCH|NexusDeviceId=CROSSPOINT_SWITCH|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=PEDWXNMC|Description=Crosspoint Switch|Comment=CROSSPOINT_SWITCH|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL= |ConfigurationParameters={}Version[1.0]{}Structure0Name[V{1}7..0{2}]{}Input0Name[BRIGHTNESS]{}Input1Name[CONTRAST]{}Output0Name[DEBUG]{}Output0Connection[CONTRAST]{}|ConfiguratorName=CrosspointSwitch|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CROSSPOINT_SWITCH|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=04-Jul-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=DIO1|BaseComponentDesignator=DIO1|DocumentName=SI_Main.SchDoc|LibraryReference=DIGITAL_IO|NexusDeviceId=DIGITAL_IO|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=GOYBUILR|Description=Configurable Digital IO|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[AIN{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[LEDs]{}Input0LEDStyle[Red]{}NoOutputs[ ]{}Designator[DIO1]{}InternalID[1]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0179 DIGITAL_IO Configurable Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=NEXUS_CORE|ComponentDesignator=DIO2|BaseComponentDesignator=DIO2|DocumentName=SI_Main.SchDoc|LibraryReference=DIGITAL_IO|NexusDeviceId=DIGITAL_IO|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=MVSSSDKS|Description=Configurable Digital IO|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[DEBUG{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[Bar]{}Input0BarStyle[Black]{}Input1Name[DIPS{1}7..0{2}]{}Input1Width[8]{}Input1InitValue[0]{}Input1Kind[LEDs]{}Input1LEDStyle[Red]{}Input2Name[DATA{1}31..0{2}]{}Input2Width[32]{}Input2InitValue[0]{}Input2Kind[LED Digits]{}Input2SegStyle[Green]{}Input2SegRadix[Hexadecimal]{}Output0Name[BRIGHTNESS{1}7..0{2}]{}Output0Width[8]{}Output0InitValue[170]{}Output0Kind[Slider]{}Output1Name[CONTRAST{1}7..0{2}]{}Output1Width[8]{}Output1InitValue[85]{}Output1Kind[Slider]{}Designator[DIO2]{}InternalID[2]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=FREQCNT1|BaseComponentDesignator=FREQCNT1|DocumentName=SI_Main.SchDoc|LibraryReference=FRQCNT2|NexusDeviceId=FRQCNT2|SubProjectPath= |NEXUS_JTAG_INDEX=3|ComponentUniqueID=IUQWESIX|Description=Frequency Counter|Comment=FRQCNT2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=3|Core Revision=1.00.00|Footprint= |HelpURL=CR0101 FRQCNT2 Frequency Counter.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=FREQGEN1|BaseComponentDesignator=FREQGEN1|DocumentName=SI_Main.SchDoc|LibraryReference=CLKGEN|NexusDeviceId=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=4|ComponentUniqueID=YPTLFBCW|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=2|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Frequency+Generator+Module|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=MI1|BaseComponentDesignator=MI1|DocumentName=SI_Main.SchDoc|LibraryReference=MEMORY_INSTRUMENT|NexusDeviceId=MEMORY_INSTRUMENT|SubProjectPath= |NEXUS_JTAG_INDEX=5|ComponentUniqueID=NWQHMTVH|Description=Configurable Memory Instrument|Comment=MEMORY_INSTRUMENT|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[1.0]{}Option_MemoryDepthText[16]{}Option_MemoryWidth[32]{}Option_MemoryType[0]{}Option_ByteWrites[True]{}Option_RisingEdgeClock[True]{}Option_UseDistributed[False]{}Option_InitMemoryFlag[False]{}Option_MemoryFileName[ ]{}InternalID[5]{}|ConfiguratorName=MEMORY_INSTRUMENT|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=MEMORY_INSTRUMENT|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=13-Feb-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=NBI_P1|BaseComponentDesignator=NBI_P1|DocumentName=SI_Main.SchDoc|LibraryReference=NANOBOARD_INTERFACE|NexusDeviceId=NANOBOARD_INTERFACE|SubProjectPath=NBI\NBIScript.PrjScr|NEXUS_JTAG_INDEX=6|ComponentUniqueID=BJOQMEKP|Description=Configurable Nanoboard Interface|Comment=NANOBOARD_INTERFACE|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[1.0]{}StorageType[0]{}SubProjectPath[NBI\NBIScript.PrjScr]{}ID[First IC Test]{}DisabledInDashboard[False]{}AutoRun[True]{}|ConfiguratorName=DIGITAL_IO_APPLICATION|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=NANOBOARD_INTERFACE|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=06-May-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=MCU|BaseComponentDesignator=MCU|DocumentName=SI_System.OpenBus|LibraryReference=TSK3000A|NexusDeviceId=TSK3000A|SubProjectPath= |NEXUS_JTAG_INDEX=7|ComponentUniqueID=JPWRCPVG|Description=OpenBus Component|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment= |Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=22|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|ExportedInterrupts=0000000000000000,FFFFFFFF,FFFFFFFF|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name= |Library Reference=TSK3000A|Memory_Configuration=Record[AUTOIMPORT]{}AutoImport_Memory[True]{}AutoImport_Peripherals[True]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[MCU]{}Memory_Depth[16384]{}Memory_UsageType[nvram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[MEM1]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_MEM]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[T1]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}Memory_Speed[1]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MCU]{}Memory_Depth[16384]{}Memory_UsageType[nvram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MEM1]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_MEM]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=PROBE1|BaseComponentDesignator=PROBE1|DocumentName=SI_System.OpenBus|LibraryReference=WB_PROBE|NexusDeviceId=WB_PROBE|SubProjectPath= |NEXUS_JTAG_INDEX=8|ComponentUniqueID=TPLASDVG|Description=OpenBus Component|Comment= |Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL= |Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name= |Library Reference=WB_PROBE|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-May-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=NEXUS_CORE|ComponentDesignator=T1|BaseComponentDesignator=T1|DocumentName=SI_System.OpenBus|LibraryReference=TERMINAL|NexusDeviceId=TERMINAL|SubProjectPath= |NEXUS_JTAG_INDEX=9|ComponentUniqueID=IQNTSDNB|Description=OpenBus Component|Comment= |Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name= |Library Reference=TERMINAL|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=03-Jul-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=CPS1|DocumentName=SI_Main.SchDoc|LibraryReference=CROSSPOINT_SWITCH|SubProjectPath= |Configuration= |Description=Crosspoint Switch|NexusDeviceId=CROSSPOINT_SWITCH|SubPartUniqueId1=PEDWXNMC|SubPartDocPath1=SI_Main.SchDoc|Comment=CROSSPOINT_SWITCH|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL= |ConfigurationParameters={}Version[1.0]{}Structure0Name[V{1}7..0{2}]{}Input0Name[BRIGHTNESS]{}Input1Name[CONTRAST]{}Output0Name[DEBUG]{}Output0Connection[CONTRAST]{}|ConfiguratorName=CrosspointSwitch|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CROSSPOINT_SWITCH|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=04-Jul-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=DIO1|DocumentName=SI_Main.SchDoc|LibraryReference=DIGITAL_IO|SubProjectPath= |Configuration= |Description=Configurable Digital IO|NexusDeviceId=DIGITAL_IO|SubPartUniqueId1=GOYBUILR|SubPartDocPath1=SI_Main.SchDoc|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[AIN{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[LEDs]{}Input0LEDStyle[Red]{}NoOutputs[ ]{}Designator[DIO1]{}InternalID[1]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0179 DIGITAL_IO Configurable Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=DIO2|DocumentName=SI_Main.SchDoc|LibraryReference=DIGITAL_IO|SubProjectPath= |Configuration= |Description=Configurable Digital IO|NexusDeviceId=DIGITAL_IO|SubPartUniqueId1=MVSSSDKS|SubPartDocPath1=SI_Main.SchDoc|Comment=DIGITAL_IO|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[2.0]{}StorageType[3]{}InterfaceType[Parallel]{}SchCompWidth[140]{}Input0Name[DEBUG{1}7..0{2}]{}Input0Width[8]{}Input0InitValue[0]{}Input0Kind[Bar]{}Input0BarStyle[Black]{}Input1Name[DIPS{1}7..0{2}]{}Input1Width[8]{}Input1InitValue[0]{}Input1Kind[LEDs]{}Input1LEDStyle[Red]{}Input2Name[DATA{1}31..0{2}]{}Input2Width[32]{}Input2InitValue[0]{}Input2Kind[LED Digits]{}Input2SegStyle[Green]{}Input2SegRadix[Hexadecimal]{}Output0Name[BRIGHTNESS{1}7..0{2}]{}Output0Width[8]{}Output0InitValue[170]{}Output0Kind[Slider]{}Output1Name[CONTRAST{1}7..0{2}]{}Output1Width[8]{}Output1InitValue[85]{}Output1Kind[Slider]{}Designator[DIO2]{}InternalID[2]{}|ConfiguratorName=DIGITAL_IO|Core Revision=1.00.00|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=DIGITAL_IO|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-Jun-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=FREQCNT1|DocumentName=SI_Main.SchDoc|LibraryReference=FRQCNT2|SubProjectPath= |Configuration= |Description=Frequency Counter|NexusDeviceId=FRQCNT2|SubPartUniqueId1=IUQWESIX|SubPartDocPath1=SI_Main.SchDoc|Comment=FRQCNT2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=3|Core Revision=1.00.00|Footprint= |HelpURL=CR0101 FRQCNT2 Frequency Counter.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=FREQGEN1|DocumentName=SI_Main.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|NexusDeviceId=CLKGEN|SubPartUniqueId1=YPTLFBCW|SubPartDocPath1=SI_Main.SchDoc|Comment=CLKGEN|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=2|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Frequency+Generator+Module|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=MCU|DocumentName=SI_System.OpenBus|LibraryReference=TSK3000A|SubProjectPath= |Configuration= |Description=OpenBus Component|NexusDeviceId=TSK3000A|SubPartUniqueId1=JPWRCPVG|SubPartDocPath1=SI_System.OpenBus|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=*|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=22|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|ExportedInterrupts=0000000000000000,FFFFFFFF,FFFFFFFF|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name= |Library Reference=TSK3000A|Memory_Configuration=Record[AUTOIMPORT]{}AutoImport_Memory[True]{}AutoImport_Peripherals[True]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[MCU]{}Memory_Depth[16384]{}Memory_UsageType[nvram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[MEM1]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_MEM]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[T1]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}Memory_Speed[1]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MCU]{}Memory_Depth[16384]{}Memory_UsageType[nvram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MEM1]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}Memory_Speed[1]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INT_MEM]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_CopyDuringInit[False]{}Memory_NoCopyDuringInit[False]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=MI1|DocumentName=SI_Main.SchDoc|LibraryReference=MEMORY_INSTRUMENT|SubProjectPath= |Configuration= |Description=Configurable Memory Instrument|NexusDeviceId=MEMORY_INSTRUMENT|SubPartUniqueId1=NWQHMTVH|SubPartDocPath1=SI_Main.SchDoc|Comment=MEMORY_INSTRUMENT|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[1.0]{}Option_MemoryDepthText[16]{}Option_MemoryWidth[32]{}Option_MemoryType[0]{}Option_ByteWrites[True]{}Option_RisingEdgeClock[True]{}Option_UseDistributed[False]{}Option_InitMemoryFlag[False]{}Option_MemoryFileName[ ]{}InternalID[5]{}|ConfiguratorName=MEMORY_INSTRUMENT|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=MEMORY_INSTRUMENT|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=13-Feb-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=NBI_P1|DocumentName=SI_Main.SchDoc|LibraryReference=NANOBOARD_INTERFACE|SubProjectPath=NBI\NBIScript.PrjScr|Configuration= |Description=Configurable Nanoboard Interface|NexusDeviceId=NANOBOARD_INTERFACE|SubPartUniqueId1=BJOQMEKP|SubPartDocPath1=SI_Main.SchDoc|Comment=NANOBOARD_INTERFACE|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|ConfigurationParameters={}Version[1.0]{}StorageType[0]{}SubProjectPath[NBI\NBIScript.PrjScr]{}ID[First IC Test]{}DisabledInDashboard[False]{}AutoRun[True]{}|ConfiguratorName=DIGITAL_IO_APPLICATION|Core Revision=1.00.00|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=NANOBOARD_INTERFACE|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=06-May-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=PROBE1|DocumentName=SI_System.OpenBus|LibraryReference=WB_PROBE|SubProjectPath= |Configuration= |Description=OpenBus Component|NexusDeviceId=WB_PROBE|SubPartUniqueId1=TPLASDVG|SubPartDocPath1=SI_System.OpenBus|Comment=*|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL= |Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name= |Library Reference=WB_PROBE|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=28-May-2009|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=T1|DocumentName=SI_System.OpenBus|LibraryReference=TERMINAL|SubProjectPath= |Configuration= |Description=OpenBus Component|NexusDeviceId=TERMINAL|SubPartUniqueId1=IQNTSDNB|SubPartDocPath1=SI_System.OpenBus|Comment=*|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf|Footprint= |HelpURL= |LastRevisionNo=1.00.00|Library Name= |Library Reference=TERMINAL|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=03-Jul-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= |UseInDSF=True
Record=Configuration|Name=NB2DSK01_08_DB30_06|DeviceName=XC3S1500-4FG676C
Record=Configuration|Name=NB2DSK01_08_DB31_06|DeviceName=EP2C35F672C8
Record=Configuration|Name=NB2DSK01_08_DB32_07|DeviceName=LFECP33E-3FN672C
Record=Configuration|Name=NB2DSK01_08_DB36_01|DeviceName=XC4VLX25-10FF668C
Record=Configuration|Name=NB2DSK01_08_DB40_02|DeviceName=EP3C40F780C8N
Record=Configuration|Name=NB2DSK01_08_DB41_02|DeviceName=XC3S1400AN-4FG676C
Record=Configuration|Name=NB2DSK01_08_DB42_02|DeviceName=XC3SD1800A-4FG676C
Record=Configuration|Name=NB2DSK01_08_DB43_02|DeviceName=LFE2-35E-5F672C
Record=Configuration|Name=NB2DSK01_08_DB46_02|DeviceName=XC4VSX35-10FF668C
