
LedOn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000144  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002d8  080002e0  000102e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002d8  080002d8  000102e0  2**0
                  CONTENTS
  4 .ARM          00000000  080002d8  080002d8  000102e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002d8  080002e0  000102e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002d8  080002d8  000102d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002dc  080002dc  000102dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000102e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002e0  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000102e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000f8  00000000  00000000  0001030a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000086  00000000  00000000  00010402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00010488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000030  00000000  00000000  000104d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f28  00000000  00000000  00010500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000040b  00000000  00000000  00011428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003b22  00000000  00000000  00011833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00015355  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  000153a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080002c0 	.word	0x080002c0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080002c0 	.word	0x080002c0

080001d4 <main>:
 *	By: FastBit Embedded Brain Academy
 */

#include <stdint.h>

int main(void){
 80001d4:	b480      	push	{r7}
 80001d6:	b085      	sub	sp, #20
 80001d8:	af00      	add	r7, sp, #0

	uint32_t *pClkCtrReg = (uint32_t*)0x40023830; //RCC_AHB1ENR pointer to register
 80001da:	4b0f      	ldr	r3, [pc, #60]	; (8000218 <main+0x44>)
 80001dc:	60fb      	str	r3, [r7, #12]
	uint32_t *pPortAModeReg = (uint32_t*)0x40020000; //GPIOA_MODER pointer to GPIO A port mode
 80001de:	4b0f      	ldr	r3, [pc, #60]	; (800021c <main+0x48>)
 80001e0:	60bb      	str	r3, [r7, #8]
	uint32_t *pPortOutReg = (uint32_t*)0x40020014; //GPIOA_ODR pointer to GPIO A port output register
 80001e2:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <main+0x4c>)
 80001e4:	607b      	str	r3, [r7, #4]
	//Mask value for setting = 0x00000001 = 0x1 - Example using temporary variable
		//uint32_t temp = *pClkCtrReg; //Temporary storing the register value in temp
		//temp = temp | 0x1; //Keep value of temp but set the bit 0
		//*pClkCtrReg = temp; //Write back value at register
	//*pClkCtrReg = *pClkCtrReg | 0x1; //Simple way, but shorting a little bit more:
	*pClkCtrReg |= 0x1; //Set bit 0 of pClkCtrReg register
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f043 0201 	orr.w	r2, r3, #1
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	601a      	str	r2, [r3, #0]

	//2. Set GPIO as general purpose output mode
	//First, clear both bits of GPIOA_MODER register(bits 10 and 11)
	//Mask value for clearing both bits = 0xFFFFF3FF (or ~0x00000C00)
		*pPortAModeReg &= 0xFFFFF3FF;
 80001f2:	68bb      	ldr	r3, [r7, #8]
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80001fa:	68bb      	ldr	r3, [r7, #8]
 80001fc:	601a      	str	r2, [r3, #0]
	//Now, set only the bit 10 of GPIOA_MODER register
	//Mask value for setting only bit 10 (LSB of MODE5) = (0x00000400)
		*pPortAModeReg |= 0x00000400;
 80001fe:	68bb      	ldr	r3, [r7, #8]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000206:	68bb      	ldr	r3, [r7, #8]
 8000208:	601a      	str	r2, [r3, #0]

	//3. Set the 5th bit (ODR5) of GPIOA_ODR to make pin 5 HIGH
	// Mask value for setting bit ODR5 = 0x0020
		*pPortOutReg |= 0x0020;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f043 0220 	orr.w	r2, r3, #32
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]

    /* Loop forever */
	while(1);
 8000216:	e7fe      	b.n	8000216 <main+0x42>
 8000218:	40023830 	.word	0x40023830
 800021c:	40020000 	.word	0x40020000
 8000220:	40020014 	.word	0x40020014

08000224 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000224:	480d      	ldr	r0, [pc, #52]	; (800025c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000226:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000228:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800022c:	480c      	ldr	r0, [pc, #48]	; (8000260 <LoopForever+0x6>)
  ldr r1, =_edata
 800022e:	490d      	ldr	r1, [pc, #52]	; (8000264 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000230:	4a0d      	ldr	r2, [pc, #52]	; (8000268 <LoopForever+0xe>)
  movs r3, #0
 8000232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000234:	e002      	b.n	800023c <LoopCopyDataInit>

08000236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800023a:	3304      	adds	r3, #4

0800023c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800023c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800023e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000240:	d3f9      	bcc.n	8000236 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000242:	4a0a      	ldr	r2, [pc, #40]	; (800026c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000244:	4c0a      	ldr	r4, [pc, #40]	; (8000270 <LoopForever+0x16>)
  movs r3, #0
 8000246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000248:	e001      	b.n	800024e <LoopFillZerobss>

0800024a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800024a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800024c:	3204      	adds	r2, #4

0800024e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800024e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000250:	d3fb      	bcc.n	800024a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000252:	f000 f811 	bl	8000278 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000256:	f7ff ffbd 	bl	80001d4 <main>

0800025a <LoopForever>:

LoopForever:
    b LoopForever
 800025a:	e7fe      	b.n	800025a <LoopForever>
  ldr   r0, =_estack
 800025c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000264:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000268:	080002e0 	.word	0x080002e0
  ldr r2, =_sbss
 800026c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000270:	2000001c 	.word	0x2000001c

08000274 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000274:	e7fe      	b.n	8000274 <ADC_IRQHandler>
	...

08000278 <__libc_init_array>:
 8000278:	b570      	push	{r4, r5, r6, lr}
 800027a:	4d0d      	ldr	r5, [pc, #52]	; (80002b0 <__libc_init_array+0x38>)
 800027c:	4c0d      	ldr	r4, [pc, #52]	; (80002b4 <__libc_init_array+0x3c>)
 800027e:	1b64      	subs	r4, r4, r5
 8000280:	10a4      	asrs	r4, r4, #2
 8000282:	2600      	movs	r6, #0
 8000284:	42a6      	cmp	r6, r4
 8000286:	d109      	bne.n	800029c <__libc_init_array+0x24>
 8000288:	4d0b      	ldr	r5, [pc, #44]	; (80002b8 <__libc_init_array+0x40>)
 800028a:	4c0c      	ldr	r4, [pc, #48]	; (80002bc <__libc_init_array+0x44>)
 800028c:	f000 f818 	bl	80002c0 <_init>
 8000290:	1b64      	subs	r4, r4, r5
 8000292:	10a4      	asrs	r4, r4, #2
 8000294:	2600      	movs	r6, #0
 8000296:	42a6      	cmp	r6, r4
 8000298:	d105      	bne.n	80002a6 <__libc_init_array+0x2e>
 800029a:	bd70      	pop	{r4, r5, r6, pc}
 800029c:	f855 3b04 	ldr.w	r3, [r5], #4
 80002a0:	4798      	blx	r3
 80002a2:	3601      	adds	r6, #1
 80002a4:	e7ee      	b.n	8000284 <__libc_init_array+0xc>
 80002a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80002aa:	4798      	blx	r3
 80002ac:	3601      	adds	r6, #1
 80002ae:	e7f2      	b.n	8000296 <__libc_init_array+0x1e>
 80002b0:	080002d8 	.word	0x080002d8
 80002b4:	080002d8 	.word	0x080002d8
 80002b8:	080002d8 	.word	0x080002d8
 80002bc:	080002dc 	.word	0x080002dc

080002c0 <_init>:
 80002c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c2:	bf00      	nop
 80002c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002c6:	bc08      	pop	{r3}
 80002c8:	469e      	mov	lr, r3
 80002ca:	4770      	bx	lr

080002cc <_fini>:
 80002cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ce:	bf00      	nop
 80002d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002d2:	bc08      	pop	{r3}
 80002d4:	469e      	mov	lr, r3
 80002d6:	4770      	bx	lr
