#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar  6 11:51:30 2021
# Process ID: 12748
# Current directory: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17764 C:\DESD\Projects\LAB2__HomeAssigmement__Solution\color_to_grayscale.xpr\color_to_grayscale\color_to_grayscale.xpr
# Log file: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/vivado.log
# Journal file: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.ipdefs/IPs_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_bd.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_bd_clk_wiz_0_0
top_bd_util_vector_logic_0_0

INFO: [Project 1-230] Project 'color_to_grayscale.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1102.621 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.621 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {top_bd_util_vector_logic_0_0 top_bd_clk_wiz_0_0}] -log ip_upgrade.log
Reading block design file <C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>...
Adding component instance block -- TimeEngineers:ip:AXI4Stream_UART:1.0 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:axi4stream_divisor:1.0 - axi4stream_divisor_0
Successfully read diagram <top_bd> from block design file <C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>
Upgrading 'C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded top_bd_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 4 to revision 6
INFO: [IP_Flow 19-1972] Upgraded top_bd_util_vector_logic_0_0 from Utility Vector Logic 2.0 to Utility Vector Logic 2.0
Wrote  : <C:\DESD\Projects\LAB2__HomeAssigmement__Solution\color_to_grayscale.xpr\color_to_grayscale\color_to_grayscale.srcs\sources_1\bd\top_bd\top_bd.bd> 
Wrote  : <C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.047 ; gain = 209.426
export_ip_user_files -of_objects [get_ips {top_bd_util_vector_logic_0_0 top_bd_clk_wiz_0_0}] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\DESD\Projects\LAB2__HomeAssigmement__Solution\color_to_grayscale.xpr\color_to_grayscale\color_to_grayscale.srcs\sources_1\bd\top_bd\top_bd.bd> 
VHDL Output written to : C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/synth/top_bd.vhd
VHDL Output written to : C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/sim/top_bd.vhd
VHDL Output written to : C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/synth/top_bd.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP top_bd_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP top_bd_util_vector_logic_0_0
[Sat Mar  6 11:54:29 2021] Launched top_bd_clk_wiz_0_0_synth_1, top_bd_util_vector_logic_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_clk_wiz_0_0_synth_1: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/top_bd_clk_wiz_0_0_synth_1/runme.log
top_bd_util_vector_logic_0_0_synth_1: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/top_bd_util_vector_logic_0_0_synth_1/runme.log
synth_1: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/synth_1/runme.log
[Sat Mar  6 11:54:29 2021] Launched impl_1...
Run output will be captured here: C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1471.637 ; gain = 159.590
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1508.313 ; gain = 5.500
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.441 ; gain = 1558.129
set_property PROGRAM.FILE {C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/impl_1/top_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/Projects/LAB2__HomeAssigmement__Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/impl_1/top_bd_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  6 12:14:54 2021...
