multiline_comment|/*&n; *  linux/arch/arm/mach-pxa/mainstone.c&n; *&n; *  Support for the Intel HCDDBBVA0 Development Platform.&n; *  (go figure how they came up with such name...)&n; *&n; *  Author:&t;Nicolas Pitre&n; *  Created:&t;Nov 05, 2002&n; *  Copyright:&t;MontaVista Software Inc.&n; *&n; *  This program is free software; you can redistribute it and/or modify&n; *  it under the terms of the GNU General Public License version 2 as&n; *  published by the Free Software Foundation.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/device.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/bitops.h&gt;
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;asm/types.h&gt;
macro_line|#include &lt;asm/setup.h&gt;
macro_line|#include &lt;asm/memory.h&gt;
macro_line|#include &lt;asm/mach-types.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mach/arch.h&gt;
macro_line|#include &lt;asm/mach/map.h&gt;
macro_line|#include &lt;asm/mach/irq.h&gt;
macro_line|#include &lt;asm/arch/pxa-regs.h&gt;
macro_line|#include &lt;asm/arch/mainstone.h&gt;
macro_line|#include &lt;asm/arch/pxafb.h&gt;
macro_line|#include &quot;generic.h&quot;
DECL|variable|mainstone_irq_enabled
r_static
r_int
r_int
id|mainstone_irq_enabled
suffix:semicolon
DECL|function|mainstone_mask_irq
r_static
r_void
id|mainstone_mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|mainstone_irq
op_assign
(paren
id|irq
op_minus
id|MAINSTONE_IRQ
c_func
(paren
l_int|0
)paren
)paren
suffix:semicolon
id|MST_INTMSKENA
op_assign
(paren
id|mainstone_irq_enabled
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|mainstone_irq
)paren
)paren
suffix:semicolon
)brace
DECL|function|mainstone_unmask_irq
r_static
r_void
id|mainstone_unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|mainstone_irq
op_assign
(paren
id|irq
op_minus
id|MAINSTONE_IRQ
c_func
(paren
l_int|0
)paren
)paren
suffix:semicolon
multiline_comment|/* the irq can be acknowledged only if deasserted, so it&squot;s done here */
id|MST_INTSETCLR
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|mainstone_irq
)paren
suffix:semicolon
id|MST_INTMSKENA
op_assign
(paren
id|mainstone_irq_enabled
op_or_assign
(paren
l_int|1
op_lshift
id|mainstone_irq
)paren
)paren
suffix:semicolon
)brace
DECL|variable|mainstone_irq_chip
r_static
r_struct
id|irqchip
id|mainstone_irq_chip
op_assign
(brace
dot
id|ack
op_assign
id|mainstone_mask_irq
comma
dot
id|mask
op_assign
id|mainstone_mask_irq
comma
dot
id|unmask
op_assign
id|mainstone_unmask_irq
comma
)brace
suffix:semicolon
DECL|function|mainstone_irq_handler
r_static
r_void
id|mainstone_irq_handler
c_func
(paren
r_int
r_int
id|irq
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pending
op_assign
id|MST_INTSETCLR
op_amp
id|mainstone_irq_enabled
suffix:semicolon
r_do
(brace
id|GEDR
c_func
(paren
l_int|0
)paren
op_assign
id|GPIO_bit
c_func
(paren
l_int|0
)paren
suffix:semicolon
multiline_comment|/* clear useless edge notification */
r_if
c_cond
(paren
id|likely
c_func
(paren
id|pending
)paren
)paren
(brace
id|irq
op_assign
id|MAINSTONE_IRQ
c_func
(paren
l_int|0
)paren
op_plus
id|__ffs
c_func
(paren
id|pending
)paren
suffix:semicolon
id|desc
op_assign
id|irq_desc
op_plus
id|irq
suffix:semicolon
id|desc
op_member_access_from_pointer
id|handle
c_func
(paren
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
id|pending
op_assign
id|MST_INTSETCLR
op_amp
id|mainstone_irq_enabled
suffix:semicolon
)brace
r_while
c_loop
(paren
id|pending
)paren
suffix:semicolon
)brace
DECL|function|mainstone_init_irq
r_static
r_void
id|__init
id|mainstone_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|irq
suffix:semicolon
id|pxa_init_irq
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* setup extra Mainstone irqs */
r_for
c_loop
(paren
id|irq
op_assign
id|MAINSTONE_IRQ
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|irq
op_le
id|MAINSTONE_IRQ
c_func
(paren
l_int|15
)paren
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|set_irq_chip
c_func
(paren
id|irq
comma
op_amp
id|mainstone_irq_chip
)paren
suffix:semicolon
id|set_irq_handler
c_func
(paren
id|irq
comma
id|do_level_IRQ
)paren
suffix:semicolon
id|set_irq_flags
c_func
(paren
id|irq
comma
id|IRQF_VALID
op_or
id|IRQF_PROBE
)paren
suffix:semicolon
)brace
id|set_irq_flags
c_func
(paren
id|MAINSTONE_IRQ
c_func
(paren
l_int|8
)paren
comma
l_int|0
)paren
suffix:semicolon
id|set_irq_flags
c_func
(paren
id|MAINSTONE_IRQ
c_func
(paren
l_int|12
)paren
comma
l_int|0
)paren
suffix:semicolon
id|MST_INTMSKENA
op_assign
l_int|0
suffix:semicolon
id|MST_INTSETCLR
op_assign
l_int|0
suffix:semicolon
id|set_irq_chained_handler
c_func
(paren
id|IRQ_GPIO
c_func
(paren
l_int|0
)paren
comma
id|mainstone_irq_handler
)paren
suffix:semicolon
id|set_irq_type
c_func
(paren
id|IRQ_GPIO
c_func
(paren
l_int|0
)paren
comma
id|IRQT_FALLING
)paren
suffix:semicolon
)brace
DECL|variable|smc91x_resources
r_static
r_struct
id|resource
id|smc91x_resources
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|start
op_assign
(paren
id|MST_ETH_PHYS
op_plus
l_int|0x300
)paren
comma
dot
id|end
op_assign
(paren
id|MST_ETH_PHYS
op_plus
l_int|0xfffff
)paren
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|start
op_assign
id|MAINSTONE_IRQ
c_func
(paren
l_int|3
)paren
comma
dot
id|end
op_assign
id|MAINSTONE_IRQ
c_func
(paren
l_int|3
)paren
comma
dot
id|flags
op_assign
id|IORESOURCE_IRQ
comma
)brace
)brace
suffix:semicolon
DECL|variable|smc91x_device
r_static
r_struct
id|platform_device
id|smc91x_device
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;smc91x&quot;
comma
dot
id|id
op_assign
l_int|0
comma
dot
id|num_resources
op_assign
id|ARRAY_SIZE
c_func
(paren
id|smc91x_resources
)paren
comma
dot
id|resource
op_assign
id|smc91x_resources
comma
)brace
suffix:semicolon
DECL|function|mainstone_backlight_power
r_static
r_void
id|mainstone_backlight_power
c_func
(paren
r_int
id|on
)paren
(brace
r_if
c_cond
(paren
id|on
)paren
(brace
id|pxa_gpio_mode
c_func
(paren
id|GPIO16_PWM0_MD
)paren
suffix:semicolon
id|pxa_set_cken
c_func
(paren
id|CKEN0_PWM0
comma
l_int|1
)paren
suffix:semicolon
id|PWM_CTRL0
op_assign
l_int|0
suffix:semicolon
id|PWM_PWDUTY0
op_assign
l_int|0x3ff
suffix:semicolon
id|PWM_PERVAL0
op_assign
l_int|0x3ff
suffix:semicolon
)brace
r_else
(brace
id|PWM_CTRL0
op_assign
l_int|0
suffix:semicolon
id|PWM_PWDUTY0
op_assign
l_int|0x0
suffix:semicolon
id|PWM_PERVAL0
op_assign
l_int|0x3FF
suffix:semicolon
id|pxa_set_cken
c_func
(paren
id|CKEN0_PWM0
comma
l_int|0
)paren
suffix:semicolon
)brace
)brace
DECL|variable|__initdata
r_static
r_struct
id|pxafb_mach_info
id|toshiba_ltm04c380k
id|__initdata
op_assign
(brace
dot
id|pixclock
op_assign
l_int|50000
comma
dot
id|xres
op_assign
l_int|640
comma
dot
id|yres
op_assign
l_int|480
comma
dot
id|bpp
op_assign
l_int|16
comma
dot
id|hsync_len
op_assign
l_int|1
comma
dot
id|left_margin
op_assign
l_int|0x9f
comma
dot
id|right_margin
op_assign
l_int|1
comma
dot
id|vsync_len
op_assign
l_int|44
comma
dot
id|upper_margin
op_assign
l_int|0
comma
dot
id|lower_margin
op_assign
l_int|0
comma
dot
id|sync
op_assign
id|FB_SYNC_HOR_HIGH_ACT
op_or
id|FB_SYNC_VERT_HIGH_ACT
comma
dot
id|lccr0
op_assign
id|LCCR0_Act
comma
dot
id|lccr3
op_assign
id|LCCR3_PCP
comma
dot
id|pxafb_backlight_power
op_assign
id|mainstone_backlight_power
comma
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|pxafb_mach_info
id|toshiba_ltm035a776c
id|__initdata
op_assign
(brace
dot
id|pixclock
op_assign
l_int|110000
comma
dot
id|xres
op_assign
l_int|240
comma
dot
id|yres
op_assign
l_int|320
comma
dot
id|bpp
op_assign
l_int|16
comma
dot
id|hsync_len
op_assign
l_int|4
comma
dot
id|left_margin
op_assign
l_int|8
comma
dot
id|right_margin
op_assign
l_int|20
comma
dot
id|vsync_len
op_assign
l_int|3
comma
dot
id|upper_margin
op_assign
l_int|1
comma
dot
id|lower_margin
op_assign
l_int|10
comma
dot
id|sync
op_assign
id|FB_SYNC_HOR_HIGH_ACT
op_or
id|FB_SYNC_VERT_HIGH_ACT
comma
dot
id|lccr0
op_assign
id|LCCR0_Act
comma
dot
id|lccr3
op_assign
id|LCCR3_PCP
comma
dot
id|pxafb_backlight_power
op_assign
id|mainstone_backlight_power
comma
)brace
suffix:semicolon
DECL|function|mainstone_init
r_static
r_void
id|__init
id|mainstone_init
c_func
(paren
r_void
)paren
(brace
id|platform_device_register
c_func
(paren
op_amp
id|smc91x_device
)paren
suffix:semicolon
multiline_comment|/* reading Mainstone&squot;s &quot;Virtual Configuration Register&quot;&n;&t;   might be handy to select LCD type here */
r_if
c_cond
(paren
l_int|0
)paren
id|set_pxa_fb_info
c_func
(paren
op_amp
id|toshiba_ltm04c380k
)paren
suffix:semicolon
r_else
id|set_pxa_fb_info
c_func
(paren
op_amp
id|toshiba_ltm035a776c
)paren
suffix:semicolon
)brace
DECL|variable|__initdata
r_static
r_struct
id|map_desc
id|mainstone_io_desc
(braket
)braket
id|__initdata
op_assign
(brace
(brace
id|MST_FPGA_VIRT
comma
id|MST_FPGA_PHYS
comma
l_int|0x00100000
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* CPLD */
)brace
suffix:semicolon
DECL|function|mainstone_map_io
r_static
r_void
id|__init
id|mainstone_map_io
c_func
(paren
r_void
)paren
(brace
id|pxa_map_io
c_func
(paren
)paren
suffix:semicolon
id|iotable_init
c_func
(paren
id|mainstone_io_desc
comma
id|ARRAY_SIZE
c_func
(paren
id|mainstone_io_desc
)paren
)paren
suffix:semicolon
)brace
id|MACHINE_START
c_func
(paren
id|MAINSTONE
comma
l_string|&quot;Intel HCDDBBVA0 Development Platform (aka Mainstone)&quot;
)paren
id|MAINTAINER
c_func
(paren
l_string|&quot;MontaVista Software Inc.&quot;
)paren
id|BOOT_MEM
c_func
(paren
l_int|0xa0000000
comma
l_int|0x40000000
comma
id|io_p2v
c_func
(paren
l_int|0x40000000
)paren
)paren
id|MAPIO
c_func
(paren
id|mainstone_map_io
)paren
id|INITIRQ
c_func
(paren
id|mainstone_init_irq
)paren
dot
id|timer
op_assign
op_amp
id|pxa_timer
comma
id|INIT_MACHINE
c_func
(paren
id|mainstone_init
)paren
id|MACHINE_END
eof
