#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jul 18 23:44:17 2022
# Process ID: 4436
# Current directory: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog/SingleCycle_16bit_Risc_FPGA.runs/impl_1
# Command line: vivado.exe -log Risc_16_bit.vdi -applog -messageDb vivado.pb -mode batch -source Risc_16_bit.tcl -notrace
# Log file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog/SingleCycle_16bit_Risc_FPGA.runs/impl_1/Risc_16_bit.vdi
# Journal file: C:/Users/denzz/Desktop/DERS/CORG/Project II/CorgProjectFPGA/SingleCycle_16bit_Risc_FPGA_verilog/SingleCycle_16bit_Risc_FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Risc_16_bit.tcl -notrace
