Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Wed Dec  7 16:18:05 2022
| Host             : DESKTOP-P1OF6GJ running 64-bit major release  (build 9200)
| Command          : report_power -file CoreMin_power_routed.rpt -pb CoreMin_power_summary_routed.pb -rpx CoreMin_power_routed.rpx
| Design           : CoreMin
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 23.450 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 22.653                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.409 |     4665 |       --- |             --- |
|   LUT as Logic           |     7.792 |     2625 |     63400 |            4.14 |
|   CARRY4                 |     0.383 |      202 |     15850 |            1.27 |
|   Register               |     0.166 |     1363 |    126800 |            1.07 |
|   LUT as Distributed RAM |     0.048 |       76 |     19000 |            0.40 |
|   BUFG                   |     0.021 |        7 |        32 |           21.88 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |     8.406 |     4193 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     5.838 |       18 |       210 |            8.57 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    23.450 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    17.386 |      16.823 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.306 |       0.214 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.654 |       1.650 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| CoreMin                      |    22.653 |
|   Core_                      |    16.507 |
|     CP0_                     |     0.350 |
|     Ctrl_                    |     0.160 |
|       flush_reg              |     0.007 |
|     DIV_                     |     1.394 |
|     EX_                      |     0.102 |
|     EXtoMEM_                 |     3.302 |
|     ID_                      |     0.127 |
|     IDtoEX_                  |     6.565 |
|     IFtoID_                  |     3.638 |
|     MEMtoWB_                 |     0.283 |
|     PC_                      |     0.513 |
|     REGISTERS_               |     0.072 |
|       regs_reg_r1_0_31_0_5   |     0.008 |
|       regs_reg_r1_0_31_12_17 |     0.007 |
|       regs_reg_r1_0_31_18_23 |     0.010 |
|       regs_reg_r1_0_31_24_29 |     0.007 |
|       regs_reg_r1_0_31_6_11  |     0.004 |
|       regs_reg_r2_0_31_0_5   |     0.008 |
|       regs_reg_r2_0_31_12_17 |     0.007 |
|       regs_reg_r2_0_31_18_23 |     0.010 |
|       regs_reg_r2_0_31_24_29 |     0.007 |
|       regs_reg_r2_0_31_6_11  |     0.004 |
+------------------------------+-----------+


