// Seed: 272655291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  logic [!  1 : -1 'b0] id_18;
  assign id_13 = id_18[1];
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd59
) (
    _id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  output wire _id_1;
  wire  _id_4;
  logic id_5;
  ;
  logic [id_4  <->  id_1 : 1  -  id_3] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_7,
      id_7,
      id_2
  );
  wire id_8;
  id_9 :
  assert property (@(posedge -1 or negedge id_6) id_7)
  else;
endmodule
