

================================================================
== Vivado HLS Report for 'random_int_gen'
================================================================
* Date:           Thu Nov 19 12:13:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:8]   --->   Operation 39 'load' 'rand_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:8]   --->   Operation 40 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %low to i32" [fyp/r_n_g.c:8]   --->   Operation 41 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln8, 48271" [fyp/r_n_g.c:10]   --->   Operation 42 'mul' 'low_1' <Predicate = true> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:11]   --->   Operation 43 'partselect' 'high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:11]   --->   Operation 44 'zext' 'high_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_2 = mul i32 48271, %high_1" [fyp/r_n_g.c:12]   --->   Operation 45 'mul' 'high_2' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)" [fyp/r_n_g.c:13]   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str, [4 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [fyp/r_n_g.c:10]   --->   Operation 47 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln12 = trunc i32 %high_2 to i16" [fyp/r_n_g.c:12]   --->   Operation 48 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln13 = zext i16 %trunc_ln12 to i32" [fyp/r_n_g.c:13]   --->   Operation 49 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.14ns)   --->   "%add_ln13 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:13]   --->   Operation 50 'add' 'add_ln13' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln13_1 = zext i16 %add_ln13 to i32" [fyp/r_n_g.c:13]   --->   Operation 51 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln13, %zext_ln13_1" [fyp/r_n_g.c:13]   --->   Operation 52 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:14]   --->   Operation 53 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:14]   --->   Operation 54 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:15]   --->   Operation 55 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%max_val_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %max_val) nounwind" [fyp/r_n_g.c:5]   --->   Operation 56 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %trunc_ln14 to i32" [fyp/r_n_g.c:15]   --->   Operation 57 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i1 %tmp_1 to i32" [fyp/r_n_g.c:15]   --->   Operation 58 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln15_1, %zext_ln15" [fyp/r_n_g.c:15]   --->   Operation 59 'add' 'x_2' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:16]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %max_val_read to i32" [fyp/r_n_g.c:17]   --->   Operation 61 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [36/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 62 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 63 [35/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 63 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 64 [34/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 64 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 65 [33/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 65 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 66 [32/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 66 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.14>
ST_8 : Operation 67 [31/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 67 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.14>
ST_9 : Operation 68 [30/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 68 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 69 [29/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 69 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 70 [28/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 70 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 71 [27/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 71 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.14>
ST_13 : Operation 72 [26/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 72 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.14>
ST_14 : Operation 73 [25/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 73 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.14>
ST_15 : Operation 74 [24/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 74 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.14>
ST_16 : Operation 75 [23/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 75 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.14>
ST_17 : Operation 76 [22/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 76 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.14>
ST_18 : Operation 77 [21/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 77 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.14>
ST_19 : Operation 78 [20/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 78 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 79 [19/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 79 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.14>
ST_21 : Operation 80 [18/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 80 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 81 [17/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 81 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.14>
ST_23 : Operation 82 [16/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 82 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.14>
ST_24 : Operation 83 [15/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 83 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.14>
ST_25 : Operation 84 [14/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 84 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.14>
ST_26 : Operation 85 [13/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 85 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.14>
ST_27 : Operation 86 [12/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 86 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.14>
ST_28 : Operation 87 [11/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 87 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.14>
ST_29 : Operation 88 [10/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 88 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.14>
ST_30 : Operation 89 [9/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 89 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.14>
ST_31 : Operation 90 [8/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 90 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.14>
ST_32 : Operation 91 [7/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 91 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.14>
ST_33 : Operation 92 [6/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 92 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.14>
ST_34 : Operation 93 [5/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 93 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.14>
ST_35 : Operation 94 [4/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 94 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.14>
ST_36 : Operation 95 [3/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 95 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.14>
ST_37 : Operation 96 [2/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 96 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.14>
ST_38 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind" [fyp/r_n_g.c:11]   --->   Operation 97 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 98 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp) nounwind" [fyp/r_n_g.c:12]   --->   Operation 98 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 99 [1/36] (4.14ns)   --->   "%urem_ln17 = urem i32 %x_2, %zext_ln17" [fyp/r_n_g.c:17]   --->   Operation 99 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 10> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 100 [1/1] (0.00ns)   --->   "%ret_val = trunc i32 %urem_ln17 to i10" [fyp/r_n_g.c:17]   --->   Operation 100 'trunc' 'ret_val' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 101 [1/1] (0.00ns)   --->   "ret i10 %ret_val" [fyp/r_n_g.c:18]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rand_state]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rand_state_load (load           ) [ 000000000000000000000000000000000000000]
low             (trunc          ) [ 000000000000000000000000000000000000000]
zext_ln8        (zext           ) [ 000000000000000000000000000000000000000]
low_1           (mul            ) [ 001000000000000000000000000000000000000]
high            (partselect     ) [ 000000000000000000000000000000000000000]
high_1          (zext           ) [ 000000000000000000000000000000000000000]
high_2          (mul            ) [ 001000000000000000000000000000000000000]
trunc_ln1       (partselect     ) [ 001000000000000000000000000000000000000]
specfucore_ln10 (specfucore     ) [ 000000000000000000000000000000000000000]
trunc_ln12      (trunc          ) [ 000000000000000000000000000000000000000]
zext_ln13       (zext           ) [ 000000000000000000000000000000000000000]
add_ln13        (add            ) [ 000000000000000000000000000000000000000]
zext_ln13_1     (zext           ) [ 000000000000000000000000000000000000000]
x               (shl            ) [ 000000000000000000000000000000000000000]
x_1             (add            ) [ 000000000000000000000000000000000000000]
trunc_ln14      (trunc          ) [ 000100000000000000000000000000000000000]
tmp_1           (bitselect      ) [ 000100000000000000000000000000000000000]
max_val_read    (read           ) [ 000000000000000000000000000000000000000]
zext_ln15       (zext           ) [ 000000000000000000000000000000000000000]
zext_ln15_1     (zext           ) [ 000000000000000000000000000000000000000]
x_2             (add            ) [ 000011111111111111111111111111111111111]
store_ln16      (store          ) [ 000000000000000000000000000000000000000]
zext_ln17       (zext           ) [ 000011111111111111111111111111111111111]
tmp             (specregionbegin) [ 000000000000000000000000000000000000000]
empty           (specregionend  ) [ 000000000000000000000000000000000000000]
urem_ln17       (urem           ) [ 000000000000000000000000000000000000000]
ret_val         (trunc          ) [ 000000000000000000000000000000000000000]
ret_ln18        (ret            ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rand_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="max_val_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="10" slack="0"/>
<pin id="38" dir="0" index="1" bw="10" slack="0"/>
<pin id="39" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_read/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="rand_state_load_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_state_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="low_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln8_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="15" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="low_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="high_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="0" index="3" bw="6" slack="0"/>
<pin id="65" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="high_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln12_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln13_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln13_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="1"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln13_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="x_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln14_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln15_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln15_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln16_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln17_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln17/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ret_val_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_val/38 "/>
</bind>
</comp>

<comp id="154" class="1007" name="high_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_2/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="low_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="high_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="trunc_ln1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln14_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="1"/>
<pin id="178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="zext_ln17_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="50" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="42" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="60" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="86" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="95" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="36" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="128" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="70" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="164"><net_src comp="54" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="169"><net_src comp="154" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="174"><net_src comp="74" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="179"><net_src comp="110" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="184"><net_src comp="114" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="189"><net_src comp="128" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="194"><net_src comp="140" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rand_state | {3 }
 - Input state : 
	Port: random_int_gen : max_val | {3 }
	Port: random_int_gen : rand_state | {1 }
  - Chain level:
	State 1
		low : 1
		zext_ln8 : 2
		low_1 : 3
		high : 1
		high_1 : 2
		high_2 : 3
		trunc_ln1 : 4
	State 2
		zext_ln13 : 1
		zext_ln13_1 : 1
		x : 2
		x_1 : 3
		trunc_ln14 : 4
		tmp_1 : 4
	State 3
		x_2 : 1
		store_ln16 : 2
		urem_ln17 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		empty : 1
		ret_val : 1
		ret_ln18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_144       |    0    |   394   |   238   |
|----------|-------------------------|---------|---------|---------|
|          |      add_ln13_fu_90     |    0    |    0    |    23   |
|    add   |        x_1_fu_105       |    0    |    0    |    39   |
|          |        x_2_fu_128       |    0    |    0    |    38   |
|----------|-------------------------|---------|---------|---------|
|    shl   |         x_fu_99         |    0    |    0    |    35   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       low_1_fu_54       |    1    |    0    |    7    |
|          |      high_2_fu_154      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | max_val_read_read_fu_36 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        low_fu_46        |    0    |    0    |    0    |
|   trunc  |     trunc_ln12_fu_83    |    0    |    0    |    0    |
|          |    trunc_ln14_fu_110    |    0    |    0    |    0    |
|          |      ret_val_fu_150     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      zext_ln8_fu_50     |    0    |    0    |    0    |
|          |       high_1_fu_70      |    0    |    0    |    0    |
|          |     zext_ln13_fu_86     |    0    |    0    |    0    |
|   zext   |    zext_ln13_1_fu_95    |    0    |    0    |    0    |
|          |     zext_ln15_fu_122    |    0    |    0    |    0    |
|          |    zext_ln15_1_fu_125   |    0    |    0    |    0    |
|          |     zext_ln17_fu_140    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        high_fu_60       |    0    |    0    |    0    |
|          |     trunc_ln1_fu_74     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_1_fu_114      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   394   |   380   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  high_2_reg_166  |   32   |
|   low_1_reg_161  |   32   |
|   tmp_1_reg_181  |    1   |
|trunc_ln14_reg_176|   31   |
| trunc_ln1_reg_171|   16   |
|    x_2_reg_186   |   32   |
| zext_ln17_reg_191|   32   |
+------------------+--------+
|       Total      |   176  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_144 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_144 |  p1  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   84   ||  3.328  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   394  |   380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   570  |   398  |
+-----------+--------+--------+--------+--------+
