{"design__instance__count": 1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.03350898623466492, "power__switching__total": 0.0445922315120697, "power__leakage__total": 4.076609059211478e-07, "power__total": 0.07810162752866745, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -3.299828, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.309661, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.817243, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.563538, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8883, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -3.192036, "clock__skew__worst_setup": 0.563769, "timing__hold__ws": 0.364793, "timing__setup__ws": 0.678803, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 2920.0 3520.0", "design__core__bbox": "5.52 10.88 2914.1 3508.8", "floorplan__design__io": 637, "design__io__hpwl": 53902260, "design__io": 645, "design__die__area": 10278400, "design__core__area": 10174000, "design__instance__area": 656000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 1, "design__instance__area__macros": 656000, "design__instance__utilization": 0.0644782, "design__instance__utilization__stdcell": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13751.4, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 637, "route__net__special": 8, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 13328, "route__drc_errors": 0, "route__wirelength": 13328, "route__vias": 214, "route__vias__singlecut": 214, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 201.52, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 324, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.523835, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.537898, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.205907, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.867797, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 324, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -3.200716, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.208493, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.399275, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.258644, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 324, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -3.286248, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.295534, "timing__hold__ws__corner:min_tt_025C_1v80": 0.808874, "timing__setup__ws__corner:min_tt_025C_1v80": 6.679656, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 324, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -3.501814, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.514776, "timing__hold__ws__corner:min_ss_100C_1v60": 1.274513, "timing__setup__ws__corner:min_ss_100C_1v60": 1.085009, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 324, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -3.192036, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.199175, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.42639, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.323266, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 324, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -3.316998, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.326835, "timing__hold__ws__corner:max_tt_025C_1v80": 0.825071, "timing__setup__ws__corner:max_tt_025C_1v80": 6.485566, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 324, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -3.549167, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.563769, "timing__hold__ws__corner:max_ss_100C_1v60": 1.140511, "timing__setup__ws__corner:max_ss_100C_1v60": 0.678803, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 324, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -3.212687, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.220629, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.364793, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.21847, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 324, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 324, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.9984e-15, "ir__voltage__worst": 1.8, "ir__drop__avg": 0, "ir__drop__worst": 2e-15, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}