# Cores

Cores are written in Verilog HDL and can be tested using commands similar to:

```
make CORE=address_generator_v1_0 test_core
```
