{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 16:44:18 2017 " "Info: Processing started: Fri Jun 02 16:44:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off begin -c begin " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off begin -c begin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "begin EP4CE6E22C6 " "Info: Automatically selected device EP4CE6E22C6 for design begin" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Info: Device EP4CE10E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Info: Device EP4CE15E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Info: Device EP4CE22E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "Critical Warning: No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2 " "Info: Pin x2 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { x2 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1512 136 312 1528 "x2, x1" "" } { 1720 616 656 1736 "x2" "" } { 1504 608 672 1520 "x2" "" } { 1496 40 136 1520 "x2, x1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1 " "Info: Pin x1 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { x1 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1512 136 312 1528 "x2, x1" "" } { 1704 616 656 1720 "x1" "" } { 1488 608 672 1504 "x1" "" } { 1496 40 136 1520 "x2, x1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rez " "Info: Pin rez not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { rez } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2680 200 376 2696 "rez" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rez } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t2 " "Info: Pin t2 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { t2 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1560 768 944 1576 "t2" "" } { 2688 -280 -245 2704 "t2, t1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t1 " "Info: Pin t1 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { t1 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1544 768 944 1560 "t1" "" } { 2688 -280 -245 2704 "t2, t1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_true\[1\] " "Info: Pin s_true\[1\] not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { s_true[1] } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2040 192 368 2056 "s_true\[1..0\]" "" } { 2672 -80 -14 2688 "s_true\[1..0\]" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_true[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_true\[0\] " "Info: Pin s_true\[0\] not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { s_true[0] } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2040 192 368 2056 "s_true\[1..0\]" "" } { 2672 -80 -14 2688 "s_true\[1..0\]" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_true[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rez_y " "Info: Pin rez_y not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { rez_y } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2400 200 376 2416 "rez_y" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rez_y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y3 " "Info: Pin y3 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y3 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1528 768 944 1544 "y3" "" } { 2392 -576 -513 2408 "y3, y2 ,y1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2 " "Info: Pin y2 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y2 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1512 768 944 1528 "y2" "" } { 2392 -576 -513 2408 "y3, y2 ,y1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1 " "Info: Pin y1 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y1 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1496 768 944 1512 "y1" "" } { 2392 -576 -513 2408 "y3, y2 ,y1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_true\[2\] " "Info: Pin y_true\[2\] not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y_true[2] } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2224 200 376 2240 "y_true\[2..0\]" "" } { 2520 -32 25 2536 "y_true\[2..0\]" "" } { 2392 -56 1 2408 "y_true\[2..0\]" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_true[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_true\[1\] " "Info: Pin y_true\[1\] not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y_true[1] } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2224 200 376 2240 "y_true\[2..0\]" "" } { 2520 -32 25 2536 "y_true\[2..0\]" "" } { 2392 -56 1 2408 "y_true\[2..0\]" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_true[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_true\[0\] " "Info: Pin y_true\[0\] not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { y_true[0] } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2224 200 376 2240 "y_true\[2..0\]" "" } { 2520 -32 25 2536 "y_true\[2..0\]" "" } { 2392 -56 1 2408 "y_true\[2..0\]" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_true[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rez_mura " "Info: Pin rez_mura not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { rez_mura } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 2528 200 376 2544 "rez_mura" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rez_mura } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1 " "Info: Pin m1 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { m1 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1712 752 928 1728 "m1" "" } { 2536 -280 -220 2552 "m1, m2, m3" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2 " "Info: Pin m2 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { m2 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1728 752 928 1744 "m2" "" } { 2536 -280 -220 2552 "m1, m2, m3" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m3 " "Info: Pin m3 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { m3 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1744 752 928 1760 "m3" "" } { 2536 -280 -220 2552 "m1, m2, m3" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tt1 " "Info: Pin tt1 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { tt1 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1760 752 928 1776 "tt1" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tt1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tt2 " "Info: Pin tt2 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { tt2 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1776 752 928 1792 "tt2" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tt2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tt3 " "Info: Pin tt3 not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { tt3 } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1792 752 928 1808 "tt3" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tt3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prn " "Info: Pin prn not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { prn } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1872 216 384 1888 "prn" "" } { 1864 384 416 1880 "prn" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { clk } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Info: Pin clr not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { clr } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1840 216 384 1856 "clr" "" } { 1832 384 424 1848 "clr" "" } { 1736 616 656 1752 "clr" "" } { 1520 608 672 1536 "clr" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/9_1sp2/quartus/bin/pin_planner.ppl" { en } } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1856 216 384 1872 "en" "" } { 2128 -96 -64 2144 "en" "" } { 2312 -96 -64 2328 "en" "" } { 1848 384 416 1864 "en" "" } { 1752 616 656 1768 "en" "" } { 1536 608 672 1552 "en" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst93\|Yq\[1\]\|combout " "Warning: Node \"inst93\|Yq\[1\]\|combout\" is a latch" {  } { { "KodirovkaMura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/KodirovkaMura.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "begin.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'begin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clr~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clr~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1840 216 384 1856 "clr" "" } { 1832 384 424 1848 "clr" "" } { 1736 616 656 1752 "clr" "" } { 1520 608 672 1536 "clr" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/necro/Desktop/STAND/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 2 21 0 " "Info: Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 2 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE6E22C6 " "Warning: Timing characteristics of device EP4CE6E22C6 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 16:44:25 2017 " "Info: Processing ended: Fri Jun 02 16:44:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
